
;; Function calcRxWindow (calcRxWindow, funcdef_no=46, decl_uid=3576, cgraph_uid=46, symbol_order=53)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


calcRxWindow

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,5u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,5u} r16={1d,5u} r17={1d,4u} r42={2d,4u} r43={2d,4u} r46={1d,1u} r49={1d,1u} r50={1d,1u} r52={1d,1u} r53={1d,1u} r55={1d,1u} r57={1d,1u} r58={1d,2u} r60={1d,1u} r65={1d,2u} r67={1d,2u} r68={1d,1u} r70={1d,3u} r71={1d,1u} r72={1d,3u} r73={1d,1u} r74={1d,2u} r75={1d,1u} r77={1d,1u} r78={1d,2u} r79={1d,1u} r81={1d,1u} r82={1d,3u} r83={1d,1u} r85={1d,1u} r86={1d,1u} r87={1d,1u} r90={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} 
;;    total ref usage 119{46d,73u,0e} in 52{52 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 70 71 72 73
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 70 71 72 73
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 70 72
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 70 72

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(1){ }u10(7){ }u11(16){ }u12(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 72
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 43 74 75 77
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 72
;; live  gen 	 42 43 74 75 77
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 72
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 72

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(1){ }u20(7){ }u21(16){ }u22(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 70 72
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 70
;; lr  def 	 42 43 46 49 50 52 78 79 81
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 70 72
;; live  gen 	 42 43 46 49 50 52 78 79 81
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 72
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 72

( 3 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(1){ }u36(7){ }u37(16){ }u38(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 72
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 72
;; lr  def 	 2 [a2] 53 55 57 58 60 65 67 68 82 83 85 86 87 90 92 93 94
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 72
;; live  gen 	 2 [a2] 53 55 57 58 60 65 67 68 82 83 85 86 87 90 92 93 94
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u69(1){ }u70(2){ }u71(7){ }u72(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


calcRxWindow

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,5u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,5u} r16={1d,5u} r17={1d,4u} r42={2d,4u} r43={2d,4u} r46={1d,1u} r49={1d,1u} r50={1d,1u} r52={1d,1u} r53={1d,1u} r55={1d,1u} r57={1d,1u} r58={1d,2u} r60={1d,1u} r65={1d,2u} r67={1d,2u} r68={1d,1u} r70={1d,3u} r71={1d,1u} r72={1d,3u} r73={1d,1u} r74={1d,2u} r75={1d,1u} r77={1d,1u} r78={1d,2u} r79={1d,1u} r81={1d,1u} r82={1d,3u} r83={1d,1u} r85={1d,1u} r86={1d,1u} r87={1d,1u} r90={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} 
;;    total ref usage 119{46d,73u,0e} in 52{52 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 70 71 72 73
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 4 2 (set (reg:SI 71 [ secs ])
        (reg:SI 2 a2 [ secs ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:392 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ secs ])
        (nil)))
(insn 4 2 3 2 (set (reg:SI 73 [ dr ])
        (reg:SI 3 a3 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:392 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ dr ])
        (nil)))
(insn 3 4 5 2 (set (reg/v:SI 70 [ secs ])
        (zero_extend:SI (subreg:QI (reg:SI 71 [ secs ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:392 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 71 [ secs ])
        (nil)))
(insn 5 3 6 2 (set (reg/v:SI 72 [ dr ])
        (zero_extend:SI (subreg:QI (reg:SI 73 [ dr ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:392 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 73 [ dr ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 9 6 10 2 (set (pc)
        (if_then_else (ne (reg/v:SI 70 [ secs ])
                (const_int 0 [0]))
            (label_ref 23)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:394 56 {*btrue}
     (int_list:REG_BR_PROB 6100 (nil))
 -> 23)
;;  succ:       3 [39.0%]  (FALLTHRU)
;;              4 [61.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 70 72

;; basic block 3, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(1){ }u10(7){ }u11(16){ }u12(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 72
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 43 74 75 77
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg/f:SI 74)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC0") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:396 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 12 11 13 3 (set (reg:HI 75 [ LMIC.drift ])
        (mem/j/c:HI (plus:SI (reg/f:SI 74)
                (const_int 180 [0xb4])) [0 LMIC.drift+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:396 45 {movhi_internal}
     (nil))
(insn 13 12 15 3 (set (reg/v:SI 42 [ rxoff ])
        (sign_extend:SI (reg:HI 75 [ LMIC.drift ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:396 35 {extendhisi2_internal}
     (expr_list:REG_DEAD (reg:HI 75 [ LMIC.drift ])
        (nil)))
(debug_insn 15 13 17 3 (var_location:SI rxoff (reg/v:SI 42 [ rxoff ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:396 -1
     (nil))
(insn 17 15 18 3 (set (reg:HI 77 [ LMIC.lastDriftDiff ])
        (mem/j/c:HI (plus:SI (reg/f:SI 74)
                (const_int 182 [0xb6])) [0 LMIC.lastDriftDiff+0 S2 A16])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:397 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 74)
        (nil)))
(insn 18 17 20 3 (set (reg/v:SI 43 [ err ])
        (sign_extend:SI (reg:HI 77 [ LMIC.lastDriftDiff ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:397 35 {extendhisi2_internal}
     (expr_list:REG_DEAD (reg:HI 77 [ LMIC.lastDriftDiff ])
        (nil)))
(debug_insn 20 18 23 3 (var_location:SI err (reg/v:SI 43 [ err ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:397 -1
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 72

;; basic block 4, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(1){ }u20(7){ }u21(16){ }u22(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 70 72
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 70
;; lr  def 	 42 43 46 49 50 52 78 79 81
(code_label 23 20 24 4 2 "" [1 uses])
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 4 (set (reg/f:SI 78)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC0") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:400 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 26 25 27 4 (set (reg:HI 79 [ LMIC.drift ])
        (mem/j/c:HI (plus:SI (reg/f:SI 78)
                (const_int 180 [0xb4])) [0 LMIC.drift+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:400 45 {movhi_internal}
     (nil))
(insn 27 26 29 4 (set (reg:SI 46 [ D.5944 ])
        (sign_extend:SI (reg:HI 79 [ LMIC.drift ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:400 35 {extendhisi2_internal}
     (expr_list:REG_DEAD (reg:HI 79 [ LMIC.drift ])
        (nil)))
(insn 29 27 30 4 (set (reg:SI 49 [ D.5945 ])
        (mult:SI (reg:SI 46 [ D.5944 ])
            (reg/v:SI 70 [ secs ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:400 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 46 [ D.5944 ])
        (nil)))
(insn 30 29 31 4 (set (reg/v:SI 42 [ rxoff ])
        (ashiftrt:SI (reg:SI 49 [ D.5945 ])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:400 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 49 [ D.5945 ])
        (nil)))
(debug_insn 31 30 33 4 (var_location:SI rxoff (reg/v:SI 42 [ rxoff ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:400 -1
     (nil))
(insn 33 31 34 4 (set (reg:HI 81 [ LMIC.lastDriftDiff ])
        (mem/j/c:HI (plus:SI (reg/f:SI 78)
                (const_int 182 [0xb6])) [0 LMIC.lastDriftDiff+0 S2 A16])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:401 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 78)
        (nil)))
(insn 34 33 35 4 (set (reg:SI 50 [ D.5944 ])
        (sign_extend:SI (reg:HI 81 [ LMIC.lastDriftDiff ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:401 35 {extendhisi2_internal}
     (expr_list:REG_DEAD (reg:HI 81 [ LMIC.lastDriftDiff ])
        (nil)))
(insn 35 34 36 4 (set (reg:SI 52 [ D.5945 ])
        (mult:SI (reg:SI 50 [ D.5944 ])
            (reg/v:SI 70 [ secs ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:401 9 {mulsi3}
     (expr_list:REG_DEAD (reg/v:SI 70 [ secs ])
        (expr_list:REG_DEAD (reg:SI 50 [ D.5944 ])
            (nil))))
(insn 36 35 37 4 (set (reg/v:SI 43 [ err ])
        (ashiftrt:SI (reg:SI 52 [ D.5945 ])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:401 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 52 [ D.5945 ])
        (nil)))
(debug_insn 37 36 38 4 (var_location:SI err (reg/v:SI 43 [ err ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:401 -1
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 72

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(1){ }u36(7){ }u37(16){ }u38(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 72
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 72
;; lr  def 	 2 [a2] 53 55 57 58 60 65 67 68 82 83 85 86 87 90 92 93 94
(code_label 38 37 39 5 3 "" [0 uses])
(note 39 38 40 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 5 (var_location:SI err (reg/v:SI 43 [ err ])) -1
     (nil))
(debug_insn 41 40 42 5 (var_location:SI rxoff (reg/v:SI 42 [ rxoff ])) -1
     (nil))
(debug_insn 42 41 43 5 (var_location:QI rxsyms (const_int 5 [0x5])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:403 -1
     (nil))
(insn 43 42 44 5 (set (reg/f:SI 82)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC0") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:404 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 44 43 45 5 (set (reg:HI 83 [ LMIC.maxDriftDiff ])
        (mem/j/c:HI (plus:SI (reg/f:SI 82)
                (const_int 184 [0xb8])) [0 LMIC.maxDriftDiff+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:404 45 {movhi_internal}
     (nil))
(insn 45 44 48 5 (set (reg:SI 53 [ D.5944 ])
        (sign_extend:SI (reg:HI 83 [ LMIC.maxDriftDiff ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:404 35 {extendhisi2_internal}
     (expr_list:REG_DEAD (reg:HI 83 [ LMIC.maxDriftDiff ])
        (nil)))
(insn 48 45 49 5 (set:SI (reg/f:SI 85)
        (plus:SI (reg/f:SI 82)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:404 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 49 48 50 5 (set (reg:SI 55 [ D.5946 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 85)
                    (const_int 53 [0x35])) [0 LMIC.missedBcns+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:404 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 85)
        (nil)))
(insn 50 49 51 5 (set (reg:SI 57 [ D.5945 ])
        (mult:SI (reg:SI 55 [ D.5946 ])
            (reg:SI 53 [ D.5944 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:404 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 55 [ D.5946 ])
        (expr_list:REG_DEAD (reg:SI 53 [ D.5944 ])
            (nil))))
(insn 51 50 52 5 (set (reg/v:SI 58 [ err ])
        (plus:SI (reg/v:SI 43 [ err ])
            (reg:SI 57 [ D.5945 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:404 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 57 [ D.5945 ])
        (expr_list:REG_DEAD (reg/v:SI 43 [ err ])
            (nil))))
(debug_insn 52 51 80 5 (var_location:SI err (reg/v:SI 58 [ err ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:404 -1
     (nil))
(debug_insn 80 52 54 5 (var_location:SI D#4 (reg/v:SI 72 [ dr ])) -1
     (nil))
(debug_insn 54 80 55 5 (var_location:SI table (symbol_ref:SI ("constant_table_DR2HSYM_osticks") [flags 0x2]  <var_decl 0x100b69240 constant_table_DR2HSYM_osticks>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:405 -1
     (nil))
(debug_insn 55 54 56 5 (var_location:SI index (reg/v:SI 72 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:405 -1
     (nil))
(insn 56 55 57 5 (set (reg:SI 86 [ D.5947 ])
        (ashift:SI (reg/v:SI 72 [ dr ])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:258 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg/v:SI 72 [ dr ])
        (nil)))
(insn 57 56 58 5 (set (reg/f:SI 87)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC1") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:258 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table_DR2HSYM_osticks") [flags 0x2]  <var_decl 0x100b69240 constant_table_DR2HSYM_osticks>)
        (nil)))
(insn 58 57 59 5 (set (reg/f:SI 67 [ D.5949 ])
        (plus:SI (reg:SI 86 [ D.5947 ])
            (reg/f:SI 87))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:258 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 87)
        (expr_list:REG_DEAD (reg:SI 86 [ D.5947 ])
            (nil))))
(insn 59 58 60 5 (set (reg:SI 68 [ D.5948 ])
        (mem:SI (reg/f:SI 67 [ D.5949 ]) [0 *_34+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:258 44 {movsi_internal}
     (nil))
(insn 60 59 63 5 (set (reg:SI 60 [ D.5945 ])
        (div:SI (reg/v:SI 58 [ err ])
            (reg:SI 68 [ D.5948 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:405 17 {divsi3}
     (expr_list:REG_DEAD (reg:SI 68 [ D.5948 ])
        (expr_list:REG_DEAD (reg/v:SI 58 [ err ])
            (nil))))
(insn 63 60 64 5 (set (reg:SI 90)
        (plus:SI (reg:SI 60 [ D.5945 ])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:405 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 60 [ D.5945 ])
        (nil)))
(insn 64 63 65 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 82)
                (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32])
        (subreg:QI (reg:SI 90) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:405 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 90)
        (expr_list:REG_DEAD (reg/f:SI 82)
            (nil))))
(debug_insn 65 64 66 5 (var_location:SI table (symbol_ref:SI ("constant_table_DR2HSYM_osticks") [flags 0x2]  <var_decl 0x100b69240 constant_table_DR2HSYM_osticks>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:407 -1
     (nil))
(debug_insn 66 65 67 5 (var_location:SI index (debug_expr:SI D#4)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:407 -1
     (nil))
(insn 67 66 69 5 (set (reg:SI 65 [ D.5948 ])
        (mem:SI (reg/f:SI 67 [ D.5949 ]) [0 *_34+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:258 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 67 [ D.5949 ])
        (nil)))
(insn 69 67 70 5 (set (reg:SI 92)
        (ashift:SI (reg:SI 65 [ D.5948 ])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:407 51 {ashlsi3_internal}
     (nil))
(insn 70 69 72 5 (set (reg:SI 93)
        (minus:SI (reg:SI 65 [ D.5948 ])
            (reg:SI 92))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:407 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 92)
        (expr_list:REG_DEAD (reg:SI 65 [ D.5948 ])
            (nil))))
(insn 72 70 77 5 (set (reg:SI 94 [ D.5948 ])
        (plus:SI (reg/v:SI 42 [ rxoff ])
            (reg:SI 93))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:407 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 93)
        (expr_list:REG_DEAD (reg/v:SI 42 [ rxoff ])
            (nil))))
(insn 77 72 78 5 (set (reg/i:SI 2 a2)
        (reg:SI 94 [ D.5948 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:408 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 94 [ D.5948 ])
        (nil)))
(insn 78 77 0 5 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:408 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function calcBcnRxWindowFromMillis (calcBcnRxWindowFromMillis, funcdef_no=47, decl_uid=3583, cgraph_uid=47, symbol_order=54)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 7 (    1)


calcBcnRxWindowFromMillis

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={2d} r1={1d,7u} r2={1d,1u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,6u} r8={1d} r9={1d} r10={2d,2u} r11={3d,2u} r12={2d,1u} r13={2d,1u} r14={1d} r15={1d} r16={1d,6u} r17={1d,5u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r51={1d,2u,1e} r52={1d,1u} r53={1d,1u} r55={1d,1u} r56={1d,1u} r57={1d,1u} r58={1d,2u} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,3u} r63={1d,3u} r67={1d,3u} r73={1d,1u} r74={1d,1u,1e} r75={1d,1u} r77={1d,2u} r82={1d,2u,1e} r84={1d,1u} r86={2d,1u} r88={1d,1u} r91={1d,4u} r92={2d,1u} r93={1d,1u} r94={1d,1u} r96={1d,1u} r97={1d,3u} r98={1d,1u} r100={1d,1u} r101={1d,1u} r106={1d,1u} r111={1d,2u} 
;;    total ref usage 159{76d,80u,3e} in 49{48 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 58 59 60 61
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 58 59 60 61
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 58
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 58

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(1){ }u10(7){ }u11(16){ }u12(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 58
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 62 63 67 73 74 75
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 58
;; live  gen 	 62 63 67 73 74 75
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 58
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 58

( 2 3 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(1){ }u27(7){ }u28(16){ }u29(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 58
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 58
;; lr  def 	 77 82 84 86 106 111
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 58
;; live  gen 	 77 82 84 86 106 111
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 86 106 111
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 86 106 111

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u39(1){ }u40(7){ }u41(16){ }u42(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 106 111
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 86
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 106 111
;; live  gen 	 86
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 86 106 111
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 86 106 111

( 4 5 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u43(1){ }u44(7){ }u45(16){ }u46(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 86 106 111
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 86 106 111
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 51 52 53 55 56 57 88 91 92 93 94 96 97 98 100 101
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 86 106 111
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 13 [a13] 51 52 53 55 56 57 88 91 92 93 94 96 97 98 100 101
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u80(1){ }u81(7){ }u82(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


calcBcnRxWindowFromMillis

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={2d} r1={1d,7u} r2={1d,1u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,6u} r8={1d} r9={1d} r10={2d,2u} r11={3d,2u} r12={2d,1u} r13={2d,1u} r14={1d} r15={1d} r16={1d,6u} r17={1d,5u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r51={1d,2u,1e} r52={1d,1u} r53={1d,1u} r55={1d,1u} r56={1d,1u} r57={1d,1u} r58={1d,2u} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,3u} r63={1d,3u} r67={1d,3u} r73={1d,1u} r74={1d,1u,1e} r75={1d,1u} r77={1d,2u} r82={1d,2u,1e} r84={1d,1u} r86={2d,1u} r88={1d,1u} r91={1d,4u} r92={2d,1u} r93={1d,1u} r94={1d,1u} r96={1d,1u} r97={1d,3u} r98={1d,1u} r100={1d,1u} r101={1d,1u} r106={1d,1u} r111={1d,2u} 
;;    total ref usage 159{76d,80u,3e} in 49{48 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 58 59 60 61
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 4 2 (set (reg:SI 59 [ ms ])
        (reg:SI 2 a2 [ ms ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:412 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ ms ])
        (nil)))
(insn 4 2 3 2 (set (reg:SI 61 [ ini ])
        (reg:SI 3 a3 [ ini ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:412 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ ini ])
        (nil)))
(insn 3 4 5 2 (set (reg/v:SI 58 [ ms ])
        (zero_extend:SI (subreg:QI (reg:SI 59 [ ms ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:412 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 59 [ ms ])
        (nil)))
(insn 5 3 6 2 (set (reg/v:SI 60 [ ini ])
        (zero_extend:SI (subreg:QI (reg:SI 61 [ ini ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:412 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 61 [ ini ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 9 6 10 2 (set (pc)
        (if_then_else (eq (reg/v:SI 60 [ ini ])
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:413 56 {*btrue}
     (expr_list:REG_DEAD (reg/v:SI 60 [ ini ])
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 29)
;;  succ:       3 [61.0%]  (FALLTHRU)
;;              4 [39.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 58

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(1){ }u10(7){ }u11(16){ }u12(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 58
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 62 63 67 73 74 75
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg/f:SI 62)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC2") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:414 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 12 11 13 3 (set (reg:HI 63)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:414 45 {movhi_internal}
     (nil))
(insn 13 12 16 3 (set (mem/j/c:HI (plus:SI (reg/f:SI 62)
                (const_int 180 [0xb4])) [0 LMIC.drift+0 S2 A32])
        (reg:HI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:414 45 {movhi_internal}
     (nil))
(insn 16 13 18 3 (set (mem/j/c:HI (plus:SI (reg/f:SI 62)
                (const_int 184 [0xb8])) [0 LMIC.maxDriftDiff+0 S2 A32])
        (reg:HI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:415 45 {movhi_internal}
     (nil))
(insn 18 16 20 3 (set:SI (reg/f:SI 67)
        (plus:SI (reg/f:SI 62)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:416 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 62)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 20 18 25 3 (set (mem/j/c:QI (plus:SI (reg/f:SI 67)
                (const_int 53 [0x35])) [0 LMIC.missedBcns+0 S1 A8])
        (subreg:QI (reg:HI 63) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:416 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:HI 63)
        (nil)))
(insn 25 20 26 3 (set (reg:QI 73)
        (const_int 12 [0xc])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:417 46 {movqi_internal}
     (nil))
(insn 26 25 27 3 (set (reg:QI 74 [ LMIC.bcninfo.flags ])
        (mem/j/c:QI (plus:SI (reg/f:SI 67)
                (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:417 46 {movqi_internal}
     (nil))
(insn 27 26 28 3 (set (reg:SI 75)
        (ior:SI (subreg:SI (reg:QI 74 [ LMIC.bcninfo.flags ]) 0)
            (subreg:SI (reg:QI 73) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:417 31 {iorsi3}
     (expr_list:REG_DEAD (reg:QI 74 [ LMIC.bcninfo.flags ])
        (expr_list:REG_DEAD (reg:QI 73)
            (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:QI 74 [ LMIC.bcninfo.flags ]) 0)
                    (const_int 12 [0xc]))
                (nil)))))
(insn 28 27 29 3 (set (mem/j/c:QI (plus:SI (reg/f:SI 67)
                (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16])
        (subreg:QI (reg:SI 75) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:417 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 75)
        (expr_list:REG_DEAD (reg/f:SI 67)
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 58

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(1){ }u27(7){ }u28(16){ }u29(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 58
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 58
;; lr  def 	 77 82 84 86 106 111
(code_label 29 28 30 4 5 "" [1 uses])
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 4 (var_location:SI table (symbol_ref:SI ("constant_table_DR2HSYM_osticks") [flags 0x2]  <var_decl 0x100b69240 constant_table_DR2HSYM_osticks>)) -1
     (nil))
(debug_insn 32 31 33 4 (var_location:SI index (const_int 3 [0x3])) -1
     (nil))
(debug_insn 33 32 36 4 (var_location:SI hsym (clobber (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:419 -1
     (nil))
(insn 36 33 42 4 (set (reg:SI 77)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC3") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 62500 [0xf424])
        (nil)))
(insn 42 36 43 4 (set (reg:SI 82)
        (mult:SI (reg/v:SI 58 [ ms ])
            (reg:SI 77))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 9 {mulsi3}
     (nil))
(insn 43 42 48 4 (set (reg:SI 106 [ D.5953+4 ])
        (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 58 [ ms ]))
                    (zero_extend:DI (reg:SI 77)))
                (const_int 32 [0x20])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 8 {umulsi3_highpart}
     (expr_list:REG_DEAD (reg:SI 77)
        (expr_list:REG_DEAD (reg/v:SI 58 [ ms ])
            (nil))))
(insn 48 43 50 4 (set (reg:DI 84)
        (const_int 999 [0x3e7])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 43 {movdi_internal}
     (expr_list:REG_EQUAL (const_int 999 [0x3e7])
        (nil)))
(insn 50 48 51 4 (set (reg:SI 111)
        (plus:SI (reg:SI 82)
            (subreg:SI (reg:DI 84) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 1 {addsi3}
     (expr_list:REG_DEAD (reg:DI 84)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 82)
                (const_int 999 [0x3e7]))
            (nil))))
(insn 51 50 52 4 (set (reg:SI 86)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 44 {movsi_internal}
     (nil))
(jump_insn 52 51 88 4 (set (pc)
        (if_then_else (ltu (reg:SI 111)
                (reg:SI 82))
            (label_ref 54)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 82)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 54)
;;  succ:       6 [50.0%] 
;;              5 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 86 106 111

;; basic block 5, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u39(1){ }u40(7){ }u41(16){ }u42(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 106 111
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 86
(note 88 52 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 53 88 54 5 (set (reg:SI 86)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 44 {movsi_internal}
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 86 106 111

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%] 
;;              5 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u43(1){ }u44(7){ }u45(16){ }u46(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 86 106 111
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 86 106 111
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 51 52 53 55 56 57 88 91 92 93 94 96 97 98 100 101
(code_label 54 53 89 6 6 "" [1 uses])
(note 89 54 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 56 89 59 6 (set (reg:SI 88)
        (plus:SI (reg:SI 86)
            (reg:SI 106 [ D.5953+4 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 106 [ D.5953+4 ])
        (expr_list:REG_DEAD (reg:SI 86)
            (nil))))
(insn 59 56 93 6 (set (reg:DI 12 a12)
        (const_int 1000 [0x3e8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 43 {movdi_internal}
     (expr_list:REG_EQUAL (const_int 1000 [0x3e8])
        (nil)))
(insn 93 59 94 6 (set (reg:SI 10 a10)
        (reg:SI 111)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 111)
        (nil)))
(insn 94 93 61 6 (set (reg:SI 11 a11 [+4 ])
        (reg:SI 88)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 88)
        (nil)))
(call_insn/u 61 94 62 6 (set (reg:DI 10 a10)
        (call (mem:SI (symbol_ref:SI ("__divdi3") [flags 0x41]) [0  S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:DI 12 a12)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (use (reg:DI 12 a12))
        (expr_list (use (reg:DI 10 a10))
            (nil))))
(insn 62 61 65 6 (set (reg:DI 91)
        (reg:DI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 43 {movdi_internal}
     (expr_list:REG_DEAD (reg:DI 10 a10)
        (nil)))
(insn 65 62 66 6 (set (reg:SI 92 [ D.5954 ])
        (subreg:SI (reg:DI 91) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 44 {movsi_internal}
     (expr_list:REG_UNUSED (reg:SI 92 [ D.5954 ])
        (nil)))
(insn 66 65 67 6 (set (reg:SI 93)
        (plus:SI (subreg:SI (reg:DI 91) 0)
            (const_int 127 [0x7f]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 1 {addsi3}
     (nil))
(insn 67 66 68 6 (set (reg:SI 92 [ D.5954 ])
        (if_then_else:SI (lt (subreg:SI (reg:DI 91) 0)
                (const_int 0 [0]))
            (reg:SI 93)
            (subreg:SI (reg:DI 91) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 93)
        (expr_list:REG_DEAD (reg:DI 91)
            (nil))))
(insn 68 67 71 6 (set (reg:SI 94)
        (ashiftrt:SI (reg:SI 92 [ D.5954 ])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 92 [ D.5954 ])
        (nil)))
(insn 71 68 72 6 (set (reg:SI 96)
        (plus:SI (reg:SI 94)
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 94)
        (nil)))
(insn 72 71 73 6 (set (reg:SI 51 [ D.5952 ])
        (zero_extend:SI (subreg:QI (reg:SI 96) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 96)
        (nil)))
(insn 73 72 74 6 (set (reg/f:SI 97)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC2") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 74 73 75 6 (set:SI (reg/f:SI 98)
        (plus:SI (reg/f:SI 97)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 75 74 77 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 98)
                (const_int 141 [0x8d])) [0 LMIC.bcnRxsyms+0 S1 A8])
        (subreg/s/v:QI (reg:SI 51 [ D.5952 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 98)
        (nil)))
(insn 77 75 78 6 (set (reg:SI 52 [ D.5954 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 97)
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:421 44 {movsi_internal}
     (nil))
(insn 78 77 79 6 (set (reg:SI 100)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC6") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:421 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 8000000 [0x7a1200])
        (nil)))
(insn 79 78 80 6 (set (reg:SI 53 [ D.5954 ])
        (plus:SI (reg:SI 52 [ D.5954 ])
            (reg:SI 100))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:421 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 100)
        (expr_list:REG_DEAD (reg:SI 52 [ D.5954 ])
            (nil))))
(insn 80 79 81 6 (set (reg:SI 101)
        (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:421 44 {movsi_internal}
     (nil))
(insn 81 80 82 6 (set (reg:SI 55 [ D.5954 ])
        (minus:SI (reg:SI 101)
            (reg:SI 51 [ D.5952 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:421 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 101)
        (expr_list:REG_DEAD (reg:SI 51 [ D.5952 ])
            (expr_list:REG_EQUAL (minus:SI (const_int 8 [0x8])
                    (reg:SI 51 [ D.5952 ]))
                (nil)))))
(insn 82 81 83 6 (set (reg:SI 56 [ D.5954 ])
        (ashift:SI (reg:SI 55 [ D.5954 ])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:421 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 55 [ D.5954 ])
        (nil)))
(insn 83 82 85 6 (set (reg:SI 57 [ D.5954 ])
        (plus:SI (reg:SI 53 [ D.5954 ])
            (reg:SI 56 [ D.5954 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:421 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 56 [ D.5954 ])
        (expr_list:REG_DEAD (reg:SI 53 [ D.5954 ])
            (nil))))
(insn 85 83 0 6 (set (mem/j/c:SI (plus:SI (reg/f:SI 97)
                (const_int 400 [0x190])) [0 LMIC.bcnRxtime+0 S4 A32])
        (reg:SI 57 [ D.5954 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:421 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 97)
        (expr_list:REG_DEAD (reg:SI 57 [ D.5954 ])
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function rxschedNext (rxschedNext, funcdef_no=49, decl_uid=3593, cgraph_uid=49, symbol_order=56)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 13 count 13 (  1.2)


rxschedNext

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 10[a10] 11[a11]
;;  ref usage 	r0={2d} r1={1d,11u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,10u} r8={1d} r9={1d} r10={2d,2u} r11={2d,1u} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,10u} r17={1d,9u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r42={3d,1u} r43={1d,1u} r44={1d,1u} r45={1d,3u} r46={1d,1u} r47={1d,1u,1e} r49={1d,1u} r50={1d,3u} r51={1d,5u} r52={1d,1u} r53={1d,1u} r55={1d,1u} r56={1d,1u} r57={1d,1u} r61={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r67={1d,8u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} 
;;    total ref usage 163{71d,91u,1e} in 45{44 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 67 68
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 67 68
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67 68
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67 68

( 2 6 )->[3]->( 7 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(1){ }u7(7){ }u8(16){ }u9(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67 68
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67 68
;; lr  def 	 43 44
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67 68
;; live  gen 	 43 44
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67 68
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67 68

( 3 )->[4]->( 8 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(1){ }u15(7){ }u16(16){ }u17(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67 68
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67
;; lr  def 	 45 46 69
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67 68
;; live  gen 	 45 46 69
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 67 68
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 67 68

( 4 )->[5]->( 9 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(1){ }u24(7){ }u25(16){ }u26(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 67 68
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 67
;; lr  def 	 47 49 50 51 52 70 71 72
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 67 68
;; live  gen 	 47 49 50 51 52 70 71 72
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50 51 67 68
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50 51 67 68

( 5 )->[6]->( 3 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u42(1){ }u43(7){ }u44(16){ }u45(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50 51 67 68
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50 51 67
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 53 55 56 57 61 63 64 65 73 74 76 77 78
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50 51 67 68
;; live  gen 	 10 [a10] 11 [a11] 53 55 56 57 61 63 64 65 73 74 76 77 78
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67 68
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67 68

( 3 )->[7]->( 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u70(1){ }u71(7){ }u72(16){ }u73(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 4 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u74(1){ }u75(7){ }u76(16){ }u77(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 5 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u78(1){ }u79(7){ }u80(16){ }u81(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 9 7 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u82(1){ }u83(7){ }u84(16){ }u85(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u88(1){ }u89(2){ }u90(7){ }u91(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


rxschedNext

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 10[a10] 11[a11]
;;  ref usage 	r0={2d} r1={1d,11u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,10u} r8={1d} r9={1d} r10={2d,2u} r11={2d,1u} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,10u} r17={1d,9u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r42={3d,1u} r43={1d,1u} r44={1d,1u} r45={1d,3u} r46={1d,1u} r47={1d,1u,1e} r49={1d,1u} r50={1d,3u} r51={1d,5u} r52={1d,1u} r53={1d,1u} r55={1d,1u} r56={1d,1u} r57={1d,1u} r61={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r67={1d,8u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} 
;;    total ref usage 163{71d,91u,1e} in 45{44 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 873, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 67 68
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:SI 67 [ rxsched ])
        (reg:SI 2 a2 [ rxsched ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:445 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ rxsched ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 68 [ cando ])
        (reg:SI 3 a3 [ cando ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:445 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ cando ])
        (nil)))
(note 4 3 55 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67 68

;; basic block 3, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [100.0%]  (FALLTHRU)
;;              6 [100.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(1){ }u7(7){ }u8(16){ }u9(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67 68
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67 68
;; lr  def 	 43 44
(code_label 55 4 11 3 10 "" [0 uses])
(note 11 55 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 12 11 13 3 (set (reg:SI 43 [ D.5959 ])
        (mem/j:SI (plus:SI (reg/v/f:SI 67 [ rxsched ])
                (const_int 8 [0x8])) [0 rxsched_5(D)->rxtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:447 44 {movsi_internal}
     (nil))
(insn 13 12 14 3 (set (reg:SI 44 [ D.5959 ])
        (minus:SI (reg:SI 43 [ D.5959 ])
            (reg/v:SI 68 [ cando ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:447 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 43 [ D.5959 ])
        (nil)))
(jump_insn 14 13 15 3 (set (pc)
        (if_then_else (ge (reg:SI 44 [ D.5959 ])
                (const_int 0 [0]))
            (label_ref:SI 68)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:447 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 44 [ D.5959 ])
        (int_list:REG_BR_PROB 300 (nil)))
 -> 68)
;;  succ:       7 [3.0%] 
;;              4 [97.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67 68

;; basic block 4, loop depth 0, count 0, freq 9700, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [97.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(1){ }u15(7){ }u16(16){ }u17(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67 68
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67
;; lr  def 	 45 46 69
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg/v:SI 45 [ slot ])
        (zero_extend:SI (mem/j:QI (plus:SI (reg/v/f:SI 67 [ rxsched ])
                    (const_int 2 [0x2])) [0 rxsched_5(D)->slot+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:450 34 {zero_extendqisi2}
     (nil))
(debug_insn 17 16 18 4 (var_location:QI slot (subreg:QI (reg/v:SI 45 [ slot ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:450 -1
     (nil))
(insn 18 17 19 4 (set (reg:SI 46 [ D.5960 ])
        (zero_extend:SI (subreg/v:QI (reg/v:SI 45 [ slot ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:450 34 {zero_extendqisi2}
     (nil))
(insn 19 18 20 4 (set (reg:SI 69 [ D.5960 ])
        (sign_extend:SI (subreg/s/v:QI (reg:SI 46 [ D.5960 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:450 36 {extendqisi2_internal}
     (expr_list:REG_DEAD (reg:SI 46 [ D.5960 ])
        (nil)))
(jump_insn 20 19 21 4 (set (pc)
        (if_then_else (lt (reg:SI 69 [ D.5960 ])
                (const_int 0 [0]))
            (label_ref:SI 72)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:450 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 69 [ D.5960 ])
        (int_list:REG_BR_PROB 300 (nil)))
 -> 72)
;;  succ:       8 [3.0%] 
;;              5 [97.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 67 68

;; basic block 5, loop depth 0, count 0, freq 9409, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [97.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(1){ }u24(7){ }u25(16){ }u26(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 67 68
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 67
;; lr  def 	 47 49 50 51 52 70 71 72
(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 5 (set (reg:SI 47 [ D.5961 ])
        (zero_extend:SI (mem/j:QI (plus:SI (reg/v/f:SI 67 [ rxsched ])
                    (const_int 1 [0x1])) [0 rxsched_5(D)->intvExp+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:452 34 {zero_extendqisi2}
     (nil))
(insn 23 22 24 5 (set (reg:SI 70)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:452 44 {movsi_internal}
     (nil))
(insn 24 23 25 5 (set (reg:SI 49 [ D.5959 ])
        (ashift:SI (reg:SI 70)
            (reg:SI 47 [ D.5961 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:452 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 70)
        (expr_list:REG_DEAD (reg:SI 47 [ D.5961 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 47 [ D.5961 ]))
                (nil)))))
(insn 25 24 26 5 (set (reg/v:SI 50 [ intv ])
        (zero_extend:SI (subreg:QI (reg:SI 49 [ D.5959 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:452 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 49 [ D.5959 ])
        (nil)))
(debug_insn 26 25 27 5 (var_location:QI intv (subreg:QI (reg/v:SI 50 [ intv ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:452 -1
     (nil))
(insn 27 26 28 5 (set (reg:SI 71)
        (plus:SI (reg/v:SI 45 [ slot ])
            (reg/v:SI 50 [ intv ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:453 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 45 [ slot ])
        (nil)))
(insn 28 27 29 5 (set (reg/v:SI 51 [ slot ])
        (zero_extend:SI (subreg:QI (reg:SI 71) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:453 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 71)
        (nil)))
(debug_insn 29 28 30 5 (var_location:QI slot (subreg:QI (reg/v:SI 51 [ slot ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:453 -1
     (nil))
(insn 30 29 31 5 (set (mem/j:QI (plus:SI (reg/v/f:SI 67 [ rxsched ])
                (const_int 2 [0x2])) [0 rxsched_5(D)->slot+0 S1 A16])
        (subreg/s/v:QI (reg/v:SI 51 [ slot ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:453 46 {movqi_internal}
     (nil))
(insn 31 30 32 5 (set (reg:SI 52 [ D.5960 ])
        (zero_extend:SI (subreg/v:QI (reg/v:SI 51 [ slot ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:453 34 {zero_extendqisi2}
     (nil))
(insn 32 31 33 5 (set (reg:SI 72 [ D.5960 ])
        (sign_extend:SI (subreg/s/v:QI (reg:SI 52 [ D.5960 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:453 36 {extendqisi2_internal}
     (expr_list:REG_DEAD (reg:SI 52 [ D.5960 ])
        (nil)))
(jump_insn 33 32 34 5 (set (pc)
        (if_then_else (lt (reg:SI 72 [ D.5960 ])
                (const_int 0 [0]))
            (label_ref:SI 76)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:453 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 72 [ D.5960 ])
        (int_list:REG_BR_PROB 300 (nil)))
 -> 76)
;;  succ:       9 [3.0%] 
;;              6 [97.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50 51 67 68

;; basic block 6, loop depth 0, count 0, freq 9127, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [97.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u42(1){ }u43(7){ }u44(16){ }u45(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50 51 67 68
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50 51 67
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 53 55 56 57 61 63 64 65 73 74 76 77 78
(note 34 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 37 6 (set (reg:SI 53 [ D.5959 ])
        (mem/j:SI (plus:SI (reg/v/f:SI 67 [ rxsched ])
                (const_int 4 [0x4])) [0 rxsched_5(D)->rxbase+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:455 44 {movsi_internal}
     (nil))
(insn 37 35 38 6 (set (reg:SI 73)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC7") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:456 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 7680000 [0x753000])
        (nil)))
(insn 38 37 39 6 (set (reg:SI 55 [ D.5959 ])
        (mult:SI (reg/v:SI 51 [ slot ])
            (reg:SI 73))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:456 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 73)
        (nil)))
(insn 39 38 40 6 (set (reg:SI 56 [ D.5959 ])
        (ashiftrt:SI (reg:SI 55 [ D.5959 ])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:456 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 55 [ D.5959 ])
        (nil)))
(insn 40 39 41 6 (set (reg:SI 57 [ D.5959 ])
        (plus:SI (reg:SI 53 [ D.5959 ])
            (reg:SI 56 [ D.5959 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:456 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 56 [ D.5959 ])
        (expr_list:REG_DEAD (reg:SI 53 [ D.5959 ])
            (nil))))
(insn 41 40 42 6 (set (reg:SI 61 [ D.5961 ])
        (zero_extend:SI (mem/j:QI (reg/v/f:SI 67 [ rxsched ]) [0 rxsched_5(D)->dr+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:457 34 {zero_extendqisi2}
     (nil))
(insn 42 41 44 6 (set (reg:SI 74)
        (plus:SI (reg/v:SI 50 [ intv ])
            (reg/v:SI 51 [ slot ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:457 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 51 [ slot ])
        (expr_list:REG_DEAD (reg/v:SI 50 [ intv ])
            (nil))))
(insn 44 42 45 6 (set (reg:SI 76)
        (plus:SI (reg:SI 74)
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:457 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 74)
        (nil)))
(insn 45 44 46 6 (set (reg:SI 77 [ D.5959 ])
        (zero_extend:SI (subreg:QI (reg:SI 76) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:457 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 76)
        (nil)))
(insn 46 45 47 6 (set (reg:SI 11 a11)
        (reg:SI 61 [ D.5961 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:457 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 61 [ D.5961 ])
        (nil)))
(insn 47 46 48 6 (set (reg:SI 10 a10)
        (reg:SI 77 [ D.5959 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:457 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 77 [ D.5959 ])
        (nil)))
(call_insn 48 47 49 6 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("calcRxWindow") [flags 0x3]  <function_decl 0x100b66798 calcRxWindow>) [0 calcRxWindow S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:457 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 49 48 50 6 (set (reg:SI 63 [ D.5959 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:457 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 50 49 51 6 (set (reg:SI 64 [ D.5959 ])
        (minus:SI (reg:SI 57 [ D.5959 ])
            (reg:SI 63 [ D.5959 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:457 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 63 [ D.5959 ])
        (expr_list:REG_DEAD (reg:SI 57 [ D.5959 ])
            (nil))))
(insn 51 50 52 6 (set (mem/j:SI (plus:SI (reg/v/f:SI 67 [ rxsched ])
                (const_int 8 [0x8])) [0 rxsched_5(D)->rxtime+0 S4 A32])
        (reg:SI 64 [ D.5959 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:455 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 64 [ D.5959 ])
        (nil)))
(insn 52 51 53 6 (set (reg/f:SI 78)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC8") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:458 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 53 52 54 6 (set (reg:SI 65 [ D.5961 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 78)
                    (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:458 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 78)
        (nil)))
(insn 54 53 68 6 (set (mem/j:QI (plus:SI (reg/v/f:SI 67 [ rxsched ])
                (const_int 3 [0x3])) [0 rxsched_5(D)->rxsyms+0 S1 A8])
        (subreg/s/v:QI (reg:SI 65 [ D.5961 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:458 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 65 [ D.5961 ])
        (nil)))
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67 68

;; basic block 7, loop depth 0, count 0, freq 300, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [3.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u70(1){ }u71(7){ }u72(16){ }u73(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 68 54 67 7 11 "" [1 uses])
(note 67 68 5 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 5 67 72 7 (set (reg:SI 42 [ D.5958 ])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:448 44 {movsi_internal}
     (nil))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 8, loop depth 0, count 0, freq 291, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [3.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u74(1){ }u75(7){ }u76(16){ }u77(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 72 5 71 8 12 "" [1 uses])
(note 71 72 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 71 76 8 (set (reg:SI 42 [ D.5958 ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:451 44 {movsi_internal}
     (nil))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 9, loop depth 0, count 0, freq 282, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [3.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u78(1){ }u79(7){ }u80(16){ }u81(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 76 6 75 9 13 "" [1 uses])
(note 75 76 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 75 58 9 (set (reg:SI 42 [ D.5958 ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:454 44 {movsi_internal}
     (nil))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 10, loop depth 0, count 0, freq 873, maybe hot
;;  prev block 9, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [100.0%]  (FALLTHRU)
;;              7 [100.0%]  (FALLTHRU)
;;              8 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u82(1){ }u83(7){ }u84(16){ }u85(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
(code_label 58 7 59 10 9 "" [0 uses])
(note 59 58 64 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 64 59 65 10 (set (reg/i:SI 2 a2)
        (reg:SI 42 [ D.5958 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:460 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 42 [ D.5958 ])
        (nil)))
(insn 65 64 0 10 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:460 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function setDrJoin (setDrJoin, funcdef_no=52, decl_uid=3609, cgraph_uid=52, symbol_order=59)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


setDrJoin

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 3[a3]
;;  ref usage 	r0={1d} r1={1d,2u} r2={1d} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r44={1d,1u} r45={1d,1u} r46={1d,1u} 
;;    total ref usage 24{13d,11u,0e} in 4{4 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44 45 46
;; live  in  	 1 [sp] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 44 45 46
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(1){ }u9(7){ }u10(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


setDrJoin

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 3[a3]
;;  ref usage 	r0={1d} r1={1d,2u} r2={1d} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r44={1d,1u} r45={1d,1u} r46={1d,1u} 
;;    total ref usage 24{13d,11u,0e} in 4{4 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44 45 46
(note 7 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 4 7 5 2 (set (reg:SI 45 [ dr ])
        (reg:SI 3 a3 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:484 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ dr ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 44 [ dr ])
        (zero_extend:SI (subreg:QI (reg:SI 45 [ dr ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:484 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 45 [ dr ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg/f:SI 46)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC9") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:491 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 10 9 0 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 46)
                (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32])
        (subreg/s/v:QI (reg/v:SI 44 [ dr ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:491 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 46)
        (expr_list:REG_DEAD (reg/v:SI 44 [ dr ])
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function setDrTxpow (setDrTxpow, funcdef_no=53, decl_uid=3614, cgraph_uid=53, symbol_order=60)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 7 (    1)


setDrTxpow

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 3[a3] 4[a4]
;;  ref usage 	r0={1d} r1={1d,6u} r2={1d} r3={1d,1u} r4={1d,1u} r5={1d} r6={1d} r7={1d,6u} r16={1d,6u} r17={1d,5u} r42={1d,1u} r47={1d,2u} r48={1d,1u} r49={1d,2u} r50={1d,1u} r52={1d,1u} r53={1d,1u} r54={1d,1u} r55={1d,1u} r56={1d,3u} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 65{23d,42u,0e} in 18{18 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47 48 49 50 52 53
;; live  in  	 1 [sp] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 47 48 49 50 52 53
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 49
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 49

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(1){ }u12(7){ }u13(16){ }u14(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 49
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 54
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 49
;; live  gen 	 54
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47

( 2 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(1){ }u18(7){ }u19(16){ }u20(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  def 	 42 55
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; live  gen 	 42 55
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(1){ }u25(7){ }u26(16){ }u27(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  def 	 56 59 60 61
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; live  gen 	 56 59 60 61
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 5 4 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(1){ }u36(7){ }u37(16){ }u38(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u39(1){ }u40(7){ }u41(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


setDrTxpow

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 3[a3] 4[a4]
;;  ref usage 	r0={1d} r1={1d,6u} r2={1d} r3={1d,1u} r4={1d,1u} r5={1d} r6={1d} r7={1d,6u} r16={1d,6u} r17={1d,5u} r42={1d,1u} r47={1d,2u} r48={1d,1u} r49={1d,2u} r50={1d,1u} r52={1d,1u} r53={1d,1u} r54={1d,1u} r55={1d,1u} r56={1d,3u} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 65{23d,42u,0e} in 18{18 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47 48 49 50 52 53
(note 9 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 4 9 6 2 (set (reg:SI 48 [ dr ])
        (reg:SI 3 a3 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:496 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ dr ])
        (nil)))
(insn 6 4 5 2 (set (reg:SI 50 [ pow ])
        (reg:SI 4 a4 [ pow ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:496 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 a4 [ pow ])
        (nil)))
(insn 5 6 7 2 (set (reg/v:SI 47 [ dr ])
        (zero_extend:SI (subreg:QI (reg:SI 48 [ dr ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:496 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 48 [ dr ])
        (nil)))
(insn 7 5 8 2 (set (reg/v:SI 49 [ pow ])
        (zero_extend:SI (subreg:QI (reg:SI 50 [ pow ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:496 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 50 [ pow ])
        (nil)))
(note 8 7 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 8 13 2 (set (reg:SI 52 [ pow ])
        (sign_extend:SI (subreg/s/v:QI (reg/v:SI 49 [ pow ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:504 36 {extendqisi2_internal}
     (nil))
(insn 13 12 14 2 (set (reg:SI 53)
        (const_int -128 [0xffffffffffffff80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:504 44 {movsi_internal}
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (eq (reg:SI 52 [ pow ])
                (reg:SI 53))
            (label_ref 18)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:504 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 53)
        (expr_list:REG_DEAD (reg:SI 52 [ pow ])
            (int_list:REG_BR_PROB 2800 (nil))))
 -> 18)
;;  succ:       3 [72.0%]  (FALLTHRU)
;;              4 [28.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 49

;; basic block 3, loop depth 0, count 0, freq 7200, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [72.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(1){ }u12(7){ }u13(16){ }u14(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 49
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 54
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 3 (set (reg/f:SI 54)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC10") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:505 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 17 16 18 3 (set (mem/j/c:QI (plus:SI (reg/f:SI 54)
                (const_int 175 [0xaf])) [0 LMIC.adrTxPow+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 49 [ pow ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:505 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 54)
        (expr_list:REG_DEAD (reg/v:SI 49 [ pow ])
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [28.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(1){ }u18(7){ }u19(16){ }u20(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  def 	 42 55
(code_label 18 17 19 4 16 "" [1 uses])
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 4 (set (reg/f:SI 55)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC10") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:506 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 21 20 22 4 (set (reg:SI 42 [ D.5964 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 55)
                    (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:506 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 55)
        (nil)))
(jump_insn 22 21 23 4 (set (pc)
        (if_then_else (eq (reg:SI 42 [ D.5964 ])
                (reg/v:SI 47 [ dr ]))
            (label_ref:SI 34)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:506 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 42 [ D.5964 ])
        (int_list:REG_BR_PROB 1991 (nil)))
 -> 34)
;;  succ:       5 [80.1%]  (FALLTHRU)
;;              6 [19.9%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47

;; basic block 5, loop depth 0, count 0, freq 8009, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [80.1%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(1){ }u25(7){ }u26(16){ }u27(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  def 	 56 59 60 61
(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 5 (set (reg/f:SI 56)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC10") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:507 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 25 24 28 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 56)
                (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32])
        (subreg/s/v:QI (reg/v:SI 47 [ dr ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:507 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/v:SI 47 [ dr ])
        (nil)))
(insn 28 25 29 5 (set (reg:HI 59 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 56)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:509 45 {movhi_internal}
     (nil))
(insn 29 28 30 5 (set (reg:SI 61)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC11") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:509 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 2048 [0x800])
        (nil)))
(insn 30 29 31 5 (set (reg:SI 60)
        (ior:SI (subreg:SI (reg:HI 59 [ LMIC.opmode ]) 0)
            (reg:SI 61))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:509 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 61)
        (expr_list:REG_DEAD (reg:HI 59 [ LMIC.opmode ])
            (nil))))
(insn 31 30 34 5 (set (mem/j/c:HI (plus:SI (reg/f:SI 56)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 60) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:509 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 60)
        (expr_list:REG_DEAD (reg/f:SI 56)
            (nil))))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;;              4 [19.9%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(1){ }u36(7){ }u37(16){ }u38(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
(code_label 34 31 35 6 15 "" [1 uses])
(note 35 34 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function mapChannels (mapChannels, funcdef_no=61, decl_uid=3654, cgraph_uid=61, symbol_order=69)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 14 n_edges 18 count 20 (  1.4)


mapChannels

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,13u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,13u} r16={1d,13u} r17={1d,12u} r42={2d,7u} r43={3d,1u} r44={1d,1u} r45={1d,1u} r46={1d,1u} r48={1d,1u,1e} r50={1d,1u} r51={1d,1u} r53={1d,1u,1e} r55={1d,1u} r56={1d,1u} r57={1d,1u,1e} r61={1d,1u} r63={1d,1u,1e} r64={1d,1u} r65={2d,8u,1e} r66={1d,1u} r68={1d,1u} r69={1d,2u} r70={1d,2u} r72={1d,1u} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u} r81={1d,1u} r82={1d,1u} r83={1d,1u} r85={1d,1u} r86={1d,1u} r89={1d,1u} r90={1d,1u} r92={1d,1u} r93={1d,1u} 
;;    total ref usage 162{51d,106u,5e} in 53{53 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 11 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44 45 46 63 64 65 66 68 69 70 72 75
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 44 45 46 63 64 65 66 68 69 70 72 75
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65

( 2 )->[3]->( 12 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u22(1){ }u23(7){ }u24(16){ }u25(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; lr  def 	 48 50 51 76 77
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; live  gen 	 48 50 51 76 77
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65

( 3 )->[4]->( 9 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u33(1){ }u34(7){ }u35(16){ }u36(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65

( 9 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u37(1){ }u38(7){ }u39(16){ }u40(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65
;; lr  def 	 53 55 78
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65
;; live  gen 	 53 55 78
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 53 65
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 53 65

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u46(1){ }u47(7){ }u48(16){ }u49(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 53 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 56 79 80 81 82
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 53 65
;; live  gen 	 56 79 80 81 82
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 53 65
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 53 65

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u56(1){ }u57(7){ }u58(16){ }u59(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 53 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 65
;; lr  def 	 57 61 65 83 85 86 89
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 53 65
;; live  gen 	 57 61 65 83 85 86 89
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65

( 5 6 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u71(1){ }u72(7){ }u73(16){ }u74(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 42 90
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65
;; live  gen 	 42 90
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65

( 8 4 )->[9]->( 5 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u79(1){ }u80(7){ }u81(16){ }u82(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 92
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65
;; live  gen 	 92
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65

( 9 )->[10]->( 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u87(1){ }u88(7){ }u89(16){ }u90(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; lr  def 	 43 93
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; live  gen 	 43 93
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43

( 2 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u93(1){ }u94(7){ }u95(16){ }u96(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 43
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43

( 3 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u97(1){ }u98(7){ }u99(16){ }u100(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 43
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43

( 12 10 11 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u101(1){ }u102(7){ }u103(16){ }u104(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 13 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u107(1){ }u108(2){ }u109(7){ }u110(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


mapChannels

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,13u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,13u} r16={1d,13u} r17={1d,12u} r42={2d,7u} r43={3d,1u} r44={1d,1u} r45={1d,1u} r46={1d,1u} r48={1d,1u,1e} r50={1d,1u} r51={1d,1u} r53={1d,1u,1e} r55={1d,1u} r56={1d,1u} r57={1d,1u,1e} r61={1d,1u} r63={1d,1u,1e} r64={1d,1u} r65={2d,8u,1e} r66={1d,1u} r68={1d,1u} r69={1d,2u} r70={1d,2u} r72={1d,1u} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u} r81={1d,1u} r82={1d,1u} r83={1d,1u} r85={1d,1u} r86={1d,1u} r89={1d,1u} r90={1d,1u} r92={1d,1u} r93={1d,1u} 
;;    total ref usage 162{51d,106u,5e} in 53{53 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 1580, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44 45 46 63 64 65 66 68 69 70 72 75
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 4 2 (set (reg:SI 64 [ chpage ])
        (reg:SI 2 a2 [ chpage ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:615 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ chpage ])
        (nil)))
(insn 4 2 3 2 (set (reg:SI 66 [ chmap ])
        (reg:SI 3 a3 [ chmap ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:615 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ chmap ])
        (nil)))
(insn 3 4 5 2 (set (reg/v:SI 63 [ chpage ])
        (zero_extend:SI (subreg:QI (reg:SI 64 [ chpage ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:615 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 64 [ chpage ])
        (nil)))
(insn 5 3 6 2 (set (reg/v:SI 65 [ chmap ])
        (zero_extend:SI (subreg:HI (reg:SI 66 [ chmap ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:615 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 66 [ chmap ])
        (nil)))
(note 6 5 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 6 14 2 (set (reg:SI 69)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 44 {movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:SI 70)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 44 {movsi_internal}
     (nil))
(insn 15 14 17 2 (set (reg:SI 68)
        (if_then_else:SI (ne (reg/v:SI 63 [ chpage ])
                (const_int 0 [0]))
            (reg:SI 69)
            (reg:SI 70))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg/v:SI 63 [ chpage ])
        (expr_list:REG_EQUAL (ne:SI (reg/v:SI 63 [ chpage ])
                (const_int 0 [0]))
            (nil))))
(insn 17 15 20 2 (set (reg:SI 44 [ D.5970 ])
        (zero_extend:SI (subreg:QI (reg:SI 68) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 68)
        (nil)))
(insn 20 17 22 2 (set (reg:SI 72)
        (if_then_else:SI (eq (reg/v:SI 65 [ chmap ])
                (const_int 0 [0]))
            (reg:SI 69)
            (reg:SI 70))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 70)
        (expr_list:REG_DEAD (reg:SI 69)
            (expr_list:REG_EQUAL (eq:SI (reg/v:SI 65 [ chmap ])
                    (const_int 0 [0]))
                (nil)))))
(insn 22 20 23 2 (set (reg:SI 45 [ D.5970 ])
        (zero_extend:SI (subreg:QI (reg:SI 72) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 72)
        (nil)))
(insn 23 22 24 2 (set (reg:SI 75)
        (ior:SI (reg:SI 44 [ D.5970 ])
            (reg:SI 45 [ D.5970 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 45 [ D.5970 ])
        (expr_list:REG_DEAD (reg:SI 44 [ D.5970 ])
            (nil))))
(insn 24 23 25 2 (set (reg:SI 46 [ D.5970 ])
        (zero_extend:SI (subreg:QI (reg:SI 75) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 75)
        (nil)))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (ne (reg:SI 46 [ D.5970 ])
                (const_int 0 [0]))
            (label_ref:SI 89)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 46 [ D.5970 ])
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 89)
;;  succ:       11 [39.0%] 
;;              3 [61.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65

;; basic block 3, loop depth 0, count 0, freq 964, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u22(1){ }u23(7){ }u24(16){ }u25(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; lr  def 	 48 50 51 76 77
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 3 (set (reg/f:SI 76)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC12") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 28 27 29 3 (set (reg:SI 48 [ D.5972 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 76)
                    (const_int 160 [0xa0])) [0 LMIC.channelMap+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 76)
        (nil)))
(insn 29 28 30 3 (set (reg:SI 77)
        (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 44 {movsi_internal}
     (nil))
(insn 30 29 31 3 (set (reg:SI 50 [ D.5971 ])
        (xor:SI (reg:SI 77)
            (reg:SI 48 [ D.5972 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 32 {xorsi3}
     (expr_list:REG_DEAD (reg:SI 77)
        (expr_list:REG_DEAD (reg:SI 48 [ D.5972 ])
            (expr_list:REG_EQUAL (not:SI (reg:SI 48 [ D.5972 ]))
                (nil)))))
(insn 31 30 32 3 (set (reg:SI 51 [ D.5971 ])
        (and:SI (reg/v:SI 65 [ chmap ])
            (reg:SI 50 [ D.5971 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 50 [ D.5971 ])
        (nil)))
(jump_insn 32 31 35 3 (set (pc)
        (if_then_else (ne (reg:SI 51 [ D.5971 ])
                (const_int 0 [0]))
            (label_ref:SI 93)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 51 [ D.5971 ])
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 93)
;;  succ:       12 [39.0%] 
;;              4 [61.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65

;; basic block 4, loop depth 0, count 0, freq 588, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [61.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u33(1){ }u34(7){ }u35(16){ }u36(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(note 35 32 7 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 7 35 70 4 (set (reg/v:SI 42 [ chnl ])
        (const_int 0 [0])) 44 {movsi_internal}
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65

;; basic block 5, loop depth 0, count 0, freq 9412, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [94.1%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u37(1){ }u38(7){ }u39(16){ }u40(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65
;; lr  def 	 53 55 78
(code_label 70 7 36 5 22 "" [1 uses])
(note 36 70 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 5 (set (reg:SI 53 [ D.5971 ])
        (reg/v:SI 42 [ chnl ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:620 44 {movsi_internal}
     (nil))
(insn 38 37 39 5 (set (reg:SI 78 [ D.5971 ])
        (ashiftrt:SI (reg/v:SI 65 [ chmap ])
            (reg/v:SI 42 [ chnl ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:620 52 {ashrsi3}
     (nil))
(insn 39 38 40 5 (set (reg:SI 55 [ D.5971 ])
        (and:SI (reg:SI 78 [ D.5971 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:620 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 78 [ D.5971 ])
        (nil)))
(jump_insn 40 39 41 5 (set (pc)
        (if_then_else (eq (reg:SI 55 [ D.5971 ])
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:620 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 55 [ D.5971 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 60)
;;  succ:       6 [50.0%]  (FALLTHRU)
;;              8 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 53 65

;; basic block 6, loop depth 0, count 0, freq 4706, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u46(1){ }u47(7){ }u48(16){ }u49(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 53 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 56 79 80 81 82
(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 6 (set (reg/f:SI 79)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC12") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:620 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 43 42 44 6 (set (reg:SI 80)
        (plus:SI (reg/v:SI 42 [ chnl ])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:620 1 {addsi3}
     (nil))
(insn 44 43 45 6 (set (reg:SI 81)
        (ashift:SI (reg:SI 80)
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:620 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 80)
        (nil)))
(insn 45 44 46 6 (set (reg/f:SI 82)
        (plus:SI (reg/f:SI 79)
            (reg:SI 81))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:620 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 81)
        (expr_list:REG_DEAD (reg/f:SI 79)
            (nil))))
(insn 46 45 47 6 (set (reg:SI 56 [ D.5973 ])
        (mem/j:SI (reg/f:SI 82) [0 LMIC.channelFreq S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:620 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 82)
        (nil)))
(jump_insn 47 46 48 6 (set (pc)
        (if_then_else (ne (reg:SI 56 [ D.5973 ])
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:620 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 56 [ D.5973 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 60)
;;  succ:       7 [50.0%]  (FALLTHRU)
;;              8 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 53 65

;; basic block 7, loop depth 0, count 0, freq 2353, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u56(1){ }u57(7){ }u58(16){ }u59(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 53 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 65
;; lr  def 	 57 61 65 83 85 86 89
(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 7 (set (reg:SI 83)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:621 44 {movsi_internal}
     (nil))
(insn 50 49 52 7 (set (reg:SI 57 [ D.5971 ])
        (ashift:SI (reg:SI 83)
            (reg:SI 53 [ D.5971 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:621 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 83)
        (expr_list:REG_DEAD (reg:SI 53 [ D.5971 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 53 [ D.5971 ]))
                (nil)))))
(insn 52 50 53 7 (set (reg:SI 86)
        (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:621 44 {movsi_internal}
     (nil))
(insn 53 52 56 7 (set (reg:SI 85)
        (xor:SI (reg:SI 86)
            (reg:SI 57 [ D.5971 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:621 32 {xorsi3}
     (expr_list:REG_DEAD (reg:SI 86)
        (expr_list:REG_DEAD (reg:SI 57 [ D.5971 ])
            (expr_list:REG_EQUAL (not:SI (reg:SI 57 [ D.5971 ]))
                (nil)))))
(insn 56 53 57 7 (set (reg:SI 89)
        (and:SI (reg:SI 85)
            (reg/v:SI 65 [ chmap ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:621 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 85)
        (expr_list:REG_DEAD (reg/v:SI 65 [ chmap ])
            (nil))))
(insn 57 56 58 7 (set (reg:SI 61 [ D.5974 ])
        (sign_extend:SI (subreg:HI (reg:SI 89) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:621 35 {extendhisi2_internal}
     (expr_list:REG_DEAD (reg:SI 89)
        (nil)))
(insn 58 57 59 7 (set (reg/v:SI 65 [ chmap ])
        (zero_extend:SI (subreg/u:HI (reg:SI 61 [ D.5974 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:621 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 61 [ D.5974 ])
        (nil)))
(debug_insn 59 58 60 7 (var_location:HI chmap (subreg:HI (reg/v:SI 65 [ chmap ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:621 -1
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65

;; basic block 8, loop depth 0, count 0, freq 9412, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%] 
;;              6 [50.0%] 
;;              7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u71(1){ }u72(7){ }u73(16){ }u74(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 42 90
(code_label 60 59 61 8 21 "" [2 uses])
(note 61 60 62 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 8 (var_location:HI chmap (subreg:HI (reg/v:SI 65 [ chmap ]) 0)) -1
     (nil))
(insn 63 62 64 8 (set (reg:SI 90)
        (plus:SI (reg/v:SI 42 [ chnl ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:619 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 42 [ chnl ])
        (nil)))
(insn 64 63 65 8 (set (reg/v:SI 42 [ chnl ])
        (zero_extend:SI (subreg:QI (reg:SI 90) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:619 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 90)
        (nil)))
(debug_insn 65 64 66 8 (var_location:QI chnl (subreg:QI (reg/v:SI 42 [ chnl ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:619 -1
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65

;; basic block 9, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU,DFS_BACK)
;;              4 [100.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u79(1){ }u80(7){ }u81(16){ }u82(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 92
(code_label 66 65 67 9 20 "" [0 uses])
(note 67 66 68 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 69 9 (var_location:QI chnl (subreg:QI (reg/v:SI 42 [ chnl ]) 0)) -1
     (nil))
(debug_insn 69 68 72 9 (var_location:HI chmap (subreg:HI (reg/v:SI 65 [ chmap ]) 0)) -1
     (nil))
(insn 72 69 73 9 (set (reg:SI 92)
        (const_int 15 [0xf])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:619 44 {movsi_internal}
     (nil))
(jump_insn 73 72 74 9 (set (pc)
        (if_then_else (geu (reg:SI 92)
                (reg/v:SI 42 [ chnl ]))
            (label_ref 70)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:619 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 92)
        (int_list:REG_BR_PROB 9412 (nil)))
 -> 70)
;;  succ:       5 [94.1%] 
;;              10 [5.9%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 65

;; basic block 10, loop depth 0, count 0, freq 588, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [5.9%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u87(1){ }u88(7){ }u89(16){ }u90(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; lr  def 	 43 93
(note 74 73 75 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 75 74 76 10 (set (reg/f:SI 93)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC12") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:623 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 76 75 9 10 (set (mem/j/c:HI (plus:SI (reg/f:SI 93)
                (const_int 160 [0xa0])) [0 LMIC.channelMap+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 65 [ chmap ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:623 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 93)
        (expr_list:REG_DEAD (reg/v:SI 65 [ chmap ])
            (nil))))
(insn 9 76 89 10 (set (reg:SI 43 [ D.5969 ])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:624 44 {movsi_internal}
     (nil))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43

;; basic block 11, loop depth 0, count 0, freq 616, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u93(1){ }u94(7){ }u95(16){ }u96(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43
(code_label 89 9 88 11 23 "" [1 uses])
(note 88 89 10 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 10 88 93 11 (set (reg:SI 43 [ D.5969 ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:618 44 {movsi_internal}
     (nil))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43

;; basic block 12, loop depth 0, count 0, freq 376, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [39.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u97(1){ }u98(7){ }u99(16){ }u100(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43
(code_label 93 10 92 12 24 "" [1 uses])
(note 92 93 8 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 8 92 77 12 (set (reg:SI 43 [ D.5969 ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:618 44 {movsi_internal}
     (nil))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43

;; basic block 13, loop depth 0, count 0, freq 1580, maybe hot
;;  prev block 12, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [100.0%]  (FALLTHRU)
;;              10 [100.0%]  (FALLTHRU)
;;              11 [100.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u101(1){ }u102(7){ }u103(16){ }u104(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 2 [a2]
(code_label 77 8 78 13 19 "" [0 uses])
(note 78 77 83 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 83 78 84 13 (set (reg/i:SI 2 a2)
        (reg:SI 43 [ D.5969 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:625 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 43 [ D.5969 ])
        (nil)))
(insn 84 83 0 13 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:625 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function setBcnRxParams (setBcnRxParams, funcdef_no=64, decl_uid=3683, cgraph_uid=64, symbol_order=72)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


setBcnRxParams

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d,2u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,1u} r44={1d,1u,1e} r45={1d,1u} r46={1d,4u} r47={1d,2u} r48={1d,1u} r52={1d,1u} r53={1d,1u} r54={1d,1u} r55={1d,1u} r58={1d,1u} 
;;    total ref usage 44{21d,22u,1e} in 24{24 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 44 45 46 47 48 52 53 54 55 58
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42 44 45 46 47 48 52 53 54 55 58
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u20(1){ }u21(7){ }u22(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


setBcnRxParams

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d,2u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,1u} r44={1d,1u,1e} r45={1d,1u} r46={1d,4u} r47={1d,2u} r48={1d,1u} r52={1d,1u} r53={1d,1u} r54={1d,1u} r55={1d,1u} r58={1d,1u} 
;;    total ref usage 44{21d,22u,1e} in 24{24 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 44 45 46 47 48 52 53 54 55 58
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 46)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC13") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:684 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 6 5 7 2 (set:SI (reg/f:SI 47)
        (plus:SI (reg/f:SI 46)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:684 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 7 6 8 2 (set (reg:QI 48)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:684 46 {movqi_internal}
     (nil))
(insn 8 7 11 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 47)
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (reg:QI 48)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:684 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 48)
        (nil)))
(insn 11 8 13 2 (set (reg:SI 42 [ D.5977 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 47)
                    (const_int 140 [0x8c])) [0 LMIC.bcnChnl+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:685 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 47)
        (nil)))
(insn 13 11 14 2 (set (reg:SI 52)
        (plus:SI (reg:SI 42 [ D.5977 ])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:685 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 42 [ D.5977 ])
        (nil)))
(insn 14 13 15 2 (set (reg:SI 53)
        (ashift:SI (reg:SI 52)
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:685 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 52)
        (nil)))
(insn 15 14 16 2 (set (reg/f:SI 54)
        (plus:SI (reg/f:SI 46)
            (reg:SI 53))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:685 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 53)
        (nil)))
(insn 16 15 17 2 (set (reg:SI 44 [ D.5979 ])
        (mem/j:SI (reg/f:SI 54) [0 LMIC.channelFreq S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:685 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 54)
        (nil)))
(insn 17 16 18 2 (set (reg:SI 55)
        (const_int -4 [0xfffffffffffffffc])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:685 44 {movsi_internal}
     (nil))
(insn 18 17 20 2 (set (reg:SI 45 [ D.5979 ])
        (and:SI (reg:SI 44 [ D.5979 ])
            (reg:SI 55))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:685 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 55)
        (expr_list:REG_DEAD (reg:SI 44 [ D.5979 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 44 [ D.5979 ])
                    (const_int -4 [0xfffffffffffffffc]))
                (nil)))))
(insn 20 18 21 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 46)
                (const_int 8 [0x8])) [0 LMIC.freq+0 S4 A32])
        (reg:SI 45 [ D.5979 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:685 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 45 [ D.5979 ])
        (nil)))
(debug_insn 21 20 22 2 (var_location:QI dr (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:685 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:QI dr (const_int 3 [0x3])) -1
     (nil))
(debug_insn 23 22 24 2 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI index (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:HI params (const_int 3 [0x3])) -1
     (nil))
(debug_insn 26 25 27 2 (var_location:SI nocrc (const_int 1 [0x1])) -1
     (nil))
(debug_insn 27 26 28 2 (var_location:HI params (const_int 131 [0x83])) -1
     (nil))
(debug_insn 28 27 29 2 (var_location:SI nocrc (const_int 1 [0x1])) -1
     (nil))
(debug_insn 29 28 30 2 (var_location:HI params (const_int 131 [0x83])) -1
     (nil))
(debug_insn 30 29 32 2 (var_location:SI ih (const_int 17 [0x11])) -1
     (nil))
(insn 32 30 33 2 (set (reg:SI 58)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC14") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:686 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 4483 [0x1183])
        (nil)))
(insn 33 32 0 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 46)
                (const_int 14 [0xe])) [0 LMIC.rps+0 S2 A16])
        (subreg:HI (reg:SI 58) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:686 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 58)
        (expr_list:REG_DEAD (reg/f:SI 46)
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function stateJustJoined (stateJustJoined, funcdef_no=70, decl_uid=3703, cgraph_uid=70, symbol_order=78)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


stateJustJoined

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d,2u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,7u} r43={1d,14u} r49={1d,13u} r79={1d,1u} r84={1d,2u} r87={1d,1u} r92={1d,1u} 
;;    total ref usage 63{17d,46u,0e} in 26{26 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 43 49 79 84 87 92
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42 43 49 79 84 87 92
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u43(1){ }u44(7){ }u45(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


stateJustJoined

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d,2u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,7u} r43={1d,14u} r49={1d,13u} r79={1d,1u} r84={1d,2u} r87={1d,1u} r92={1d,1u} 
;;    total ref usage 63{17d,46u,0e} in 26{26 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 43 49 79 84 87 92
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 42)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC15") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:962 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 6 5 7 2 (set (reg:SI 43)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:962 44 {movsi_internal}
     (nil))
(insn 7 6 10 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 42)
                (const_int 288 [0x120])) [0 LMIC.seqnoUp+0 S4 A32])
        (reg:SI 43)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:962 44 {movsi_internal}
     (nil))
(insn 10 7 13 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 42)
                (const_int 284 [0x11c])) [0 LMIC.seqnoDn+0 S4 A32])
        (reg:SI 43)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:962 44 {movsi_internal}
     (nil))
(insn 13 10 15 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 42)
                (const_int 178 [0xb2])) [0 LMIC.rejoinCnt+0 S1 A16])
        (subreg:QI (reg:SI 43) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:963 46 {movqi_internal}
     (nil))
(insn 15 13 17 2 (set:SI (reg/f:SI 49)
        (plus:SI (reg/f:SI 42)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:964 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 17 15 21 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 49)
                (const_int 42 [0x2a])) [0 LMIC.devsAns+0 S1 A16])
        (subreg:QI (reg:SI 43) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:964 46 {movqi_internal}
     (nil))
(insn 21 17 25 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 49)
                (const_int 41 [0x29])) [0 LMIC.ladrAns+0 S1 A8])
        (subreg:QI (reg:SI 43) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:964 46 {movqi_internal}
     (nil))
(insn 25 21 29 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 49)
                (const_int 38 [0x26])) [0 LMIC.adrChanged+0 S1 A16])
        (subreg:QI (reg:SI 43) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:964 46 {movqi_internal}
     (nil))
(insn 29 25 33 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 49)
                (const_int 36 [0x24])) [0 LMIC.dnConf+0 S1 A32])
        (subreg:QI (reg:SI 43) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:964 46 {movqi_internal}
     (nil))
(insn 33 29 37 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 49)
                (const_int 46 [0x2e])) [0 LMIC.snchAns+0 S1 A16])
        (subreg:QI (reg:SI 43) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:966 46 {movqi_internal}
     (nil))
(insn 37 33 41 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 49)
                (const_int 52 [0x34])) [0 LMIC.dn2Ans+0 S1 A32])
        (subreg:QI (reg:SI 43) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:969 46 {movqi_internal}
     (nil))
(insn 41 37 45 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 49)
                (const_int 44 [0x2c])) [0 LMIC.moreData+0 S1 A32])
        (subreg:QI (reg:SI 43) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:971 46 {movqi_internal}
     (nil))
(insn 45 41 49 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 49)
                (const_int 45 [0x2d])) [0 LMIC.dutyCapAns+0 S1 A8])
        (subreg:QI (reg:SI 43) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:973 46 {movqi_internal}
     (nil))
(insn 49 45 52 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 49)
                (const_int 55 [0x37])) [0 LMIC.pingSetAns+0 S1 A8])
        (subreg:QI (reg:SI 43) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:976 46 {movqi_internal}
     (nil))
(insn 52 49 55 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 42)
                (const_int 174 [0xae])) [0 LMIC.upRepeat+0 S1 A16])
        (subreg:QI (reg:SI 43) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:978 46 {movqi_internal}
     (nil))
(insn 55 52 56 2 (set (reg:QI 79)
        (const_int -12 [0xfffffffffffffff4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:979 46 {movqi_internal}
     (nil))
(insn 56 55 60 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 49)
                (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8])
        (reg:QI 79)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:979 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 79)
        (nil)))
(insn 60 56 62 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 49)
                (const_int 47 [0x2f])) [0 LMIC.dn2Dr+0 S1 A8])
        (subreg:QI (reg:SI 43) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:980 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 43)
        (nil)))
(insn 62 60 63 2 (set (reg:SI 84)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC16") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:981 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 869525000 [0x33d3e608])
        (nil)))
(insn 63 62 66 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 42)
                (const_int 304 [0x130])) [0 LMIC.dn2Freq+0 S4 A32])
        (reg:SI 84)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:981 44 {movsi_internal}
     (nil))
(insn 66 63 67 2 (set (reg:QI 87)
        (const_int 5 [0x5])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:983 46 {movqi_internal}
     (nil))
(insn 67 66 70 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 49)
                (const_int 140 [0x8c])) [0 LMIC.bcnChnl+0 S1 A32])
        (reg:QI 87)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:983 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 87)
        (nil)))
(insn 70 67 73 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 42)
                (const_int 324 [0x144])) [0 LMIC.ping.freq+0 S4 A32])
        (reg:SI 84)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:986 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 84)
        (expr_list:REG_DEAD (reg/f:SI 42)
            (nil))))
(insn 73 70 74 2 (set (reg:QI 92)
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:987 46 {movqi_internal}
     (nil))
(insn 74 73 0 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 49)
                (const_int 56 [0x38])) [0 LMIC.ping.dr+0 S1 A32])
        (reg:QI 92)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:987 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 92)
        (expr_list:REG_DEAD (reg/f:SI 49)
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function rndDelay (rndDelay, funcdef_no=50, decl_uid=3599, cgraph_uid=50, symbol_order=57)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 7 (    1)


rndDelay

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10]
;;  ref usage 	r0={3d} r1={1d,8u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,6u} r8={2d} r9={2d} r10={2d,2u} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,6u} r17={1d,5u} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r42={3d,6u} r45={1d,1u} r49={1d,2u} r50={1d,6u,1e} r52={1d,1u} r54={1d,1u} r55={1d,1u} r57={1d,2u} r58={1d,1u} r59={1d,1u} r60={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r67={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r73={1d,1u} r74={1d,1u} r77={1d,1u} 
;;    total ref usage 152{88d,63u,1e} in 35{33 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 45 49 50 57 58 59 60 63 64
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 42 45 49 50 57 58 59 60 63 64
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 50 57
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 50 57

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(1){ }u21(7){ }u22(16){ }u23(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 50 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  def 	 42 65 67 69 70 71 77
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 50 57
;; live  gen 	 42 65 67 69 70 71 77
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 57
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 57

( 2 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u34(1){ }u35(7){ }u36(16){ }u37(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 57
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 57
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 57

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u40(1){ }u41(7){ }u42(16){ }u43(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 57
;; lr  def 	 42 52 54 55 73 74
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 57
;; live  gen 	 42 52 54 55 73 74
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 4 5 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u53(1){ }u54(7){ }u55(16){ }u56(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u60(1){ }u61(2){ }u62(7){ }u63(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


rndDelay

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10]
;;  ref usage 	r0={3d} r1={1d,8u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,6u} r8={2d} r9={2d} r10={2d,2u} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,6u} r17={1d,5u} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r42={3d,6u} r45={1d,1u} r49={1d,2u} r50={1d,6u,1e} r52={1d,1u} r54={1d,1u} r55={1d,1u} r57={1d,2u} r58={1d,1u} r59={1d,1u} r60={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r67={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r73={1d,1u} r74={1d,1u} r77={1d,1u} 
;;    total ref usage 152{88d,63u,1e} in 35{33 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 45 49 50 57 58 59 60 63 64
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg:SI 58 [ secSpan ])
        (reg:SI 2 a2 [ secSpan ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:464 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ secSpan ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 57 [ secSpan ])
        (zero_extend:SI (subreg:QI (reg:SI 58 [ secSpan ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:464 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 58 [ secSpan ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 7 4 8 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("radio_rand1") [flags 0x41]  <function_decl 0x140eef948 radio_rand1>) [0 radio_rand1 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:465 82 {call_value_internal}
     (nil)
    (nil))
(insn 8 7 10 2 (set (reg:SI 59)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:465 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 10 8 11 2 (set (reg:SI 45 [ D.5981 ])
        (ashift:SI (reg:SI 59)
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:465 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 59)
        (nil)))
(call_insn 11 10 12 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("radio_rand1") [flags 0x41]  <function_decl 0x140eef948 radio_rand1>) [0 radio_rand1 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:465 82 {call_value_internal}
     (nil)
    (nil))
(insn 12 11 16 2 (set (reg:SI 60)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:465 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 16 12 17 2 (set (reg:SI 63)
        (ior:SI (reg:SI 45 [ D.5981 ])
            (reg:SI 60))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:465 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 60)
        (expr_list:REG_DEAD (reg:SI 45 [ D.5981 ])
            (nil))))
(insn 17 16 18 2 (set (reg:SI 49 [ D.5982 ])
        (sign_extend:SI (subreg:HI (reg:SI 63) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:465 35 {extendhisi2_internal}
     (expr_list:REG_DEAD (reg:SI 63)
        (nil)))
(insn 18 17 19 2 (set (reg/v:SI 50 [ r ])
        (zero_extend:SI (subreg/u:HI (reg:SI 49 [ D.5982 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:465 33 {zero_extendhisi2}
     (nil))
(debug_insn 19 18 20 2 (var_location:HI r (subreg:HI (reg/v:SI 50 [ r ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:465 -1
     (nil))
(insn 20 19 21 2 (set (reg/v:SI 42 [ delay ])
        (reg/v:SI 50 [ r ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:466 44 {movsi_internal}
     (nil))
(debug_insn 21 20 22 2 (var_location:SI delay (reg/v:SI 50 [ r ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:466 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 64)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC17") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:467 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 62500 [0xf424])
        (nil)))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (ge (reg:SI 64)
                (reg/v:SI 50 [ r ]))
            (label_ref 36)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:467 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 64)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 36)
;;  succ:       3 [50.0%]  (FALLTHRU)
;;              4 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 50 57

;; basic block 3, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(1){ }u21(7){ }u22(16){ }u23(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 50 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  def 	 42 65 67 69 70 71 77
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 27 3 (set (reg:SI 67)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC18") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:468 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 1125899907 [0x431bde83])
        (nil)))
(insn 27 25 29 3 (set (reg:SI 77 [+4 ])
        (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 50 [ r ]))
                    (zero_extend:DI (reg:SI 67)))
                (const_int 32 [0x20])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:468 8 {umulsi3_highpart}
     (expr_list:REG_DEAD (reg:SI 67)
        (nil)))
(insn 29 27 30 3 (set (reg:SI 65)
        (lshiftrt:SI (reg:SI 77 [+4 ])
            (const_int 14 [0xe]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:468 53 {lshrsi3}
     (expr_list:REG_DEAD (reg:SI 77 [+4 ])
        (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 50 [ r ])
                (const_int 62500 [0xf424]))
            (nil))))
(insn 30 29 31 3 (set (reg:SI 70)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC17") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:468 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 62500 [0xf424])
        (nil)))
(insn 31 30 32 3 (set (reg:SI 69)
        (mult:SI (reg:SI 65)
            (reg:SI 70))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:468 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 70)
        (expr_list:REG_DEAD (reg:SI 65)
            (nil))))
(insn 32 31 33 3 (set (reg:SI 71)
        (minus:SI (reg/v:SI 50 [ r ])
            (reg:SI 69))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:468 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 69)
        (expr_list:REG_DEAD (reg/v:SI 50 [ r ])
            (nil))))
(insn 33 32 35 3 (set (reg/v:SI 42 [ delay ])
        (zero_extend:SI (subreg:HI (reg:SI 71) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:468 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 71)
        (nil)))
(debug_insn 35 33 36 3 (var_location:SI delay (reg/v:SI 42 [ delay ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:468 -1
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 57

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u34(1){ }u35(7){ }u36(16){ }u37(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57
;; lr  def 	
(code_label 36 35 37 4 28 "" [1 uses])
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 4 (var_location:SI delay (reg/v:SI 42 [ delay ])) -1
     (nil))
(jump_insn 39 38 40 4 (set (pc)
        (if_then_else (eq (reg/v:SI 57 [ secSpan ])
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:469 56 {*btrue}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 48)
;;  succ:       5 [61.0%]  (FALLTHRU)
;;              6 [39.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 57

;; basic block 5, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [61.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u40(1){ }u41(7){ }u42(16){ }u43(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 57
;; lr  def 	 42 52 54 55 73 74
(note 40 39 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 42 5 (set (reg:SI 52 [ D.5980 ])
        (zero_extend:SI (subreg:QI (reg:SI 49 [ D.5982 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:470 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 49 [ D.5982 ])
        (nil)))
(insn 42 41 43 5 (set (reg:SI 73)
        (umod:SI (reg:SI 52 [ D.5980 ])
            (reg/v:SI 57 [ secSpan ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:470 20 {umodsi3}
     (expr_list:REG_DEAD (reg/v:SI 57 [ secSpan ])
        (expr_list:REG_DEAD (reg:SI 52 [ D.5980 ])
            (nil))))
(insn 43 42 44 5 (set (reg:SI 54 [ D.5981 ])
        (zero_extend:SI (subreg:QI (reg:SI 73) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:470 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 73)
        (nil)))
(insn 44 43 45 5 (set (reg:SI 74)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC17") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:470 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 62500 [0xf424])
        (nil)))
(insn 45 44 46 5 (set (reg:SI 55 [ D.5981 ])
        (mult:SI (reg:SI 54 [ D.5981 ])
            (reg:SI 74))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:470 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 74)
        (expr_list:REG_DEAD (reg:SI 54 [ D.5981 ])
            (nil))))
(insn 46 45 47 5 (set (reg/v:SI 42 [ delay ])
        (plus:SI (reg/v:SI 42 [ delay ])
            (reg:SI 55 [ D.5981 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:470 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 55 [ D.5981 ])
        (nil)))
(debug_insn 47 46 48 5 (var_location:SI delay (reg/v:SI 42 [ delay ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:470 -1
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [39.0%] 
;;              5 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u53(1){ }u54(7){ }u55(16){ }u56(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
(code_label 48 47 49 6 29 "" [1 uses])
(note 49 48 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 55 6 (var_location:SI delay (reg/v:SI 42 [ delay ])) -1
     (nil))
(insn 55 50 56 6 (set (reg/i:SI 2 a2)
        (reg/v:SI 42 [ delay ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:472 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 42 [ delay ])
        (nil)))
(insn 56 55 0 6 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:472 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function txDelay (txDelay, funcdef_no=51, decl_uid=3605, cgraph_uid=51, symbol_order=58)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 7 count 6 (    1)


txDelay

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 10[a10]
;;  ref usage 	r0={2d} r1={1d,6u} r2={1d,1u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,5u} r8={1d} r9={1d} r10={2d,2u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,5u} r17={1d,4u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r43={1d,1u} r44={1d,3u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r50={1d,1u} r51={1d,1u} r52={1d,1u} r53={1d,1u} r54={1d,1u} r55={1d,3u} r58={1d,1u} r59={1d,1u,1e} r60={1d,1u} 
;;    total ref usage 95{52d,42u,1e} in 21{20 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 44 45 50 51 52 53
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 43 44 45 50 51 52 53
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(1){ }u17(7){ }u18(16){ }u19(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 46 47 54
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; live  gen 	 46 47 54
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44

( 2 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(1){ }u25(7){ }u26(16){ }u27(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 55 58 59 60
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; live  gen 	 55 58 59 60
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(1){ }u37(7){ }u38(16){ }u39(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u40(1){ }u41(7){ }u42(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


txDelay

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 10[a10]
;;  ref usage 	r0={2d} r1={1d,6u} r2={1d,1u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,5u} r8={1d} r9={1d} r10={2d,2u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,5u} r17={1d,4u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r43={1d,1u} r44={1d,3u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r50={1d,1u} r51={1d,1u} r52={1d,1u} r53={1d,1u} r54={1d,1u} r55={1d,3u} r58={1d,1u} r59={1d,1u,1e} r60={1d,1u} 
;;    total ref usage 95{52d,42u,1e} in 21{20 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 44 45 50 51 52 53
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v:SI 50 [ reftime ])
        (reg:SI 2 a2 [ reftime ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:475 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ reftime ])
        (nil)))
(insn 3 2 4 2 (set (reg:SI 52 [ secSpan ])
        (reg:SI 3 a3 [ secSpan ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:475 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ secSpan ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 51 [ secSpan ])
        (zero_extend:SI (subreg:QI (reg:SI 52 [ secSpan ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:475 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 52 [ secSpan ])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg:SI 10 a10)
        (reg/v:SI 51 [ secSpan ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:476 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 51 [ secSpan ])
        (nil)))
(call_insn 9 8 10 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("rndDelay") [flags 0x3]  <function_decl 0x100b66ca8 rndDelay>) [0 rndDelay S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:476 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 10 9 11 2 (set (reg:SI 43 [ D.5985 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:476 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 11 10 12 2 (set (reg/v:SI 44 [ reftime ])
        (plus:SI (reg:SI 43 [ D.5985 ])
            (reg/v:SI 50 [ reftime ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:476 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 50 [ reftime ])
        (expr_list:REG_DEAD (reg:SI 43 [ D.5985 ])
            (nil))))
(debug_insn 12 11 13 2 (var_location:SI reftime (reg/v:SI 44 [ reftime ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:476 -1
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 53)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC19") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:477 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 14 13 15 2 (set (reg:SI 45 [ D.5986 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 53)
                    (const_int 163 [0xa3])) [0 LMIC.globalDutyRate+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:477 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 53)
        (nil)))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (eq (reg:SI 45 [ D.5986 ])
                (const_int 0 [0]))
            (label_ref 21)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:477 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 45 [ D.5986 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 21)
;;  succ:       4 [50.0%] 
;;              3 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44

;; basic block 3, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(1){ }u17(7){ }u18(16){ }u19(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 46 47 54
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 3 (set (reg/f:SI 54)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC19") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:477 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 18 17 19 3 (set (reg:SI 46 [ D.5985 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 54)
                (const_int 164 [0xa4])) [0 LMIC.globalDutyAvail+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:477 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 54)
        (nil)))
(insn 19 18 20 3 (set (reg:SI 47 [ D.5985 ])
        (minus:SI (reg/v:SI 44 [ reftime ])
            (reg:SI 46 [ D.5985 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:477 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 46 [ D.5985 ])
        (nil)))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (ge (reg:SI 47 [ D.5985 ])
                (const_int 1 [0x1]))
            (pc)
            (label_ref:SI 33))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:477 57 {*bfalse}
     (expr_list:REG_DEAD (reg:SI 47 [ D.5985 ])
        (int_list:REG_BR_PROB 1912 (nil)))
 -> 33)
;;  succ:       4 [80.9%]  (FALLTHRU)
;;              5 [19.1%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44

;; basic block 4, loop depth 0, count 0, freq 9044, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;;              3 [80.9%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(1){ }u25(7){ }u26(16){ }u27(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 55 58 59 60
(code_label 21 20 22 4 31 "" [1 uses])
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 4 (set (reg/f:SI 55)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC19") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:478 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 24 23 27 4 (set (mem/j/c:SI (plus:SI (reg/f:SI 55)
                (const_int 164 [0xa4])) [0 LMIC.globalDutyAvail+0 S4 A32])
        (reg/v:SI 44 [ reftime ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:478 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 44 [ reftime ])
        (nil)))
(insn 27 24 28 4 (set (reg:HI 58)
        (const_int 256 [0x100])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:479 45 {movhi_internal}
     (nil))
(insn 28 27 29 4 (set (reg:HI 59 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 55)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:479 45 {movhi_internal}
     (nil))
(insn 29 28 30 4 (set (reg:SI 60)
        (ior:SI (subreg:SI (reg:HI 59 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 58) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:479 31 {iorsi3}
     (expr_list:REG_DEAD (reg:HI 59 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 58)
            (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 59 [ LMIC.opmode ]) 0)
                    (const_int 256 [0x100]))
                (nil)))))
(insn 30 29 33 4 (set (mem/j/c:HI (plus:SI (reg/f:SI 55)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 60) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:479 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 60)
        (expr_list:REG_DEAD (reg/f:SI 55)
            (nil))))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [19.1%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(1){ }u37(7){ }u38(16){ }u39(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
(code_label 33 30 34 5 30 "" [1 uses])
(note 34 33 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function schedRx12 (schedRx12, funcdef_no=74, decl_uid=3761, cgraph_uid=74, symbol_order=82)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 11 count 9 (    1)


schedRx12

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 4[a4] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={2d} r1={1d,9u} r2={1d,1u} r3={1d,1u} r4={1d,1u} r5={1d} r6={1d} r7={1d,8u} r8={1d} r9={1d} r10={2d,1u} r11={2d,1u} r12={2d,1u} r13={1d} r14={1d} r15={1d} r16={1d,8u} r17={1d,7u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r44={1d,4u} r49={1d,1u} r51={1d,1u} r54={1d,1u} r55={1d,1u} r56={1d,1u} r57={1d,1u} r58={1d,1u} r60={1d,1u} r61={1d,2u} r63={1d,1u} r64={1d,6u,3e} r65={1d,4u} r66={1d,1u} r67={1d,2u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,2u} r72={1d,1u} r74={1d,1u} r77={1d,1u} r79={1d,1u} r88={1d,1u} r93={2d,1u} r95={1d,2u} r97={1d,1u} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={2d,1u} r103={1d,2u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r108={1d,1u} r109={1d,3u} r112={1d,1u} r113={1d,1u} r117={2d,3u} r124={1d,2u} r126={1d,2u} r127={2d,1u} r128={2d,4u} 
;;    total ref usage 199{89d,107u,3e} in 64{63 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44 63 64 65 66 67 68 69 70 71 72
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 44 63 64 65 66 67 68 69 70 71 72
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 64 65 66
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 64 65 66

( 2 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u17(1){ }u18(7){ }u19(16){ }u20(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 64 65 66
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 65
;; lr  def 	 74 77 79 88 93 117 124 126
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 64 65 66
;; live  gen 	 74 77 79 88 93 117 124 126
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66 93 117 126
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66 93 117 126

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u36(1){ }u37(7){ }u38(16){ }u39(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66 117 126
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 93
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66 117 126
;; live  gen 	 93
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66 93 117 126
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66 93 117 126

( 3 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u40(1){ }u41(7){ }u42(16){ }u43(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66 93 117 126
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 93 117 126
;; lr  def 	 49 95 97 99 100 101 102 103 127 128
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66 93 117 126
;; live  gen 	 49 95 97 99 100 101 102 103 127 128
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66 128
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66 128

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u67(1){ }u68(7){ }u69(16){ }u70(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 104 105
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66
;; live  gen 	 104 105
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u73(1){ }u74(7){ }u75(16){ }u76(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66 128
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 128
;; lr  def 	 51 106 108
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66 128
;; live  gen 	 51 106 108
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66

( 2 6 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u82(1){ }u83(7){ }u84(16){ }u85(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 54 55 56 57 58 60 61 109 112 113
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 54 55 56 57 58 60 61 109 112 113
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u107(1){ }u108(7){ }u109(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


schedRx12

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 4[a4] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={2d} r1={1d,9u} r2={1d,1u} r3={1d,1u} r4={1d,1u} r5={1d} r6={1d} r7={1d,8u} r8={1d} r9={1d} r10={2d,1u} r11={2d,1u} r12={2d,1u} r13={1d} r14={1d} r15={1d} r16={1d,8u} r17={1d,7u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r44={1d,4u} r49={1d,1u} r51={1d,1u} r54={1d,1u} r55={1d,1u} r56={1d,1u} r57={1d,1u} r58={1d,1u} r60={1d,1u} r61={1d,2u} r63={1d,1u} r64={1d,6u,3e} r65={1d,4u} r66={1d,1u} r67={1d,2u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,2u} r72={1d,1u} r74={1d,1u} r77={1d,1u} r79={1d,1u} r88={1d,1u} r93={2d,1u} r95={1d,2u} r97={1d,1u} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={2d,1u} r103={1d,2u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r108={1d,1u} r109={1d,3u} r112={1d,1u} r113={1d,1u} r117={2d,3u} r124={1d,2u} r126={1d,2u} r127={2d,1u} r128={2d,4u} 
;;    total ref usage 199{89d,107u,3e} in 64{63 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44 63 64 65 66 67 68 69 70 71 72
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v:SI 65 [ delay ])
        (reg:SI 2 a2 [ delay ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1353 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ delay ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 66 [ func ])
        (reg:SI 3 a3 [ func ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1353 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ func ])
        (nil)))
(insn 4 3 5 2 (set (reg:SI 68 [ dr ])
        (reg:SI 4 a4 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1353 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 a4 [ dr ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 67 [ dr ])
        (zero_extend:SI (subreg:QI (reg:SI 68 [ dr ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1353 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 68 [ dr ])
        (nil)))
(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 6 11 2 (var_location:SI table (symbol_ref:SI ("constant_table_DR2HSYM_osticks") [flags 0x2]  <var_decl 0x100b69240 constant_table_DR2HSYM_osticks>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1354 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI index (reg/v:SI 67 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1354 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 69 [ D.5989 ])
        (ashift:SI (reg/v:SI 67 [ dr ])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:258 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg/v:SI 67 [ dr ])
        (nil)))
(insn 13 12 14 2 (set (reg/f:SI 70)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC20") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:258 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table_DR2HSYM_osticks") [flags 0x2]  <var_decl 0x100b69240 constant_table_DR2HSYM_osticks>)
        (nil)))
(insn 14 13 15 2 (set (reg/f:SI 63 [ D.5994 ])
        (plus:SI (reg:SI 69 [ D.5989 ])
            (reg/f:SI 70))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:258 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 70)
        (expr_list:REG_DEAD (reg:SI 69 [ D.5989 ])
            (nil))))
(insn 15 14 16 2 (set (reg:SI 64 [ D.5995 ])
        (mem:SI (reg/f:SI 63 [ D.5994 ]) [0 *_32+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:258 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63 [ D.5994 ])
        (nil)))
(debug_insn 16 15 17 2 (var_location:SI hsym (clobber (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1354 -1
     (nil))
(insn 17 16 18 2 (set (reg/f:SI 71)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC21") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1356 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 18 17 19 2 (set (reg:QI 72)
        (const_int 5 [0x5])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1356 46 {movqi_internal}
     (nil))
(insn 19 18 21 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 71)
                (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32])
        (reg:QI 72)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1356 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 72)
        (nil)))
(insn 21 19 22 2 (set (reg:SI 44 [ D.5990 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 71)
                    (const_int 186 [0xba])) [0 LMIC.clockError+0 S2 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1360 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 71)
        (nil)))
(jump_insn 22 21 23 2 (set (pc)
        (if_then_else (eq (reg:SI 44 [ D.5990 ])
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1360 56 {*btrue}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 96)
;;  succ:       3 [61.0%]  (FALLTHRU)
;;              8 [39.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 64 65 66

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u17(1){ }u18(7){ }u19(16){ }u20(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 64 65 66
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 65
;; lr  def 	 74 77 79 88 93 117 124 126
(note 23 22 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 25 23 30 3 (set (reg:SI 74)
        (ashiftrt:SI (reg/v:SI 65 [ delay ])
            (const_int 31 [0x1f]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 52 {ashrsi3}
     (nil))
(insn 30 25 32 3 (set (reg:SI 77)
        (mult:SI (reg:SI 74)
            (reg:SI 44 [ D.5990 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 74)
        (nil)))
(insn 32 30 33 3 (set (reg:SI 79)
        (mult:SI (reg:SI 44 [ D.5990 ])
            (reg/v:SI 65 [ delay ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 9 {mulsi3}
     (nil))
(insn 33 32 35 3 (set (reg:SI 117 [ D.5991+4 ])
        (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 44 [ D.5990 ]))
                    (zero_extend:DI (reg/v:SI 65 [ delay ])))
                (const_int 32 [0x20])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 8 {umulsi3_highpart}
     (expr_list:REG_DEAD (reg:SI 44 [ D.5990 ])
        (nil)))
(insn 35 33 50 3 (set (reg:SI 117 [ D.5991+4 ])
        (plus:SI (reg:SI 77)
            (reg:SI 117 [ D.5991+4 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 77)
        (nil)))
(insn 50 35 54 3 (set (reg:SI 88)
        (ashiftrt:SI (reg:SI 117 [ D.5991+4 ])
            (const_int 31 [0x1f]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 52 {ashrsi3}
     (nil))
(insn 54 50 58 3 (set (reg:SI 124)
        (and:SI (reg:SI 88)
            (const_int 65535 [0xffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 88)
        (nil)))
(insn 58 54 59 3 (set (reg:SI 126)
        (plus:SI (reg:SI 124)
            (reg:SI 79))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 79)
        (nil)))
(insn 59 58 60 3 (set (reg:SI 93)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 44 {movsi_internal}
     (nil))
(jump_insn 60 59 117 3 (set (pc)
        (if_then_else (ltu (reg:SI 126)
                (reg:SI 124))
            (label_ref 62)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 124)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 62)
;;  succ:       5 [50.0%] 
;;              4 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66 93 117 126

;; basic block 4, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [50.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u36(1){ }u37(7){ }u38(16){ }u39(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66 117 126
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 93
(note 117 60 61 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 61 117 62 4 (set (reg:SI 93)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 44 {movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66 93 117 126

;; basic block 5, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [50.0%] 
;;              4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u40(1){ }u41(7){ }u42(16){ }u43(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66 93 117 126
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 93 117 126
;; lr  def 	 49 95 97 99 100 101 102 103 127 128
(code_label 62 61 118 5 36 "" [1 uses])
(note 118 62 63 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 63 118 64 5 (set (reg:SI 127 [+4 ])
        (reg:SI 117 [ D.5991+4 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 117 [ D.5991+4 ])
        (nil)))
(insn 64 63 65 5 (set (reg:SI 95)
        (plus:SI (reg:SI 93)
            (reg:SI 127 [+4 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 127 [+4 ])
        (expr_list:REG_DEAD (reg:SI 93)
            (nil))))
(insn 65 64 67 5 (set (reg:SI 127 [+4 ])
        (reg:SI 95)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 44 {movsi_internal}
     (expr_list:REG_UNUSED (reg:SI 127 [+4 ])
        (nil)))
(insn 67 65 68 5 (set (reg:SI 97)
        (ashift:SI (reg:SI 95)
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 95)
        (nil)))
(insn 68 67 69 5 (set (reg:SI 128)
        (lshiftrt:SI (reg:SI 126)
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 53 {lshrsi3}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(insn 69 68 72 5 (set (reg:SI 128)
        (ior:SI (reg:SI 97)
            (reg:SI 128))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 97)
        (nil)))
(insn 72 69 73 5 (set (reg/v:SI 49 [ drift ])
        (reg:SI 128)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 44 {movsi_internal}
     (nil))
(debug_insn 73 72 75 5 (var_location:SI drift (reg:SI 128)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 -1
     (nil))
(insn 75 73 76 5 (set (reg:SI 99)
        (ashift:SI (reg:SI 64 [ D.5995 ])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1372 51 {ashlsi3_internal}
     (nil))
(insn 76 75 77 5 (set (reg:SI 100)
        (minus:SI (reg:SI 99)
            (reg:SI 64 [ D.5995 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1372 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 99)
        (expr_list:REG_EQUAL (mult:SI (reg:SI 64 [ D.5995 ])
                (const_int 31 [0x1f]))
            (nil))))
(insn 77 76 78 5 (set (reg:SI 101)
        (ashift:SI (reg:SI 100)
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1372 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 100)
        (nil)))
(insn 78 77 79 5 (set (reg:SI 102)
        (plus:SI (reg:SI 101)
            (reg:SI 64 [ D.5995 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1372 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 101)
        (expr_list:REG_EQUAL (mult:SI (reg:SI 64 [ D.5995 ])
                (const_int 125 [0x7d]))
            (nil))))
(insn 79 78 80 5 (set (reg:SI 103)
        (ashift:SI (reg:SI 102)
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1372 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 102)
        (nil)))
(insn 80 79 82 5 (set (reg:SI 102)
        (reg:SI 103)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1372 44 {movsi_internal}
     (expr_list:REG_UNUSED (reg:SI 102)
        (expr_list:REG_EQUAL (mult:SI (reg:SI 64 [ D.5995 ])
                (const_int 250 [0xfa]))
            (nil))))
(jump_insn 82 80 83 5 (set (pc)
        (if_then_else (ge (reg:SI 103)
                (reg/v:SI 49 [ drift ]))
            (label_ref 89)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1372 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 103)
        (expr_list:REG_DEAD (reg/v:SI 49 [ drift ])
            (int_list:REG_BR_PROB 6100 (nil))))
 -> 89)
;;  succ:       6 [39.0%]  (FALLTHRU)
;;              7 [61.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66 128

;; basic block 6, loop depth 0, count 0, freq 2379, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [39.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u67(1){ }u68(7){ }u69(16){ }u70(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 104 105
(note 83 82 84 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 6 (set (reg/f:SI 104)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC21") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1373 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 85 84 86 6 (set (reg:QI 105)
        (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1373 46 {movqi_internal}
     (nil))
(insn 86 85 89 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 104)
                (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32])
        (reg:QI 105)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1373 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 105)
        (expr_list:REG_DEAD (reg/f:SI 104)
            (nil))))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66

;; basic block 7, loop depth 0, count 0, freq 3721, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [61.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u73(1){ }u74(7){ }u75(16){ }u76(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66 128
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 128
;; lr  def 	 51 106 108
(code_label 89 86 90 7 37 "" [1 uses])
(note 90 89 91 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 7 (set (reg:SI 51 [ D.5992 ])
        (div:SI (reg:SI 128)
            (reg:SI 64 [ D.5995 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1375 17 {divsi3}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(insn 92 91 94 7 (set (reg/f:SI 106)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC21") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1375 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 94 92 95 7 (set (reg:SI 108)
        (plus:SI (reg:SI 51 [ D.5992 ])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1375 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 51 [ D.5992 ])
        (nil)))
(insn 95 94 96 7 (set (mem/j/c:QI (plus:SI (reg/f:SI 106)
                (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32])
        (subreg:QI (reg:SI 108) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1375 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 108)
        (expr_list:REG_DEAD (reg/f:SI 106)
            (nil))))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66

;; basic block 8, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 7, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%] 
;;              6 [100.0%]  (FALLTHRU)
;;              7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u82(1){ }u83(7){ }u84(16){ }u85(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64 65 66
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 54 55 56 57 58 60 61 109 112 113
(code_label 96 95 97 8 34 "" [1 uses])
(note 97 96 98 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 98 97 99 8 (set (reg/f:SI 109)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC21") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1381 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 99 98 100 8 (set (reg:SI 54 [ D.5992 ])
        (mem/j/c:SI (reg/f:SI 109) [0 LMIC.txend+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1381 44 {movsi_internal}
     (nil))
(insn 100 99 101 8 (set (reg:SI 55 [ D.5992 ])
        (plus:SI (reg/v:SI 65 [ delay ])
            (reg:SI 54 [ D.5992 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1381 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 65 [ delay ])
        (expr_list:REG_DEAD (reg:SI 54 [ D.5992 ])
            (nil))))
(insn 101 100 102 8 (set (reg:SI 56 [ D.5992 ])
        (ashift:SI (reg:SI 64 [ D.5995 ])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1381 51 {ashlsi3_internal}
     (nil))
(insn 102 101 104 8 (set (reg:SI 57 [ D.5992 ])
        (plus:SI (reg:SI 55 [ D.5992 ])
            (reg:SI 56 [ D.5992 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1381 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 56 [ D.5992 ])
        (expr_list:REG_DEAD (reg:SI 55 [ D.5992 ])
            (nil))))
(insn 104 102 105 8 (set (reg:SI 58 [ D.5993 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 109)
                    (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1381 34 {zero_extendqisi2}
     (nil))
(insn 105 104 106 8 (set (reg:SI 60 [ D.5992 ])
        (mult:SI (reg:SI 58 [ D.5993 ])
            (reg:SI 64 [ D.5995 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1381 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 64 [ D.5995 ])
        (expr_list:REG_DEAD (reg:SI 58 [ D.5993 ])
            (nil))))
(insn 106 105 108 8 (set (reg:SI 61 [ D.5992 ])
        (minus:SI (reg:SI 57 [ D.5992 ])
            (reg:SI 60 [ D.5992 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1381 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 60 [ D.5992 ])
        (expr_list:REG_DEAD (reg:SI 57 [ D.5992 ])
            (nil))))
(insn 108 106 109 8 (set (mem/j/c:SI (plus:SI (reg/f:SI 109)
                (const_int 4 [0x4])) [0 LMIC.rxtime+0 S4 A32])
        (reg:SI 61 [ D.5992 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1381 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 109)
        (nil)))
(insn 109 108 110 8 (set (reg:SI 112 [ D.5992 ])
        (plus:SI (reg:SI 61 [ D.5992 ])
            (const_int -125 [0xffffffffffffff83]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1383 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 61 [ D.5992 ])
        (nil)))
(insn 110 109 111 8 (set (reg/f:SI 113)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC23") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1383 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(insn 111 110 112 8 (set (reg:SI 12 a12)
        (reg/v/f:SI 66 [ func ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1383 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 66 [ func ])
        (nil)))
(insn 112 111 113 8 (set (reg:SI 11 a11)
        (reg:SI 112 [ D.5992 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1383 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 112 [ D.5992 ])
        (nil)))
(insn 113 112 114 8 (set (reg:SI 10 a10)
        (reg/f:SI 113)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1383 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 113)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 20 [0x14])))
            (nil))))
(call_insn 114 113 0 8 (call (mem:SI (symbol_ref:SI ("os_setTimedCallback") [flags 0x41]  <function_decl 0x140efa288 os_setTimedCallback>) [0 os_setTimedCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1383 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function startRxBcn (startRxBcn, funcdef_no=100, decl_uid=3869, cgraph_uid=100, symbol_order=108)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


startRxBcn

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r43={1d,1u} r44={1d,1u} 
;;    total ref usage 51{40d,11u,0e} in 5{4 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 44
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 43 44
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(1){ }u9(7){ }u10(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


startRxBcn

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r43={1d,1u} r44={1d,1u} 
;;    total ref usage 51{40d,11u,0e} in 5{4 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 44
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 43)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC24") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2019 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 6 8 2 (set (reg:SI 44)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC25") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2019 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("processBeacon") [flags 0x3]  <function_decl 0x100bc3e58 processBeacon>)
        (nil)))
(insn 8 7 9 2 (set (mem/f/j/c:SI (plus:SI (reg/f:SI 43)
                (const_int 28 [0x1c])) [0 LMIC.osjob.func+0 S4 A32])
        (reg:SI 44)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2019 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 44)
        (expr_list:REG_DEAD (reg/f:SI 43)
            (nil))))
(insn 9 8 10 2 (set (reg:SI 10 a10)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2020 44 {movsi_internal}
     (nil))
(call_insn 10 9 0 2 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2020 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function startRxPing (startRxPing, funcdef_no=101, decl_uid=3872, cgraph_uid=101, symbol_order=109)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


startRxPing

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r43={1d,1u} r44={1d,1u} 
;;    total ref usage 51{40d,11u,0e} in 5{4 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 44
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 43 44
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(1){ }u9(7){ }u10(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


startRxPing

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r43={1d,1u} r44={1d,1u} 
;;    total ref usage 51{40d,11u,0e} in 5{4 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 44
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 43)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC26") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2027 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 6 8 2 (set (reg:SI 44)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC27") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2027 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("processPingRx") [flags 0x3]  <function_decl 0x100bc3bd0 processPingRx>)
        (nil)))
(insn 8 7 9 2 (set (mem/f/j/c:SI (plus:SI (reg/f:SI 43)
                (const_int 28 [0x1c])) [0 LMIC.osjob.func+0 S4 A32])
        (reg:SI 44)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2027 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 44)
        (expr_list:REG_DEAD (reg/f:SI 43)
            (nil))))
(insn 9 8 10 2 (set (reg:SI 10 a10)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2028 44 {movsi_internal}
     (nil))
(call_insn 10 9 0 2 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2028 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function setupRx1 (setupRx1, funcdef_no=75, decl_uid=3766, cgraph_uid=75, symbol_order=83)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


setupRx1

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r42={1d,2u,1e} r46={1d,1u} r47={1d,1u} r48={1d,4u} r49={1d,2u} r50={1d,1u} r52={1d,1u} r54={1d,1u,1e} r55={1d,1u} r57={1d,1u} r61={1d,1u} 
;;    total ref usage 77{49d,26u,2e} in 19{18 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 46 47 48 49 50 52 54 55 57 61
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 42 46 47 48 49 50 52 54 55 57 61
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u25(1){ }u26(7){ }u27(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


setupRx1

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r42={1d,2u,1e} r46={1d,1u} r47={1d,1u} r48={1d,4u} r49={1d,2u} r50={1d,1u} r52={1d,1u} r54={1d,1u,1e} r55={1d,1u} r57={1d,1u} r61={1d,1u} 
;;    total ref usage 77{49d,26u,2e} in 19{18 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 46 47 48 49 50 52 54 55 57 61
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 47 [ func ])
        (reg:SI 2 a2 [ func ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1386 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ func ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 48)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC28") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1387 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 6 8 2 (set:SI (reg/f:SI 49)
        (plus:SI (reg/f:SI 48)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1387 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 8 7 9 2 (set (reg:QI 50)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1387 46 {movqi_internal}
     (nil))
(insn 9 8 11 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 49)
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])
        (reg:QI 50)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1387 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 50)
        (nil)))
(insn 11 9 12 2 (set (reg:SI 42 [ D.5998 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 48)
                    (const_int 14 [0xe])) [0 LMIC.rps+0 S2 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1389 33 {zero_extendhisi2}
     (nil))
(debug_insn 12 11 13 2 (var_location:HI params (subreg:HI (reg:SI 42 [ D.5998 ]) 0)) -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI nocrc (const_int 1 [0x1])) -1
     (nil))
(insn 14 13 16 2 (set (reg:HI 52)
        (const_int -129 [0xffffffffffffff7f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 45 {movhi_internal}
     (nil))
(insn 16 14 17 2 (set (reg:SI 54)
        (and:SI (reg:SI 42 [ D.5998 ])
            (subreg:SI (reg:HI 52) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 52)
        (expr_list:REG_DEAD (reg:SI 42 [ D.5998 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 42 [ D.5998 ])
                    (const_int -129 [0xffffffffffffff7f]))
                (nil)))))
(insn 17 16 19 2 (set (reg:HI 55)
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 45 {movhi_internal}
     (nil))
(insn 19 17 20 2 (set (reg:SI 57)
        (ior:SI (reg:SI 54)
            (subreg:SI (reg:HI 55) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 31 {iorsi3}
     (expr_list:REG_DEAD (reg:HI 55)
        (expr_list:REG_DEAD (reg:SI 54)
            (expr_list:REG_EQUAL (ior:SI (reg:SI 54)
                    (const_int 128 [0x80]))
                (nil)))))
(insn 20 19 22 2 (set (reg:SI 46 [ D.6000 ])
        (zero_extend:SI (subreg:HI (reg:SI 57) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 57)
        (nil)))
(insn 22 20 25 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 48)
                (const_int 14 [0xe])) [0 LMIC.rps+0 S2 A16])
        (subreg/s/v:HI (reg:SI 46 [ D.6000 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1389 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 46 [ D.6000 ])
        (nil)))
(insn 25 22 26 2 (set (reg:QI 61)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1390 46 {movqi_internal}
     (nil))
(insn 26 25 28 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 49)
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (reg:QI 61)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1390 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 61)
        (expr_list:REG_DEAD (reg/f:SI 49)
            (nil))))
(insn 28 26 29 2 (set (mem/f/j/c:SI (plus:SI (reg/f:SI 48)
                (const_int 28 [0x1c])) [0 LMIC.osjob.func+0 S4 A32])
        (reg/v/f:SI 47 [ func ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1391 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 48)
        (expr_list:REG_DEAD (reg/v/f:SI 47 [ func ])
            (nil))))
(insn 29 28 30 2 (set (reg:SI 10 a10)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1392 44 {movsi_internal}
     (nil))
(call_insn 30 29 0 2 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1392 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function setupRx1DnData (setupRx1DnData, funcdef_no=87, decl_uid=3817, cgraph_uid=87, symbol_order=95)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


setupRx1DnData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r43={1d,1u} 
;;    total ref usage 49{39d,10u,0e} in 3{2 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 43
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u7(1){ }u8(7){ }u9(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


setupRx1DnData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r43={1d,1u} 
;;    total ref usage 49{39d,10u,0e} in 3{2 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 43)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC29") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1604 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("processRx1DnData") [flags 0x3]  <function_decl 0x100bc3000 processRx1DnData>)
        (nil)))
(insn 7 6 8 2 (set (reg:SI 10 a10)
        (reg/f:SI 43)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1604 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 43)
        (expr_list:REG_EQUAL (symbol_ref:SI ("processRx1DnData") [flags 0x3]  <function_decl 0x100bc3000 processRx1DnData>)
            (nil))))
(call_insn 8 7 0 2 (call (mem:SI (symbol_ref:SI ("setupRx1") [flags 0x3]  <function_decl 0x100bb20d8 setupRx1>) [0 setupRx1 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1604 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function setupRx1Jacc (setupRx1Jacc, funcdef_no=82, decl_uid=3800, cgraph_uid=82, symbol_order=90)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


setupRx1Jacc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r43={1d,1u} 
;;    total ref usage 49{39d,10u,0e} in 3{2 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 43
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u7(1){ }u8(7){ }u9(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


setupRx1Jacc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r43={1d,1u} 
;;    total ref usage 49{39d,10u,0e} in 3{2 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 43)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC30") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1562 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("processRx1Jacc") [flags 0x3]  <function_decl 0x100bb2a20 processRx1Jacc>)
        (nil)))
(insn 7 6 8 2 (set (reg:SI 10 a10)
        (reg/f:SI 43)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1562 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 43)
        (expr_list:REG_EQUAL (symbol_ref:SI ("processRx1Jacc") [flags 0x3]  <function_decl 0x100bb2a20 processRx1Jacc>)
            (nil))))
(call_insn 8 7 0 2 (call (mem:SI (symbol_ref:SI ("setupRx1") [flags 0x3]  <function_decl 0x100bb20d8 setupRx1>) [0 setupRx1 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1562 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function setupRx2 (setupRx2, funcdef_no=73, decl_uid=3756, cgraph_uid=73, symbol_order=81)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


setupRx2

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r42={1d,3u} r43={1d,1u} r45={1d,2u} r47={1d,1u} r48={1d,2u,1e} r52={1d,1u} r53={1d,4u} r54={1d,3u} r55={1d,1u} r58={1d,1u} r59={1d,1u} r61={1d,1u,1e} r62={1d,1u} r64={1d,1u} r70={1d,1u} 
;;    total ref usage 88{53d,33u,2e} in 27{26 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 43 45 47 48 52 53 54 55 58 59 61 62 64 70
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 42 43 45 47 48 52 53 54 55 58 59 61 62 64 70
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u32(1){ }u33(7){ }u34(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


setupRx2

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r42={1d,3u} r43={1d,1u} r45={1d,2u} r47={1d,1u} r48={1d,2u,1e} r52={1d,1u} r53={1d,4u} r54={1d,3u} r55={1d,1u} r58={1d,1u} r59={1d,1u} r61={1d,1u,1e} r62={1d,1u} r64={1d,1u} r70={1d,1u} 
;;    total ref usage 88{53d,33u,2e} in 27{26 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 43 45 47 48 52 53 54 55 58 59 61 62 64 70
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 53)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC31") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1345 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 6 5 7 2 (set:SI (reg/f:SI 54)
        (plus:SI (reg/f:SI 53)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1345 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 7 6 8 2 (set (reg:QI 55)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1345 46 {movqi_internal}
     (nil))
(insn 8 7 11 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 54)
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])
        (reg:QI 55)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1345 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 55)
        (nil)))
(insn 11 8 12 2 (set (reg:SI 42 [ D.6001 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 54)
                    (const_int 47 [0x2f])) [0 LMIC.dn2Dr+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1346 34 {zero_extendqisi2}
     (nil))
(debug_insn 12 11 13 2 (var_location:QI dr (subreg:QI (reg:SI 42 [ D.6001 ]) 0)) -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI dr (subreg:QI (reg:SI 42 [ D.6001 ]) 0)) -1
     (nil))
(insn 14 13 16 2 (set (reg:SI 45 [ D.6003 ])
        (plus:SI (reg:SI 42 [ D.6001 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6001 ])
        (nil)))
(debug_insn 16 14 17 2 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI index (reg:SI 45 [ D.6003 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(insn 18 17 19 2 (set (reg/f:SI 58)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC32") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 19 18 20 2 (set (reg/f:SI 47 [ D.6004 ])
        (plus:SI (reg:SI 45 [ D.6003 ])
            (reg/f:SI 58))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 58)
        (expr_list:REG_DEAD (reg:SI 45 [ D.6003 ])
            (nil))))
(insn 20 19 21 2 (set (reg:SI 48 [ D.6005 ])
        (zero_extend:SI (mem:QI (reg/f:SI 47 [ D.6004 ]) [0 *_12+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 47 [ D.6004 ])
        (nil)))
(debug_insn 21 20 22 2 (var_location:HI params (zero_extend:HI (subreg:QI (reg:SI 48 [ D.6005 ]) 0))) -1
     (nil))
(debug_insn 22 21 23 2 (var_location:SI nocrc (const_int 1 [0x1])) -1
     (nil))
(insn 23 22 25 2 (set (reg:HI 59)
        (const_int -129 [0xffffffffffffff7f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 45 {movhi_internal}
     (nil))
(insn 25 23 26 2 (set (reg:SI 61)
        (and:SI (reg:SI 48 [ D.6005 ])
            (subreg:SI (reg:HI 59) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 59)
        (expr_list:REG_DEAD (reg:SI 48 [ D.6005 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 48 [ D.6005 ])
                    (const_int -129 [0xffffffffffffff7f]))
                (nil)))))
(insn 26 25 28 2 (set (reg:HI 62)
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 45 {movhi_internal}
     (nil))
(insn 28 26 29 2 (set (reg:SI 64)
        (ior:SI (reg:SI 61)
            (subreg:SI (reg:HI 62) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 31 {iorsi3}
     (expr_list:REG_DEAD (reg:HI 62)
        (expr_list:REG_DEAD (reg:SI 61)
            (expr_list:REG_EQUAL (ior:SI (reg:SI 61)
                    (const_int 128 [0x80]))
                (nil)))))
(insn 29 28 31 2 (set (reg:SI 52 [ D.6007 ])
        (zero_extend:SI (subreg:HI (reg:SI 64) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 64)
        (nil)))
(insn 31 29 33 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 53)
                (const_int 14 [0xe])) [0 LMIC.rps+0 S2 A16])
        (subreg/s/v:HI (reg:SI 52 [ D.6007 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1346 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 52 [ D.6007 ])
        (nil)))
(insn 33 31 35 2 (set (reg:SI 43 [ D.6002 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 53)
                (const_int 304 [0x130])) [0 LMIC.dn2Freq+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1347 44 {movsi_internal}
     (nil))
(insn 35 33 38 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 53)
                (const_int 8 [0x8])) [0 LMIC.freq+0 S4 A32])
        (reg:SI 43 [ D.6002 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1347 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 53)
        (expr_list:REG_DEAD (reg:SI 43 [ D.6002 ])
            (nil))))
(insn 38 35 39 2 (set (reg:QI 70)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1348 46 {movqi_internal}
     (nil))
(insn 39 38 40 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 54)
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (reg:QI 70)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1348 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 70)
        (expr_list:REG_DEAD (reg/f:SI 54)
            (nil))))
(insn 40 39 41 2 (set (reg:SI 10 a10)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1349 44 {movsi_internal}
     (nil))
(call_insn 41 40 0 2 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1349 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function setupRx2DnData (setupRx2DnData, funcdef_no=85, decl_uid=3811, cgraph_uid=85, symbol_order=93)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


setupRx2DnData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r43={1d,1u} r44={1d,1u} 
;;    total ref usage 49{39d,10u,0e} in 4{3 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 44
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 43 44
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u7(1){ }u8(7){ }u9(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


setupRx2DnData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r43={1d,1u} r44={1d,1u} 
;;    total ref usage 49{39d,10u,0e} in 4{3 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 44
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 43)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC33") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1592 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 6 8 2 (set (reg:SI 44)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC34") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1592 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("processRx2DnData") [flags 0x3]  <function_decl 0x100bb2d80 processRx2DnData>)
        (nil)))
(insn 8 7 9 2 (set (mem/f/j/c:SI (plus:SI (reg/f:SI 43)
                (const_int 28 [0x1c])) [0 LMIC.osjob.func+0 S4 A32])
        (reg:SI 44)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1592 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 44)
        (expr_list:REG_DEAD (reg/f:SI 43)
            (nil))))
(call_insn 9 8 0 2 (call (mem:SI (symbol_ref:SI ("setupRx2") [flags 0x3]  <function_decl 0x100b7c510 setupRx2>) [0 setupRx2 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1593 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function setupRx2Jacc (setupRx2Jacc, funcdef_no=80, decl_uid=3794, cgraph_uid=80, symbol_order=88)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


setupRx2Jacc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r43={1d,1u} r44={1d,1u} 
;;    total ref usage 49{39d,10u,0e} in 4{3 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 44
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 43 44
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u7(1){ }u8(7){ }u9(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


setupRx2Jacc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r43={1d,1u} r44={1d,1u} 
;;    total ref usage 49{39d,10u,0e} in 4{3 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 44
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 43)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC35") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1550 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 6 8 2 (set (reg:SI 44)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC36") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1550 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("processRx2Jacc") [flags 0x3]  <function_decl 0x100bb2870 processRx2Jacc>)
        (nil)))
(insn 8 7 9 2 (set (mem/f/j/c:SI (plus:SI (reg/f:SI 43)
                (const_int 28 [0x1c])) [0 LMIC.osjob.func+0 S4 A32])
        (reg:SI 44)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1550 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 44)
        (expr_list:REG_DEAD (reg/f:SI 43)
            (nil))))
(call_insn 9 8 0 2 (call (mem:SI (symbol_ref:SI ("setupRx2") [flags 0x3]  <function_decl 0x100b7c510 setupRx2>) [0 setupRx2 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1551 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function startScan (startScan, funcdef_no=91, decl_uid=3379, cgraph_uid=91, symbol_order=99)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 10 count 8 (    1)


startScan

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={6d} r1={1d,12u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,7u} r8={5d} r9={5d} r10={8d,4u} r11={7d,2u} r12={6d,1u} r13={5d} r14={5d} r15={5d} r16={1d,7u} r17={1d,6u} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r42={1d,1u} r43={1d,1u,1e} r45={1d,2u,2e} r48={1d,1u} r49={1d,3u} r51={1d,1u} r52={1d,1u} r53={1d,1u} r54={1d,1u} r56={1d,1u} r57={1d,1u} r58={1d,1u} r59={1d,1u} r60={1d,1u} r62={1d,1u} r63={1d,4u} r64={1d,3u} r65={1d,3u} r73={1d,1u} r74={1d,1u,1e} r75={1d,1u} r77={1d,1u} r78={1d,1u} r81={1d,1u} r82={1d,1u} 
;;    total ref usage 254{176d,74u,4e} in 45{40 regular + 5 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 51
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42 51
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(1){ }u7(7){ }u8(16){ }u9(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 52 53 54 56
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 43 52 53 54 56
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(1){ }u17(7){ }u18(16){ }u19(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 57
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 57
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 3 4 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(1){ }u25(7){ }u26(16){ }u27(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 58 59 60 62
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 45 58 59 60 62
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(1){ }u35(7){ }u36(16){ }u37(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 48 49 63 64 65 73 74 75 77 78 81 82
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 48 49 63 64 65 73 74 75 77 78 81 82
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(1){ }u72(7){ }u73(16){ }u74(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u75(1){ }u76(7){ }u77(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


startScan

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={6d} r1={1d,12u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,7u} r8={5d} r9={5d} r10={8d,4u} r11={7d,2u} r12={6d,1u} r13={5d} r14={5d} r15={5d} r16={1d,7u} r17={1d,6u} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r42={1d,1u} r43={1d,1u,1e} r45={1d,2u,2e} r48={1d,1u} r49={1d,3u} r51={1d,1u} r52={1d,1u} r53={1d,1u} r54={1d,1u} r56={1d,1u} r57={1d,1u} r58={1d,1u} r59={1d,1u} r60={1d,1u} r62={1d,1u} r63={1d,4u} r64={1d,3u} r65={1d,3u} r73={1d,1u} r74={1d,1u,1e} r75={1d,1u} r77={1d,1u} r78={1d,1u} r81={1d,1u} r82={1d,1u} 
;;    total ref usage 254{176d,74u,4e} in 45{40 regular + 5 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 51
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 51)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC37") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 6 5 7 2 (set (reg:SI 42 [ D.6008 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 51)
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 51)
        (nil)))
(jump_insn 7 6 8 2 (set (pc)
        (if_then_else (eq (reg:SI 42 [ D.6008 ])
                (const_int 0 [0]))
            (label_ref 16)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6008 ])
        (int_list:REG_BR_PROB 2900 (nil)))
 -> 16)
;;  succ:       4 [29.0%] 
;;              3 [71.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 3, loop depth 0, count 0, freq 7100, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [71.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(1){ }u7(7){ }u8(16){ }u9(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 52 53 54 56
(note 8 7 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 10 3 (set (reg/f:SI 52)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC37") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 10 9 11 3 (set (reg:SI 43 [ D.6009 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 52)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 52)
        (nil)))
(insn 11 10 12 3 (set (reg:HI 53)
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 45 {movhi_internal}
     (nil))
(insn 12 11 14 3 (set (reg:SI 54)
        (and:SI (reg:SI 43 [ D.6009 ])
            (subreg:SI (reg:HI 53) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 53)
        (expr_list:REG_DEAD (reg:SI 43 [ D.6009 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 43 [ D.6009 ])
                    (const_int 4 [0x4]))
                (nil)))))
(insn 14 12 15 3 (set (reg:SI 56)
        (zero_extend:SI (subreg:HI (reg:SI 54) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 54)
        (nil)))
(jump_insn 15 14 16 3 (set (pc)
        (if_then_else (eq (reg:SI 56)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 56)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 22)
;;  succ:       4 [50.0%]  (FALLTHRU)
;;              5 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 4, loop depth 0, count 0, freq 6450, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [29.0%] 
;;              3 [50.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(1){ }u17(7){ }u18(16){ }u19(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 57
(code_label 16 15 17 4 47 "" [1 uses])
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 4 (set (reg/f:SI 57)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC39") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(insn 19 18 20 4 (set (reg:SI 11 a11)
        (const_int 1779 [0x6f3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 44 {movsi_internal}
     (nil))
(insn 20 19 21 4 (set (reg:SI 10 a10)
        (reg/f:SI 57)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 57)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
            (nil))))
(call_insn 21 20 22 4 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [50.0%] 
;;              4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(1){ }u25(7){ }u26(16){ }u27(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 58 59 60 62
(code_label 22 21 23 5 48 "" [1 uses])
(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 5 (set (reg/f:SI 58)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC37") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1780 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 25 24 26 5 (set (reg:SI 45 [ D.6009 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 58)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1780 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 58)
        (nil)))
(insn 26 25 27 5 (set (reg:HI 59)
        (const_int 64 [0x40])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1780 45 {movhi_internal}
     (nil))
(insn 27 26 29 5 (set (reg:SI 60)
        (and:SI (reg:SI 45 [ D.6009 ])
            (subreg:SI (reg:HI 59) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1780 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 59)
        (expr_list:REG_EQUAL (and:SI (reg:SI 45 [ D.6009 ])
                (const_int 64 [0x40]))
            (nil))))
(insn 29 27 30 5 (set (reg:SI 62)
        (zero_extend:SI (subreg:HI (reg:SI 60) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1780 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 60)
        (nil)))
(jump_insn 30 29 31 5 (set (pc)
        (if_then_else (ne (reg:SI 62)
                (const_int 0 [0]))
            (label_ref:SI 70)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1780 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 62)
        (int_list:REG_BR_PROB 6102 (nil)))
 -> 70)
;;  succ:       7 [61.0%] 
;;              6 [39.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45

;; basic block 6, loop depth 0, count 0, freq 3898, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [39.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(1){ }u35(7){ }u36(16){ }u37(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 48 49 63 64 65 73 74 75 77 78 81 82
(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 6 (set (reg/f:SI 63)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC37") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1783 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 33 32 34 6 (set:SI (reg/f:SI 64)
        (plus:SI (reg/f:SI 63)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1783 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 34 33 35 6 (set (reg:QI 65)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1783 46 {movqi_internal}
     (nil))
(insn 35 34 39 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 64)
                (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16])
        (reg:QI 65)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1783 46 {movqi_internal}
     (nil))
(insn 39 35 43 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 64)
                (const_int 36 [0x24])) [0 LMIC.dnConf+0 S1 A32])
        (reg:QI 65)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1783 46 {movqi_internal}
     (nil))
(insn 43 39 45 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 64)
                (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32])
        (reg:QI 65)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1783 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 65)
        (expr_list:REG_DEAD (reg/f:SI 64)
            (nil))))
(insn 45 43 46 6 (set (reg:HI 73)
        (const_int -129 [0xffffffffffffff7f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1784 45 {movhi_internal}
     (nil))
(insn 46 45 47 6 (set (reg:SI 74)
        (and:SI (reg:SI 45 [ D.6009 ])
            (subreg:SI (reg:HI 73) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1784 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 73)
        (expr_list:REG_DEAD (reg:SI 45 [ D.6009 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 45 [ D.6009 ])
                    (const_int -129 [0xffffffffffffff7f]))
                (nil)))))
(insn 47 46 49 6 (set (reg:HI 75)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1784 45 {movhi_internal}
     (nil))
(insn 49 47 50 6 (set (reg:SI 77)
        (ior:SI (reg:SI 74)
            (subreg:SI (reg:HI 75) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1784 31 {iorsi3}
     (expr_list:REG_DEAD (reg:HI 75)
        (expr_list:REG_DEAD (reg:SI 74)
            (expr_list:REG_EQUAL (ior:SI (reg:SI 74)
                    (const_int 1 [0x1]))
                (nil)))))
(insn 50 49 51 6 (set (mem/j/c:HI (plus:SI (reg/f:SI 63)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 77) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1784 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 77)
        (nil)))
(call_insn 51 50 52 6 (call (mem:SI (symbol_ref:SI ("setBcnRxParams") [flags 0x3]  <function_decl 0x100b7c948 setBcnRxParams>) [0 setBcnRxParams S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1785 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(call_insn 52 51 53 6 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1786 82 {call_value_internal}
     (nil)
    (nil))
(insn 53 52 54 6 (set (reg:SI 48 [ D.6010 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1786 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 54 53 55 6 (set (reg:SI 78)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC40") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1786 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 8062500 [0x7b0624])
        (nil)))
(insn 55 54 57 6 (set (reg:SI 49 [ D.6010 ])
        (plus:SI (reg:SI 48 [ D.6010 ])
            (reg:SI 78))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1786 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 78)
        (expr_list:REG_DEAD (reg:SI 48 [ D.6010 ])
            (nil))))
(insn 57 55 59 6 (set (mem/j/c:SI (plus:SI (reg/f:SI 63)
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])
        (reg:SI 49 [ D.6010 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1786 44 {movsi_internal}
     (nil))
(insn 59 57 60 6 (set (mem/j/c:SI (plus:SI (reg/f:SI 63)
                (const_int 4 [0x4])) [0 LMIC.rxtime+0 S4 A32])
        (reg:SI 49 [ D.6010 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1786 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63)
        (nil)))
(insn 60 59 61 6 (set (reg/f:SI 81)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC41") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1787 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("onBcnRx") [flags 0x3]  <function_decl 0x100bc3510 onBcnRx>)
        (nil)))
(insn 61 60 62 6 (set (reg/f:SI 82)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC42") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1787 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(insn 62 61 63 6 (set (reg:SI 12 a12)
        (reg/f:SI 81)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1787 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 81)
        (expr_list:REG_EQUAL (symbol_ref:SI ("onBcnRx") [flags 0x3]  <function_decl 0x100bc3510 onBcnRx>)
            (nil))))
(insn 63 62 64 6 (set (reg:SI 11 a11)
        (reg:SI 49 [ D.6010 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1787 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 49 [ D.6010 ])
        (nil)))
(insn 64 63 65 6 (set (reg:SI 10 a10)
        (reg/f:SI 82)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1787 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 82)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 20 [0x14])))
            (nil))))
(call_insn 65 64 66 6 (call (mem:SI (symbol_ref:SI ("os_setTimedCallback") [flags 0x41]  <function_decl 0x140efa288 os_setTimedCallback>) [0 os_setTimedCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1787 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 66 65 67 6 (set (reg:SI 10 a10)
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1788 44 {movsi_internal}
     (nil))
(call_insn 67 66 70 6 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1788 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 7, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 6, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              5 [61.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(1){ }u72(7){ }u73(16){ }u74(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
(code_label 70 67 71 7 46 "" [1 uses])
(note 71 70 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function nextTx (nextTx, funcdef_no=63, decl_uid=3667, cgraph_uid=63, symbol_order=71)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 20 n_edges 28 count 33 (  1.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 20 n_edges 28 count 31 (  1.5)


nextTx

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={5d} r1={1d,23u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,19u} r8={4d} r9={4d} r10={6d,4u} r11={6d,2u} r12={6d,2u} r13={5d,1u} r14={4d} r15={4d} r16={1d,19u} r17={1d,18u} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r42={2d,5u} r43={2d,6u} r44={2d,5u} r45={2d,10u} r46={2d,10u} r47={2d,4u} r48={2d,4u} r51={1d,2u} r53={1d,1u} r54={1d,1u} r55={1d,1u} r56={1d,1u} r58={1d,3u,1e} r59={1d,1u} r60={1d,1u,1e} r64={1d,1u} r65={1d,1u} r67={1d,1u} r69={1d,1u} r70={1d,1u} r72={1d,1u} r73={1d,1u} r75={1d,1u} r77={1d,1u} r78={1d,1u} r80={1d,1u} r81={1d,1u} r82={1d,1u} r83={1d,1u} r84={1d,1u} r85={1d,1u} r86={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,2u} r93={1d,1u} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r105={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,2u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,2u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r138={1d,1u} 
;;    total ref usage 405{201d,202u,2e} in 121{117 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 80
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42 80
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 80
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 80

( 2 18 )->[3]->( 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u5(1){ }u6(7){ }u7(16){ }u8(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 80
;; lr  def 	 43 44 45 81
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 80
;; live  gen 	 43 44 45 81
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80

( 8 )->[4]->( 5 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(1){ }u15(7){ }u16(16){ }u17(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45
;; lr  def 	 51 53 82
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80
;; live  gen 	 51 53 82
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 51 80
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 51 80

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(1){ }u24(7){ }u25(16){ }u26(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 51 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 45
;; lr  def 	 54 55 83 84 85 86
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 51 80
;; live  gen 	 54 55 83 84 85 86
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 51 80
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 51 80

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(1){ }u37(7){ }u38(16){ }u39(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 51 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 51
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 44 56 88 89 90 91 93
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 51 80
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 13 [a13] 43 44 56 88 89 90 91 93
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80

( 4 5 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u60(1){ }u61(7){ }u62(16){ }u63(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 45 99
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80
;; live  gen 	 45 99
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80

( 3 7 )->[8]->( 4 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u69(1){ }u70(7){ }u71(16){ }u72(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80

( 8 )->[9]->( 17 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u77(1){ }u78(7){ }u79(16){ }u80(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 47 48 58 100 101 102 103
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 80
;; live  gen 	 47 48 58 100 101 102 103
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 48 58 80
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 48 58 80

( 17 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u89(1){ }u90(7){ }u91(16){ }u92(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 48 58 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  def 	 46 105 107
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 48 58 80
;; live  gen 	 46 105 107
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 47 48 58 80
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 47 48 58 80

( 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u98(1){ }u99(7){ }u100(16){ }u101(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 48 58 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  def 	 46 108
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 48 58 80
;; live  gen 	 46 108
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 80
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 80

( 10 11 )->[12]->( 13 16 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u105(1){ }u106(7){ }u107(16){ }u108(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46
;; lr  def 	 65 67 69 109 110
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 80
;; live  gen 	 65 67 69 109 110
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 67 80
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 67 80

( 12 )->[13]->( 14 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u116(1){ }u117(7){ }u118(16){ }u119(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 67 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46
;; lr  def 	 70 72 73 75 111 112 113 114 116 117
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 67 80
;; live  gen 	 70 72 73 75 111 112 113 114 116 117
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 67 80
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 67 80

( 13 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u132(1){ }u133(7){ }u134(16){ }u135(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 67 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 67
;; lr  def 	 77 78 118 119 120 121
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 67 80
;; live  gen 	 77 78 118 119 120 121
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 80
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 80

( 14 )->[15]->( 19 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u144(1){ }u145(7){ }u146(16){ }u147(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 46 58
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 58
;; lr  def 	 122 123 124 125
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 46 58
;; live  gen 	 122 123 124 125
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43

( 12 13 14 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u156(1){ }u157(7){ }u158(16){ }u159(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 48
;; lr  def 	 47 48 128
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 80
;; live  gen 	 47 48 128
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 48 58 80
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 48 58 80

( 9 16 )->[17]->( 10 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u164(1){ }u165(7){ }u166(16){ }u167(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 48 58 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  def 	 130
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 48 58 80
;; live  gen 	 130
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 48 58 80
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 48 58 80

( 17 )->[18]->( 19 3 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u172(1){ }u173(7){ }u174(16){ }u175(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 58
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 59 60 64 131 132 134 135 138
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 80
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 42 59 60 64 131 132 134 135 138
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 80
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 80

( 15 18 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u197(1){ }u198(7){ }u199(16){ }u200(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 19 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u203(1){ }u204(2){ }u205(7){ }u206(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


nextTx

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={5d} r1={1d,23u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,19u} r8={4d} r9={4d} r10={6d,4u} r11={6d,2u} r12={6d,2u} r13={5d,1u} r14={4d} r15={4d} r16={1d,19u} r17={1d,18u} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r42={2d,5u} r43={2d,6u} r44={2d,5u} r45={2d,10u} r46={2d,10u} r47={2d,4u} r48={2d,4u} r51={1d,2u} r53={1d,1u} r54={1d,1u} r55={1d,1u} r56={1d,1u} r58={1d,3u,1e} r59={1d,1u} r60={1d,1u,1e} r64={1d,1u} r65={1d,1u} r67={1d,1u} r69={1d,1u} r70={1d,1u} r72={1d,1u} r73={1d,1u} r75={1d,1u} r77={1d,1u} r78={1d,1u} r80={1d,1u} r81={1d,1u} r82={1d,1u} r83={1d,1u} r84={1d,1u} r85={1d,1u} r86={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,2u} r93={1d,1u} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r105={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,2u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,2u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r138={1d,1u} 
;;    total ref usage 405{201d,202u,2e} in 121{117 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 132, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 80
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v:SI 80 [ now ])
        (reg:SI 2 a2 [ now ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:646 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ now ])
        (nil)))
(note 3 2 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 3 4 2 (var_location:QI bmap (const_int 15 [0xf])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:647 -1
     (nil))
(insn 4 12 169 2 (set (reg/v:SI 42 [ bmap ])
        (const_int 15 [0xf])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:647 44 {movsi_internal}
     (nil))
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 80

;; basic block 3, loop depth 0, count 0, freq 694, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [100.0%]  (FALLTHRU)
;;              18 [95.5%]  (DFS_BACK)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u5(1){ }u6(7){ }u7(16){ }u8(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 80
;; lr  def 	 43 44 45 81
(code_label 169 4 13 3 59 "" [1 uses])
(note 13 169 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 15 3 (var_location:QI bmap (subreg:QI (reg/v:SI 42 [ bmap ]) 0)) -1
     (nil))
(insn 15 14 16 3 (set (reg:SI 81)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC43") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:649 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 1800000000 [0x6b49d200])
        (nil)))
(insn 16 15 17 3 (set (reg/v:SI 43 [ mintime ])
        (plus:SI (reg/v:SI 80 [ now ])
            (reg:SI 81))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:649 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 81)
        (nil)))
(debug_insn 17 16 18 3 (var_location:SI mintime (reg/v:SI 43 [ mintime ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:649 -1
     (nil))
(debug_insn 18 17 19 3 (var_location:QI band (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:650 -1
     (nil))
(debug_insn 19 18 6 3 (var_location:QI bi (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:651 -1
     (nil))
(insn 6 19 7 3 (set (reg/v:SI 45 [ band ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:651 44 {movsi_internal}
     (nil))
(insn 7 6 70 3 (set (reg/v:SI 44 [ band ])
        (reg/v:SI 45 [ band ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:650 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80

;; basic block 4, loop depth 0, count 0, freq 2776, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [80.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(1){ }u15(7){ }u16(16){ }u17(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45
;; lr  def 	 51 53 82
(code_label 70 7 22 4 53 "" [1 uses])
(note 22 70 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 4 (set (reg:SI 51 [ D.6013 ])
        (reg/v:SI 45 [ band ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:652 44 {movsi_internal}
     (nil))
(insn 24 23 25 4 (set (reg:SI 82 [ D.6013 ])
        (ashiftrt:SI (reg/v:SI 42 [ bmap ])
            (reg/v:SI 45 [ band ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:652 52 {ashrsi3}
     (nil))
(insn 25 24 26 4 (set (reg:SI 53 [ D.6013 ])
        (and:SI (reg:SI 82 [ D.6013 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:652 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 82 [ D.6013 ])
        (nil)))
(jump_insn 26 25 27 4 (set (pc)
        (if_then_else (eq (reg:SI 53 [ D.6013 ])
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:652 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 53 [ D.6013 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 58)
;;  succ:       5 [50.0%]  (FALLTHRU)
;;              7 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 51 80

;; basic block 5, loop depth 0, count 0, freq 1388, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(1){ }u24(7){ }u25(16){ }u26(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 51 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 45
;; lr  def 	 54 55 83 84 85 86
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 5 (set (reg/f:SI 83)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC44") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:652 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 29 28 30 5 (set (reg:SI 84)
        (plus:SI (reg/v:SI 45 [ band ])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:652 1 {addsi3}
     (nil))
(insn 30 29 31 5 (set (reg:SI 85)
        (ashift:SI (reg:SI 84)
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:652 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 84)
        (nil)))
(insn 31 30 33 5 (set (reg:SI 86)
        (plus:SI (reg/f:SI 83)
            (reg:SI 85))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:652 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 85)
        (expr_list:REG_DEAD (reg/f:SI 83)
            (nil))))
(insn 33 31 34 5 (set (reg:SI 54 [ D.6013 ])
        (mem/j:SI (plus:SI (reg:SI 86)
                (const_int 4 [0x4])) [0 LMIC.bands[_19].avail+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:652 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 87)
        (nil)))
(insn 34 33 35 5 (set (reg:SI 55 [ D.6013 ])
        (minus:SI (reg/v:SI 43 [ mintime ])
            (reg:SI 54 [ D.6013 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:652 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 54 [ D.6013 ])
        (nil)))
(jump_insn 35 34 36 5 (set (pc)
        (if_then_else (ge (reg:SI 55 [ D.6013 ])
                (const_int 1 [0x1]))
            (pc)
            (label_ref 58))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:652 57 {*bfalse}
     (expr_list:REG_DEAD (reg:SI 55 [ D.6013 ])
        (int_list:REG_BR_PROB 4752 (nil)))
 -> 58)
;;  succ:       6 [52.5%]  (FALLTHRU)
;;              7 [47.5%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 51 80

;; basic block 6, loop depth 0, count 0, freq 728, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [52.5%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(1){ }u37(7){ }u38(16){ }u39(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 51 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 51
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 44 56 88 89 90 91 93
(note 36 35 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(call_insn 37 36 38 6 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 82 {call_value_internal}
     (nil)
    (nil))
(insn 38 37 39 6 (set (reg:SI 56 [ D.6013 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 39 38 40 6 (set (reg/f:SI 88)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC44") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 40 39 41 6 (set (reg:SI 89)
        (plus:SI (reg:SI 51 [ D.6013 ])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 1 {addsi3}
     (nil))
(insn 41 40 42 6 (set (reg:SI 90)
        (ashift:SI (reg:SI 89)
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 89)
        (nil)))
(insn 42 41 44 6 (set (reg:SI 91)
        (plus:SI (reg/f:SI 88)
            (reg:SI 90))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 90)
        (expr_list:REG_DEAD (reg/f:SI 88)
            (nil))))
(insn 44 42 45 6 (set (reg/f:SI 93)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC46") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC45") [flags 0x2]  <var_decl 0x100f25480 *.LC45>)
        (nil)))
(insn 45 44 46 6 (set (reg:SI 13 a13)
        (mem/j:SI (plus:SI (reg:SI 91)
                (const_int 4 [0x4])) [0 LMIC.bands[_19].avail+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 44 {movsi_internal}
     (nil))
(insn 46 45 47 6 (set (reg:SI 12 a12)
        (reg:SI 51 [ D.6013 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 51 [ D.6013 ])
        (nil)))
(insn 47 46 48 6 (set (reg:SI 11 a11)
        (reg:SI 56 [ D.6013 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 56 [ D.6013 ])
        (nil)))
(insn 48 47 49 6 (set (reg:SI 10 a10)
        (reg/f:SI 93)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 93)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC45") [flags 0x2]  <var_decl 0x100f25480 *.LC45>)
            (nil))))
(call_insn 49 48 50 6 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 13 a13)
        (expr_list:REG_DEAD (reg:SI 12 a12)
            (expr_list:REG_DEAD (reg:SI 11 a11)
                (expr_list:REG_UNUSED (reg:SI 10 a10)
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (nil))))))
(debug_insn 50 49 56 6 (var_location:QI band (subreg:QI (reg/v:SI 45 [ band ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:656 -1
     (nil))
(insn 56 50 57 6 (set (reg/v:SI 43 [ mintime ])
        (mem/j:SI (plus:SI (reg:SI 91)
                (const_int 4 [0x4])) [0 LMIC.bands[_19].avail+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:656 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 92)
        (nil)))
(debug_insn 57 56 5 6 (var_location:SI mintime (reg/v:SI 43 [ mintime ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:656 -1
     (nil))
(insn 5 57 58 6 (set (reg/v:SI 44 [ band ])
        (reg/v:SI 45 [ band ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:656 44 {movsi_internal}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80

;; basic block 7, loop depth 0, count 0, freq 2776, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%] 
;;              5 [47.5%] 
;;              6 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u60(1){ }u61(7){ }u62(16){ }u63(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 45 99
(code_label 58 5 59 7 52 "" [2 uses])
(note 59 58 60 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 60 59 61 7 (var_location:QI band (subreg:QI (reg/v:SI 44 [ band ]) 0)) -1
     (nil))
(debug_insn 61 60 62 7 (var_location:SI mintime (reg/v:SI 43 [ mintime ])) -1
     (nil))
(insn 62 61 63 7 (set (reg:SI 99)
        (plus:SI (reg/v:SI 45 [ band ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:651 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 45 [ band ])
        (nil)))
(insn 63 62 64 7 (set (reg/v:SI 45 [ band ])
        (zero_extend:SI (subreg:QI (reg:SI 99) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:651 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 99)
        (nil)))
(debug_insn 64 63 65 7 (var_location:QI bi (subreg:QI (reg/v:SI 45 [ band ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:651 -1
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80

;; basic block 8, loop depth 0, count 0, freq 3469, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              7 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u69(1){ }u70(7){ }u71(16){ }u72(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	
(code_label 65 64 66 8 51 "" [0 uses])
(note 66 65 67 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 68 8 (var_location:QI bi (subreg:QI (reg/v:SI 45 [ band ]) 0)) -1
     (nil))
(debug_insn 68 67 69 8 (var_location:QI band (subreg:QI (reg/v:SI 44 [ band ]) 0)) -1
     (nil))
(debug_insn 69 68 71 8 (var_location:SI mintime (reg/v:SI 43 [ mintime ])) -1
     (nil))
(jump_insn 71 69 72 8 (set (pc)
        (if_then_else (geu (reg/v:SI 45 [ band ])
                (const_int 4 [0x4]))
            (pc)
            (label_ref 70))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:651 59 {*ubfalse}
     (int_list:REG_BR_PROB 8000 (nil))
 -> 70)
;;  succ:       4 [80.0%] 
;;              9 [20.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 80

;; basic block 9, loop depth 0, count 0, freq 694, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [20.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u77(1){ }u78(7){ }u79(16){ }u80(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 47 48 58 100 101 102 103
(note 72 71 73 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 74 9 (set (reg:SI 58 [ D.6013 ])
        (reg/v:SI 44 [ band ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:660 44 {movsi_internal}
     (nil))
(insn 74 73 75 9 (set (reg/f:SI 100)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC44") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:660 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 75 74 76 9 (set (reg:SI 101)
        (plus:SI (reg/v:SI 44 [ band ])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:660 1 {addsi3}
     (nil))
(insn 76 75 77 9 (set (reg:SI 102)
        (ashift:SI (reg:SI 101)
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:660 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 101)
        (nil)))
(insn 77 76 79 9 (set (reg:SI 103)
        (plus:SI (reg/f:SI 100)
            (reg:SI 102))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:660 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 102)
        (expr_list:REG_DEAD (reg/f:SI 100)
            (nil))))
(insn 79 77 80 9 (set (reg/v:SI 47 [ chnl ])
        (zero_extend:SI (mem/j:QI (plus:SI (reg:SI 103)
                    (const_int 3 [0x3])) [0 LMIC.bands[_30].lastchnl+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:660 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 104)
        (nil)))
(debug_insn 80 79 81 9 (var_location:QI chnl (subreg:QI (reg/v:SI 47 [ chnl ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:660 -1
     (nil))
(debug_insn 81 80 8 9 (var_location:QI ci (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:661 -1
     (nil))
(insn 8 81 146 9 (set (reg/v:SI 48 [ ci ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:661 44 {movsi_internal}
     (nil))
;;  succ:       17 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 48 58 80

;; basic block 10, loop depth 0, count 0, freq 9412, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 [94.1%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u89(1){ }u90(7){ }u91(16){ }u92(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 48 58 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  def 	 46 105 107
(code_label 146 8 84 10 58 "" [1 uses])
(note 84 146 85 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 86 10 (set (reg:SI 105)
        (plus:SI (reg/v:SI 47 [ chnl ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:662 1 {addsi3}
     (nil))
(insn 86 85 87 10 (set (reg/v:SI 46 [ chnl ])
        (zero_extend:SI (subreg:QI (reg:SI 105) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:662 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 105)
        (nil)))
(debug_insn 87 86 89 10 (var_location:QI chnl (subreg:QI (reg/v:SI 46 [ chnl ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:662 -1
     (nil))
(insn 89 87 90 10 (set (reg:SI 107)
        (const_int 15 [0xf])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:662 44 {movsi_internal}
     (nil))
(jump_insn 90 89 91 10 (set (pc)
        (if_then_else (geu (reg:SI 107)
                (reg/v:SI 46 [ chnl ]))
            (label_ref 95)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:662 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 107)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 95)
;;  succ:       11 [50.0%]  (FALLTHRU)
;;              12 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 47 48 58 80

;; basic block 11, loop depth 0, count 0, freq 4706, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [50.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u98(1){ }u99(7){ }u100(16){ }u101(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 48 58 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  def 	 46 108
(note 91 90 92 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 92 91 93 11 (set (reg:SI 108)
        (plus:SI (reg/v:SI 47 [ chnl ])
            (const_int -15 [0xfffffffffffffff1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:663 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 47 [ chnl ])
        (nil)))
(insn 93 92 94 11 (set (reg/v:SI 46 [ chnl ])
        (zero_extend:SI (subreg:QI (reg:SI 108) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:663 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 108)
        (nil)))
(debug_insn 94 93 95 11 (var_location:QI chnl (subreg:QI (reg/v:SI 46 [ chnl ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:663 -1
     (nil))
;;  succ:       12 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 80

;; basic block 12, loop depth 0, count 0, freq 9412, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [50.0%] 
;;              11 [100.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u105(1){ }u106(7){ }u107(16){ }u108(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46
;; lr  def 	 65 67 69 109 110
(code_label 95 94 96 12 55 "" [1 uses])
(note 96 95 97 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 97 96 98 12 (var_location:QI chnl (subreg:QI (reg/v:SI 46 [ chnl ]) 0)) -1
     (nil))
(insn 98 97 99 12 (set (reg/f:SI 109)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC44") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:664 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 99 98 100 12 (set (reg:SI 65 [ D.6015 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 109)
                    (const_int 160 [0xa0])) [0 LMIC.channelMap+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:664 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 109)
        (nil)))
(insn 100 99 101 12 (set (reg:SI 67 [ D.6013 ])
        (reg/v:SI 46 [ chnl ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:664 44 {movsi_internal}
     (nil))
(insn 101 100 102 12 (set (reg:SI 110 [ D.6013 ])
        (ashiftrt:SI (reg:SI 65 [ D.6015 ])
            (reg/v:SI 46 [ chnl ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:664 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 65 [ D.6015 ])
        (nil)))
(insn 102 101 103 12 (set (reg:SI 69 [ D.6013 ])
        (and:SI (reg:SI 110 [ D.6013 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:664 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 110 [ D.6013 ])
        (nil)))
(jump_insn 103 102 104 12 (set (pc)
        (if_then_else (eq (reg:SI 69 [ D.6013 ])
                (const_int 0 [0]))
            (label_ref 137)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:664 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 69 [ D.6013 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 137)
;;  succ:       13 [50.0%]  (FALLTHRU)
;;              16 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 67 80

;; basic block 13, loop depth 0, count 0, freq 4706, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u116(1){ }u117(7){ }u118(16){ }u119(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 67 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46
;; lr  def 	 70 72 73 75 111 112 113 114 116 117
(note 104 103 105 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 13 (set (reg/f:SI 111)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC44") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:665 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 106 105 107 13 (set (reg:SI 112)
        (plus:SI (reg/v:SI 46 [ chnl ])
            (const_int 64 [0x40]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:665 1 {addsi3}
     (nil))
(insn 107 106 108 13 (set (reg:SI 113)
        (ashift:SI (reg:SI 112)
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:665 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 112)
        (nil)))
(insn 108 107 109 13 (set (reg/f:SI 114)
        (plus:SI (reg/f:SI 111)
            (reg:SI 113))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:665 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 113)
        (nil)))
(insn 109 108 111 13 (set (reg:SI 70 [ D.6015 ])
        (zero_extend:SI (mem/j:HI (reg/f:SI 114) [0 LMIC.channelDrMap S2 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:665 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 114)
        (nil)))
(insn 111 109 112 13 (set (reg:SI 72 [ D.6012 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 111)
                    (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:665 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 111)
        (nil)))
(insn 112 111 113 13 (set (reg:SI 116)
        (and:SI (reg:SI 72 [ D.6012 ])
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:665 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 72 [ D.6012 ])
        (nil)))
(insn 113 112 114 13 (set (reg:SI 73 [ D.6013 ])
        (zero_extend:SI (subreg:QI (reg:SI 116) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:665 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))
(insn 114 113 115 13 (set (reg:SI 117 [ D.6013 ])
        (ashiftrt:SI (reg:SI 70 [ D.6015 ])
            (reg:SI 73 [ D.6013 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:665 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 73 [ D.6013 ])
        (expr_list:REG_DEAD (reg:SI 70 [ D.6015 ])
            (nil))))
(insn 115 114 116 13 (set (reg:SI 75 [ D.6013 ])
        (and:SI (reg:SI 117 [ D.6013 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:665 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 117 [ D.6013 ])
        (nil)))
(jump_insn 116 115 117 13 (set (pc)
        (if_then_else (eq (reg:SI 75 [ D.6013 ])
                (const_int 0 [0]))
            (label_ref 137)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:664 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 75 [ D.6013 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 137)
;;  succ:       14 [50.0%]  (FALLTHRU)
;;              16 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 67 80

;; basic block 14, loop depth 0, count 0, freq 2353, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 [50.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u132(1){ }u133(7){ }u134(16){ }u135(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 67 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 67
;; lr  def 	 77 78 118 119 120 121
(note 117 116 119 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 119 117 120 14 (set (reg/f:SI 118)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC44") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:666 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 120 119 121 14 (set (reg:SI 119)
        (plus:SI (reg:SI 67 [ D.6013 ])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:666 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 67 [ D.6013 ])
        (nil)))
(insn 121 120 122 14 (set (reg:SI 120)
        (ashift:SI (reg:SI 119)
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:666 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 122 121 123 14 (set (reg/f:SI 121)
        (plus:SI (reg/f:SI 118)
            (reg:SI 120))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:666 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/f:SI 118)
            (nil))))
(insn 123 122 124 14 (set (reg:SI 77 [ D.6016 ])
        (mem/j:SI (reg/f:SI 121) [0 LMIC.channelFreq S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:666 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 121)
        (nil)))
(insn 124 123 125 14 (set (reg:SI 78 [ D.6016 ])
        (and:SI (reg:SI 77 [ D.6016 ])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:666 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 77 [ D.6016 ])
        (nil)))
(jump_insn 125 124 126 14 (set (pc)
        (if_then_else (ne (reg/v:SI 44 [ band ])
                (reg:SI 78 [ D.6016 ]))
            (label_ref 137)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:665 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 78 [ D.6016 ])
        (int_list:REG_BR_PROB 9550 (nil)))
 -> 137)
;;  succ:       15 [4.5%]  (FALLTHRU)
;;              16 [95.5%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 80

;; basic block 15, loop depth 0, count 0, freq 106, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 [4.5%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u144(1){ }u145(7){ }u146(16){ }u147(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 46 58
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 58
;; lr  def 	 122 123 124 125
(note 126 125 127 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 127 126 128 15 (set (reg/f:SI 122)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC44") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:667 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 128 127 129 15 (set (reg:SI 123)
        (plus:SI (reg:SI 58 [ D.6013 ])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:667 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 58 [ D.6013 ])
        (nil)))
(insn 129 128 130 15 (set (reg:SI 124)
        (ashift:SI (reg:SI 123)
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:667 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 130 129 132 15 (set (reg:SI 125)
        (plus:SI (reg/f:SI 122)
            (reg:SI 124))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:667 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(insn 132 130 134 15 (set (mem/j:QI (plus:SI (reg:SI 125)
                (const_int 3 [0x3])) [0 LMIC.bands[_30].lastchnl+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 46 [ chnl ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:667 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(insn 134 132 137 15 (set (mem/j/c:QI (plus:SI (reg/f:SI 122)
                (const_int 162 [0xa2])) [0 LMIC.txChnl+0 S1 A16])
        (subreg/s/v:QI (reg/v:SI 46 [ chnl ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:667 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 122)
        (expr_list:REG_DEAD (reg/v:SI 46 [ chnl ])
            (nil))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43

;; basic block 16, loop depth 0, count 0, freq 9306, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%] 
;;              13 [50.0%] 
;;              14 [95.5%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u156(1){ }u157(7){ }u158(16){ }u159(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 46 48 58 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 48
;; lr  def 	 47 48 128
(code_label 137 134 138 16 56 "" [3 uses])
(note 138 137 139 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 139 138 140 16 (set (reg:SI 128)
        (plus:SI (reg/v:SI 48 [ ci ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:661 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 48 [ ci ])
        (nil)))
(insn 140 139 141 16 (set (reg/v:SI 48 [ ci ])
        (zero_extend:SI (subreg:QI (reg:SI 128) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:661 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(debug_insn 141 140 9 16 (var_location:QI ci (subreg:QI (reg/v:SI 48 [ ci ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:661 -1
     (nil))
(insn 9 141 142 16 (set (reg/v:SI 47 [ chnl ])
        (reg/v:SI 46 [ chnl ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:661 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 46 [ chnl ])
        (nil)))
;;  succ:       17 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 48 58 80

;; basic block 17, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [100.0%]  (FALLTHRU)
;;              16 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u164(1){ }u165(7){ }u166(16){ }u167(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 48 58 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  def 	 130
(code_label 142 9 143 17 54 "" [0 uses])
(note 143 142 144 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 144 143 145 17 (var_location:QI ci (subreg:QI (reg/v:SI 48 [ ci ]) 0)) -1
     (nil))
(debug_insn 145 144 148 17 (var_location:QI chnl (subreg:QI (reg/v:SI 47 [ chnl ]) 0)) -1
     (nil))
(insn 148 145 149 17 (set (reg:SI 130)
        (const_int 15 [0xf])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:661 44 {movsi_internal}
     (nil))
(jump_insn 149 148 150 17 (set (pc)
        (if_then_else (geu (reg:SI 130)
                (reg/v:SI 48 [ ci ]))
            (label_ref 146)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:661 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 130)
        (int_list:REG_BR_PROB 9412 (nil)))
 -> 146)
;;  succ:       10 [94.1%] 
;;              18 [5.9%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 48 58 80

;; basic block 18, loop depth 0, count 0, freq 588, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 [5.9%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u172(1){ }u173(7){ }u174(16){ }u175(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 58
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 59 60 64 131 132 134 135 138
(note 150 149 151 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(call_insn 151 150 152 18 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:672 82 {call_value_internal}
     (nil)
    (nil))
(insn 152 151 153 18 (set (reg:SI 59 [ D.6013 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:672 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 153 152 154 18 (set (reg/f:SI 131)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC48") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:672 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC47") [flags 0x2]  <var_decl 0x100f25510 *.LC47>)
        (nil)))
(insn 154 153 155 18 (set (reg:SI 12 a12)
        (reg:SI 58 [ D.6013 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:672 44 {movsi_internal}
     (nil))
(insn 155 154 156 18 (set (reg:SI 11 a11)
        (reg:SI 59 [ D.6013 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:672 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 59 [ D.6013 ])
        (nil)))
(insn 156 155 157 18 (set (reg:SI 10 a10)
        (reg/f:SI 131)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:672 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 131)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC47") [flags 0x2]  <var_decl 0x100f25510 *.LC47>)
            (nil))))
(call_insn 157 156 158 18 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:672 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 158 157 159 18 (set (reg:SI 132)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:674 44 {movsi_internal}
     (nil))
(insn 159 158 161 18 (set (reg:SI 60 [ D.6013 ])
        (ashift:SI (reg:SI 132)
            (reg:SI 58 [ D.6013 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:674 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 132)
        (expr_list:REG_DEAD (reg:SI 58 [ D.6013 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 58 [ D.6013 ]))
                (nil)))))
(insn 161 159 162 18 (set (reg:SI 135)
        (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:674 44 {movsi_internal}
     (nil))
(insn 162 161 165 18 (set (reg:SI 134)
        (xor:SI (reg:SI 135)
            (reg:SI 60 [ D.6013 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:674 32 {xorsi3}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg:SI 60 [ D.6013 ])
            (expr_list:REG_EQUAL (not:SI (reg:SI 60 [ D.6013 ]))
                (nil)))))
(insn 165 162 166 18 (set (reg:SI 138)
        (and:SI (reg:SI 134)
            (reg/v:SI 42 [ bmap ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:674 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_DEAD (reg/v:SI 42 [ bmap ])
            (nil))))
(insn 166 165 167 18 (set (reg:SI 64 [ D.6014 ])
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:674 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 167 166 168 18 (set (reg/v:SI 42 [ bmap ])
        (zero_extend:SI (subreg/v:QI (reg:SI 64 [ D.6014 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:674 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 64 [ D.6014 ])
        (nil)))
(debug_insn 168 167 170 18 (var_location:QI bmap (subreg:QI (reg/v:SI 42 [ bmap ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:674 -1
     (nil))
(jump_insn 170 168 171 18 (set (pc)
        (if_then_else (ne (reg/v:SI 42 [ bmap ])
                (const_int 0 [0]))
            (label_ref 169)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:674 56 {*btrue}
     (int_list:REG_BR_PROB 9550 (nil))
 -> 169)
;;  succ:       19 [4.5%]  (FALLTHRU)
;;              3 [95.5%]  (DFS_BACK)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 80

;; basic block 19, loop depth 0, count 0, freq 132, maybe hot
;;  prev block 18, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 [100.0%]  (FALLTHRU)
;;              18 [4.5%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u197(1){ }u198(7){ }u199(16){ }u200(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 2 [a2]
(code_label 171 170 172 19 57 "" [0 uses])
(note 172 171 177 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 177 172 178 19 (set (reg/i:SI 2 a2)
        (reg/v:SI 43 [ mintime ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:679 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 43 [ mintime ])
        (nil)))
(insn 178 177 0 19 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:679 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function nextJoinState (nextJoinState, funcdef_no=66, decl_uid=3689, cgraph_uid=66, symbol_order=74)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 17 n_edges 22 count 17 (    1)


nextJoinState

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={8d} r1={1d,23u} r2={2d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,16u} r8={7d} r9={7d} r10={11d,8u} r11={10d,3u} r12={8d,1u} r13={7d} r14={7d} r15={7d} r16={1d,16u} r17={1d,15u} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r42={3d,3u} r43={2d,4u} r45={1d,1u} r46={1d,2u} r47={1d,1u} r48={1d,2u} r52={1d,2u} r53={1d,1u} r54={1d,1u,1e} r56={1d,1u} r58={1d,1u} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r66={1d,1u} r67={1d,1u} r68={2d,6u} r70={1d,2u} r71={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,2u} r77={1d,1u} r80={1d,1u} r82={1d,1u} r83={1d,1u} r84={1d,1u} r85={1d,1u} r86={1d,1u} r87={1d,3u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r93={1d,2u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} 
;;    total ref usage 399{254d,144u,1e} in 81{74 regular + 7 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 46 70 71
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 45 46 70 71
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(1){ }u11(7){ }u12(16){ }u13(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 73 74
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 73 74
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 3 )->[4]->( 5 9 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(1){ }u17(7){ }u18(16){ }u19(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47 48 75 76 77 80 82
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 47 48 75 76 77 80 82
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 )->[5]->( 10 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(1){ }u30(7){ }u31(16){ }u32(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 68 83
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 68 83
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(1){ }u36(7){ }u37(16){ }u38(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68
;; lr  def 	 66 67 84 85
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68
;; live  gen 	 66 67 84 85
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(1){ }u47(7){ }u48(16){ }u49(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68
;; lr  def 	 68 86
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68
;; live  gen 	 68 86
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68

( 6 7 )->[8]->( 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(1){ }u53(7){ }u54(16){ }u55(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68
;; live  gen 	 10 [a10] 11 [a11] 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 4 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u60(1){ }u61(7){ }u62(16){ }u63(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 5 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u64(1){ }u65(7){ }u66(16){ }u67(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 8 10 9 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u68(1){ }u69(7){ }u70(16){ }u71(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 52 53 87 89 90 91
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 10 [a10] 43 52 53 87 89 90 91
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 52

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u85(1){ }u86(7){ }u87(16){ }u88(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 52
;; lr  def 	 43
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 52
;; live  gen 	 43
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43

( 12 11 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u90(1){ }u91(7){ }u92(16){ }u93(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 54 56 58 59 60 93 94 95 96
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; live  gen 	 10 [a10] 54 56 58 59 60 93 94 95 96
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 13 )->[14]->( 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u111(1){ }u112(7){ }u113(16){ }u114(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 61 98
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 10 [a10] 11 [a11] 61 98
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 13 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u122(1){ }u123(7){ }u124(16){ }u125(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 62 99 100
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 62 99 100
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 14 15 )->[16]->( 1 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u135(1){ }u136(7){ }u137(16){ }u138(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 16 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u141(1){ }u142(2){ }u143(7){ }u144(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


nextJoinState

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={8d} r1={1d,23u} r2={2d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,16u} r8={7d} r9={7d} r10={11d,8u} r11={10d,3u} r12={8d,1u} r13={7d} r14={7d} r15={7d} r16={1d,16u} r17={1d,15u} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r42={3d,3u} r43={2d,4u} r45={1d,1u} r46={1d,2u} r47={1d,1u} r48={1d,2u} r52={1d,2u} r53={1d,1u} r54={1d,1u,1e} r56={1d,1u} r58={1d,1u} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r66={1d,1u} r67={1d,1u} r68={2d,6u} r70={1d,2u} r71={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,2u} r77={1d,1u} r80={1d,1u} r82={1d,1u} r83={1d,1u} r84={1d,1u} r85={1d,1u} r86={1d,1u} r87={1d,3u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r93={1d,2u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} 
;;    total ref usage 399{254d,144u,1e} in 81{74 regular + 7 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 46 70 71
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 7 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 2 10 2 (var_location:QI failed (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:704 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 70)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC49") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:708 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 11 10 12 2 (set (reg:SI 45 [ D.6019 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 70)
                    (const_int 162 [0xa2])) [0 LMIC.txChnl+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:708 34 {zero_extendqisi2}
     (nil))
(insn 12 11 13 2 (set (reg:SI 71)
        (plus:SI (reg:SI 45 [ D.6019 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:708 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 45 [ D.6019 ])
        (nil)))
(insn 13 12 15 2 (set (reg:SI 46 [ D.6019 ])
        (zero_extend:SI (subreg:QI (reg:SI 71) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:708 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 71)
        (nil)))
(insn 15 13 16 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 70)
                (const_int 162 [0xa2])) [0 LMIC.txChnl+0 S1 A16])
        (subreg/s/v:QI (reg:SI 46 [ D.6019 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:708 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 70)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ne (reg:SI 46 [ D.6019 ])
                (const_int 3 [0x3]))
            (label_ref 21)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:708 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 46 [ D.6019 ])
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 21)
;;  succ:       3 [28.0%]  (FALLTHRU)
;;              4 [72.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 3, loop depth 0, count 0, freq 2800, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [28.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(1){ }u11(7){ }u12(16){ }u13(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 73 74
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 3 (set (reg/f:SI 73)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC49") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:709 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 19 18 20 3 (set (reg:QI 74)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:709 46 {movqi_internal}
     (nil))
(insn 20 19 21 3 (set (mem/j/c:QI (plus:SI (reg/f:SI 73)
                (const_int 162 [0xa2])) [0 LMIC.txChnl+0 S1 A16])
        (reg:QI 74)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:709 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 74)
        (expr_list:REG_DEAD (reg/f:SI 73)
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [72.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(1){ }u17(7){ }u18(16){ }u19(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47 48 75 76 77 80 82
(code_label 21 20 22 4 61 "" [1 uses])
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 4 (set (reg/f:SI 75)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC49") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:710 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 24 23 25 4 (set:SI (reg/f:SI 76)
        (plus:SI (reg/f:SI 75)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:710 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 75)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 25 24 26 4 (set (reg:SI 47 [ D.6019 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 76)
                    (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:710 34 {zero_extendqisi2}
     (nil))
(insn 26 25 27 4 (set (reg:SI 77)
        (plus:SI (reg:SI 47 [ D.6019 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:710 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 47 [ D.6019 ])
        (nil)))
(insn 27 26 30 4 (set (reg:SI 48 [ D.6019 ])
        (zero_extend:SI (subreg:QI (reg:SI 77) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:710 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 77)
        (nil)))
(insn 30 27 31 4 (set (mem/j/c:QI (plus:SI (reg/f:SI 76)
                (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32])
        (subreg/s/v:QI (reg:SI 48 [ D.6019 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:710 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 76)
        (nil)))
(insn 31 30 33 4 (set (reg:SI 80)
        (and:SI (reg:SI 48 [ D.6019 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:710 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 48 [ D.6019 ])
        (nil)))
(insn 33 31 34 4 (set (reg:SI 82)
        (zero_extend:SI (subreg:QI (reg:SI 80) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:710 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 80)
        (nil)))
(jump_insn 34 33 35 4 (set (pc)
        (if_then_else (ne (reg:SI 82)
                (const_int 0 [0]))
            (label_ref:SI 123)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:710 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 82)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 123)
;;  succ:       5 [50.0%]  (FALLTHRU)
;;              9 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 5, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(1){ }u30(7){ }u31(16){ }u32(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 68 83
(note 35 34 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 5 (set (reg/f:SI 83)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC49") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:712 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 37 36 38 5 (set (reg:SI 68 [ D.6026 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 83)
                    (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:712 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 83)
        (nil)))
(jump_insn 38 37 39 5 (set (pc)
        (if_then_else (eq (reg:SI 68 [ D.6026 ])
                (const_int 0 [0]))
            (label_ref:SI 127)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:712 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 127)
;;  succ:       10 [50.0%] 
;;              6 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68

;; basic block 6, loop depth 0, count 0, freq 2500, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(1){ }u36(7){ }u37(16){ }u38(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68
;; lr  def 	 66 67 84 85
(note 39 38 40 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 42 6 (var_location:QI dr (subreg:QI (reg:SI 68 [ D.6026 ]) 0)) -1
     (nil))
(debug_insn 42 40 43 6 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(debug_insn 43 42 44 6 (var_location:SI index (reg:SI 68 [ D.6026 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(insn 44 43 45 6 (set (reg/f:SI 84)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC50") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 45 44 46 6 (set (reg/f:SI 66 [ D.6024 ])
        (plus:SI (reg:SI 68 [ D.6026 ])
            (reg/f:SI 84))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 84)
        (nil)))
(insn 46 45 47 6 (set (reg:SI 67 [ D.6025 ])
        (zero_extend:SI (mem:QI (reg/f:SI 66 [ D.6024 ]) [0 *_43+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 66 [ D.6024 ])
        (nil)))
(insn 47 46 48 6 (set (reg:SI 85)
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 44 {movsi_internal}
     (nil))
(jump_insn 48 47 49 6 (set (pc)
        (if_then_else (eq (reg:SI 67 [ D.6025 ])
                (reg:SI 85))
            (label_ref 52)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 85)
        (expr_list:REG_DEAD (reg:SI 67 [ D.6025 ])
            (int_list:REG_BR_PROB 2800 (nil))))
 -> 52)
;;  succ:       7 [72.0%]  (FALLTHRU)
;;              8 [28.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68

;; basic block 7, loop depth 0, count 0, freq 1800, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [72.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(1){ }u47(7){ }u48(16){ }u49(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68
;; lr  def 	 68 86
(note 49 48 50 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 7 (set (reg:SI 86)
        (plus:SI (reg:SI 68 [ D.6026 ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 68 [ D.6026 ])
        (nil)))
(insn 51 50 52 7 (set (reg:SI 68 [ D.6026 ])
        (zero_extend:SI (subreg:QI (reg:SI 86) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 86)
        (nil)))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68

;; basic block 8, loop depth 0, count 0, freq 2500, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [28.0%] 
;;              7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(1){ }u53(7){ }u54(16){ }u55(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42
(code_label 52 51 53 8 63 "" [1 uses])
(note 53 52 54 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 8 (set (reg:SI 11 a11)
        (reg:SI 68 [ D.6026 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:715 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 68 [ D.6026 ])
        (nil)))
(insn 55 54 56 8 (set (reg:SI 10 a10)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:715 44 {movsi_internal}
     (nil))
(call_insn 56 55 5 8 (call (mem:SI (symbol_ref:SI ("setDrJoin") [flags 0x3]  <function_decl 0x100b66e58 setDrJoin>) [0 setDrJoin S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:715 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 5 56 123 8 (set (reg/v:SI 42 [ failed ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:704 44 {movsi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 9, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u60(1){ }u61(7){ }u62(16){ }u63(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 123 5 122 9 67 "" [1 uses])
(note 122 123 3 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 3 122 127 9 (set (reg/v:SI 42 [ failed ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:704 44 {movsi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 10, loop depth 0, count 0, freq 2500, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u64(1){ }u65(7){ }u66(16){ }u67(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 127 3 126 10 68 "" [1 uses])
(note 126 127 4 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 4 126 57 10 (set (reg/v:SI 42 [ failed ])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:713 44 {movsi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 11, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              10 [100.0%]  (FALLTHRU)
;;              9 [100.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u68(1){ }u69(7){ }u70(16){ }u71(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 52 53 87 89 90 91
(code_label 57 4 58 11 62 "" [0 uses])
(note 58 57 59 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 60 11 (var_location:QI failed (subreg:QI (reg/v:SI 42 [ failed ]) 0)) -1
     (nil))
(insn 60 59 62 11 (set (reg/f:SI 87)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC49") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:718 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 62 60 63 11 (set (reg:HI 89 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 87)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:718 45 {movhi_internal}
     (nil))
(insn 63 62 64 11 (set (reg:SI 91)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC51") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:718 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int -2049 [0xfffffffffffff7ff])
        (nil)))
(insn 64 63 65 11 (set (reg:SI 90)
        (and:SI (subreg:SI (reg:HI 89 [ LMIC.opmode ]) 0)
            (reg:SI 91))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:718 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 91)
        (expr_list:REG_DEAD (reg:HI 89 [ LMIC.opmode ])
            (nil))))
(insn 65 64 66 11 (set (mem/j/c:HI (plus:SI (reg/f:SI 87)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:718 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 90)
        (nil)))
(call_insn 66 65 67 11 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:721 82 {call_value_internal}
     (nil)
    (nil))
(insn 67 66 68 11 (set (reg/v:SI 43 [ time ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:721 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(debug_insn 68 67 70 11 (var_location:SI time (reg/v:SI 43 [ time ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:721 -1
     (nil))
(insn 70 68 71 11 (set (reg/v:SI 52 [ time ])
        (mem/j/c:SI (plus:SI (reg/f:SI 87)
                (const_int 36 [0x24])) [0 LMIC.bands[0].avail+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:722 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 87)
        (nil)))
(insn 71 70 72 11 (set (reg:SI 53 [ D.6020 ])
        (minus:SI (reg/v:SI 43 [ time ])
            (reg/v:SI 52 [ time ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:722 4 {subsi3}
     (nil))
(jump_insn 72 71 131 11 (set (pc)
        (if_then_else (lt (reg:SI 53 [ D.6020 ])
                (const_int 0 [0]))
            (label_ref:SI 131)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:722 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 53 [ D.6020 ])
        (int_list:REG_BR_PROB 2700 (nil)))
 -> 131)
;;  succ:       12 [27.0%] 
;;              13 [73.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 52

;; basic block 12, loop depth 0, count 0, freq 2700, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [27.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u85(1){ }u86(7){ }u87(16){ }u88(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 52
;; lr  def 	 43
(code_label 131 72 130 12 69 "" [1 uses])
(note 130 131 6 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 6 130 74 12 (set (reg/v:SI 43 [ time ])
        (reg/v:SI 52 [ time ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:723 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 52 [ time ])
        (nil)))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43

;; basic block 13, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [100.0%]  (FALLTHRU)
;;              11 [73.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u90(1){ }u91(7){ }u92(16){ }u93(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 54 56 58 59 60 93 94 95 96
(code_label 74 6 75 13 64 "" [0 uses])
(note 75 74 76 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 13 (var_location:SI time (reg/v:SI 43 [ time ])) -1
     (nil))
(insn 77 76 78 13 (set (reg/f:SI 93)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC49") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:730 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 78 77 79 13 (set (reg:SI 54 [ D.6019 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 93)
                    (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:730 34 {zero_extendqisi2}
     (nil))
(insn 79 78 80 13 (set (reg:SI 94)
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:730 44 {movsi_internal}
     (nil))
(insn 80 79 81 13 (set (reg:SI 56 [ D.6020 ])
        (ashiftrt:SI (reg:SI 94)
            (reg:SI 54 [ D.6019 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:730 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 94)
        (expr_list:REG_DEAD (reg:SI 54 [ D.6019 ])
            (expr_list:REG_EQUAL (ashiftrt:SI (const_int 255 [0xff])
                    (reg:SI 54 [ D.6019 ]))
                (nil)))))
(insn 81 80 82 13 (set (reg:SI 95 [ D.6020 ])
        (and:SI (reg:SI 56 [ D.6020 ])
            (const_int 255 [0xff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:730 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 56 [ D.6020 ])
        (nil)))
(insn 82 81 83 13 (set (reg:SI 10 a10)
        (reg:SI 95 [ D.6020 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:730 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 95 [ D.6020 ])
        (nil)))
(call_insn 83 82 84 13 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("rndDelay") [flags 0x3]  <function_decl 0x100b66ca8 rndDelay>) [0 rndDelay S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:730 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 84 83 85 13 (set (reg:SI 58 [ D.6020 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:730 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 85 84 86 13 (set (reg:SI 96)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC52") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:730 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 187500 [0x2dc6c])
        (nil)))
(insn 86 85 87 13 (set (reg:SI 59 [ D.6020 ])
        (plus:SI (reg:SI 58 [ D.6020 ])
            (reg:SI 96))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:730 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 96)
        (expr_list:REG_DEAD (reg:SI 58 [ D.6020 ])
            (nil))))
(insn 87 86 89 13 (set (reg:SI 60 [ D.6020 ])
        (plus:SI (reg/v:SI 43 [ time ])
            (reg:SI 59 [ D.6020 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:724 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 59 [ D.6020 ])
        (expr_list:REG_DEAD (reg/v:SI 43 [ time ])
            (nil))))
(insn 89 87 90 13 (set (mem/j/c:SI (reg/f:SI 93) [0 LMIC.txend+0 S4 A32])
        (reg:SI 60 [ D.6020 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:724 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 93)
        (expr_list:REG_DEAD (reg:SI 60 [ D.6020 ])
            (nil))))
(jump_insn 90 89 91 13 (set (pc)
        (if_then_else (eq (reg/v:SI 42 [ failed ])
                (const_int 0 [0]))
            (label_ref 100)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:732 56 {*btrue}
     (int_list:REG_BR_PROB 6100 (nil))
 -> 100)
;;  succ:       14 [39.0%]  (FALLTHRU)
;;              15 [61.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 14, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 [39.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u111(1){ }u112(7){ }u113(16){ }u114(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 61 98
(note 91 90 92 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(call_insn 92 91 93 14 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:733 82 {call_value_internal}
     (nil)
    (nil))
(insn 93 92 94 14 (set (reg:SI 61 [ D.6020 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:733 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 94 93 95 14 (set (reg/f:SI 98)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC54") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:733 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC53") [flags 0x2]  <var_decl 0x100f25a20 *.LC53>)
        (nil)))
(insn 95 94 96 14 (set (reg:SI 11 a11)
        (reg:SI 61 [ D.6020 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:733 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 61 [ D.6020 ])
        (nil)))
(insn 96 95 97 14 (set (reg:SI 10 a10)
        (reg/f:SI 98)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:733 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 98)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC53") [flags 0x2]  <var_decl 0x100f25a20 *.LC53>)
            (nil))))
(call_insn 97 96 100 14 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:733 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_UNUSED (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 15, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 [61.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u122(1){ }u123(7){ }u124(16){ }u125(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 62 99 100
(code_label 100 97 101 15 65 "" [1 uses])
(note 101 100 102 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(call_insn 102 101 103 15 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:735 82 {call_value_internal}
     (nil)
    (nil))
(insn 103 102 104 15 (set (reg:SI 62 [ D.6020 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:735 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 104 103 105 15 (set (reg/f:SI 99)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC49") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:735 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 105 104 106 15 (set (reg/f:SI 100)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC56") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:735 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC55") [flags 0x2]  <var_decl 0x100f25ab0 *.LC55>)
        (nil)))
(insn 106 105 107 15 (set (reg:SI 12 a12)
        (mem/j/c:SI (reg/f:SI 99) [0 LMIC.txend+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:735 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 99)
        (nil)))
(insn 107 106 108 15 (set (reg:SI 11 a11)
        (reg:SI 62 [ D.6020 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:735 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62 [ D.6020 ])
        (nil)))
(insn 108 107 109 15 (set (reg:SI 10 a10)
        (reg/f:SI 100)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:735 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 100)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC55") [flags 0x2]  <var_decl 0x100f25ab0 *.LC55>)
            (nil))))
(call_insn 109 108 110 15 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:735 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 16, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 15, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 [100.0%]  (FALLTHRU)
;;              15 [100.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u135(1){ }u136(7){ }u137(16){ }u138(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
(code_label 110 109 111 16 66 "" [0 uses])
(note 111 110 117 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 117 111 118 16 (set (reg/i:SI 2 a2)
        (reg/v:SI 42 [ failed ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:739 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 42 [ failed ])
        (nil)))
(insn 118 117 0 16 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:739 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function initDefaultChannels (initDefaultChannels, funcdef_no=56, decl_uid=3626, cgraph_uid=56, symbol_order=64)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 10 count 11 (  1.2)


initDefaultChannels

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={6d} r1={1d,13u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,8u} r8={5d} r9={5d} r10={6d,5u} r11={6d,1u} r12={6d,1u} r13={5d} r14={5d} r15={5d} r16={1d,8u} r17={1d,7u} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r42={3d,5u} r43={2d,6u} r53={1d,3u} r54={1d,1u} r55={1d,1u} r56={1d,1u} r57={1d,1u} r58={1d,1u} r60={1d,1u} r62={1d,8u} r63={1d,16u} r71={1d,8u} r80={1d,1u} r81={1d,1u} r82={1d,1u} r83={1d,1u} r84={1d,2u} r85={1d,1u} r86={1d,1u} r87={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,12u} r96={1d,1u} r98={1d,2u} r99={1d,1u} r101={1d,1u} r103={1d,1u} r106={1d,1u} r108={1d,1u} r110={1d,1u} r112={1d,1u} r113={1d,1u} r115={1d,1u} 
;;    total ref usage 324{189d,135u,0e} in 88{83 regular + 5 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 56 57 58 60 62 63 71 80 81
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 56 57 58 60 62 63 71 80 81
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u47(1){ }u48(7){ }u49(16){ }u50(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u51(1){ }u52(7){ }u53(16){ }u54(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 4 3 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u55(1){ }u56(7){ }u57(16){ }u58(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 43
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43

( 7 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u59(1){ }u60(7){ }u61(16){ }u62(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; lr  def 	 42 43 54 55 82 83 84 85 86 87 89 90 91 92 93 94
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; live  gen 	 42 43 54 55 82 83 84 85 86 87 89 90 91 92 93 94
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43

( 5 6 )->[7]->( 6 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u86(1){ }u87(7){ }u88(16){ }u89(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43

( 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u93(1){ }u94(7){ }u95(16){ }u96(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 53 95 96 98 99 101 103 106 108 110 112 113 115
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 53 95 96 98 99 101 103 106 108 110 112 113 115
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u132(1){ }u133(7){ }u134(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


initDefaultChannels

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={6d} r1={1d,13u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,8u} r8={5d} r9={5d} r10={6d,5u} r11={6d,1u} r12={6d,1u} r13={5d} r14={5d} r15={5d} r16={1d,8u} r17={1d,7u} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r42={3d,5u} r43={2d,6u} r53={1d,3u} r54={1d,1u} r55={1d,1u} r56={1d,1u} r57={1d,1u} r58={1d,1u} r60={1d,1u} r62={1d,8u} r63={1d,16u} r71={1d,8u} r80={1d,1u} r81={1d,1u} r82={1d,1u} r83={1d,1u} r84={1d,2u} r85={1d,1u} r86={1d,1u} r87={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,12u} r96={1d,1u} r98={1d,2u} r99={1d,1u} r101={1d,1u} r103={1d,1u} r106={1d,1u} r108={1d,1u} r110={1d,1u} r112={1d,1u} r113={1d,1u} r115={1d,1u} 
;;    total ref usage 324{189d,135u,0e} in 88{83 regular + 5 call} insns.
;; basic block 2, loop depth 0, count 0, freq 2500, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 56 57 58 60 62 63 71 80 81
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg:SI 57 [ join ])
        (reg:SI 2 a2 [ join ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:545 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ join ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 56 [ join ])
        (zero_extend:SI (subreg:QI (reg:SI 57 [ join ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:545 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 57 [ join ])
        (nil)))
(note 4 3 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 4 12 2 (set (reg/f:SI 58)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC57") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:546 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 64 [0x40])))
        (nil)))
(insn 12 10 13 2 (set (reg:SI 60)
        (const_int 64 [0x40])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:546 44 {movsi_internal}
     (nil))
(insn 13 12 14 2 (set (reg:SI 12 a12)
        (reg:SI 60)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:546 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60)
        (expr_list:REG_EQUAL (const_int 64 [0x40])
            (nil))))
(insn 14 13 15 2 (set (reg:SI 11 a11)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:546 44 {movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:SI 10 a10)
        (reg/f:SI 58)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:546 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 58)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 64 [0x40])))
            (nil))))
(call_insn 16 15 18 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0x100c87510 memset>) [0 memset S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:546 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 18 16 19 2 (set (reg/f:SI 62)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC58") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:547 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 128 [0x80])))
        (nil)))
(insn 19 18 20 2 (set (reg:SI 63)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:547 44 {movsi_internal}
     (nil))
(insn 20 19 22 2 (set (mem/c:SI (reg/f:SI 62) [0 MEM[(void *)&LMIC + 128B]+0 S4 A32])
        (reg:SI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:547 44 {movsi_internal}
     (nil))
(insn 22 20 24 2 (set (mem/c:SI (plus:SI (reg/f:SI 62)
                (const_int 4 [0x4])) [0 MEM[(void *)&LMIC + 128B]+4 S4 A32])
        (reg:SI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:547 44 {movsi_internal}
     (nil))
(insn 24 22 26 2 (set (mem/c:SI (plus:SI (reg/f:SI 62)
                (const_int 8 [0x8])) [0 MEM[(void *)&LMIC + 128B]+8 S4 A32])
        (reg:SI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:547 44 {movsi_internal}
     (nil))
(insn 26 24 28 2 (set (mem/c:SI (plus:SI (reg/f:SI 62)
                (const_int 12 [0xc])) [0 MEM[(void *)&LMIC + 128B]+12 S4 A32])
        (reg:SI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:547 44 {movsi_internal}
     (nil))
(insn 28 26 30 2 (set (mem/c:SI (plus:SI (reg/f:SI 62)
                (const_int 16 [0x10])) [0 MEM[(void *)&LMIC + 128B]+16 S4 A32])
        (reg:SI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:547 44 {movsi_internal}
     (nil))
(insn 30 28 32 2 (set (mem/c:SI (plus:SI (reg/f:SI 62)
                (const_int 20 [0x14])) [0 MEM[(void *)&LMIC + 128B]+20 S4 A32])
        (reg:SI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:547 44 {movsi_internal}
     (nil))
(insn 32 30 34 2 (set (mem/c:SI (plus:SI (reg/f:SI 62)
                (const_int 24 [0x18])) [0 MEM[(void *)&LMIC + 128B]+24 S4 A32])
        (reg:SI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:547 44 {movsi_internal}
     (nil))
(insn 34 32 35 2 (set (mem/c:SI (plus:SI (reg/f:SI 62)
                (const_int 28 [0x1c])) [0 MEM[(void *)&LMIC + 128B]+28 S4 A32])
        (reg:SI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:547 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62)
        (nil)))
(insn 35 34 37 2 (set (reg/f:SI 71)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC59") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:548 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 32 [0x20])))
        (nil)))
(insn 37 35 39 2 (set (mem/c:SI (reg/f:SI 71) [0 MEM[(void *)&LMIC + 32B]+0 S4 A32])
        (reg:SI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:548 44 {movsi_internal}
     (nil))
(insn 39 37 41 2 (set (mem/c:SI (plus:SI (reg/f:SI 71)
                (const_int 4 [0x4])) [0 MEM[(void *)&LMIC + 32B]+4 S4 A32])
        (reg:SI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:548 44 {movsi_internal}
     (nil))
(insn 41 39 43 2 (set (mem/c:SI (plus:SI (reg/f:SI 71)
                (const_int 8 [0x8])) [0 MEM[(void *)&LMIC + 32B]+8 S4 A32])
        (reg:SI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:548 44 {movsi_internal}
     (nil))
(insn 43 41 45 2 (set (mem/c:SI (plus:SI (reg/f:SI 71)
                (const_int 12 [0xc])) [0 MEM[(void *)&LMIC + 32B]+12 S4 A32])
        (reg:SI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:548 44 {movsi_internal}
     (nil))
(insn 45 43 47 2 (set (mem/c:SI (plus:SI (reg/f:SI 71)
                (const_int 16 [0x10])) [0 MEM[(void *)&LMIC + 32B]+16 S4 A32])
        (reg:SI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:548 44 {movsi_internal}
     (nil))
(insn 47 45 49 2 (set (mem/c:SI (plus:SI (reg/f:SI 71)
                (const_int 20 [0x14])) [0 MEM[(void *)&LMIC + 32B]+20 S4 A32])
        (reg:SI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:548 44 {movsi_internal}
     (nil))
(insn 49 47 51 2 (set (mem/c:SI (plus:SI (reg/f:SI 71)
                (const_int 24 [0x18])) [0 MEM[(void *)&LMIC + 32B]+24 S4 A32])
        (reg:SI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:548 44 {movsi_internal}
     (nil))
(insn 51 49 52 2 (set (mem/c:SI (plus:SI (reg/f:SI 71)
                (const_int 28 [0x1c])) [0 MEM[(void *)&LMIC + 32B]+28 S4 A32])
        (reg:SI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:548 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 71)
        (expr_list:REG_DEAD (reg:SI 63)
            (nil))))
(insn 52 51 53 2 (set (reg/f:SI 80)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC60") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:550 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 53 52 54 2 (set (reg:HI 81)
        (const_int 7 [0x7])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:550 45 {movhi_internal}
     (nil))
(insn 54 53 55 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 80)
                (const_int 160 [0xa0])) [0 LMIC.channelMap+0 S2 A32])
        (reg:HI 81)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:550 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 81)
        (expr_list:REG_DEAD (reg/f:SI 80)
            (nil))))
(jump_insn 55 54 56 2 (set (pc)
        (if_then_else (eq (reg/v:SI 56 [ join ])
                (const_int 0 [0]))
            (label_ref:SI 143)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:551 56 {*btrue}
     (expr_list:REG_DEAD (reg/v:SI 56 [ join ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 143)
;;  succ:       3 [50.0%]  (FALLTHRU)
;;              4 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 3, loop depth 0, count 0, freq 1250, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u47(1){ }u48(7){ }u49(16){ }u50(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(note 56 55 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 6 56 143 3 (set (reg/v:SI 42 [ su ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:551 44 {movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 4, loop depth 0, count 0, freq 1250, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u51(1){ }u52(7){ }u53(16){ }u54(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 143 6 142 4 74 "" [1 uses])
(note 142 143 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 142 57 4 (set (reg/v:SI 42 [ su ])
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:551 44 {movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 5, loop depth 0, count 0, freq 2500, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u55(1){ }u56(7){ }u57(16){ }u58(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43
(code_label 57 5 58 5 71 "" [0 uses])
(note 58 57 7 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 7 58 91 5 (set (reg/v:SI 43 [ fu ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:551 44 {movsi_internal}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43

;; basic block 6, loop depth 0, count 0, freq 7500, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 [75.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u59(1){ }u60(7){ }u61(16){ }u62(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; lr  def 	 42 43 54 55 82 83 84 85 86 87 89 90 91 92 93 94
(code_label 91 7 61 6 73 "" [1 uses])
(note 61 91 64 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 64 61 65 6 (var_location:SI table (symbol_ref:SI ("constant_table_iniChannelFreq") [flags 0x2]  <var_decl 0x100b69bd0 constant_table_iniChannelFreq>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:553 -1
     (nil))
(debug_insn 65 64 66 6 (var_location:SI index (reg/v:SI 42 [ su ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:553 -1
     (nil))
(insn 66 65 67 6 (set (reg:SI 82 [ D.6030 ])
        (ashift:SI (reg/v:SI 42 [ su ])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:256 51 {ashlsi3_internal}
     (nil))
(insn 67 66 68 6 (set (reg/f:SI 83)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC61") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:256 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table_iniChannelFreq") [flags 0x2]  <var_decl 0x100b69bd0 constant_table_iniChannelFreq>)
        (nil)))
(insn 68 67 69 6 (set (reg/f:SI 54 [ D.6032 ])
        (plus:SI (reg:SI 82 [ D.6030 ])
            (reg/f:SI 83))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:256 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 83)
        (expr_list:REG_DEAD (reg:SI 82 [ D.6030 ])
            (nil))))
(insn 69 68 70 6 (set (reg:SI 55 [ D.6033 ])
        (mem:SI (reg/f:SI 54 [ D.6032 ]) [0 *_42+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:256 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 54 [ D.6032 ])
        (nil)))
(insn 70 69 71 6 (set (reg/f:SI 84)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC60") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:553 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 71 70 72 6 (set (reg:SI 85)
        (plus:SI (reg/v:SI 43 [ fu ])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:553 1 {addsi3}
     (nil))
(insn 72 71 73 6 (set (reg:SI 86)
        (ashift:SI (reg:SI 85)
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:553 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 85)
        (nil)))
(insn 73 72 74 6 (set (reg/f:SI 87)
        (plus:SI (reg/f:SI 84)
            (reg:SI 86))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:553 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 86)
        (nil)))
(insn 74 73 76 6 (set (mem/j:SI (reg/f:SI 87) [0 LMIC.channelFreq S4 A32])
        (reg:SI 55 [ D.6033 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:553 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 87)
        (expr_list:REG_DEAD (reg:SI 55 [ D.6033 ])
            (nil))))
(insn 76 74 77 6 (set (reg:SI 89)
        (plus:SI (reg/v:SI 43 [ fu ])
            (const_int 64 [0x40]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:554 1 {addsi3}
     (nil))
(insn 77 76 78 6 (set (reg:SI 90)
        (ashift:SI (reg:SI 89)
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:554 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 89)
        (nil)))
(insn 78 77 79 6 (set (reg/f:SI 91)
        (plus:SI (reg/f:SI 84)
            (reg:SI 90))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:554 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 90)
        (expr_list:REG_DEAD (reg/f:SI 84)
            (nil))))
(insn 79 78 80 6 (set (reg:HI 92)
        (const_int 63 [0x3f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:554 45 {movhi_internal}
     (nil))
(insn 80 79 81 6 (set (mem/j:HI (reg/f:SI 91) [0 LMIC.channelDrMap S2 A16])
        (reg:HI 92)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:554 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 92)
        (expr_list:REG_DEAD (reg/f:SI 91)
            (nil))))
(insn 81 80 82 6 (set (reg:SI 93)
        (plus:SI (reg/v:SI 43 [ fu ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:552 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 43 [ fu ])
        (nil)))
(insn 82 81 83 6 (set (reg/v:SI 43 [ fu ])
        (zero_extend:SI (subreg:QI (reg:SI 93) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:552 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 93)
        (nil)))
(debug_insn 83 82 84 6 (var_location:QI fu (subreg:QI (reg/v:SI 43 [ fu ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:552 -1
     (nil))
(insn 84 83 85 6 (set (reg:SI 94)
        (plus:SI (reg/v:SI 42 [ su ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:552 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 42 [ su ])
        (nil)))
(insn 85 84 86 6 (set (reg/v:SI 42 [ su ])
        (zero_extend:SI (subreg:QI (reg:SI 94) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:552 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 94)
        (nil)))
(debug_insn 86 85 87 6 (var_location:QI su (subreg:QI (reg/v:SI 42 [ su ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:552 -1
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43

;; basic block 7, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;;              6 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u86(1){ }u87(7){ }u88(16){ }u89(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	
(code_label 87 86 88 7 72 "" [0 uses])
(note 88 87 89 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 90 7 (var_location:QI fu (subreg:QI (reg/v:SI 43 [ fu ]) 0)) -1
     (nil))
(debug_insn 90 89 92 7 (var_location:QI su (subreg:QI (reg/v:SI 42 [ su ]) 0)) -1
     (nil))
(jump_insn 92 90 93 7 (set (pc)
        (if_then_else (geu (reg/v:SI 43 [ fu ])
                (const_int 3 [0x3]))
            (pc)
            (label_ref 91))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:552 59 {*ubfalse}
     (int_list:REG_BR_PROB 7500 (nil))
 -> 91)
;;  succ:       6 [75.0%] 
;;              8 [25.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43

;; basic block 8, loop depth 0, count 0, freq 2500, maybe hot
;;  prev block 7, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 [25.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u93(1){ }u94(7){ }u95(16){ }u96(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 53 95 96 98 99 101 103 106 108 110 112 113 115
(note 93 92 94 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 8 (set (reg/f:SI 95)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC60") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:557 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 95 94 96 8 (set (reg:HI 96)
        (const_int 1000 [0x3e8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:557 45 {movhi_internal}
     (nil))
(insn 96 95 98 8 (set (mem/j/c:HI (plus:SI (reg/f:SI 95)
                (const_int 32 [0x20])) [0 LMIC.bands[0].txcap+0 S2 A32])
        (reg:HI 96)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:557 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 96)
        (nil)))
(insn 98 96 99 8 (set (reg:QI 98)
        (const_int 14 [0xe])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:558 46 {movqi_internal}
     (nil))
(insn 99 98 100 8 (set (mem/j/c:QI (plus:SI (reg/f:SI 95)
                (const_int 34 [0x22])) [0 LMIC.bands[0].txpow+0 S1 A16])
        (reg:QI 98)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:558 46 {movqi_internal}
     (nil))
(call_insn 100 99 101 8 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("radio_rand1") [flags 0x41]  <function_decl 0x140eef948 radio_rand1>) [0 radio_rand1 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:559 82 {call_value_internal}
     (nil)
    (nil))
(insn 101 100 104 8 (set (reg:SI 99)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:559 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 104 101 105 8 (set (reg:SI 101)
        (and:SI (reg:SI 99)
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:559 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 99)
        (nil)))
(insn 105 104 107 8 (set (mem/j/c:QI (plus:SI (reg/f:SI 95)
                (const_int 35 [0x23])) [0 LMIC.bands[0].lastchnl+0 S1 A8])
        (subreg:QI (reg:SI 101) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:559 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 101)
        (nil)))
(insn 107 105 108 8 (set (reg:HI 103)
        (const_int 100 [0x64])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:560 45 {movhi_internal}
     (nil))
(insn 108 107 111 8 (set (mem/j/c:HI (plus:SI (reg/f:SI 95)
                (const_int 40 [0x28])) [0 LMIC.bands[1].txcap+0 S2 A32])
        (reg:HI 103)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:560 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 103)
        (nil)))
(insn 111 108 112 8 (set (mem/j/c:QI (plus:SI (reg/f:SI 95)
                (const_int 42 [0x2a])) [0 LMIC.bands[1].txpow+0 S1 A16])
        (reg:QI 98)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:561 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 98)
        (nil)))
(call_insn 112 111 113 8 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("radio_rand1") [flags 0x41]  <function_decl 0x140eef948 radio_rand1>) [0 radio_rand1 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:562 82 {call_value_internal}
     (nil)
    (nil))
(insn 113 112 116 8 (set (reg:SI 106)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:562 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 116 113 117 8 (set (reg:SI 108)
        (and:SI (reg:SI 106)
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:562 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 106)
        (nil)))
(insn 117 116 119 8 (set (mem/j/c:QI (plus:SI (reg/f:SI 95)
                (const_int 43 [0x2b])) [0 LMIC.bands[1].lastchnl+0 S1 A8])
        (subreg:QI (reg:SI 108) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:562 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 108)
        (nil)))
(insn 119 117 120 8 (set (reg:HI 110)
        (const_int 10 [0xa])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:563 45 {movhi_internal}
     (nil))
(insn 120 119 122 8 (set (mem/j/c:HI (plus:SI (reg/f:SI 95)
                (const_int 48 [0x30])) [0 LMIC.bands[2].txcap+0 S2 A32])
        (reg:HI 110)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:563 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 110)
        (nil)))
(insn 122 120 123 8 (set (reg:QI 112)
        (const_int 27 [0x1b])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:564 46 {movqi_internal}
     (nil))
(insn 123 122 124 8 (set (mem/j/c:QI (plus:SI (reg/f:SI 95)
                (const_int 50 [0x32])) [0 LMIC.bands[2].txpow+0 S1 A16])
        (reg:QI 112)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:564 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 112)
        (nil)))
(call_insn 124 123 125 8 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("radio_rand1") [flags 0x41]  <function_decl 0x140eef948 radio_rand1>) [0 radio_rand1 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:565 82 {call_value_internal}
     (nil)
    (nil))
(insn 125 124 128 8 (set (reg:SI 113)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:565 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 128 125 129 8 (set (reg:SI 115)
        (and:SI (reg:SI 113)
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:565 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 113)
        (nil)))
(insn 129 128 130 8 (set (mem/j/c:QI (plus:SI (reg/f:SI 95)
                (const_int 51 [0x33])) [0 LMIC.bands[2].lastchnl+0 S1 A8])
        (subreg:QI (reg:SI 115) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:565 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 115)
        (nil)))
(call_insn 130 129 131 8 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:568 82 {call_value_internal}
     (nil)
    (nil))
(insn 131 130 133 8 (set (reg:SI 53 [ D.6029 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:568 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 133 131 135 8 (set (mem/j/c:SI (plus:SI (reg/f:SI 95)
                (const_int 52 [0x34])) [0 LMIC.bands[2].avail+0 S4 A32])
        (reg:SI 53 [ D.6029 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:568 44 {movsi_internal}
     (nil))
(insn 135 133 137 8 (set (mem/j/c:SI (plus:SI (reg/f:SI 95)
                (const_int 44 [0x2c])) [0 LMIC.bands[1].avail+0 S4 A32])
        (reg:SI 53 [ D.6029 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:567 44 {movsi_internal}
     (nil))
(insn 137 135 0 8 (set (mem/j/c:SI (plus:SI (reg/f:SI 95)
                (const_int 36 [0x24])) [0 LMIC.bands[0].avail+0 S4 A32])
        (reg:SI 53 [ D.6029 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:566 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 95)
        (expr_list:REG_DEAD (reg:SI 53 [ D.6029 ])
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function initJoinLoop (initJoinLoop, funcdef_no=65, decl_uid=3686, cgraph_uid=65, symbol_order=73)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


initJoinLoop

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11]
;;  ref usage 	r0={6d} r1={1d,9u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,4u} r8={5d} r9={5d} r10={9d,6u} r11={7d,2u} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,4u} r17={1d,3u} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r44={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r49={1d,2u,1e} r50={1d,3u} r51={1d,2u,1e} r53={1d,1u} r56={1d,1u} r57={1d,1u} r58={1d,1u} r60={1d,1u} r62={1d,1u} r63={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,2u} r70={1d,1u} 
;;    total ref usage 222{169d,51u,2e} in 33{28 regular + 5 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 49 50 51 53 56 57 58 60 62 63 65 70
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 44 49 50 51 53 56 57 58 60 62 63 65 70
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u30(1){ }u31(7){ }u32(16){ }u33(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 66
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 66
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u38(1){ }u39(7){ }u40(16){ }u41(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 45 46 47 67
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 45 46 47 67
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u50(1){ }u51(7){ }u52(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


initJoinLoop

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11]
;;  ref usage 	r0={6d} r1={1d,9u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,4u} r8={5d} r9={5d} r10={9d,6u} r11={7d,2u} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,4u} r17={1d,3u} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r44={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r49={1d,2u,1e} r50={1d,3u} r51={1d,2u,1e} r53={1d,1u} r56={1d,1u} r57={1d,1u} r58={1d,1u} r60={1d,1u} r62={1d,1u} r63={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,2u} r70={1d,1u} 
;;    total ref usage 222{169d,51u,2e} in 33{28 regular + 5 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 49 50 51 53 56 57 58 60 62 63 65 70
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 5 2 6 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("radio_rand1") [flags 0x41]  <function_decl 0x140eef948 radio_rand1>) [0 radio_rand1 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:694 82 {call_value_internal}
     (nil)
    (nil))
(insn 6 5 8 2 (set (reg:SI 49)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:694 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 8 6 9 2 (set (reg/f:SI 50)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC62") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:694 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 9 8 11 2 (set (reg:SI 53)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC63") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:694 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int -1431655765 [0xffffffffaaaaaaab])
        (nil)))
(insn 11 9 13 2 (set (reg:SI 70 [+4 ])
        (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 49))
                    (zero_extend:DI (reg:SI 53)))
                (const_int 32 [0x20])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:694 8 {umulsi3_highpart}
     (expr_list:REG_DEAD (reg:SI 53)
        (nil)))
(insn 13 11 15 2 (set (reg:SI 51)
        (lshiftrt:SI (reg:SI 70 [+4 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:694 53 {lshrsi3}
     (expr_list:REG_DEAD (reg:SI 70 [+4 ])
        (expr_list:REG_EQUAL (udiv:SI (reg:SI 49)
                (const_int 3 [0x3]))
            (nil))))
(insn 15 13 16 2 (set (reg:SI 56)
        (ashift:SI (reg:SI 51)
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:694 51 {ashlsi3_internal}
     (nil))
(insn 16 15 17 2 (set (reg:SI 57)
        (plus:SI (reg:SI 56)
            (reg:SI 51))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:694 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 56)
        (expr_list:REG_DEAD (reg:SI 51)
            (expr_list:REG_EQUAL (mult:SI (reg:SI 51)
                    (const_int 3 [0x3]))
                (nil)))))
(insn 17 16 18 2 (set (reg:SI 58)
        (minus:SI (reg:SI 49)
            (reg:SI 57))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:694 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 57)
        (expr_list:REG_DEAD (reg:SI 49)
            (nil))))
(insn 18 17 20 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 50)
                (const_int 162 [0xa2])) [0 LMIC.txChnl+0 S1 A16])
        (subreg:QI (reg:SI 58) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:694 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 58)
        (nil)))
(insn 20 18 21 2 (set (reg:QI 60)
        (const_int 14 [0xe])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:695 46 {movqi_internal}
     (nil))
(insn 21 20 22 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 50)
                (const_int 175 [0xaf])) [0 LMIC.adrTxPow+0 S1 A8])
        (reg:QI 60)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:695 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 60)
        (nil)))
(insn 22 21 23 2 (set (reg:SI 11 a11)
        (const_int 5 [0x5])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:696 44 {movsi_internal}
     (nil))
(insn 23 22 24 2 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:696 44 {movsi_internal}
     (nil))
(call_insn 24 23 25 2 (call (mem:SI (symbol_ref:SI ("setDrJoin") [flags 0x3]  <function_decl 0x100b66e58 setDrJoin>) [0 setDrJoin S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:696 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 25 24 26 2 (set (reg:SI 10 a10)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:697 44 {movsi_internal}
     (nil))
(call_insn 26 25 28 2 (call (mem:SI (symbol_ref:SI ("initDefaultChannels") [flags 0x3]  <function_decl 0x100b7c288 initDefaultChannels>) [0 initDefaultChannels S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:697 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 28 26 29 2 (set (reg:SI 44 [ D.6039 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 50)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:698 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 50)
        (nil)))
(insn 29 28 30 2 (set (reg:SI 63)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC64") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:698 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 2048 [0x800])
        (nil)))
(insn 30 29 32 2 (set (reg:SI 62)
        (and:SI (reg:SI 44 [ D.6039 ])
            (reg:SI 63))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:698 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 63)
        (expr_list:REG_DEAD (reg:SI 44 [ D.6039 ])
            (nil))))
(insn 32 30 33 2 (set (reg:SI 65)
        (zero_extend:SI (subreg:HI (reg:SI 62) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:698 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 62)
        (nil)))
(jump_insn 33 32 34 2 (set (pc)
        (if_then_else (eq (reg:SI 65)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:698 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 65)
        (int_list:REG_BR_PROB 6102 (nil)))
 -> 39)
;;  succ:       3 [39.0%]  (FALLTHRU)
;;              4 [61.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 3, loop depth 0, count 0, freq 3898, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u30(1){ }u31(7){ }u32(16){ }u33(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 66
(note 34 33 35 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 3 (set (reg/f:SI 66)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC65") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:698 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(insn 36 35 37 3 (set (reg:SI 11 a11)
        (const_int 698 [0x2ba])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:698 44 {movsi_internal}
     (nil))
(insn 37 36 38 3 (set (reg:SI 10 a10)
        (reg/f:SI 66)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:698 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 66)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
            (nil))))
(call_insn 38 37 39 3 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:698 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u38(1){ }u39(7){ }u40(16){ }u41(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 45 46 47 67
(code_label 39 38 40 4 76 "" [1 uses])
(note 40 39 41 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 42 4 (set (reg/f:SI 67)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC62") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:699 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 42 41 43 4 (set (reg:SI 45 [ D.6040 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 67)
                (const_int 36 [0x24])) [0 LMIC.bands[0].avail+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:699 44 {movsi_internal}
     (nil))
(insn 43 42 44 4 (set (reg:SI 10 a10)
        (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:699 44 {movsi_internal}
     (nil))
(call_insn 44 43 45 4 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("rndDelay") [flags 0x3]  <function_decl 0x100b66ca8 rndDelay>) [0 rndDelay S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:699 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 45 44 46 4 (set (reg:SI 46 [ D.6040 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:699 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 46 45 48 4 (set (reg:SI 47 [ D.6040 ])
        (plus:SI (reg:SI 45 [ D.6040 ])
            (reg:SI 46 [ D.6040 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:699 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 46 [ D.6040 ])
        (expr_list:REG_DEAD (reg:SI 45 [ D.6040 ])
            (nil))))
(insn 48 46 0 4 (set (mem/j/c:SI (reg/f:SI 67) [0 LMIC.txend+0 S4 A32])
        (reg:SI 47 [ D.6040 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:699 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 67)
        (expr_list:REG_DEAD (reg:SI 47 [ D.6040 ])
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function aes_encrypt (aes_encrypt, funcdef_no=41, decl_uid=3450, cgraph_uid=41, symbol_order=42)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


aes_encrypt

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={3d} r1={1d,4u} r2={1d,1u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={2d} r9={2d} r10={4d,2u} r11={3d,1u} r12={3d,1u} r13={2d} r14={2d} r15={2d} r16={1d,2u} r17={1d,1u} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r43={1d,1u} r44={1d,1u} r45={1d,1u} r46={1d,1u} 
;;    total ref usage 91{72d,19u,0e} in 10{8 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 44 45 46
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 43 44 45 46
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u16(1){ }u17(7){ }u18(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


aes_encrypt

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={3d} r1={1d,4u} r2={1d,1u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={2d} r9={2d} r10={4d,2u} r11={3d,1u} r12={3d,1u} r13={2d} r14={2d} r15={2d} r16={1d,2u} r17={1d,1u} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r43={1d,1u} r44={1d,1u} r45={1d,1u} r46={1d,1u} 
;;    total ref usage 91{72d,19u,0e} in 10{8 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 44 45 46
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 43 [ pdu ])
        (reg:SI 2 a2 [ pdu ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:174 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ pdu ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 44 [ len ])
        (reg:SI 3 a3 [ len ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:174 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ len ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/f:SI 45)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC66") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:175 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
        (nil)))
(insn 8 7 9 2 (set (reg:SI 10 a10)
        (reg/f:SI 45)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:175 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 45)
        (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
            (nil))))
(call_insn 9 8 10 2 (call (mem:SI (symbol_ref:SI ("os_getDevKey") [flags 0x41]  <function_decl 0x140eefe58 os_getDevKey>) [0 os_getDevKey S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:175 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 10 9 11 2 (set (reg:SI 46 [ D.6041 ])
        (and:SI (reg/v:SI 44 [ len ])
            (const_int 65535 [0xffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:176 30 {andsi3}
     (expr_list:REG_DEAD (reg/v:SI 44 [ len ])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 12 a12)
        (reg:SI 46 [ D.6041 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:176 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 46 [ D.6041 ])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 43 [ pdu ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:176 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 43 [ pdu ])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:176 44 {movsi_internal}
     (nil))
(call_insn 14 13 0 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_aes") [flags 0x41]  <function_decl 0x100ae0a20 os_aes>) [0 os_aes S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:176 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function getSf (getSf, funcdef_no=7, decl_uid=3046, cgraph_uid=7, symbol_order=7)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


getSf

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r45={1d,1u} r46={1d,1u} r49={1d,1u} r50={1d,1u} 
;;    total ref usage 29{15d,14u,0e} in 6{6 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 45 46 49 50
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 45 46 49 50
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u10(1){ }u11(2){ }u12(7){ }u13(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


getSf

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r45={1d,1u} r46={1d,1u} r49={1d,1u} r50={1d,1u} 
;;    total ref usage 29{15d,14u,0e} in 6{6 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 45 46 49 50
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg:SI 46 [ params ])
        (reg:SI 2 a2 [ params ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:347 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ params ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 45 [ params ])
        (zero_extend:SI (subreg:HI (reg:SI 46 [ params ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:347 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 46 [ params ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg:SI 49)
        (and:SI (reg/v:SI 45 [ params ])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:347 30 {andsi3}
     (expr_list:REG_DEAD (reg/v:SI 45 [ params ])
        (nil)))
(insn 9 8 14 2 (set (reg:SI 50)
        (zero_extend:SI (subreg:QI (reg:SI 49) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:347 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 49)
        (nil)))
(insn 14 9 15 2 (set (reg/i:SI 2 a2)
        (reg:SI 50)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:347 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 50)
        (nil)))
(insn 15 14 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:347 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function setSf (setSf, funcdef_no=8, decl_uid=3050, cgraph_uid=8, symbol_order=8)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


setSf

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r48={1d,1u,1e} r49={1d,1u} r50={1d,1u} r51={1d,1u} r53={1d,1u} r55={1d,1u} r58={1d,1u} r59={1d,1u} 
;;    total ref usage 39{19d,19u,1e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 48 49 50 51 53 55 58 59
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 48 49 50 51 53 55 58 59
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u16(1){ }u17(2){ }u18(7){ }u19(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


setSf

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r48={1d,1u,1e} r49={1d,1u} r50={1d,1u} r51={1d,1u} r53={1d,1u} r55={1d,1u} r58={1d,1u} r59={1d,1u} 
;;    total ref usage 39{19d,19u,1e} in 10{10 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 48 49 50 51 53 55 58 59
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 4 2 (set (reg:SI 49 [ params ])
        (reg:SI 2 a2 [ params ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:348 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ params ])
        (nil)))
(insn 4 2 3 2 (set (reg:SI 51 [ sf ])
        (reg:SI 3 a3 [ sf ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:348 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ sf ])
        (nil)))
(insn 3 4 5 2 (set (reg/v:SI 48 [ params ])
        (zero_extend:SI (subreg:HI (reg:SI 49 [ params ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:348 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 49 [ params ])
        (nil)))
(insn 5 3 6 2 (set (reg/v:SI 50 [ sf ])
        (zero_extend:SI (subreg:QI (reg:SI 51 [ sf ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:348 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 51 [ sf ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 11 2 (set (reg:HI 53)
        (const_int -8 [0xfffffffffffffff8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:348 45 {movhi_internal}
     (nil))
(insn 11 9 14 2 (set (reg:SI 55)
        (and:SI (reg/v:SI 48 [ params ])
            (subreg:SI (reg:HI 53) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:348 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 53)
        (expr_list:REG_DEAD (reg/v:SI 48 [ params ])
            (expr_list:REG_EQUAL (and:SI (reg/v:SI 48 [ params ])
                    (const_int -8 [0xfffffffffffffff8]))
                (nil)))))
(insn 14 11 15 2 (set (reg:SI 58)
        (ior:SI (reg:SI 55)
            (reg/v:SI 50 [ sf ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:348 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 55)
        (expr_list:REG_DEAD (reg/v:SI 50 [ sf ])
            (nil))))
(insn 15 14 20 2 (set (reg:SI 59)
        (zero_extend:SI (subreg:HI (reg:SI 58) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:348 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 58)
        (nil)))
(insn 20 15 21 2 (set (reg/i:SI 2 a2)
        (reg:SI 59)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:348 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 59)
        (nil)))
(insn 21 20 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:348 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function getBw (getBw, funcdef_no=9, decl_uid=3053, cgraph_uid=9, symbol_order=9)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


getBw

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r46={1d,1u} r47={1d,1u} r49={1d,1u} r51={1d,1u} r52={1d,1u} 
;;    total ref usage 31{16d,15u,0e} in 7{7 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 46 47 49 51 52
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 46 47 49 51 52
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u11(1){ }u12(2){ }u13(7){ }u14(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


getBw

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r46={1d,1u} r47={1d,1u} r49={1d,1u} r51={1d,1u} r52={1d,1u} 
;;    total ref usage 31{16d,15u,0e} in 7{7 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 46 47 49 51 52
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg:SI 47 [ params ])
        (reg:SI 2 a2 [ params ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:349 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ params ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 46 [ params ])
        (zero_extend:SI (subreg:HI (reg:SI 47 [ params ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:349 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 47 [ params ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 9 2 (set (reg:SI 49)
        (lshiftrt:SI (reg/v:SI 46 [ params ])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:349 53 {lshrsi3}
     (expr_list:REG_DEAD (reg/v:SI 46 [ params ])
        (nil)))
(insn 9 7 10 2 (set (reg:SI 51)
        (and:SI (reg:SI 49)
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:349 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 49)
        (nil)))
(insn 10 9 15 2 (set (reg:SI 52)
        (zero_extend:SI (subreg:QI (reg:SI 51) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:349 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 51)
        (nil)))
(insn 15 10 16 2 (set (reg/i:SI 2 a2)
        (reg:SI 52)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:349 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 52)
        (nil)))
(insn 16 15 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:349 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function setBw (setBw, funcdef_no=10, decl_uid=3057, cgraph_uid=10, symbol_order=10)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


setBw

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r45={1d,1u} r50={1d,1u,1e} r51={1d,1u} r52={1d,1u} r53={1d,1u} r55={1d,1u} r57={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 41{20d,20u,1e} in 11{11 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 45 50 51 52 53 55 57 60 61
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 45 50 51 52 53 55 57 60 61
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u17(1){ }u18(2){ }u19(7){ }u20(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


setBw

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r45={1d,1u} r50={1d,1u,1e} r51={1d,1u} r52={1d,1u} r53={1d,1u} r55={1d,1u} r57={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 41{20d,20u,1e} in 11{11 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 45 50 51 52 53 55 57 60 61
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 4 2 (set (reg:SI 51 [ params ])
        (reg:SI 2 a2 [ params ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:350 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ params ])
        (nil)))
(insn 4 2 3 2 (set (reg:SI 53 [ cr ])
        (reg:SI 3 a3 [ cr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:350 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ cr ])
        (nil)))
(insn 3 4 5 2 (set (reg/v:SI 50 [ params ])
        (zero_extend:SI (subreg:HI (reg:SI 51 [ params ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:350 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 51 [ params ])
        (nil)))
(insn 5 3 6 2 (set (reg/v:SI 52 [ cr ])
        (zero_extend:SI (subreg:QI (reg:SI 53 [ cr ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:350 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 53 [ cr ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg:SI 45 [ D.6054 ])
        (ashift:SI (reg/v:SI 52 [ cr ])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:350 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg/v:SI 52 [ cr ])
        (nil)))
(insn 10 9 12 2 (set (reg:HI 55)
        (const_int -25 [0xffffffffffffffe7])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:350 45 {movhi_internal}
     (nil))
(insn 12 10 15 2 (set (reg:SI 57)
        (and:SI (reg/v:SI 50 [ params ])
            (subreg:SI (reg:HI 55) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:350 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 55)
        (expr_list:REG_DEAD (reg/v:SI 50 [ params ])
            (expr_list:REG_EQUAL (and:SI (reg/v:SI 50 [ params ])
                    (const_int -25 [0xffffffffffffffe7]))
                (nil)))))
(insn 15 12 16 2 (set (reg:SI 60)
        (ior:SI (reg:SI 57)
            (reg:SI 45 [ D.6054 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:350 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 57)
        (expr_list:REG_DEAD (reg:SI 45 [ D.6054 ])
            (nil))))
(insn 16 15 21 2 (set (reg:SI 61)
        (zero_extend:SI (subreg:HI (reg:SI 60) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:350 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 60)
        (nil)))
(insn 21 16 22 2 (set (reg/i:SI 2 a2)
        (reg:SI 61)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:350 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 61)
        (nil)))
(insn 22 21 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:350 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function getCr (getCr, funcdef_no=11, decl_uid=3060, cgraph_uid=11, symbol_order=11)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


getCr

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r46={1d,1u} r47={1d,1u} r49={1d,1u} r51={1d,1u} r52={1d,1u} 
;;    total ref usage 31{16d,15u,0e} in 7{7 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 46 47 49 51 52
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 46 47 49 51 52
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u11(1){ }u12(2){ }u13(7){ }u14(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


getCr

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r46={1d,1u} r47={1d,1u} r49={1d,1u} r51={1d,1u} r52={1d,1u} 
;;    total ref usage 31{16d,15u,0e} in 7{7 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 46 47 49 51 52
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg:SI 47 [ params ])
        (reg:SI 2 a2 [ params ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:351 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ params ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 46 [ params ])
        (zero_extend:SI (subreg:HI (reg:SI 47 [ params ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:351 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 47 [ params ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 9 2 (set (reg:SI 49)
        (lshiftrt:SI (reg/v:SI 46 [ params ])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:351 53 {lshrsi3}
     (expr_list:REG_DEAD (reg/v:SI 46 [ params ])
        (nil)))
(insn 9 7 10 2 (set (reg:SI 51)
        (and:SI (reg:SI 49)
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:351 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 49)
        (nil)))
(insn 10 9 15 2 (set (reg:SI 52)
        (zero_extend:SI (subreg:QI (reg:SI 51) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:351 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 51)
        (nil)))
(insn 15 10 16 2 (set (reg/i:SI 2 a2)
        (reg:SI 52)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:351 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 52)
        (nil)))
(insn 16 15 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:351 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function setCr (setCr, funcdef_no=12, decl_uid=3064, cgraph_uid=12, symbol_order=12)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


setCr

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r45={1d,1u} r50={1d,1u,1e} r51={1d,1u} r52={1d,1u} r53={1d,1u} r55={1d,1u} r57={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 41{20d,20u,1e} in 11{11 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 45 50 51 52 53 55 57 60 61
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 45 50 51 52 53 55 57 60 61
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u17(1){ }u18(2){ }u19(7){ }u20(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


setCr

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r45={1d,1u} r50={1d,1u,1e} r51={1d,1u} r52={1d,1u} r53={1d,1u} r55={1d,1u} r57={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 41{20d,20u,1e} in 11{11 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 45 50 51 52 53 55 57 60 61
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 4 2 (set (reg:SI 51 [ params ])
        (reg:SI 2 a2 [ params ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ params ])
        (nil)))
(insn 4 2 3 2 (set (reg:SI 53 [ cr ])
        (reg:SI 3 a3 [ cr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ cr ])
        (nil)))
(insn 3 4 5 2 (set (reg/v:SI 50 [ params ])
        (zero_extend:SI (subreg:HI (reg:SI 51 [ params ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 51 [ params ])
        (nil)))
(insn 5 3 6 2 (set (reg/v:SI 52 [ cr ])
        (zero_extend:SI (subreg:QI (reg:SI 53 [ cr ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 53 [ cr ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg:SI 45 [ D.6063 ])
        (ashift:SI (reg/v:SI 52 [ cr ])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg/v:SI 52 [ cr ])
        (nil)))
(insn 10 9 12 2 (set (reg:HI 55)
        (const_int -97 [0xffffffffffffff9f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 45 {movhi_internal}
     (nil))
(insn 12 10 15 2 (set (reg:SI 57)
        (and:SI (reg/v:SI 50 [ params ])
            (subreg:SI (reg:HI 55) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 55)
        (expr_list:REG_DEAD (reg/v:SI 50 [ params ])
            (expr_list:REG_EQUAL (and:SI (reg/v:SI 50 [ params ])
                    (const_int -97 [0xffffffffffffff9f]))
                (nil)))))
(insn 15 12 16 2 (set (reg:SI 60)
        (ior:SI (reg:SI 57)
            (reg:SI 45 [ D.6063 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 57)
        (expr_list:REG_DEAD (reg:SI 45 [ D.6063 ])
            (nil))))
(insn 16 15 21 2 (set (reg:SI 61)
        (zero_extend:SI (subreg:HI (reg:SI 60) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 60)
        (nil)))
(insn 21 16 22 2 (set (reg/i:SI 2 a2)
        (reg:SI 61)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 61)
        (nil)))
(insn 22 21 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function getNocrc (getNocrc, funcdef_no=13, decl_uid=3067, cgraph_uid=13, symbol_order=13)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


getNocrc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} r49={1d,1u} r50={1d,1u} 
;;    total ref usage 33{17d,16u,0e} in 8{8 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 42 46 47 48 49 50
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 42 46 47 48 49 50
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u12(1){ }u13(2){ }u14(7){ }u15(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


getNocrc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} r49={1d,1u} r50={1d,1u} 
;;    total ref usage 33{17d,16u,0e} in 8{8 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 42 46 47 48 49 50
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg:SI 47 [ params ])
        (reg:SI 2 a2 [ params ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:353 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ params ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 46 [ params ])
        (zero_extend:SI (subreg:HI (reg:SI 47 [ params ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:353 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 47 [ params ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:SI 48)
        (lshiftrt:SI (reg/v:SI 46 [ params ])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:353 53 {lshrsi3}
     (expr_list:REG_DEAD (reg/v:SI 46 [ params ])
        (nil)))
(insn 8 7 9 2 (set (reg:SI 42 [ D.6067 ])
        (zero_extend:SI (subreg:HI (reg:SI 48) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:353 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 48)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 50)
        (and:SI (reg:SI 42 [ D.6067 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:353 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6067 ])
        (nil)))
(insn 10 9 15 2 (set (reg:SI 49 [ D.6068 ])
        (zero_extend:SI (subreg:HI (reg:SI 50) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:353 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 50)
        (nil)))
(insn 15 10 16 2 (set (reg/i:SI 2 a2)
        (reg:SI 49 [ D.6068 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:353 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 49 [ D.6068 ])
        (nil)))
(insn 16 15 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:353 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function setNocrc (setNocrc, funcdef_no=14, decl_uid=3071, cgraph_uid=14, symbol_order=14)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


setNocrc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r44={1d,1u} r49={1d,1u,1e} r50={1d,1u} r51={1d,1u} r53={1d,1u} r55={1d,1u} r58={1d,1u} r59={1d,1u} 
;;    total ref usage 39{19d,19u,1e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 44 49 50 51 53 55 58 59
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 44 49 50 51 53 55 58 59
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u16(1){ }u17(2){ }u18(7){ }u19(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


setNocrc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r44={1d,1u} r49={1d,1u,1e} r50={1d,1u} r51={1d,1u} r53={1d,1u} r55={1d,1u} r58={1d,1u} r59={1d,1u} 
;;    total ref usage 39{19d,19u,1e} in 10{10 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 44 49 50 51 53 55 58 59
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 4 2 (set (reg:SI 50 [ params ])
        (reg:SI 2 a2 [ params ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ params ])
        (nil)))
(insn 4 2 3 2 (set (reg/v:SI 51 [ nocrc ])
        (reg:SI 3 a3 [ nocrc ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ nocrc ])
        (nil)))
(insn 3 4 5 2 (set (reg/v:SI 49 [ params ])
        (zero_extend:SI (subreg:HI (reg:SI 50 [ params ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 50 [ params ])
        (nil)))
(note 5 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg:SI 44 [ D.6071 ])
        (ashift:SI (reg/v:SI 51 [ nocrc ])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg/v:SI 51 [ nocrc ])
        (nil)))
(insn 9 8 11 2 (set (reg:HI 53)
        (const_int -129 [0xffffffffffffff7f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 45 {movhi_internal}
     (nil))
(insn 11 9 14 2 (set (reg:SI 55)
        (and:SI (reg/v:SI 49 [ params ])
            (subreg:SI (reg:HI 53) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 53)
        (expr_list:REG_DEAD (reg/v:SI 49 [ params ])
            (expr_list:REG_EQUAL (and:SI (reg/v:SI 49 [ params ])
                    (const_int -129 [0xffffffffffffff7f]))
                (nil)))))
(insn 14 11 15 2 (set (reg:SI 58)
        (ior:SI (reg:SI 55)
            (reg:SI 44 [ D.6071 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 55)
        (expr_list:REG_DEAD (reg:SI 44 [ D.6071 ])
            (nil))))
(insn 15 14 20 2 (set (reg:SI 59)
        (zero_extend:SI (subreg:HI (reg:SI 58) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 58)
        (nil)))
(insn 20 15 21 2 (set (reg/i:SI 2 a2)
        (reg:SI 59)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 59)
        (nil)))
(insn 21 20 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function getIh (getIh, funcdef_no=15, decl_uid=3074, cgraph_uid=15, symbol_order=15)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


getIh

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} 
;;    total ref usage 29{15d,14u,0e} in 6{6 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 42 45 46 47
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 42 45 46 47
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u10(1){ }u11(2){ }u12(7){ }u13(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


getIh

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} 
;;    total ref usage 29{15d,14u,0e} in 6{6 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 42 45 46 47
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg:SI 46 [ params ])
        (reg:SI 2 a2 [ params ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:355 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ params ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 45 [ params ])
        (zero_extend:SI (subreg:HI (reg:SI 46 [ params ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:355 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 46 [ params ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:SI 47)
        (lshiftrt:SI (reg/v:SI 45 [ params ])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:355 53 {lshrsi3}
     (expr_list:REG_DEAD (reg/v:SI 45 [ params ])
        (nil)))
(insn 8 7 14 2 (set (reg:SI 42 [ D.6074 ])
        (zero_extend:SI (subreg:HI (reg:SI 47) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:355 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 47)
        (nil)))
(insn 14 8 15 2 (set (reg/i:SI 2 a2)
        (reg:SI 42 [ D.6074 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:355 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6074 ])
        (nil)))
(insn 15 14 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:355 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function setIh (setIh, funcdef_no=16, decl_uid=3078, cgraph_uid=16, symbol_order=16)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


setIh

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r44={1d,1u} r49={1d,1u} r50={1d,1u} r51={1d,1u} r54={1d,1u} r57={1d,1u} r58={1d,1u} 
;;    total ref usage 36{18d,18u,0e} in 9{9 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 44 49 50 51 54 57 58
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 44 49 50 51 54 57 58
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u14(1){ }u15(2){ }u16(7){ }u17(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


setIh

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r44={1d,1u} r49={1d,1u} r50={1d,1u} r51={1d,1u} r54={1d,1u} r57={1d,1u} r58={1d,1u} 
;;    total ref usage 36{18d,18u,0e} in 9{9 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 44 49 50 51 54 57 58
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 4 2 (set (reg:SI 50 [ params ])
        (reg:SI 2 a2 [ params ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:356 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ params ])
        (nil)))
(insn 4 2 3 2 (set (reg/v:SI 51 [ ih ])
        (reg:SI 3 a3 [ ih ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:356 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ ih ])
        (nil)))
(insn 3 4 5 2 (set (reg/v:SI 49 [ params ])
        (zero_extend:SI (subreg:HI (reg:SI 50 [ params ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:356 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 50 [ params ])
        (nil)))
(note 5 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 10 2 (set (reg:SI 44 [ D.6078 ])
        (ashift:SI (reg/v:SI 51 [ ih ])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:356 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg/v:SI 51 [ ih ])
        (nil)))
(insn 10 8 13 2 (set (reg:SI 54)
        (and:SI (reg/v:SI 49 [ params ])
            (const_int 255 [0xff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:356 30 {andsi3}
     (expr_list:REG_DEAD (reg/v:SI 49 [ params ])
        (nil)))
(insn 13 10 14 2 (set (reg:SI 57)
        (ior:SI (reg:SI 54)
            (reg:SI 44 [ D.6078 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:356 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 54)
        (expr_list:REG_DEAD (reg:SI 44 [ D.6078 ])
            (nil))))
(insn 14 13 19 2 (set (reg:SI 58)
        (zero_extend:SI (subreg:HI (reg:SI 57) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:356 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 57)
        (nil)))
(insn 19 14 20 2 (set (reg/i:SI 2 a2)
        (reg:SI 58)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:356 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 58)
        (nil)))
(insn 20 19 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:356 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function makeRps (makeRps, funcdef_no=17, decl_uid=3085, cgraph_uid=17, symbol_order=17)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


makeRps

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3] 4[a4] 5[a5] 6[a6]
;;  ref usage 	r0={1d} r1={1d,5u} r2={2d,3u} r3={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d,1u} r7={1d,5u} r16={1d,5u} r17={1d,4u} r42={2d,1u} r45={1d,1u} r49={1d,1u} r51={1d,1u} r53={1d,1u} r58={1d,1u} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r68={1d,1u} r71={1d,1u} r73={1d,1u} r76={1d,1u} r77={1d,1u} 
;;    total ref usage 74{30d,44u,0e} in 22{22 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 49 51 58 59 60 61 62 63 64 65 68 71
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 45 49 51 58 59 60 61 62 63 64 65 68 71
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 64
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 64

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(1){ }u21(7){ }u22(16){ }u23(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 64
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 51 64
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 51 64

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(1){ }u25(7){ }u26(16){ }u27(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 64
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 51 64
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 51 64

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(1){ }u29(7){ }u30(16){ }u31(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 51 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 51 64
;; lr  def 	 2 [a2] 53 73 76 77
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 51 64
;; live  gen 	 2 [a2] 53 73 76 77
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u40(1){ }u41(2){ }u42(7){ }u43(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


makeRps

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3] 4[a4] 5[a5] 6[a6]
;;  ref usage 	r0={1d} r1={1d,5u} r2={2d,3u} r3={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d,1u} r7={1d,5u} r16={1d,5u} r17={1d,4u} r42={2d,1u} r45={1d,1u} r49={1d,1u} r51={1d,1u} r53={1d,1u} r58={1d,1u} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r68={1d,1u} r71={1d,1u} r73={1d,1u} r76={1d,1u} r77={1d,1u} 
;;    total ref usage 74{30d,44u,0e} in 22{22 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 49 51 58 59 60 61 62 63 64 65 68 71
(note 13 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 13 4 2 (set (reg:SI 59 [ sf ])
        (reg:SI 2 a2 [ sf ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:357 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ sf ])
        (nil)))
(insn 4 2 6 2 (set (reg:SI 61 [ bw ])
        (reg:SI 3 a3 [ bw ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:357 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ bw ])
        (nil)))
(insn 6 4 8 2 (set (reg:SI 63 [ cr ])
        (reg:SI 4 a4 [ cr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:357 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 a4 [ cr ])
        (nil)))
(insn 8 6 9 2 (set (reg/v:SI 64 [ ih ])
        (reg:SI 5 a5 [ ih ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:357 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 a5 [ ih ])
        (nil)))
(insn 9 8 3 2 (set (reg/v:SI 65 [ nocrc ])
        (reg:SI 6 a6 [ nocrc ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:357 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 6 a6 [ nocrc ])
        (nil)))
(insn 3 9 5 2 (set (reg/v:SI 58 [ sf ])
        (zero_extend:SI (subreg:QI (reg:SI 59 [ sf ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:357 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 59 [ sf ])
        (nil)))
(insn 5 3 7 2 (set (reg/v:SI 60 [ bw ])
        (zero_extend:SI (subreg:QI (reg:SI 61 [ bw ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:357 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 61 [ bw ])
        (nil)))
(insn 7 5 10 2 (set (reg/v:SI 62 [ cr ])
        (zero_extend:SI (subreg:QI (reg:SI 63 [ cr ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:357 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 63 [ cr ])
        (nil)))
(note 10 7 15 2 NOTE_INSN_FUNCTION_BEG)
(insn 15 10 16 2 (set (reg:SI 45 [ D.6082 ])
        (ashift:SI (reg/v:SI 60 [ bw ])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ bw ])
        (nil)))
(insn 16 15 19 2 (set (reg:SI 49 [ D.6082 ])
        (ashift:SI (reg/v:SI 62 [ cr ])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg/v:SI 62 [ cr ])
        (nil)))
(insn 19 16 22 2 (set (reg:SI 68)
        (ior:SI (reg/v:SI 58 [ sf ])
            (reg:SI 45 [ D.6082 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 31 {iorsi3}
     (expr_list:REG_DEAD (reg/v:SI 58 [ sf ])
        (expr_list:REG_DEAD (reg:SI 45 [ D.6082 ])
            (nil))))
(insn 22 19 23 2 (set (reg:SI 71)
        (ior:SI (reg:SI 68)
            (reg:SI 49 [ D.6082 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 68)
        (expr_list:REG_DEAD (reg:SI 49 [ D.6082 ])
            (nil))))
(insn 23 22 24 2 (set (reg:SI 51 [ D.6081 ])
        (sign_extend:SI (subreg:HI (reg:SI 71) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 35 {extendhisi2_internal}
     (expr_list:REG_DEAD (reg:SI 71)
        (nil)))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (eq (reg/v:SI 65 [ nocrc ])
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 56 {*btrue}
     (expr_list:REG_DEAD (reg/v:SI 65 [ nocrc ])
        (int_list:REG_BR_PROB 6100 (nil)))
 -> 44)
;;  succ:       3 [39.0%]  (FALLTHRU)
;;              4 [61.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 64

;; basic block 3, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(1){ }u21(7){ }u22(16){ }u23(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(note 25 24 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 25 44 3 (set (reg:SI 42 [ D.6081 ])
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 44 {movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 51 64

;; basic block 4, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(1){ }u25(7){ }u26(16){ }u27(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 44 11 43 4 90 "" [1 uses])
(note 43 44 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 12 43 26 4 (set (reg:SI 42 [ D.6081 ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 44 {movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 51 64

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(1){ }u29(7){ }u30(16){ }u31(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 51 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 51 64
;; lr  def 	 2 [a2] 53 73 76 77
(code_label 26 12 27 5 89 "" [0 uses])
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 5 (set (reg:SI 53 [ D.6082 ])
        (ashift:SI (reg/v:SI 64 [ ih ])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ ih ])
        (nil)))
(insn 29 28 32 5 (set (reg:SI 73)
        (ior:SI (reg:SI 42 [ D.6081 ])
            (reg:SI 51 [ D.6081 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 51 [ D.6081 ])
        (expr_list:REG_DEAD (reg:SI 42 [ D.6081 ])
            (nil))))
(insn 32 29 33 5 (set (reg:SI 76)
        (ior:SI (reg:SI 73)
            (reg:SI 53 [ D.6082 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 73)
        (expr_list:REG_DEAD (reg:SI 53 [ D.6082 ])
            (nil))))
(insn 33 32 38 5 (set (reg:SI 77)
        (zero_extend:SI (subreg:HI (reg:SI 76) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 76)
        (nil)))
(insn 38 33 39 5 (set (reg/i:SI 2 a2)
        (reg:SI 77)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:359 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 77)
        (nil)))
(insn 39 38 0 5 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:359 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function sameSfBw (sameSfBw, funcdef_no=18, decl_uid=3089, cgraph_uid=18, symbol_order=18)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


sameSfBw

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,1u} r43={1d,1u} r47={1d,1u} r48={1d,1u} r49={1d,1u} r50={1d,1u} r51={1d,1u} r52={1d,1u} r54={1d,1u,1e} r55={1d,1u} r56={1d,1u} r57={1d,1u} 
;;    total ref usage 47{23d,23u,1e} in 14{14 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 42 43 47 48 49 50 51 52 54 55 56 57
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 42 43 47 48 49 50 51 52 54 55 56 57
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u20(1){ }u21(2){ }u22(7){ }u23(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


sameSfBw

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,1u} r43={1d,1u} r47={1d,1u} r48={1d,1u} r49={1d,1u} r50={1d,1u} r51={1d,1u} r52={1d,1u} r54={1d,1u,1e} r55={1d,1u} r56={1d,1u} r57={1d,1u} 
;;    total ref usage 47{23d,23u,1e} in 14{14 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 42 43 47 48 49 50 51 52 54 55 56 57
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 4 2 (set (reg:SI 48 [ r1 ])
        (reg:SI 2 a2 [ r1 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ r1 ])
        (nil)))
(insn 4 2 3 2 (set (reg:SI 50 [ r2 ])
        (reg:SI 3 a3 [ r2 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ r2 ])
        (nil)))
(insn 3 4 5 2 (set (reg/v:SI 47 [ r1 ])
        (zero_extend:SI (subreg:HI (reg:SI 48 [ r1 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 48 [ r1 ])
        (nil)))
(insn 5 3 6 2 (set (reg/v:SI 49 [ r2 ])
        (zero_extend:SI (subreg:HI (reg:SI 50 [ r2 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 50 [ r2 ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg:SI 51)
        (xor:SI (reg/v:SI 47 [ r1 ])
            (reg/v:SI 49 [ r2 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 32 {xorsi3}
     (expr_list:REG_DEAD (reg/v:SI 49 [ r2 ])
        (expr_list:REG_DEAD (reg/v:SI 47 [ r1 ])
            (nil))))
(insn 10 9 11 2 (set (reg:SI 42 [ D.6087 ])
        (zero_extend:SI (subreg:HI (reg:SI 51) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 51)
        (nil)))
(insn 11 10 12 2 (set (reg:SI 52)
        (and:SI (reg:SI 42 [ D.6087 ])
            (const_int 31 [0x1f]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6087 ])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 54)
        (zero_extend:SI (subreg:HI (reg:SI 52) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 52)
        (nil)))
(insn 13 12 14 2 (set (reg:SI 56)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 44 {movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:SI 57)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 44 {movsi_internal}
     (nil))
(insn 15 14 17 2 (set (reg:SI 55)
        (if_then_else:SI (eq (reg:SI 54)
                (const_int 0 [0]))
            (reg:SI 56)
            (reg:SI 57))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 57)
        (expr_list:REG_DEAD (reg:SI 56)
            (expr_list:REG_DEAD (reg:SI 54)
                (expr_list:REG_EQUAL (eq:SI (reg:SI 54)
                        (const_int 0 [0]))
                    (nil))))))
(insn 17 15 23 2 (set (reg:SI 43 [ D.6088 ])
        (zero_extend:SI (subreg:QI (reg:SI 55) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 55)
        (nil)))
(insn 23 17 24 2 (set (reg/i:SI 2 a2)
        (reg:SI 43 [ D.6088 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 43 [ D.6088 ])
        (nil)))
(insn 24 23 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function updr2rps (updr2rps, funcdef_no=19, decl_uid=3093, cgraph_uid=19, symbol_order=19)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


updr2rps

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r43={1d,2u} r45={1d,1u} r47={1d,1u} r49={1d,1u} r50={1d,1u} r51={1d,1u} 
;;    total ref usage 34{17d,17u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 43 45 47 49 50 51
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 43 45 47 49 50 51
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u13(1){ }u14(2){ }u15(7){ }u16(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


updr2rps

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r43={1d,2u} r45={1d,1u} r47={1d,1u} r49={1d,1u} r50={1d,1u} r51={1d,1u} 
;;    total ref usage 34{17d,17u,0e} in 10{10 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 43 45 47 49 50 51
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg:SI 50 [ dr ])
        (reg:SI 2 a2 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ dr ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 49 [ dr ])
        (zero_extend:SI (subreg:QI (reg:SI 50 [ dr ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 50 [ dr ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 9 2 (set (reg:SI 43 [ D.6092 ])
        (plus:SI (reg/v:SI 49 [ dr ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 49 [ dr ])
        (nil)))
(debug_insn 9 7 10 2 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI index (reg:SI 43 [ D.6092 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 51)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC67") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 12 11 13 2 (set (reg/f:SI 45 [ D.6094 ])
        (plus:SI (reg:SI 43 [ D.6092 ])
            (reg/f:SI 51))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 51)
        (expr_list:REG_DEAD (reg:SI 43 [ D.6092 ])
            (nil))))
(insn 13 12 20 2 (set (reg:SI 47 [ D.6096 ])
        (zero_extend:SI (mem:QI (reg/f:SI 45 [ D.6094 ]) [0 *_6+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 45 [ D.6094 ])
        (nil)))
(insn 20 13 21 2 (set (reg/i:SI 2 a2)
        (reg:SI 47 [ D.6096 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 47 [ D.6096 ])
        (nil)))
(insn 21 20 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function dndr2rps (dndr2rps, funcdef_no=20, decl_uid=3096, cgraph_uid=20, symbol_order=20)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


dndr2rps

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r45={1d,1u} r47={1d,2u} r49={1d,1u} r50={1d,2u,1e} r52={1d,2u} r53={1d,1u} r54={1d,1u} r55={1d,1u} r57={1d,1u,1e} r58={1d,1u} r60={1d,1u} 
;;    total ref usage 48{22d,24u,2e} in 18{18 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 45 47 49 50 52 53 54 55 57 58 60
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 45 47 49 50 52 53 54 55 57 58 60
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u22(1){ }u23(2){ }u24(7){ }u25(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


dndr2rps

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r45={1d,1u} r47={1d,2u} r49={1d,1u} r50={1d,2u,1e} r52={1d,2u} r53={1d,1u} r54={1d,1u} r55={1d,1u} r57={1d,1u,1e} r58={1d,1u} r60={1d,1u} 
;;    total ref usage 48{22d,24u,2e} in 18{18 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 45 47 49 50 52 53 54 55 57 58 60
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg:SI 53 [ dr ])
        (reg:SI 2 a2 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:366 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ dr ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 52 [ dr ])
        (zero_extend:SI (subreg:QI (reg:SI 53 [ dr ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:366 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 53 [ dr ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (var_location:QI dr (subreg:QI (reg/v:SI 52 [ dr ]) 0)) -1
     (nil))
(insn 8 7 10 2 (set (reg:SI 47 [ D.6100 ])
        (plus:SI (reg/v:SI 52 [ dr ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 52 [ dr ])
        (nil)))
(debug_insn 10 8 11 2 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI index (reg:SI 47 [ D.6100 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(insn 12 11 13 2 (set (reg/f:SI 54)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC68") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 13 12 14 2 (set (reg/f:SI 49 [ D.6102 ])
        (plus:SI (reg:SI 47 [ D.6100 ])
            (reg/f:SI 54))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 54)
        (expr_list:REG_DEAD (reg:SI 47 [ D.6100 ])
            (nil))))
(insn 14 13 15 2 (set (reg:SI 50 [ D.6103 ])
        (zero_extend:SI (mem:QI (reg/f:SI 49 [ D.6102 ]) [0 *_10+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 49 [ D.6102 ])
        (nil)))
(debug_insn 15 14 16 2 (var_location:HI params (zero_extend:HI (subreg:QI (reg:SI 50 [ D.6103 ]) 0))) -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI nocrc (const_int 1 [0x1])) -1
     (nil))
(insn 17 16 19 2 (set (reg:HI 55)
        (const_int -129 [0xffffffffffffff7f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 45 {movhi_internal}
     (nil))
(insn 19 17 20 2 (set (reg:SI 57)
        (and:SI (reg:SI 50 [ D.6103 ])
            (subreg:SI (reg:HI 55) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 55)
        (expr_list:REG_DEAD (reg:SI 50 [ D.6103 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 50 [ D.6103 ])
                    (const_int -129 [0xffffffffffffff7f]))
                (nil)))))
(insn 20 19 22 2 (set (reg:HI 58)
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 45 {movhi_internal}
     (nil))
(insn 22 20 23 2 (set (reg:SI 60)
        (ior:SI (reg:SI 57)
            (subreg:SI (reg:HI 58) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 31 {iorsi3}
     (expr_list:REG_DEAD (reg:HI 58)
        (expr_list:REG_DEAD (reg:SI 57)
            (expr_list:REG_EQUAL (ior:SI (reg:SI 57)
                    (const_int 128 [0x80]))
                (nil)))))
(insn 23 22 28 2 (set (reg:SI 45 [ D.6099 ])
        (zero_extend:SI (subreg:HI (reg:SI 60) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 60)
        (nil)))
(insn 28 23 29 2 (set (reg/i:SI 2 a2)
        (reg:SI 45 [ D.6099 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:366 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 45 [ D.6099 ])
        (nil)))
(insn 29 28 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:366 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function isFasterDR (isFasterDR, funcdef_no=21, decl_uid=3100, cgraph_uid=21, symbol_order=21)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


isFasterDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,4u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,4u} r16={1d,4u} r17={1d,3u} r42={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} r49={2d,1u} 
;;    total ref usage 43{18d,25u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 46 47 48 49
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 45 46 47 48 49
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(1){ }u11(7){ }u12(16){ }u13(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 49
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 49
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(1){ }u15(7){ }u16(16){ }u17(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 2 [a2] 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; live  gen 	 2 [a2] 42
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u21(1){ }u22(2){ }u23(7){ }u24(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


isFasterDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,4u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,4u} r16={1d,4u} r17={1d,3u} r42={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} r49={2d,1u} 
;;    total ref usage 43{18d,25u,0e} in 10{10 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 46 47 48 49
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 4 2 (set (reg:SI 46 [ dr1 ])
        (reg:SI 2 a2 [ dr1 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:367 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ dr1 ])
        (nil)))
(insn 4 2 3 2 (set (reg:SI 48 [ dr2 ])
        (reg:SI 3 a3 [ dr2 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:367 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ dr2 ])
        (nil)))
(insn 3 4 5 2 (set (reg/v:SI 45 [ dr1 ])
        (zero_extend:SI (subreg:QI (reg:SI 46 [ dr1 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:367 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 46 [ dr1 ])
        (nil)))
(insn 5 3 6 2 (set (reg/v:SI 47 [ dr2 ])
        (zero_extend:SI (subreg:QI (reg:SI 48 [ dr2 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:367 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 48 [ dr2 ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg:QI 49)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:367 46 {movqi_internal}
     (nil))
(jump_insn 10 9 22 2 (set (pc)
        (if_then_else (ltu (reg/v:SI 47 [ dr2 ])
                (reg/v:SI 45 [ dr1 ]))
            (label_ref 12)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:367 58 {*ubtrue}
     (expr_list:REG_DEAD (reg/v:SI 47 [ dr2 ])
        (expr_list:REG_DEAD (reg/v:SI 45 [ dr1 ])
            (int_list:REG_BR_PROB 5000 (nil))))
 -> 12)
;;  succ:       4 [50.0%] 
;;              3 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49

;; basic block 3, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(1){ }u11(7){ }u12(16){ }u13(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 49
(note 22 10 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 22 12 3 (set (reg:QI 49)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:367 46 {movqi_internal}
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(1){ }u15(7){ }u16(16){ }u17(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 2 [a2] 42
(code_label 12 11 23 4 95 "" [1 uses])
(note 23 12 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 23 19 4 (set (reg:SI 42 [ D.6105 ])
        (zero_extend:SI (reg:QI 49))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:367 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 49)
        (nil)))
(insn 19 13 20 4 (set (reg/i:SI 2 a2)
        (reg:SI 42 [ D.6105 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:367 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6105 ])
        (nil)))
(insn 20 19 0 4 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:367 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function isSlowerDR (isSlowerDR, funcdef_no=22, decl_uid=3104, cgraph_uid=22, symbol_order=22)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


isSlowerDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,4u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,4u} r16={1d,4u} r17={1d,3u} r42={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} r49={2d,1u} 
;;    total ref usage 43{18d,25u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 46 47 48 49
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 45 46 47 48 49
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(1){ }u11(7){ }u12(16){ }u13(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 49
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 49
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(1){ }u15(7){ }u16(16){ }u17(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 2 [a2] 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; live  gen 	 2 [a2] 42
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u21(1){ }u22(2){ }u23(7){ }u24(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


isSlowerDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,4u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,4u} r16={1d,4u} r17={1d,3u} r42={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} r49={2d,1u} 
;;    total ref usage 43{18d,25u,0e} in 10{10 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 46 47 48 49
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 4 2 (set (reg:SI 46 [ dr1 ])
        (reg:SI 2 a2 [ dr1 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:368 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ dr1 ])
        (nil)))
(insn 4 2 3 2 (set (reg:SI 48 [ dr2 ])
        (reg:SI 3 a3 [ dr2 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:368 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ dr2 ])
        (nil)))
(insn 3 4 5 2 (set (reg/v:SI 45 [ dr1 ])
        (zero_extend:SI (subreg:QI (reg:SI 46 [ dr1 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:368 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 46 [ dr1 ])
        (nil)))
(insn 5 3 6 2 (set (reg/v:SI 47 [ dr2 ])
        (zero_extend:SI (subreg:QI (reg:SI 48 [ dr2 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:368 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 48 [ dr2 ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg:QI 49)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:368 46 {movqi_internal}
     (nil))
(jump_insn 10 9 22 2 (set (pc)
        (if_then_else (ltu (reg/v:SI 45 [ dr1 ])
                (reg/v:SI 47 [ dr2 ]))
            (label_ref 12)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:368 58 {*ubtrue}
     (expr_list:REG_DEAD (reg/v:SI 47 [ dr2 ])
        (expr_list:REG_DEAD (reg/v:SI 45 [ dr1 ])
            (int_list:REG_BR_PROB 5000 (nil))))
 -> 12)
;;  succ:       4 [50.0%] 
;;              3 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49

;; basic block 3, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(1){ }u11(7){ }u12(16){ }u13(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 49
(note 22 10 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 22 12 3 (set (reg:QI 49)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:368 46 {movqi_internal}
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(1){ }u15(7){ }u16(16){ }u17(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 2 [a2] 42
(code_label 12 11 23 4 97 "" [1 uses])
(note 23 12 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 23 19 4 (set (reg:SI 42 [ D.6109 ])
        (zero_extend:SI (reg:QI 49))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:368 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 49)
        (nil)))
(insn 19 13 20 4 (set (reg/i:SI 2 a2)
        (reg:SI 42 [ D.6109 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:368 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6109 ])
        (nil)))
(insn 20 19 0 4 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:368 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function incDR (incDR, funcdef_no=23, decl_uid=3107, cgraph_uid=23, symbol_order=23)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


incDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,5u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,5u} r16={1d,5u} r17={1d,4u} r42={2d,1u} r44={1d,2u} r46={1d,1u} r47={1d,1u} r49={1d,3u} r50={1d,1u} r51={1d,1u} r52={1d,1u} r53={1d,1u} 
;;    total ref usage 55{21d,34u,0e} in 15{15 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44 46 47 49 50 51 52
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 44 46 47 49 50 51 52
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(1){ }u14(7){ }u15(16){ }u16(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 42 53
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; live  gen 	 42 53
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(1){ }u20(7){ }u21(16){ }u22(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(1){ }u25(7){ }u26(16){ }u27(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u30(1){ }u31(2){ }u32(7){ }u33(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


incDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,5u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,5u} r16={1d,5u} r17={1d,4u} r42={2d,1u} r44={1d,2u} r46={1d,1u} r47={1d,1u} r49={1d,3u} r50={1d,1u} r51={1d,1u} r52={1d,1u} r53={1d,1u} 
;;    total ref usage 55{21d,34u,0e} in 15{15 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44 46 47 49 50 51 52
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg:SI 50 [ dr ])
        (reg:SI 2 a2 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ dr ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 49 [ dr ])
        (zero_extend:SI (subreg:QI (reg:SI 50 [ dr ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 50 [ dr ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 10 2 (set (reg:SI 44 [ D.6114 ])
        (plus:SI (reg/v:SI 49 [ dr ])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 1 {addsi3}
     (nil))
(debug_insn 10 8 11 2 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI index (reg:SI 44 [ D.6114 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 -1
     (nil))
(insn 12 11 13 2 (set (reg/f:SI 51)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC69") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 13 12 14 2 (set (reg/f:SI 46 [ D.6116 ])
        (plus:SI (reg:SI 44 [ D.6114 ])
            (reg/f:SI 51))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 51)
        (expr_list:REG_DEAD (reg:SI 44 [ D.6114 ])
            (nil))))
(insn 14 13 15 2 (set (reg:SI 47 [ D.6117 ])
        (zero_extend:SI (mem:QI (reg/f:SI 46 [ D.6116 ]) [0 *_7+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 46 [ D.6116 ])
        (nil)))
(insn 15 14 16 2 (set (reg:SI 52)
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 44 {movsi_internal}
     (nil))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (eq (reg:SI 47 [ D.6117 ])
                (reg:SI 52))
            (label_ref:SI 32)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 52)
        (expr_list:REG_DEAD (reg:SI 47 [ D.6117 ])
            (int_list:REG_BR_PROB 1991 (nil))))
 -> 32)
;;  succ:       3 [80.1%]  (FALLTHRU)
;;              4 [19.9%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49

;; basic block 3, loop depth 0, count 0, freq 8009, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [80.1%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(1){ }u14(7){ }u15(16){ }u16(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 42 53
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 3 (set (reg:SI 53)
        (plus:SI (reg/v:SI 49 [ dr ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 49 [ dr ])
        (nil)))
(insn 19 18 32 3 (set (reg:SI 42 [ D.6113 ])
        (zero_extend:SI (subreg:QI (reg:SI 53) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 53)
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 4, loop depth 0, count 0, freq 1991, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [19.9%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(1){ }u20(7){ }u21(16){ }u22(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 42
(code_label 32 19 31 4 100 "" [1 uses])
(note 31 32 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 31 20 4 (set (reg:SI 42 [ D.6113 ])
        (reg/v:SI 49 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 49 [ dr ])
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(1){ }u25(7){ }u26(16){ }u27(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
(code_label 20 5 21 5 99 "" [0 uses])
(note 21 20 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 21 27 5 (set (reg/i:SI 2 a2)
        (reg:SI 42 [ D.6113 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6113 ])
        (nil)))
(insn 27 26 0 5 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function decDR (decDR, funcdef_no=24, decl_uid=3110, cgraph_uid=24, symbol_order=24)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


decDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,5u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,5u} r16={1d,5u} r17={1d,4u} r42={2d,1u} r44={1d,1u} r45={1d,1u} r47={1d,4u} r48={1d,1u} r49={1d,1u} r50={1d,1u} r51={1d,1u} 
;;    total ref usage 53{20d,33u,0e} in 14{14 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44 45 47 48 49 50
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 44 45 47 48 49 50
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(1){ }u13(7){ }u14(16){ }u15(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  def 	 42 51
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; live  gen 	 42 51
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(1){ }u19(7){ }u20(16){ }u21(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(1){ }u24(7){ }u25(16){ }u26(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u29(1){ }u30(2){ }u31(7){ }u32(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


decDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,5u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,5u} r16={1d,5u} r17={1d,4u} r42={2d,1u} r44={1d,1u} r45={1d,1u} r47={1d,4u} r48={1d,1u} r49={1d,1u} r50={1d,1u} r51={1d,1u} 
;;    total ref usage 53{20d,33u,0e} in 14{14 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44 45 47 48 49 50
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg:SI 48 [ dr ])
        (reg:SI 2 a2 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ dr ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 47 [ dr ])
        (zero_extend:SI (subreg:QI (reg:SI 48 [ dr ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 48 [ dr ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI index (reg/v:SI 47 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 49)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC70") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 12 11 13 2 (set (reg/f:SI 44 [ D.6121 ])
        (plus:SI (reg/v:SI 47 [ dr ])
            (reg/f:SI 49))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 49)
        (nil)))
(insn 13 12 14 2 (set (reg:SI 45 [ D.6122 ])
        (zero_extend:SI (mem:QI (reg/f:SI 44 [ D.6121 ]) [0 *_5+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 44 [ D.6121 ])
        (nil)))
(insn 14 13 15 2 (set (reg:SI 50)
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 44 {movsi_internal}
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (eq (reg:SI 45 [ D.6122 ])
                (reg:SI 50))
            (label_ref:SI 31)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 50)
        (expr_list:REG_DEAD (reg:SI 45 [ D.6122 ])
            (int_list:REG_BR_PROB 1991 (nil))))
 -> 31)
;;  succ:       3 [80.1%]  (FALLTHRU)
;;              4 [19.9%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47

;; basic block 3, loop depth 0, count 0, freq 8009, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [80.1%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(1){ }u13(7){ }u14(16){ }u15(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  def 	 42 51
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 3 (set (reg:SI 51)
        (plus:SI (reg/v:SI 47 [ dr ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 47 [ dr ])
        (nil)))
(insn 18 17 31 3 (set (reg:SI 42 [ D.6119 ])
        (zero_extend:SI (subreg:QI (reg:SI 51) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 51)
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 4, loop depth 0, count 0, freq 1991, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [19.9%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(1){ }u19(7){ }u20(16){ }u21(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  def 	 42
(code_label 31 18 30 4 103 "" [1 uses])
(note 30 31 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 30 19 4 (set (reg:SI 42 [ D.6119 ])
        (reg/v:SI 47 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 47 [ dr ])
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(1){ }u24(7){ }u25(16){ }u26(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
(code_label 19 5 20 5 102 "" [0 uses])
(note 20 19 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 25 20 26 5 (set (reg/i:SI 2 a2)
        (reg:SI 42 [ D.6119 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6119 ])
        (nil)))
(insn 26 25 0 5 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function assertDR (assertDR, funcdef_no=25, decl_uid=3113, cgraph_uid=25, symbol_order=25)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


assertDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,5u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,5u} r16={1d,5u} r17={1d,4u} r42={2d,1u} r44={1d,2u} r46={1d,1u} r47={1d,1u} r49={1d,2u} r50={1d,1u} r51={1d,1u} r52={1d,1u} 
;;    total ref usage 52{20d,32u,0e} in 14{14 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44 46 47 49 50 51 52
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 44 46 47 49 50 51 52
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(1){ }u14(7){ }u15(16){ }u16(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(1){ }u18(7){ }u19(16){ }u20(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(1){ }u23(7){ }u24(16){ }u25(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u28(1){ }u29(2){ }u30(7){ }u31(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


assertDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,5u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,5u} r16={1d,5u} r17={1d,4u} r42={2d,1u} r44={1d,2u} r46={1d,1u} r47={1d,1u} r49={1d,2u} r50={1d,1u} r51={1d,1u} r52={1d,1u} 
;;    total ref usage 52{20d,32u,0e} in 14{14 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44 46 47 49 50 51 52
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg:SI 50 [ dr ])
        (reg:SI 2 a2 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ dr ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 49 [ dr ])
        (zero_extend:SI (subreg:QI (reg:SI 50 [ dr ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 50 [ dr ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 4 11 2 (set (reg:SI 44 [ D.6125 ])
        (plus:SI (reg/v:SI 49 [ dr ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 1 {addsi3}
     (nil))
(debug_insn 11 9 12 2 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI index (reg:SI 44 [ D.6125 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 -1
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 51)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC71") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 14 13 15 2 (set (reg/f:SI 46 [ D.6127 ])
        (plus:SI (reg:SI 44 [ D.6125 ])
            (reg/f:SI 51))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 51)
        (expr_list:REG_DEAD (reg:SI 44 [ D.6125 ])
            (nil))))
(insn 15 14 16 2 (set (reg:SI 47 [ D.6128 ])
        (zero_extend:SI (mem:QI (reg/f:SI 46 [ D.6127 ]) [0 *_7+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 46 [ D.6127 ])
        (nil)))
(insn 16 15 17 2 (set (reg:SI 52)
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 44 {movsi_internal}
     (nil))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (ne (reg:SI 47 [ D.6128 ])
                (reg:SI 52))
            (label_ref:SI 31)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 52)
        (expr_list:REG_DEAD (reg:SI 47 [ D.6128 ])
            (int_list:REG_BR_PROB 5588 (nil))))
 -> 31)
;;  succ:       4 [55.9%] 
;;              3 [44.1%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49

;; basic block 3, loop depth 0, count 0, freq 4412, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [44.1%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(1){ }u14(7){ }u15(16){ }u16(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(note 18 17 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 6 18 31 3 (set (reg:SI 42 [ D.6124 ])
        (const_int 5 [0x5])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 44 {movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 4, loop depth 0, count 0, freq 5588, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [55.9%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(1){ }u18(7){ }u19(16){ }u20(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 42
(code_label 31 6 30 4 106 "" [1 uses])
(note 30 31 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 30 19 4 (set (reg:SI 42 [ D.6124 ])
        (reg/v:SI 49 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 49 [ dr ])
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(1){ }u23(7){ }u24(16){ }u25(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
(code_label 19 5 20 5 105 "" [0 uses])
(note 20 19 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 25 20 26 5 (set (reg/i:SI 2 a2)
        (reg:SI 42 [ D.6124 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6124 ])
        (nil)))
(insn 26 25 0 5 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function validDR (validDR, funcdef_no=26, decl_uid=3116, cgraph_uid=26, symbol_order=26)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


validDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r43={1d,2u} r45={1d,1u} r46={1d,1u} r48={1d,1u,1e} r50={1d,1u} r51={1d,1u} r52={1d,1u} r54={1d,1u} r55={1d,1u} r56={1d,1u,1e} r57={1d,1u} r58={1d,1u} 
;;    total ref usage 48{23d,23u,2e} in 16{16 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 43 45 46 48 50 51 52 54 55 56 57 58
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 43 45 46 48 50 51 52 54 55 56 57 58
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u21(1){ }u22(2){ }u23(7){ }u24(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


validDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r43={1d,2u} r45={1d,1u} r46={1d,1u} r48={1d,1u,1e} r50={1d,1u} r51={1d,1u} r52={1d,1u} r54={1d,1u} r55={1d,1u} r56={1d,1u,1e} r57={1d,1u} r58={1d,1u} 
;;    total ref usage 48{23d,23u,2e} in 16{16 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 43 45 46 48 50 51 52 54 55 56 57 58
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg:SI 51 [ dr ])
        (reg:SI 2 a2 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ dr ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 50 [ dr ])
        (zero_extend:SI (subreg:QI (reg:SI 51 [ dr ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 51 [ dr ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 9 2 (set (reg:SI 43 [ D.6130 ])
        (plus:SI (reg/v:SI 50 [ dr ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 50 [ dr ])
        (nil)))
(debug_insn 9 7 10 2 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI index (reg:SI 43 [ D.6130 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 52)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC72") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 12 11 13 2 (set (reg/f:SI 45 [ D.6132 ])
        (plus:SI (reg:SI 43 [ D.6130 ])
            (reg/f:SI 52))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 52)
        (expr_list:REG_DEAD (reg:SI 43 [ D.6130 ])
            (nil))))
(insn 13 12 14 2 (set (reg:SI 48 [ D.6135 ])
        (zero_extend:SI (mem:QI (reg/f:SI 45 [ D.6132 ]) [0 *_6+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 45 [ D.6132 ])
        (nil)))
(insn 14 13 15 2 (set (reg:SI 55)
        (const_int -255 [0xffffffffffffff01])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 44 {movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:SI 56)
        (plus:SI (reg:SI 48 [ D.6135 ])
            (reg:SI 55))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 55)
        (expr_list:REG_DEAD (reg:SI 48 [ D.6135 ])
            (expr_list:REG_EQUAL (plus:SI (reg:SI 48 [ D.6135 ])
                    (const_int -255 [0xffffffffffffff01]))
                (nil)))))
(insn 16 15 17 2 (set (reg:SI 57)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 44 {movsi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:SI 58)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 44 {movsi_internal}
     (nil))
(insn 18 17 20 2 (set (reg:SI 54)
        (if_then_else:SI (ne (reg:SI 56)
                (const_int 0 [0]))
            (reg:SI 57)
            (reg:SI 58))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 58)
        (expr_list:REG_DEAD (reg:SI 57)
            (expr_list:REG_DEAD (reg:SI 56)
                (expr_list:REG_EQUAL (ne:SI (reg:SI 56)
                        (const_int 0 [0]))
                    (nil))))))
(insn 20 18 25 2 (set (reg:SI 46 [ D.6133 ])
        (zero_extend:SI (subreg:QI (reg:SI 54) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 54)
        (nil)))
(insn 25 20 26 2 (set (reg/i:SI 2 a2)
        (reg:SI 46 [ D.6133 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 46 [ D.6133 ])
        (nil)))
(insn 26 25 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function lowerDR (lowerDR, funcdef_no=27, decl_uid=3120, cgraph_uid=27, symbol_order=27)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 12 (  1.5)


lowerDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,7u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,7u} r16={1d,7u} r17={1d,6u} r42={1d,2u} r44={1d,1u} r45={1d,1u} r48={2d,6u} r49={1d,1u} r50={2d,3u} r51={1d,1u} r52={1d,1u} r53={1d,1u} r54={1d,1u} r55={1d,1u} 
;;    total ref usage 74{24d,50u,0e} in 24{24 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 48 49 50 51
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 48 49 50 51
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 50
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 50

( 6 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(1){ }u9(7){ }u10(16){ }u11(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 48
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  def 	 44 45 52 53
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 48
;; live  gen 	 44 45 52 53
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 48
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 48

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(1){ }u20(7){ }u21(16){ }u22(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 48
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  def 	 48 54
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 48
;; live  gen 	 48 54
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 48
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 48

( 3 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(1){ }u26(7){ }u27(16){ }u28(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 48
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 50
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 48
;; live  gen 	 50
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 50
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 50

( 2 5 )->[6]->( 3 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(1){ }u31(7){ }u32(16){ }u33(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 50
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  def 	 42 55
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 50
;; live  gen 	 42 55
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 48
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 48

( 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u40(1){ }u41(7){ }u42(16){ }u43(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u46(1){ }u47(2){ }u48(7){ }u49(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


lowerDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,7u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,7u} r16={1d,7u} r17={1d,6u} r42={1d,2u} r44={1d,1u} r45={1d,1u} r48={2d,6u} r49={1d,1u} r50={2d,3u} r51={1d,1u} r52={1d,1u} r53={1d,1u} r54={1d,1u} r55={1d,1u} 
;;    total ref usage 74{24d,50u,0e} in 24{24 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 48 49 50 51
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 4 2 (set (reg:SI 49 [ dr ])
        (reg:SI 2 a2 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ dr ])
        (nil)))
(insn 4 2 3 2 (set (reg:SI 51 [ n ])
        (reg:SI 3 a3 [ n ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ n ])
        (nil)))
(insn 3 4 5 2 (set (reg/v:SI 48 [ dr ])
        (zero_extend:SI (subreg:QI (reg:SI 49 [ dr ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 49 [ dr ])
        (nil)))
(insn 5 3 6 2 (set (reg/v:SI 50 [ n ])
        (zero_extend:SI (subreg:QI (reg:SI 51 [ n ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 51 [ n ])
        (nil)))
(note 6 5 36 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 50

;; basic block 3, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [91.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(1){ }u9(7){ }u10(16){ }u11(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 48
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  def 	 44 45 52 53
(code_label 36 6 12 3 111 "" [1 uses])
(note 12 36 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 13 12 15 3 (var_location:QI dr (subreg:QI (reg/v:SI 48 [ dr ]) 0)) -1
     (nil))
(debug_insn 15 13 16 3 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(debug_insn 16 15 17 3 (var_location:SI index (reg/v:SI 48 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(insn 17 16 18 3 (set (reg/f:SI 52)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC73") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 18 17 19 3 (set (reg/f:SI 44 [ D.6138 ])
        (plus:SI (reg/v:SI 48 [ dr ])
            (reg/f:SI 52))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 52)
        (nil)))
(insn 19 18 20 3 (set (reg:SI 45 [ D.6139 ])
        (zero_extend:SI (mem:QI (reg/f:SI 44 [ D.6138 ]) [0 *_9+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 44 [ D.6138 ])
        (nil)))
(insn 20 19 21 3 (set (reg:SI 53)
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 44 {movsi_internal}
     (nil))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (eq (reg:SI 45 [ D.6139 ])
                (reg:SI 53))
            (label_ref 25)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 53)
        (expr_list:REG_DEAD (reg:SI 45 [ D.6139 ])
            (int_list:REG_BR_PROB 2800 (nil))))
 -> 25)
;;  succ:       4 [72.0%]  (FALLTHRU)
;;              5 [28.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 48

;; basic block 4, loop depth 0, count 0, freq 6552, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [72.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(1){ }u20(7){ }u21(16){ }u22(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 48
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  def 	 48 54
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 4 (set (reg:SI 54)
        (plus:SI (reg/v:SI 48 [ dr ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 48 [ dr ])
        (nil)))
(insn 24 23 25 4 (set (reg/v:SI 48 [ dr ])
        (zero_extend:SI (subreg:QI (reg:SI 54) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 54)
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 48

;; basic block 5, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [28.0%] 
;;              4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(1){ }u26(7){ }u27(16){ }u28(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 48
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 50
(code_label 25 24 26 5 110 "" [1 uses])
(note 26 25 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 5 (var_location:QI dr (clobber (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 -1
     (nil))
(insn 28 27 29 5 (set (reg/v:SI 50 [ n ])
        (reg/v:SI 42 [ n ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 42 [ n ])
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 50

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [100.0%]  (FALLTHRU)
;;              5 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(1){ }u31(7){ }u32(16){ }u33(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 50
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  def 	 42 55
(code_label 29 28 30 6 109 "" [0 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 6 (var_location:QI n (subreg:QI (reg/v:SI 50 [ n ]) 0)) -1
     (nil))
(debug_insn 32 31 33 6 (var_location:QI dr (subreg:QI (reg/v:SI 48 [ dr ]) 0)) -1
     (nil))
(insn 33 32 34 6 (set (reg:SI 55)
        (plus:SI (reg/v:SI 50 [ n ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 1 {addsi3}
     (nil))
(insn 34 33 35 6 (set (reg/v:SI 42 [ n ])
        (zero_extend:SI (subreg:QI (reg:SI 55) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 55)
        (nil)))
(debug_insn 35 34 37 6 (var_location:QI n (subreg:QI (reg/v:SI 42 [ n ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 -1
     (nil))
(jump_insn 37 35 38 6 (set (pc)
        (if_then_else (ne (reg/v:SI 50 [ n ])
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 56 {*btrue}
     (expr_list:REG_DEAD (reg/v:SI 50 [ n ])
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 36)
;;  succ:       3 [91.0%] 
;;              7 [9.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 48

;; basic block 7, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 6, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [9.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u40(1){ }u41(7){ }u42(16){ }u43(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  def 	 2 [a2]
(note 38 37 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 38 44 7 (set (reg/i:SI 2 a2)
        (reg/v:SI 48 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 48 [ dr ])
        (nil)))
(insn 44 43 0 7 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function os_rlsbf2 (os_rlsbf2, funcdef_no=28, decl_uid=2750, cgraph_uid=28, symbol_order=29)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


os_rlsbf2

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,1u} r44={1d,1u} r46={1d,1u} r51={1d,2u} r55={1d,1u} r56={1d,1u} 
;;    total ref usage 34{17d,17u,0e} in 8{8 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 42 44 46 51 55 56
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 42 44 46 51 55 56
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u13(1){ }u14(2){ }u15(7){ }u16(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


os_rlsbf2

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,1u} r44={1d,1u} r46={1d,1u} r51={1d,2u} r55={1d,1u} r56={1d,1u} 
;;    total ref usage 34{17d,17u,0e} in 8{8 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 42 44 46 51 55 56
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 51 [ buf ])
        (reg:SI 2 a2 [ buf ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:61 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ buf ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 42 [ D.6143 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 51 [ buf ]) [0 *buf_2(D)+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:62 34 {zero_extendqisi2}
     (nil))
(insn 7 6 8 2 (set (reg:SI 44 [ D.6143 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 51 [ buf ])
                    (const_int 1 [0x1])) [0 MEM[(const u1_t *)buf_2(D) + 1B]+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:62 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v/f:SI 51 [ buf ])
        (nil)))
(insn 8 7 11 2 (set (reg:SI 46 [ D.6145 ])
        (ashift:SI (reg:SI 44 [ D.6143 ])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:62 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 44 [ D.6143 ])
        (nil)))
(insn 11 8 12 2 (set (reg:SI 55)
        (ior:SI (reg:SI 42 [ D.6143 ])
            (reg:SI 46 [ D.6145 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:62 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 46 [ D.6145 ])
        (expr_list:REG_DEAD (reg:SI 42 [ D.6143 ])
            (nil))))
(insn 12 11 17 2 (set (reg:SI 56)
        (zero_extend:SI (subreg:HI (reg:SI 55) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:62 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 55)
        (nil)))
(insn 17 12 18 2 (set (reg/i:SI 2 a2)
        (reg:SI 56)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:63 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 56)
        (nil)))
(insn 18 17 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:63 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function os_rlsbf4 (os_rlsbf4, funcdef_no=29, decl_uid=2740, cgraph_uid=29, symbol_order=30)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


os_rlsbf4

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,1u} r44={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} r50={1d,1u} r51={1d,1u} r52={1d,1u} r54={1d,1u} r57={1d,4u} r58={1d,1u} 
;;    total ref usage 46{22d,24u,0e} in 13{13 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 42 44 46 47 48 50 51 52 54 57 58
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 42 44 46 47 48 50 51 52 54 57 58
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u20(1){ }u21(2){ }u22(7){ }u23(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


os_rlsbf4

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,1u} r44={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} r50={1d,1u} r51={1d,1u} r52={1d,1u} r54={1d,1u} r57={1d,4u} r58={1d,1u} 
;;    total ref usage 46{22d,24u,0e} in 13{13 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 42 44 46 47 48 50 51 52 54 57 58
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 57 [ buf ])
        (reg:SI 2 a2 [ buf ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:67 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ buf ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 8 2 (set (reg:SI 42 [ D.6147 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 57 [ buf ]) [0 *buf_2(D)+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:68 34 {zero_extendqisi2}
     (nil))
(insn 8 6 10 2 (set (reg:SI 44 [ D.6147 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 57 [ buf ])
                    (const_int 1 [0x1])) [0 MEM[(const u1_t *)buf_2(D) + 1B]+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:68 34 {zero_extendqisi2}
     (nil))
(insn 10 8 11 2 (set (reg:SI 46 [ D.6148 ])
        (ashift:SI (reg:SI 44 [ D.6147 ])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:68 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 44 [ D.6147 ])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 47 [ D.6148 ])
        (ior:SI (reg:SI 42 [ D.6147 ])
            (reg:SI 46 [ D.6148 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:68 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 46 [ D.6148 ])
        (expr_list:REG_DEAD (reg:SI 42 [ D.6147 ])
            (nil))))
(insn 12 11 14 2 (set (reg:SI 48 [ D.6147 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 57 [ buf ])
                    (const_int 2 [0x2])) [0 MEM[(const u1_t *)buf_2(D) + 2B]+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:68 34 {zero_extendqisi2}
     (nil))
(insn 14 12 15 2 (set (reg:SI 50 [ D.6148 ])
        (ashift:SI (reg:SI 48 [ D.6147 ])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:68 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 48 [ D.6147 ])
        (nil)))
(insn 15 14 16 2 (set (reg:SI 51 [ D.6148 ])
        (ior:SI (reg:SI 47 [ D.6148 ])
            (reg:SI 50 [ D.6148 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:68 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 50 [ D.6148 ])
        (expr_list:REG_DEAD (reg:SI 47 [ D.6148 ])
            (nil))))
(insn 16 15 18 2 (set (reg:SI 52 [ D.6147 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 57 [ buf ])
                    (const_int 3 [0x3])) [0 MEM[(const u1_t *)buf_2(D) + 3B]+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:68 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v/f:SI 57 [ buf ])
        (nil)))
(insn 18 16 19 2 (set (reg:SI 54 [ D.6148 ])
        (ashift:SI (reg:SI 52 [ D.6147 ])
            (const_int 24 [0x18]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:68 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 52 [ D.6147 ])
        (nil)))
(insn 19 18 24 2 (set (reg:SI 58 [ D.6149 ])
        (ior:SI (reg:SI 51 [ D.6148 ])
            (reg:SI 54 [ D.6148 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:68 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 54 [ D.6148 ])
        (expr_list:REG_DEAD (reg:SI 51 [ D.6148 ])
            (nil))))
(insn 24 19 25 2 (set (reg/i:SI 2 a2)
        (reg:SI 58 [ D.6149 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:69 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 58 [ D.6149 ])
        (nil)))
(insn 25 24 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:69 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function convFreq (convFreq, funcdef_no=60, decl_uid=3649, cgraph_uid=60, symbol_order=68)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


convFreq

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10]
;;  ref usage 	r0={2d} r1={1d,5u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,4u} r8={1d} r9={1d} r10={2d,2u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,4u} r17={1d,3u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r42={2d,2u} r44={1d,1u} r45={1d,2u,1e} r46={1d,1u} r48={1d,1u} r49={1d,1u} r51={1d,1u} r52={1d,2u} r53={1d,1u} r54={2d,1u} r55={1d,4u} r56={1d,1u} r57={1d,1u} 
;;    total ref usage 95{54d,40u,1e} in 22{21 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 44 45 46 48 49 51 52 53 54 55 56 57
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 42 44 45 46 48 49 51 52 53 54 55 56 57
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u26(1){ }u27(7){ }u28(16){ }u29(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u30(1){ }u31(7){ }u32(16){ }u33(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u37(1){ }u38(2){ }u39(7){ }u40(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


convFreq

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10]
;;  ref usage 	r0={2d} r1={1d,5u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,4u} r8={1d} r9={1d} r10={2d,2u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,4u} r17={1d,3u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r42={2d,2u} r44={1d,1u} r45={1d,2u,1e} r46={1d,1u} r48={1d,1u} r49={1d,1u} r51={1d,1u} r52={1d,2u} r53={1d,1u} r54={2d,1u} r55={1d,4u} r56={1d,1u} r57={1d,1u} 
;;    total ref usage 95{54d,40u,1e} in 22{21 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 44 45 46 48 49 51 52 53 54 55 56 57
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 48 [ ptr ])
        (reg:SI 2 a2 [ ptr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:608 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ ptr ])
        (nil)))
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 3 8 2 (set (reg/f:SI 49 [ D.6150 ])
        (plus:SI (reg/v/f:SI 48 [ ptr ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 1 {addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 48 [ ptr ])
        (nil)))
(insn 8 7 9 2 (set (reg:SI 10 a10)
        (reg/f:SI 49 [ D.6150 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 49 [ D.6150 ])
        (nil)))
(call_insn/i 9 8 10 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf4") [flags 0x3]  <function_decl 0x140efa798 os_rlsbf4>) [0 os_rlsbf4 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 10 9 11 2 (set (reg:SI 44 [ D.6151 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 11 10 13 2 (set (reg:SI 45 [ D.6151 ])
        (lshiftrt:SI (reg:SI 44 [ D.6151 ])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 53 {lshrsi3}
     (expr_list:REG_DEAD (reg:SI 44 [ D.6151 ])
        (nil)))
(insn 13 11 14 2 (set (reg:SI 51)
        (ashift:SI (reg:SI 45 [ D.6151 ])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 51 {ashlsi3_internal}
     (nil))
(insn 14 13 15 2 (set (reg:SI 52)
        (plus:SI (reg:SI 51)
            (reg:SI 45 [ D.6151 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 51)
        (expr_list:REG_DEAD (reg:SI 45 [ D.6151 ])
            (expr_list:REG_EQUAL (mult:SI (reg:SI 45 [ D.6151 ])
                    (const_int 5 [0x5]))
                (nil)))))
(insn 15 14 16 2 (set (reg:SI 53)
        (ashift:SI (reg:SI 52)
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 51 {ashlsi3_internal}
     (nil))
(insn 16 15 17 2 (set (reg:SI 54)
        (plus:SI (reg:SI 52)
            (reg:SI 53))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 53)
        (expr_list:REG_DEAD (reg:SI 52)
            (nil))))
(insn 17 16 18 2 (set (reg:SI 55)
        (ashift:SI (reg:SI 54)
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 54)
        (nil)))
(insn 18 17 19 2 (set (reg:SI 54)
        (reg:SI 55)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 44 {movsi_internal}
     (expr_list:REG_UNUSED (reg:SI 54)
        (nil)))
(insn 19 18 20 2 (set (reg/v:SI 42 [ freq ])
        (reg:SI 55)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 44 {movsi_internal}
     (nil))
(debug_insn 20 19 21 2 (var_location:SI freq (reg:SI 55)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 56)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC74") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:610 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int -863000000 [0xffffffffcc8faa40])
        (nil)))
(insn 22 21 23 2 (set (reg:SI 46 [ D.6151 ])
        (plus:SI (reg:SI 55)
            (reg:SI 56))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:610 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 56)
        (expr_list:REG_DEAD (reg:SI 55)
            (nil))))
(insn 23 22 24 2 (set (reg:SI 57)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC75") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:610 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 7000000 [0x6acfc0])
        (nil)))
(jump_insn 24 23 39 2 (set (pc)
        (if_then_else (ltu (reg:SI 57)
                (reg:SI 46 [ D.6151 ]))
            (label_ref:SI 39)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:610 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 57)
        (expr_list:REG_DEAD (reg:SI 46 [ D.6151 ])
            (int_list:REG_BR_PROB 6100 (nil))))
 -> 39)
;;  succ:       3 [61.0%] 
;;              4 [39.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u26(1){ }u27(7){ }u28(16){ }u29(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 39 24 38 3 116 "" [1 uses])
(note 38 39 4 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 4 38 26 3 (set (reg/v:SI 42 [ freq ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:611 44 {movsi_internal}
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              2 [39.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u30(1){ }u31(7){ }u32(16){ }u33(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
(code_label 26 4 27 4 115 "" [0 uses])
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 33 4 (var_location:SI freq (reg/v:SI 42 [ freq ])) -1
     (nil))
(insn 33 28 34 4 (set (reg/i:SI 2 a2)
        (reg/v:SI 42 [ freq ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:613 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 42 [ freq ])
        (nil)))
(insn 34 33 0 4 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:613 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function os_rmsbf4 (os_rmsbf4, funcdef_no=30, decl_uid=2745, cgraph_uid=30, symbol_order=31)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


os_rmsbf4

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,1u} r44={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} r50={1d,1u} r51={1d,1u} r52={1d,1u} r54={1d,1u} r57={1d,4u} r58={1d,1u} 
;;    total ref usage 46{22d,24u,0e} in 13{13 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 42 44 46 47 48 50 51 52 54 57 58
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 42 44 46 47 48 50 51 52 54 57 58
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u20(1){ }u21(2){ }u22(7){ }u23(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


os_rmsbf4

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,1u} r44={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} r50={1d,1u} r51={1d,1u} r52={1d,1u} r54={1d,1u} r57={1d,4u} r58={1d,1u} 
;;    total ref usage 46{22d,24u,0e} in 13{13 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 42 44 46 47 48 50 51 52 54 57 58
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 57 [ buf ])
        (reg:SI 2 a2 [ buf ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:74 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ buf ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 8 2 (set (reg:SI 42 [ D.6152 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 57 [ buf ])
                    (const_int 3 [0x3])) [0 MEM[(const u1_t *)buf_1(D) + 3B]+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:75 34 {zero_extendqisi2}
     (nil))
(insn 8 6 10 2 (set (reg:SI 44 [ D.6152 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 57 [ buf ])
                    (const_int 2 [0x2])) [0 MEM[(const u1_t *)buf_1(D) + 2B]+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:75 34 {zero_extendqisi2}
     (nil))
(insn 10 8 11 2 (set (reg:SI 46 [ D.6153 ])
        (ashift:SI (reg:SI 44 [ D.6152 ])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:75 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 44 [ D.6152 ])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 47 [ D.6153 ])
        (ior:SI (reg:SI 42 [ D.6152 ])
            (reg:SI 46 [ D.6153 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:75 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 46 [ D.6153 ])
        (expr_list:REG_DEAD (reg:SI 42 [ D.6152 ])
            (nil))))
(insn 12 11 14 2 (set (reg:SI 48 [ D.6152 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 57 [ buf ])
                    (const_int 1 [0x1])) [0 MEM[(const u1_t *)buf_1(D) + 1B]+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:75 34 {zero_extendqisi2}
     (nil))
(insn 14 12 15 2 (set (reg:SI 50 [ D.6153 ])
        (ashift:SI (reg:SI 48 [ D.6152 ])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:75 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 48 [ D.6152 ])
        (nil)))
(insn 15 14 16 2 (set (reg:SI 51 [ D.6153 ])
        (ior:SI (reg:SI 47 [ D.6153 ])
            (reg:SI 50 [ D.6153 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:75 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 50 [ D.6153 ])
        (expr_list:REG_DEAD (reg:SI 47 [ D.6153 ])
            (nil))))
(insn 16 15 18 2 (set (reg:SI 52 [ D.6152 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 57 [ buf ]) [0 *buf_1(D)+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:75 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v/f:SI 57 [ buf ])
        (nil)))
(insn 18 16 19 2 (set (reg:SI 54 [ D.6153 ])
        (ashift:SI (reg:SI 52 [ D.6152 ])
            (const_int 24 [0x18]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:75 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 52 [ D.6152 ])
        (nil)))
(insn 19 18 24 2 (set (reg:SI 58 [ D.6154 ])
        (ior:SI (reg:SI 51 [ D.6153 ])
            (reg:SI 54 [ D.6153 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:75 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 54 [ D.6153 ])
        (expr_list:REG_DEAD (reg:SI 51 [ D.6153 ])
            (nil))))
(insn 24 19 25 2 (set (reg/i:SI 2 a2)
        (reg:SI 58 [ D.6154 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:76 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 58 [ D.6154 ])
        (nil)))
(insn 25 24 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:76 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function aes_verifyMic0 (aes_verifyMic0, funcdef_no=40, decl_uid=3446, cgraph_uid=40, symbol_order=41)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


aes_verifyMic0

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={4d} r1={1d,5u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={3d} r9={3d} r10={6d,5u} r11={4d,1u} r12={4d,1u} r13={3d} r14={3d} r15={3d} r16={1d,2u} r17={1d,1u} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r43={1d,1u} r46={1d,1u} r47={1d,1u} r50={1d,2u} r51={1d,2u} r52={1d,1u} r53={1d,1u} r54={1d,1u} r56={1d,1u} r57={1d,1u,1e} r58={1d,1u} r59={1d,1u} 
;;    total ref usage 145{109d,35u,1e} in 22{19 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 46 47 50 51 52 53 54 56 57 58 59
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 10 [a10] 11 [a11] 12 [a12] 43 46 47 50 51 52 53 54 56 57 58 59
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u32(1){ }u33(2){ }u34(7){ }u35(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


aes_verifyMic0

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={4d} r1={1d,5u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={3d} r9={3d} r10={6d,5u} r11={4d,1u} r12={4d,1u} r13={3d} r14={3d} r15={3d} r16={1d,2u} r17={1d,1u} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r43={1d,1u} r46={1d,1u} r47={1d,1u} r50={1d,2u} r51={1d,2u} r52={1d,1u} r53={1d,1u} r54={1d,1u} r56={1d,1u} r57={1d,1u,1e} r58={1d,1u} r59={1d,1u} 
;;    total ref usage 145{109d,35u,1e} in 22{19 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 46 47 50 51 52 53 54 56 57 58 59
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 50 [ pdu ])
        (reg:SI 2 a2 [ pdu ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:168 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ pdu ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 51 [ len ])
        (reg:SI 3 a3 [ len ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:168 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ len ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/f:SI 52)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC76") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:169 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
        (nil)))
(insn 8 7 9 2 (set (reg:SI 10 a10)
        (reg/f:SI 52)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:169 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 52)
        (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
            (nil))))
(call_insn 9 8 10 2 (call (mem:SI (symbol_ref:SI ("os_getDevKey") [flags 0x41]  <function_decl 0x140eefe58 os_getDevKey>) [0 os_getDevKey S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:169 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 10 9 11 2 (set (reg:SI 53 [ D.6155 ])
        (and:SI (reg/v:SI 51 [ len ])
            (const_int 65535 [0xffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 30 {andsi3}
     (nil))
(insn 11 10 12 2 (set (reg:SI 12 a12)
        (reg:SI 53 [ D.6155 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 53 [ D.6155 ])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 50 [ pdu ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 44 {movsi_internal}
     (nil))
(insn 13 12 14 2 (set (reg:SI 10 a10)
        (const_int 10 [0xa])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 44 {movsi_internal}
     (nil))
(call_insn 14 13 15 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_aes") [flags 0x41]  <function_decl 0x100ae0a20 os_aes>) [0 os_aes S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 15 14 16 2 (set (reg:SI 43 [ D.6156 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 16 15 17 2 (set (reg:SI 54 [ D.6158 ])
        (plus:SI (reg/v/f:SI 50 [ pdu ])
            (reg/v:SI 51 [ len ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 51 [ len ])
        (expr_list:REG_DEAD (reg/v/f:SI 50 [ pdu ])
            (nil))))
(insn 17 16 18 2 (set (reg:SI 10 a10)
        (reg:SI 54 [ D.6158 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 54 [ D.6158 ])
        (nil)))
(call_insn/i 18 17 19 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rmsbf4") [flags 0x3]  <function_decl 0x140efa948 os_rmsbf4>) [0 os_rmsbf4 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 19 18 20 2 (set (reg:SI 46 [ D.6156 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 20 19 21 2 (set (reg:SI 57)
        (minus:SI (reg:SI 43 [ D.6156 ])
            (reg:SI 46 [ D.6156 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 46 [ D.6156 ])
        (expr_list:REG_DEAD (reg:SI 43 [ D.6156 ])
            (nil))))
(insn 21 20 22 2 (set (reg:SI 58)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 44 {movsi_internal}
     (nil))
(insn 22 21 23 2 (set (reg:SI 59)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 44 {movsi_internal}
     (nil))
(insn 23 22 25 2 (set (reg:SI 56)
        (if_then_else:SI (eq (reg:SI 57)
                (const_int 0 [0]))
            (reg:SI 58)
            (reg:SI 59))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 59)
        (expr_list:REG_DEAD (reg:SI 58)
            (expr_list:REG_DEAD (reg:SI 57)
                (expr_list:REG_EQUAL (eq:SI (reg:SI 57)
                        (const_int 0 [0]))
                    (nil))))))
(insn 25 23 31 2 (set (reg:SI 47 [ D.6159 ])
        (zero_extend:SI (subreg:QI (reg:SI 56) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 56)
        (nil)))
(insn 31 25 32 2 (set (reg/i:SI 2 a2)
        (reg:SI 47 [ D.6159 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:171 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 47 [ D.6159 ])
        (nil)))
(insn 32 31 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:171 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function os_wlsbf2 (os_wlsbf2, funcdef_no=31, decl_uid=2753, cgraph_uid=31, symbol_order=32)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


os_wlsbf2

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,2u} r2={1d,1u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r45={1d,2u} r46={1d,2u} r47={1d,1u} r48={1d,1u} 
;;    total ref usage 29{14d,15u,0e} in 6{6 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 46 47 48
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 45 46 47 48
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u12(1){ }u13(7){ }u14(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


os_wlsbf2

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,2u} r2={1d,1u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r45={1d,2u} r46={1d,2u} r47={1d,1u} r48={1d,1u} 
;;    total ref usage 29{14d,15u,0e} in 6{6 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 46 47 48
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 45 [ buf ])
        (reg:SI 2 a2 [ buf ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:81 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ buf ])
        (nil)))
(insn 3 2 4 2 (set (reg:SI 47 [ v ])
        (reg:SI 3 a3 [ v ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:81 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ v ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 46 [ v ])
        (zero_extend:SI (subreg:HI (reg:SI 47 [ v ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:81 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 47 [ v ])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (mem:QI (reg/v/f:SI 45 [ buf ]) [0 *buf_4(D)+0 S1 A8])
        (subreg:QI (reg/v:SI 46 [ v ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:82 46 {movqi_internal}
     (nil))
(insn 9 8 10 2 (set (reg:SI 48)
        (lshiftrt:SI (reg/v:SI 46 [ v ])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:83 53 {lshrsi3}
     (expr_list:REG_DEAD (reg/v:SI 46 [ v ])
        (nil)))
(insn 10 9 0 2 (set (mem:QI (plus:SI (reg/v/f:SI 45 [ buf ])
                (const_int 1 [0x1])) [0 MEM[(u1_t *)buf_4(D) + 1B]+0 S1 A8])
        (subreg:QI (reg:SI 48) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:83 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 48)
        (expr_list:REG_DEAD (reg/v/f:SI 45 [ buf ])
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function aes_sessKeys (aes_sessKeys, funcdef_no=43, decl_uid=3464, cgraph_uid=43, symbol_order=44)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


aes_sessKeys

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={9d} r1={1d,10u} r2={1d,1u} r3={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d} r7={1d,2u} r8={8d} r9={8d} r10={16d,8u} r11={14d,6u} r12={13d,5u} r13={8d} r14={8d} r15={8d} r16={1d,2u} r17={1d,1u} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r42={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,6u} r49={1d,3u} r51={1d,4u} r53={1d,1u} r56={1d,1u} r58={1d,1u} r63={1d,1u} r64={1d,2u} 
;;    total ref usage 318{257d,61u,0e} in 41{33 regular + 8 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 45 46 47 48 49 51 53 56 58 63 64
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 42 45 46 47 48 49 51 53 56 58 63 64
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u58(1){ }u59(7){ }u60(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


aes_sessKeys

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={9d} r1={1d,10u} r2={1d,1u} r3={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d} r7={1d,2u} r8={8d} r9={8d} r10={16d,8u} r11={14d,6u} r12={13d,5u} r13={8d} r14={8d} r15={8d} r16={1d,2u} r17={1d,1u} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r42={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,6u} r49={1d,3u} r51={1d,4u} r53={1d,1u} r56={1d,1u} r58={1d,1u} r63={1d,1u} r64={1d,2u} 
;;    total ref usage 318{257d,61u,0e} in 41{33 regular + 8 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 45 46 47 48 49 51 53 56 58 63 64
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 4 2 (set (reg:SI 46 [ devnonce ])
        (reg:SI 2 a2 [ devnonce ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:193 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ devnonce ])
        (nil)))
(insn 4 2 5 2 (set (reg/v/f:SI 47 [ artnonce ])
        (reg:SI 3 a3 [ artnonce ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:193 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ artnonce ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:SI 48 [ nwkkey ])
        (reg:SI 4 a4 [ nwkkey ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:193 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 a4 [ nwkkey ])
        (nil)))
(insn 6 5 3 2 (set (reg/v/f:SI 49 [ artkey ])
        (reg:SI 5 a5 [ artkey ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:193 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 a5 [ artkey ])
        (nil)))
(insn 3 6 7 2 (set (reg/v:SI 45 [ devnonce ])
        (zero_extend:SI (subreg:HI (reg:SI 46 [ devnonce ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:193 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 46 [ devnonce ])
        (nil)))
(note 7 3 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 7 12 2 (set (reg:SI 51)
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:194 44 {movsi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:SI 12 a12)
        (reg:SI 51)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:194 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 16 [0x10])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 11 a11)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:194 44 {movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:SI 10 a10)
        (reg/v/f:SI 48 [ nwkkey ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:194 44 {movsi_internal}
     (nil))
(call_insn 15 14 17 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0x100c87510 memset>) [0 memset S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:194 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 17 15 18 2 (set (reg:QI 53)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:195 46 {movqi_internal}
     (nil))
(insn 18 17 19 2 (set (mem:QI (reg/v/f:SI 48 [ nwkkey ]) [0 *nwkkey_2(D)+0 S1 A8])
        (reg:QI 53)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:195 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 53)
        (nil)))
(insn 19 18 22 2 (set (reg/f:SI 42 [ D.6163 ])
        (plus:SI (reg/v/f:SI 48 [ nwkkey ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:196 1 {addsi3}
     (nil))
(insn 22 19 23 2 (set (reg:SI 56)
        (const_int 6 [0x6])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:196 44 {movsi_internal}
     (nil))
(insn 23 22 24 2 (set (reg:SI 12 a12)
        (reg:SI 56)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:196 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 56)
        (expr_list:REG_EQUAL (const_int 6 [0x6])
            (nil))))
(insn 24 23 25 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 47 [ artnonce ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:196 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 47 [ artnonce ])
        (nil)))
(insn 25 24 26 2 (set (reg:SI 10 a10)
        (reg/f:SI 42 [ D.6163 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:196 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 42 [ D.6163 ])
        (nil)))
(call_insn 26 25 28 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0x100bc3a20 memcpy>) [0 memcpy S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:196 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (set (reg:SI 10 a10)
            (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 10 a10))
            (expr_list:SI (use (reg:SI 11 a11))
                (expr_list:SI (use (reg:SI 12 a12))
                    (nil))))))
(insn 28 26 29 2 (set (reg/f:SI 58 [ D.6163 ])
        (plus:SI (reg/v/f:SI 48 [ nwkkey ])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:197 1 {addsi3}
     (nil))
(insn 29 28 30 2 (set (reg:SI 11 a11)
        (reg/v:SI 45 [ devnonce ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:197 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 45 [ devnonce ])
        (nil)))
(insn 30 29 31 2 (set (reg:SI 10 a10)
        (reg/f:SI 58 [ D.6163 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:197 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 58 [ D.6163 ])
        (nil)))
(call_insn 31 30 35 2 (call (mem:SI (symbol_ref:SI ("os_wlsbf2") [flags 0x3]  <function_decl 0x140efabd0 os_wlsbf2>) [0 os_wlsbf2 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:197 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 35 31 36 2 (set (reg:SI 12 a12)
        (reg:SI 51)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:198 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 16 [0x10])
        (nil)))
(insn 36 35 37 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 48 [ nwkkey ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:198 44 {movsi_internal}
     (nil))
(insn 37 36 38 2 (set (reg:SI 10 a10)
        (reg/v/f:SI 49 [ artkey ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:198 44 {movsi_internal}
     (nil))
(call_insn 38 37 40 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0x100bc3a20 memcpy>) [0 memcpy S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:198 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (set (reg:SI 10 a10)
            (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 10 a10))
            (expr_list:SI (use (reg:SI 11 a11))
                (expr_list:SI (use (reg:SI 12 a12))
                    (nil))))))
(insn 40 38 41 2 (set (reg:QI 63)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:199 46 {movqi_internal}
     (nil))
(insn 41 40 42 2 (set (mem:QI (reg/v/f:SI 49 [ artkey ]) [0 *artkey_12(D)+0 S1 A8])
        (reg:QI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:199 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 63)
        (nil)))
(insn 42 41 43 2 (set (reg/f:SI 64)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC77") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:201 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
        (nil)))
(insn 43 42 44 2 (set (reg:SI 10 a10)
        (reg/f:SI 64)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:201 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
        (nil)))
(call_insn 44 43 45 2 (call (mem:SI (symbol_ref:SI ("os_getDevKey") [flags 0x41]  <function_decl 0x140eefe58 os_getDevKey>) [0 os_getDevKey S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:201 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 45 44 46 2 (set (reg:SI 12 a12)
        (reg:SI 51)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:202 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 16 [0x10])
        (nil)))
(insn 46 45 47 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 48 [ nwkkey ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:202 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 48 [ nwkkey ])
        (nil)))
(insn 47 46 48 2 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:202 44 {movsi_internal}
     (nil))
(call_insn 48 47 50 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_aes") [flags 0x41]  <function_decl 0x100ae0a20 os_aes>) [0 os_aes S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:202 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 50 48 51 2 (set (reg:SI 10 a10)
        (reg/f:SI 64)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:203 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 64)
        (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
            (nil))))
(call_insn 51 50 52 2 (call (mem:SI (symbol_ref:SI ("os_getDevKey") [flags 0x41]  <function_decl 0x140eefe58 os_getDevKey>) [0 os_getDevKey S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:203 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 52 51 53 2 (set (reg:SI 12 a12)
        (reg:SI 51)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:204 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 51)
        (expr_list:REG_EQUAL (const_int 16 [0x10])
            (nil))))
(insn 53 52 54 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 49 [ artkey ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:204 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 49 [ artkey ])
        (nil)))
(insn 54 53 55 2 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:204 44 {movsi_internal}
     (nil))
(call_insn 55 54 0 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_aes") [flags 0x41]  <function_decl 0x100ae0a20 os_aes>) [0 os_aes S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:204 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function os_wlsbf4 (os_wlsbf4, funcdef_no=32, decl_uid=2743, cgraph_uid=32, symbol_order=33)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


os_wlsbf4

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,2u} r2={1d,1u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r43={1d,1u} r45={1d,1u} r47={1d,1u} r49={1d,4u} r50={1d,4u} 
;;    total ref usage 35{15d,20u,0e} in 9{9 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 45 47 49 50
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 43 45 47 49 50
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u17(1){ }u18(7){ }u19(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


os_wlsbf4

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,2u} r2={1d,1u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r43={1d,1u} r45={1d,1u} r47={1d,1u} r49={1d,4u} r50={1d,4u} 
;;    total ref usage 35{15d,20u,0e} in 9{9 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 45 47 49 50
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 49 [ buf ])
        (reg:SI 2 a2 [ buf ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:88 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ buf ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 50 [ v ])
        (reg:SI 3 a3 [ v ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:88 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ v ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (mem:QI (reg/v/f:SI 49 [ buf ]) [0 *buf_4(D)+0 S1 A8])
        (subreg:QI (reg/v:SI 50 [ v ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:89 46 {movqi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:SI 43 [ D.6176 ])
        (lshiftrt:SI (reg/v:SI 50 [ v ])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:90 53 {lshrsi3}
     (nil))
(insn 9 8 10 2 (set (mem:QI (plus:SI (reg/v/f:SI 49 [ buf ])
                (const_int 1 [0x1])) [0 MEM[(u1_t *)buf_4(D) + 1B]+0 S1 A8])
        (subreg:QI (reg:SI 43 [ D.6176 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:90 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 43 [ D.6176 ])
        (nil)))
(insn 10 9 11 2 (set (reg:SI 45 [ D.6176 ])
        (lshiftrt:SI (reg/v:SI 50 [ v ])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:91 53 {lshrsi3}
     (nil))
(insn 11 10 12 2 (set (mem:QI (plus:SI (reg/v/f:SI 49 [ buf ])
                (const_int 2 [0x2])) [0 MEM[(u1_t *)buf_4(D) + 2B]+0 S1 A8])
        (subreg:QI (reg:SI 45 [ D.6176 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:91 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 45 [ D.6176 ])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 47 [ D.6176 ])
        (lshiftrt:SI (reg/v:SI 50 [ v ])
            (const_int 24 [0x18]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:92 53 {lshrsi3}
     (expr_list:REG_DEAD (reg/v:SI 50 [ v ])
        (nil)))
(insn 13 12 0 2 (set (mem:QI (plus:SI (reg/v/f:SI 49 [ buf ])
                (const_int 3 [0x3])) [0 MEM[(u1_t *)buf_4(D) + 3B]+0 S1 A8])
        (subreg:QI (reg:SI 47 [ D.6176 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:92 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 49 [ buf ])
        (expr_list:REG_DEAD (reg:SI 47 [ D.6176 ])
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function rxschedInit (rxschedInit, funcdef_no=48, decl_uid=3587, cgraph_uid=48, symbol_order=55)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


rxschedInit

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={7d} r1={1d,8u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={6d} r9={6d} r10={12d,9u} r11={12d,6u} r12={8d,2u} r13={7d,1u} r14={6d} r15={6d} r16={1d,2u} r17={1d,1u} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r44={1d,3u,2e} r48={1d,1u} r49={1d,1u} r50={1d,4u} r51={1d,1u} r52={1d,1u} r57={1d,2u} r58={1d,1u} r62={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,6u} r68={1d,4u} r69={1d,8u} r73={1d,2u} r76={1d,4u} r77={1d,3u} r79={1d,1u} r82={1d,1u} r83={1d,1u} r84={1d,1u} r86={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,3u} r95={1d,1u} r96={1d,2u} r99={1d,1u} r101={1d,1u} r103={1d,1u} r104={1d,1u} r107={2d,1u} 
;;    total ref usage 318{221d,95u,2e} in 65{59 regular + 6 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 48 49 50 51 52 57 58 62 64 65 66 67 68 69 73 76 77 79 82 83 84 86 88 89 90 95 96 99 101 103 104 107
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 13 [a13] 44 48 49 50 51 52 57 58 62 64 65 66 67 68 69 73 76 77 79 82 83 84 86 88 89 90 95 96 99 101 103 104 107
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u94(1){ }u95(7){ }u96(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


rxschedInit

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={7d} r1={1d,8u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={6d} r9={6d} r10={12d,9u} r11={12d,6u} r12={8d,2u} r13={7d,1u} r14={6d} r15={6d} r16={1d,2u} r17={1d,1u} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r44={1d,3u,2e} r48={1d,1u} r49={1d,1u} r50={1d,4u} r51={1d,1u} r52={1d,1u} r57={1d,2u} r58={1d,1u} r62={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,6u} r68={1d,4u} r69={1d,8u} r73={1d,2u} r76={1d,4u} r77={1d,3u} r79={1d,1u} r82={1d,1u} r83={1d,1u} r84={1d,1u} r86={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,3u} r95={1d,1u} r96={1d,2u} r99={1d,1u} r101={1d,1u} r103={1d,1u} r104={1d,1u} r107={2d,1u} 
;;    total ref usage 318{221d,95u,2e} in 65{59 regular + 6 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 48 49 50 51 52 57 58 62 64 65 66 67 68 69 73 76 77 79 82 83 84 86 88 89 90 95 96 99 101 103 104 107
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 67 [ rxsched ])
        (reg:SI 2 a2 [ rxsched ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:428 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ rxsched ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 68)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC78") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:429 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
        (nil)))
(insn 7 6 8 2 (set (reg:SI 69)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:429 44 {movsi_internal}
     (nil))
(insn 8 7 10 2 (set (mem:SI (reg/f:SI 68) [0 MEM[(void *)&AESKEY]+0 S4 A32])
        (reg:SI 69)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:429 44 {movsi_internal}
     (nil))
(insn 10 8 12 2 (set (mem:SI (plus:SI (reg/f:SI 68)
                (const_int 4 [0x4])) [0 MEM[(void *)&AESKEY]+4 S4 A32])
        (reg:SI 69)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:429 44 {movsi_internal}
     (nil))
(insn 12 10 14 2 (set (mem:SI (plus:SI (reg/f:SI 68)
                (const_int 8 [0x8])) [0 MEM[(void *)&AESKEY]+8 S4 A32])
        (reg:SI 69)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:429 44 {movsi_internal}
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/f:SI 68)
                (const_int 12 [0xc])) [0 MEM[(void *)&AESKEY]+12 S4 A32])
        (reg:SI 69)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:429 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 68)
        (nil)))
(insn 15 14 17 2 (set (reg/f:SI 73)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC79") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:430 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 340 [0x154])))
        (nil)))
(insn 17 15 19 2 (set (mem/c:SI (reg/f:SI 73) [0 MEM[(void *)&LMIC + 340B]+0 S4 A32])
        (reg:SI 69)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:430 44 {movsi_internal}
     (nil))
(insn 19 17 20 2 (set (mem/c:SI (plus:SI (reg/f:SI 73)
                (const_int 4 [0x4])) [0 MEM[(void *)&LMIC + 340B]+4 S4 A32])
        (reg:SI 69)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:430 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 73)
        (nil)))
(insn 20 19 21 2 (set (reg/f:SI 76)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC80") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:431 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 21 20 22 2 (set (reg/f:SI 77)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC81") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:431 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(insn 22 21 23 2 (set (reg:SI 11 a11)
        (mem/j/c:SI (plus:SI (reg/f:SI 76)
                (const_int 412 [0x19c])) [0 LMIC.bcninfo.time+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:431 44 {movsi_internal}
     (nil))
(insn 23 22 24 2 (set (reg:SI 10 a10)
        (reg/f:SI 77)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:431 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(call_insn 24 23 26 2 (call (mem:SI (symbol_ref:SI ("os_wlsbf4") [flags 0x3]  <function_decl 0x140efa870 os_wlsbf4>) [0 os_wlsbf4 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:431 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 26 24 27 2 (set (reg/f:SI 79)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC82") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:432 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 336 [0x150])))
        (nil)))
(insn 27 26 28 2 (set (reg:SI 11 a11)
        (mem/j/c:SI (plus:SI (reg/f:SI 76)
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:432 44 {movsi_internal}
     (nil))
(insn 28 27 29 2 (set (reg:SI 10 a10)
        (reg/f:SI 79)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:432 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 79)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 336 [0x150])))
            (nil))))
(call_insn 29 28 31 2 (call (mem:SI (symbol_ref:SI ("os_wlsbf4") [flags 0x3]  <function_decl 0x140efa870 os_wlsbf4>) [0 os_wlsbf4 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:432 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 31 29 32 2 (set (reg:SI 12 a12)
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:433 44 {movsi_internal}
     (nil))
(insn 32 31 33 2 (set (reg:SI 11 a11)
        (reg/f:SI 77)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:433 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(insn 33 32 34 2 (set (reg:SI 10 a10)
        (reg:SI 69)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:433 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(call_insn 34 33 35 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_aes") [flags 0x41]  <function_decl 0x100ae0a20 os_aes>) [0 os_aes S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:433 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 35 34 36 2 (set (reg/v:SI 44 [ intvExp ])
        (zero_extend:SI (mem/j:QI (plus:SI (reg/v/f:SI 67 [ rxsched ])
                    (const_int 1 [0x1])) [0 rxsched_9(D)->intvExp+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:434 34 {zero_extendqisi2}
     (nil))
(debug_insn 36 35 38 2 (var_location:QI intvExp (subreg:QI (reg/v:SI 44 [ intvExp ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:434 -1
     (nil))
(insn 38 36 39 2 (set (reg:SI 10 a10)
        (reg/f:SI 77)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:435 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 77)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 332 [0x14c])))
            (nil))))
(call_insn/i 39 38 40 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf2") [flags 0x3]  <function_decl 0x140efaaf8 os_rlsbf2>) [0 os_rlsbf2 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:435 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 40 39 44 2 (set (reg:SI 82)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:435 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 44 40 45 2 (set (reg:SI 83)
        (const_int 7 [0x7])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:435 44 {movsi_internal}
     (nil))
(insn 45 44 46 2 (set (reg:SI 48 [ D.6179 ])
        (minus:SI (reg:SI 83)
            (reg/v:SI 44 [ intvExp ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:435 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 83)
        (expr_list:REG_EQUAL (minus:SI (const_int 7 [0x7])
                (reg/v:SI 44 [ intvExp ]))
            (nil))))
(insn 46 45 47 2 (set (reg:SI 84)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC83") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:435 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 4095 [0xfff])
        (nil)))
(insn 47 46 48 2 (set (reg:SI 49 [ D.6179 ])
        (ashiftrt:SI (reg:SI 84)
            (reg:SI 48 [ D.6179 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:435 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 84)
        (expr_list:REG_DEAD (reg:SI 48 [ D.6179 ])
            (nil))))
(insn 48 47 49 2 (set (reg/v:SI 50 [ off ])
        (and:SI (reg:SI 82)
            (reg:SI 49 [ D.6179 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:435 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 82)
        (expr_list:REG_DEAD (reg:SI 49 [ D.6179 ])
            (nil))))
(debug_insn 49 48 51 2 (var_location:SI off (reg/v:SI 50 [ off ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:435 -1
     (nil))
(insn 51 49 52 2 (set (reg:SI 51 [ D.6179 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 76)
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:436 44 {movsi_internal}
     (nil))
(insn 52 51 53 2 (set (reg:SI 86)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC84") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:436 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 132500 [0x20594])
        (nil)))
(insn 53 52 55 2 (set (reg:SI 52 [ D.6179 ])
        (plus:SI (reg:SI 51 [ D.6179 ])
            (reg:SI 86))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:436 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 86)
        (expr_list:REG_DEAD (reg:SI 51 [ D.6179 ])
            (nil))))
(insn 55 53 57 2 (set (reg:SI 88)
        (ashiftrt:SI (reg/v:SI 50 [ off ])
            (const_int 31 [0x1f]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 52 {ashrsi3}
     (nil))
(insn 57 55 58 2 (set (reg:SI 90)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC85") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 1875000 [0x1c9c38])
        (nil)))
(insn 58 57 63 2 (set (reg:SI 89)
        (mult:SI (reg:SI 88)
            (reg:SI 90))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 88)
        (nil)))
(insn 63 58 64 2 (set (reg:SI 95)
        (mult:SI (reg/v:SI 50 [ off ])
            (reg:SI 90))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 9 {mulsi3}
     (nil))
(insn 64 63 66 2 (set (reg:SI 107 [ D.6180+4 ])
        (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 50 [ off ]))
                    (zero_extend:DI (reg:SI 90)))
                (const_int 32 [0x20])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 8 {umulsi3_highpart}
     (expr_list:REG_DEAD (reg:SI 90)
        (expr_list:REG_DEAD (reg/v:SI 50 [ off ])
            (nil))))
(insn 66 64 67 2 (set (reg:SI 96)
        (plus:SI (reg:SI 89)
            (reg:SI 107 [ D.6180+4 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 107 [ D.6180+4 ])
        (expr_list:REG_DEAD (reg:SI 89)
            (nil))))
(insn 67 66 69 2 (set (reg:SI 107 [ D.6180+4 ])
        (reg:SI 96)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 44 {movsi_internal}
     (expr_list:REG_UNUSED (reg:SI 107 [ D.6180+4 ])
        (nil)))
(insn 69 67 96 2 (set (reg:DI 12 a12)
        (const_int 1000 [0x3e8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 43 {movdi_internal}
     (expr_list:REG_EQUAL (const_int 1000 [0x3e8])
        (nil)))
(insn 96 69 97 2 (set (reg:SI 10 a10)
        (reg:SI 95)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 95)
        (nil)))
(insn 97 96 71 2 (set (reg:SI 11 a11 [+4 ])
        (reg:SI 96)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 96)
        (nil)))
(call_insn/u 71 97 72 2 (set (reg:DI 10 a10)
        (call (mem:SI (symbol_ref:SI ("__divdi3") [flags 0x41]) [0  S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:DI 12 a12)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (use (reg:DI 12 a12))
        (expr_list (use (reg:DI 10 a10))
            (nil))))
(insn 72 71 75 2 (set (reg:DI 99)
        (reg:DI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 43 {movdi_internal}
     (expr_list:REG_DEAD (reg:DI 10 a10)
        (nil)))
(insn 75 72 76 2 (set (reg:SI 57 [ D.6179 ])
        (plus:SI (reg:SI 52 [ D.6179 ])
            (subreg:SI (reg:DI 99) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:437 1 {addsi3}
     (expr_list:REG_DEAD (reg:DI 99)
        (expr_list:REG_DEAD (reg:SI 52 [ D.6179 ])
            (nil))))
(insn 76 75 78 2 (set (mem/j:SI (plus:SI (reg/v/f:SI 67 [ rxsched ])
                (const_int 4 [0x4])) [0 rxsched_9(D)->rxbase+0 S4 A32])
        (reg:SI 57 [ D.6179 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:436 44 {movsi_internal}
     (nil))
(insn 78 76 79 2 (set (mem/j:QI (plus:SI (reg/v/f:SI 67 [ rxsched ])
                (const_int 2 [0x2])) [0 rxsched_9(D)->slot+0 S1 A16])
        (subreg:QI (reg:SI 69) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:439 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 69)
        (nil)))
(insn 79 78 80 2 (set (reg:SI 101)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:440 44 {movsi_internal}
     (nil))
(insn 80 79 81 2 (set (reg:SI 58 [ D.6179 ])
        (ashift:SI (reg:SI 101)
            (reg/v:SI 44 [ intvExp ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:440 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 101)
        (expr_list:REG_DEAD (reg/v:SI 44 [ intvExp ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg/v:SI 44 [ intvExp ]))
                (nil)))))
(insn 81 80 83 2 (set (reg:SI 62 [ D.6181 ])
        (zero_extend:SI (mem/j:QI (reg/v/f:SI 67 [ rxsched ]) [0 rxsched_9(D)->dr+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:440 34 {zero_extendqisi2}
     (nil))
(insn 83 81 84 2 (set (reg:SI 103)
        (plus:SI (reg:SI 58 [ D.6179 ])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:440 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 58 [ D.6179 ])
        (nil)))
(insn 84 83 85 2 (set (reg:SI 104 [ D.6179 ])
        (zero_extend:SI (subreg:QI (reg:SI 103) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:440 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 103)
        (nil)))
(insn 85 84 86 2 (set (reg:SI 11 a11)
        (reg:SI 62 [ D.6181 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:440 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62 [ D.6181 ])
        (nil)))
(insn 86 85 87 2 (set (reg:SI 10 a10)
        (reg:SI 104 [ D.6179 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:440 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 104 [ D.6179 ])
        (nil)))
(call_insn 87 86 88 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("calcRxWindow") [flags 0x3]  <function_decl 0x100b66798 calcRxWindow>) [0 calcRxWindow S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:440 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 88 87 89 2 (set (reg:SI 64 [ D.6179 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:440 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 89 88 90 2 (set (reg:SI 65 [ D.6179 ])
        (minus:SI (reg:SI 57 [ D.6179 ])
            (reg:SI 64 [ D.6179 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:440 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 64 [ D.6179 ])
        (expr_list:REG_DEAD (reg:SI 57 [ D.6179 ])
            (nil))))
(insn 90 89 92 2 (set (mem/j:SI (plus:SI (reg/v/f:SI 67 [ rxsched ])
                (const_int 8 [0x8])) [0 rxsched_9(D)->rxtime+0 S4 A32])
        (reg:SI 65 [ D.6179 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:440 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 65 [ D.6179 ])
        (nil)))
(insn 92 90 93 2 (set (reg:SI 66 [ D.6181 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 76)
                    (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:441 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 76)
        (nil)))
(insn 93 92 0 2 (set (mem/j:QI (plus:SI (reg/v/f:SI 67 [ rxsched ])
                (const_int 3 [0x3])) [0 rxsched_9(D)->rxsyms+0 S1 A8])
        (subreg/s/v:QI (reg:SI 66 [ D.6181 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:441 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 67 [ rxsched ])
        (expr_list:REG_DEAD (reg:SI 66 [ D.6181 ])
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function txDone (txDone, funcdef_no=76, decl_uid=3770, cgraph_uid=76, symbol_order=84)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 8 (    1)


txDone

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={4d} r1={1d,10u} r2={1d,1u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,7u} r8={3d} r9={3d} r10={6d,3u} r11={5d,2u} r12={5d,2u} r13={3d} r14={3d} r15={3d} r16={1d,7u} r17={1d,6u} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r42={1d,1u,1e} r45={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,2u} r50={1d,1u} r53={1d,2u} r54={1d,2u} r55={1d,1u} r56={1d,1u} r57={1d,1u} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,2u} r64={1d,1u} r65={1d,1u,1e} r66={1d,1u} r67={1d,1u} r68={1d,3u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} 
;;    total ref usage 193{122d,69u,2e} in 39{36 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 53 54 55 56 57 59 60
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42 53 54 55 56 57 59 60
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(1){ }u14(7){ }u15(16){ }u16(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 61 62 64 65 66
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54
;; live  gen 	 10 [a10] 61 62 64 65 66
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54

( 2 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(1){ }u27(7){ }u28(16){ }u29(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 67
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54
;; live  gen 	 45 67
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(1){ }u33(7){ }u34(16){ }u35(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 46 47 48 68 71 72 73
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 46 47 48 68 71 72 73
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u52(1){ }u53(7){ }u54(16){ }u55(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 50 74
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 50 74
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u64(1){ }u65(7){ }u66(16){ }u67(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u68(1){ }u69(7){ }u70(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


txDone

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={4d} r1={1d,10u} r2={1d,1u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,7u} r8={3d} r9={3d} r10={6d,3u} r11={5d,2u} r12={5d,2u} r13={3d} r14={3d} r15={3d} r16={1d,7u} r17={1d,6u} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r42={1d,1u,1e} r45={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,2u} r50={1d,1u} r53={1d,2u} r54={1d,2u} r55={1d,1u} r56={1d,1u} r57={1d,1u} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,2u} r64={1d,1u} r65={1d,1u,1e} r66={1d,1u} r67={1d,1u} r68={1d,3u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} 
;;    total ref usage 193{122d,69u,2e} in 39{36 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 53 54 55 56 57 59 60
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v:SI 53 [ delay ])
        (reg:SI 2 a2 [ delay ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1397 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ delay ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 54 [ func ])
        (reg:SI 3 a3 [ func ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1397 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ func ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/f:SI 55)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC87") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1399 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 8 7 9 2 (set (reg:SI 42 [ D.6182 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 55)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1399 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 55)
        (nil)))
(insn 9 8 10 2 (set (reg:HI 56)
        (const_int 1538 [0x602])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1399 45 {movhi_internal}
     (nil))
(insn 10 9 12 2 (set (reg:SI 57)
        (and:SI (reg:SI 42 [ D.6182 ])
            (subreg:SI (reg:HI 56) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1399 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 56)
        (expr_list:REG_DEAD (reg:SI 42 [ D.6182 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 42 [ D.6182 ])
                    (const_int 1538 [0x602]))
                (nil)))))
(insn 12 10 13 2 (set (reg:SI 59)
        (zero_extend:SI (subreg:HI (reg:SI 57) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1399 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 57)
        (nil)))
(insn 13 12 14 2 (set (reg:SI 60)
        (const_int 1026 [0x402])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1399 44 {movsi_internal}
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (ne (reg:SI 59)
                (reg:SI 60))
            (label_ref 25)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1399 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 60)
        (expr_list:REG_DEAD (reg:SI 59)
            (int_list:REG_BR_PROB 8629 (nil))))
 -> 25)
;;  succ:       3 [13.7%]  (FALLTHRU)
;;              4 [86.3%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54

;; basic block 3, loop depth 0, count 0, freq 1371, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [13.7%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(1){ }u14(7){ }u15(16){ }u16(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 61 62 64 65 66
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 3 (set (reg/f:SI 61)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC88") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1400 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 312 [0x138])))
        (nil)))
(insn 17 16 18 3 (set (reg:SI 10 a10)
        (reg/f:SI 61)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1400 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 312 [0x138])))
            (nil))))
(call_insn 18 17 19 3 (call (mem:SI (symbol_ref:SI ("rxschedInit") [flags 0x3]  <function_decl 0x100b66a20 rxschedInit>) [0 rxschedInit S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1400 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 19 18 21 3 (set (reg/f:SI 62)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC87") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1401 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 21 19 22 3 (set (reg:HI 64)
        (const_int 512 [0x200])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1401 45 {movhi_internal}
     (nil))
(insn 22 21 23 3 (set (reg:HI 65 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 62)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1401 45 {movhi_internal}
     (nil))
(insn 23 22 24 3 (set (reg:SI 66)
        (ior:SI (subreg:SI (reg:HI 65 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 64) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1401 31 {iorsi3}
     (expr_list:REG_DEAD (reg:HI 65 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 64)
            (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 65 [ LMIC.opmode ]) 0)
                    (const_int 512 [0x200]))
                (nil)))))
(insn 24 23 25 3 (set (mem/j/c:HI (plus:SI (reg/f:SI 62)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 66) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1401 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 66)
        (expr_list:REG_DEAD (reg/f:SI 62)
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [86.3%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(1){ }u27(7){ }u28(16){ }u29(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 67
(code_label 25 24 26 4 124 "" [1 uses])
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 4 (set (reg/f:SI 67)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC87") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1411 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 28 27 29 4 (set (reg:SI 45 [ D.6183 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 67)
                    (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1411 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 67)
        (nil)))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (ne (reg:SI 45 [ D.6183 ])
                (const_int 7 [0x7]))
            (label_ref 48)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1411 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 45 [ D.6183 ])
        (int_list:REG_BR_PROB 8009 (nil)))
 -> 48)
;;  succ:       5 [19.9%]  (FALLTHRU)
;;              6 [80.1%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54

;; basic block 5, loop depth 0, count 0, freq 1991, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [19.9%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(1){ }u33(7){ }u34(16){ }u35(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 46 47 48 68 71 72 73
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 5 (set (reg/f:SI 68)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC87") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1412 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 32 31 33 5 (set (reg:SI 46 [ D.6184 ])
        (mem/j/c:SI (reg/f:SI 68) [0 LMIC.txend+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1412 44 {movsi_internal}
     (nil))
(insn 33 32 34 5 (set (reg:SI 47 [ D.6184 ])
        (plus:SI (reg:SI 46 [ D.6184 ])
            (reg/v:SI 53 [ delay ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1412 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 53 [ delay ])
        (expr_list:REG_DEAD (reg:SI 46 [ D.6184 ])
            (nil))))
(insn 34 33 36 5 (set (reg:SI 48 [ D.6184 ])
        (plus:SI (reg:SI 47 [ D.6184 ])
            (const_int -10 [0xfffffffffffffff6]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1412 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 47 [ D.6184 ])
        (nil)))
(insn 36 34 38 5 (set (mem/j/c:SI (plus:SI (reg/f:SI 68)
                (const_int 4 [0x4])) [0 LMIC.rxtime+0 S4 A32])
        (reg:SI 48 [ D.6184 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1412 44 {movsi_internal}
     (nil))
(insn 38 36 39 5 (set (reg:QI 71)
        (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1413 46 {movqi_internal}
     (nil))
(insn 39 38 40 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 68)
                (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32])
        (reg:QI 71)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1413 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 71)
        (expr_list:REG_DEAD (reg/f:SI 68)
            (nil))))
(insn 40 39 41 5 (set (reg:SI 72 [ D.6184 ])
        (plus:SI (reg:SI 48 [ D.6184 ])
            (const_int -125 [0xffffffffffffff83]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1414 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 48 [ D.6184 ])
        (nil)))
(insn 41 40 42 5 (set (reg/f:SI 73)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC89") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1414 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(insn 42 41 43 5 (set (reg:SI 12 a12)
        (reg/v/f:SI 54 [ func ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1414 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 54 [ func ])
        (nil)))
(insn 43 42 44 5 (set (reg:SI 11 a11)
        (reg:SI 72 [ D.6184 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1414 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 72 [ D.6184 ])
        (nil)))
(insn 44 43 45 5 (set (reg:SI 10 a10)
        (reg/f:SI 73)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1414 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 73)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 20 [0x14])))
            (nil))))
(call_insn 45 44 48 5 (call (mem:SI (symbol_ref:SI ("os_setTimedCallback") [flags 0x41]  <function_decl 0x140efa288 os_setTimedCallback>) [0 os_setTimedCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1414 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 6, loop depth 0, count 0, freq 8009, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [80.1%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u52(1){ }u53(7){ }u54(16){ }u55(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 53 54
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 50 74
(code_label 48 45 49 6 125 "" [1 uses])
(note 49 48 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 6 (set (reg/f:SI 74)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC87") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1419 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 51 50 52 6 (set (reg:SI 50 [ D.6183 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 74)
                    (const_int 17 [0x11])) [0 LMIC.dndr+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1419 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 74)
        (nil)))
(insn 52 51 53 6 (set (reg:SI 12 a12)
        (reg:SI 50 [ D.6183 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1419 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 50 [ D.6183 ])
        (nil)))
(insn 53 52 54 6 (set (reg:SI 11 a11)
        (reg/v/f:SI 54 [ func ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1419 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 54 [ func ])
        (nil)))
(insn 54 53 55 6 (set (reg:SI 10 a10)
        (reg/v:SI 53 [ delay ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1419 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 53 [ delay ])
        (nil)))
(call_insn 55 54 58 6 (call (mem:SI (symbol_ref:SI ("schedRx12") [flags 0x3]  <function_decl 0x100bb2000 schedRx12>) [0 schedRx12 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1419 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 7, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 6, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              5 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u64(1){ }u65(7){ }u66(16){ }u67(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
(code_label 58 55 59 7 123 "" [0 uses])
(note 59 58 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function updataDone (updataDone, funcdef_no=88, decl_uid=3820, cgraph_uid=88, symbol_order=96)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


updataDone

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={2d,1u} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r42={1d,1u} r47={1d,1u} r48={1d,1u} r49={1d,1u} r50={1d,1u} r51={1d,1u} 
;;    total ref usage 61{45d,16u,0e} in 9{8 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 47 48 49 50 51
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 42 47 48 49 50 51
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u13(1){ }u14(7){ }u15(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


updataDone

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={2d,1u} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r42={1d,1u} r47={1d,1u} r48={1d,1u} r49={1d,1u} r50={1d,1u} r51={1d,1u} 
;;    total ref usage 61{45d,16u,0e} in 9{8 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 47 48 49 50 51
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 47)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC90") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1609 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 6 8 2 (set:SI (reg/f:SI 48)
        (plus:SI (reg/f:SI 47)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1609 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 47)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 8 7 9 2 (set (reg:SI 42 [ D.6185 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 48)
                    (const_int 39 [0x27])) [0 LMIC.rxDelay+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1609 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 48)
        (nil)))
(insn 9 8 10 2 (set (reg/f:SI 49)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC91") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1609 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("setupRx1DnData") [flags 0x3]  <function_decl 0x100bc31b0 setupRx1DnData>)
        (nil)))
(insn 10 9 11 2 (set (reg:SI 51)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC92") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1609 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 62500 [0xf424])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 50 [ D.6186 ])
        (mult:SI (reg:SI 42 [ D.6185 ])
            (reg:SI 51))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1609 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 51)
        (expr_list:REG_DEAD (reg:SI 42 [ D.6185 ])
            (nil))))
(insn 12 11 13 2 (set (reg:SI 11 a11)
        (reg/f:SI 49)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1609 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 49)
        (expr_list:REG_EQUAL (symbol_ref:SI ("setupRx1DnData") [flags 0x3]  <function_decl 0x100bc31b0 setupRx1DnData>)
            (nil))))
(insn 13 12 14 2 (set (reg:SI 10 a10)
        (reg:SI 50 [ D.6186 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1609 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 50 [ D.6186 ])
        (nil)))
(call_insn 14 13 0 2 (call (mem:SI (symbol_ref:SI ("txDone") [flags 0x3]  <function_decl 0x100bb21b0 txDone>) [0 txDone S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1609 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function jreqDone (jreqDone, funcdef_no=83, decl_uid=3803, cgraph_uid=83, symbol_order=91)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


jreqDone

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={2d,1u} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r43={1d,1u} r44={1d,1u} 
;;    total ref usage 53{41d,12u,0e} in 5{4 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 44
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 43 44
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u9(1){ }u10(7){ }u11(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


jreqDone

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={2d,1u} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r43={1d,1u} r44={1d,1u} 
;;    total ref usage 53{41d,12u,0e} in 5{4 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 44
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 43)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC93") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1567 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("setupRx1Jacc") [flags 0x3]  <function_decl 0x100bb2af8 setupRx1Jacc>)
        (nil)))
(insn 7 6 8 2 (set (reg:SI 44)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC94") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1567 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 312500 [0x4c4b4])
        (nil)))
(insn 8 7 9 2 (set (reg:SI 11 a11)
        (reg/f:SI 43)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1567 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 43)
        (expr_list:REG_EQUAL (symbol_ref:SI ("setupRx1Jacc") [flags 0x3]  <function_decl 0x100bb2af8 setupRx1Jacc>)
            (nil))))
(insn 9 8 10 2 (set (reg:SI 10 a10)
        (reg:SI 44)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1567 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 44)
        (expr_list:REG_EQUAL (const_int 312500 [0x4c4b4])
            (nil))))
(call_insn 10 9 0 2 (call (mem:SI (symbol_ref:SI ("txDone") [flags 0x3]  <function_decl 0x100bb21b0 txDone>) [0 txDone S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1567 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function micB0 (micB0, funcdef_no=36, decl_uid=3422, cgraph_uid=36, symbol_order=37)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


micB0

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 10[a10] 11[a11]
;;  ref usage 	r0={3d} r1={1d,4u} r2={1d,1u} r3={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d} r7={1d,2u} r8={2d} r9={2d} r10={4d,2u} r11={4d,2u} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,2u} r17={1d,1u} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r43={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u,1e} r48={1d,1u} r49={1d,7u} r50={1d,5u} r55={1d,1u} r57={1d,1u} r58={1d,1u} r62={1d,1u} r63={1d,1u} 
;;    total ref usage 120{80d,39u,1e} in 25{23 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 45 46 47 48 49 50 55 57 58 62 63
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 43 45 46 47 48 49 50 55 57 58 62 63
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u37(1){ }u38(7){ }u39(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


micB0

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 10[a10] 11[a11]
;;  ref usage 	r0={3d} r1={1d,4u} r2={1d,1u} r3={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d} r7={1d,2u} r8={2d} r9={2d} r10={4d,2u} r11={4d,2u} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,2u} r17={1d,1u} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r43={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u,1e} r48={1d,1u} r49={1d,7u} r50={1d,5u} r55={1d,1u} r57={1d,1u} r58={1d,1u} r62={1d,1u} r63={1d,1u} 
;;    total ref usage 120{80d,39u,1e} in 25{23 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 45 46 47 48 49 50 55 57 58 62 63
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v:SI 45 [ devaddr ])
        (reg:SI 2 a2 [ devaddr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:137 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ devaddr ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 46 [ seqno ])
        (reg:SI 3 a3 [ seqno ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:137 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ seqno ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 47 [ dndir ])
        (reg:SI 4 a4 [ dndir ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:137 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 a4 [ dndir ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 48 [ len ])
        (reg:SI 5 a5 [ len ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:137 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 a5 [ len ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg/f:SI 49)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC95") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:138 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("AESAUX") [flags 0x40]  <var_decl 0x140ed9360 AESAUX>)
        (nil)))
(insn 10 9 11 2 (set (reg:SI 50)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:138 44 {movsi_internal}
     (nil))
(insn 11 10 13 2 (set (mem:SI (reg/f:SI 49) [0 MEM[(void *)&AESAUX]+0 S4 A32])
        (reg:SI 50)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:138 44 {movsi_internal}
     (nil))
(insn 13 11 15 2 (set (mem:SI (plus:SI (reg/f:SI 49)
                (const_int 4 [0x4])) [0 MEM[(void *)&AESAUX]+4 S4 A32])
        (reg:SI 50)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:138 44 {movsi_internal}
     (nil))
(insn 15 13 17 2 (set (mem:SI (plus:SI (reg/f:SI 49)
                (const_int 8 [0x8])) [0 MEM[(void *)&AESAUX]+8 S4 A32])
        (reg:SI 50)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:138 44 {movsi_internal}
     (nil))
(insn 17 15 19 2 (set (mem:SI (plus:SI (reg/f:SI 49)
                (const_int 12 [0xc])) [0 MEM[(void *)&AESAUX]+12 S4 A32])
        (reg:SI 50)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:138 44 {movsi_internal}
     (nil))
(insn 19 17 20 2 (set (reg:QI 55)
        (const_int 73 [0x49])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:139 46 {movqi_internal}
     (nil))
(insn 20 19 21 2 (set (mem:QI (reg/f:SI 49) [0 MEM[(u1_t *)&AESAUX]+0 S1 A32])
        (reg:QI 55)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:139 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 55)
        (nil)))
(insn 21 20 23 2 (set (reg:SI 58)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:140 44 {movsi_internal}
     (nil))
(insn 23 21 25 2 (set (reg:SI 57)
        (if_then_else:SI (ne (reg/v:SI 47 [ dndir ])
                (const_int 0 [0]))
            (reg:SI 58)
            (reg:SI 50))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:140 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 58)
        (expr_list:REG_DEAD (reg:SI 50)
            (expr_list:REG_DEAD (reg/v:SI 47 [ dndir ])
                (expr_list:REG_EQUAL (ne:SI (reg/v:SI 47 [ dndir ])
                        (const_int 0 [0]))
                    (nil))))))
(insn 25 23 27 2 (set (reg:SI 43 [ D.6189 ])
        (zero_extend:SI (subreg:QI (reg:SI 57) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:140 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 57)
        (nil)))
(insn 27 25 29 2 (set (mem:QI (plus:SI (reg/f:SI 49)
                (const_int 5 [0x5])) [0 MEM[(u1_t *)&AESAUX + 5B]+0 S1 A8])
        (subreg/s/v:QI (reg:SI 43 [ D.6189 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:140 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 43 [ D.6189 ])
        (nil)))
(insn 29 27 30 2 (set (mem:QI (plus:SI (reg/f:SI 49)
                (const_int 15 [0xf])) [0 MEM[(u1_t *)&AESAUX + 15B]+0 S1 A8])
        (subreg:QI (reg/v:SI 48 [ len ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:141 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 49)
        (expr_list:REG_DEAD (reg/v:SI 48 [ len ])
            (nil))))
(insn 30 29 31 2 (set (reg/f:SI 62)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC96") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:142 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("AESAUX") [flags 0x40]  <var_decl 0x140ed9360 AESAUX>)
                (const_int 6 [0x6])))
        (nil)))
(insn 31 30 32 2 (set (reg:SI 11 a11)
        (reg/v:SI 45 [ devaddr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:142 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 45 [ devaddr ])
        (nil)))
(insn 32 31 33 2 (set (reg:SI 10 a10)
        (reg/f:SI 62)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:142 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("AESAUX") [flags 0x40]  <var_decl 0x140ed9360 AESAUX>)
                    (const_int 6 [0x6])))
            (nil))))
(call_insn 33 32 34 2 (call (mem:SI (symbol_ref:SI ("os_wlsbf4") [flags 0x3]  <function_decl 0x140efa870 os_wlsbf4>) [0 os_wlsbf4 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:142 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 34 33 35 2 (set (reg/f:SI 63)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC97") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:143 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("AESAUX") [flags 0x40]  <var_decl 0x140ed9360 AESAUX>)
                (const_int 10 [0xa])))
        (nil)))
(insn 35 34 36 2 (set (reg:SI 11 a11)
        (reg/v:SI 46 [ seqno ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:143 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 46 [ seqno ])
        (nil)))
(insn 36 35 37 2 (set (reg:SI 10 a10)
        (reg/f:SI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:143 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("AESAUX") [flags 0x40]  <var_decl 0x140ed9360 AESAUX>)
                    (const_int 10 [0xa])))
            (nil))))
(call_insn 37 36 0 2 (call (mem:SI (symbol_ref:SI ("os_wlsbf4") [flags 0x3]  <function_decl 0x140efa870 os_wlsbf4>) [0 os_wlsbf4 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:143 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function aes_verifyMic (aes_verifyMic, funcdef_no=37, decl_uid=3430, cgraph_uid=37, symbol_order=38)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


aes_verifyMic

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 7[a7] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={5d} r1={1d,6u} r2={2d,3u} r3={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d,1u} r7={2d,3u} r8={4d} r9={4d} r10={8d,6u} r11={7d,3u} r12={7d,3u} r13={5d,1u} r14={4d} r15={4d} r16={1d,2u} r17={1d,1u} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r43={1d,1u} r46={1d,1u} r47={1d,1u} r50={1d,1u} r51={1d,1u} r52={1d,1u} r53={1d,1u} r54={1d,2u} r56={1d,3u} r57={1d,1u} r60={1d,1u} r62={1d,1u} r63={1d,1u} r65={1d,1u} r66={1d,1u,1e} r67={1d,1u} r68={1d,1u} 
;;    total ref usage 201{148d,52u,1e} in 35{31 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 2 [a2] 7 [a7] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 46 47 50 51 52 53 54 56 57 60 62 63 65 66 67 68
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 7 [a7] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 43 46 47 50 51 52 53 54 56 57 60 62 63 65 66 67 68
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u49(1){ }u50(2){ }u51(7){ }u52(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


aes_verifyMic

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 7[a7] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={5d} r1={1d,6u} r2={2d,3u} r3={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d,1u} r7={2d,3u} r8={4d} r9={4d} r10={8d,6u} r11={7d,3u} r12={7d,3u} r13={5d,1u} r14={4d} r15={4d} r16={1d,2u} r17={1d,1u} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r43={1d,1u} r46={1d,1u} r47={1d,1u} r50={1d,1u} r51={1d,1u} r52={1d,1u} r53={1d,1u} r54={1d,2u} r56={1d,3u} r57={1d,1u} r60={1d,1u} r62={1d,1u} r63={1d,1u} r65={1d,1u} r66={1d,1u,1e} r67={1d,1u} r68={1d,1u} 
;;    total ref usage 201{148d,52u,1e} in 35{31 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 2 [a2] 7 [a7] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 46 47 50 51 52 53 54 56 57 60 62 63 65 66 67 68
(note 11 0 7 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 7 11 8 2 (set (reg:SI 56)
        (reg:SI 7 a7)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:147 44 {movsi_internal}
     (nil))
(insn 8 7 2 2 (set (reg/f:SI 7 a7 [ len ])
        (unspec_volatile:SI [
                (const_int 0 [0])
            ] 1)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:147 90 {set_frame_ptr}
     (nil))
(insn 2 8 3 2 (set (reg/v/f:SI 50 [ key ])
        (reg:SI 2 a2 [ key ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:147 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ key ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 51 [ devaddr ])
        (reg:SI 3 a3 [ devaddr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:147 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ devaddr ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 52 [ seqno ])
        (reg:SI 4 a4 [ seqno ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:147 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 a4 [ seqno ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 53 [ dndir ])
        (reg:SI 5 a5 [ dndir ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:147 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 a5 [ dndir ])
        (nil)))
(insn 6 5 10 2 (set (reg/v/f:SI 54 [ pdu ])
        (reg:SI 6 a6 [ pdu ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:147 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 6 a6 [ pdu ])
        (nil)))
(note 10 6 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 10 14 2 (set (reg:SI 13 a13)
        (reg:SI 56)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:148 44 {movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:SI 12 a12)
        (reg/v:SI 53 [ dndir ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:148 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 53 [ dndir ])
        (nil)))
(insn 15 14 16 2 (set (reg:SI 11 a11)
        (reg/v:SI 52 [ seqno ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:148 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 52 [ seqno ])
        (nil)))
(insn 16 15 17 2 (set (reg:SI 10 a10)
        (reg/v:SI 51 [ devaddr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:148 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 51 [ devaddr ])
        (nil)))
(call_insn 17 16 18 2 (call (mem:SI (symbol_ref:SI ("micB0") [flags 0x3]  <function_decl 0x100b50ca8 micB0>) [0 micB0 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:148 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 13 a13)
        (expr_list:REG_DEAD (reg:SI 12 a12)
            (expr_list:REG_DEAD (reg:SI 11 a11)
                (expr_list:REG_DEAD (reg:SI 10 a10)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (nil))))))
(insn 18 17 21 2 (set (reg/f:SI 57)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC98") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:149 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
        (nil)))
(insn 21 18 22 2 (set (reg:SI 60)
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:149 44 {movsi_internal}
     (nil))
(insn 22 21 23 2 (set (reg:SI 12 a12)
        (reg:SI 60)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:149 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60)
        (expr_list:REG_EQUAL (const_int 16 [0x10])
            (nil))))
(insn 23 22 24 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 50 [ key ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:149 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 50 [ key ])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 10 a10)
        (reg/f:SI 57)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:149 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 57)
        (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
            (nil))))
(call_insn 25 24 27 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0x100bc3a20 memcpy>) [0 memcpy S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:149 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (set (reg:SI 10 a10)
            (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 10 a10))
            (expr_list:SI (use (reg:SI 11 a11))
                (expr_list:SI (use (reg:SI 12 a12))
                    (nil))))))
(insn 27 25 28 2 (set (reg:SI 62 [ D.6190 ])
        (and:SI (reg:SI 56)
            (const_int 65535 [0xffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 30 {andsi3}
     (nil))
(insn 28 27 29 2 (set (reg:SI 12 a12)
        (reg:SI 62 [ D.6190 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62 [ D.6190 ])
        (nil)))
(insn 29 28 30 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 54 [ pdu ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 44 {movsi_internal}
     (nil))
(insn 30 29 31 2 (set (reg:SI 10 a10)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 44 {movsi_internal}
     (nil))
(call_insn 31 30 32 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_aes") [flags 0x41]  <function_decl 0x100ae0a20 os_aes>) [0 os_aes S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 32 31 33 2 (set (reg:SI 43 [ D.6191 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 33 32 34 2 (set (reg:SI 63 [ D.6193 ])
        (plus:SI (reg/v/f:SI 54 [ pdu ])
            (reg:SI 56))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 56)
        (expr_list:REG_DEAD (reg/v/f:SI 54 [ pdu ])
            (nil))))
(insn 34 33 35 2 (set (reg:SI 10 a10)
        (reg:SI 63 [ D.6193 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 63 [ D.6193 ])
        (nil)))
(call_insn/i 35 34 36 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rmsbf4") [flags 0x3]  <function_decl 0x140efa948 os_rmsbf4>) [0 os_rmsbf4 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 36 35 37 2 (set (reg:SI 46 [ D.6191 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 37 36 38 2 (set (reg:SI 66)
        (minus:SI (reg:SI 43 [ D.6191 ])
            (reg:SI 46 [ D.6191 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 46 [ D.6191 ])
        (expr_list:REG_DEAD (reg:SI 43 [ D.6191 ])
            (nil))))
(insn 38 37 39 2 (set (reg:SI 67)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 44 {movsi_internal}
     (nil))
(insn 39 38 40 2 (set (reg:SI 68)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 44 {movsi_internal}
     (nil))
(insn 40 39 42 2 (set (reg:SI 65)
        (if_then_else:SI (eq (reg:SI 66)
                (const_int 0 [0]))
            (reg:SI 67)
            (reg:SI 68))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 68)
        (expr_list:REG_DEAD (reg:SI 67)
            (expr_list:REG_DEAD (reg:SI 66)
                (expr_list:REG_EQUAL (eq:SI (reg:SI 66)
                        (const_int 0 [0]))
                    (nil))))))
(insn 42 40 48 2 (set (reg:SI 47 [ D.6194 ])
        (zero_extend:SI (subreg:QI (reg:SI 65) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 65)
        (nil)))
(insn 48 42 49 2 (set (reg/i:SI 2 a2)
        (reg:SI 47 [ D.6194 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:151 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 47 [ D.6194 ])
        (nil)))
(insn 49 48 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:151 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function aes_cipher (aes_cipher, funcdef_no=42, decl_uid=3458, cgraph_uid=42, symbol_order=43)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


aes_cipher

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 7[a7] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={5d} r1={1d,8u} r2={1d,1u} r3={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d,1u} r7={2d,5u} r8={4d} r9={4d} r10={8d,4u} r11={8d,4u} r12={6d,2u} r13={4d} r14={4d} r15={4d} r16={1d,4u} r17={1d,3u} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r43={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u,1e} r49={1d,1u} r50={1d,1u} r51={1d,2u} r52={1d,7u} r53={1d,5u} r58={1d,2u} r62={1d,1u} r63={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r71={1d,1u} r73={1d,1u} 
;;    total ref usage 213{147d,65u,1e} in 41{37 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 7 [a7] 45 46 47 48 49 50 51
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 7 [a7] 45 46 47 48 49 50 51
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46 47 48 49 51
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46 47 48 49 51

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(1){ }u13(7){ }u14(16){ }u15(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46 47 48 49 51
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46 47 48 49 51
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 52 53 58 62 63 66 67 68 71 73
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46 47 48 49 51
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 43 52 53 58 62 63 66 67 68 71 73
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u59(1){ }u60(7){ }u61(16){ }u62(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u63(1){ }u64(7){ }u65(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


aes_cipher

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 7[a7] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={5d} r1={1d,8u} r2={1d,1u} r3={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d,1u} r7={2d,5u} r8={4d} r9={4d} r10={8d,4u} r11={8d,4u} r12={6d,2u} r13={4d} r14={4d} r15={4d} r16={1d,4u} r17={1d,3u} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r43={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u,1e} r49={1d,1u} r50={1d,1u} r51={1d,2u} r52={1d,7u} r53={1d,5u} r58={1d,2u} r62={1d,1u} r63={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r71={1d,1u} r73={1d,1u} 
;;    total ref usage 213{147d,65u,1e} in 41{37 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 7 [a7] 45 46 47 48 49 50 51
(note 11 0 7 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 7 11 8 2 (set (reg:SI 51)
        (reg:SI 7 a7)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:180 44 {movsi_internal}
     (nil))
(insn 8 7 2 2 (set (reg/f:SI 7 a7 [ len ])
        (unspec_volatile:SI [
                (const_int 0 [0])
            ] 1)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:180 90 {set_frame_ptr}
     (nil))
(insn 2 8 3 2 (set (reg/v/f:SI 45 [ key ])
        (reg:SI 2 a2 [ key ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:180 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ key ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 46 [ devaddr ])
        (reg:SI 3 a3 [ devaddr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:180 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ devaddr ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 47 [ seqno ])
        (reg:SI 4 a4 [ seqno ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:180 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 a4 [ seqno ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 48 [ dndir ])
        (reg:SI 5 a5 [ dndir ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:180 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 a5 [ dndir ])
        (nil)))
(insn 6 5 9 2 (set (reg/v/f:SI 49 [ payload ])
        (reg:SI 6 a6 [ payload ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:180 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 6 a6 [ payload ])
        (nil)))
(insn 9 6 10 2 (set (reg/v:SI 50 [ len ])
        (reg:SI 51)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:180 44 {movsi_internal}
     (nil))
(note 10 9 13 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 13 10 14 2 (set (pc)
        (if_then_else (ge (reg/v:SI 50 [ len ])
                (const_int 1 [0x1]))
            (pc)
            (label_ref:SI 61))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:181 57 {*bfalse}
     (expr_list:REG_DEAD (reg/v:SI 50 [ len ])
        (int_list:REG_BR_PROB 3667 (nil)))
 -> 61)
;;  succ:       4 [36.7%] 
;;              3 [63.3%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46 47 48 49 51

;; basic block 3, loop depth 0, count 0, freq 6333, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [63.3%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(1){ }u13(7){ }u14(16){ }u15(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46 47 48 49 51
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46 47 48 49 51
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 52 53 58 62 63 66 67 68 71 73
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 3 (set (reg/f:SI 52)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC99") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:183 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("AESAUX") [flags 0x40]  <var_decl 0x140ed9360 AESAUX>)
        (nil)))
(insn 16 15 17 3 (set (reg:SI 53)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:183 44 {movsi_internal}
     (nil))
(insn 17 16 19 3 (set (mem:SI (reg/f:SI 52) [0 MEM[(void *)&AESAUX]+0 S4 A32])
        (reg:SI 53)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:183 44 {movsi_internal}
     (nil))
(insn 19 17 21 3 (set (mem:SI (plus:SI (reg/f:SI 52)
                (const_int 4 [0x4])) [0 MEM[(void *)&AESAUX]+4 S4 A32])
        (reg:SI 53)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:183 44 {movsi_internal}
     (nil))
(insn 21 19 23 3 (set (mem:SI (plus:SI (reg/f:SI 52)
                (const_int 8 [0x8])) [0 MEM[(void *)&AESAUX]+8 S4 A32])
        (reg:SI 53)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:183 44 {movsi_internal}
     (nil))
(insn 23 21 25 3 (set (mem:SI (plus:SI (reg/f:SI 52)
                (const_int 12 [0xc])) [0 MEM[(void *)&AESAUX]+12 S4 A32])
        (reg:SI 53)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:183 44 {movsi_internal}
     (nil))
(insn 25 23 26 3 (set (reg:QI 58)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:184 46 {movqi_internal}
     (nil))
(insn 26 25 29 3 (set (mem:QI (plus:SI (reg/f:SI 52)
                (const_int 15 [0xf])) [0 MEM[(u1_t *)&AESAUX + 15B]+0 S1 A8])
        (reg:QI 58)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:184 46 {movqi_internal}
     (nil))
(insn 29 26 30 3 (set (mem:QI (reg/f:SI 52) [0 MEM[(u1_t *)&AESAUX]+0 S1 A32])
        (reg:QI 58)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:184 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 58)
        (nil)))
(insn 30 29 32 3 (set (reg:SI 63)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:185 44 {movsi_internal}
     (nil))
(insn 32 30 34 3 (set (reg:SI 62)
        (if_then_else:SI (ne (reg/v:SI 48 [ dndir ])
                (const_int 0 [0]))
            (reg:SI 63)
            (reg:SI 53))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:185 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 63)
        (expr_list:REG_DEAD (reg:SI 53)
            (expr_list:REG_DEAD (reg/v:SI 48 [ dndir ])
                (expr_list:REG_EQUAL (ne:SI (reg/v:SI 48 [ dndir ])
                        (const_int 0 [0]))
                    (nil))))))
(insn 34 32 36 3 (set (reg:SI 43 [ D.6199 ])
        (zero_extend:SI (subreg:QI (reg:SI 62) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:185 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 62)
        (nil)))
(insn 36 34 37 3 (set (mem:QI (plus:SI (reg/f:SI 52)
                (const_int 5 [0x5])) [0 MEM[(u1_t *)&AESAUX + 5B]+0 S1 A8])
        (subreg/s/v:QI (reg:SI 43 [ D.6199 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:185 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 52)
        (expr_list:REG_DEAD (reg:SI 43 [ D.6199 ])
            (nil))))
(insn 37 36 38 3 (set (reg/f:SI 66)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC100") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:186 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("AESAUX") [flags 0x40]  <var_decl 0x140ed9360 AESAUX>)
                (const_int 6 [0x6])))
        (nil)))
(insn 38 37 39 3 (set (reg:SI 11 a11)
        (reg/v:SI 46 [ devaddr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:186 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 46 [ devaddr ])
        (nil)))
(insn 39 38 40 3 (set (reg:SI 10 a10)
        (reg/f:SI 66)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:186 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 66)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("AESAUX") [flags 0x40]  <var_decl 0x140ed9360 AESAUX>)
                    (const_int 6 [0x6])))
            (nil))))
(call_insn 40 39 41 3 (call (mem:SI (symbol_ref:SI ("os_wlsbf4") [flags 0x3]  <function_decl 0x140efa870 os_wlsbf4>) [0 os_wlsbf4 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:186 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 41 40 42 3 (set (reg/f:SI 67)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC101") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:187 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("AESAUX") [flags 0x40]  <var_decl 0x140ed9360 AESAUX>)
                (const_int 10 [0xa])))
        (nil)))
(insn 42 41 43 3 (set (reg:SI 11 a11)
        (reg/v:SI 47 [ seqno ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:187 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 47 [ seqno ])
        (nil)))
(insn 43 42 44 3 (set (reg:SI 10 a10)
        (reg/f:SI 67)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:187 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 67)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("AESAUX") [flags 0x40]  <var_decl 0x140ed9360 AESAUX>)
                    (const_int 10 [0xa])))
            (nil))))
(call_insn 44 43 45 3 (call (mem:SI (symbol_ref:SI ("os_wlsbf4") [flags 0x3]  <function_decl 0x140efa870 os_wlsbf4>) [0 os_wlsbf4 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:187 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 45 44 48 3 (set (reg/f:SI 68)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC102") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:188 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
        (nil)))
(insn 48 45 49 3 (set (reg:SI 71)
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:188 44 {movsi_internal}
     (nil))
(insn 49 48 50 3 (set (reg:SI 12 a12)
        (reg:SI 71)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:188 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 71)
        (expr_list:REG_EQUAL (const_int 16 [0x10])
            (nil))))
(insn 50 49 51 3 (set (reg:SI 11 a11)
        (reg/v/f:SI 45 [ key ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:188 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 45 [ key ])
        (nil)))
(insn 51 50 52 3 (set (reg:SI 10 a10)
        (reg/f:SI 68)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:188 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 68)
        (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
            (nil))))
(call_insn 52 51 54 3 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0x100bc3a20 memcpy>) [0 memcpy S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:188 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (set (reg:SI 10 a10)
            (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 10 a10))
            (expr_list:SI (use (reg:SI 11 a11))
                (expr_list:SI (use (reg:SI 12 a12))
                    (nil))))))
(insn 54 52 55 3 (set (reg:SI 73 [ D.6200 ])
        (and:SI (reg:SI 51)
            (const_int 65535 [0xffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:189 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 51)
        (nil)))
(insn 55 54 56 3 (set (reg:SI 12 a12)
        (reg:SI 73 [ D.6200 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:189 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 73 [ D.6200 ])
        (nil)))
(insn 56 55 57 3 (set (reg:SI 11 a11)
        (reg/v/f:SI 49 [ payload ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:189 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 49 [ payload ])
        (nil)))
(insn 57 56 58 3 (set (reg:SI 10 a10)
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:189 44 {movsi_internal}
     (nil))
(call_insn 58 57 61 3 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_aes") [flags 0x41]  <function_decl 0x100ae0a20 os_aes>) [0 os_aes S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:189 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              2 [36.7%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u59(1){ }u60(7){ }u61(16){ }u62(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
(code_label 61 58 62 4 131 "" [1 uses])
(note 62 61 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function os_wmsbf4 (os_wmsbf4, funcdef_no=33, decl_uid=2748, cgraph_uid=33, symbol_order=34)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


os_wmsbf4

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,2u} r2={1d,1u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r43={1d,1u} r45={1d,1u} r47={1d,1u} r49={1d,4u} r50={1d,4u} 
;;    total ref usage 35{15d,20u,0e} in 9{9 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 45 47 49 50
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 43 45 47 49 50
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u17(1){ }u18(7){ }u19(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


os_wmsbf4

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,2u} r2={1d,1u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r43={1d,1u} r45={1d,1u} r47={1d,1u} r49={1d,4u} r50={1d,4u} 
;;    total ref usage 35{15d,20u,0e} in 9{9 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 45 47 49 50
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 49 [ buf ])
        (reg:SI 2 a2 [ buf ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:97 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ buf ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 50 [ v ])
        (reg:SI 3 a3 [ v ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:97 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ v ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (mem:QI (plus:SI (reg/v/f:SI 49 [ buf ])
                (const_int 3 [0x3])) [0 MEM[(u1_t *)buf_1(D) + 3B]+0 S1 A8])
        (subreg:QI (reg/v:SI 50 [ v ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:98 46 {movqi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:SI 43 [ D.6205 ])
        (lshiftrt:SI (reg/v:SI 50 [ v ])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:99 53 {lshrsi3}
     (nil))
(insn 9 8 10 2 (set (mem:QI (plus:SI (reg/v/f:SI 49 [ buf ])
                (const_int 2 [0x2])) [0 MEM[(u1_t *)buf_1(D) + 2B]+0 S1 A8])
        (subreg:QI (reg:SI 43 [ D.6205 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:99 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 43 [ D.6205 ])
        (nil)))
(insn 10 9 11 2 (set (reg:SI 45 [ D.6205 ])
        (lshiftrt:SI (reg/v:SI 50 [ v ])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:100 53 {lshrsi3}
     (nil))
(insn 11 10 12 2 (set (mem:QI (plus:SI (reg/v/f:SI 49 [ buf ])
                (const_int 1 [0x1])) [0 MEM[(u1_t *)buf_1(D) + 1B]+0 S1 A8])
        (subreg:QI (reg:SI 45 [ D.6205 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:100 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 45 [ D.6205 ])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 47 [ D.6205 ])
        (lshiftrt:SI (reg/v:SI 50 [ v ])
            (const_int 24 [0x18]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:101 53 {lshrsi3}
     (expr_list:REG_DEAD (reg/v:SI 50 [ v ])
        (nil)))
(insn 13 12 0 2 (set (mem:QI (reg/v/f:SI 49 [ buf ]) [0 *buf_1(D)+0 S1 A8])
        (subreg:QI (reg:SI 47 [ D.6205 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:101 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 49 [ buf ])
        (expr_list:REG_DEAD (reg:SI 47 [ D.6205 ])
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function aes_appendMic0 (aes_appendMic0, funcdef_no=39, decl_uid=3442, cgraph_uid=39, symbol_order=40)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


aes_appendMic0

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={4d} r1={1d,5u} r2={1d,1u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={3d} r9={3d} r10={6d,4u} r11={5d,2u} r12={4d,1u} r13={3d} r14={3d} r15={3d} r16={1d,2u} r17={1d,1u} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r43={1d,1u} r45={1d,1u} r46={1d,2u} r47={1d,2u} r48={1d,1u} r49={1d,1u} 
;;    total ref usage 130{103d,27u,0e} in 15{12 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 45 46 47 48 49
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 43 45 46 47 48 49
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u24(1){ }u25(7){ }u26(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


aes_appendMic0

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={4d} r1={1d,5u} r2={1d,1u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={3d} r9={3d} r10={6d,4u} r11={5d,2u} r12={4d,1u} r13={3d} r14={3d} r15={3d} r16={1d,2u} r17={1d,1u} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r43={1d,1u} r45={1d,1u} r46={1d,2u} r47={1d,2u} r48={1d,1u} r49={1d,1u} 
;;    total ref usage 130{103d,27u,0e} in 15{12 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 45 46 47 48 49
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 46 [ pdu ])
        (reg:SI 2 a2 [ pdu ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:162 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ pdu ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 47 [ len ])
        (reg:SI 3 a3 [ len ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:162 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ len ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/f:SI 48)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC103") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:163 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
        (nil)))
(insn 8 7 9 2 (set (reg:SI 10 a10)
        (reg/f:SI 48)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:163 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 48)
        (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
            (nil))))
(call_insn 9 8 10 2 (call (mem:SI (symbol_ref:SI ("os_getDevKey") [flags 0x41]  <function_decl 0x140eefe58 os_getDevKey>) [0 os_getDevKey S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:163 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 10 9 11 2 (set (reg/f:SI 43 [ D.6207 ])
        (plus:SI (reg/v/f:SI 46 [ pdu ])
            (reg/v:SI 47 [ len ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:164 1 {addsi3}
     (nil))
(insn 11 10 12 2 (set (reg:SI 49 [ D.6208 ])
        (and:SI (reg/v:SI 47 [ len ])
            (const_int 65535 [0xffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:164 30 {andsi3}
     (expr_list:REG_DEAD (reg/v:SI 47 [ len ])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 12 a12)
        (reg:SI 49 [ D.6208 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:164 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 49 [ D.6208 ])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 46 [ pdu ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:164 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 46 [ pdu ])
        (nil)))
(insn 14 13 15 2 (set (reg:SI 10 a10)
        (const_int 10 [0xa])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:164 44 {movsi_internal}
     (nil))
(call_insn 15 14 16 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_aes") [flags 0x41]  <function_decl 0x100ae0a20 os_aes>) [0 os_aes S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:164 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 16 15 17 2 (set (reg:SI 45 [ D.6209 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:164 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 17 16 18 2 (set (reg:SI 11 a11)
        (reg:SI 45 [ D.6209 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:164 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 45 [ D.6209 ])
        (nil)))
(insn 18 17 19 2 (set (reg:SI 10 a10)
        (reg/f:SI 43 [ D.6207 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:164 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 43 [ D.6207 ])
        (nil)))
(call_insn 19 18 0 2 (call (mem:SI (symbol_ref:SI ("os_wmsbf4") [flags 0x3]  <function_decl 0x140efaa20 os_wmsbf4>) [0 os_wmsbf4 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:164 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function buildJoinRequest (buildJoinRequest, funcdef_no=94, decl_uid=3842, cgraph_uid=94, symbol_order=102)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


buildJoinRequest

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11]
;;  ref usage 	r0={5d} r1={1d,6u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={4d} r9={4d} r10={8d,4u} r11={6d,2u} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,2u} r17={1d,1u} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r42={1d,1u} r44={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,4u} r49={1d,2u} r50={1d,1u} r51={1d,1u} r53={1d,1u} r54={1d,1u} r57={1d,1u} r60={1d,1u} 
;;    total ref usage 170{136d,34u,0e} in 26{22 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 44 46 47 48 49 50 51 53 54 57 60
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 42 44 46 47 48 49 50 51 53 54 57 60
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u31(1){ }u32(7){ }u33(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


buildJoinRequest

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11]
;;  ref usage 	r0={5d} r1={1d,6u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={4d} r9={4d} r10={8d,4u} r11={6d,2u} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,2u} r17={1d,1u} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r42={1d,1u} r44={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,4u} r49={1d,2u} r50={1d,1u} r51={1d,1u} r53={1d,1u} r54={1d,1u} r57={1d,1u} r60={1d,1u} 
;;    total ref usage 170{136d,34u,0e} in 26{22 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 44 46 47 48 49 50 51 53 54 57 60
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg:SI 47 [ ftype ])
        (reg:SI 2 a2 [ ftype ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1818 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ ftype ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 46 [ ftype ])
        (zero_extend:SI (subreg:QI (reg:SI 47 [ ftype ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1818 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 47 [ ftype ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (var_location:SI d (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
            (const_int 332 [0x14c])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1821 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 48)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC104") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1822 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 9 8 10 2 (set:SI (reg/f:SI 49)
        (plus:SI (reg/f:SI 48)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1822 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 10 9 11 2 (set (mem/c:QI (plus:SI (reg/f:SI 49)
                (const_int 76 [0x4c])) [0 MEM[(u1_t *)&LMIC + 332B]+0 S1 A32])
        (subreg/s/v:QI (reg/v:SI 46 [ ftype ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1822 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/v:SI 46 [ ftype ])
        (nil)))
(insn 11 10 12 2 (set (reg/f:SI 50)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC105") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1823 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 333 [0x14d])))
        (nil)))
(insn 12 11 13 2 (set (reg:SI 10 a10)
        (reg/f:SI 50)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1823 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 50)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 333 [0x14d])))
            (nil))))
(call_insn 13 12 14 2 (call (mem:SI (symbol_ref:SI ("os_getArtEui") [flags 0x41]  <function_decl 0x140efa000 os_getArtEui>) [0 os_getArtEui S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1823 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 14 13 15 2 (set (reg/f:SI 51)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC106") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1824 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 341 [0x155])))
        (nil)))
(insn 15 14 16 2 (set (reg:SI 10 a10)
        (reg/f:SI 51)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1824 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 51)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 341 [0x155])))
            (nil))))
(call_insn 16 15 18 2 (call (mem:SI (symbol_ref:SI ("os_getDevEui") [flags 0x41]  <function_decl 0x140efa0d8 os_getDevEui>) [0 os_getDevEui S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1824 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 18 16 19 2 (set (reg:SI 42 [ D.6210 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 48)
                    (const_int 244 [0xf4])) [0 LMIC.devNonce+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1825 33 {zero_extendhisi2}
     (nil))
(insn 19 18 20 2 (set (reg/f:SI 53)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC107") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1825 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 349 [0x15d])))
        (nil)))
(insn 20 19 21 2 (set (reg:SI 11 a11)
        (reg:SI 42 [ D.6210 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1825 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6210 ])
        (nil)))
(insn 21 20 22 2 (set (reg:SI 10 a10)
        (reg/f:SI 53)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1825 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 53)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 349 [0x15d])))
            (nil))))
(call_insn 22 21 23 2 (call (mem:SI (symbol_ref:SI ("os_wlsbf2") [flags 0x3]  <function_decl 0x140efabd0 os_wlsbf2>) [0 os_wlsbf2 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1825 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 23 22 24 2 (set (reg/f:SI 54)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC108") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1826 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(insn 24 23 25 2 (set (reg:SI 11 a11)
        (const_int 19 [0x13])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1826 44 {movsi_internal}
     (nil))
(insn 25 24 26 2 (set (reg:SI 10 a10)
        (reg/f:SI 54)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1826 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 54)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 332 [0x14c])))
            (nil))))
(call_insn 26 25 29 2 (call (mem:SI (symbol_ref:SI ("aes_appendMic0") [flags 0x3]  <function_decl 0x100b50798 aes_appendMic0>) [0 aes_appendMic0 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1826 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 29 26 30 2 (set (reg:QI 57)
        (const_int 23 [0x17])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1836 46 {movqi_internal}
     (nil))
(insn 30 29 32 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 49)
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (reg:QI 57)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1836 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 57)
        (expr_list:REG_DEAD (reg/f:SI 49)
            (nil))))
(insn 32 30 34 2 (set (reg:SI 44 [ D.6210 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 48)
                    (const_int 244 [0xf4])) [0 LMIC.devNonce+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1837 33 {zero_extendhisi2}
     (nil))
(insn 34 32 35 2 (set (reg:SI 60)
        (plus:SI (reg:SI 44 [ D.6210 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1837 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 44 [ D.6210 ])
        (nil)))
(insn 35 34 0 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 48)
                (const_int 244 [0xf4])) [0 LMIC.devNonce+0 S2 A32])
        (subreg:HI (reg:SI 60) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1837 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 60)
        (expr_list:REG_DEAD (reg/f:SI 48)
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function aes_appendMic (aes_appendMic, funcdef_no=38, decl_uid=3438, cgraph_uid=38, symbol_order=39)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


aes_appendMic

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 7[a7] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={5d} r1={1d,6u} r2={1d,1u} r3={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d,1u} r7={2d,3u} r8={4d} r9={4d} r10={8d,5u} r11={8d,4u} r12={7d,3u} r13={5d,1u} r14={4d} r15={4d} r16={1d,2u} r17={1d,1u} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r43={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} r49={1d,1u} r50={1d,2u} r52={1d,3u} r53={1d,1u} r56={1d,1u} r58={1d,1u} 
;;    total ref usage 186{142d,44u,0e} in 28{24 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 7 [a7] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 45 46 47 48 49 50 52 53 56 58
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 7 [a7] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 43 45 46 47 48 49 50 52 53 56 58
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u41(1){ }u42(7){ }u43(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


aes_appendMic

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 7[a7] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={5d} r1={1d,6u} r2={1d,1u} r3={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d,1u} r7={2d,3u} r8={4d} r9={4d} r10={8d,5u} r11={8d,4u} r12={7d,3u} r13={5d,1u} r14={4d} r15={4d} r16={1d,2u} r17={1d,1u} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r43={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} r49={1d,1u} r50={1d,2u} r52={1d,3u} r53={1d,1u} r56={1d,1u} r58={1d,1u} 
;;    total ref usage 186{142d,44u,0e} in 28{24 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 7 [a7] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 45 46 47 48 49 50 52 53 56 58
(note 11 0 7 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 7 11 8 2 (set (reg:SI 52)
        (reg:SI 7 a7)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:154 44 {movsi_internal}
     (nil))
(insn 8 7 2 2 (set (reg/f:SI 7 a7 [ len ])
        (unspec_volatile:SI [
                (const_int 0 [0])
            ] 1)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:154 90 {set_frame_ptr}
     (nil))
(insn 2 8 3 2 (set (reg/v/f:SI 46 [ key ])
        (reg:SI 2 a2 [ key ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:154 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ key ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 47 [ devaddr ])
        (reg:SI 3 a3 [ devaddr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:154 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ devaddr ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 48 [ seqno ])
        (reg:SI 4 a4 [ seqno ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:154 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 a4 [ seqno ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 49 [ dndir ])
        (reg:SI 5 a5 [ dndir ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:154 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 a5 [ dndir ])
        (nil)))
(insn 6 5 10 2 (set (reg/v/f:SI 50 [ pdu ])
        (reg:SI 6 a6 [ pdu ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:154 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 6 a6 [ pdu ])
        (nil)))
(note 10 6 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 10 14 2 (set (reg:SI 13 a13)
        (reg:SI 52)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:155 44 {movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:SI 12 a12)
        (reg/v:SI 49 [ dndir ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:155 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 49 [ dndir ])
        (nil)))
(insn 15 14 16 2 (set (reg:SI 11 a11)
        (reg/v:SI 48 [ seqno ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:155 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 48 [ seqno ])
        (nil)))
(insn 16 15 17 2 (set (reg:SI 10 a10)
        (reg/v:SI 47 [ devaddr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:155 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 47 [ devaddr ])
        (nil)))
(call_insn 17 16 18 2 (call (mem:SI (symbol_ref:SI ("micB0") [flags 0x3]  <function_decl 0x100b50ca8 micB0>) [0 micB0 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:155 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 13 a13)
        (expr_list:REG_DEAD (reg:SI 12 a12)
            (expr_list:REG_DEAD (reg:SI 11 a11)
                (expr_list:REG_DEAD (reg:SI 10 a10)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (nil))))))
(insn 18 17 21 2 (set (reg/f:SI 53)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC109") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:156 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
        (nil)))
(insn 21 18 22 2 (set (reg:SI 56)
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:156 44 {movsi_internal}
     (nil))
(insn 22 21 23 2 (set (reg:SI 12 a12)
        (reg:SI 56)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:156 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 56)
        (expr_list:REG_EQUAL (const_int 16 [0x10])
            (nil))))
(insn 23 22 24 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 46 [ key ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:156 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 46 [ key ])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 10 a10)
        (reg/f:SI 53)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:156 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 53)
        (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
            (nil))))
(call_insn 25 24 27 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0x100bc3a20 memcpy>) [0 memcpy S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:156 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (set (reg:SI 10 a10)
            (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 10 a10))
            (expr_list:SI (use (reg:SI 11 a11))
                (expr_list:SI (use (reg:SI 12 a12))
                    (nil))))))
(insn 27 25 28 2 (set (reg/f:SI 43 [ D.6214 ])
        (plus:SI (reg/v/f:SI 50 [ pdu ])
            (reg:SI 52))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:158 1 {addsi3}
     (nil))
(insn 28 27 29 2 (set (reg:SI 58 [ D.6215 ])
        (and:SI (reg:SI 52)
            (const_int 65535 [0xffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:158 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 52)
        (nil)))
(insn 29 28 30 2 (set (reg:SI 12 a12)
        (reg:SI 58 [ D.6215 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:158 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 58 [ D.6215 ])
        (nil)))
(insn 30 29 31 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 50 [ pdu ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:158 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 50 [ pdu ])
        (nil)))
(insn 31 30 32 2 (set (reg:SI 10 a10)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:158 44 {movsi_internal}
     (nil))
(call_insn 32 31 33 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_aes") [flags 0x41]  <function_decl 0x100ae0a20 os_aes>) [0 os_aes S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:158 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 33 32 34 2 (set (reg:SI 45 [ D.6216 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:158 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 34 33 35 2 (set (reg:SI 11 a11)
        (reg:SI 45 [ D.6216 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:158 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 45 [ D.6216 ])
        (nil)))
(insn 35 34 36 2 (set (reg:SI 10 a10)
        (reg/f:SI 43 [ D.6214 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:158 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 43 [ D.6214 ])
        (nil)))
(call_insn 36 35 0 2 (call (mem:SI (symbol_ref:SI ("os_wmsbf4") [flags 0x3]  <function_decl 0x140efaa20 os_wmsbf4>) [0 os_wmsbf4 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:158 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function os_getBattLevel (os_getBattLevel, funcdef_no=34, decl_uid=2738, cgraph_uid=34, symbol_order=35)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


os_getBattLevel

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,1u} 
;;    total ref usage 22{12d,10u,0e} in 3{3 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 42
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u6(1){ }u7(2){ }u8(7){ }u9(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


os_getBattLevel

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,1u} 
;;    total ref usage 22{12d,10u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 42
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 9 2 (set (reg:SI 42 [ <retval> ])
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:107 44 {movsi_internal}
     (nil))
(insn 9 5 10 2 (set (reg/i:SI 2 a2)
        (reg:SI 42 [ <retval> ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:108 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 42 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 255 [0xff])
            (nil))))
(insn 10 9 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:108 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function buildDataFrame (buildDataFrame, funcdef_no=89, decl_uid=3823, cgraph_uid=89, symbol_order=97)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 47 n_edges 66 count 47 (    1)


buildDataFrame

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11] 12[a12] 13[a13] 14[a14] 15[a15]
;;  ref usage 	r0={8d} r1={1d,53u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,46u} r8={7d} r9={7d} r10={13d,7u} r11={13d,6u} r12={10d,3u} r13={9d,2u} r14={9d,2u} r15={9d,2u} r16={1d,46u} r17={1d,45u} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r42={2d,3u} r43={9d,39u} r44={2d,6u} r45={2d,4u} r46={2d,1u} r47={2d,1u} r48={2d,1u} r49={1d,2u,2e} r52={1d,3u} r53={1d,1u} r55={1d,1u} r57={1d,1u} r61={1d,1u} r62={1d,2u} r63={1d,1u} r65={1d,1u} r66={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,2u} r71={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,2u} r77={1d,1u} r79={1d,2u} r80={1d,1u} r82={1d,3u} r83={1d,1u} r84={1d,1u} r86={1d,1u} r87={1d,1u} r94={1d,1u} r97={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r106={1d,2u} r108={1d,1u} r110={1d,1u} r114={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u,1e} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,4u} r134={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,2u} r147={1d,1u,1e} r148={1d,1u} r149={1d,1u} r150={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,3u} r157={1d,1u,1e} r158={1d,2u} r159={1d,1u} r160={1d,1u} r162={1d,1u,1e} r164={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,4u} r172={1d,1u,1e} r173={1d,3u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r178={1d,1u,1e} r180={1d,1u} r182={1d,2u} r184={1d,1u,1e} r186={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,3u} r193={1d,1u,1e} r194={1d,2u} r195={1d,1u} r196={1d,1u} r198={1d,1u,1e} r200={1d,1u} r201={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u,1e} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,3u} r226={1d,1u,1e} r227={1d,2u} r228={1d,1u} r229={1d,1u} r231={1d,1u,1e} r233={1d,1u} r234={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,3u} r241={1d,1u,1e} r242={1d,2u} r243={1d,1u} r244={1d,1u} r246={1d,1u,1e} r248={1d,1u} r249={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,4u} r261={1d,1u} r266={1d,1u} r269={1d,1u} r270={1d,2u} r271={1d,2u} r274={1d,1u} r275={1d,1u} r278={1d,1u} r280={1d,1u} r283={1d,2u} r285={1d,1u} r286={1d,1u} r287={1d,2u} r289={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r294={1d,1u} r295={1d,1u} r296={1d,1u} r297={1d,2u} r298={1d,1u} r301={1d,1u} r302={1d,1u} r303={1d,1u} r304={1d,3u} r306={1d,1u,1e} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,1u} r311={1d,1u} r317={1d,2u} r318={1d,1u} r320={1d,3u} r321={1d,1u} r322={1d,1u} r323={1d,1u} r325={1d,1u} r327={1d,1u} 
;;    total ref usage 946{429d,500u,17e} in 312{305 regular + 7 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 49 52 118 119 120 122 123 124 125
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42 49 52 118 119 120 122 123 124 125
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 52

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u17(1){ }u18(7){ }u19(16){ }u20(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 126
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 52
;; live  gen 	 45 126
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 49 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 49 52

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(1){ }u23(7){ }u24(16){ }u25(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 52
;; live  gen 	 45
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 49 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 49 52

( 4 3 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(1){ }u27(7){ }u28(16){ }u29(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 49 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 127 128 130 131
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 49 52
;; live  gen 	 127 128 130 131
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 52

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(1){ }u38(7){ }u39(16){ }u40(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 53 55 57 132 133 134 143
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 52
;; live  gen 	 43 53 55 57 132 133 134 143
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u51(1){ }u52(7){ }u53(16){ }u54(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 52
;; live  gen 	 43
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

( 7 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u55(1){ }u56(7){ }u57(16){ }u58(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 61 144 145
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  gen 	 61 144 145
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u63(1){ }u64(7){ }u65(16){ }u66(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 43 146 147 148 149 150 152 153
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  gen 	 43 146 147 148 149 150 152 153
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

( 8 9 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u79(1){ }u80(7){ }u81(16){ }u82(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 62 154 155
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  gen 	 62 154 155
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 62
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 62

( 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u87(1){ }u88(7){ }u89(16){ }u90(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 62
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 62
;; lr  def 	 43 63 156 157 158 159 160 162 164 165 167 168
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 62
;; live  gen 	 43 63 156 157 158 159 160 162 164 165 167 168
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

( 10 11 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u112(1){ }u113(7){ }u114(16){ }u115(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 65 169 170
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  gen 	 65 169 170
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u120(1){ }u121(7){ }u122(16){ }u123(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 66 68 69 171 172 173 174 175 176 178 180 182 184 186 189
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  gen 	 10 [a10] 43 66 68 69 171 172 173 174 175 176 178 180 182 184 186 189
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

( 12 13 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u155(1){ }u156(7){ }u157(16){ }u158(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 70 190 191
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  gen 	 70 190 191
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 70
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 70

( 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u163(1){ }u164(7){ }u165(16){ }u166(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 70
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 70
;; lr  def 	 43 71 192 193 194 195 196 198 200 201 203 204
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 70
;; live  gen 	 43 71 192 193 194 195 196 198 200 201 203 204
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

( 14 15 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u188(1){ }u189(7){ }u190(16){ }u191(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 73 205 206
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  gen 	 73 205 206
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

( 16 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u196(1){ }u197(7){ }u198(16){ }u199(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 43 207 208 209 210 211
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  gen 	 43 207 208 209 210 211
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

( 16 17 )->[18]->( 19 22 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u209(1){ }u210(7){ }u211(16){ }u212(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 74 212 213
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  gen 	 74 212 213
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

( 18 )->[19]->( 20 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u217(1){ }u218(7){ }u219(16){ }u220(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 75 214 215 216
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  gen 	 75 214 215 216
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

( 19 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u225(1){ }u226(7){ }u227(16){ }u228(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 217 218 219
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  gen 	 217 218 219
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

( 19 20 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u232(1){ }u233(7){ }u234(16){ }u235(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 220 221 222
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  gen 	 220 221 222
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

( 18 21 )->[22]->( 23 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u239(1){ }u240(7){ }u241(16){ }u242(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 76 223 224
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  gen 	 76 223 224
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 76
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 76

( 22 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u246(1){ }u247(7){ }u248(16){ }u249(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 76
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 76
;; lr  def 	 43 77 225 226 227 228 229 231 233 234 236 237
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 76
;; live  gen 	 43 77 225 226 227 228 229 231 233 234 236 237
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

( 22 23 )->[24]->( 25 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u271(1){ }u272(7){ }u273(16){ }u274(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 79 238 239
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  gen 	 79 238 239
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 79
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 79

( 24 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u279(1){ }u280(7){ }u281(16){ }u282(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 79
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 79
;; lr  def 	 43 80 240 241 242 243 244 246 248 249 251 252
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 79
;; live  gen 	 43 80 240 241 242 243 244 246 248 249 251 252
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

( 24 25 )->[26]->( 27 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u304(1){ }u305(7){ }u306(16){ }u307(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 253
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  gen 	 253
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

( 26 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u311(1){ }u312(7){ }u313(16){ }u314(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 254
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  gen 	 10 [a10] 11 [a11] 254
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

( 26 27 )->[28]->( 29 30 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u319(1){ }u320(7){ }u321(16){ }u322(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 52
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45

( 28 )->[29]->( 31 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u324(1){ }u325(7){ }u326(16){ }u327(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 46 255
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45
;; live  gen 	 46 255
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 46
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 46

( 28 )->[30]->( 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u330(1){ }u331(7){ }u332(16){ }u333(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 46
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45
;; live  gen 	 46
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 46
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 46

( 30 29 )->[31]->( 32 33 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u334(1){ }u335(7){ }u336(16){ }u337(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 46
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 46
;; lr  def 	 44 82 256 257
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 46
;; live  gen 	 44 82 256 257
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 82
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 82

( 31 )->[32]->( 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u345(1){ }u346(7){ }u347(16){ }u348(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 45 82
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 82
;; lr  def 	 42 44 258
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 45 82
;; live  gen 	 42 44 258
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 82
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 82

( 31 32 )->[33]->( 34 35 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u352(1){ }u353(7){ }u354(16){ }u355(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 82
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 83 84 86 87 259 260 261 266 269
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 82
;; live  gen 	 83 84 86 87 259 260 261 266 269
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 82 86
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 82 86

( 33 )->[34]->( 36 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u369(1){ }u370(7){ }u371(16){ }u372(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 82 86
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 82 86
;; live  gen 	 47
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 82 86
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 82 86

( 33 )->[35]->( 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u373(1){ }u374(7){ }u375(16){ }u376(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 82 86
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 82 86
;; live  gen 	 47
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 82 86
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 82 86

( 35 34 )->[36]->( 37 38 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u377(1){ }u378(7){ }u379(16){ }u380(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 82 86
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 82 86
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 94 270 271 274 275 278 280
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 82 86
;; live  gen 	 10 [a10] 11 [a11] 94 270 271 274 275 278 280
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45

( 36 )->[37]->( 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u396(1){ }u397(7){ }u398(16){ }u399(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 283 285 286
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45
;; live  gen 	 283 285 286
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45

( 36 37 )->[38]->( 39 46 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u404(1){ }u405(7){ }u406(16){ }u407(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 97 287 289 290 291 293 294
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45
;; live  gen 	 10 [a10] 11 [a11] 97 287 289 290 291 293 294
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45

( 38 )->[39]->( 40 42 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u420(1){ }u421(7){ }u422(16){ }u423(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 101 295
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45
;; live  gen 	 101 295
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45

( 39 )->[40]->( 41 42 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u426(1){ }u427(7){ }u428(16){ }u429(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 102 296 297 298
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45
;; live  gen 	 102 296 297 298
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45

( 40 )->[41]->( 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u435(1){ }u436(7){ }u437(16){ }u438(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 301 302 303
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45
;; live  gen 	 301 302 303
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45

( 39 40 41 )->[42]->( 43 44 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u442(1){ }u443(7){ }u444(16){ }u445(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 45
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 103 106 108 304 306 307 308 309 310 311
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 103 106 108 304 306 307 308 309 310 311
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 45 106
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 45 106

( 42 )->[43]->( 45 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u466(1){ }u467(7){ }u468(16){ }u469(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 45 106
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 48
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 45 106
;; live  gen 	 48
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 45 48 106
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 45 48 106

( 42 )->[44]->( 45 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u470(1){ }u471(7){ }u472(16){ }u473(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 45 106
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 48
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 45 106
;; live  gen 	 48
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 45 48 106
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 45 48 106

( 44 43 )->[45]->( 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u474(1){ }u475(7){ }u476(16){ }u477(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 45 48 106
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 48 106
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 110 317 318
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 45 48 106
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 110 317 318
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44

( 38 45 )->[46]->( 1 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u492(1){ }u493(7){ }u494(16){ }u495(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 114 320 321 322 323 325 327
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 114 320 321 322 323 325 327
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 46 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u514(1){ }u515(7){ }u516(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


buildDataFrame

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11] 12[a12] 13[a13] 14[a14] 15[a15]
;;  ref usage 	r0={8d} r1={1d,53u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,46u} r8={7d} r9={7d} r10={13d,7u} r11={13d,6u} r12={10d,3u} r13={9d,2u} r14={9d,2u} r15={9d,2u} r16={1d,46u} r17={1d,45u} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r42={2d,3u} r43={9d,39u} r44={2d,6u} r45={2d,4u} r46={2d,1u} r47={2d,1u} r48={2d,1u} r49={1d,2u,2e} r52={1d,3u} r53={1d,1u} r55={1d,1u} r57={1d,1u} r61={1d,1u} r62={1d,2u} r63={1d,1u} r65={1d,1u} r66={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,2u} r71={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,2u} r77={1d,1u} r79={1d,2u} r80={1d,1u} r82={1d,3u} r83={1d,1u} r84={1d,1u} r86={1d,1u} r87={1d,1u} r94={1d,1u} r97={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r106={1d,2u} r108={1d,1u} r110={1d,1u} r114={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u,1e} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,4u} r134={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,2u} r147={1d,1u,1e} r148={1d,1u} r149={1d,1u} r150={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,3u} r157={1d,1u,1e} r158={1d,2u} r159={1d,1u} r160={1d,1u} r162={1d,1u,1e} r164={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,4u} r172={1d,1u,1e} r173={1d,3u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r178={1d,1u,1e} r180={1d,1u} r182={1d,2u} r184={1d,1u,1e} r186={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,3u} r193={1d,1u,1e} r194={1d,2u} r195={1d,1u} r196={1d,1u} r198={1d,1u,1e} r200={1d,1u} r201={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u,1e} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,3u} r226={1d,1u,1e} r227={1d,2u} r228={1d,1u} r229={1d,1u} r231={1d,1u,1e} r233={1d,1u} r234={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,3u} r241={1d,1u,1e} r242={1d,2u} r243={1d,1u} r244={1d,1u} r246={1d,1u,1e} r248={1d,1u} r249={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,4u} r261={1d,1u} r266={1d,1u} r269={1d,1u} r270={1d,2u} r271={1d,2u} r274={1d,1u} r275={1d,1u} r278={1d,1u} r280={1d,1u} r283={1d,2u} r285={1d,1u} r286={1d,1u} r287={1d,2u} r289={1d,1u} r290={1d,1u} r291={1d,1u} r293={1d,1u} r294={1d,1u} r295={1d,1u} r296={1d,1u} r297={1d,2u} r298={1d,1u} r301={1d,1u} r302={1d,1u} r303={1d,1u} r304={1d,3u} r306={1d,1u,1e} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,1u} r311={1d,1u} r317={1d,2u} r318={1d,1u} r320={1d,3u} r321={1d,1u} r322={1d,1u} r323={1d,1u} r325={1d,1u} r327={1d,1u} 
;;    total ref usage 946{429d,500u,17e} in 312{305 regular + 7 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 49 52 118 119 120 122 123 124 125
(note 12 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 12 14 2 NOTE_INSN_FUNCTION_BEG)
(insn 14 2 15 2 (set (reg/f:SI 118)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1616 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 15 14 16 2 (set (reg:SI 49 [ D.6223 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 118)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1616 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 118)
        (nil)))
(insn 16 15 17 2 (set (reg:HI 119)
        (const_int 24 [0x18])) 45 {movhi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:SI 120)
        (and:SI (reg:SI 49 [ D.6223 ])
            (subreg:SI (reg:HI 119) 0))) 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 119)
        (expr_list:REG_EQUAL (and:SI (reg:SI 49 [ D.6223 ])
                (const_int 24 [0x18]))
            (nil))))
(insn 18 17 19 2 (set (reg:SI 52 [ D.6223 ])
        (zero_extend:SI (subreg:HI (reg:SI 120) 0))) 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 19 18 20 2 (set (reg:SI 123)
        (plus:SI (reg:SI 52 [ D.6223 ])
            (const_int -16 [0xfffffffffffffff0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1616 1 {addsi3}
     (nil))
(insn 20 19 21 2 (set (reg:SI 124)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1616 44 {movsi_internal}
     (nil))
(insn 21 20 22 2 (set (reg:SI 125)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1616 44 {movsi_internal}
     (nil))
(insn 22 21 24 2 (set (reg:SI 122)
        (if_then_else:SI (ne (reg:SI 123)
                (const_int 0 [0]))
            (reg:SI 124)
            (reg:SI 125))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1616 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg:SI 124)
            (expr_list:REG_DEAD (reg:SI 123)
                (expr_list:REG_EQUAL (ne:SI (reg:SI 123)
                        (const_int 0 [0]))
                    (nil))))))
(insn 24 22 26 2 (set (reg/v:SI 42 [ txdata ])
        (zero_extend:SI (subreg:QI (reg:SI 122) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1616 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(debug_insn 26 24 27 2 (var_location:QI txdata (subreg:QI (reg/v:SI 42 [ txdata ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1616 -1
     (nil))
(jump_insn 27 26 28 2 (set (pc)
        (if_then_else (eq (reg:SI 52 [ D.6223 ])
                (const_int 16 [0x10]))
            (label_ref:SI 439)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1617 56 {*btrue}
     (int_list:REG_BR_PROB 2800 (nil))
 -> 439)
;;  succ:       3 [72.0%]  (FALLTHRU)
;;              4 [28.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 52

;; basic block 3, loop depth 0, count 0, freq 7200, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [72.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u17(1){ }u18(7){ }u19(16){ }u20(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 126
(note 28 27 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 3 (set (reg/f:SI 126)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1617 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 30 29 439 3 (set (reg/v:SI 45 [ dlen ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 126)
                    (const_int 190 [0xbe])) [0 LMIC.pendTxLen+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1617 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 126)
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 49 52

;; basic block 4, loop depth 0, count 0, freq 2800, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [28.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(1){ }u23(7){ }u24(16){ }u25(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 49 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45
(code_label 439 30 438 4 158 "" [1 uses])
(note 438 439 3 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 3 438 31 4 (set (reg/v:SI 45 [ dlen ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1617 44 {movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 49 52

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(1){ }u27(7){ }u28(16){ }u29(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 49 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 127 128 130 131
(code_label 31 3 32 5 139 "" [0 uses])
(note 32 31 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 5 (var_location:QI dlen (subreg:QI (reg/v:SI 45 [ dlen ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1617 -1
     (nil))
(debug_insn 34 33 35 5 (var_location:SI end (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1621 -1
     (nil))
(insn 35 34 36 5 (set (reg:HI 127)
        (const_int 1026 [0x402])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1623 45 {movhi_internal}
     (nil))
(insn 36 35 38 5 (set (reg:SI 128)
        (and:SI (reg:SI 49 [ D.6223 ])
            (subreg:SI (reg:HI 127) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1623 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 127)
        (expr_list:REG_DEAD (reg:SI 49 [ D.6223 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 49 [ D.6223 ])
                    (const_int 1026 [0x402]))
                (nil)))))
(insn 38 36 39 5 (set (reg:SI 130)
        (zero_extend:SI (subreg:HI (reg:SI 128) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1623 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(insn 39 38 40 5 (set (reg:SI 131)
        (const_int 1026 [0x402])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1623 44 {movsi_internal}
     (nil))
(jump_insn 40 39 41 5 (set (pc)
        (if_then_else (ne (reg:SI 130)
                (reg:SI 131))
            (label_ref:SI 443)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1623 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_DEAD (reg:SI 130)
            (int_list:REG_BR_PROB 7200 (nil))))
 -> 443)
;;  succ:       6 [28.0%]  (FALLTHRU)
;;              7 [72.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 52

;; basic block 6, loop depth 0, count 0, freq 2800, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [28.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(1){ }u38(7){ }u39(16){ }u40(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 53 55 57 132 133 134 143
(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 6 (set (reg/f:SI 132)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1625 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 43 42 44 6 (set:SI (reg/f:SI 133)
        (plus:SI (reg/f:SI 132)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1625 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 132)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 44 43 45 6 (set (reg:QI 134)
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1625 46 {movqi_internal}
     (nil))
(insn 45 44 48 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 133)
                (const_int 84 [0x54])) [0 LMIC.frame+8 S1 A32])
        (reg:QI 134)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1625 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 134)
        (nil)))
(insn 48 45 51 6 (set (reg:SI 53 [ D.6225 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 133)
                    (const_int 56 [0x38])) [0 LMIC.ping.dr+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1626 34 {zero_extendqisi2}
     (nil))
(insn 51 48 52 6 (set (reg:SI 55 [ D.6225 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 133)
                    (const_int 57 [0x39])) [0 LMIC.ping.intvExp+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1626 34 {zero_extendqisi2}
     (nil))
(insn 52 51 57 6 (set (reg:SI 57 [ D.6226 ])
        (ashift:SI (reg:SI 55 [ D.6225 ])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1626 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 55 [ D.6225 ])
        (nil)))
(insn 57 52 58 6 (set (reg:SI 143)
        (ior:SI (reg:SI 53 [ D.6225 ])
            (reg:SI 57 [ D.6226 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1626 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 57 [ D.6226 ])
        (expr_list:REG_DEAD (reg:SI 53 [ D.6225 ])
            (nil))))
(insn 58 57 59 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 133)
                (const_int 85 [0x55])) [0 LMIC.frame+9 S1 A8])
        (subreg:QI (reg:SI 143) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1626 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg/f:SI 133)
            (nil))))
(debug_insn 59 58 5 6 (var_location:SI end (const_int 10 [0xa])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1627 -1
     (nil))
(insn 5 59 443 6 (set (reg/v:SI 43 [ end ])
        (const_int 10 [0xa])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1627 44 {movsi_internal}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

;; basic block 7, loop depth 0, count 0, freq 7200, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [72.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u51(1){ }u52(7){ }u53(16){ }u54(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43
(code_label 443 5 442 7 159 "" [1 uses])
(note 442 443 4 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 4 442 60 7 (set (reg/v:SI 43 [ end ])
        (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1621 44 {movsi_internal}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

;; basic block 8, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (FALLTHRU)
;;              6 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u55(1){ }u56(7){ }u57(16){ }u58(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 61 144 145
(code_label 60 4 61 8 140 "" [0 uses])
(note 61 60 62 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 8 (var_location:SI end (reg/v:SI 43 [ end ])) -1
     (nil))
(insn 63 62 64 8 (set (reg/f:SI 144)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1631 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 64 63 65 8 (set:SI (reg/f:SI 145)
        (plus:SI (reg/f:SI 144)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1631 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 144)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 65 64 66 8 (set (reg:SI 61 [ D.6225 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 145)
                    (const_int 45 [0x2d])) [0 LMIC.dutyCapAns+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1631 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 145)
        (nil)))
(jump_insn 66 65 67 8 (set (pc)
        (if_then_else (eq (reg:SI 61 [ D.6225 ])
                (const_int 0 [0]))
            (label_ref 80)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1631 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 61 [ D.6225 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 80)
;;  succ:       9 [50.0%]  (FALLTHRU)
;;              10 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

;; basic block 9, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [50.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u63(1){ }u64(7){ }u65(16){ }u66(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 43 146 147 148 149 150 152 153
(note 67 66 68 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 69 9 (set (reg/f:SI 146)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1632 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 69 68 70 9 (set (reg:SI 147)
        (plus:SI (reg/f:SI 146)
            (reg/v:SI 43 [ end ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1632 1 {addsi3}
     (nil))
(insn 70 69 71 9 (set (reg:SI 148)
        (const_int 332 [0x14c])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1632 44 {movsi_internal}
     (nil))
(insn 71 70 72 9 (set (reg/f:SI 149)
        (plus:SI (reg:SI 147)
            (reg:SI 148))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1632 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg:SI 147)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 147)
                    (const_int 332 [0x14c]))
                (nil)))))
(insn 72 71 73 9 (set (reg:QI 150)
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1632 46 {movqi_internal}
     (nil))
(insn 73 72 74 9 (set (mem/j:QI (reg/f:SI 149) [0 LMIC.frame S1 A16])
        (reg:QI 150)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1632 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 150)
        (expr_list:REG_DEAD (reg/f:SI 149)
            (nil))))
(insn 74 73 75 9 (set (reg/v:SI 43 [ end ])
        (plus:SI (reg/v:SI 43 [ end ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1633 1 {addsi3}
     (nil))
(debug_insn 75 74 77 9 (var_location:SI end (reg/v:SI 43 [ end ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1633 -1
     (nil))
(insn 77 75 78 9 (set:SI (reg/f:SI 152)
        (plus:SI (reg/f:SI 146)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1634 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 146)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 78 77 79 9 (set (reg:QI 153)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1634 46 {movqi_internal}
     (nil))
(insn 79 78 80 9 (set (mem/j/c:QI (plus:SI (reg/f:SI 152)
                (const_int 45 [0x2d])) [0 LMIC.dutyCapAns+0 S1 A8])
        (reg:QI 153)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1634 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 153)
        (expr_list:REG_DEAD (reg/f:SI 152)
            (nil))))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

;; basic block 10, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [50.0%] 
;;              9 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u79(1){ }u80(7){ }u81(16){ }u82(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 62 154 155
(code_label 80 79 81 10 141 "" [1 uses])
(note 81 80 82 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 82 81 83 10 (var_location:SI end (reg/v:SI 43 [ end ])) -1
     (nil))
(insn 83 82 84 10 (set (reg/f:SI 154)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1638 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 84 83 85 10 (set:SI (reg/f:SI 155)
        (plus:SI (reg/f:SI 154)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1638 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 154)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 85 84 86 10 (set (reg:SI 62 [ D.6225 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 155)
                    (const_int 52 [0x34])) [0 LMIC.dn2Ans+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1638 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 155)
        (nil)))
(jump_insn 86 85 87 10 (set (pc)
        (if_then_else (eq (reg:SI 62 [ D.6225 ])
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1638 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 107)
;;  succ:       11 [50.0%]  (FALLTHRU)
;;              12 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 62

;; basic block 11, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [50.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u87(1){ }u88(7){ }u89(16){ }u90(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 62
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 62
;; lr  def 	 43 63 156 157 158 159 160 162 164 165 167 168
(note 87 86 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 11 (set (reg/f:SI 156)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1639 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 89 88 90 11 (set (reg:SI 157)
        (plus:SI (reg/f:SI 156)
            (reg/v:SI 43 [ end ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1639 1 {addsi3}
     (nil))
(insn 90 89 91 11 (set (reg:SI 158)
        (const_int 332 [0x14c])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1639 44 {movsi_internal}
     (nil))
(insn 91 90 92 11 (set (reg/f:SI 159)
        (plus:SI (reg:SI 157)
            (reg:SI 158))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1639 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 157)
                (const_int 332 [0x14c]))
            (nil))))
(insn 92 91 93 11 (set (reg:QI 160)
        (const_int 5 [0x5])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1639 46 {movqi_internal}
     (nil))
(insn 93 92 94 11 (set (mem/j:QI (reg/f:SI 159) [0 LMIC.frame S1 A8])
        (reg:QI 160)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1639 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 160)
        (expr_list:REG_DEAD (reg/f:SI 159)
            (nil))))
(insn 94 93 96 11 (set (reg:SI 63 [ D.6226 ])
        (plus:SI (reg/v:SI 43 [ end ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1640 1 {addsi3}
     (nil))
(insn 96 94 98 11 (set (reg:SI 162)
        (plus:SI (reg/f:SI 156)
            (reg:SI 63 [ D.6226 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1640 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 63 [ D.6226 ])
        (nil)))
(insn 98 96 99 11 (set (reg/f:SI 164)
        (plus:SI (reg:SI 162)
            (reg:SI 158))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1640 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_DEAD (reg:SI 158)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 162)
                    (const_int 332 [0x14c]))
                (nil)))))
(insn 99 98 100 11 (set (reg:SI 165)
        (and:SI (reg:SI 62 [ D.6225 ])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1640 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 62 [ D.6225 ])
        (nil)))
(insn 100 99 101 11 (set (mem/j:QI (reg/f:SI 164) [0 LMIC.frame S1 A8])
        (subreg:QI (reg:SI 165) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1640 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg/f:SI 164)
            (nil))))
(insn 101 100 102 11 (set (reg/v:SI 43 [ end ])
        (plus:SI (reg/v:SI 43 [ end ])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1641 1 {addsi3}
     (nil))
(debug_insn 102 101 104 11 (var_location:SI end (reg/v:SI 43 [ end ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1641 -1
     (nil))
(insn 104 102 105 11 (set:SI (reg/f:SI 167)
        (plus:SI (reg/f:SI 156)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1642 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 156)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 105 104 106 11 (set (reg:QI 168)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1642 46 {movqi_internal}
     (nil))
(insn 106 105 107 11 (set (mem/j/c:QI (plus:SI (reg/f:SI 167)
                (const_int 52 [0x34])) [0 LMIC.dn2Ans+0 S1 A32])
        (reg:QI 168)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1642 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 168)
        (expr_list:REG_DEAD (reg/f:SI 167)
            (nil))))
;;  succ:       12 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

;; basic block 12, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [50.0%] 
;;              11 [100.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u112(1){ }u113(7){ }u114(16){ }u115(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 65 169 170
(code_label 107 106 108 12 142 "" [1 uses])
(note 108 107 109 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 109 108 110 12 (var_location:SI end (reg/v:SI 43 [ end ])) -1
     (nil))
(insn 110 109 111 12 (set (reg/f:SI 169)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1645 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 111 110 112 12 (set:SI (reg/f:SI 170)
        (plus:SI (reg/f:SI 169)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1645 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 169)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 112 111 113 12 (set (reg:SI 65 [ D.6225 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 170)
                    (const_int 42 [0x2a])) [0 LMIC.devsAns+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1645 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 170)
        (nil)))
(jump_insn 113 112 114 12 (set (pc)
        (if_then_else (eq (reg:SI 65 [ D.6225 ])
                (const_int 0 [0]))
            (label_ref 145)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1645 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 65 [ D.6225 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 145)
;;  succ:       13 [50.0%]  (FALLTHRU)
;;              14 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

;; basic block 13, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u120(1){ }u121(7){ }u122(16){ }u123(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 66 68 69 171 172 173 174 175 176 178 180 182 184 186 189
(note 114 113 115 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 115 114 116 13 (set (reg/f:SI 171)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1646 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 116 115 117 13 (set (reg:SI 172)
        (plus:SI (reg/f:SI 171)
            (reg/v:SI 43 [ end ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1646 1 {addsi3}
     (nil))
(insn 117 116 118 13 (set (reg:SI 173)
        (const_int 332 [0x14c])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1646 44 {movsi_internal}
     (nil))
(insn 118 117 119 13 (set (reg/f:SI 174)
        (plus:SI (reg:SI 172)
            (reg:SI 173))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1646 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 172)
                (const_int 332 [0x14c]))
            (nil))))
(insn 119 118 120 13 (set (reg:QI 175)
        (const_int 6 [0x6])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1646 46 {movqi_internal}
     (nil))
(insn 120 119 121 13 (set (mem/j:QI (reg/f:SI 174) [0 LMIC.frame S1 A8])
        (reg:QI 175)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1646 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 175)
        (expr_list:REG_DEAD (reg/f:SI 174)
            (nil))))
(insn 121 120 122 13 (set (reg:SI 66 [ D.6226 ])
        (plus:SI (reg/v:SI 43 [ end ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1647 1 {addsi3}
     (nil))
(call_insn/u 122 121 123 13 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getBattLevel") [flags 0x3]  <function_decl 0x140efa6c0 os_getBattLevel>) [0 os_getBattLevel S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1647 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 123 122 126 13 (set (reg:SI 176)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1647 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 126 123 128 13 (set (reg:SI 178)
        (plus:SI (reg/f:SI 171)
            (reg:SI 66 [ D.6226 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1647 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 66 [ D.6226 ])
        (nil)))
(insn 128 126 129 13 (set (reg/f:SI 180)
        (plus:SI (reg:SI 178)
            (reg:SI 173))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1647 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 178)
                (const_int 332 [0x14c]))
            (nil))))
(insn 129 128 130 13 (set (mem/j:QI (reg/f:SI 180) [0 LMIC.frame S1 A8])
        (subreg/s/v:QI (reg:SI 176) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1647 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 180)
        (expr_list:REG_DEAD (reg:SI 176)
            (nil))))
(insn 130 129 132 13 (set (reg:SI 68 [ D.6226 ])
        (plus:SI (reg/v:SI 43 [ end ])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1648 1 {addsi3}
     (nil))
(insn 132 130 133 13 (set:SI (reg/f:SI 182)
        (plus:SI (reg/f:SI 171)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1648 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 133 132 135 13 (set (reg:SI 69 [ D.6225 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 182)
                    (const_int 40 [0x28])) [0 LMIC.margin+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1648 34 {zero_extendqisi2}
     (nil))
(insn 135 133 137 13 (set (reg:SI 184)
        (plus:SI (reg/f:SI 171)
            (reg:SI 68 [ D.6226 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1648 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 171)
        (expr_list:REG_DEAD (reg:SI 68 [ D.6226 ])
            (nil))))
(insn 137 135 138 13 (set (reg/f:SI 186)
        (plus:SI (reg:SI 184)
            (reg:SI 173))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1648 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 184)
        (expr_list:REG_DEAD (reg:SI 173)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 184)
                    (const_int 332 [0x14c]))
                (nil)))))
(insn 138 137 139 13 (set (mem/j:QI (reg/f:SI 186) [0 LMIC.frame S1 A8])
        (subreg/s/v:QI (reg:SI 69 [ D.6225 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1648 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 186)
        (expr_list:REG_DEAD (reg:SI 69 [ D.6225 ])
            (nil))))
(insn 139 138 140 13 (set (reg/v:SI 43 [ end ])
        (plus:SI (reg/v:SI 43 [ end ])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1649 1 {addsi3}
     (nil))
(debug_insn 140 139 143 13 (var_location:SI end (reg/v:SI 43 [ end ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1649 -1
     (nil))
(insn 143 140 144 13 (set (reg:QI 189)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1650 46 {movqi_internal}
     (nil))
(insn 144 143 145 13 (set (mem/j/c:QI (plus:SI (reg/f:SI 182)
                (const_int 42 [0x2a])) [0 LMIC.devsAns+0 S1 A16])
        (reg:QI 189)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1650 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 189)
        (expr_list:REG_DEAD (reg/f:SI 182)
            (nil))))
;;  succ:       14 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

;; basic block 14, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%] 
;;              13 [100.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u155(1){ }u156(7){ }u157(16){ }u158(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 70 190 191
(code_label 145 144 146 14 143 "" [1 uses])
(note 146 145 147 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 147 146 148 14 (var_location:SI end (reg/v:SI 43 [ end ])) -1
     (nil))
(insn 148 147 149 14 (set (reg/f:SI 190)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1652 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 149 148 150 14 (set:SI (reg/f:SI 191)
        (plus:SI (reg/f:SI 190)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1652 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 190)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 150 149 151 14 (set (reg:SI 70 [ D.6225 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 191)
                    (const_int 41 [0x29])) [0 LMIC.ladrAns+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1652 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 191)
        (nil)))
(jump_insn 151 150 152 14 (set (pc)
        (if_then_else (eq (reg:SI 70 [ D.6225 ])
                (const_int 0 [0]))
            (label_ref 172)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1652 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 172)
;;  succ:       15 [50.0%]  (FALLTHRU)
;;              16 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 70

;; basic block 15, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 [50.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u163(1){ }u164(7){ }u165(16){ }u166(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 70
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 70
;; lr  def 	 43 71 192 193 194 195 196 198 200 201 203 204
(note 152 151 153 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 153 152 154 15 (set (reg/f:SI 192)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1653 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 154 153 155 15 (set (reg:SI 193)
        (plus:SI (reg/f:SI 192)
            (reg/v:SI 43 [ end ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1653 1 {addsi3}
     (nil))
(insn 155 154 156 15 (set (reg:SI 194)
        (const_int 332 [0x14c])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1653 44 {movsi_internal}
     (nil))
(insn 156 155 157 15 (set (reg/f:SI 195)
        (plus:SI (reg:SI 193)
            (reg:SI 194))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1653 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 193)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 193)
                (const_int 332 [0x14c]))
            (nil))))
(insn 157 156 158 15 (set (reg:QI 196)
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1653 46 {movqi_internal}
     (nil))
(insn 158 157 159 15 (set (mem/j:QI (reg/f:SI 195) [0 LMIC.frame S1 A8])
        (reg:QI 196)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1653 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 196)
        (expr_list:REG_DEAD (reg/f:SI 195)
            (nil))))
(insn 159 158 161 15 (set (reg:SI 71 [ D.6226 ])
        (plus:SI (reg/v:SI 43 [ end ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1654 1 {addsi3}
     (nil))
(insn 161 159 163 15 (set (reg:SI 198)
        (plus:SI (reg/f:SI 192)
            (reg:SI 71 [ D.6226 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1654 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 71 [ D.6226 ])
        (nil)))
(insn 163 161 164 15 (set (reg/f:SI 200)
        (plus:SI (reg:SI 198)
            (reg:SI 194))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1654 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 198)
        (expr_list:REG_DEAD (reg:SI 194)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 198)
                    (const_int 332 [0x14c]))
                (nil)))))
(insn 164 163 165 15 (set (reg:SI 201)
        (and:SI (reg:SI 70 [ D.6225 ])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1654 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 70 [ D.6225 ])
        (nil)))
(insn 165 164 166 15 (set (mem/j:QI (reg/f:SI 200) [0 LMIC.frame S1 A8])
        (subreg:QI (reg:SI 201) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1654 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 201)
        (expr_list:REG_DEAD (reg/f:SI 200)
            (nil))))
(insn 166 165 167 15 (set (reg/v:SI 43 [ end ])
        (plus:SI (reg/v:SI 43 [ end ])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1655 1 {addsi3}
     (nil))
(debug_insn 167 166 169 15 (var_location:SI end (reg/v:SI 43 [ end ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1655 -1
     (nil))
(insn 169 167 170 15 (set:SI (reg/f:SI 203)
        (plus:SI (reg/f:SI 192)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1656 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 192)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 170 169 171 15 (set (reg:QI 204)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1656 46 {movqi_internal}
     (nil))
(insn 171 170 172 15 (set (mem/j/c:QI (plus:SI (reg/f:SI 203)
                (const_int 41 [0x29])) [0 LMIC.ladrAns+0 S1 A8])
        (reg:QI 204)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1656 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 204)
        (expr_list:REG_DEAD (reg/f:SI 203)
            (nil))))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

;; basic block 16, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 [50.0%] 
;;              15 [100.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u188(1){ }u189(7){ }u190(16){ }u191(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 73 205 206
(code_label 172 171 173 16 144 "" [1 uses])
(note 173 172 174 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 174 173 175 16 (var_location:SI end (reg/v:SI 43 [ end ])) -1
     (nil))
(insn 175 174 176 16 (set (reg/f:SI 205)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1659 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 176 175 177 16 (set:SI (reg/f:SI 206)
        (plus:SI (reg/f:SI 205)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1659 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 205)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 177 176 178 16 (set (reg:SI 73 [ D.6225 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 206)
                    (const_int 54 [0x36])) [0 LMIC.bcninfoTries+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1659 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 206)
        (nil)))
(jump_insn 178 177 179 16 (set (pc)
        (if_then_else (eq (reg:SI 73 [ D.6225 ])
                (const_int 0 [0]))
            (label_ref 188)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1659 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 73 [ D.6225 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 188)
;;  succ:       17 [50.0%]  (FALLTHRU)
;;              18 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

;; basic block 17, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 [50.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u196(1){ }u197(7){ }u198(16){ }u199(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 43 207 208 209 210 211
(note 179 178 180 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 180 179 181 17 (set (reg/f:SI 207)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1660 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 181 180 182 17 (set (reg:SI 208)
        (plus:SI (reg/f:SI 207)
            (reg/v:SI 43 [ end ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1660 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 207)
        (nil)))
(insn 182 181 183 17 (set (reg:SI 209)
        (const_int 332 [0x14c])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1660 44 {movsi_internal}
     (nil))
(insn 183 182 184 17 (set (reg/f:SI 210)
        (plus:SI (reg:SI 208)
            (reg:SI 209))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1660 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 209)
        (expr_list:REG_DEAD (reg:SI 208)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 208)
                    (const_int 332 [0x14c]))
                (nil)))))
(insn 184 183 185 17 (set (reg:QI 211)
        (const_int 18 [0x12])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1660 46 {movqi_internal}
     (nil))
(insn 185 184 186 17 (set (mem/j:QI (reg/f:SI 210) [0 LMIC.frame S1 A8])
        (reg:QI 211)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1660 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 211)
        (expr_list:REG_DEAD (reg/f:SI 210)
            (nil))))
(insn 186 185 187 17 (set (reg/v:SI 43 [ end ])
        (plus:SI (reg/v:SI 43 [ end ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1661 1 {addsi3}
     (nil))
(debug_insn 187 186 188 17 (var_location:SI end (reg/v:SI 43 [ end ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1661 -1
     (nil))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

;; basic block 18, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 [50.0%] 
;;              17 [100.0%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u209(1){ }u210(7){ }u211(16){ }u212(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 74 212 213
(code_label 188 187 189 18 145 "" [1 uses])
(note 189 188 190 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 190 189 191 18 (var_location:SI end (reg/v:SI 43 [ end ])) -1
     (nil))
(insn 191 190 192 18 (set (reg/f:SI 212)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1664 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 192 191 193 18 (set:SI (reg/f:SI 213)
        (plus:SI (reg/f:SI 212)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1664 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 212)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 193 192 194 18 (set (reg:SI 74 [ D.6225 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 213)
                    (const_int 38 [0x26])) [0 LMIC.adrChanged+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1664 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 213)
        (nil)))
(jump_insn 194 193 195 18 (set (pc)
        (if_then_else (eq (reg:SI 74 [ D.6225 ])
                (const_int 0 [0]))
            (label_ref 212)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1664 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 74 [ D.6225 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 212)
;;  succ:       19 [50.0%]  (FALLTHRU)
;;              22 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

;; basic block 19, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u217(1){ }u218(7){ }u219(16){ }u220(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 75 214 215 216
(note 195 194 196 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 196 195 197 19 (set (reg/f:SI 214)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1665 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 197 196 198 19 (set:SI (reg/f:SI 215)
        (plus:SI (reg/f:SI 214)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1665 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 214)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 198 197 199 19 (set (reg:SI 75 [ D.6227 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 215)
                    (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1665 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 215)
        (nil)))
(insn 199 198 200 19 (set (reg:SI 216 [ D.6227 ])
        (sign_extend:SI (subreg/s/v:QI (reg:SI 75 [ D.6227 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1665 36 {extendqisi2_internal}
     (expr_list:REG_DEAD (reg:SI 75 [ D.6227 ])
        (nil)))
(jump_insn 200 199 201 19 (set (pc)
        (if_then_else (ge (reg:SI 216 [ D.6227 ])
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1665 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 216 [ D.6227 ])
        (int_list:REG_BR_PROB 7300 (nil)))
 -> 206)
;;  succ:       20 [27.0%]  (FALLTHRU)
;;              21 [73.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

;; basic block 20, loop depth 0, count 0, freq 1350, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 [27.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u225(1){ }u226(7){ }u227(16){ }u228(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 217 218 219
(note 201 200 202 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 202 201 203 20 (set (reg/f:SI 217)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1666 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 203 202 204 20 (set:SI (reg/f:SI 218)
        (plus:SI (reg/f:SI 217)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1666 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 217)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 204 203 205 20 (set (reg:QI 219)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1666 46 {movqi_internal}
     (nil))
(insn 205 204 206 20 (set (mem/j/c:QI (plus:SI (reg/f:SI 218)
                (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8])
        (reg:QI 219)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1666 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 219)
        (expr_list:REG_DEAD (reg/f:SI 218)
            (nil))))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

;; basic block 21, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 [73.0%] 
;;              20 [100.0%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u232(1){ }u233(7){ }u234(16){ }u235(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 220 221 222
(code_label 206 205 207 21 147 "" [1 uses])
(note 207 206 208 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 208 207 209 21 (set (reg/f:SI 220)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1667 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 209 208 210 21 (set:SI (reg/f:SI 221)
        (plus:SI (reg/f:SI 220)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1667 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 220)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 210 209 211 21 (set (reg:QI 222)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1667 46 {movqi_internal}
     (nil))
(insn 211 210 212 21 (set (mem/j/c:QI (plus:SI (reg/f:SI 221)
                (const_int 38 [0x26])) [0 LMIC.adrChanged+0 S1 A16])
        (reg:QI 222)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1667 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 222)
        (expr_list:REG_DEAD (reg/f:SI 221)
            (nil))))
;;  succ:       22 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

;; basic block 22, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%] 
;;              21 [100.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u239(1){ }u240(7){ }u241(16){ }u242(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 76 223 224
(code_label 212 211 213 22 146 "" [1 uses])
(note 213 212 214 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 214 213 215 22 (set (reg/f:SI 223)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1670 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 215 214 216 22 (set:SI (reg/f:SI 224)
        (plus:SI (reg/f:SI 223)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1670 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 223)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 216 215 217 22 (set (reg:SI 76 [ D.6225 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 224)
                    (const_int 55 [0x37])) [0 LMIC.pingSetAns+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1670 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 224)
        (nil)))
(jump_insn 217 216 218 22 (set (pc)
        (if_then_else (eq (reg:SI 76 [ D.6225 ])
                (const_int 0 [0]))
            (label_ref 238)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1670 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 238)
;;  succ:       23 [50.0%]  (FALLTHRU)
;;              24 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 76

;; basic block 23, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 [50.0%]  (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u246(1){ }u247(7){ }u248(16){ }u249(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 76
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 76
;; lr  def 	 43 77 225 226 227 228 229 231 233 234 236 237
(note 218 217 219 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 219 218 220 23 (set (reg/f:SI 225)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1671 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 220 219 221 23 (set (reg:SI 226)
        (plus:SI (reg/f:SI 225)
            (reg/v:SI 43 [ end ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1671 1 {addsi3}
     (nil))
(insn 221 220 222 23 (set (reg:SI 227)
        (const_int 332 [0x14c])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1671 44 {movsi_internal}
     (nil))
(insn 222 221 223 23 (set (reg/f:SI 228)
        (plus:SI (reg:SI 226)
            (reg:SI 227))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1671 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 226)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 226)
                (const_int 332 [0x14c]))
            (nil))))
(insn 223 222 224 23 (set (reg:QI 229)
        (const_int 17 [0x11])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1671 46 {movqi_internal}
     (nil))
(insn 224 223 225 23 (set (mem/j:QI (reg/f:SI 228) [0 LMIC.frame S1 A8])
        (reg:QI 229)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1671 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 229)
        (expr_list:REG_DEAD (reg/f:SI 228)
            (nil))))
(insn 225 224 227 23 (set (reg:SI 77 [ D.6226 ])
        (plus:SI (reg/v:SI 43 [ end ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1672 1 {addsi3}
     (nil))
(insn 227 225 229 23 (set (reg:SI 231)
        (plus:SI (reg/f:SI 225)
            (reg:SI 77 [ D.6226 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1672 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 77 [ D.6226 ])
        (nil)))
(insn 229 227 230 23 (set (reg/f:SI 233)
        (plus:SI (reg:SI 231)
            (reg:SI 227))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1672 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 231)
        (expr_list:REG_DEAD (reg:SI 227)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 231)
                    (const_int 332 [0x14c]))
                (nil)))))
(insn 230 229 231 23 (set (reg:SI 234)
        (and:SI (reg:SI 76 [ D.6225 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1672 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 76 [ D.6225 ])
        (nil)))
(insn 231 230 232 23 (set (mem/j:QI (reg/f:SI 233) [0 LMIC.frame S1 A8])
        (subreg:QI (reg:SI 234) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1672 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 234)
        (expr_list:REG_DEAD (reg/f:SI 233)
            (nil))))
(insn 232 231 233 23 (set (reg/v:SI 43 [ end ])
        (plus:SI (reg/v:SI 43 [ end ])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1673 1 {addsi3}
     (nil))
(debug_insn 233 232 235 23 (var_location:SI end (reg/v:SI 43 [ end ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1673 -1
     (nil))
(insn 235 233 236 23 (set:SI (reg/f:SI 236)
        (plus:SI (reg/f:SI 225)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1674 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 225)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 236 235 237 23 (set (reg:QI 237)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1674 46 {movqi_internal}
     (nil))
(insn 237 236 238 23 (set (mem/j/c:QI (plus:SI (reg/f:SI 236)
                (const_int 55 [0x37])) [0 LMIC.pingSetAns+0 S1 A8])
        (reg:QI 237)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1674 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 237)
        (expr_list:REG_DEAD (reg/f:SI 236)
            (nil))))
;;  succ:       24 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

;; basic block 24, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 [50.0%] 
;;              23 [100.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u271(1){ }u272(7){ }u273(16){ }u274(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 79 238 239
(code_label 238 237 239 24 148 "" [1 uses])
(note 239 238 240 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 240 239 241 24 (var_location:SI end (reg/v:SI 43 [ end ])) -1
     (nil))
(insn 241 240 242 24 (set (reg/f:SI 238)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1678 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 242 241 243 24 (set:SI (reg/f:SI 239)
        (plus:SI (reg/f:SI 238)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1678 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 238)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 243 242 244 24 (set (reg:SI 79 [ D.6225 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 239)
                    (const_int 46 [0x2e])) [0 LMIC.snchAns+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1678 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 239)
        (nil)))
(jump_insn 244 243 245 24 (set (pc)
        (if_then_else (eq (reg:SI 79 [ D.6225 ])
                (const_int 0 [0]))
            (label_ref 265)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1678 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 265)
;;  succ:       25 [50.0%]  (FALLTHRU)
;;              26 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 79

;; basic block 25, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24 [50.0%]  (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u279(1){ }u280(7){ }u281(16){ }u282(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52 79
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 79
;; lr  def 	 43 80 240 241 242 243 244 246 248 249 251 252
(note 245 244 246 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 246 245 247 25 (set (reg/f:SI 240)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1679 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 247 246 248 25 (set (reg:SI 241)
        (plus:SI (reg/f:SI 240)
            (reg/v:SI 43 [ end ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1679 1 {addsi3}
     (nil))
(insn 248 247 249 25 (set (reg:SI 242)
        (const_int 332 [0x14c])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1679 44 {movsi_internal}
     (nil))
(insn 249 248 250 25 (set (reg/f:SI 243)
        (plus:SI (reg:SI 241)
            (reg:SI 242))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1679 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 241)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 241)
                (const_int 332 [0x14c]))
            (nil))))
(insn 250 249 251 25 (set (reg:QI 244)
        (const_int 7 [0x7])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1679 46 {movqi_internal}
     (nil))
(insn 251 250 252 25 (set (mem/j:QI (reg/f:SI 243) [0 LMIC.frame S1 A8])
        (reg:QI 244)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1679 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 244)
        (expr_list:REG_DEAD (reg/f:SI 243)
            (nil))))
(insn 252 251 254 25 (set (reg:SI 80 [ D.6226 ])
        (plus:SI (reg/v:SI 43 [ end ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1680 1 {addsi3}
     (nil))
(insn 254 252 256 25 (set (reg:SI 246)
        (plus:SI (reg/f:SI 240)
            (reg:SI 80 [ D.6226 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1680 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 80 [ D.6226 ])
        (nil)))
(insn 256 254 257 25 (set (reg/f:SI 248)
        (plus:SI (reg:SI 246)
            (reg:SI 242))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1680 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 246)
        (expr_list:REG_DEAD (reg:SI 242)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 246)
                    (const_int 332 [0x14c]))
                (nil)))))
(insn 257 256 258 25 (set (reg:SI 249)
        (and:SI (reg:SI 79 [ D.6225 ])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1680 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 79 [ D.6225 ])
        (nil)))
(insn 258 257 259 25 (set (mem/j:QI (reg/f:SI 248) [0 LMIC.frame S1 A8])
        (subreg:QI (reg:SI 249) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1680 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 249)
        (expr_list:REG_DEAD (reg/f:SI 248)
            (nil))))
(insn 259 258 260 25 (set (reg/v:SI 43 [ end ])
        (plus:SI (reg/v:SI 43 [ end ])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1681 1 {addsi3}
     (nil))
(debug_insn 260 259 262 25 (var_location:SI end (reg/v:SI 43 [ end ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1681 -1
     (nil))
(insn 262 260 263 25 (set:SI (reg/f:SI 251)
        (plus:SI (reg/f:SI 240)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1682 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 240)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 263 262 264 25 (set (reg:QI 252)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1682 46 {movqi_internal}
     (nil))
(insn 264 263 265 25 (set (mem/j/c:QI (plus:SI (reg/f:SI 251)
                (const_int 46 [0x2e])) [0 LMIC.snchAns+0 S1 A16])
        (reg:QI 252)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1682 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 252)
        (expr_list:REG_DEAD (reg/f:SI 251)
            (nil))))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

;; basic block 26, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24 [50.0%] 
;;              25 [100.0%]  (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u304(1){ }u305(7){ }u306(16){ }u307(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 253
(code_label 265 264 266 26 149 "" [1 uses])
(note 266 265 267 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 267 266 268 26 (var_location:SI end (reg/v:SI 43 [ end ])) -1
     (nil))
(insn 268 267 269 26 (set (reg:SI 253)
        (const_int 24 [0x18])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1685 44 {movsi_internal}
     (nil))
(jump_insn 269 268 270 26 (set (pc)
        (if_then_else (ge (reg:SI 253)
                (reg/v:SI 43 [ end ]))
            (label_ref 275)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1685 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 253)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 275)
;;  succ:       27 [29.0%]  (FALLTHRU)
;;              28 [71.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

;; basic block 27, loop depth 0, count 0, freq 2900, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 [29.0%]  (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u311(1){ }u312(7){ }u313(16){ }u314(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 254
(note 270 269 271 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 271 270 272 27 (set (reg/f:SI 254)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC113") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1685 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(insn 272 271 273 27 (set (reg:SI 11 a11)
        (const_int 1685 [0x695])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1685 44 {movsi_internal}
     (nil))
(insn 273 272 274 27 (set (reg:SI 10 a10)
        (reg/f:SI 254)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1685 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 254)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
            (nil))))
(call_insn 274 273 275 27 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1685 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       28 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52

;; basic block 28, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 [71.0%] 
;;              27 [100.0%]  (FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u319(1){ }u320(7){ }u321(16){ }u322(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 52
;; lr  def 	
(code_label 275 274 276 28 150 "" [1 uses])
(note 276 275 277 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(jump_insn 277 276 278 28 (set (pc)
        (if_then_else (eq (reg:SI 52 [ D.6223 ])
                (const_int 16 [0x10]))
            (label_ref:SI 447)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1687 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 52 [ D.6223 ])
        (int_list:REG_BR_PROB 2800 (nil)))
 -> 447)
;;  succ:       29 [72.0%]  (FALLTHRU)
;;              30 [28.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45

;; basic block 29, loop depth 0, count 0, freq 7200, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28 [72.0%]  (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u324(1){ }u325(7){ }u326(16){ }u327(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 46 255
(note 278 277 279 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 279 278 280 29 (set (reg:SI 255)
        (plus:SI (reg/v:SI 45 [ dlen ])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1687 1 {addsi3}
     (nil))
(insn 280 279 447 29 (set (reg:SI 46 [ D.6220 ])
        (zero_extend:SI (subreg:QI (reg:SI 255) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1687 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 255)
        (nil)))
;;  succ:       31 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 46

;; basic block 30, loop depth 0, count 0, freq 2800, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28 [28.0%] 
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u330(1){ }u331(7){ }u332(16){ }u333(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 46
(code_label 447 280 446 30 160 "" [1 uses])
(note 446 447 6 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 6 446 281 30 (set (reg:SI 46 [ D.6220 ])
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1687 44 {movsi_internal}
     (nil))
;;  succ:       31 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 46

;; basic block 31, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       30 [100.0%]  (FALLTHRU)
;;              29 [100.0%]  (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u334(1){ }u335(7){ }u336(16){ }u337(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 46
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 46
;; lr  def 	 44 82 256 257
(code_label 281 6 282 31 151 "" [0 uses])
(note 282 281 283 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 283 282 284 31 (set (reg:SI 82 [ D.6225 ])
        (zero_extend:SI (subreg:QI (reg/v:SI 43 [ end ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1687 34 {zero_extendqisi2}
     (nil))
(insn 284 283 285 31 (set (reg:SI 256)
        (plus:SI (reg:SI 46 [ D.6220 ])
            (reg:SI 82 [ D.6225 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1687 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 46 [ D.6220 ])
        (nil)))
(insn 285 284 286 31 (set (reg/v:SI 44 [ flen ])
        (zero_extend:SI (subreg:QI (reg:SI 256) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1687 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 256)
        (nil)))
(debug_insn 286 285 287 31 (var_location:QI flen (subreg:QI (reg/v:SI 44 [ flen ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1687 -1
     (nil))
(insn 287 286 288 31 (set (reg:SI 257)
        (const_int 64 [0x40])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1688 44 {movsi_internal}
     (nil))
(jump_insn 288 287 289 31 (set (pc)
        (if_then_else (geu (reg:SI 257)
                (reg/v:SI 44 [ flen ]))
            (label_ref 294)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1688 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 257)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 294)
;;  succ:       32 [50.0%]  (FALLTHRU)
;;              33 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 82

;; basic block 32, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       31 [50.0%]  (FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u345(1){ }u346(7){ }u347(16){ }u348(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 45 82
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 82
;; lr  def 	 42 44 258
(note 289 288 290 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 290 289 291 32 (var_location:QI txdata (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1690 -1
     (nil))
(insn 291 290 292 32 (set (reg:SI 258)
        (plus:SI (reg:SI 82 [ D.6225 ])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1691 1 {addsi3}
     (nil))
(insn 292 291 293 32 (set (reg/v:SI 44 [ flen ])
        (zero_extend:SI (subreg:QI (reg:SI 258) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1691 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 258)
        (nil)))
(debug_insn 293 292 7 32 (var_location:QI flen (subreg:QI (reg/v:SI 44 [ flen ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1691 -1
     (nil))
(insn 7 293 294 32 (set (reg/v:SI 42 [ txdata ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1690 44 {movsi_internal}
     (nil))
;;  succ:       33 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 82

;; basic block 33, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       31 [50.0%] 
;;              32 [100.0%]  (FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u352(1){ }u353(7){ }u354(16){ }u355(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 82
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 83 84 86 87 259 260 261 266 269
(code_label 294 7 295 33 152 "" [1 uses])
(note 295 294 296 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 296 295 297 33 (var_location:QI flen (subreg:QI (reg/v:SI 44 [ flen ]) 0)) -1
     (nil))
(debug_insn 297 296 298 33 (var_location:QI txdata (subreg:QI (reg/v:SI 42 [ txdata ]) 0)) -1
     (nil))
(insn 298 297 299 33 (set (reg/f:SI 259)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1693 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 299 298 300 33 (set:SI (reg/f:SI 260)
        (plus:SI (reg/f:SI 259)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1693 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 259)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 300 299 301 33 (set (reg:QI 261)
        (const_int 64 [0x40])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1693 46 {movqi_internal}
     (nil))
(insn 301 300 304 33 (set (mem/j/c:QI (plus:SI (reg/f:SI 260)
                (const_int 76 [0x4c])) [0 LMIC.frame+0 S1 A32])
        (reg:QI 261)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1693 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 261)
        (nil)))
(insn 304 301 307 33 (set (reg:SI 83 [ D.6225 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 260)
                    (const_int 36 [0x24])) [0 LMIC.dnConf+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 34 {zero_extendqisi2}
     (nil))
(insn 307 304 308 33 (set (reg:SI 84 [ D.6225 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 260)
                    (const_int 43 [0x2b])) [0 LMIC.adrEnabled+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 34 {zero_extendqisi2}
     (nil))
(insn 308 307 309 33 (set (reg:SI 266)
        (ior:SI (reg:SI 83 [ D.6225 ])
            (reg:SI 84 [ D.6225 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 84 [ D.6225 ])
        (expr_list:REG_DEAD (reg:SI 83 [ D.6225 ])
            (nil))))
(insn 309 308 312 33 (set (reg:SI 86 [ D.6221 ])
        (zero_extend:SI (subreg:QI (reg:SI 266) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 266)
        (nil)))
(insn 312 309 313 33 (set (reg:SI 87 [ D.6227 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 260)
                    (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1695 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 260)
        (nil)))
(insn 313 312 314 33 (set (reg:SI 269 [ D.6227 ])
        (sign_extend:SI (subreg/s/v:QI (reg:SI 87 [ D.6227 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 36 {extendqisi2_internal}
     (expr_list:REG_DEAD (reg:SI 87 [ D.6227 ])
        (nil)))
(jump_insn 314 313 315 33 (set (pc)
        (if_then_else (lt (reg:SI 269 [ D.6227 ])
                (const_int 0 [0]))
            (label_ref:SI 451)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 269 [ D.6227 ])
        (int_list:REG_BR_PROB 2700 (nil)))
 -> 451)
;;  succ:       34 [73.0%]  (FALLTHRU)
;;              35 [27.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 82 86

;; basic block 34, loop depth 0, count 0, freq 7300, maybe hot
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       33 [73.0%]  (FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u369(1){ }u370(7){ }u371(16){ }u372(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 82 86
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47
(note 315 314 8 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 8 315 451 34 (set (reg:SI 47 [ D.6221 ])
        (const_int 64 [0x40])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 44 {movsi_internal}
     (nil))
;;  succ:       36 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 82 86

;; basic block 35, loop depth 0, count 0, freq 2700, maybe hot
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       33 [27.0%] 
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u373(1){ }u374(7){ }u375(16){ }u376(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 82 86
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47
(code_label 451 8 450 35 161 "" [1 uses])
(note 450 451 9 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 9 450 316 35 (set (reg:SI 47 [ D.6221 ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 44 {movsi_internal}
     (nil))
;;  succ:       36 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 82 86

;; basic block 36, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 35, next block 37, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       35 [100.0%]  (FALLTHRU)
;;              34 [100.0%]  (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u377(1){ }u378(7){ }u379(16){ }u380(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 82 86
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 82 86
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 94 270 271 274 275 278 280
(code_label 316 9 317 36 153 "" [0 uses])
(note 317 316 318 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 318 317 319 36 (set (reg/f:SI 270)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 319 318 322 36 (set:SI (reg/f:SI 271)
        (plus:SI (reg/f:SI 270)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 322 319 323 36 (set (reg:SI 274)
        (ior:SI (reg:SI 47 [ D.6221 ])
            (reg:SI 86 [ D.6221 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 86 [ D.6221 ])
        (expr_list:REG_DEAD (reg:SI 47 [ D.6221 ])
            (nil))))
(insn 323 322 326 36 (set (reg:SI 275)
        (plus:SI (reg:SI 82 [ D.6225 ])
            (const_int -8 [0xfffffffffffffff8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 82 [ D.6225 ])
        (nil)))
(insn 326 323 327 36 (set (reg:SI 278)
        (ior:SI (reg:SI 274)
            (reg:SI 275))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 275)
        (expr_list:REG_DEAD (reg:SI 274)
            (nil))))
(insn 327 326 329 36 (set (mem/j/c:QI (plus:SI (reg/f:SI 271)
                (const_int 81 [0x51])) [0 LMIC.frame+5 S1 A8])
        (subreg:QI (reg:SI 278) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 278)
        (nil)))
(insn 329 327 330 36 (set (reg/f:SI 280)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC114") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1697 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 333 [0x14d])))
        (nil)))
(insn 330 329 331 36 (set (reg:SI 11 a11)
        (mem/j/c:SI (plus:SI (reg/f:SI 270)
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1697 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 270)
        (nil)))
(insn 331 330 332 36 (set (reg:SI 10 a10)
        (reg/f:SI 280)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1697 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 280)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 333 [0x14d])))
            (nil))))
(call_insn 332 331 335 36 (call (mem:SI (symbol_ref:SI ("os_wlsbf4") [flags 0x3]  <function_decl 0x140efa870 os_wlsbf4>) [0 os_wlsbf4 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1697 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 335 332 336 36 (set (reg:SI 94 [ D.6225 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 271)
                    (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1699 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 271)
        (nil)))
(jump_insn 336 335 337 36 (set (pc)
        (if_then_else (ne (reg:SI 94 [ D.6225 ])
                (const_int 0 [0]))
            (label_ref 343)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1699 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 94 [ D.6225 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 343)
;;  succ:       37 [50.0%]  (FALLTHRU)
;;              38 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45

;; basic block 37, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 36, next block 38, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [50.0%]  (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u396(1){ }u397(7){ }u398(16){ }u399(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 283 285 286
(note 337 336 338 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 338 337 340 37 (set (reg/f:SI 283)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1700 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 340 338 341 37 (set (reg:SI 286 [ LMIC.seqnoUp ])
        (mem/j/c:SI (plus:SI (reg/f:SI 283)
                (const_int 288 [0x120])) [0 LMIC.seqnoUp+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1700 44 {movsi_internal}
     (nil))
(insn 341 340 342 37 (set (reg:SI 285 [ D.6229 ])
        (plus:SI (reg:SI 286 [ LMIC.seqnoUp ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1700 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 286 [ LMIC.seqnoUp ])
        (nil)))
(insn 342 341 343 37 (set (mem/j/c:SI (plus:SI (reg/f:SI 283)
                (const_int 288 [0x120])) [0 LMIC.seqnoUp+0 S4 A32])
        (reg:SI 285 [ D.6229 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1700 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 285 [ D.6229 ])
        (expr_list:REG_DEAD (reg/f:SI 283)
            (nil))))
;;  succ:       38 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45

;; basic block 38, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 37, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [50.0%] 
;;              37 [100.0%]  (FALLTHRU)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u404(1){ }u405(7){ }u406(16){ }u407(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 97 287 289 290 291 293 294
(code_label 343 342 344 38 154 "" [1 uses])
(note 344 343 345 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 345 344 346 38 (set (reg/f:SI 287)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1710 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 346 345 348 38 (set (reg:SI 97 [ D.6229 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 287)
                (const_int 288 [0x120])) [0 LMIC.seqnoUp+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1710 44 {movsi_internal}
     (nil))
(insn 348 346 349 38 (set (reg:SI 289)
        (plus:SI (reg:SI 97 [ D.6229 ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1710 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 97 [ D.6229 ])
        (nil)))
(insn 349 348 350 38 (set (reg:SI 290 [ D.6226 ])
        (zero_extend:SI (subreg:HI (reg:SI 289) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1710 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 289)
        (nil)))
(insn 350 349 351 38 (set (reg/f:SI 291)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC115") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1710 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 338 [0x152])))
        (nil)))
(insn 351 350 352 38 (set (reg:SI 11 a11)
        (reg:SI 290 [ D.6226 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1710 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 290 [ D.6226 ])
        (nil)))
(insn 352 351 353 38 (set (reg:SI 10 a10)
        (reg/f:SI 291)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1710 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 291)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 338 [0x152])))
            (nil))))
(call_insn 353 352 355 38 (call (mem:SI (symbol_ref:SI ("os_wlsbf2") [flags 0x3]  <function_decl 0x140efabd0 os_wlsbf2>) [0 os_wlsbf2 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1710 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 355 353 356 38 (set:SI (reg/f:SI 293)
        (plus:SI (reg/f:SI 287)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1713 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 287)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 356 355 357 38 (set (reg:QI 294)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1713 46 {movqi_internal}
     (nil))
(insn 357 356 358 38 (set (mem/j/c:QI (plus:SI (reg/f:SI 293)
                (const_int 36 [0x24])) [0 LMIC.dnConf+0 S1 A32])
        (reg:QI 294)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1713 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 294)
        (expr_list:REG_DEAD (reg/f:SI 293)
            (nil))))
(jump_insn 358 357 359 38 (set (pc)
        (if_then_else (eq (reg/v:SI 42 [ txdata ])
                (const_int 0 [0]))
            (label_ref 415)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1715 56 {*btrue}
     (expr_list:REG_DEAD (reg/v:SI 42 [ txdata ])
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 415)
;;  succ:       39 [61.0%]  (FALLTHRU)
;;              46 [39.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45

;; basic block 39, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38 [61.0%]  (FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u420(1){ }u421(7){ }u422(16){ }u423(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 101 295
(note 359 358 360 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 39 (set (reg/f:SI 295)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1716 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 361 360 362 39 (set (reg:SI 101 [ D.6225 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 295)
                    (const_int 189 [0xbd])) [0 LMIC.pendTxConf+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1716 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 295)
        (nil)))
(jump_insn 362 361 363 39 (set (pc)
        (if_then_else (eq (reg:SI 101 [ D.6225 ])
                (const_int 0 [0]))
            (label_ref 377)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1716 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 101 [ D.6225 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 377)
;;  succ:       40 [50.0%]  (FALLTHRU)
;;              42 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45

;; basic block 40, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 39, next block 41, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       39 [50.0%]  (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u426(1){ }u427(7){ }u428(16){ }u429(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 102 296 297 298
(note 363 362 364 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 364 363 365 40 (set (reg/f:SI 296)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1718 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 365 364 366 40 (set:SI (reg/f:SI 297)
        (plus:SI (reg/f:SI 296)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1718 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 296)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 366 365 367 40 (set (reg:QI 298)
        (const_int -128 [0xffffffffffffff80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1718 46 {movqi_internal}
     (nil))
(insn 367 366 370 40 (set (mem/j/c:QI (plus:SI (reg/f:SI 297)
                (const_int 76 [0x4c])) [0 LMIC.frame+0 S1 A32])
        (reg:QI 298)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1718 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 298)
        (nil)))
(insn 370 367 371 40 (set (reg:SI 102 [ D.6225 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 297)
                    (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1719 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 297)
        (nil)))
(jump_insn 371 370 372 40 (set (pc)
        (if_then_else (ne (reg:SI 102 [ D.6225 ])
                (const_int 0 [0]))
            (label_ref 377)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1719 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 102 [ D.6225 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 377)
;;  succ:       41 [50.0%]  (FALLTHRU)
;;              42 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45

;; basic block 41, loop depth 0, count 0, freq 1525, maybe hot
;;  prev block 40, next block 42, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       40 [50.0%]  (FALLTHRU)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u435(1){ }u436(7){ }u437(16){ }u438(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 301 302 303
(note 372 371 373 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 373 372 374 41 (set (reg/f:SI 301)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1719 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 374 373 375 41 (set:SI (reg/f:SI 302)
        (plus:SI (reg/f:SI 301)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1719 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 301)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 375 374 376 41 (set (reg:QI 303)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1719 46 {movqi_internal}
     (nil))
(insn 376 375 377 41 (set (mem/j/c:QI (plus:SI (reg/f:SI 302)
                (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32])
        (reg:QI 303)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1719 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 303)
        (expr_list:REG_DEAD (reg/f:SI 302)
            (nil))))
;;  succ:       42 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45

;; basic block 42, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 41, next block 43, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       39 [50.0%] 
;;              40 [50.0%] 
;;              41 [100.0%]  (FALLTHRU)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u442(1){ }u443(7){ }u444(16){ }u445(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 45
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 103 106 108 304 306 307 308 309 310 311
(code_label 377 376 378 42 156 "" [2 uses])
(note 378 377 379 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 379 378 380 42 (set (reg/f:SI 304)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1721 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 380 379 382 42 (set (reg:SI 103 [ D.6225 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 304)
                    (const_int 188 [0xbc])) [0 LMIC.pendTxPort+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1721 34 {zero_extendqisi2}
     (nil))
(insn 382 380 383 42 (set (reg:SI 306)
        (plus:SI (reg/f:SI 304)
            (reg/v:SI 43 [ end ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1721 1 {addsi3}
     (nil))
(insn 383 382 384 42 (set (reg:SI 307)
        (const_int 332 [0x14c])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1721 44 {movsi_internal}
     (nil))
(insn 384 383 385 42 (set (reg/f:SI 308)
        (plus:SI (reg:SI 306)
            (reg:SI 307))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1721 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 307)
        (expr_list:REG_DEAD (reg:SI 306)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 306)
                    (const_int 332 [0x14c]))
                (nil)))))
(insn 385 384 386 42 (set (mem/j:QI (reg/f:SI 308) [0 LMIC.frame S1 A8])
        (subreg/s/v:QI (reg:SI 103 [ D.6225 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1721 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 308)
        (expr_list:REG_DEAD (reg:SI 103 [ D.6225 ])
            (nil))))
(insn 386 385 387 42 (set (reg:SI 309 [ D.6230 ])
        (plus:SI (reg/v:SI 43 [ end ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1722 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 43 [ end ])
        (nil)))
(insn 387 386 388 42 (set (reg/f:SI 310)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC116") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1722 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(insn 388 387 389 42 (set (reg/f:SI 106 [ D.6231 ])
        (plus:SI (reg:SI 309 [ D.6230 ])
            (reg/f:SI 310))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1722 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 310)
        (expr_list:REG_DEAD (reg:SI 309 [ D.6230 ])
            (nil))))
(insn 389 388 393 42 (set (reg/f:SI 311)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC117") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1722 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 191 [0xbf])))
        (nil)))
(insn 393 389 394 42 (set (reg:SI 12 a12)
        (reg/v:SI 45 [ dlen ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1722 44 {movsi_internal}
     (nil))
(insn 394 393 395 42 (set (reg:SI 11 a11)
        (reg/f:SI 311)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1722 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 311)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 191 [0xbf])))
            (nil))))
(insn 395 394 396 42 (set (reg:SI 10 a10)
        (reg/f:SI 106 [ D.6231 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1722 44 {movsi_internal}
     (nil))
(call_insn 396 395 399 42 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0x100bc3a20 memcpy>) [0 memcpy S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1722 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (set (reg:SI 10 a10)
            (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 10 a10))
            (expr_list:SI (use (reg:SI 11 a11))
                (expr_list:SI (use (reg:SI 12 a12))
                    (nil))))))
(insn 399 396 400 42 (set (reg:SI 108 [ D.6225 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 304)
                    (const_int 188 [0xbc])) [0 LMIC.pendTxPort+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 304)
        (nil)))
(jump_insn 400 399 401 42 (set (pc)
        (if_then_else (ne (reg:SI 108 [ D.6225 ])
                (const_int 0 [0]))
            (label_ref:SI 455)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 108 [ D.6225 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 455)
;;  succ:       43 [50.0%]  (FALLTHRU)
;;              44 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 45 106

;; basic block 43, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 42, next block 44, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42 [50.0%]  (FALLTHRU)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u466(1){ }u467(7){ }u468(16){ }u469(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 45 106
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 48
(note 401 400 10 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 10 401 455 43 (set (reg/f:SI 48 [ D.6222 ])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC110") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 246 [0xf6])))
        (nil)))
;;  succ:       45 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 45 48 106

;; basic block 44, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 43, next block 45, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42 [50.0%] 
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u470(1){ }u471(7){ }u472(16){ }u473(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 45 106
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 48
(code_label 455 10 454 44 162 "" [1 uses])
(note 454 455 11 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 11 454 402 44 (set (reg/f:SI 48 [ D.6222 ])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC111") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 262 [0x106])))
        (nil)))
;;  succ:       45 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 45 48 106

;; basic block 45, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 44, next block 46, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       44 [100.0%]  (FALLTHRU)
;;              43 [100.0%]  (FALLTHRU)
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u474(1){ }u475(7){ }u476(16){ }u477(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 45 48 106
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 48 106
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 110 317 318
(code_label 402 11 403 45 157 "" [0 uses])
(note 403 402 404 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 404 403 405 45 (set (reg/f:SI 317)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1724 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 405 404 406 45 (set (reg:SI 110 [ D.6229 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 317)
                (const_int 288 [0x120])) [0 LMIC.seqnoUp+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1724 44 {movsi_internal}
     (nil))
(insn 406 405 408 45 (set (reg:SI 318 [ D.6229 ])
        (plus:SI (reg:SI 110 [ D.6229 ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 110 [ D.6229 ])
        (nil)))
(insn 408 406 409 45 (set (reg:SI 15 a15)
        (reg/v:SI 45 [ dlen ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 45 [ dlen ])
        (nil)))
(insn 409 408 410 45 (set (reg:SI 14 a14)
        (reg/f:SI 106 [ D.6231 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 106 [ D.6231 ])
        (nil)))
(insn 410 409 411 45 (set (reg:SI 13 a13)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 44 {movsi_internal}
     (nil))
(insn 411 410 412 45 (set (reg:SI 12 a12)
        (reg:SI 318 [ D.6229 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 318 [ D.6229 ])
        (nil)))
(insn 412 411 413 45 (set (reg:SI 11 a11)
        (mem/j/c:SI (plus:SI (reg/f:SI 317)
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 317)
        (nil)))
(insn 413 412 414 45 (set (reg:SI 10 a10)
        (reg/f:SI 48 [ D.6222 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 48 [ D.6222 ])
        (nil)))
(call_insn 414 413 415 45 (call (mem:SI (symbol_ref:SI ("aes_cipher") [flags 0x3]  <function_decl 0x100b50a20 aes_cipher>) [0 aes_cipher S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 15 a15)
        (expr_list:REG_DEAD (reg:SI 14 a14)
            (expr_list:REG_DEAD (reg:SI 13 a13)
                (expr_list:REG_DEAD (reg:SI 12 a12)
                    (expr_list:REG_DEAD (reg:SI 11 a11)
                        (expr_list:REG_DEAD (reg:SI 10 a10)
                            (expr_list:REG_EH_REGION (const_int 0 [0])
                                (nil))))))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (expr_list:SI (use (reg:SI 14 a14))
                        (expr_list:SI (use (reg:SI 15 a15))
                            (nil))))))))
;;  succ:       46 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44

;; basic block 46, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 45, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38 [39.0%] 
;;              45 [100.0%]  (FALLTHRU)
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u492(1){ }u493(7){ }u494(16){ }u495(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 114 320 321 322 323 325 327
(code_label 415 414 416 46 155 "" [1 uses])
(note 416 415 417 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 417 416 418 46 (set (reg/f:SI 320)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 418 417 419 46 (set (reg:SI 114 [ D.6229 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 320)
                (const_int 288 [0x120])) [0 LMIC.seqnoUp+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 44 {movsi_internal}
     (nil))
(insn 419 418 420 46 (set (reg:SI 321 [ D.6226 ])
        (plus:SI (reg/v:SI 44 [ flen ])
            (const_int -4 [0xfffffffffffffffc]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 1 {addsi3}
     (nil))
(insn 420 419 421 46 (set (reg/f:SI 322)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC116") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(insn 421 420 423 46 (set (reg:SI 323 [ D.6229 ])
        (plus:SI (reg:SI 114 [ D.6229 ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 114 [ D.6229 ])
        (nil)))
(insn 423 421 424 46 (set (reg/f:SI 325)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC110") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 246 [0xf6])))
        (nil)))
(insn 424 423 425 46 (set (reg:SI 15 a15)
        (reg:SI 321 [ D.6226 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 321 [ D.6226 ])
        (nil)))
(insn 425 424 426 46 (set (reg:SI 14 a14)
        (reg/f:SI 322)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 322)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 332 [0x14c])))
            (nil))))
(insn 426 425 427 46 (set (reg:SI 13 a13)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 44 {movsi_internal}
     (nil))
(insn 427 426 428 46 (set (reg:SI 12 a12)
        (reg:SI 323 [ D.6229 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 323 [ D.6229 ])
        (nil)))
(insn 428 427 429 46 (set (reg:SI 11 a11)
        (mem/j/c:SI (plus:SI (reg/f:SI 320)
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 44 {movsi_internal}
     (nil))
(insn 429 428 430 46 (set (reg:SI 10 a10)
        (reg/f:SI 325)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 325)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 246 [0xf6])))
            (nil))))
(call_insn 430 429 432 46 (call (mem:SI (symbol_ref:SI ("aes_appendMic") [flags 0x3]  <function_decl 0x100b505e8 aes_appendMic>) [0 aes_appendMic S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 15 a15)
        (expr_list:REG_DEAD (reg:SI 14 a14)
            (expr_list:REG_DEAD (reg:SI 13 a13)
                (expr_list:REG_DEAD (reg:SI 12 a12)
                    (expr_list:REG_DEAD (reg:SI 11 a11)
                        (expr_list:REG_DEAD (reg:SI 10 a10)
                            (expr_list:REG_EH_REGION (const_int 0 [0])
                                (nil))))))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (expr_list:SI (use (reg:SI 14 a14))
                        (expr_list:SI (use (reg:SI 15 a15))
                            (nil))))))))
(insn 432 430 433 46 (set:SI (reg/f:SI 327)
        (plus:SI (reg/f:SI 320)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1740 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 320)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 433 432 0 46 (set (mem/j/c:QI (plus:SI (reg/f:SI 327)
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 44 [ flen ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1740 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 327)
        (expr_list:REG_DEAD (reg/v:SI 44 [ flen ])
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function os_crc16 (os_crc16, funcdef_no=35, decl_uid=2756, cgraph_uid=35, symbol_order=36)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 12 n_edges 14 count 25 (  2.1)


os_crc16

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,11u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,11u} r16={1d,11u} r17={1d,10u} r42={4d,11u} r43={2d,6u} r44={2d,4u} r46={1d,1u} r48={1d,1u} r51={1d,1u} r52={1d,1u} r54={1d,1u} r58={1d,1u} r59={1d,1u} r60={1d,1u} r63={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} 
;;    total ref usage 113{32d,81u,0e} in 40{40 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 10 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 43 58 59
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42 43 58 59
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 59
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 59

( 10 )->[3]->( 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(1){ }u8(7){ }u9(16){ }u10(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 59
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58
;; lr  def 	 42 44 46 48 51 60 63
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 59
;; live  gen 	 42 44 46 48 51 60 63
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59

( 8 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(1){ }u21(7){ }u22(16){ }u23(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 52
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; live  gen 	 52
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(1){ }u27(7){ }u28(16){ }u29(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 42 54 65 66
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; live  gen 	 42 54 65 66
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(1){ }u36(7){ }u37(16){ }u38(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 42 67
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; live  gen 	 42 67
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59

( 5 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(1){ }u43(7){ }u44(16){ }u45(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 44 68
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; live  gen 	 44 68
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59

( 3 7 )->[8]->( 4 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u50(1){ }u51(7){ }u52(16){ }u53(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u57(1){ }u58(7){ }u59(16){ }u60(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 59
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 43
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 59
;; live  gen 	 43
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 59
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 59

( 2 9 )->[10]->( 3 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u63(1){ }u64(7){ }u65(16){ }u66(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 59
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 59
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 59
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 59
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 59

( 10 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u71(1){ }u72(7){ }u73(16){ }u74(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u77(1){ }u78(2){ }u79(7){ }u80(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


os_crc16

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,11u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,11u} r16={1d,11u} r17={1d,10u} r42={4d,11u} r43={2d,6u} r44={2d,4u} r46={1d,1u} r48={1d,1u} r51={1d,1u} r52={1d,1u} r54={1d,1u} r58={1d,1u} r59={1d,1u} r60={1d,1u} r63={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} 
;;    total ref usage 113{32d,81u,0e} in 40{40 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 110, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 43 58 59
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:SI 58 [ data ])
        (reg:SI 2 a2 [ data ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:113 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ data ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 59 [ len ])
        (reg:SI 3 a3 [ len ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:113 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ len ])
        (nil)))
(note 4 3 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 4 11 2 (var_location:HI remainder (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:114 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:HI polynomial (const_int 4129 [0x1021])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:115 -1
     (nil))
(debug_insn 12 11 6 2 (var_location:SI i (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:116 -1
     (nil))
(insn 6 12 7 2 (set (reg/v:SI 43 [ i ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:116 44 {movsi_internal}
     (nil))
(insn 7 6 64 2 (set (reg/v:SI 42 [ remainder ])
        (reg/v:SI 43 [ i ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:114 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 59

;; basic block 3, loop depth 0, count 0, freq 1111, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [91.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(1){ }u8(7){ }u9(16){ }u10(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 59
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58
;; lr  def 	 42 44 46 48 51 60 63
(code_label 64 7 15 3 169 "" [1 uses])
(note 15 64 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 3 (set (reg/f:SI 60)
        (plus:SI (reg/v/f:SI 58 [ data ])
            (reg/v:SI 43 [ i ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:117 1 {addsi3}
     (nil))
(insn 17 16 18 3 (set (reg:SI 46 [ D.6236 ])
        (zero_extend:SI (mem:QI (reg/f:SI 60) [0 *_8+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:117 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 60)
        (nil)))
(insn 18 17 21 3 (set (reg:SI 48 [ D.6237 ])
        (ashift:SI (reg:SI 46 [ D.6236 ])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:117 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 46 [ D.6236 ])
        (nil)))
(insn 21 18 22 3 (set (reg:SI 63)
        (xor:SI (reg:SI 48 [ D.6237 ])
            (reg/v:SI 42 [ remainder ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:117 32 {xorsi3}
     (expr_list:REG_DEAD (reg:SI 48 [ D.6237 ])
        (expr_list:REG_DEAD (reg/v:SI 42 [ remainder ])
            (nil))))
(insn 22 21 23 3 (set (reg:SI 51 [ D.6238 ])
        (sign_extend:SI (subreg:HI (reg:SI 63) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:117 35 {extendhisi2_internal}
     (expr_list:REG_DEAD (reg:SI 63)
        (nil)))
(insn 23 22 24 3 (set (reg/v:SI 42 [ remainder ])
        (zero_extend:SI (subreg/u:HI (reg:SI 51 [ D.6238 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:117 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 51 [ D.6238 ])
        (nil)))
(debug_insn 24 23 25 3 (var_location:HI remainder (subreg:HI (reg/v:SI 42 [ remainder ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:117 -1
     (nil))
(debug_insn 25 24 5 3 (var_location:QI bit (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:118 -1
     (nil))
(insn 5 25 55 3 (set (reg/v:SI 44 [ bit ])
        (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:118 44 {movsi_internal}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59

;; basic block 4, loop depth 0, count 0, freq 8889, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [88.9%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(1){ }u21(7){ }u22(16){ }u23(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 52
(code_label 55 5 28 4 168 "" [1 uses])
(note 28 55 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 4 (set (reg:SI 52 [ D.6238 ])
        (sign_extend:SI (subreg/v:HI (reg/v:SI 42 [ remainder ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:119 35 {extendhisi2_internal}
     (nil))
(jump_insn 30 29 31 4 (set (pc)
        (if_then_else (ge (reg:SI 52 [ D.6238 ])
                (const_int 0 [0]))
            (label_ref 40)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:119 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 52 [ D.6238 ])
        (int_list:REG_BR_PROB 7300 (nil)))
 -> 40)
;;  succ:       5 [27.0%]  (FALLTHRU)
;;              6 [73.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59

;; basic block 5, loop depth 0, count 0, freq 2400, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [27.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(1){ }u27(7){ }u28(16){ }u29(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 42 54 65 66
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 34 5 (set (reg:SI 54 [ D.6237 ])
        (ashift:SI (reg/v:SI 42 [ remainder ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:120 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg/v:SI 42 [ remainder ])
        (nil)))
(insn 34 32 35 5 (set (reg:SI 66)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC118") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:120 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 4129 [0x1021])
        (nil)))
(insn 35 34 36 5 (set (reg:SI 65)
        (xor:SI (reg:SI 54 [ D.6237 ])
            (reg:SI 66))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:120 32 {xorsi3}
     (expr_list:REG_DEAD (reg:SI 66)
        (expr_list:REG_DEAD (reg:SI 54 [ D.6237 ])
            (nil))))
(insn 36 35 37 5 (set (reg/v:SI 42 [ remainder ])
        (zero_extend:SI (subreg:HI (reg:SI 65) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:120 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 65)
        (nil)))
(debug_insn 37 36 40 5 (var_location:HI remainder (subreg:HI (reg/v:SI 42 [ remainder ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:120 -1
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59

;; basic block 6, loop depth 0, count 0, freq 6489, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [73.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(1){ }u36(7){ }u37(16){ }u38(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 42 67
(code_label 40 37 41 6 166 "" [1 uses])
(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 6 (set (reg:SI 67)
        (ashift:SI (reg/v:SI 42 [ remainder ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:122 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg/v:SI 42 [ remainder ])
        (nil)))
(insn 43 42 44 6 (set (reg/v:SI 42 [ remainder ])
        (zero_extend:SI (subreg:HI (reg:SI 67) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:122 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 67)
        (nil)))
(debug_insn 44 43 45 6 (var_location:HI remainder (subreg:HI (reg/v:SI 42 [ remainder ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:122 -1
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59

;; basic block 7, loop depth 0, count 0, freq 8889, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;;              6 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(1){ }u43(7){ }u44(16){ }u45(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 44 68
(code_label 45 44 46 7 167 "" [0 uses])
(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 7 (var_location:HI remainder (subreg:HI (reg/v:SI 42 [ remainder ]) 0)) -1
     (nil))
(insn 48 47 49 7 (set (reg:SI 68)
        (plus:SI (reg/v:SI 44 [ bit ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:118 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 44 [ bit ])
        (nil)))
(insn 49 48 50 7 (set (reg/v:SI 44 [ bit ])
        (zero_extend:SI (subreg:QI (reg:SI 68) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:118 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 68)
        (nil)))
(debug_insn 50 49 51 7 (var_location:QI bit (subreg:QI (reg/v:SI 44 [ bit ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:118 -1
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59

;; basic block 8, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              7 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u50(1){ }u51(7){ }u52(16){ }u53(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	
(code_label 51 50 52 8 165 "" [0 uses])
(note 52 51 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 54 8 (var_location:QI bit (subreg:QI (reg/v:SI 44 [ bit ]) 0)) -1
     (nil))
(debug_insn 54 53 56 8 (var_location:HI remainder (subreg:HI (reg/v:SI 42 [ remainder ]) 0)) -1
     (nil))
(jump_insn 56 54 57 8 (set (pc)
        (if_then_else (ne (reg/v:SI 44 [ bit ])
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:118 56 {*btrue}
     (int_list:REG_BR_PROB 8889 (nil))
 -> 55)
;;  succ:       4 [88.9%] 
;;              9 [11.1%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 58 59

;; basic block 9, loop depth 0, count 0, freq 1111, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [11.1%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u57(1){ }u58(7){ }u59(16){ }u60(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 59
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 43
(note 57 56 58 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 58 57 59 9 (set (reg/v:SI 43 [ i ])
        (plus:SI (reg/v:SI 43 [ i ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:116 1 {addsi3}
     (nil))
(debug_insn 59 58 60 9 (var_location:SI i (reg/v:SI 43 [ i ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:116 -1
     (nil))
;;  succ:       10 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 59

;; basic block 10, loop depth 0, count 0, freq 1221, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [100.0%]  (FALLTHRU)
;;              9 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u63(1){ }u64(7){ }u65(16){ }u66(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 59
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 59
;; lr  def 	
(code_label 60 59 61 10 164 "" [0 uses])
(note 61 60 62 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 10 (var_location:SI i (reg/v:SI 43 [ i ])) -1
     (nil))
(debug_insn 63 62 65 10 (var_location:HI remainder (subreg:HI (reg/v:SI 42 [ remainder ]) 0)) -1
     (nil))
(jump_insn 65 63 66 10 (set (pc)
        (if_then_else (ltu (reg/v:SI 43 [ i ])
                (reg/v:SI 59 [ len ]))
            (label_ref 64)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:116 58 {*ubtrue}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 64)
;;  succ:       3 [91.0%] 
;;              11 [9.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 58 59

;; basic block 11, loop depth 0, count 0, freq 110, maybe hot
;;  prev block 10, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [9.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u71(1){ }u72(7){ }u73(16){ }u74(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
(note 66 65 71 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 71 66 72 11 (set (reg/i:SI 2 a2)
        (reg/v:SI 42 [ remainder ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:126 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 42 [ remainder ])
        (nil)))
(insn 72 71 0 11 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:126 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function decodeBeacon (decodeBeacon, funcdef_no=71, decl_uid=3706, cgraph_uid=71, symbol_order=79)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 12 n_edges 15 count 12 (    1)


decodeBeacon

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11]
;;  ref usage 	r0={9d} r1={1d,19u} r2={2d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,11u} r8={8d} r9={8d} r10={16d,15u} r11={11d,3u} r12={8d} r13={8d} r14={8d} r15={8d} r16={1d,11u} r17={1d,10u} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r42={4d,1u} r43={1d,1u} r44={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,2u} r49={1d,1u} r51={1d,2u,1e} r52={1d,1u} r53={1d,1u} r54={1d,1u} r55={1d,1u} r56={1d,1u} r57={1d,2u,1e} r60={1d,1u} r62={1d,1u} r63={1d,1u} r65={1d,1u} r69={1d,1u} r70={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u} r81={1d,6u} r82={1d,5u} r83={1d,1u} r84={1d,1u,1e} r85={1d,1u} r95={1d,1u} r97={1d,1u} r99={1d,1u} r100={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,3u} r109={1d,1u} r112={1d,3u} r115={1d,1u} r118={1d,1u} r119={1d,1u} 
;;    total ref usage 429{290d,136u,3e} in 89{81 regular + 8 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 69 70 72
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 43 69 70 72
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(1){ }u9(7){ }u10(16){ }u11(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 73
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 73
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 3 )->[4]->( 8 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(1){ }u17(7){ }u18(16){ }u19(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 46 74 75 76 77
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 44 46 74 75 76 77
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 )->[5]->( 9 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u30(1){ }u31(7){ }u32(16){ }u33(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 47 48 49 78 79 80
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 47 48 49 78 79 80
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 5 )->[6]->( 10 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u44(1){ }u45(7){ }u46(16){ }u47(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 51 52 53 54 55 56 57 81 82 83 84 85 95 97 99 100 103 104 105 106
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 51 52 53 54 55 56 57 81 82 83 84 85 95 97 99 100 103 104 105 106
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57

( 6 )->[7]->( 11 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u90(1){ }u91(7){ }u92(16){ }u93(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 60 62 63 65 107 108 109 112 115 118 119
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57
;; live  gen 	 10 [a10] 42 60 62 63 65 107 108 109 112 115 118 119
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 4 )->[8]->( 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u117(1){ }u118(7){ }u119(16){ }u120(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 5 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u121(1){ }u122(7){ }u123(16){ }u124(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 6 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u125(1){ }u126(7){ }u127(16){ }u128(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 7 8 10 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u129(1){ }u130(7){ }u131(16){ }u132(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u135(1){ }u136(2){ }u137(7){ }u138(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


decodeBeacon

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11]
;;  ref usage 	r0={9d} r1={1d,19u} r2={2d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,11u} r8={8d} r9={8d} r10={16d,15u} r11={11d,3u} r12={8d} r13={8d} r14={8d} r15={8d} r16={1d,11u} r17={1d,10u} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r42={4d,1u} r43={1d,1u} r44={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,2u} r49={1d,1u} r51={1d,2u,1e} r52={1d,1u} r53={1d,1u} r54={1d,1u} r55={1d,1u} r56={1d,1u} r57={1d,2u,1e} r60={1d,1u} r62={1d,1u} r63={1d,1u} r65={1d,1u} r69={1d,1u} r70={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u} r81={1d,6u} r82={1d,5u} r83={1d,1u} r84={1d,1u,1e} r85={1d,1u} r95={1d,1u} r97={1d,1u} r99={1d,1u} r100={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,3u} r109={1d,1u} r112={1d,3u} r115={1d,1u} r118={1d,1u} r119={1d,1u} 
;;    total ref usage 429{290d,136u,3e} in 89{81 regular + 8 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 69 70 72
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 7 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 2 10 2 (set (reg/f:SI 69)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC119") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:999 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 10 9 11 2 (set:SI (reg/f:SI 70)
        (plus:SI (reg/f:SI 69)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:999 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 69)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 11 10 13 2 (set (reg:SI 43 [ D.6240 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 70)
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:999 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 70)
        (nil)))
(insn 13 11 14 2 (set (reg:SI 72)
        (const_int 17 [0x11])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:999 44 {movsi_internal}
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (eq (reg:SI 43 [ D.6240 ])
                (reg:SI 72))
            (label_ref 20)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:999 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 72)
        (expr_list:REG_DEAD (reg:SI 43 [ D.6240 ])
            (int_list:REG_BR_PROB 4877 (nil))))
 -> 20)
;;  succ:       3 [51.2%]  (FALLTHRU)
;;              4 [48.8%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 3, loop depth 0, count 0, freq 5123, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [51.2%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(1){ }u9(7){ }u10(16){ }u11(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 73
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 3 (set (reg/f:SI 73)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC120") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:999 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(insn 17 16 18 3 (set (reg:SI 11 a11)
        (const_int 999 [0x3e7])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:999 44 {movsi_internal}
     (nil))
(insn 18 17 19 3 (set (reg:SI 10 a10)
        (reg/f:SI 73)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:999 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 73)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
            (nil))))
(call_insn 19 18 20 3 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:999 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [48.8%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(1){ }u17(7){ }u18(16){ }u19(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 46 74 75 76 77
(code_label 20 19 21 4 171 "" [1 uses])
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (var_location:SI d (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
            (const_int 332 [0x14c])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1000 -1
     (nil))
(insn 23 22 24 4 (set (reg/f:SI 74)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC119") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1003 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 24 23 25 4 (set:SI (reg/f:SI 75)
        (plus:SI (reg/f:SI 74)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1003 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 74)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 25 24 26 4 (set (reg:SI 44 [ D.6240 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 75)
                    (const_int 83 [0x53])) [0 MEM[(u1_t *)&LMIC + 339B]+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1003 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 75)
        (nil)))
(insn 26 25 27 4 (set (reg/f:SI 76)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC121") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1003 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(insn 27 26 28 4 (set (reg:SI 11 a11)
        (const_int 7 [0x7])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1003 44 {movsi_internal}
     (nil))
(insn 28 27 29 4 (set (reg:SI 10 a10)
        (reg/f:SI 76)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1003 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 76)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 332 [0x14c])))
            (nil))))
(call_insn/i 29 28 30 4 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_crc16") [flags 0x3]  <function_decl 0x140efaca8 os_crc16>) [0 os_crc16 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1003 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 30 29 32 4 (set (reg:SI 77)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1003 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 32 30 33 4 (set (reg:SI 46 [ D.6240 ])
        (zero_extend:SI (subreg:QI (reg:SI 77) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1003 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 77)
        (nil)))
(jump_insn 33 32 34 4 (set (pc)
        (if_then_else (ne (reg:SI 44 [ D.6240 ])
                (reg:SI 46 [ D.6240 ]))
            (label_ref:SI 135)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1001 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 46 [ D.6240 ])
        (expr_list:REG_DEAD (reg:SI 44 [ D.6240 ])
            (int_list:REG_BR_PROB 6218 (nil))))
 -> 135)
;;  succ:       8 [62.2%] 
;;              5 [37.8%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 5, loop depth 0, count 0, freq 3782, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [37.8%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u30(1){ }u31(7){ }u32(16){ }u33(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 47 48 49 78 79 80
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 5 (set (reg/f:SI 78)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC121") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1010 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(insn 36 35 37 5 (set (reg:SI 10 a10)
        (reg/f:SI 78)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1010 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 78)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 332 [0x14c])))
            (nil))))
(call_insn/i 37 36 38 5 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf4") [flags 0x3]  <function_decl 0x140efa798 os_rlsbf4>) [0 os_rlsbf4 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1010 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 38 37 39 5 (set (reg:SI 47 [ D.6242 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1010 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 39 38 40 5 (set (reg:SI 79)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC122") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1010 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 16777215 [0xffffff])
        (nil)))
(insn 40 39 41 5 (set (reg/v:SI 48 [ bcnnetid ])
        (and:SI (reg:SI 47 [ D.6242 ])
            (reg:SI 79))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1010 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 79)
        (expr_list:REG_DEAD (reg:SI 47 [ D.6242 ])
            (nil))))
(debug_insn 41 40 42 5 (var_location:SI bcnnetid (reg/v:SI 48 [ bcnnetid ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1010 -1
     (nil))
(insn 42 41 43 5 (set (reg/f:SI 80)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC119") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1011 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 43 42 44 5 (set (reg:SI 49 [ D.6242 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 80)
                (const_int 168 [0xa8])) [0 LMIC.netid+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1011 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 80)
        (nil)))
(jump_insn 44 43 45 5 (set (pc)
        (if_then_else (ne (reg/v:SI 48 [ bcnnetid ])
                (reg:SI 49 [ D.6242 ]))
            (label_ref:SI 139)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1011 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 49 [ D.6242 ])
        (expr_list:REG_DEAD (reg/v:SI 48 [ bcnnetid ])
            (int_list:REG_BR_PROB 968 (nil))))
 -> 139)
;;  succ:       9 [9.7%] 
;;              6 [90.3%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 6, loop depth 0, count 0, freq 3416, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [90.3%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u44(1){ }u45(7){ }u46(16){ }u47(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 51 52 53 54 55 56 57 81 82 83 84 85 95 97 99 100 103 104 105 106
(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 6 (set (reg/f:SI 81)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC119") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1014 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 47 46 48 6 (set:SI (reg/f:SI 82)
        (plus:SI (reg/f:SI 81)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1014 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 48 47 49 6 (set (reg:QI 83)
        (const_int -4 [0xfffffffffffffffc])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1014 46 {movqi_internal}
     (nil))
(insn 49 48 50 6 (set (reg:QI 84 [ LMIC.bcninfo.flags ])
        (mem/j/c:QI (plus:SI (reg/f:SI 82)
                (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1014 46 {movqi_internal}
     (nil))
(insn 50 49 51 6 (set (reg:SI 85)
        (and:SI (subreg:SI (reg:QI 84 [ LMIC.bcninfo.flags ]) 0)
            (subreg:SI (reg:QI 83) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1014 30 {andsi3}
     (expr_list:REG_DEAD (reg:QI 84 [ LMIC.bcninfo.flags ])
        (expr_list:REG_DEAD (reg:QI 83)
            (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:QI 84 [ LMIC.bcninfo.flags ]) 0)
                    (const_int -4 [0xfffffffffffffffc]))
                (nil)))))
(insn 51 50 54 6 (set (reg:SI 51 [ D.6240 ])
        (zero_extend:SI (subreg:QI (reg:SI 85) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1014 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 85)
        (nil)))
(insn 54 51 56 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 82)
                (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16])
        (subreg/s/v:QI (reg:SI 51 [ D.6240 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1014 46 {movqi_internal}
     (nil))
(insn 56 54 59 6 (set (reg:SI 52 [ D.6243 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 81)
                    (const_int 13 [0xd])) [0 LMIC.snr+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1016 34 {zero_extendqisi2}
     (nil))
(insn 59 56 61 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 82)
                (const_int 153 [0x99])) [0 LMIC.bcninfo.snr+0 S1 A8])
        (subreg/s/v:QI (reg:SI 52 [ D.6243 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1016 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 52 [ D.6243 ])
        (nil)))
(insn 61 59 64 6 (set (reg:SI 53 [ D.6243 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 81)
                    (const_int 12 [0xc])) [0 LMIC.rssi+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1017 34 {zero_extendqisi2}
     (nil))
(insn 64 61 66 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 82)
                (const_int 152 [0x98])) [0 LMIC.bcninfo.rssi+0 S1 A32])
        (subreg/s/v:QI (reg:SI 53 [ D.6243 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1017 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 53 [ D.6243 ])
        (nil)))
(insn 66 64 67 6 (set (reg:SI 54 [ D.6239 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 81)
                (const_int 4 [0x4])) [0 LMIC.rxtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1018 44 {movsi_internal}
     (nil))
(insn 67 66 68 6 (set (reg:SI 95)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC123") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1018 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int -9024 [0xffffffffffffdcc0])
        (nil)))
(insn 68 67 70 6 (set (reg:SI 55 [ D.6239 ])
        (plus:SI (reg:SI 54 [ D.6239 ])
            (reg:SI 95))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1018 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 95)
        (expr_list:REG_DEAD (reg:SI 54 [ D.6239 ])
            (nil))))
(insn 70 68 71 6 (set (mem/j/c:SI (plus:SI (reg/f:SI 81)
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])
        (reg:SI 55 [ D.6239 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1018 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 55 [ D.6239 ])
        (nil)))
(insn 71 70 72 6 (set (reg/f:SI 97)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC124") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1019 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 335 [0x14f])))
        (nil)))
(insn 72 71 73 6 (set (reg:SI 10 a10)
        (reg/f:SI 97)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1019 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 97)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 335 [0x14f])))
            (nil))))
(call_insn/i 73 72 74 6 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf4") [flags 0x3]  <function_decl 0x140efa798 os_rlsbf4>) [0 os_rlsbf4 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1019 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 74 73 76 6 (set (reg:SI 56 [ D.6242 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1019 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 76 74 77 6 (set (mem/j/c:SI (plus:SI (reg/f:SI 81)
                (const_int 412 [0x19c])) [0 LMIC.bcninfo.time+0 S4 A32])
        (reg:SI 56 [ D.6242 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1019 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 81)
        (expr_list:REG_DEAD (reg:SI 56 [ D.6242 ])
            (nil))))
(insn 77 76 78 6 (set (reg:QI 99)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1020 46 {movqi_internal}
     (nil))
(insn 78 77 79 6 (set (reg:SI 100)
        (ior:SI (reg:SI 51 [ D.6240 ])
            (subreg:SI (reg:QI 99) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1020 31 {iorsi3}
     (expr_list:REG_DEAD (reg:QI 99)
        (expr_list:REG_DEAD (reg:SI 51 [ D.6240 ])
            (expr_list:REG_EQUAL (ior:SI (reg:SI 51 [ D.6240 ])
                    (const_int 1 [0x1]))
                (nil)))))
(insn 79 78 82 6 (set (reg:SI 57 [ D.6240 ])
        (zero_extend:SI (subreg:QI (reg:SI 100) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1020 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 100)
        (nil)))
(insn 82 79 83 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 82)
                (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16])
        (subreg/s/v:QI (reg:SI 57 [ D.6240 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1020 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 82)
        (nil)))
(insn 83 82 84 6 (set (reg/f:SI 103)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC125") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1023 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 347 [0x15b])))
        (nil)))
(insn 84 83 85 6 (set (reg:SI 10 a10)
        (reg/f:SI 103)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1023 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 103)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 347 [0x15b])))
            (nil))))
(call_insn/i 85 84 86 6 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf2") [flags 0x3]  <function_decl 0x140efaaf8 os_rlsbf2>) [0 os_rlsbf2 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1023 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 86 85 88 6 (set (reg:SI 104)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1023 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 88 86 89 6 (set (reg/f:SI 105)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC121") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1023 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(insn 89 88 90 6 (set (reg:SI 11 a11)
        (const_int 15 [0xf])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1023 44 {movsi_internal}
     (nil))
(insn 90 89 91 6 (set (reg:SI 10 a10)
        (reg/f:SI 105)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1023 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 105)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 332 [0x14c])))
            (nil))))
(call_insn/i 91 90 92 6 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_crc16") [flags 0x3]  <function_decl 0x140efaca8 os_crc16>) [0 os_crc16 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1023 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 92 91 94 6 (set (reg:SI 106)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1023 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(jump_insn 94 92 95 6 (set (pc)
        (if_then_else (ne (reg:SI 104)
                (reg:SI 106))
            (label_ref:SI 143)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1023 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 106)
        (expr_list:REG_DEAD (reg:SI 104)
            (int_list:REG_BR_PROB 5588 (nil))))
 -> 143)
;;  succ:       10 [55.9%] 
;;              7 [44.1%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57

;; basic block 7, loop depth 0, count 0, freq 1507, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [44.1%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u90(1){ }u91(7){ }u92(16){ }u93(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 60 62 63 65 107 108 109 112 115 118 119
(note 95 94 96 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 96 95 97 7 (set (reg/f:SI 107)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC126") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1026 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 340 [0x154])))
        (nil)))
(insn 97 96 98 7 (set (reg:SI 10 a10)
        (reg/f:SI 107)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1026 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 107)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 340 [0x154])))
            (nil))))
(call_insn/i 98 97 99 7 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf4") [flags 0x3]  <function_decl 0x140efa798 os_rlsbf4>) [0 os_rlsbf4 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1026 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 99 98 101 7 (set (reg:SI 60 [ D.6242 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1026 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 101 99 102 7 (set (reg:SI 62 [ D.6239 ])
        (ashiftrt:SI (reg:SI 60 [ D.6242 ])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1026 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 60 [ D.6242 ])
        (nil)))
(insn 102 101 103 7 (set (reg/f:SI 108)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC119") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1026 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 103 102 104 7 (set (mem/j/c:SI (plus:SI (reg/f:SI 108)
                (const_int 420 [0x1a4])) [0 LMIC.bcninfo.lat+0 S4 A32])
        (reg:SI 62 [ D.6239 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1026 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62 [ D.6239 ])
        (nil)))
(insn 104 103 105 7 (set (reg/f:SI 109)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC127") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1027 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 343 [0x157])))
        (nil)))
(insn 105 104 106 7 (set (reg:SI 10 a10)
        (reg/f:SI 109)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1027 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 109)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 343 [0x157])))
            (nil))))
(call_insn/i 106 105 107 7 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf4") [flags 0x3]  <function_decl 0x140efa798 os_rlsbf4>) [0 os_rlsbf4 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1027 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 107 106 109 7 (set (reg:SI 63 [ D.6242 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1027 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 109 107 111 7 (set (reg:SI 65 [ D.6239 ])
        (ashiftrt:SI (reg:SI 63 [ D.6242 ])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1027 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 63 [ D.6242 ])
        (nil)))
(insn 111 109 113 7 (set (mem/j/c:SI (plus:SI (reg/f:SI 108)
                (const_int 424 [0x1a8])) [0 LMIC.bcninfo.lon+0 S4 A32])
        (reg:SI 65 [ D.6239 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1027 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 65 [ D.6239 ])
        (nil)))
(insn 113 111 116 7 (set:SI (reg/f:SI 112)
        (plus:SI (reg/f:SI 108)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1028 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 108)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 116 113 117 7 (set (reg:QI 115 [ MEM[(u1_t *)&LMIC + 340B] ])
        (mem/c:QI (plus:SI (reg/f:SI 112)
                (const_int 84 [0x54])) [0 MEM[(u1_t *)&LMIC + 340B]+0 S1 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1028 46 {movqi_internal}
     (nil))
(insn 117 116 120 7 (set (mem/j/c:QI (plus:SI (reg/f:SI 112)
                (const_int 160 [0xa0])) [0 LMIC.bcninfo.info+0 S1 A32])
        (reg:QI 115 [ MEM[(u1_t *)&LMIC + 340B] ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1028 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 115 [ MEM[(u1_t *)&LMIC + 340B] ])
        (nil)))
(insn 120 117 121 7 (set (reg:QI 118)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1029 46 {movqi_internal}
     (nil))
(insn 121 120 122 7 (set (reg:SI 119)
        (ior:SI (reg:SI 57 [ D.6240 ])
            (subreg:SI (reg:QI 118) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1029 31 {iorsi3}
     (expr_list:REG_DEAD (reg:QI 118)
        (expr_list:REG_DEAD (reg:SI 57 [ D.6240 ])
            (expr_list:REG_EQUAL (ior:SI (reg:SI 57 [ D.6240 ])
                    (const_int 2 [0x2]))
                (nil)))))
(insn 122 121 6 7 (set (mem/j/c:QI (plus:SI (reg/f:SI 112)
                (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16])
        (subreg:QI (reg:SI 119) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1029 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 119)
        (expr_list:REG_DEAD (reg/f:SI 112)
            (nil))))
(insn 6 122 135 7 (set (reg:SI 42 [ D.6239 ])
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1030 44 {movsi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 8, loop depth 0, count 0, freq 6218, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [62.2%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u117(1){ }u118(7){ }u119(16){ }u120(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 135 6 134 8 173 "" [1 uses])
(note 134 135 3 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 3 134 139 8 (set (reg:SI 42 [ D.6239 ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1008 44 {movsi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 9, loop depth 0, count 0, freq 366, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [9.7%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u121(1){ }u122(7){ }u123(16){ }u124(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 139 3 138 9 174 "" [1 uses])
(note 138 139 4 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 4 138 143 9 (set (reg:SI 42 [ D.6239 ])
        (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1012 44 {movsi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 10, loop depth 0, count 0, freq 1909, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [55.9%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u125(1){ }u126(7){ }u127(16){ }u128(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 143 4 142 10 175 "" [1 uses])
(note 142 143 5 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 5 142 123 10 (set (reg:SI 42 [ D.6239 ])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1024 44 {movsi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 11, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 10, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (FALLTHRU)
;;              8 [100.0%]  (FALLTHRU)
;;              10 [100.0%]  (FALLTHRU)
;;              9 [100.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u129(1){ }u130(7){ }u131(16){ }u132(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
(code_label 123 5 124 11 172 "" [0 uses])
(note 124 123 129 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 129 124 130 11 (set (reg/i:SI 2 a2)
        (reg:SI 42 [ D.6239 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1031 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6239 ])
        (nil)))
(insn 130 129 0 11 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1031 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function getSensitivity (getSensitivity, funcdef_no=44, decl_uid=3131, cgraph_uid=44, symbol_order=49)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


getSensitivity

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r43={1d,2u} r44={1d,1u,1e} r46={1d,1u} r51={1d,2u} r53={1d,2u,1e} r55={1d,4u} r56={1d,1u} r58={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} 
;;    total ref usage 59{26d,31u,2e} in 21{21 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 43 44 46 51 53 55 56 58 60 61 62 63 65 66 67
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 2 [a2] 43 44 46 51 53 55 56 58 60 61 62 63 65 66 67
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u29(1){ }u30(2){ }u31(7){ }u32(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


getSensitivity

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r43={1d,2u} r44={1d,1u,1e} r46={1d,1u} r51={1d,2u} r53={1d,2u,1e} r55={1d,4u} r56={1d,1u} r58={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} 
;;    total ref usage 59{26d,31u,2e} in 21{21 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 2 [a2] 43 44 46 51 53 55 56 58 60 61 62 63 65 66 67
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg:SI 56 [ rps ])
        (reg:SI 2 a2 [ rps ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:277 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ rps ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 55 [ rps ])
        (zero_extend:SI (subreg:HI (reg:SI 56 [ rps ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:277 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 56 [ rps ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 9 2 (var_location:HI params (subreg:HI (reg/v:SI 55 [ rps ]) 0)) -1
     (nil))
(insn 9 7 10 2 (set (reg:SI 58)
        (and:SI (reg/v:SI 55 [ rps ])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:347 30 {andsi3}
     (nil))
(insn 10 9 13 2 (set (reg:SI 53 [ D.6252 ])
        (zero_extend:SI (subreg:QI (reg:SI 58) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:347 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 58)
        (nil)))
(insn 13 10 14 2 (set (reg:SI 60)
        (ashift:SI (reg:SI 53 [ D.6252 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:278 51 {ashlsi3_internal}
     (nil))
(insn 14 13 15 2 (set (reg:SI 61)
        (plus:SI (reg:SI 60)
            (reg:SI 53 [ D.6252 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:278 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 60)
        (expr_list:REG_DEAD (reg:SI 53 [ D.6252 ])
            (expr_list:REG_EQUAL (mult:SI (reg:SI 53 [ D.6252 ])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 15 14 16 2 (set (reg/f:SI 62)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC128") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:278 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table_SENSITIVITY") [flags 0x2]  <var_decl 0x140ed9f30 constant_table_SENSITIVITY>)
        (nil)))
(insn 16 15 17 2 (set (reg/f:SI 43 [ D.6245 ])
        (plus:SI (reg:SI 61)
            (reg/f:SI 62))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:278 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 62)
        (expr_list:REG_DEAD (reg:SI 61)
            (nil))))
(debug_insn 17 16 18 2 (var_location:HI params (subreg:HI (reg/v:SI 55 [ rps ]) 0)) -1
     (nil))
(insn 18 17 20 2 (set (reg:SI 63)
        (lshiftrt:SI (reg/v:SI 55 [ rps ])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:349 53 {lshrsi3}
     (expr_list:REG_DEAD (reg/v:SI 55 [ rps ])
        (nil)))
(insn 20 18 21 2 (set (reg:SI 65)
        (and:SI (reg:SI 63)
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:349 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 63)
        (nil)))
(insn 21 20 23 2 (set (reg:SI 51 [ D.6251 ])
        (zero_extend:SI (subreg:QI (reg:SI 65) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:349 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 65)
        (nil)))
(debug_insn 23 21 24 2 (var_location:SI table (reg/f:SI 43 [ D.6245 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:278 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI index (reg:SI 51 [ D.6251 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:278 -1
     (nil))
(insn 25 24 26 2 (set (reg/f:SI 46 [ D.6248 ])
        (plus:SI (reg/f:SI 43 [ D.6245 ])
            (reg:SI 51 [ D.6251 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 51 [ D.6251 ])
        (expr_list:REG_DEAD (reg/f:SI 43 [ D.6245 ])
            (nil))))
(insn 26 25 28 2 (set (reg:SI 44 [ D.6246 ])
        (zero_extend:SI (mem:QI (reg/f:SI 46 [ D.6248 ]) [0 *_7+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 46 [ D.6248 ])
        (nil)))
(insn 28 26 29 2 (set (reg:SI 67)
        (const_int -141 [0xffffffffffffff73])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:278 44 {movsi_internal}
     (nil))
(insn 29 28 34 2 (set (reg:SI 66 [ D.6244 ])
        (plus:SI (reg:SI 44 [ D.6246 ])
            (reg:SI 67))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:278 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 67)
        (expr_list:REG_DEAD (reg:SI 44 [ D.6246 ])
            (expr_list:REG_EQUAL (plus:SI (reg:SI 44 [ D.6246 ])
                    (const_int -141 [0xffffffffffffff73]))
                (nil)))))
(insn 34 29 35 2 (set (reg/i:SI 2 a2)
        (reg:SI 66 [ D.6244 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:279 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 66 [ D.6244 ])
        (nil)))
(insn 35 34 0 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:279 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function calcAirTime (calcAirTime, funcdef_no=45, decl_uid=3129, cgraph_uid=45, symbol_order=50)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 20 n_edges 25 count 20 (    1)


calcAirTime

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,19u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,19u} r16={1d,19u} r17={1d,18u} r42={2d,5u} r43={2d,3u} r44={2d,5u,1e} r45={2d,1u} r46={2d,1u} r47={2d,1u} r48={2d,2u} r51={1d,1u} r52={1d,2u} r54={1d,1u} r56={1d,3u} r57={1d,3u} r59={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,4u} r64={1d,1u} r66={1d,3u} r68={1d,1u} r69={1d,1u} r70={1d,2u} r72={1d,1u} r73={1d,2u} r74={1d,1u} r75={1d,2u} r78={1d,1u} r80={1d,1u} r81={1d,1u} r83={1d,1u} r85={1d,1u} r86={1d,1u} r88={1d,1u} r92={1d,1u} r94={1d,10u} r95={1d,1u} r96={1d,2u} r97={1d,1u} r98={1d,1u} r100={1d,1u} r102={1d,1u} r103={1d,1u} r105={1d,1u} r107={1d,1u} r108={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r128={1d,1u} 
;;    total ref usage 250{77d,172u,1e} in 95{95 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 63 85 94 95 96 97 98 100 102
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 63 85 94 95 96 97 98 100 102
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 63 85 94 96
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 63 85 94 96

( 2 )->[3]->( 19 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(1){ }u17(7){ }u18(16){ }u19(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 96
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 96
;; lr  def 	 45 51 52 103 105 107 108 128
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 96
;; live  gen 	 45 51 52 103 105 107 108 128
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(1){ }u30(7){ }u31(16){ }u32(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 63 85 94 96
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 63
;; lr  def 	 54 56 110
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 63 85 94 96
;; live  gen 	 54 56 110
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 56 63 85 94 96
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 56 63 85 94 96

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u38(1){ }u39(7){ }u40(16){ }u41(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 56 63 85 94 96
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 46
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 56 63 85 94 96
;; live  gen 	 46
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 56 63 85 94 96
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 56 63 85 94 96

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u42(1){ }u43(7){ }u44(16){ }u45(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 56 63 85 94 96
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 46
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 56 63 85 94 96
;; live  gen 	 46
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 56 63 85 94 96
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 56 63 85 94 96

( 6 5 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(1){ }u47(7){ }u48(16){ }u49(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 56 63 85 94 96
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 56 94 96
;; lr  def 	 57 59 61 62 86 88 111 112 113
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 56 63 85 94 96
;; live  gen 	 57 59 61 62 86 88 111 112 113
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57 62 63 85 94
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57 62 63 85 94

( 7 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u64(1){ }u65(7){ }u66(16){ }u67(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57 62 63 85 94
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57 62 63 85 94
;; live  gen 	 47
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 57 62 63 85 94
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 57 62 63 85 94

( 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u68(1){ }u69(7){ }u70(16){ }u71(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57 62 63 85 94
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57 62 63 85 94
;; live  gen 	 47
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 57 62 63 85 94
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 57 62 63 85 94

( 9 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u72(1){ }u73(7){ }u74(16){ }u75(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 57 62 63 85 94
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 62 94
;; lr  def 	 48 64 114
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 57 62 63 85 94
;; live  gen 	 48 64 114
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 57 63 64 85 94
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 57 63 64 85 94

( 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u82(1){ }u83(7){ }u84(16){ }u85(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57 63 64 85 94
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 48
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57 63 64 85 94
;; live  gen 	 48
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 57 63 64 85 94
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 57 63 64 85 94

( 11 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u86(1){ }u87(7){ }u88(16){ }u89(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 57 63 64 85 94
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 64
;; lr  def 	 66
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 57 63 64 85 94
;; live  gen 	 66
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57 63 66 85 94
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57 63 66 85 94

( 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u94(1){ }u95(7){ }u96(16){ }u97(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57 63 66 85 94
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57 66 94
;; lr  def 	 43 68 69 70 72 73 92 115 117
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57 63 66 85 94
;; live  gen 	 43 68 69 70 72 73 92 115 117
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 63 85
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 63 85

( 12 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u114(1){ }u115(7){ }u116(16){ }u117(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 63 85
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 63 85
;; live  gen 	 43
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 63 85
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 63 85

( 14 13 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u118(1){ }u119(7){ }u120(16){ }u121(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 63 85
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 63 85
;; lr  def 	 42 74 75 118 120
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 63 85
;; live  gen 	 42 74 75 118 120
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 75
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 75

( 15 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u132(1){ }u133(7){ }u134(16){ }u135(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 75
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 42 44 78 121
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 75
;; live  gen 	 42 44 78 121
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 44 75
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 44 75

( 15 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u140(1){ }u141(7){ }u142(16){ }u143(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 75
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 75
;; live  gen 	 44
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 44 75
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 44 75

( 17 16 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u144(1){ }u145(7){ }u146(16){ }u147(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 44 75
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 44 75
;; lr  def 	 45 80 81 83 122 123 124 125
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 44 75
;; live  gen 	 45 80 81 83 122 123 124 125
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45

( 3 18 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u163(1){ }u164(7){ }u165(16){ }u166(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 19 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u169(1){ }u170(2){ }u171(7){ }u172(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


calcAirTime

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3]
;;  ref usage 	r0={1d} r1={1d,19u} r2={2d,3u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,19u} r16={1d,19u} r17={1d,18u} r42={2d,5u} r43={2d,3u} r44={2d,5u,1e} r45={2d,1u} r46={2d,1u} r47={2d,1u} r48={2d,2u} r51={1d,1u} r52={1d,2u} r54={1d,1u} r56={1d,3u} r57={1d,3u} r59={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,4u} r64={1d,1u} r66={1d,3u} r68={1d,1u} r69={1d,1u} r70={1d,2u} r72={1d,1u} r73={1d,2u} r74={1d,1u} r75={1d,2u} r78={1d,1u} r80={1d,1u} r81={1d,1u} r83={1d,1u} r85={1d,1u} r86={1d,1u} r88={1d,1u} r92={1d,1u} r94={1d,10u} r95={1d,1u} r96={1d,2u} r97={1d,1u} r98={1d,1u} r100={1d,1u} r102={1d,1u} r103={1d,1u} r105={1d,1u} r107={1d,1u} r108={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r128={1d,1u} 
;;    total ref usage 250{77d,172u,1e} in 95{95 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 63 85 94 95 96 97 98 100 102
(note 15 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 15 4 2 (set (reg:SI 95 [ rps ])
        (reg:SI 2 a2 [ rps ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:281 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ rps ])
        (nil)))
(insn 4 2 3 2 (set (reg:SI 97 [ plen ])
        (reg:SI 3 a3 [ plen ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:281 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ plen ])
        (nil)))
(insn 3 4 5 2 (set (reg/v:SI 94 [ rps ])
        (zero_extend:SI (subreg:HI (reg:SI 95 [ rps ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:281 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 95 [ rps ])
        (nil)))
(insn 5 3 6 2 (set (reg/v:SI 96 [ plen ])
        (zero_extend:SI (subreg:QI (reg:SI 97 [ plen ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:281 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 97 [ plen ])
        (nil)))
(note 6 5 17 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 17 6 18 2 (var_location:HI params (subreg:HI (reg/v:SI 94 [ rps ]) 0)) -1
     (nil))
(insn 18 17 20 2 (set (reg:SI 98)
        (lshiftrt:SI (reg/v:SI 94 [ rps ])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:349 53 {lshrsi3}
     (nil))
(insn 20 18 21 2 (set (reg:SI 100)
        (and:SI (reg:SI 98)
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:349 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 98)
        (nil)))
(insn 21 20 22 2 (set (reg:SI 85 [ D.6260 ])
        (zero_extend:SI (subreg:QI (reg:SI 100) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:349 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 100)
        (nil)))
(debug_insn 22 21 23 2 (var_location:QI bw (clobber (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:282 -1
     (nil))
(debug_insn 23 22 25 2 (var_location:HI params (subreg:HI (reg/v:SI 94 [ rps ]) 0)) -1
     (nil))
(insn 25 23 26 2 (set (reg:SI 102)
        (and:SI (reg/v:SI 94 [ rps ])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:347 30 {andsi3}
     (nil))
(insn 26 25 27 2 (set (reg:SI 63 [ D.6259 ])
        (zero_extend:SI (subreg:QI (reg:SI 102) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:347 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 102)
        (nil)))
(debug_insn 27 26 28 2 (var_location:QI sf (clobber (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:283 -1
     (nil))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (ne (reg:SI 63 [ D.6259 ])
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:284 56 {*btrue}
     (int_list:REG_BR_PROB 6100 (nil))
 -> 42)
;;  succ:       3 [39.0%]  (FALLTHRU)
;;              4 [61.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 63 85 94 96

;; basic block 3, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(1){ }u17(7){ }u18(16){ }u19(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 96
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 96
;; lr  def 	 45 51 52 103 105 107 108 128
(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 3 (set (reg:SI 51 [ D.6256 ])
        (plus:SI (reg/v:SI 96 [ plen ])
            (const_int 11 [0xb]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:285 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 96 [ plen ])
        (nil)))
(insn 31 30 32 3 (set (reg:SI 103)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC130") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:286 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 500000 [0x7a120])
        (nil)))
(insn 32 31 33 3 (set (reg:SI 52 [ D.6256 ])
        (mult:SI (reg:SI 51 [ D.6256 ])
            (reg:SI 103))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:286 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 103)
        (expr_list:REG_DEAD (reg:SI 51 [ D.6256 ])
            (nil))))
(insn 33 32 35 3 (set (reg:SI 105)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC131") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:285 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 351843721 [0x14f8b589])
        (nil)))
(insn 35 33 37 3 (set (reg:SI 128 [+4 ])
        (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 52 [ D.6256 ]))
                    (sign_extend:DI (reg:SI 105)))
                (const_int 32 [0x20])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:285 7 {mulsi3_highpart}
     (expr_list:REG_DEAD (reg:SI 105)
        (nil)))
(insn 37 35 38 3 (set (reg:SI 107)
        (ashiftrt:SI (reg:SI 128 [+4 ])
            (const_int 12 [0xc]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:285 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 128 [+4 ])
        (nil)))
(insn 38 37 39 3 (set (reg:SI 108)
        (ashiftrt:SI (reg:SI 52 [ D.6256 ])
            (const_int 31 [0x1f]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:285 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 52 [ D.6256 ])
        (nil)))
(insn 39 38 42 3 (set (reg:SI 45 [ D.6254 ])
        (minus:SI (reg:SI 107)
            (reg:SI 108))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:285 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 108)
        (expr_list:REG_DEAD (reg:SI 107)
            (nil))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45

;; basic block 4, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(1){ }u30(7){ }u31(16){ }u32(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 63 85 94 96
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 63
;; lr  def 	 54 56 110
(code_label 42 39 43 4 178 "" [1 uses])
(note 43 42 44 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 46 4 (set (reg:SI 54 [ D.6256 ])
        (plus:SI (reg:SI 63 [ D.6259 ])
            (const_int 6 [0x6]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:288 1 {addsi3}
     (nil))
(insn 46 44 47 4 (set (reg:SI 110)
        (ashift:SI (reg:SI 54 [ D.6256 ])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:288 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 54 [ D.6256 ])
        (nil)))
(insn 47 46 48 4 (set (reg/v:SI 56 [ sfx ])
        (zero_extend:SI (subreg:QI (reg:SI 110) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:288 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 110)
        (nil)))
(debug_insn 48 47 49 4 (var_location:QI sfx (subreg:QI (reg/v:SI 56 [ sfx ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:288 -1
     (nil))
(jump_insn 49 48 50 4 (set (pc)
        (if_then_else (geu (reg:SI 63 [ D.6259 ])
                (const_int 5 [0x5]))
            (pc)
            (label_ref:SI 140))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:289 59 {*ubfalse}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 140)
;;  succ:       5 [50.0%]  (FALLTHRU)
;;              6 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 56 63 85 94 96

;; basic block 5, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u38(1){ }u39(7){ }u40(16){ }u41(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 56 63 85 94 96
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 46
(note 50 49 7 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 7 50 140 5 (set (reg:SI 46 [ D.6255 ])
        (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:289 44 {movsi_internal}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 56 63 85 94 96

;; basic block 6, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u42(1){ }u43(7){ }u44(16){ }u45(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 56 63 85 94 96
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 46
(code_label 140 7 139 6 185 "" [1 uses])
(note 139 140 8 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 8 139 51 6 (set (reg:SI 46 [ D.6255 ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:289 44 {movsi_internal}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 56 63 85 94 96

;; basic block 7, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              5 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(1){ }u47(7){ }u48(16){ }u49(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 56 63 85 94 96
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 56 94 96
;; lr  def 	 57 59 61 62 86 88 111 112 113
(code_label 51 8 52 7 180 "" [0 uses])
(note 52 51 53 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 7 (set (reg:SI 111)
        (minus:SI (reg/v:SI 56 [ sfx ])
            (reg:SI 46 [ D.6255 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:289 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 46 [ D.6255 ])
        (nil)))
(insn 54 53 55 7 (set (reg/v:SI 57 [ q ])
        (zero_extend:SI (subreg:QI (reg:SI 111) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:289 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 111)
        (nil)))
(debug_insn 55 54 56 7 (var_location:QI q (subreg:QI (reg/v:SI 57 [ q ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:289 -1
     (nil))
(insn 56 55 57 7 (set (reg:SI 59 [ D.6256 ])
        (ashift:SI (reg/v:SI 96 [ plen ])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg/v:SI 96 [ plen ])
        (nil)))
(insn 57 56 58 7 (set (reg:SI 61 [ D.6256 ])
        (minus:SI (reg:SI 59 [ D.6256 ])
            (reg/v:SI 56 [ sfx ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 59 [ D.6256 ])
        (expr_list:REG_DEAD (reg/v:SI 56 [ sfx ])
            (nil))))
(insn 58 57 59 7 (set (reg:SI 62 [ D.6256 ])
        (plus:SI (reg:SI 61 [ D.6256 ])
            (const_int 28 [0x1c]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 61 [ D.6256 ])
        (nil)))
(debug_insn 59 58 60 7 (var_location:HI params (subreg:HI (reg/v:SI 94 [ rps ]) 0)) -1
     (nil))
(insn 60 59 61 7 (set (reg:SI 112)
        (lshiftrt:SI (reg/v:SI 94 [ rps ])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:353 53 {lshrsi3}
     (nil))
(insn 61 60 62 7 (set (reg:SI 86 [ D.6257 ])
        (zero_extend:SI (subreg:HI (reg:SI 112) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:353 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 112)
        (nil)))
(insn 62 61 63 7 (set (reg:SI 113)
        (and:SI (reg:SI 86 [ D.6257 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:353 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 86 [ D.6257 ])
        (nil)))
(insn 63 62 64 7 (set (reg:SI 88 [ D.6256 ])
        (zero_extend:SI (subreg:HI (reg:SI 113) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:353 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 113)
        (nil)))
(jump_insn 64 63 65 7 (set (pc)
        (if_then_else (eq (reg:SI 88 [ D.6256 ])
                (const_int 0 [0]))
            (label_ref:SI 144)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 88 [ D.6256 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 144)
;;  succ:       8 [50.0%]  (FALLTHRU)
;;              9 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57 62 63 85 94

;; basic block 8, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 [50.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u64(1){ }u65(7){ }u66(16){ }u67(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57 62 63 85 94
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47
(note 65 64 9 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 9 65 144 8 (set (reg:SI 47 [ D.6256 ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 44 {movsi_internal}
     (nil))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 57 62 63 85 94

;; basic block 9, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 [50.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u68(1){ }u69(7){ }u70(16){ }u71(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57 62 63 85 94
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47
(code_label 144 9 143 9 186 "" [1 uses])
(note 143 144 10 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 10 143 66 9 (set (reg:SI 47 [ D.6256 ])
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 44 {movsi_internal}
     (nil))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 57 62 63 85 94

;; basic block 10, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [100.0%]  (FALLTHRU)
;;              8 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u72(1){ }u73(7){ }u74(16){ }u75(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 57 62 63 85 94
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 62 94
;; lr  def 	 48 64 114
(code_label 66 10 67 10 181 "" [0 uses])
(note 67 66 68 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 69 10 (set (reg:SI 64 [ D.6256 ])
        (plus:SI (reg:SI 47 [ D.6256 ])
            (reg:SI 62 [ D.6256 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 62 [ D.6256 ])
        (expr_list:REG_DEAD (reg:SI 47 [ D.6256 ])
            (nil))))
(debug_insn 69 68 70 10 (var_location:HI params (subreg:HI (reg/v:SI 94 [ rps ]) 0)) -1
     (nil))
(insn 70 69 71 10 (set (reg:SI 114)
        (lshiftrt:SI (reg/v:SI 94 [ rps ])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:355 53 {lshrsi3}
     (nil))
(insn 71 70 73 10 (set (reg:SI 48 [ D.6256 ])
        (zero_extend:SI (subreg:HI (reg:SI 114) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:355 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 114)
        (nil)))
(jump_insn 73 71 74 10 (set (pc)
        (if_then_else (eq (reg:SI 48 [ D.6256 ])
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 75)
;;  succ:       11 [50.0%]  (FALLTHRU)
;;              12 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 57 63 64 85 94

;; basic block 11, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [50.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u82(1){ }u83(7){ }u84(16){ }u85(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57 63 64 85 94
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 48
(note 74 73 11 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 11 74 75 11 (set (reg:SI 48 [ D.6256 ])
        (const_int 20 [0x14])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 44 {movsi_internal}
     (nil))
;;  succ:       12 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 57 63 64 85 94

;; basic block 12, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [100.0%]  (FALLTHRU)
;;              10 [50.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u86(1){ }u87(7){ }u88(16){ }u89(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 57 63 64 85 94
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 64
;; lr  def 	 66
(code_label 75 11 76 12 182 "" [1 uses])
(note 76 75 77 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 12 (set (reg/v:SI 66 [ tmp ])
        (minus:SI (reg:SI 64 [ D.6256 ])
            (reg:SI 48 [ D.6256 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 64 [ D.6256 ])
        (expr_list:REG_DEAD (reg:SI 48 [ D.6256 ])
            (nil))))
(debug_insn 78 77 79 12 (var_location:SI tmp (reg/v:SI 66 [ tmp ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 -1
     (nil))
(jump_insn 79 78 80 12 (set (pc)
        (if_then_else (ge (reg/v:SI 66 [ tmp ])
                (const_int 1 [0x1]))
            (pc)
            (label_ref:SI 148))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:291 57 {*bfalse}
     (int_list:REG_BR_PROB 2700 (nil))
 -> 148)
;;  succ:       13 [73.0%]  (FALLTHRU)
;;              14 [27.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57 63 66 85 94

;; basic block 13, loop depth 0, count 0, freq 4453, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [73.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u94(1){ }u95(7){ }u96(16){ }u97(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57 63 66 85 94
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57 66 94
;; lr  def 	 43 68 69 70 72 73 92 115 117
(note 80 79 82 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 82 80 83 13 (set (reg:SI 68 [ D.6256 ])
        (plus:SI (reg/v:SI 66 [ tmp ])
            (reg/v:SI 57 [ q ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:292 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 66 [ tmp ])
        (nil)))
(insn 83 82 84 13 (set (reg:SI 69 [ D.6256 ])
        (plus:SI (reg:SI 68 [ D.6256 ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:292 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 68 [ D.6256 ])
        (nil)))
(insn 84 83 85 13 (set (reg/v:SI 70 [ tmp ])
        (div:SI (reg:SI 69 [ D.6256 ])
            (reg/v:SI 57 [ q ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:292 17 {divsi3}
     (expr_list:REG_DEAD (reg:SI 69 [ D.6256 ])
        (expr_list:REG_DEAD (reg/v:SI 57 [ q ])
            (nil))))
(debug_insn 85 84 86 13 (var_location:SI tmp (reg/v:SI 70 [ tmp ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:292 -1
     (nil))
(debug_insn 86 85 87 13 (var_location:HI params (subreg:HI (reg/v:SI 94 [ rps ]) 0)) -1
     (nil))
(insn 87 86 89 13 (set (reg:SI 115)
        (lshiftrt:SI (reg/v:SI 94 [ rps ])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:351 53 {lshrsi3}
     (expr_list:REG_DEAD (reg/v:SI 94 [ rps ])
        (nil)))
(insn 89 87 90 13 (set (reg:SI 117)
        (and:SI (reg:SI 115)
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:351 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 115)
        (nil)))
(insn 90 89 91 13 (set (reg:SI 92 [ D.6261 ])
        (zero_extend:SI (subreg:QI (reg:SI 117) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:351 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(insn 91 90 92 13 (set (reg:SI 72 [ D.6256 ])
        (plus:SI (reg:SI 92 [ D.6261 ])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:293 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 92 [ D.6261 ])
        (nil)))
(insn 92 91 93 13 (set (reg/v:SI 73 [ tmp ])
        (mult:SI (reg/v:SI 70 [ tmp ])
            (reg:SI 72 [ D.6256 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:293 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 72 [ D.6256 ])
        (expr_list:REG_DEAD (reg/v:SI 70 [ tmp ])
            (nil))))
(debug_insn 93 92 94 13 (var_location:SI tmp (reg/v:SI 73 [ tmp ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:293 -1
     (nil))
(insn 94 93 95 13 (set (reg/v:SI 43 [ tmp ])
        (plus:SI (reg/v:SI 73 [ tmp ])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:294 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 73 [ tmp ])
        (nil)))
(debug_insn 95 94 148 13 (var_location:SI tmp (reg/v:SI 43 [ tmp ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:294 -1
     (nil))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 63 85

;; basic block 14, loop depth 0, count 0, freq 1647, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [27.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u114(1){ }u115(7){ }u116(16){ }u117(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 63 85
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43
(code_label 148 95 147 14 187 "" [1 uses])
(note 147 148 12 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 12 147 96 14 (set (reg/v:SI 43 [ tmp ])
        (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:296 44 {movsi_internal}
     (nil))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 63 85

;; basic block 15, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 [100.0%]  (FALLTHRU)
;;              13 [100.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u118(1){ }u119(7){ }u120(16){ }u121(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 63 85
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 63 85
;; lr  def 	 42 74 75 118 120
(code_label 96 12 97 15 183 "" [0 uses])
(note 97 96 98 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 15 (var_location:SI tmp (reg/v:SI 43 [ tmp ])) -1
     (nil))
(insn 99 98 100 15 (set (reg:SI 74 [ D.6256 ])
        (ashift:SI (reg/v:SI 43 [ tmp ])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:298 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg/v:SI 43 [ tmp ])
        (nil)))
(insn 100 99 101 15 (set (reg/v:SI 75 [ tmp ])
        (plus:SI (reg:SI 74 [ D.6256 ])
            (const_int 49 [0x31]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:298 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 74 [ D.6256 ])
        (nil)))
(debug_insn 101 100 102 15 (var_location:SI tmp (reg/v:SI 75 [ tmp ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:298 -1
     (nil))
(insn 102 101 104 15 (set (reg:SI 118)
        (minus:SI (reg:SI 63 [ D.6259 ])
            (reg:SI 85 [ D.6260 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:308 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 85 [ D.6260 ])
        (expr_list:REG_DEAD (reg:SI 63 [ D.6259 ])
            (nil))))
(insn 104 102 105 15 (set (reg:SI 120)
        (plus:SI (reg:SI 118)
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:308 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(insn 105 104 106 15 (set (reg/v:SI 42 [ sfx ])
        (zero_extend:SI (subreg:QI (reg:SI 120) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:308 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(debug_insn 106 105 107 15 (var_location:QI sfx (subreg:QI (reg/v:SI 42 [ sfx ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:308 -1
     (nil))
(debug_insn 107 106 108 15 (var_location:SI div (const_int 15625 [0x3d09])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:309 -1
     (nil))
(jump_insn 108 107 109 15 (set (pc)
        (if_then_else (geu (reg/v:SI 42 [ sfx ])
                (const_int 5 [0x5]))
            (pc)
            (label_ref:SI 152))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:310 59 {*ubfalse}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 152)
;;  succ:       16 [50.0%]  (FALLTHRU)
;;              17 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 75

;; basic block 16, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 [50.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u132(1){ }u133(7){ }u134(16){ }u135(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 75
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 42 44 78 121
(note 109 108 110 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 110 109 111 16 (set (reg:SI 78 [ D.6256 ])
        (plus:SI (reg/v:SI 42 [ sfx ])
            (const_int -4 [0xfffffffffffffffc]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:312 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 42 [ sfx ])
        (nil)))
(insn 111 110 112 16 (set (reg:SI 121)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC129") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:312 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 15625 [0x3d09])
        (nil)))
(insn 112 111 113 16 (set (reg/v:SI 44 [ div ])
        (ashiftrt:SI (reg:SI 121)
            (reg:SI 78 [ D.6256 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:312 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 121)
        (expr_list:REG_DEAD (reg:SI 78 [ D.6256 ])
            (nil))))
(debug_insn 113 112 114 16 (var_location:SI div (reg/v:SI 44 [ div ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:312 -1
     (nil))
(debug_insn 114 113 14 16 (var_location:QI sfx (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:313 -1
     (nil))
(insn 14 114 152 16 (set (reg/v:SI 42 [ sfx ])
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:313 44 {movsi_internal}
     (nil))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 44 75

;; basic block 17, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 [50.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u140(1){ }u141(7){ }u142(16){ }u143(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 75
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44
(code_label 152 14 151 17 188 "" [1 uses])
(note 151 152 13 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 13 151 115 17 (set (reg/v:SI 44 [ div ])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC129") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:309 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 15625 [0x3d09])
        (nil)))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 44 75

;; basic block 18, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;;              16 [100.0%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u144(1){ }u145(7){ }u146(16){ }u147(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 44 75
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 44 75
;; lr  def 	 45 80 81 83 122 123 124 125
(code_label 115 13 116 18 184 "" [0 uses])
(note 116 115 117 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 117 116 118 18 (var_location:SI div (reg/v:SI 44 [ div ])) -1
     (nil))
(debug_insn 118 117 119 18 (var_location:QI sfx (subreg:QI (reg/v:SI 42 [ sfx ]) 0)) -1
     (nil))
(insn 119 118 120 18 (set (reg:SI 80 [ D.6256 ])
        (ashift:SI (reg/v:SI 75 [ tmp ])
            (reg/v:SI 42 [ sfx ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:316 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg/v:SI 75 [ tmp ])
        (expr_list:REG_DEAD (reg/v:SI 42 [ sfx ])
            (nil))))
(insn 120 119 121 18 (set (reg:SI 122)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC132") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:316 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 62500 [0xf424])
        (nil)))
(insn 121 120 122 18 (set (reg:SI 81 [ D.6256 ])
        (mult:SI (reg:SI 80 [ D.6256 ])
            (reg:SI 122))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:316 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 122)
        (expr_list:REG_DEAD (reg:SI 80 [ D.6256 ])
            (nil))))
(insn 122 121 123 18 (set (reg:SI 123)
        (lshiftrt:SI (reg/v:SI 44 [ div ])
            (const_int 31 [0x1f]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:316 53 {lshrsi3}
     (nil))
(insn 123 122 124 18 (set (reg:SI 124)
        (plus:SI (reg:SI 123)
            (reg/v:SI 44 [ div ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:316 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 124 123 126 18 (set (reg:SI 125)
        (ashiftrt:SI (reg:SI 124)
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:316 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 124)
        (expr_list:REG_EQUAL (div:SI (reg/v:SI 44 [ div ])
                (const_int 2 [0x2]))
            (nil))))
(insn 126 124 127 18 (set (reg:SI 83 [ D.6256 ])
        (plus:SI (reg:SI 81 [ D.6256 ])
            (reg:SI 125))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:316 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg:SI 81 [ D.6256 ])
            (nil))))
(insn 127 126 128 18 (set (reg:SI 45 [ D.6254 ])
        (div:SI (reg:SI 83 [ D.6256 ])
            (reg/v:SI 44 [ div ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:316 17 {divsi3}
     (expr_list:REG_DEAD (reg:SI 83 [ D.6256 ])
        (expr_list:REG_DEAD (reg/v:SI 44 [ div ])
            (nil))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45

;; basic block 19, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 18, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              18 [100.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u163(1){ }u164(7){ }u165(16){ }u166(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 2 [a2]
(code_label 128 127 129 19 179 "" [0 uses])
(note 129 128 134 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 134 129 135 19 (set (reg/i:SI 2 a2)
        (reg:SI 45 [ D.6254 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:317 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 45 [ D.6254 ])
        (nil)))
(insn 135 134 0 19 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:317 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function updateTx (updateTx, funcdef_no=62, decl_uid=3661, cgraph_uid=62, symbol_order=70)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 7 (    1)


updateTx

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11] 12[a12] 13[a13] 14[a14] 15[a15]
;;  ref usage 	r0={6d} r1={1d,11u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,6u} r8={5d} r9={5d} r10={8d,6u} r11={8d,3u} r12={7d,2u} r13={6d,1u} r14={6d,1u} r15={6d,1u} r16={1d,6u} r17={1d,5u} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r42={1d,1u} r44={1d,3u,1e} r45={1d,1u} r47={1d,1u} r49={1d,4u} r50={1d,4u} r51={1d,1u} r52={1d,1u} r53={1d,1u} r55={1d,1u} r56={1d,1u} r57={1d,2u} r59={1d,1u} r60={1d,1u} r61={1d,1u} r63={1d,1u} r64={1d,1u} r66={1d,3u} r67={1d,8u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r74={1d,1u} r75={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,3u} r93={1d,1u} r94={1d,2u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r99={1d,1u} r101={1d,1u} r102={1d,1u} 
;;    total ref usage 291{191d,99u,1e} in 61{56 regular + 5 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 44 45 47 49 50 51 52 53 55 56 57 66 67 69 70 71 74 75 78 79 80
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 42 44 45 47 49 50 51 52 53 55 56 57 66 67 69 70 71 74 75 78 79 80
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 50 57 66
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 50 57 66

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u45(1){ }u46(7){ }u47(16){ }u48(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 50 57 66
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 57 66
;; lr  def 	 59 60 93
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 50 57 66
;; live  gen 	 59 60 93
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 50 66
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 50 66

( 2 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u55(1){ }u56(7){ }u57(16){ }u58(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 50 66
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 50 66
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 61 63 94 95 96 97 99
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 50 66
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 61 63 94 95 96 97 99
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u80(1){ }u81(7){ }u82(16){ }u83(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 64 101 102
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 64 101 102
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 5 4 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u93(1){ }u94(7){ }u95(16){ }u96(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u97(1){ }u98(7){ }u99(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


updateTx

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11] 12[a12] 13[a13] 14[a14] 15[a15]
;;  ref usage 	r0={6d} r1={1d,11u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,6u} r8={5d} r9={5d} r10={8d,6u} r11={8d,3u} r12={7d,2u} r13={6d,1u} r14={6d,1u} r15={6d,1u} r16={1d,6u} r17={1d,5u} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r42={1d,1u} r44={1d,3u,1e} r45={1d,1u} r47={1d,1u} r49={1d,4u} r50={1d,4u} r51={1d,1u} r52={1d,1u} r53={1d,1u} r55={1d,1u} r56={1d,1u} r57={1d,2u} r59={1d,1u} r60={1d,1u} r61={1d,1u} r63={1d,1u} r64={1d,1u} r66={1d,3u} r67={1d,8u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r74={1d,1u} r75={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,3u} r93={1d,1u} r94={1d,2u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r99={1d,1u} r101={1d,1u} r102={1d,1u} 
;;    total ref usage 291{191d,99u,1e} in 61{56 regular + 5 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 44 45 47 49 50 51 52 53 55 56 57 66 67 69 70 71 74 75 78 79 80
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 66 [ txbeg ])
        (reg:SI 2 a2 [ txbeg ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:628 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ txbeg ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 67)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC133") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:629 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 6 10 2 (set (reg:SI 42 [ D.6264 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 67)
                    (const_int 162 [0xa2])) [0 LMIC.txChnl+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:629 34 {zero_extendqisi2}
     (nil))
(insn 10 7 11 2 (set (reg:SI 69)
        (plus:SI (reg:SI 42 [ D.6264 ])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:629 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6264 ])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 70)
        (ashift:SI (reg:SI 69)
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:629 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 69)
        (nil)))
(insn 12 11 13 2 (set (reg/f:SI 71)
        (plus:SI (reg/f:SI 67)
            (reg:SI 70))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:629 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 70)
        (nil)))
(insn 13 12 14 2 (set (reg/v:SI 44 [ freq ])
        (mem/j:SI (reg/f:SI 71) [0 LMIC.channelFreq S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:629 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 71)
        (nil)))
(debug_insn 14 13 16 2 (var_location:SI freq (reg/v:SI 44 [ freq ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:629 -1
     (nil))
(insn 16 14 19 2 (set (reg:SI 45 [ D.6266 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 67)
                    (const_int 14 [0xe])) [0 LMIC.rps+0 S2 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:631 33 {zero_extendhisi2}
     (nil))
(insn 19 16 20 2 (set:SI (reg/f:SI 74)
        (plus:SI (reg/f:SI 67)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:631 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 20 19 22 2 (set (reg:SI 47 [ D.6264 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 74)
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:631 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 74)
        (nil)))
(insn 22 20 23 2 (set (reg:SI 11 a11)
        (reg:SI 47 [ D.6264 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:631 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 47 [ D.6264 ])
        (nil)))
(insn 23 22 24 2 (set (reg:SI 10 a10)
        (reg:SI 45 [ D.6266 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:631 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 45 [ D.6266 ])
        (nil)))
(call_insn/u 24 23 25 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("calcAirTime") [flags 0x3]  <function_decl 0x100b18e58 calcAirTime>) [0 calcAirTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:631 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 25 24 26 2 (set (reg/v:SI 49 [ airtime ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:631 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(debug_insn 26 25 27 2 (var_location:SI airtime (reg/v:SI 49 [ airtime ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:631 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 50 [ D.6267 ])
        (and:SI (reg/v:SI 44 [ freq ])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:633 30 {andsi3}
     (nil))
(debug_insn 28 27 29 2 (var_location:SI D#1 (plus:SI (ashift:SI (plus:SI (reg:SI 50 [ D.6267 ])
                (const_int 4 [0x4]))
            (const_int 3 [0x3]))
        (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:633 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:SI band (debug_expr:SI D#1)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:633 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 75)
        (const_int -4 [0xfffffffffffffffc])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:634 44 {movsi_internal}
     (nil))
(insn 31 30 33 2 (set (reg:SI 51 [ D.6267 ])
        (and:SI (reg/v:SI 44 [ freq ])
            (reg:SI 75))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:634 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 75)
        (expr_list:REG_DEAD (reg/v:SI 44 [ freq ])
            (expr_list:REG_EQUAL (and:SI (reg/v:SI 44 [ freq ])
                    (const_int -4 [0xfffffffffffffffc]))
                (nil)))))
(insn 33 31 35 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 67)
                (const_int 8 [0x8])) [0 LMIC.freq+0 S4 A32])
        (reg:SI 51 [ D.6267 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:634 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 51 [ D.6267 ])
        (nil)))
(insn 35 33 36 2 (set (reg:SI 78)
        (plus:SI (reg:SI 50 [ D.6267 ])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:635 1 {addsi3}
     (nil))
(insn 36 35 37 2 (set (reg:SI 79)
        (ashift:SI (reg:SI 78)
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:635 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 78)
        (nil)))
(insn 37 36 39 2 (set (reg:SI 80)
        (plus:SI (reg/f:SI 67)
            (reg:SI 79))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:635 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 79)
        (nil)))
(insn 39 37 41 2 (set (reg:SI 52 [ D.6268 ])
        (zero_extend:SI (mem/j:QI (plus:SI (reg:SI 80)
                    (const_int 2 [0x2])) [0 MEM[(struct band_t *)&LMIC].bands[_12].txpow+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:635 34 {zero_extendqisi2}
     (nil))
(insn 41 39 46 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 67)
                (const_int 18 [0x12])) [0 LMIC.txpow+0 S1 A16])
        (subreg/s/v:QI (reg:SI 52 [ D.6268 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:635 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 52 [ D.6268 ])
        (nil)))
(insn 46 41 47 2 (set (reg:SI 53 [ D.6266 ])
        (zero_extend:SI (mem/j:HI (reg:SI 80) [0 MEM[(struct band_t *)&LMIC].bands[_12].txcap+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:636 33 {zero_extendhisi2}
     (nil))
(insn 47 46 48 2 (set (reg:SI 55 [ D.6265 ])
        (mult:SI (reg:SI 53 [ D.6266 ])
            (reg/v:SI 49 [ airtime ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:636 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 53 [ D.6266 ])
        (nil)))
(insn 48 47 54 2 (set (reg:SI 56 [ D.6265 ])
        (plus:SI (reg:SI 55 [ D.6265 ])
            (reg/v:SI 66 [ txbeg ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:636 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 55 [ D.6265 ])
        (nil)))
(insn 54 48 56 2 (set (mem/j:SI (plus:SI (reg:SI 80)
                (const_int 4 [0x4])) [0 MEM[(struct band_t *)&LMIC].bands[_12].avail+0 S4 A32])
        (reg:SI 56 [ D.6265 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:636 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 80)
        (expr_list:REG_DEAD (reg:SI 56 [ D.6265 ])
            (nil))))
(insn 56 54 57 2 (set (reg:SI 57 [ D.6264 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 67)
                    (const_int 163 [0xa3])) [0 LMIC.globalDutyRate+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:637 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 67)
        (nil)))
(jump_insn 57 56 58 2 (set (pc)
        (if_then_else (eq (reg:SI 57 [ D.6264 ])
                (const_int 0 [0]))
            (label_ref 63)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:637 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 63)
;;  succ:       3 [50.0%]  (FALLTHRU)
;;              4 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 50 57 66

;; basic block 3, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u45(1){ }u46(7){ }u47(16){ }u48(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 50 57 66
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 57 66
;; lr  def 	 59 60 93
(note 58 57 59 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 3 (set (reg:SI 59 [ D.6265 ])
        (ashift:SI (reg/v:SI 49 [ airtime ])
            (reg:SI 57 [ D.6264 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:638 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 57 [ D.6264 ])
        (nil)))
(insn 60 59 61 3 (set (reg:SI 60 [ D.6265 ])
        (plus:SI (reg/v:SI 66 [ txbeg ])
            (reg:SI 59 [ D.6265 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:638 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 59 [ D.6265 ])
        (nil)))
(insn 61 60 62 3 (set (reg/f:SI 93)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC133") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:638 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 62 61 63 3 (set (mem/j/c:SI (plus:SI (reg/f:SI 93)
                (const_int 164 [0xa4])) [0 LMIC.globalDutyAvail+0 S4 A32])
        (reg:SI 60 [ D.6265 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:638 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 93)
        (expr_list:REG_DEAD (reg:SI 60 [ D.6265 ])
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 50 66

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u55(1){ }u56(7){ }u57(16){ }u58(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 50 66
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 50 66
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 61 63 94 95 96 97 99
(code_label 63 62 64 4 190 "" [1 uses])
(note 64 63 65 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 65 64 66 4 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 82 {call_value_internal}
     (nil)
    (nil))
(insn 66 65 67 4 (set (reg:SI 61 [ D.6265 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 67 66 68 4 (set (reg/f:SI 94)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC133") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 68 67 69 4 (set (reg:SI 95)
        (plus:SI (reg:SI 50 [ D.6267 ])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 1 {addsi3}
     (nil))
(insn 69 68 70 4 (set (reg:SI 96)
        (ashift:SI (reg:SI 95)
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 95)
        (nil)))
(insn 70 69 72 4 (set (reg:SI 97)
        (plus:SI (reg/f:SI 94)
            (reg:SI 96))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 96)
        (nil)))
(insn 72 70 73 4 (set (reg/f:SI 99)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC135") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC134") [flags 0x2]  <var_decl 0x10192cc60 *.LC134>)
        (nil)))
(insn 73 72 74 4 (set (reg:SI 15 a15)
        (mem/j:SI (plus:SI (reg:SI 97)
                (const_int 4 [0x4])) [0 MEM[(struct band_t *)&LMIC].bands[_12].avail+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 97)
        (nil)))
(insn 74 73 75 4 (set (reg:SI 14 a14)
        (reg:SI 50 [ D.6267 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 50 [ D.6267 ])
        (nil)))
(insn 75 74 76 4 (set (reg:SI 13 a13)
        (reg/v:SI 49 [ airtime ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 49 [ airtime ])
        (nil)))
(insn 76 75 77 4 (set (reg:SI 12 a12)
        (reg/v:SI 66 [ txbeg ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 66 [ txbeg ])
        (nil)))
(insn 77 76 78 4 (set (reg:SI 11 a11)
        (reg:SI 61 [ D.6265 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 61 [ D.6265 ])
        (nil)))
(insn 78 77 79 4 (set (reg:SI 10 a10)
        (reg/f:SI 99)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 99)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC134") [flags 0x2]  <var_decl 0x10192cc60 *.LC134>)
            (nil))))
(call_insn 79 78 81 4 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 15 a15)
        (expr_list:REG_DEAD (reg:SI 14 a14)
            (expr_list:REG_DEAD (reg:SI 13 a13)
                (expr_list:REG_DEAD (reg:SI 12 a12)
                    (expr_list:REG_DEAD (reg:SI 11 a11)
                        (expr_list:REG_UNUSED (reg:SI 10 a10)
                            (nil)))))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (expr_list:SI (use (reg:SI 14 a14))
                        (expr_list:SI (use (reg:SI 15 a15))
                            (nil))))))))
(insn 81 79 82 4 (set (reg:SI 63 [ D.6264 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 94)
                    (const_int 163 [0xa3])) [0 LMIC.globalDutyRate+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:641 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 94)
        (nil)))
(jump_insn 82 81 83 4 (set (pc)
        (if_then_else (eq (reg:SI 63 [ D.6264 ])
                (const_int 0 [0]))
            (label_ref:SI 94)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:641 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 63 [ D.6264 ])
        (int_list:REG_BR_PROB 6102 (nil)))
 -> 94)
;;  succ:       5 [39.0%]  (FALLTHRU)
;;              6 [61.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 5, loop depth 0, count 0, freq 3898, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [39.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u80(1){ }u81(7){ }u82(16){ }u83(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 64 101 102
(note 83 82 84 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(call_insn 84 83 85 5 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:642 82 {call_value_internal}
     (nil)
    (nil))
(insn 85 84 86 5 (set (reg:SI 64 [ D.6265 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:642 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 86 85 87 5 (set (reg/f:SI 101)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC133") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:642 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 87 86 88 5 (set (reg/f:SI 102)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC137") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:642 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC136") [flags 0x2]  <var_decl 0x10192ccf0 *.LC136>)
        (nil)))
(insn 88 87 89 5 (set (reg:SI 12 a12)
        (mem/j/c:SI (plus:SI (reg/f:SI 101)
                (const_int 164 [0xa4])) [0 LMIC.globalDutyAvail+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:642 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 101)
        (nil)))
(insn 89 88 90 5 (set (reg:SI 11 a11)
        (reg:SI 64 [ D.6265 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:642 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 64 [ D.6265 ])
        (nil)))
(insn 90 89 91 5 (set (reg:SI 10 a10)
        (reg/f:SI 102)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:642 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 102)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC136") [flags 0x2]  <var_decl 0x10192ccf0 *.LC136>)
            (nil))))
(call_insn 91 90 94 5 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:642 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;;              4 [61.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u93(1){ }u94(7){ }u95(16){ }u96(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
(code_label 94 91 95 6 189 "" [1 uses])
(note 95 94 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_stopPingable (LMIC_stopPingable, funcdef_no=54, decl_uid=3359, cgraph_uid=54, symbol_order=61)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


LMIC_stopPingable

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d,2u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r44={1d,2u} r46={1d,1u} r47={1d,1u,1e} r48={1d,1u} 
;;    total ref usage 27{14d,12u,1e} in 5{5 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44 46 47 48
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 44 46 47 48
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u10(1){ }u11(7){ }u12(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_stopPingable

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d,2u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r44={1d,2u} r46={1d,1u} r47={1d,1u,1e} r48={1d,1u} 
;;    total ref usage 27{14d,12u,1e} in 5{5 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44 46 47 48
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 7 2 (set (reg/f:SI 44)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC138") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:516 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 5 8 2 (set (reg:HI 46)
        (const_int -1537 [0xfffffffffffff9ff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:516 45 {movhi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:HI 47 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 44)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:516 45 {movhi_internal}
     (nil))
(insn 9 8 10 2 (set (reg:SI 48)
        (and:SI (subreg:SI (reg:HI 47 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 46) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:516 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 47 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 46)
            (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:HI 47 [ LMIC.opmode ]) 0)
                    (const_int -1537 [0xfffffffffffff9ff]))
                (nil)))))
(insn 10 9 0 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 44)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 48) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:516 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 48)
        (expr_list:REG_DEAD (reg/f:SI 44)
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_setupBand (LMIC_setupBand, funcdef_no=57, decl_uid=3322, cgraph_uid=57, symbol_order=65)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


LMIC_setupBand

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 4[a4] 10[a10]
;;  ref usage 	r0={3d} r1={1d,7u} r2={2d,3u} r3={1d,1u} r4={1d,1u} r5={1d} r6={1d} r7={1d,5u} r8={2d} r9={2d} r10={2d,2u} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,5u} r17={1d,4u} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r42={2d,1u} r44={1d,1u} r48={1d,3u} r49={1d,1u} r50={1d,1u} r51={1d,1u} r52={1d,1u} r53={1d,1u} r54={1d,1u} r55={1d,1u} r56={1d,1u} r57={1d,4u} r68={1d,1u} r74={1d,1u} 
;;    total ref usage 127{80d,47u,0e} in 26{24 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 48 49 50 51 52 53
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 48 49 50 51 52 53
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 50 52
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 50 52

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(1){ }u12(7){ }u13(16){ }u14(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 50 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 50 52
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 44 54 55 56 57 68 74
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 50 52
;; live  gen 	 10 [a10] 42 44 54 55 56 57 68 74
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u33(1){ }u34(7){ }u35(16){ }u36(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u37(1){ }u38(7){ }u39(16){ }u40(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u43(1){ }u44(2){ }u45(7){ }u46(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_setupBand

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 4[a4] 10[a10]
;;  ref usage 	r0={3d} r1={1d,7u} r2={2d,3u} r3={1d,1u} r4={1d,1u} r5={1d} r6={1d} r7={1d,5u} r8={2d} r9={2d} r10={2d,2u} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,5u} r17={1d,4u} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r42={2d,1u} r44={1d,1u} r48={1d,3u} r49={1d,1u} r50={1d,1u} r51={1d,1u} r52={1d,1u} r53={1d,1u} r54={1d,1u} r55={1d,1u} r56={1d,1u} r57={1d,4u} r68={1d,1u} r74={1d,1u} 
;;    total ref usage 127{80d,47u,0e} in 26{24 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 48 49 50 51 52 53
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 4 2 (set (reg:SI 49 [ bandidx ])
        (reg:SI 2 a2 [ bandidx ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:571 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ bandidx ])
        (nil)))
(insn 4 2 6 2 (set (reg:SI 51 [ txpow ])
        (reg:SI 3 a3 [ txpow ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:571 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ txpow ])
        (nil)))
(insn 6 4 3 2 (set (reg:SI 53 [ txcap ])
        (reg:SI 4 a4 [ txcap ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:571 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 a4 [ txcap ])
        (nil)))
(insn 3 6 5 2 (set (reg/v:SI 48 [ bandidx ])
        (zero_extend:SI (subreg:QI (reg:SI 49 [ bandidx ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:571 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 49 [ bandidx ])
        (nil)))
(insn 5 3 7 2 (set (reg/v:SI 50 [ txpow ])
        (zero_extend:SI (subreg:QI (reg:SI 51 [ txpow ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:571 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 51 [ txpow ])
        (nil)))
(insn 7 5 8 2 (set (reg/v:SI 52 [ txcap ])
        (zero_extend:SI (subreg:HI (reg:SI 53 [ txcap ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:571 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 53 [ txcap ])
        (nil)))
(note 8 7 13 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 13 8 14 2 (set (pc)
        (if_then_else (ltu (reg/v:SI 48 [ bandidx ])
                (const_int 4 [0x4]))
            (pc)
            (label_ref:SI 59))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:572 59 {*ubfalse}
     (int_list:REG_BR_PROB 6102 (nil))
 -> 59)
;;  succ:       4 [61.0%] 
;;              3 [39.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 50 52

;; basic block 3, loop depth 0, count 0, freq 3898, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(1){ }u12(7){ }u13(16){ }u14(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 50 52
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 50 52
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 44 54 55 56 57 68 74
(note 14 13 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 16 14 17 3 (var_location:SI D#2 (plus:SI (ashift:SI (plus:SI (reg/v:SI 48 [ bandidx ])
                (const_int 4 [0x4]))
            (const_int 3 [0x3]))
        (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:573 -1
     (nil))
(debug_insn 17 16 18 3 (var_location:SI b (debug_expr:SI D#2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:573 -1
     (nil))
(insn 18 17 19 3 (set (reg/f:SI 54)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC139") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:574 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 19 18 20 3 (set (reg:SI 55)
        (plus:SI (reg/v:SI 48 [ bandidx ])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:574 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 48 [ bandidx ])
        (nil)))
(insn 20 19 21 3 (set (reg:SI 56)
        (ashift:SI (reg:SI 55)
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:574 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 55)
        (nil)))
(insn 21 20 23 3 (set (reg:SI 57)
        (plus:SI (reg/f:SI 54)
            (reg:SI 56))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:574 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 56)
        (expr_list:REG_DEAD (reg/f:SI 54)
            (nil))))
(insn 23 21 28 3 (set (mem/j:QI (plus:SI (reg:SI 57)
                (const_int 2 [0x2])) [0 MEM[(struct band_t *)&LMIC].bands[_5].txpow+0 S1 A16])
        (subreg/s/v:QI (reg/v:SI 50 [ txpow ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:574 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/v:SI 50 [ txpow ])
        (nil)))
(insn 28 23 29 3 (set (mem/j:HI (reg:SI 57) [0 MEM[(struct band_t *)&LMIC].bands[_5].txcap+0 S2 A32])
        (subreg/s/v:HI (reg/v:SI 52 [ txcap ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:575 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/v:SI 52 [ txcap ])
        (nil)))
(call_insn 29 28 30 3 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:576 82 {call_value_internal}
     (nil)
    (nil))
(insn 30 29 36 3 (set (reg:SI 44 [ D.6273 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:576 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 36 30 37 3 (set (mem/j:SI (plus:SI (reg:SI 57)
                (const_int 4 [0x4])) [0 MEM[(struct band_t *)&LMIC].bands[_5].avail+0 S4 A32])
        (reg:SI 44 [ D.6273 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:576 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 44 [ D.6273 ])
        (nil)))
(call_insn 37 36 38 3 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("radio_rand1") [flags 0x41]  <function_decl 0x140eef948 radio_rand1>) [0 radio_rand1 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:577 82 {call_value_internal}
     (nil)
    (nil))
(insn 38 37 45 3 (set (reg:SI 68)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:577 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 45 38 46 3 (set (reg:SI 74)
        (and:SI (reg:SI 68)
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:577 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 68)
        (nil)))
(insn 46 45 10 3 (set (mem/j:QI (plus:SI (reg:SI 57)
                (const_int 3 [0x3])) [0 MEM[(struct band_t *)&LMIC].bands[_5].lastchnl+0 S1 A8])
        (subreg:QI (reg:SI 74) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:577 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 74)
        (expr_list:REG_DEAD (reg:SI 57)
            (nil))))
(insn 10 46 59 3 (set (reg:SI 42 [ D.6272 ])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:578 44 {movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 4, loop depth 0, count 0, freq 6102, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u33(1){ }u34(7){ }u35(16){ }u36(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 59 10 58 4 195 "" [1 uses])
(note 58 59 9 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 9 58 47 4 (set (reg:SI 42 [ D.6272 ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:572 44 {movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u37(1){ }u38(7){ }u39(16){ }u40(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
(code_label 47 9 48 5 194 "" [0 uses])
(note 48 47 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 53 48 54 5 (set (reg/i:SI 2 a2)
        (reg:SI 42 [ D.6272 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:579 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6272 ])
        (nil)))
(insn 54 53 0 5 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:579 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_setupChannel (LMIC_setupChannel, funcdef_no=58, decl_uid=3327, cgraph_uid=58, symbol_order=66)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 28 count 21 (    1)


LMIC_setupChannel

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3] 4[a4] 5[a5]
;;  ref usage 	r0={1d} r1={1d,20u} r2={2d,3u} r3={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d} r7={1d,20u} r16={1d,20u} r17={1d,19u} r42={3d,1u} r43={2d,1u} r44={1d,1u} r45={1d,1u} r46={1d,1u} r48={1d,1u} r50={1d,1u} r51={1d,1u} r55={1d,1u} r60={1d,4u,1e} r61={1d,1u} r62={4d,11u,1e} r63={1d,2u} r64={1d,1u} r65={1d,3u} r66={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={2d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={2d,1u} r82={1d,1u} r83={1d,1u} r84={1d,1u} r85={1d,1u} r86={1d,1u} r87={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,3u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,2u} r98={1d,1u} r100={1d,1u} 
;;    total ref usage 213{63d,148u,2e} in 69{69 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 18 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 60 61 62 63 64 65 66 68
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 60 61 62 63 64 65 66 68
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 65
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 65

( 2 )->[3]->( 4 12 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(1){ }u14(7){ }u15(16){ }u16(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; lr  def 	 69
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 65
;; live  gen 	 69
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 65
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 65

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(1){ }u20(7){ }u21(16){ }u22(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62
;; lr  def 	 46 70 71
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; live  gen 	 46 70 71
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63

( 4 )->[5]->( 14 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(1){ }u28(7){ }u29(16){ }u30(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62
;; lr  def 	 62 72
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; live  gen 	 62 72
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63

( 4 )->[6]->( 8 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(1){ }u35(7){ }u36(16){ }u37(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62
;; lr  def 	 73 74 75 77
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; live  gen 	 73 74 75 77
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 75
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 75

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(1){ }u43(7){ }u44(16){ }u45(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 75
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; live  gen 	 75
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 75
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 75

( 6 7 )->[8]->( 10 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u46(1){ }u47(7){ }u48(16){ }u49(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 75
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62 75
;; lr  def 	 48 78 79 80 82
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 75
;; live  gen 	 48 78 79 80 82
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 60 62 63 80
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 60 62 63 80

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u55(1){ }u56(7){ }u57(16){ }u58(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 60 62 63
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 80
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 60 62 63
;; live  gen 	 80
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 60 62 63 80
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 60 62 63 80

( 8 9 )->[10]->( 11 14 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u59(1){ }u60(7){ }u61(16){ }u62(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 60 62 63 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 80
;; lr  def 	 50 51 83
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 60 62 63 80
;; live  gen 	 50 51 83
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63

( 10 )->[11]->( 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u68(1){ }u69(7){ }u70(16){ }u71(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62
;; lr  def 	 62 84
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; live  gen 	 62 84
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63

( 3 )->[12]->( 19 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u75(1){ }u76(7){ }u77(16){ }u78(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; lr  def 	 85
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 65
;; live  gen 	 85
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 65
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 65

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u81(1){ }u82(7){ }u83(16){ }u84(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62 65
;; lr  def 	 44 45 62 86
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 65
;; live  gen 	 44 45 62 86
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63

( 11 13 5 10 )->[14]->( 16 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u92(1){ }u93(7){ }u94(16){ }u95(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; lr  def 	 87 88 89 90
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; live  gen 	 87 88 89 90
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 63
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 63

( 14 )->[15]->( 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u104(1){ }u105(7){ }u106(16){ }u107(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60
;; live  gen 	 43
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 60
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 60

( 14 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u108(1){ }u109(7){ }u110(16){ }u111(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 63
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 63
;; lr  def 	 43
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 63
;; live  gen 	 43
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 60
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 60

( 16 15 )->[17]->( 20 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u113(1){ }u114(7){ }u115(16){ }u116(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 60
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 60
;; lr  def 	 42 55 91 92 93 94 95 98 100
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 60
;; live  gen 	 42 55 91 92 93 94 95 98 100
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 2 )->[18]->( 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u132(1){ }u133(7){ }u134(16){ }u135(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 12 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u136(1){ }u137(7){ }u138(16){ }u139(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 17 19 18 )->[20]->( 1 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u140(1){ }u141(7){ }u142(16){ }u143(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 20 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u146(1){ }u147(2){ }u148(7){ }u149(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_setupChannel

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2] 3[a3] 4[a4] 5[a5]
;;  ref usage 	r0={1d} r1={1d,20u} r2={2d,3u} r3={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d} r7={1d,20u} r16={1d,20u} r17={1d,19u} r42={3d,1u} r43={2d,1u} r44={1d,1u} r45={1d,1u} r46={1d,1u} r48={1d,1u} r50={1d,1u} r51={1d,1u} r55={1d,1u} r60={1d,4u,1e} r61={1d,1u} r62={4d,11u,1e} r63={1d,2u} r64={1d,1u} r65={1d,3u} r66={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={2d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={2d,1u} r82={1d,1u} r83={1d,1u} r84={1d,1u} r85={1d,1u} r86={1d,1u} r87={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,3u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,2u} r98={1d,1u} r100={1d,1u} 
;;    total ref usage 213{63d,148u,2e} in 69{69 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 60 61 62 63 64 65 66 68
(note 15 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 15 4 2 (set (reg:SI 61 [ chidx ])
        (reg:SI 2 a2 [ chidx ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:581 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ chidx ])
        (nil)))
(insn 4 2 5 2 (set (reg/v:SI 62 [ freq ])
        (reg:SI 3 a3 [ freq ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:581 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ freq ])
        (nil)))
(insn 5 4 7 2 (set (reg:SI 64 [ drmap ])
        (reg:SI 4 a4 [ drmap ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:581 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 a4 [ drmap ])
        (nil)))
(insn 7 5 3 2 (set (reg:SI 66 [ band ])
        (reg:SI 5 a5 [ band ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:581 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 a5 [ band ])
        (nil)))
(insn 3 7 6 2 (set (reg/v:SI 60 [ chidx ])
        (zero_extend:SI (subreg:QI (reg:SI 61 [ chidx ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:581 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 61 [ chidx ])
        (nil)))
(insn 6 3 8 2 (set (reg/v:SI 63 [ drmap ])
        (zero_extend:SI (subreg:HI (reg:SI 64 [ drmap ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:581 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 64 [ drmap ])
        (nil)))
(insn 8 6 9 2 (set (reg/v:SI 65 [ band ])
        (zero_extend:SI (subreg:QI (reg:SI 66 [ band ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:581 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 66 [ band ])
        (nil)))
(note 9 8 18 2 NOTE_INSN_FUNCTION_BEG)
(insn 18 9 19 2 (set (reg:SI 68)
        (const_int 15 [0xf])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:582 44 {movsi_internal}
     (nil))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (ltu (reg:SI 68)
                (reg/v:SI 60 [ chidx ]))
            (label_ref:SI 109)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:582 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 68)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 109)
;;  succ:       18 [39.0%] 
;;              3 [61.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 65

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(1){ }u14(7){ }u15(16){ }u16(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; lr  def 	 69
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 3 (set (reg:SI 69 [ band ])
        (sign_extend:SI (subreg/s/v:QI (reg/v:SI 65 [ band ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:584 36 {extendqisi2_internal}
     (nil))
(jump_insn 22 21 23 3 (set (pc)
        (if_then_else (ne (reg:SI 69 [ band ])
                (const_int -1 [0xffffffffffffffff]))
            (label_ref 61)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:584 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 69 [ band ])
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 61)
;;  succ:       4 [28.0%]  (FALLTHRU)
;;              12 [72.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 65

;; basic block 4, loop depth 0, count 0, freq 1708, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [28.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(1){ }u20(7){ }u21(16){ }u22(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62
;; lr  def 	 46 70 71
(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 4 (set (reg:SI 70)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC140") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:585 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int -869400000 [0xffffffffcc2e0240])
        (nil)))
(insn 25 24 26 4 (set (reg:SI 46 [ D.6280 ])
        (plus:SI (reg/v:SI 62 [ freq ])
            (reg:SI 70))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:585 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 70)
        (nil)))
(insn 26 25 27 4 (set (reg:SI 71)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC141") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:585 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 250000 [0x3d090])
        (nil)))
(jump_insn 27 26 28 4 (set (pc)
        (if_then_else (ltu (reg:SI 71)
                (reg:SI 46 [ D.6280 ]))
            (label_ref 34)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:585 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 71)
        (expr_list:REG_DEAD (reg:SI 46 [ D.6280 ])
            (int_list:REG_BR_PROB 5000 (nil))))
 -> 34)
;;  succ:       5 [50.0%]  (FALLTHRU)
;;              6 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63

;; basic block 5, loop depth 0, count 0, freq 854, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(1){ }u28(7){ }u29(16){ }u30(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62
;; lr  def 	 62 72
(note 28 27 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 5 (set (reg:SI 72)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:586 44 {movsi_internal}
     (nil))
(insn 30 29 31 5 (set (reg/v:SI 62 [ freq ])
        (ior:SI (reg/v:SI 62 [ freq ])
            (reg:SI 72))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:586 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 72)
        (nil)))
(debug_insn 31 30 34 5 (var_location:SI freq (reg/v:SI 62 [ freq ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:586 -1
     (nil))
;;  succ:       14 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63

;; basic block 6, loop depth 0, count 0, freq 854, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(1){ }u35(7){ }u36(16){ }u37(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62
;; lr  def 	 73 74 75 77
(code_label 34 31 35 6 199 "" [1 uses])
(note 35 34 36 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 6 (set (reg:SI 74)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC142") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:587 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int -868000000 [0xffffffffcc435f00])
        (nil)))
(insn 37 36 38 6 (set (reg:SI 73 [ D.6280 ])
        (plus:SI (reg/v:SI 62 [ freq ])
            (reg:SI 74))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:587 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 74)
        (nil)))
(insn 38 37 39 6 (set (reg:QI 75)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:587 46 {movqi_internal}
     (nil))
(insn 39 38 40 6 (set (reg:SI 77)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC143") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:587 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 600000 [0x927c0])
        (nil)))
(jump_insn 40 39 118 6 (set (pc)
        (if_then_else (geu (reg:SI 77)
                (reg:SI 73 [ D.6280 ]))
            (label_ref 42)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:587 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 77)
        (expr_list:REG_DEAD (reg:SI 73 [ D.6280 ])
            (int_list:REG_BR_PROB 5000 (nil))))
 -> 42)
;;  succ:       8 [50.0%] 
;;              7 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 75

;; basic block 7, loop depth 0, count 0, freq 427, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(1){ }u43(7){ }u44(16){ }u45(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 75
(note 118 40 41 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 41 118 42 7 (set (reg:QI 75)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:587 46 {movqi_internal}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 75

;; basic block 8, loop depth 0, count 0, freq 854, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%] 
;;              7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u46(1){ }u47(7){ }u48(16){ }u49(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 75
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62 75
;; lr  def 	 48 78 79 80 82
(code_label 42 41 119 8 201 "" [1 uses])
(note 119 42 43 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 43 119 44 8 (set (reg:SI 48 [ D.6281 ])
        (zero_extend:SI (reg:QI 75))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:587 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 75)
        (nil)))
(insn 44 43 45 8 (set (reg:SI 79)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC144") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:588 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int -869700000 [0xffffffffcc296e60])
        (nil)))
(insn 45 44 46 8 (set (reg:SI 78 [ D.6280 ])
        (plus:SI (reg/v:SI 62 [ freq ])
            (reg:SI 79))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:588 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 79)
        (nil)))
(insn 46 45 47 8 (set (reg:QI 80)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:588 46 {movqi_internal}
     (nil))
(insn 47 46 48 8 (set (reg:SI 82)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC145") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:588 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 300000 [0x493e0])
        (nil)))
(jump_insn 48 47 120 8 (set (pc)
        (if_then_else (geu (reg:SI 82)
                (reg:SI 78 [ D.6280 ]))
            (label_ref 50)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:588 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 82)
        (expr_list:REG_DEAD (reg:SI 78 [ D.6280 ])
            (int_list:REG_BR_PROB 5000 (nil))))
 -> 50)
;;  succ:       10 [50.0%] 
;;              9 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 60 62 63 80

;; basic block 9, loop depth 0, count 0, freq 427, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [50.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u55(1){ }u56(7){ }u57(16){ }u58(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 60 62 63
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 80
(note 120 48 49 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 49 120 50 9 (set (reg:QI 80)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:588 46 {movqi_internal}
     (nil))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 60 62 63 80

;; basic block 10, loop depth 0, count 0, freq 854, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [50.0%] 
;;              9 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u59(1){ }u60(7){ }u61(16){ }u62(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 60 62 63 80
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48 80
;; lr  def 	 50 51 83
(code_label 50 49 121 10 202 "" [1 uses])
(note 121 50 51 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 51 121 52 10 (set (reg:SI 50 [ D.6281 ])
        (zero_extend:SI (reg:QI 80))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:588 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 80)
        (nil)))
(insn 52 51 53 10 (set (reg:SI 83)
        (ior:SI (reg:SI 48 [ D.6281 ])
            (reg:SI 50 [ D.6281 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:587 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 50 [ D.6281 ])
        (expr_list:REG_DEAD (reg:SI 48 [ D.6281 ])
            (nil))))
(insn 53 52 54 10 (set (reg:SI 51 [ D.6281 ])
        (zero_extend:SI (subreg:QI (reg:SI 83) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:587 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 83)
        (nil)))
(jump_insn 54 53 55 10 (set (pc)
        (if_then_else (eq (reg:SI 51 [ D.6281 ])
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:587 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 51 [ D.6281 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 71)
;;  succ:       11 [50.0%]  (FALLTHRU)
;;              14 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63

;; basic block 11, loop depth 0, count 0, freq 427, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [50.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u68(1){ }u69(7){ }u70(16){ }u71(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62
;; lr  def 	 62 84
(note 55 54 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 56 55 57 11 (set (reg:SI 84)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:589 44 {movsi_internal}
     (nil))
(insn 57 56 58 11 (set (reg/v:SI 62 [ freq ])
        (ior:SI (reg/v:SI 62 [ freq ])
            (reg:SI 84))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:589 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 84)
        (nil)))
(debug_insn 58 57 61 11 (var_location:SI freq (reg/v:SI 62 [ freq ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:589 -1
     (nil))
;;  succ:       14 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63

;; basic block 12, loop depth 0, count 0, freq 4392, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [72.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u75(1){ }u76(7){ }u77(16){ }u78(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; lr  def 	 85
(code_label 61 58 62 12 198 "" [1 uses])
(note 62 61 63 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 12 (set (reg:SI 85 [ band ])
        (sign_extend:SI (subreg/s/v:QI (reg/v:SI 65 [ band ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:593 36 {extendqisi2_internal}
     (nil))
(jump_insn 64 63 65 12 (set (pc)
        (if_then_else (lt (reg:SI 85 [ band ])
                (const_int 4 [0x4]))
            (pc)
            (label_ref:SI 113))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:593 57 {*bfalse}
     (expr_list:REG_DEAD (reg:SI 85 [ band ])
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 113)
;;  succ:       19 [39.0%] 
;;              13 [61.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 65

;; basic block 13, loop depth 0, count 0, freq 2679, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [61.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u81(1){ }u82(7){ }u83(16){ }u84(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63 65
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62 65
;; lr  def 	 44 45 62 86
(note 65 64 66 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 13 (set (reg:SI 86)
        (const_int -4 [0xfffffffffffffffc])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:594 44 {movsi_internal}
     (nil))
(insn 67 66 68 13 (set (reg:SI 44 [ D.6280 ])
        (and:SI (reg/v:SI 62 [ freq ])
            (reg:SI 86))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:594 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 86)
        (expr_list:REG_DEAD (reg/v:SI 62 [ freq ])
            (expr_list:REG_EQUAL (and:SI (reg/v:SI 62 [ freq ])
                    (const_int -4 [0xfffffffffffffffc]))
                (nil)))))
(insn 68 67 69 13 (set (reg:SI 45 [ D.6280 ])
        (sign_extend:SI (subreg/s/v:QI (reg/v:SI 65 [ band ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:594 36 {extendqisi2_internal}
     (expr_list:REG_DEAD (reg/v:SI 65 [ band ])
        (nil)))
(insn 69 68 70 13 (set (reg/v:SI 62 [ freq ])
        (ior:SI (reg:SI 44 [ D.6280 ])
            (reg:SI 45 [ D.6280 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:594 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 45 [ D.6280 ])
        (expr_list:REG_DEAD (reg:SI 44 [ D.6280 ])
            (nil))))
(debug_insn 70 69 71 13 (var_location:SI freq (reg/v:SI 62 [ freq ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:594 -1
     (nil))
;;  succ:       14 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63

;; basic block 14, loop depth 0, count 0, freq 4387, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [100.0%]  (FALLTHRU)
;;              13 [100.0%]  (FALLTHRU)
;;              5 [100.0%]  (FALLTHRU)
;;              10 [50.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u92(1){ }u93(7){ }u94(16){ }u95(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 62 63
;; lr  def 	 87 88 89 90
(code_label 71 70 72 14 200 "" [1 uses])
(note 72 71 73 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 75 14 (var_location:SI freq (reg/v:SI 62 [ freq ])) -1
     (nil))
(insn 75 73 76 14 (set (reg/f:SI 87)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC146") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:596 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 76 75 77 14 (set (reg:SI 88)
        (plus:SI (reg/v:SI 60 [ chidx ])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:596 1 {addsi3}
     (nil))
(insn 77 76 78 14 (set (reg:SI 89)
        (ashift:SI (reg:SI 88)
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:596 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 88)
        (nil)))
(insn 78 77 79 14 (set (reg/f:SI 90)
        (plus:SI (reg/f:SI 87)
            (reg:SI 89))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:596 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 89)
        (expr_list:REG_DEAD (reg/f:SI 87)
            (nil))))
(insn 79 78 80 14 (set (mem/j:SI (reg/f:SI 90) [0 LMIC.channelFreq S4 A32])
        (reg/v:SI 62 [ freq ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:596 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 90)
        (expr_list:REG_DEAD (reg/v:SI 62 [ freq ])
            (nil))))
(jump_insn 80 79 81 14 (set (pc)
        (if_then_else (ne (reg/v:SI 63 [ drmap ])
                (const_int 0 [0]))
            (label_ref:SI 117)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:597 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 117)
;;  succ:       16 [50.0%] 
;;              15 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 63

;; basic block 15, loop depth 0, count 0, freq 2194, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 [50.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u104(1){ }u105(7){ }u106(16){ }u107(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43
(note 81 80 11 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 11 81 117 15 (set (reg:SI 43 [ D.6279 ])
        (const_int 63 [0x3f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:597 44 {movsi_internal}
     (nil))
;;  succ:       17 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 60

;; basic block 16, loop depth 0, count 0, freq 2194, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 [50.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u108(1){ }u109(7){ }u110(16){ }u111(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60 63
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 63
;; lr  def 	 43
(code_label 117 11 116 16 206 "" [1 uses])
(note 116 117 10 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 10 116 82 16 (set (reg:SI 43 [ D.6279 ])
        (reg/v:SI 63 [ drmap ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:597 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ drmap ])
        (nil)))
;;  succ:       17 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 60

;; basic block 17, loop depth 0, count 0, freq 4387, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 [100.0%]  (FALLTHRU)
;;              15 [100.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u113(1){ }u114(7){ }u115(16){ }u116(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 60
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 60
;; lr  def 	 42 55 91 92 93 94 95 98 100
(code_label 82 10 83 17 203 "" [0 uses])
(note 83 82 84 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 17 (set (reg/f:SI 91)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC146") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:597 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 85 84 86 17 (set (reg:SI 92)
        (plus:SI (reg/v:SI 60 [ chidx ])
            (const_int 64 [0x40]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:597 1 {addsi3}
     (nil))
(insn 86 85 87 17 (set (reg:SI 93)
        (ashift:SI (reg:SI 92)
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:597 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 92)
        (nil)))
(insn 87 86 88 17 (set (reg/f:SI 94)
        (plus:SI (reg/f:SI 91)
            (reg:SI 93))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:597 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 93)
        (nil)))
(insn 88 87 89 17 (set (mem/j:HI (reg/f:SI 94) [0 LMIC.channelDrMap S2 A16])
        (subreg/s/v:HI (reg:SI 43 [ D.6279 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:597 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 94)
        (expr_list:REG_DEAD (reg:SI 43 [ D.6279 ])
            (nil))))
(insn 89 88 90 17 (set (reg:SI 95)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:598 44 {movsi_internal}
     (nil))
(insn 90 89 93 17 (set (reg:SI 55 [ D.6282 ])
        (ashift:SI (reg:SI 95)
            (reg/v:SI 60 [ chidx ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:598 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ chidx ])
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 60 [ chidx ]))
            (nil))))
(insn 93 90 95 17 (set (reg:HI 98 [ LMIC.channelMap ])
        (mem/j/c:HI (plus:SI (reg/f:SI 91)
                (const_int 160 [0xa0])) [0 LMIC.channelMap+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:598 45 {movhi_internal}
     (nil))
(insn 95 93 96 17 (set (reg:SI 100)
        (ior:SI (reg:SI 55 [ D.6282 ])
            (subreg:SI (reg:HI 98 [ LMIC.channelMap ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:598 31 {iorsi3}
     (expr_list:REG_DEAD (reg:HI 98 [ LMIC.channelMap ])
        (expr_list:REG_DEAD (reg:SI 55 [ D.6282 ])
            (nil))))
(insn 96 95 14 17 (set (mem/j/c:HI (plus:SI (reg/f:SI 91)
                (const_int 160 [0xa0])) [0 LMIC.channelMap+0 S2 A32])
        (subreg:HI (reg:SI 100) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:598 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 100)
        (expr_list:REG_DEAD (reg/f:SI 91)
            (nil))))
(insn 14 96 109 17 (set (reg:SI 42 [ D.6278 ])
        (reg:SI 95)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:599 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 95)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
;;  succ:       20 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 18, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u132(1){ }u133(7){ }u134(16){ }u135(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 109 14 108 18 204 "" [1 uses])
(note 108 109 12 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 12 108 113 18 (set (reg:SI 42 [ D.6278 ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:583 44 {movsi_internal}
     (nil))
;;  succ:       20 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 19, loop depth 0, count 0, freq 1713, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [39.0%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u136(1){ }u137(7){ }u138(16){ }u139(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 113 12 112 19 205 "" [1 uses])
(note 112 113 13 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 13 112 97 19 (set (reg:SI 42 [ D.6278 ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:593 44 {movsi_internal}
     (nil))
;;  succ:       20 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 20, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 19, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;;              19 [100.0%]  (FALLTHRU)
;;              18 [100.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u140(1){ }u141(7){ }u142(16){ }u143(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
(code_label 97 13 98 20 197 "" [0 uses])
(note 98 97 103 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 103 98 104 20 (set (reg/i:SI 2 a2)
        (reg:SI 42 [ D.6278 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:600 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6278 ])
        (nil)))
(insn 104 103 0 20 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:600 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function decodeFrame (decodeFrame, funcdef_no=72, decl_uid=3711, cgraph_uid=72, symbol_order=80)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 87 n_edges 134 count 122 (  1.4)
df_worklist_dataflow_doublequeue:n_basic_blocks 87 n_edges 134 count 126 (  1.4)


decodeFrame

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11] 12[a12] 13[a13] 14[a14] 15[a15]
;;  ref usage 	r0={22d} r1={1d,107u} r2={2d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,86u} r8={21d} r9={21d} r10={39d,33u} r11={32d,11u} r12={28d,7u} r13={26d,5u} r14={24d,3u} r15={23d,2u} r16={1d,86u} r17={1d,85u} r18={21d} r19={21d} r20={21d} r21={21d} r22={21d} r23={21d} r24={21d} r25={21d} r26={21d} r27={21d} r28={21d} r29={21d} r30={21d} r31={21d} r32={21d} r33={21d} r34={21d} r35={21d} r42={2d,9u} r43={2d,6u} r44={2d,2u} r45={9d,20u} r46={2d,2u} r47={3d,3u} r48={2d,1u} r49={2d,1u} r50={2d,3u} r51={2d,1u} r52={2d,1u} r54={1d,3u,1e} r55={1d,5u,1e} r57={1d,3u} r58={1d,2u,1e} r60={1d,2u,1e} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,4u,2e} r66={1d,2u} r67={1d,1u} r68={1d,2u} r69={1d,4u} r72={1d,2u} r73={1d,6u} r74={1d,2u} r75={1d,2u} r79={1d,2u} r81={1d,1u} r83={1d,7u} r84={1d,1u} r85={1d,3u} r88={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r95={1d,1u} r96={1d,1u} r98={1d,1u} r99={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,3u,1e} r104={1d,1u} r105={1d,12u} r107={1d,2u} r109={1d,1u} r110={1d,3u} r111={1d,1u} r112={1d,1u} r116={1d,2u,1e} r117={1d,2u} r118={1d,2u} r128={1d,1u} r130={1d,2u} r131={1d,1u} r135={1d,1u} r136={1d,4u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,3u} r145={1d,1u} r147={1d,1u} r148={1d,3u} r152={1d,1u} r154={1d,1u} r155={1d,2u} r156={1d,1u} r157={1d,1u} r158={1d,2u} r159={1d,3u} r161={1d,1u} r162={1d,3u} r164={1d,1u} r165={1d,1u} r168={1d,1u,1e} r169={1d,1u} r170={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,2u} r181={1d,3u} r182={1d,2u,2e} r185={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,2u} r202={1d,1u} r204={1d,1u} r212={1d,2u} r215={1d,1u} r216={1d,1u} r218={1d,2u} r220={1d,1u} r221={1d,1u} r223={1d,1u} r224={1d,3u} r225={1d,1u} r226={1d,1u} r231={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r241={1d,1u} r242={1d,1u,1e} r243={1d,2u} r244={1d,2u} r246={1d,1u} r247={1d,1u} r248={1d,1u,1e} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,2u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r280={1d,1u} r281={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r291={1d,1u} r292={1d,2u} r294={1d,1u} r295={1d,1u,1e} r296={1d,1u} r297={1d,2u} r298={1d,2u} r300={1d,2u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,2u} r311={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r319={1d,1u} r320={1d,1u} r321={1d,1u} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,2u} r327={1d,2u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r333={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r337={1d,1u} r338={1d,2u} r341={1d,1u} r342={1d,1u,1e} r343={1d,1u} r344={1d,1u} r345={1d,1u} r346={1d,1u} r347={1d,1u} r348={1d,2u} r351={1d,1u} r352={1d,1u,1e} r353={1d,1u} r354={1d,1u} r355={1d,1u} r356={1d,1u} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={1d,1u} r367={1d,1u} r368={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r373={1d,1u} r374={1d,1u} r375={1d,1u} r376={1d,1u} r377={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,2u} r384={1d,1u} r385={1d,1u,1e} r386={1d,1u} r387={1d,1u} r388={1d,1u} r390={1d,1u} r391={1d,2u} r392={1d,1u} r394={1d,1u} r395={1d,1u} r396={1d,1u} r397={1d,2u} r399={1d,1u} r400={1d,1u,1e} r401={1d,1u} r402={1d,3u} r403={1d,1u} r406={1d,1u} r407={1d,1u} r408={1d,1u} r409={1d,3u} r411={1d,1u} r413={1d,1u} r414={1d,1u} r415={1d,1u} r416={1d,1u} r417={1d,2u} r418={1d,1u} r419={1d,1u} r423={1d,1u} r424={1d,1u} r425={1d,1u} r426={1d,1u} r427={1d,2u} r430={1d,1u} r431={1d,1u,1e} r432={1d,1u} r433={1d,1u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r437={1d,1u} r438={1d,1u} r439={1d,1u} r441={1d,1u} r442={1d,1u} r443={1d,1u} r444={1d,2u} r445={1d,2u} r447={1d,1u} r448={1d,1u} r451={1d,1u} r452={1d,3u} r453={1d,1u} r454={1d,2u} r457={1d,2u} r462={1d,1u} r463={1d,1u} r466={1d,1u} r467={1d,1u} r470={1d,1u} r472={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,4u} r488={1d,1u} r489={1d,1u,1e} r490={1d,1u} r495={1d,1u} r496={1d,1u} r497={1d,4u} r500={1d,1u} r501={1d,1u,1e} r502={1d,1u} r508={1d,1u} r509={1d,1u} r512={1d,1u} r516={1d,1u} 
;;    total ref usage 1871{959d,891u,21e} in 536{515 regular + 21 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 54 55 57 58 223 224 225 226 231 233
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 54 55 57 58 223 224 225 226 231 233
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 54 55 57 58
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 54 55 57 58

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(1){ }u19(7){ }u20(16){ }u21(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 54 55 57 58
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 58
;; lr  def 	 234 235 237
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 54 55 57 58
;; live  gen 	 234 235 237
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 54 55 57
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 54 55 57

( 3 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(1){ }u28(7){ }u29(16){ }u30(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 54 55 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 54 55 57
;; live  gen 	 47
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 54 55 57
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 54 55 57

( 2 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(1){ }u32(7){ }u33(16){ }u34(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 54 55 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 54 55 57
;; live  gen 	 47
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 54 55 57
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 54 55 57

( 3 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(1){ }u36(7){ }u37(16){ }u38(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 54 55 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 54 55 57
;; live  gen 	 47
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 54 55 57
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 54 55 57

( 6 4 5 )->[7]->( 10 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(1){ }u40(7){ }u41(16){ }u42(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 54 55 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57
;; lr  def 	 238
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 54 55 57
;; live  gen 	 238
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 54 55 57
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 54 55 57

( 7 )->[8]->( 10 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u46(1){ }u47(7){ }u48(16){ }u49(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 54 55 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 54
;; lr  def 	 50 239
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 54 55 57
;; live  gen 	 50 239
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 50 55 57
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 50 55 57

( 8 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u53(1){ }u54(7){ }u55(16){ }u56(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 50 55 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  def 	 62 63 64 241 242 243 244 246 247 248 251
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 50 55 57
;; live  gen 	 62 63 64 241 242 243 244 246 247 248 251
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 50 55 57
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 50 55 57

( 7 8 9 11 12 16 18 19 20 21 )->[10]->( 87 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u75(1){ }u76(7){ }u77(16){ }u78(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 48 216 252 253 254 255
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 48 216 252 253 254 255
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48

( 9 )->[11]->( 10 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u91(1){ }u92(7){ }u93(16){ }u94(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 50 55 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 60 65 66 68 69 72 73 74 256 257 258 259 261 262 263 265 266 267
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 50 55 57
;; live  gen 	 10 [a10] 42 60 65 66 68 69 72 73 74 256 257 258 259 261 262 263 265 266 267
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74

( 11 )->[12]->( 10 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u128(1){ }u129(7){ }u130(16){ }u131(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 73
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74

( 12 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u134(1){ }u135(7){ }u136(16){ }u137(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 73
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74

( 13 )->[14]->( 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u140(1){ }u141(7){ }u142(16){ }u143(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 69
;; lr  def 	 42 43 75 269 270
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74
;; live  gen 	 42 43 75 269 270
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 68 69 72 73 74
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 68 69 72 73 74

( 13 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u151(1){ }u152(7){ }u153(16){ }u154(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74
;; live  gen 	 43
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 68 69 72 73 74
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 68 69 72 73 74

( 15 14 )->[16]->( 10 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u155(1){ }u156(7){ }u157(16){ }u158(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 68 69 72 73 74
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68 73 74
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 79 81 83 84 271 273 274 275
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 68 69 72 73 74
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 79 81 83 84 271 273 274 275
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83

( 16 )->[17]->( 18 23 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u182(1){ }u183(7){ }u184(16){ }u185(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83
;; lr  def 	 85 276
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83
;; live  gen 	 85 276
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83 85
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83 85

( 17 )->[18]->( 10 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u189(1){ }u190(7){ }u191(16){ }u192(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83 85
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83 85
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83 85
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83 85
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83 85

( 18 )->[19]->( 10 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u195(1){ }u196(7){ }u197(16){ }u198(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83 85
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83 85
;; lr  def 	 88
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83 85
;; live  gen 	 88
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83

( 19 )->[20]->( 10 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u202(1){ }u203(7){ }u204(16){ }u205(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 89 277 278
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83
;; live  gen 	 89 277 278
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83

( 20 )->[21]->( 10 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u209(1){ }u210(7){ }u211(16){ }u212(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  def 	 280
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83
;; live  gen 	 280
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 60 65 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 60 65 69 72 73 83

( 21 )->[22]->( 27 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u215(1){ }u216(7){ }u217(16){ }u218(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 60 65 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 60 65 69 72 73 83
;; live  gen 	 44
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 65 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 65 69 72 73 83

( 17 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u219(1){ }u220(7){ }u221(16){ }u222(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55 83
;; lr  def 	 90 281 283
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83
;; live  gen 	 90 281 283
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 60 65 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 60 65 69 72 73 83

( 23 )->[24]->( 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u228(1){ }u229(7){ }u230(16){ }u231(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 60 65 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 49
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 60 65 69 72 73 83
;; live  gen 	 49
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 49 50 60 65 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 49 50 60 65 69 72 73 83

( 23 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u232(1){ }u233(7){ }u234(16){ }u235(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 60 65 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  def 	 49
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 60 65 69 72 73 83
;; live  gen 	 49
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 49 50 60 65 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 49 50 60 65 69 72 73 83

( 25 24 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u237(1){ }u238(7){ }u239(16){ }u240(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 49 50 60 65 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 44 284 285
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 49 50 60 65 69 72 73 83
;; live  gen 	 44 284 285
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 65 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 65 69 72 73 83

( 26 22 )->[27]->( 29 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u244(1){ }u245(7){ }u246(16){ }u247(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 65 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 91 286 287
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 65 69 72 73 83
;; live  gen 	 91 286 287
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 65 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 65 69 72 73 83

( 27 )->[28]->( 29 30 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u252(1){ }u253(7){ }u254(16){ }u255(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 65 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; lr  def 	 288 289 291
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 65 69 72 73 83
;; live  gen 	 288 289 291
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83

( 27 28 )->[29]->( 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u261(1){ }u262(7){ }u263(16){ }u264(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 292 294 295 296
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83
;; live  gen 	 292 294 295 296
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83

( 28 29 )->[30]->( 31 32 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u271(1){ }u272(7){ }u273(16){ }u274(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 95 297 298 300 305 306
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83
;; live  gen 	 95 297 298 300 305 306
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83

( 30 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u284(1){ }u285(7){ }u286(16){ }u287(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 307 308 309
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83
;; live  gen 	 307 308 309
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83

( 30 31 )->[32]->( 33 34 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u291(1){ }u292(7){ }u293(16){ }u294(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 96 98 99 102 103 310 311
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83
;; live  gen 	 10 [a10] 96 98 99 102 103 310 311
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83 103
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83 103

( 32 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u307(1){ }u308(7){ }u309(16){ }u310(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 60 69 72 73 83 103
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 103
;; lr  def 	 50 104 313
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 60 69 72 73 83 103
;; live  gen 	 50 104 313
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83

( 33 32 )->[34]->( 70 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u315(1){ }u316(7){ }u317(16){ }u318(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  def 	 45 314 315
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83
;; live  gen 	 45 314 315
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

( 70 )->[35]->( 71 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u322(1){ }u323(7){ }u324(16){ }u325(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 105 107 316 317 319
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  gen 	 105 107 316 317 319
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105 107
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105 107

( 35 )->[36]->( 71 37 38 53 46 45 56 60 64 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u332(1){ }u333(7){ }u334(16){ }u335(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105 107
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 107
;; lr  def 	 320 321 322 323
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105 107
;; live  gen 	 320 321 322 323
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105

( 36 )->[37]->( 70 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u341(1){ }u342(7){ }u343(16){ }u344(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 45
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  gen 	 45
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

( 36 )->[38]->( 39 40 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u347(1){ }u348(7){ }u349(16){ }u350(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 105
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 45 109 110 111 112 116 117 118 324 325 327 328 329 330 331 332 333 334 335 336
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; live  gen 	 10 [a10] 11 [a11] 45 109 110 111 112 116 117 118 324 325 327 328 329 330 331 332 333 334 335 336
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118

( 38 )->[39]->( 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u387(1){ }u388(7){ }u389(16){ }u390(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 337 338 341 342 343
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118
;; live  gen 	 337 338 341 342 343
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118

( 38 39 )->[40]->( 41 42 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u398(1){ }u399(7){ }u400(16){ }u401(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 110
;; lr  def 	 131 139 158 180 344 345 346
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118
;; live  gen 	 131 139 158 180 344 345 346
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118 180
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118 180

( 40 )->[41]->( 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u411(1){ }u412(7){ }u413(16){ }u414(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118 180
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 347 348 351 352 353
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118 180
;; live  gen 	 347 348 351 352 353
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118 180
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118 180

( 40 41 )->[42]->( 43 44 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u422(1){ }u423(7){ }u424(16){ }u425(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118 180
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 128 354 355 356 357
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118 180
;; live  gen 	 128 354 355 356 357
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118 180
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118 180

( 42 )->[43]->( 44 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u431(1){ }u432(7){ }u433(16){ }u434(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118 180
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 110 118 180
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 67 101 130 358 359 360 361
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118 180
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 67 101 130 358 359 360 361
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

( 42 43 )->[44]->( 70 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u450(1){ }u451(7){ }u452(16){ }u453(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 362 363 364
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  gen 	 362 363 364
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

( 36 )->[45]->( 70 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u457(1){ }u458(7){ }u459(16){ }u460(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 45 365 366 367
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  gen 	 45 365 366 367
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

( 36 )->[46]->( 47 48 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u466(1){ }u467(7){ }u468(16){ }u469(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 105
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 135 136 137 138 140 218 220 221 368 369 370 371 372 373 374 375 376
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; live  gen 	 10 [a10] 135 136 137 138 140 218 220 221 368 369 370 371 372 373 374 375 376
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140

( 46 )->[47]->( 48 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u495(1){ }u496(7){ }u497(16){ }u498(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 377 378 379
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140
;; live  gen 	 377 378 379
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140

( 46 47 )->[48]->( 49 50 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u502(1){ }u503(7){ }u504(16){ }u505(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 140
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140

( 48 )->[49]->( 50 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u507(1){ }u508(7){ }u509(16){ }u510(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 380 381 384 385 386
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140
;; live  gen 	 380 381 384 385 386
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140

( 48 49 )->[50]->( 51 52 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u518(1){ }u519(7){ }u520(16){ }u521(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 145 387 388 390
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140
;; live  gen 	 145 387 388 390
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140

( 50 )->[51]->( 52 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u526(1){ }u527(7){ }u528(16){ }u529(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 136 140
;; lr  def 	 391 392
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140
;; live  gen 	 391 392
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

( 50 51 )->[52]->( 70 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u535(1){ }u536(7){ }u537(16){ }u538(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 45
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  gen 	 45
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

( 36 )->[53]->( 54 55 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u541(1){ }u542(7){ }u543(16){ }u544(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 105
;; lr  def 	 147 148 394 395 396
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; live  gen 	 147 148 394 395 396
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 148
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 148

( 53 )->[54]->( 55 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u552(1){ }u553(7){ }u554(16){ }u555(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 148
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 397 399 400 401
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 148
;; live  gen 	 397 399 400 401
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 148
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 148

( 53 54 )->[55]->( 70 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u562(1){ }u563(7){ }u564(16){ }u565(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 148
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 148
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 45 152 402 403 406 407
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 148
;; live  gen 	 10 [a10] 45 152 402 403 406 407
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

( 36 )->[56]->( 57 59 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u578(1){ }u579(7){ }u580(16){ }u581(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 105
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 154 155 156 157 159 161 162 408 409 411 413 414 415
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; live  gen 	 10 [a10] 154 155 156 157 159 161 162 408 409 411 413 414 415
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 155 159 162
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 155 159 162

( 56 )->[57]->( 58 59 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u604(1){ }u605(7){ }u606(16){ }u607(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 155 159 162
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 155 159 162
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 164 165 168 169 170 416 417 418 419 423 424 425
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 155 159 162
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 13 [a13] 164 165 168 169 170 416 417 418 419 423 424 425
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

( 57 )->[58]->( 59 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u632(1){ }u633(7){ }u634(16){ }u635(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 426 427 430 431 432
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  gen 	 426 427 430 431 432
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

( 56 57 58 )->[59]->( 70 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u643(1){ }u644(7){ }u645(16){ }u646(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 45
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  gen 	 45
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

( 36 )->[60]->( 61 62 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u649(1){ }u650(7){ }u651(16){ }u652(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 105
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 178 179 181 433
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; live  gen 	 10 [a10] 178 179 181 433
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 181
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 181

( 60 )->[61]->( 63 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u662(1){ }u663(7){ }u664(16){ }u665(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 181
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 181
;; lr  def 	 46 434
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 181
;; live  gen 	 46 434
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 46 47 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 46 47 60 69 72 73 83

( 60 )->[62]->( 63 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u668(1){ }u669(7){ }u670(16){ }u671(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 46
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  gen 	 46
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 46 47 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 46 47 60 69 72 73 83

( 62 61 )->[63]->( 70 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u672(1){ }u673(7){ }u674(16){ }u675(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 46 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46
;; lr  def 	 45 435 436
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 46 47 60 69 72 73 83
;; live  gen 	 45 435 436
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

( 36 )->[64]->( 65 68 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u682(1){ }u683(7){ }u684(16){ }u685(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 182 437 438 439 441
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; live  gen 	 182 437 438 439 441
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105 182
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105 182

( 64 )->[65]->( 66 67 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u692(1){ }u693(7){ }u694(16){ }u695(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105 182
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 105 182
;; lr  def 	 185 187 442 443 444 445 447 448
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105 182
;; live  gen 	 185 187 442 443 444 445 447 448
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105

( 65 )->[66]->( 67 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u709(1){ }u710(7){ }u711(16){ }u712(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 451
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; live  gen 	 10 [a10] 11 [a11] 451
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105

( 65 66 )->[67]->( 68 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u717(1){ }u718(7){ }u719(16){ }u720(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 105
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 188 189 190 196 197 452 453 454 457 462 463 466 467 470 512 516
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 13 [a13] 188 189 190 196 197 452 453 454 457 462 463 466 467 470 512 516
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

( 64 67 )->[68]->( 70 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u755(1){ }u756(7){ }u757(16){ }u758(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 45
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  gen 	 45
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

( 68 34 37 44 45 52 55 59 63 )->[70]->( 35 71 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u765(1){ }u766(7){ }u767(16){ }u768(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 69
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

( 70 36 35 )->[71]->( 72 78 )
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u772(1){ }u773(7){ }u774(16){ }u775(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 60 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 60 72 73 83
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83

( 71 )->[72]->( 73 78 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u777(1){ }u778(7){ }u779(16){ }u780(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83

( 72 )->[73]->( 74 78 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u782(1){ }u783(7){ }u784(16){ }u785(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 73
;; lr  def 	 198
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83
;; live  gen 	 198
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83 198
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83 198

( 73 )->[74]->( 75 76 )
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u789(1){ }u790(7){ }u791(16){ }u792(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83 198
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83 198
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83 198
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83 198

( 74 )->[75]->( 77 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u794(1){ }u795(7){ }u796(16){ }u797(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83 198
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 51
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83 198
;; live  gen 	 51
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 51 60 72 73 83 198
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 51 60 72 73 83 198

( 74 )->[76]->( 77 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u798(1){ }u799(7){ }u800(16){ }u801(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83 198
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 51
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83 198
;; live  gen 	 51
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 51 60 72 73 83 198
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 51 60 72 73 83 198

( 76 75 )->[77]->( 78 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u802(1){ }u803(7){ }u804(16){ }u805(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 51 60 72 73 83 198
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 51 83 198
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 472 473 474
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 51 60 72 73 83 198
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 472 473 474
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73

( 71 73 72 77 )->[78]->( 79 83 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u820(1){ }u821(7){ }u822(16){ }u823(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 202 475 476
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73
;; live  gen 	 202 475 476
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73

( 78 )->[79]->( 80 81 )
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u827(1){ }u828(7){ }u829(16){ }u830(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60
;; lr  def 	 204 477 478
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73
;; live  gen 	 204 477 478
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73 204
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73 204

( 79 )->[80]->( 82 )
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u834(1){ }u835(7){ }u836(16){ }u837(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73 204
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 52
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73 204
;; live  gen 	 52
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 52 72 73 204
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 52 72 73 204

( 79 )->[81]->( 82 )
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u838(1){ }u839(7){ }u840(16){ }u841(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73 204
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 52
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73 204
;; live  gen 	 52
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 52 72 73 204
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 52 72 73 204

( 81 80 )->[82]->( 83 )
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u842(1){ }u843(7){ }u844(16){ }u845(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 52 72 73 204
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 52 204
;; lr  def 	 479 480 483
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 52 72 73 204
;; live  gen 	 479 480 483
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73

( 78 82 )->[83]->( 84 85 )
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u851(1){ }u852(7){ }u853(16){ }u854(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73

( 83 )->[84]->( 86 )
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u856(1){ }u857(7){ }u858(16){ }u859(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 484 485 488 489 490 495
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72
;; live  gen 	 484 485 488 489 490 495
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 47 72
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 47 72

( 83 )->[85]->( 86 )
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u871(1){ }u872(7){ }u873(16){ }u874(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 73
;; lr  def 	 212 496 497 500 501 502 508
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73
;; live  gen 	 212 496 497 500 501 502 508
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 47 72
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 47 72

( 84 85 )->[86]->( 87 )
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u889(1){ }u890(7){ }u891(16){ }u892(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 47 72
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 47 72
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 48 215 509
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 47 72
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 48 215 509
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48

( 10 86 )->[87]->( 1 )
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u906(1){ }u907(7){ }u908(16){ }u909(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 87 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u912(1){ }u913(2){ }u914(7){ }u915(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


decodeFrame

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11] 12[a12] 13[a13] 14[a14] 15[a15]
;;  ref usage 	r0={22d} r1={1d,107u} r2={2d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,86u} r8={21d} r9={21d} r10={39d,33u} r11={32d,11u} r12={28d,7u} r13={26d,5u} r14={24d,3u} r15={23d,2u} r16={1d,86u} r17={1d,85u} r18={21d} r19={21d} r20={21d} r21={21d} r22={21d} r23={21d} r24={21d} r25={21d} r26={21d} r27={21d} r28={21d} r29={21d} r30={21d} r31={21d} r32={21d} r33={21d} r34={21d} r35={21d} r42={2d,9u} r43={2d,6u} r44={2d,2u} r45={9d,20u} r46={2d,2u} r47={3d,3u} r48={2d,1u} r49={2d,1u} r50={2d,3u} r51={2d,1u} r52={2d,1u} r54={1d,3u,1e} r55={1d,5u,1e} r57={1d,3u} r58={1d,2u,1e} r60={1d,2u,1e} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,4u,2e} r66={1d,2u} r67={1d,1u} r68={1d,2u} r69={1d,4u} r72={1d,2u} r73={1d,6u} r74={1d,2u} r75={1d,2u} r79={1d,2u} r81={1d,1u} r83={1d,7u} r84={1d,1u} r85={1d,3u} r88={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r95={1d,1u} r96={1d,1u} r98={1d,1u} r99={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,3u,1e} r104={1d,1u} r105={1d,12u} r107={1d,2u} r109={1d,1u} r110={1d,3u} r111={1d,1u} r112={1d,1u} r116={1d,2u,1e} r117={1d,2u} r118={1d,2u} r128={1d,1u} r130={1d,2u} r131={1d,1u} r135={1d,1u} r136={1d,4u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,3u} r145={1d,1u} r147={1d,1u} r148={1d,3u} r152={1d,1u} r154={1d,1u} r155={1d,2u} r156={1d,1u} r157={1d,1u} r158={1d,2u} r159={1d,3u} r161={1d,1u} r162={1d,3u} r164={1d,1u} r165={1d,1u} r168={1d,1u,1e} r169={1d,1u} r170={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,2u} r181={1d,3u} r182={1d,2u,2e} r185={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,2u} r202={1d,1u} r204={1d,1u} r212={1d,2u} r215={1d,1u} r216={1d,1u} r218={1d,2u} r220={1d,1u} r221={1d,1u} r223={1d,1u} r224={1d,3u} r225={1d,1u} r226={1d,1u} r231={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r241={1d,1u} r242={1d,1u,1e} r243={1d,2u} r244={1d,2u} r246={1d,1u} r247={1d,1u} r248={1d,1u,1e} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,2u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r280={1d,1u} r281={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r291={1d,1u} r292={1d,2u} r294={1d,1u} r295={1d,1u,1e} r296={1d,1u} r297={1d,2u} r298={1d,2u} r300={1d,2u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,2u} r311={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r319={1d,1u} r320={1d,1u} r321={1d,1u} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,2u} r327={1d,2u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r333={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r337={1d,1u} r338={1d,2u} r341={1d,1u} r342={1d,1u,1e} r343={1d,1u} r344={1d,1u} r345={1d,1u} r346={1d,1u} r347={1d,1u} r348={1d,2u} r351={1d,1u} r352={1d,1u,1e} r353={1d,1u} r354={1d,1u} r355={1d,1u} r356={1d,1u} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={1d,1u} r367={1d,1u} r368={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r373={1d,1u} r374={1d,1u} r375={1d,1u} r376={1d,1u} r377={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,2u} r384={1d,1u} r385={1d,1u,1e} r386={1d,1u} r387={1d,1u} r388={1d,1u} r390={1d,1u} r391={1d,2u} r392={1d,1u} r394={1d,1u} r395={1d,1u} r396={1d,1u} r397={1d,2u} r399={1d,1u} r400={1d,1u,1e} r401={1d,1u} r402={1d,3u} r403={1d,1u} r406={1d,1u} r407={1d,1u} r408={1d,1u} r409={1d,3u} r411={1d,1u} r413={1d,1u} r414={1d,1u} r415={1d,1u} r416={1d,1u} r417={1d,2u} r418={1d,1u} r419={1d,1u} r423={1d,1u} r424={1d,1u} r425={1d,1u} r426={1d,1u} r427={1d,2u} r430={1d,1u} r431={1d,1u,1e} r432={1d,1u} r433={1d,1u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r437={1d,1u} r438={1d,1u} r439={1d,1u} r441={1d,1u} r442={1d,1u} r443={1d,1u} r444={1d,2u} r445={1d,2u} r447={1d,1u} r448={1d,1u} r451={1d,1u} r452={1d,3u} r453={1d,1u} r454={1d,2u} r457={1d,2u} r462={1d,1u} r463={1d,1u} r466={1d,1u} r467={1d,1u} r470={1d,1u} r472={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,4u} r488={1d,1u} r489={1d,1u,1e} r490={1d,1u} r495={1d,1u} r496={1d,1u} r497={1d,4u} r500={1d,1u} r501={1d,1u,1e} r502={1d,1u} r508={1d,1u} r509={1d,1u} r512={1d,1u} r516={1d,1u} 
;;    total ref usage 1871{959d,891u,21e} in 536{515 regular + 21 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 54 55 57 58 223 224 225 226 231 233
(note 21 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 21 23 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 23 2 24 2 (var_location:SI d (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
            (const_int 332 [0x14c])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1036 -1
     (nil))
(insn 24 23 25 2 (set (reg/f:SI 223)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1037 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 25 24 26 2 (set:SI (reg/f:SI 224)
        (plus:SI (reg/f:SI 223)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1037 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 223)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 26 25 27 2 (set (reg/v:SI 54 [ hdr ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 224)
                    (const_int 76 [0x4c])) [0 MEM[(u1_t *)&LMIC + 332B]+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1037 34 {zero_extendqisi2}
     (nil))
(debug_insn 27 26 28 2 (var_location:QI hdr (subreg:QI (reg/v:SI 54 [ hdr ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1037 -1
     (nil))
(insn 28 27 29 2 (set (reg:QI 225)
        (const_int -32 [0xffffffffffffffe0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1038 46 {movqi_internal}
     (nil))
(insn 29 28 30 2 (set (reg:SI 226)
        (and:SI (reg/v:SI 54 [ hdr ])
            (subreg:SI (reg:QI 225) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1038 30 {andsi3}
     (expr_list:REG_DEAD (reg:QI 225)
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 54 [ hdr ])
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))
(insn 30 29 31 2 (set (reg/v:SI 55 [ ftype ])
        (zero_extend:SI (subreg:QI (reg:SI 226) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1038 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 226)
        (nil)))
(debug_insn 31 30 34 2 (var_location:QI ftype (subreg:QI (reg/v:SI 55 [ ftype ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1038 -1
     (nil))
(insn 34 31 36 2 (set (reg/v:SI 57 [ dlen ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 224)
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1039 34 {zero_extendqisi2}
     (nil))
(debug_insn 36 34 39 2 (var_location:SI dlen (reg/v:SI 57 [ dlen ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1039 -1
     (nil))
(insn 39 36 40 2 (set (reg:SI 58 [ D.6293 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 224)
                    (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 224)
        (nil)))
(insn 40 39 42 2 (set (reg:SI 231)
        (and:SI (reg:SI 58 [ D.6293 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 30 {andsi3}
     (nil))
(insn 42 40 43 2 (set (reg:SI 233)
        (zero_extend:SI (subreg:QI (reg:SI 231) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 231)
        (nil)))
(jump_insn 43 42 44 2 (set (pc)
        (if_then_else (ne (reg:SI 233)
                (const_int 0 [0]))
            (label_ref:SI 782)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 233)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 782)
;;  succ:       3 [50.0%]  (FALLTHRU)
;;              5 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 54 55 57 58

;; basic block 3, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(1){ }u19(7){ }u20(16){ }u21(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 54 55 57 58
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 58
;; lr  def 	 234 235 237
(note 44 43 45 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 3 (set (reg:QI 234)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 46 {movqi_internal}
     (nil))
(insn 46 45 48 3 (set (reg:SI 235)
        (and:SI (reg:SI 58 [ D.6293 ])
            (subreg:SI (reg:QI 234) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 30 {andsi3}
     (expr_list:REG_DEAD (reg:QI 234)
        (expr_list:REG_DEAD (reg:SI 58 [ D.6293 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 58 [ D.6293 ])
                    (const_int 2 [0x2]))
                (nil)))))
(insn 48 46 49 3 (set (reg:SI 237)
        (zero_extend:SI (subreg:QI (reg:SI 235) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 235)
        (nil)))
(jump_insn 49 48 50 3 (set (pc)
        (if_then_else (eq (reg:SI 237)
                (const_int 0 [0]))
            (label_ref:SI 786)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 237)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 786)
;;  succ:       4 [50.0%]  (FALLTHRU)
;;              6 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 54 55 57

;; basic block 4, loop depth 0, count 0, freq 2500, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [50.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(1){ }u28(7){ }u29(16){ }u30(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 54 55 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47
(note 50 49 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 50 782 4 (set (reg/v/f:SI 47 [ window ])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC152") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC151") [flags 0x2]  <var_decl 0x1019721b0 *.LC151>)
        (nil)))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 54 55 57

;; basic block 5, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(1){ }u32(7){ }u33(16){ }u34(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 54 55 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47
(code_label 782 5 781 5 250 "" [1 uses])
(note 781 782 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 781 786 5 (set (reg/v/f:SI 47 [ window ])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC150") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC149") [flags 0x2]  <var_decl 0x101972120 *.LC149>)
        (nil)))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 54 55 57

;; basic block 6, loop depth 0, count 0, freq 2500, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [50.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(1){ }u36(7){ }u37(16){ }u38(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 54 55 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47
(code_label 786 4 785 6 251 "" [1 uses])
(note 785 786 3 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 3 785 51 6 (set (reg/v/f:SI 47 [ window ])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC148") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC147") [flags 0x2]  <var_decl 0x101972090 *.LC147>)
        (nil)))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 54 55 57

;; basic block 7, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              4 [100.0%]  (FALLTHRU)
;;              5 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(1){ }u40(7){ }u41(16){ }u42(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 54 55 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57
;; lr  def 	 238
(code_label 51 3 52 7 208 "" [0 uses])
(note 52 51 53 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 54 7 (var_location:SI window (reg/v/f:SI 47 [ window ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 -1
     (nil))
(insn 54 53 55 7 (set (reg:SI 238)
        (const_int 11 [0xb])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1041 44 {movsi_internal}
     (nil))
(jump_insn 55 54 56 7 (set (pc)
        (if_then_else (ge (reg:SI 238)
                (reg/v:SI 57 [ dlen ]))
            (label_ref 77)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1041 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 238)
        (int_list:REG_BR_PROB 2071 (nil)))
 -> 77)
;;  succ:       10 [20.7%] 
;;              8 [79.3%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 54 55 57

;; basic block 8, loop depth 0, count 0, freq 7929, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 [79.3%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u46(1){ }u47(7){ }u48(16){ }u49(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 54 55 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 54
;; lr  def 	 50 239
(note 56 55 57 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 8 (set (reg:SI 239)
        (and:SI (reg/v:SI 54 [ hdr ])
            (const_int 3 [0x3]))) 30 {andsi3}
     (expr_list:REG_DEAD (reg/v:SI 54 [ hdr ])
        (nil)))
(insn 58 57 59 8 (set (reg:SI 50 [ D.6290 ])
        (zero_extend:SI (subreg:QI (reg:SI 239) 0))) 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 239)
        (nil)))
(jump_insn 59 58 60 8 (set (pc)
        (if_then_else (ne (reg:SI 50 [ D.6290 ])
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1041 56 {*btrue}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 77)
;;  succ:       10 [39.0%] 
;;              9 [61.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 50 55 57

;; basic block 9, loop depth 0, count 0, freq 4837, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [61.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u53(1){ }u54(7){ }u55(16){ }u56(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 50 55 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  def 	 62 63 64 241 242 243 244 246 247 248 251
(note 60 59 61 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 9 (set (reg:SI 242)
        (plus:SI (reg/v:SI 55 [ ftype ])
            (const_int -96 [0xffffffffffffffa0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1043 1 {addsi3}
     (nil))
(insn 62 61 63 9 (set (reg:SI 243)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1043 44 {movsi_internal}
     (nil))
(insn 63 62 64 9 (set (reg:SI 244)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1043 44 {movsi_internal}
     (nil))
(insn 64 63 66 9 (set (reg:SI 241)
        (if_then_else:SI (ne (reg:SI 242)
                (const_int 0 [0]))
            (reg:SI 243)
            (reg:SI 244))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1043 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 242)
        (expr_list:REG_EQUAL (ne:SI (reg:SI 242)
                (const_int 0 [0]))
            (nil))))
(insn 66 64 67 9 (set (reg:SI 62 [ D.6294 ])
        (zero_extend:SI (subreg:QI (reg:SI 241) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1043 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 241)
        (nil)))
(insn 67 66 68 9 (set (reg:SI 247)
        (const_int -160 [0xffffffffffffff60])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1043 44 {movsi_internal}
     (nil))
(insn 68 67 71 9 (set (reg:SI 248)
        (plus:SI (reg/v:SI 55 [ ftype ])
            (reg:SI 247))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1043 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_EQUAL (plus:SI (reg/v:SI 55 [ ftype ])
                (const_int -160 [0xffffffffffffff60]))
            (nil))))
(insn 71 68 73 9 (set (reg:SI 246)
        (if_then_else:SI (ne (reg:SI 248)
                (const_int 0 [0]))
            (reg:SI 243)
            (reg:SI 244))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1043 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 248)
        (expr_list:REG_DEAD (reg:SI 244)
            (expr_list:REG_DEAD (reg:SI 243)
                (expr_list:REG_EQUAL (ne:SI (reg:SI 248)
                        (const_int 0 [0]))
                    (nil))))))
(insn 73 71 74 9 (set (reg:SI 63 [ D.6294 ])
        (zero_extend:SI (subreg:QI (reg:SI 246) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1043 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 246)
        (nil)))
(insn 74 73 75 9 (set (reg:SI 251)
        (and:SI (reg:SI 62 [ D.6294 ])
            (reg:SI 63 [ D.6294 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1043 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 63 [ D.6294 ])
        (expr_list:REG_DEAD (reg:SI 62 [ D.6294 ])
            (nil))))
(insn 75 74 76 9 (set (reg:SI 64 [ D.6294 ])
        (zero_extend:SI (subreg:QI (reg:SI 251) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1043 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 251)
        (nil)))
(jump_insn 76 75 77 9 (set (pc)
        (if_then_else (eq (reg:SI 64 [ D.6294 ])
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1042 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 64 [ D.6294 ])
        (int_list:REG_BR_PROB 6100 (nil)))
 -> 92)
;;  succ:       10 [39.0%]  (FALLTHRU)
;;              11 [61.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 50 55 57

;; basic block 10, loop depth 0, count 0, freq 9781, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 [20.7%] 
;;              8 [39.0%] 
;;              9 [39.0%]  (FALLTHRU)
;;              11 [62.2%] 
;;              12 [39.0%] 
;;              16 [39.0%] 
;;              18 [39.0%] 
;;              19 [62.2%] 
;;              20 [39.0%] 
;;              21 [62.2%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u75(1){ }u76(7){ }u77(16){ }u78(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 48 216 252 253 254 255
(code_label 77 76 78 10 209 ("norx") [9 uses])
(note 78 77 79 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(call_insn 79 78 80 10 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1051 82 {call_value_internal}
     (nil)
    (nil))
(insn 80 79 81 10 (set (reg:SI 216 [ D.6300 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1051 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 81 80 82 10 (set (reg/f:SI 252)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC157") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1051 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC156") [flags 0x2]  <var_decl 0x101972240 *.LC156>)
        (nil)))
(insn 82 81 83 10 (set (reg:SI 12 a12)
        (reg/v/f:SI 47 [ window ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1051 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 47 [ window ])
        (nil)))
(insn 83 82 84 10 (set (reg:SI 11 a11)
        (reg:SI 216 [ D.6300 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1051 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 216 [ D.6300 ])
        (nil)))
(insn 84 83 85 10 (set (reg:SI 10 a10)
        (reg/f:SI 252)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1051 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 252)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC156") [flags 0x2]  <var_decl 0x101972240 *.LC156>)
            (nil))))
(call_insn 85 84 86 10 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1051 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 86 85 87 10 (set (reg/f:SI 253)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1053 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 87 86 88 10 (set:SI (reg/f:SI 254)
        (plus:SI (reg/f:SI 253)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1053 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 253)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 88 87 89 10 (set (reg:QI 255)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1053 46 {movqi_internal}
     (nil))
(insn 89 88 19 10 (set (mem/j/c:QI (plus:SI (reg/f:SI 254)
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (reg:QI 255)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1053 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 255)
        (expr_list:REG_DEAD (reg/f:SI 254)
            (nil))))
(insn 19 89 92 10 (set (reg:SI 48 [ D.6289 ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1054 44 {movsi_internal}
     (nil))
;;  succ:       87 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48

;; basic block 11, loop depth 0, count 0, freq 2950, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [61.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u91(1){ }u92(7){ }u93(16){ }u94(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 50 55 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 60 65 66 68 69 72 73 74 256 257 258 259 261 262 263 265 266 267
(code_label 92 19 93 11 210 "" [1 uses])
(note 93 92 94 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 11 (set (reg/f:SI 256)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1058 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 95 94 96 11 (set:SI (reg/f:SI 257)
        (plus:SI (reg/f:SI 256)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1058 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 96 95 97 11 (set (reg:SI 65 [ D.6293 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 257)
                    (const_int 81 [0x51])) [0 MEM[(u1_t *)&LMIC + 337B]+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1058 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 257)
        (nil)))
(debug_insn 97 96 98 11 (var_location:SI fct (zero_extend:SI (subreg:QI (reg:SI 65 [ D.6293 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1058 -1
     (nil))
(insn 98 97 99 11 (set (reg/f:SI 258)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC158") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1059 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 333 [0x14d])))
        (nil)))
(insn 99 98 100 11 (set (reg:SI 10 a10)
        (reg/f:SI 258)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1059 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 258)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 333 [0x14d])))
            (nil))))
(call_insn/i 100 99 101 11 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf4") [flags 0x3]  <function_decl 0x140efa798 os_rlsbf4>) [0 os_rlsbf4 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1059 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 101 100 102 11 (set (reg/v:SI 66 [ addr ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1059 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(debug_insn 102 101 103 11 (var_location:SI addr (reg/v:SI 66 [ addr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1059 -1
     (nil))
(insn 103 102 104 11 (set (reg/f:SI 259)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC159") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1060 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 338 [0x152])))
        (nil)))
(insn 104 103 105 11 (set (reg:SI 10 a10)
        (reg/f:SI 259)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1060 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 259)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 338 [0x152])))
            (nil))))
(call_insn/i 105 104 106 11 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf2") [flags 0x3]  <function_decl 0x140efaaf8 os_rlsbf2>) [0 os_rlsbf2 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1060 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 106 105 108 11 (set (reg:SI 68 [ D.6296 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1060 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(debug_insn 108 106 109 11 (var_location:SI seqno (zero_extend:SI (subreg:HI (reg:SI 68 [ D.6296 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1060 -1
     (nil))
(insn 109 108 110 11 (set (reg:SI 261)
        (and:SI (reg:SI 65 [ D.6293 ])
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1061 30 {andsi3}
     (nil))
(insn 110 109 111 11 (set (reg/v:SI 69 [ olen ])
        (zero_extend:SI (subreg:QI (reg:SI 261) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1061 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 261)
        (nil)))
(debug_insn 111 110 112 11 (var_location:SI olen (reg/v:SI 69 [ olen ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1061 -1
     (nil))
(insn 112 111 113 11 (set (reg:QI 262)
        (const_int 32 [0x20])) 46 {movqi_internal}
     (nil))
(insn 113 112 114 11 (set (reg:SI 263)
        (and:SI (reg:SI 65 [ D.6293 ])
            (subreg:SI (reg:QI 262) 0))) 30 {andsi3}
     (expr_list:REG_DEAD (reg:QI 262)
        (expr_list:REG_EQUAL (and:SI (reg:SI 65 [ D.6293 ])
                (const_int 32 [0x20]))
            (nil))))
(insn 114 113 115 11 (set (reg:SI 60 [ D.6293 ])
        (zero_extend:SI (subreg:QI (reg:SI 263) 0))) 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 263)
        (nil)))
(insn 115 114 116 11 (set (reg:SI 266)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1062 44 {movsi_internal}
     (nil))
(insn 116 115 117 11 (set (reg:SI 267)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1062 44 {movsi_internal}
     (nil))
(insn 117 116 119 11 (set (reg:SI 265)
        (if_then_else:SI (ne (reg:SI 60 [ D.6293 ])
                (const_int 0 [0]))
            (reg:SI 266)
            (reg:SI 267))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1062 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 267)
        (expr_list:REG_DEAD (reg:SI 266)
            (expr_list:REG_EQUAL (ne:SI (reg:SI 60 [ D.6293 ])
                    (const_int 0 [0]))
                (nil)))))
(insn 119 117 121 11 (set (reg/v:SI 72 [ ackup ])
        (zero_extend:SI (subreg:QI (reg:SI 265) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1062 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 265)
        (nil)))
(debug_insn 121 119 122 11 (var_location:SI ackup (reg/v:SI 72 [ ackup ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1062 -1
     (nil))
(insn 122 121 123 11 (set (reg/v:SI 42 [ poff ])
        (plus:SI (reg/v:SI 69 [ olen ])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1063 1 {addsi3}
     (nil))
(debug_insn 123 122 124 11 (var_location:SI poff (reg/v:SI 42 [ poff ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1063 -1
     (nil))
(insn 124 123 125 11 (set (reg/v:SI 73 [ pend ])
        (plus:SI (reg/v:SI 57 [ dlen ])
            (const_int -4 [0xfffffffffffffffc]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1064 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 57 [ dlen ])
        (nil)))
(debug_insn 125 124 127 11 (var_location:SI pend (reg/v:SI 73 [ pend ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1064 -1
     (nil))
(insn 127 125 128 11 (set (reg:SI 74 [ D.6297 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 256)
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1066 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 256)
        (nil)))
(jump_insn 128 127 129 11 (set (pc)
        (if_then_else (ne (reg/v:SI 66 [ addr ])
                (reg:SI 74 [ D.6297 ]))
            (label_ref 77)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1066 56 {*btrue}
     (expr_list:REG_DEAD (reg/v:SI 66 [ addr ])
        (int_list:REG_BR_PROB 6218 (nil)))
 -> 77)
;;  succ:       10 [62.2%] 
;;              12 [37.8%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74

;; basic block 12, loop depth 0, count 0, freq 1116, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [37.8%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u128(1){ }u129(7){ }u130(16){ }u131(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 73
;; lr  def 	
(note 129 128 130 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(jump_insn 130 129 131 12 (set (pc)
        (if_then_else (lt (reg/v:SI 73 [ pend ])
                (reg/v:SI 42 [ poff ]))
            (label_ref 77)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1073 56 {*btrue}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 77)
;;  succ:       10 [39.0%] 
;;              13 [61.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74

;; basic block 13, loop depth 0, count 0, freq 681, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [61.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u134(1){ }u135(7){ }u136(16){ }u137(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 73
;; lr  def 	
(note 131 130 132 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 132 131 133 13 (var_location:SI port (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1080 -1
     (nil))
(debug_insn 133 132 134 13 (var_location:SI replayConf (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1081 -1
     (nil))
(jump_insn 134 133 135 13 (set (pc)
        (if_then_else (ge (reg/v:SI 42 [ poff ])
                (reg/v:SI 73 [ pend ]))
            (label_ref:SI 790)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1083 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 790)
;;  succ:       14 [50.0%]  (FALLTHRU)
;;              15 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74

;; basic block 14, loop depth 0, count 0, freq 340, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 [50.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u140(1){ }u141(7){ }u142(16){ }u143(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 69
;; lr  def 	 42 43 75 269 270
(note 135 134 136 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 136 135 137 14 (set (reg/v:SI 75 [ poff ])
        (plus:SI (reg/v:SI 69 [ olen ])
            (const_int 9 [0x9]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1084 1 {addsi3}
     (nil))
(debug_insn 137 136 138 14 (var_location:SI poff (reg/v:SI 75 [ poff ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1084 -1
     (nil))
(insn 138 137 139 14 (set (reg/f:SI 269)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC160") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1084 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(insn 139 138 140 14 (set (reg/f:SI 270)
        (plus:SI (reg/f:SI 269)
            (reg/v:SI 42 [ poff ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1084 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 269)
        (expr_list:REG_DEAD (reg/v:SI 42 [ poff ])
            (nil))))
(insn 140 139 142 14 (set (reg/v:SI 43 [ port ])
        (zero_extend:SI (mem:QI (reg/f:SI 270) [0 *_61+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1084 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 270)
        (nil)))
(debug_insn 142 140 7 14 (var_location:SI port (reg/v:SI 43 [ port ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1084 -1
     (nil))
(insn 7 142 790 14 (set (reg/v:SI 42 [ poff ])
        (reg/v:SI 75 [ poff ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1084 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 75 [ poff ])
        (nil)))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 68 69 72 73 74

;; basic block 15, loop depth 0, count 0, freq 341, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 [50.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u151(1){ }u152(7){ }u153(16){ }u154(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 47 50 55 60 65 68 69 72 73 74
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43
(code_label 790 7 789 15 252 "" [1 uses])
(note 789 790 6 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 6 789 143 15 (set (reg/v:SI 43 [ port ])
        (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1080 44 {movsi_internal}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 68 69 72 73 74

;; basic block 16, loop depth 0, count 0, freq 681, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 [100.0%]  (FALLTHRU)
;;              14 [100.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u155(1){ }u156(7){ }u157(16){ }u158(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 68 69 72 73 74
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 68 73 74
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 79 81 83 84 271 273 274 275
(code_label 143 6 144 16 212 "" [0 uses])
(note 144 143 145 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 145 144 146 16 (var_location:SI port (reg/v:SI 43 [ port ])) -1
     (nil))
(debug_insn 146 145 147 16 (var_location:SI poff (reg/v:SI 42 [ poff ])) -1
     (nil))
(insn 147 146 148 16 (set (reg/f:SI 271)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1086 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 148 147 150 16 (set (reg:SI 79 [ D.6297 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 271)
                (const_int 284 [0x11c])) [0 LMIC.seqnoDn+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1086 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 271)
        (nil)))
(insn 150 148 151 16 (set (reg:SI 273)
        (minus:SI (reg:SI 68 [ D.6296 ])
            (reg:SI 79 [ D.6297 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1086 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 68 [ D.6296 ])
        (nil)))
(insn 151 150 153 16 (set (reg:SI 81 [ D.6296 ])
        (zero_extend:SI (subreg:HI (reg:SI 273) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1086 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 273)
        (nil)))
(insn 153 151 154 16 (set (reg/v:SI 83 [ seqno ])
        (plus:SI (reg:SI 79 [ D.6297 ])
            (reg:SI 81 [ D.6296 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1086 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 81 [ D.6296 ])
        (expr_list:REG_DEAD (reg:SI 79 [ D.6297 ])
            (nil))))
(debug_insn 154 153 155 16 (var_location:SI seqno (reg/v:SI 83 [ seqno ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1086 -1
     (nil))
(insn 155 154 156 16 (set (reg/f:SI 274)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC160") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1088 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(insn 156 155 157 16 (set (reg/f:SI 275)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC153") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1088 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 246 [0xf6])))
        (nil)))
(insn 157 156 158 16 (set (reg:SI 15 a15)
        (reg/v:SI 73 [ pend ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1088 44 {movsi_internal}
     (nil))
(insn 158 157 159 16 (set (reg:SI 14 a14)
        (reg/f:SI 274)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1088 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 274)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 332 [0x14c])))
            (nil))))
(insn 159 158 160 16 (set (reg:SI 13 a13)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1088 44 {movsi_internal}
     (nil))
(insn 160 159 161 16 (set (reg:SI 12 a12)
        (reg/v:SI 83 [ seqno ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1088 44 {movsi_internal}
     (nil))
(insn 161 160 162 16 (set (reg:SI 11 a11)
        (reg:SI 74 [ D.6297 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1088 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 74 [ D.6297 ])
        (nil)))
(insn 162 161 163 16 (set (reg:SI 10 a10)
        (reg/f:SI 275)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1088 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 275)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 246 [0xf6])))
            (nil))))
(call_insn 163 162 164 16 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("aes_verifyMic") [flags 0x3]  <function_decl 0x100b50d80 aes_verifyMic>) [0 aes_verifyMic S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1088 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 15 a15)
        (expr_list:REG_DEAD (reg:SI 14 a14)
            (expr_list:REG_DEAD (reg:SI 13 a13)
                (expr_list:REG_DEAD (reg:SI 12 a12)
                    (expr_list:REG_DEAD (reg:SI 11 a11)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (expr_list:SI (use (reg:SI 14 a14))
                        (expr_list:SI (use (reg:SI 15 a15))
                            (nil))))))))
(insn 164 163 165 16 (set (reg:SI 84 [ D.6300 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1088 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(jump_insn 165 164 166 16 (set (pc)
        (if_then_else (eq (reg:SI 84 [ D.6300 ])
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1088 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 84 [ D.6300 ])
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 77)
;;  succ:       10 [39.0%] 
;;              17 [61.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83

;; basic block 17, loop depth 0, count 0, freq 415, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 [61.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u182(1){ }u183(7){ }u184(16){ }u185(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83
;; lr  def 	 85 276
(note 166 165 167 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 167 166 168 17 (set (reg/f:SI 276)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1096 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 168 167 169 17 (set (reg:SI 85 [ D.6297 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 276)
                (const_int 284 [0x11c])) [0 LMIC.seqnoDn+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1096 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 276)
        (nil)))
(jump_insn 169 168 170 17 (set (pc)
        (if_then_else (geu (reg/v:SI 83 [ seqno ])
                (reg:SI 85 [ D.6297 ]))
            (label_ref 189)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1096 58 {*ubtrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 189)
;;  succ:       18 [50.0%]  (FALLTHRU)
;;              23 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83 85

;; basic block 18, loop depth 0, count 0, freq 208, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 [50.0%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u189(1){ }u190(7){ }u191(16){ }u192(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83 85
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83 85
;; lr  def 	
(note 170 169 173 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(jump_insn 173 170 174 18 (set (pc)
        (if_then_else (lt (reg:SI 85 [ D.6297 ])
                (reg/v:SI 83 [ seqno ]))
            (label_ref 77)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1097 56 {*btrue}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 77)
;;  succ:       10 [39.0%] 
;;              19 [61.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83 85

;; basic block 19, loop depth 0, count 0, freq 127, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 [61.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u195(1){ }u196(7){ }u197(16){ }u198(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83 85
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83 85
;; lr  def 	 88
(note 174 173 175 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 175 174 176 19 (set (reg:SI 88 [ D.6297 ])
        (plus:SI (reg:SI 85 [ D.6297 ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1104 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 85 [ D.6297 ])
        (nil)))
(jump_insn 176 175 177 19 (set (pc)
        (if_then_else (ne (reg/v:SI 83 [ seqno ])
                (reg:SI 88 [ D.6297 ]))
            (label_ref 77)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1104 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 88 [ D.6297 ])
        (int_list:REG_BR_PROB 6218 (nil)))
 -> 77)
;;  succ:       10 [62.2%] 
;;              20 [37.8%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83

;; basic block 20, loop depth 0, count 0, freq 48, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 [37.8%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u202(1){ }u203(7){ }u204(16){ }u205(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 89 277 278
(note 177 176 178 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 178 177 179 20 (set (reg/f:SI 277)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1104 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 179 178 180 20 (set:SI (reg/f:SI 278)
        (plus:SI (reg/f:SI 277)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1104 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 277)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 180 179 181 20 (set (reg:SI 89 [ D.6293 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 278)
                    (const_int 36 [0x24])) [0 LMIC.dnConf+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1104 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 278)
        (nil)))
(jump_insn 181 180 182 20 (set (pc)
        (if_then_else (eq (reg:SI 89 [ D.6293 ])
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1104 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 89 [ D.6293 ])
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 77)
;;  succ:       10 [39.0%] 
;;              21 [61.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83

;; basic block 21, loop depth 0, count 0, freq 29, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 [61.0%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u209(1){ }u210(7){ }u211(16){ }u212(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  def 	 280
(note 182 181 184 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 184 182 185 21 (set (reg:SI 280)
        (const_int 160 [0xa0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1104 44 {movsi_internal}
     (nil))
(jump_insn 185 184 188 21 (set (pc)
        (if_then_else (ne (reg/v:SI 55 [ ftype ])
                (reg:SI 280))
            (label_ref 77)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1104 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 280)
        (expr_list:REG_DEAD (reg/v:SI 55 [ ftype ])
            (int_list:REG_BR_PROB 6218 (nil))))
 -> 77)
;;  succ:       10 [62.2%] 
;;              22 [37.8%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 60 65 69 72 73 83

;; basic block 22, loop depth 0, count 0, freq 11, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21 [37.8%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u215(1){ }u216(7){ }u217(16){ }u218(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 60 65 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44
(note 188 185 10 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 10 188 189 22 (set (reg/v:SI 44 [ replayConf ])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1113 44 {movsi_internal}
     (nil))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 65 69 72 73 83

;; basic block 23, loop depth 0, count 0, freq 208, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 [50.0%] 
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u219(1){ }u220(7){ }u221(16){ }u222(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 55 60 65 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55 83
;; lr  def 	 90 281 283
(code_label 189 10 190 23 213 "" [1 uses])
(note 190 189 191 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 191 190 192 23 (set (reg:SI 90 [ D.6297 ])
        (plus:SI (reg/v:SI 83 [ seqno ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1122 1 {addsi3}
     (nil))
(insn 192 191 193 23 (set (reg/f:SI 281)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1122 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 193 192 195 23 (set (mem/j/c:SI (plus:SI (reg/f:SI 281)
                (const_int 284 [0x11c])) [0 LMIC.seqnoDn+0 S4 A32])
        (reg:SI 90 [ D.6297 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1122 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 281)
        (expr_list:REG_DEAD (reg:SI 90 [ D.6297 ])
            (nil))))
(insn 195 193 196 23 (set (reg:SI 283)
        (const_int 160 [0xa0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1125 44 {movsi_internal}
     (nil))
(jump_insn 196 195 197 23 (set (pc)
        (if_then_else (ne (reg/v:SI 55 [ ftype ])
                (reg:SI 283))
            (label_ref:SI 794)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1125 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 283)
        (expr_list:REG_DEAD (reg/v:SI 55 [ ftype ])
            (int_list:REG_BR_PROB 7200 (nil))))
 -> 794)
;;  succ:       24 [28.0%]  (FALLTHRU)
;;              25 [72.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 60 65 69 72 73 83

;; basic block 24, loop depth 0, count 0, freq 58, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23 [28.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u228(1){ }u229(7){ }u230(16){ }u231(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 60 65 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 49
(note 197 196 8 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 8 197 794 24 (set (reg:SI 49 [ D.6290 ])
        (const_int 32 [0x20])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1125 44 {movsi_internal}
     (nil))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 49 50 60 65 69 72 73 83

;; basic block 25, loop depth 0, count 0, freq 150, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23 [72.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u232(1){ }u233(7){ }u234(16){ }u235(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 50 60 65 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  def 	 49
(code_label 794 8 793 25 253 "" [1 uses])
(note 793 794 9 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 9 793 198 25 (set (reg:SI 49 [ D.6290 ])
        (reg:SI 50 [ D.6290 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1125 44 {movsi_internal}
     (nil))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 49 50 60 65 69 72 73 83

;; basic block 26, loop depth 0, count 0, freq 208, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       25 [100.0%]  (FALLTHRU)
;;              24 [100.0%]  (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u237(1){ }u238(7){ }u239(16){ }u240(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 49 50 60 65 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 44 284 285
(code_label 198 9 199 26 215 "" [0 uses])
(note 199 198 200 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 200 199 201 26 (set (reg/f:SI 284)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1125 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 201 200 202 26 (set:SI (reg/f:SI 285)
        (plus:SI (reg/f:SI 284)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1125 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 284)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 202 201 11 26 (set (mem/j/c:QI (plus:SI (reg/f:SI 285)
                (const_int 36 [0x24])) [0 LMIC.dnConf+0 S1 A32])
        (subreg/s/v:QI (reg:SI 49 [ D.6290 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1125 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 285)
        (expr_list:REG_DEAD (reg:SI 49 [ D.6290 ])
            (nil))))
(insn 11 202 203 26 (set (reg/v:SI 44 [ replayConf ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1081 44 {movsi_internal}
     (nil))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 65 69 72 73 83

;; basic block 27, loop depth 0, count 0, freq 219, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 [100.0%]  (FALLTHRU)
;;              22 [100.0%]  (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u244(1){ }u245(7){ }u246(16){ }u247(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 65 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 91 286 287
(code_label 203 11 204 27 214 "" [0 uses])
(note 204 203 205 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 205 204 206 27 (var_location:SI replayConf (reg/v:SI 44 [ replayConf ])) -1
     (nil))
(insn 206 205 207 27 (set (reg/f:SI 286)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1128 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 207 206 208 27 (set:SI (reg/f:SI 287)
        (plus:SI (reg/f:SI 286)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1128 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 286)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 208 207 209 27 (set (reg:SI 91 [ D.6293 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 287)
                    (const_int 36 [0x24])) [0 LMIC.dnConf+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1128 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 287)
        (nil)))
(jump_insn 209 208 210 27 (set (pc)
        (if_then_else (ne (reg:SI 91 [ D.6293 ])
                (const_int 0 [0]))
            (label_ref 216)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1128 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 91 [ D.6293 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 216)
;;  succ:       29 [50.0%] 
;;              28 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 65 69 72 73 83

;; basic block 28, loop depth 0, count 0, freq 109, maybe hot
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       27 [50.0%]  (FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u252(1){ }u253(7){ }u254(16){ }u255(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 65 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 65
;; lr  def 	 288 289 291
(note 210 209 211 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 211 210 212 28 (set (reg:QI 288)
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1128 46 {movqi_internal}
     (nil))
(insn 212 211 214 28 (set (reg:SI 289)
        (and:SI (reg:SI 65 [ D.6293 ])
            (subreg:SI (reg:QI 288) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1128 30 {andsi3}
     (expr_list:REG_DEAD (reg:QI 288)
        (expr_list:REG_DEAD (reg:SI 65 [ D.6293 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 65 [ D.6293 ])
                    (const_int 16 [0x10]))
                (nil)))))
(insn 214 212 215 28 (set (reg:SI 291)
        (zero_extend:SI (subreg:QI (reg:SI 289) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1128 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 289)
        (nil)))
(jump_insn 215 214 216 28 (set (pc)
        (if_then_else (eq (reg:SI 291)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1128 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 291)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 224)
;;  succ:       29 [50.0%]  (FALLTHRU)
;;              30 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83

;; basic block 29, loop depth 0, count 0, freq 164, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       27 [50.0%] 
;;              28 [50.0%]  (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u261(1){ }u262(7){ }u263(16){ }u264(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 292 294 295 296
(code_label 216 215 217 29 216 "" [1 uses])
(note 217 216 218 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 218 217 220 29 (set (reg/f:SI 292)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1129 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 220 218 221 29 (set (reg:HI 294)
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1129 45 {movhi_internal}
     (nil))
(insn 221 220 222 29 (set (reg:HI 295 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 292)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1129 45 {movhi_internal}
     (nil))
(insn 222 221 223 29 (set (reg:SI 296)
        (ior:SI (subreg:SI (reg:HI 295 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 294) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1129 31 {iorsi3}
     (expr_list:REG_DEAD (reg:HI 295 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 294)
            (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 295 [ LMIC.opmode ]) 0)
                    (const_int 16 [0x10]))
                (nil)))))
(insn 223 222 224 29 (set (mem/j/c:HI (plus:SI (reg/f:SI 292)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 296) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1129 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 296)
        (expr_list:REG_DEAD (reg/f:SI 292)
            (nil))))
;;  succ:       30 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83

;; basic block 30, loop depth 0, count 0, freq 219, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28 [50.0%] 
;;              29 [100.0%]  (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u271(1){ }u272(7){ }u273(16){ }u274(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 95 297 298 300 305 306
(code_label 224 223 225 30 217 "" [1 uses])
(note 225 224 226 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 226 225 227 30 (set (reg/f:SI 297)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1132 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 227 226 228 30 (set (reg:QI 298)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1132 46 {movqi_internal}
     (nil))
(insn 228 227 230 30 (set (mem/j/c:QI (plus:SI (reg/f:SI 297)
                (const_int 178 [0xb2])) [0 LMIC.rejoinCnt+0 S1 A16])
        (reg:QI 298)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1132 46 {movqi_internal}
     (nil))
(insn 230 228 232 30 (set:SI (reg/f:SI 300)
        (plus:SI (reg/f:SI 297)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1132 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 297)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 232 230 235 30 (set (mem/j/c:QI (plus:SI (reg/f:SI 300)
                (const_int 38 [0x26])) [0 LMIC.adrChanged+0 S1 A16])
        (reg:QI 298)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1132 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 298)
        (nil)))
(insn 235 232 237 30 (set (reg:SI 95 [ D.6301 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 300)
                    (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1133 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 300)
        (nil)))
(insn 237 235 238 30 (set (reg:SI 305 [ D.6301 ])
        (sign_extend:SI (subreg/s/v:QI (reg:SI 95 [ D.6301 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1133 36 {extendqisi2_internal}
     (expr_list:REG_DEAD (reg:SI 95 [ D.6301 ])
        (nil)))
(insn 238 237 239 30 (set (reg:SI 306)
        (const_int -128 [0xffffffffffffff80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1133 44 {movsi_internal}
     (nil))
(jump_insn 239 238 240 30 (set (pc)
        (if_then_else (eq (reg:SI 305 [ D.6301 ])
                (reg:SI 306))
            (label_ref 245)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1133 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 306)
        (expr_list:REG_DEAD (reg:SI 305 [ D.6301 ])
            (int_list:REG_BR_PROB 2800 (nil))))
 -> 245)
;;  succ:       31 [72.0%]  (FALLTHRU)
;;              32 [28.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83

;; basic block 31, loop depth 0, count 0, freq 157, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       30 [72.0%]  (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u284(1){ }u285(7){ }u286(16){ }u287(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 307 308 309
(note 240 239 241 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 241 240 242 31 (set (reg/f:SI 307)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1134 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 242 241 243 31 (set:SI (reg/f:SI 308)
        (plus:SI (reg/f:SI 307)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1134 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 307)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 243 242 244 31 (set (reg:QI 309)
        (const_int -12 [0xfffffffffffffff4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1134 46 {movqi_internal}
     (nil))
(insn 244 243 245 31 (set (mem/j/c:QI (plus:SI (reg/f:SI 308)
                (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8])
        (reg:QI 309)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1134 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 309)
        (expr_list:REG_DEAD (reg/f:SI 308)
            (nil))))
;;  succ:       32 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83

;; basic block 32, loop depth 0, count 0, freq 219, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       30 [28.0%] 
;;              31 [100.0%]  (FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u291(1){ }u292(7){ }u293(16){ }u294(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 96 98 99 102 103 310 311
(code_label 245 244 246 32 218 "" [1 uses])
(note 246 245 247 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 247 246 248 32 (set (reg/f:SI 310)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1137 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 248 247 249 32 (set (reg:SI 96 [ D.6301 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 310)
                    (const_int 12 [0xc])) [0 LMIC.rssi+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1137 34 {zero_extendqisi2}
     (nil))
(insn 249 248 250 32 (set (reg:SI 311 [ D.6300 ])
        (sign_extend:SI (subreg/s/v:QI (reg:SI 96 [ D.6301 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1137 36 {extendqisi2_internal}
     (expr_list:REG_DEAD (reg:SI 96 [ D.6301 ])
        (nil)))
(insn 250 249 252 32 (set (reg:SI 98 [ D.6300 ])
        (plus:SI (reg:SI 311 [ D.6300 ])
            (const_int -64 [0xffffffffffffffc0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1137 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 311 [ D.6300 ])
        (nil)))
(insn 252 250 253 32 (set (reg:SI 99 [ D.6296 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 310)
                    (const_int 14 [0xe])) [0 LMIC.rps+0 S2 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1137 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 310)
        (nil)))
(insn 253 252 254 32 (set (reg:SI 10 a10)
        (reg:SI 99 [ D.6296 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1137 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 99 [ D.6296 ])
        (nil)))
(call_insn/i 254 253 255 32 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("getSensitivity") [flags 0x3]  <function_decl 0x100b28000 getSensitivity>) [0 getSensitivity S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1137 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 255 254 256 32 (set (reg:SI 102 [ D.6300 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1137 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 256 255 257 32 (set (reg/v:SI 103 [ m ])
        (minus:SI (reg:SI 98 [ D.6300 ])
            (reg:SI 102 [ D.6300 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1137 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 102 [ D.6300 ])
        (expr_list:REG_DEAD (reg:SI 98 [ D.6300 ])
            (nil))))
(debug_insn 257 256 258 32 (var_location:SI m (reg/v:SI 103 [ m ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1137 -1
     (nil))
(jump_insn 258 257 259 32 (set (pc)
        (if_then_else (lt (reg/v:SI 103 [ m ])
                (const_int 0 [0]))
            (label_ref 263)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1138 56 {*btrue}
     (int_list:REG_BR_PROB 2700 (nil))
 -> 263)
;;  succ:       33 [73.0%]  (FALLTHRU)
;;              34 [27.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83 103

;; basic block 33, loop depth 0, count 0, freq 160, maybe hot
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       32 [73.0%]  (FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u307(1){ }u308(7){ }u309(16){ }u310(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 60 69 72 73 83 103
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 103
;; lr  def 	 50 104 313
(note 259 258 260 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 260 259 261 33 (set (reg:SI 313)
        (const_int 254 [0xfe])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1138 44 {movsi_internal}
     (nil))
(insn 261 260 262 33 (set (reg:SI 104 [ D.6300 ])
        (smin:SI (reg/v:SI 103 [ m ])
            (reg:SI 313))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1138 23 {sminsi3}
     (expr_list:REG_DEAD (reg:SI 313)
        (expr_list:REG_DEAD (reg/v:SI 103 [ m ])
            (expr_list:REG_EQUAL (smin:SI (reg/v:SI 103 [ m ])
                    (const_int 254 [0xfe]))
                (nil)))))
(insn 262 261 263 33 (set (reg:SI 50 [ D.6290 ])
        (zero_extend:SI (subreg:QI (reg:SI 104 [ D.6300 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1138 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 104 [ D.6300 ])
        (nil)))
;;  succ:       34 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83

;; basic block 34, loop depth 0, count 0, freq 219, maybe hot
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       33 [100.0%]  (FALLTHRU)
;;              32 [27.0%] 
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u315(1){ }u316(7){ }u317(16){ }u318(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 50 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  def 	 45 314 315
(code_label 263 262 264 34 219 "" [1 uses])
(note 264 263 265 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 265 264 266 34 (set (reg/f:SI 314)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1138 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 266 265 267 34 (set:SI (reg/f:SI 315)
        (plus:SI (reg/f:SI 314)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1138 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 314)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 267 266 268 34 (set (mem/j/c:QI (plus:SI (reg/f:SI 315)
                (const_int 40 [0x28])) [0 LMIC.margin+0 S1 A32])
        (subreg/s/v:QI (reg:SI 50 [ D.6290 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1138 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 315)
        (expr_list:REG_DEAD (reg:SI 50 [ D.6290 ])
            (nil))))
(debug_insn 268 267 269 34 (var_location:SI opts (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
            (const_int 340 [0x154])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1140 -1
     (nil))
(debug_insn 269 268 14 34 (var_location:SI oidx (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1141 -1
     (nil))
(insn 14 269 674 34 (set (reg/v:SI 45 [ oidx ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1141 44 {movsi_internal}
     (nil))
;;  succ:       70 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

;; basic block 35, loop depth 0, count 0, freq 1381, maybe hot
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       70 [95.5%] 
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u322(1){ }u323(7){ }u324(16){ }u325(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 105 107 316 317 319
(code_label 674 14 272 35 243 "" [1 uses])
(note 272 674 273 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 273 272 274 35 (set (reg:SI 105 [ D.6298 ])
        (reg/v:SI 45 [ oidx ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 44 {movsi_internal}
     (nil))
(insn 274 273 275 35 (set (reg/f:SI 316)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC161") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 340 [0x154])))
        (nil)))
(insn 275 274 276 35 (set (reg/f:SI 317)
        (plus:SI (reg/f:SI 316)
            (reg/v:SI 45 [ oidx ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 316)
        (nil)))
(insn 276 275 278 35 (set (reg:SI 107 [ D.6293 ])
        (zero_extend:SI (mem:QI (reg/f:SI 317) [0 *_100+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 317)
        (nil)))
(insn 278 276 279 35 (set (reg:SI 319)
        (const_int 18 [0x12])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 44 {movsi_internal}
     (nil))
(jump_insn 279 278 807 35 (set (pc)
        (if_then_else (ltu (reg:SI 319)
                (reg:SI 107 [ D.6293 ]))
            (label_ref 676)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 319)
        (int_list:REG_BR_PROB 555 (nil)))
 -> 676)
;;  succ:       71 [5.5%] 
;;              36 [94.5%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105 107

;; basic block 36, loop depth 0, count 0, freq 1304, maybe hot
;;  prev block 35, next block 37, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       35 [94.5%]  (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u332(1){ }u333(7){ }u334(16){ }u335(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105 107
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 107
;; lr  def 	 320 321 322 323
(note 807 279 280 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 280 807 281 36 (set (reg/f:SI 320)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC162") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 44 {movsi_internal}
     (insn_list:REG_LABEL_OPERAND 286 (expr_list:REG_EQUAL (label_ref:SI 286)
            (nil))))
(insn 281 280 282 36 (set (reg:SI 321)
        (ashift:SI (reg:SI 107 [ D.6293 ])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 107 [ D.6293 ])
        (nil)))
(insn 282 281 283 36 (set (reg/f:SI 322)
        (plus:SI (reg/f:SI 320)
            (reg:SI 321))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 321)
        (expr_list:REG_DEAD (reg/f:SI 320)
            (nil))))
(insn 283 282 284 36 (set (reg:SI 323)
        (mem/u/c:SI (reg/f:SI 322) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 322)
        (nil)))
(jump_insn 284 283 289 36 (parallel [
            (set (pc)
                (reg:SI 323))
            (use (label_ref 286))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 80 {tablejump_internal}
     (expr_list:REG_DEAD (reg:SI 323)
        (nil))
 -> 286)
;;  succ:       71 [5.9%] 
;;              37 [11.8%] 
;;              38 [11.8%] 
;;              53 [11.8%] 
;;              46 [11.8%] 
;;              45 [11.8%] 
;;              56 [11.8%] 
;;              60 [11.8%] 
;;              64 [11.8%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105

;; basic block 37, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 36, next block 38, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [11.8%] 
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u341(1){ }u342(7){ }u343(16){ }u344(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 45
(code_label 289 284 290 37 222 "" [1 uses])
(note 290 289 291 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 291 290 292 37 (set (reg/v:SI 45 [ oidx ])
        (plus:SI (reg/v:SI 45 [ oidx ])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1147 1 {addsi3}
     (nil))
(debug_insn 292 291 295 37 (var_location:SI oidx (reg/v:SI 45 [ oidx ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1147 -1
     (nil))
;;  succ:       70 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

;; basic block 38, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 37, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [11.8%] 
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u347(1){ }u348(7){ }u349(16){ }u350(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 105
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 45 109 110 111 112 116 117 118 324 325 327 328 329 330 331 332 333 334 335 336
(code_label 295 292 296 38 224 "" [1 uses])
(note 296 295 297 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 297 296 298 38 (set (reg:SI 324 [ D.6298 ])
        (plus:SI (reg:SI 105 [ D.6298 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1151 1 {addsi3}
     (nil))
(insn 298 297 299 38 (set (reg/f:SI 325)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC161") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1151 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 340 [0x154])))
        (nil)))
(insn 299 298 300 38 (set (reg/f:SI 109 [ D.6299 ])
        (plus:SI (reg:SI 324 [ D.6298 ])
            (reg/f:SI 325))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1151 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 324 [ D.6298 ])
        (nil)))
(insn 300 299 301 38 (set (reg/v:SI 110 [ p1 ])
        (zero_extend:SI (mem:QI (reg/f:SI 109 [ D.6299 ]) [0 *_104+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1151 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 109 [ D.6299 ])
        (nil)))
(debug_insn 301 300 302 38 (var_location:QI p1 (subreg:QI (reg/v:SI 110 [ p1 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1151 -1
     (nil))
(insn 302 301 304 38 (set (reg:SI 111 [ D.6298 ])
        (plus:SI (reg:SI 105 [ D.6298 ])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1152 1 {addsi3}
     (nil))
(insn 304 302 305 38 (set (reg/f:SI 112 [ D.6299 ])
        (plus:SI (reg:SI 111 [ D.6298 ])
            (reg/f:SI 325))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1152 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 325)
        (expr_list:REG_DEAD (reg:SI 111 [ D.6298 ])
            (nil))))
(insn 305 304 306 38 (set (reg:SI 10 a10)
        (reg/f:SI 112 [ D.6299 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1152 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 112 [ D.6299 ])
        (nil)))
(call_insn/i 306 305 307 38 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf2") [flags 0x3]  <function_decl 0x140efaaf8 os_rlsbf2>) [0 os_rlsbf2 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1152 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 307 306 309 38 (set (reg:SI 327)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1152 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(debug_insn 309 307 310 38 (var_location:HI chmap (subreg:HI (reg:SI 327) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1152 -1
     (nil))
(insn 310 309 311 38 (set (reg/f:SI 328)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC163") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1153 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 344 [0x158])))
        (nil)))
(insn 311 310 312 38 (set (reg/f:SI 329)
        (plus:SI (reg/f:SI 328)
            (reg:SI 105 [ D.6298 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1153 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 328)
        (expr_list:REG_DEAD (reg:SI 105 [ D.6298 ])
            (nil))))
(insn 312 311 313 38 (set (reg:SI 116 [ D.6293 ])
        (zero_extend:SI (mem:QI (reg/f:SI 329) [0 *_110+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1153 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 329)
        (nil)))
(insn 313 312 314 38 (set (reg:QI 330)
        (const_int -16 [0xfffffffffffffff0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1153 46 {movqi_internal}
     (nil))
(insn 314 313 315 38 (set (reg:SI 331)
        (and:SI (reg:SI 116 [ D.6293 ])
            (subreg:SI (reg:QI 330) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1153 30 {andsi3}
     (expr_list:REG_DEAD (reg:QI 330)
        (expr_list:REG_EQUAL (and:SI (reg:SI 116 [ D.6293 ])
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))
(insn 315 314 316 38 (set (reg/v:SI 117 [ chpage ])
        (zero_extend:SI (subreg:QI (reg:SI 331) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1153 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 331)
        (nil)))
(debug_insn 316 315 317 38 (var_location:QI chpage (subreg:QI (reg/v:SI 117 [ chpage ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1153 -1
     (nil))
(insn 317 316 318 38 (set (reg:SI 332)
        (and:SI (reg:SI 116 [ D.6293 ])
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1154 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 116 [ D.6293 ])
        (nil)))
(insn 318 317 319 38 (set (reg/v:SI 118 [ uprpt ])
        (zero_extend:SI (subreg:QI (reg:SI 332) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1154 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 332)
        (nil)))
(debug_insn 319 318 320 38 (var_location:QI uprpt (subreg:QI (reg/v:SI 118 [ uprpt ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1154 -1
     (nil))
(insn 320 319 321 38 (set (reg/v:SI 45 [ oidx ])
        (plus:SI (reg/v:SI 45 [ oidx ])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1155 1 {addsi3}
     (nil))
(debug_insn 321 320 322 38 (var_location:SI oidx (reg/v:SI 45 [ oidx ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1155 -1
     (nil))
(insn 322 321 323 38 (set (reg/f:SI 333)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1157 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 323 322 324 38 (set:SI (reg/f:SI 334)
        (plus:SI (reg/f:SI 333)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1157 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 333)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 324 323 325 38 (set (reg:QI 335)
        (const_int -121 [0xffffffffffffff87])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1157 46 {movqi_internal}
     (nil))
(insn 325 324 326 38 (set (mem/j/c:QI (plus:SI (reg/f:SI 334)
                (const_int 41 [0x29])) [0 LMIC.ladrAns+0 S1 A8])
        (reg:QI 335)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1157 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 335)
        (expr_list:REG_DEAD (reg/f:SI 334)
            (nil))))
(insn 326 325 327 38 (set (reg:SI 11 a11)
        (reg:SI 327)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1159 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 327)
        (nil)))
(insn 327 326 328 38 (set (reg:SI 10 a10)
        (reg/v:SI 117 [ chpage ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1159 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 117 [ chpage ])
        (nil)))
(call_insn 328 327 329 38 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("mapChannels") [flags 0x3]  <function_decl 0x100b7c6c0 mapChannels>) [0 mapChannels S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1159 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 329 328 331 38 (set (reg:SI 336)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1159 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(jump_insn 331 329 332 38 (set (pc)
        (if_then_else (ne (reg:SI 336)
                (const_int 0 [0]))
            (label_ref 341)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1159 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 336)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 341)
;;  succ:       39 [50.0%]  (FALLTHRU)
;;              40 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118

;; basic block 39, loop depth 0, count 0, freq 77, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38 [50.0%]  (FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u387(1){ }u388(7){ }u389(16){ }u390(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 337 338 341 342 343
(note 332 331 333 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 333 332 334 39 (set (reg/f:SI 337)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1160 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 334 333 337 39 (set:SI (reg/f:SI 338)
        (plus:SI (reg/f:SI 337)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1160 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 337)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 337 334 338 39 (set (reg:QI 341)
        (const_int -2 [0xfffffffffffffffe])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1160 46 {movqi_internal}
     (nil))
(insn 338 337 339 39 (set (reg:QI 342 [ LMIC.ladrAns ])
        (mem/j/c:QI (plus:SI (reg/f:SI 338)
                (const_int 41 [0x29])) [0 LMIC.ladrAns+0 S1 A8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1160 46 {movqi_internal}
     (nil))
(insn 339 338 340 39 (set (reg:SI 343)
        (and:SI (subreg:SI (reg:QI 342 [ LMIC.ladrAns ]) 0)
            (subreg:SI (reg:QI 341) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1160 30 {andsi3}
     (expr_list:REG_DEAD (reg:QI 342 [ LMIC.ladrAns ])
        (expr_list:REG_DEAD (reg:QI 341)
            (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:QI 342 [ LMIC.ladrAns ]) 0)
                    (const_int -2 [0xfffffffffffffffe]))
                (nil)))))
(insn 340 339 341 39 (set (mem/j/c:QI (plus:SI (reg/f:SI 338)
                (const_int 41 [0x29])) [0 LMIC.ladrAns+0 S1 A8])
        (subreg:QI (reg:SI 343) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1160 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 343)
        (expr_list:REG_DEAD (reg/f:SI 338)
            (nil))))
;;  succ:       40 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118

;; basic block 40, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 39, next block 41, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38 [50.0%] 
;;              39 [100.0%]  (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u398(1){ }u399(7){ }u400(16){ }u401(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 110
;; lr  def 	 131 139 158 180 344 345 346
(code_label 341 340 342 40 232 "" [1 uses])
(note 342 341 343 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 343 342 344 40 (set (reg:SI 344)
        (lshiftrt:SI (reg/v:SI 110 [ p1 ])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1161 53 {lshrsi3}
     (nil))
(insn 344 343 345 40 (set (reg:SI 180 [ D.6300 ])
        (zero_extend:SI (subreg:QI (reg:SI 344) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1161 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 344)
        (nil)))
(debug_insn 345 344 346 40 (var_location:QI dr (clobber (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1161 -1
     (nil))
(debug_insn 346 345 348 40 (var_location:QI dr (clobber (const_int 0 [0]))) -1
     (nil))
(insn 348 346 350 40 (set (reg:SI 158 [ D.6300 ])
        (plus:SI (reg:SI 180 [ D.6300 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 1 {addsi3}
     (nil))
(debug_insn 350 348 351 40 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 -1
     (nil))
(debug_insn 351 350 352 40 (var_location:SI index (reg:SI 158 [ D.6300 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 -1
     (nil))
(insn 352 351 353 40 (set (reg/f:SI 345)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC164") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 353 352 354 40 (set (reg/f:SI 139 [ D.6303 ])
        (plus:SI (reg:SI 158 [ D.6300 ])
            (reg/f:SI 345))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 345)
        (expr_list:REG_DEAD (reg:SI 158 [ D.6300 ])
            (nil))))
(insn 354 353 355 40 (set (reg:SI 131 [ D.6290 ])
        (zero_extend:SI (mem:QI (reg/f:SI 139 [ D.6303 ]) [0 *_144+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 139 [ D.6303 ])
        (nil)))
(insn 355 354 356 40 (set (reg:SI 346)
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1162 44 {movsi_internal}
     (nil))
(jump_insn 356 355 357 40 (set (pc)
        (if_then_else (ne (reg:SI 131 [ D.6290 ])
                (reg:SI 346))
            (label_ref 366)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1162 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 346)
        (expr_list:REG_DEAD (reg:SI 131 [ D.6290 ])
            (int_list:REG_BR_PROB 7200 (nil))))
 -> 366)
;;  succ:       41 [28.0%]  (FALLTHRU)
;;              42 [72.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118 180

;; basic block 41, loop depth 0, count 0, freq 43, maybe hot
;;  prev block 40, next block 42, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       40 [28.0%]  (FALLTHRU)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u411(1){ }u412(7){ }u413(16){ }u414(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118 180
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 347 348 351 352 353
(note 357 356 358 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 358 357 359 41 (set (reg/f:SI 347)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1163 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 359 358 362 41 (set:SI (reg/f:SI 348)
        (plus:SI (reg/f:SI 347)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1163 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 347)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 362 359 363 41 (set (reg:QI 351)
        (const_int -3 [0xfffffffffffffffd])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1163 46 {movqi_internal}
     (nil))
(insn 363 362 364 41 (set (reg:QI 352 [ LMIC.ladrAns ])
        (mem/j/c:QI (plus:SI (reg/f:SI 348)
                (const_int 41 [0x29])) [0 LMIC.ladrAns+0 S1 A8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1163 46 {movqi_internal}
     (nil))
(insn 364 363 365 41 (set (reg:SI 353)
        (and:SI (subreg:SI (reg:QI 352 [ LMIC.ladrAns ]) 0)
            (subreg:SI (reg:QI 351) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1163 30 {andsi3}
     (expr_list:REG_DEAD (reg:QI 352 [ LMIC.ladrAns ])
        (expr_list:REG_DEAD (reg:QI 351)
            (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:QI 352 [ LMIC.ladrAns ]) 0)
                    (const_int -3 [0xfffffffffffffffd]))
                (nil)))))
(insn 365 364 366 41 (set (mem/j/c:QI (plus:SI (reg/f:SI 348)
                (const_int 41 [0x29])) [0 LMIC.ladrAns+0 S1 A8])
        (subreg:QI (reg:SI 353) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1163 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 353)
        (expr_list:REG_DEAD (reg/f:SI 348)
            (nil))))
;;  succ:       42 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118 180

;; basic block 42, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 41, next block 43, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       40 [72.0%] 
;;              41 [100.0%]  (FALLTHRU)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u422(1){ }u423(7){ }u424(16){ }u425(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118 180
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 128 354 355 356 357
(code_label 366 365 367 42 233 "" [1 uses])
(note 367 366 368 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 368 367 369 42 (set (reg/f:SI 354)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1169 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 369 368 370 42 (set:SI (reg/f:SI 355)
        (plus:SI (reg/f:SI 354)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1169 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 354)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 370 369 371 42 (set (reg:SI 128 [ D.6293 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 355)
                    (const_int 41 [0x29])) [0 LMIC.ladrAns+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1169 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 355)
        (nil)))
(insn 371 370 372 42 (set (reg:SI 356)
        (and:SI (reg:SI 128 [ D.6293 ])
            (const_int 127 [0x7f]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1169 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 128 [ D.6293 ])
        (nil)))
(insn 372 371 373 42 (set (reg:SI 357)
        (zero_extend:SI (subreg:QI (reg:SI 356) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1169 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 356)
        (nil)))
(jump_insn 373 372 374 42 (set (pc)
        (if_then_else (ne (reg:SI 357)
                (const_int 7 [0x7]))
            (label_ref 389)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1169 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 357)
        (int_list:REG_BR_PROB 8629 (nil)))
 -> 389)
;;  succ:       43 [13.7%]  (FALLTHRU)
;;              44 [86.3%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118 180

;; basic block 43, loop depth 0, count 0, freq 21, maybe hot
;;  prev block 42, next block 44, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42 [13.7%]  (FALLTHRU)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u431(1){ }u432(7){ }u433(16){ }u434(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 110 118 180
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 110 118 180
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 67 101 130 358 359 360 361
(note 374 373 375 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 375 374 376 43 (set (reg/f:SI 358)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1171 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 376 375 377 43 (set (mem/j/c:QI (plus:SI (reg/f:SI 358)
                (const_int 174 [0xae])) [0 LMIC.upRepeat+0 S1 A16])
        (subreg/s/v:QI (reg/v:SI 118 [ uprpt ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1171 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 358)
        (expr_list:REG_DEAD (reg/v:SI 118 [ uprpt ])
            (nil))))
(insn 377 376 378 43 (set (reg:SI 359)
        (and:SI (reg/v:SI 110 [ p1 ])
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1172 30 {andsi3}
     (expr_list:REG_DEAD (reg/v:SI 110 [ p1 ])
        (nil)))
(insn 378 377 379 43 (set (reg:SI 130 [ D.6297 ])
        (zero_extend:SI (subreg:QI (reg:SI 359) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1172 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 359)
        (nil)))
(debug_insn 379 378 380 43 (var_location:SI table (symbol_ref:SI ("constant_table_TXPOWLEVELS") [flags 0x2]  <var_decl 0x140ed9e10 constant_table_TXPOWLEVELS>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1172 -1
     (nil))
(debug_insn 380 379 381 43 (var_location:SI index (reg:SI 130 [ D.6297 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1172 -1
     (nil))
(insn 381 380 382 43 (set (reg/f:SI 360)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC165") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:253 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table_TXPOWLEVELS") [flags 0x2]  <var_decl 0x140ed9e10 constant_table_TXPOWLEVELS>)
        (nil)))
(insn 382 381 383 43 (set (reg/f:SI 101 [ D.6302 ])
        (plus:SI (reg:SI 130 [ D.6297 ])
            (reg/f:SI 360))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:253 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 360)
        (expr_list:REG_DEAD (reg:SI 130 [ D.6297 ])
            (nil))))
(insn 383 382 384 43 (set (reg:SI 67 [ D.6295 ])
        (zero_extend:SI (mem:QI (reg/f:SI 101 [ D.6302 ]) [0 *_93+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:253 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 101 [ D.6302 ])
        (nil)))
(insn 384 383 385 43 (set (reg:SI 361 [ D.6300 ])
        (sign_extend:SI (subreg/s/v:QI (reg:SI 67 [ D.6295 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1172 36 {extendqisi2_internal}
     (expr_list:REG_DEAD (reg:SI 67 [ D.6295 ])
        (nil)))
(insn 385 384 386 43 (set (reg:SI 12 a12)
        (reg:SI 361 [ D.6300 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1172 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 361 [ D.6300 ])
        (nil)))
(insn 386 385 387 43 (set (reg:SI 11 a11)
        (reg:SI 180 [ D.6300 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1172 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 180 [ D.6300 ])
        (nil)))
(insn 387 386 388 43 (set (reg:SI 10 a10)
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1172 44 {movsi_internal}
     (nil))
(call_insn 388 387 389 43 (call (mem:SI (symbol_ref:SI ("setDrTxpow") [flags 0x3]  <function_decl 0x100b7c000 setDrTxpow>) [0 setDrTxpow S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1172 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       44 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

;; basic block 44, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 43, next block 45, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42 [86.3%] 
;;              43 [100.0%]  (FALLTHRU)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u450(1){ }u451(7){ }u452(16){ }u453(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 362 363 364
(code_label 389 388 390 44 234 "" [1 uses])
(note 390 389 391 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 391 390 392 44 (set (reg/f:SI 362)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1174 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 392 391 393 44 (set:SI (reg/f:SI 363)
        (plus:SI (reg/f:SI 362)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1174 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 362)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 393 392 394 44 (set (reg:QI 364)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1174 46 {movqi_internal}
     (nil))
(insn 394 393 397 44 (set (mem/j/c:QI (plus:SI (reg/f:SI 363)
                (const_int 38 [0x26])) [0 LMIC.adrChanged+0 S1 A16])
        (reg:QI 364)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1174 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 364)
        (expr_list:REG_DEAD (reg/f:SI 363)
            (nil))))
;;  succ:       70 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

;; basic block 45, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 44, next block 46, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [11.8%] 
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u457(1){ }u458(7){ }u459(16){ }u460(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 45 365 366 367
(code_label 397 394 398 45 227 "" [1 uses])
(note 398 397 399 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 399 398 400 45 (set (reg/f:SI 365)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1178 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 400 399 401 45 (set:SI (reg/f:SI 366)
        (plus:SI (reg/f:SI 365)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1178 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 365)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 401 400 402 45 (set (reg:QI 367)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1178 46 {movqi_internal}
     (nil))
(insn 402 401 403 45 (set (mem/j/c:QI (plus:SI (reg/f:SI 366)
                (const_int 42 [0x2a])) [0 LMIC.devsAns+0 S1 A16])
        (reg:QI 367)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1178 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 367)
        (expr_list:REG_DEAD (reg/f:SI 366)
            (nil))))
(insn 403 402 404 45 (set (reg/v:SI 45 [ oidx ])
        (plus:SI (reg/v:SI 45 [ oidx ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1179 1 {addsi3}
     (nil))
(debug_insn 404 403 407 45 (var_location:SI oidx (reg/v:SI 45 [ oidx ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1179 -1
     (nil))
;;  succ:       70 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

;; basic block 46, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 45, next block 47, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [11.8%] 
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u466(1){ }u467(7){ }u468(16){ }u469(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 105
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 135 136 137 138 140 218 220 221 368 369 370 371 372 373 374 375 376
(code_label 407 404 408 46 226 "" [1 uses])
(note 408 407 409 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 409 408 410 46 (set (reg/f:SI 368)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC166") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1184 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 341 [0x155])))
        (nil)))
(insn 410 409 411 46 (set (reg/f:SI 369)
        (plus:SI (reg:SI 105 [ D.6298 ])
            (reg/f:SI 368))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1184 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 368)
        (nil)))
(insn 411 410 412 46 (set (reg:SI 135 [ D.6293 ])
        (zero_extend:SI (mem:QI (reg/f:SI 369) [0 *_139+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1184 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 369)
        (nil)))
(insn 412 411 413 46 (set (reg:SI 370)
        (and:SI (reg:SI 135 [ D.6293 ])
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1184 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 135 [ D.6293 ])
        (nil)))
(insn 413 412 414 46 (set (reg/v:SI 136 [ dr ])
        (zero_extend:SI (subreg:QI (reg:SI 370) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1184 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 370)
        (nil)))
(debug_insn 414 413 415 46 (var_location:QI dr (subreg:QI (reg/v:SI 136 [ dr ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1184 -1
     (nil))
(insn 415 414 416 46 (set (reg:SI 137 [ D.6298 ])
        (plus:SI (reg:SI 105 [ D.6298 ])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1185 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 105 [ D.6298 ])
        (nil)))
(insn 416 415 417 46 (set (reg/f:SI 371)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC161") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1185 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 340 [0x154])))
        (nil)))
(insn 417 416 418 46 (set (reg/f:SI 138 [ D.6299 ])
        (plus:SI (reg:SI 137 [ D.6298 ])
            (reg/f:SI 371))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1185 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 371)
        (expr_list:REG_DEAD (reg:SI 137 [ D.6298 ])
            (nil))))
(insn 418 417 419 46 (set (reg:SI 10 a10)
        (reg/f:SI 138 [ D.6299 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1185 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 138 [ D.6299 ])
        (nil)))
(call_insn/i 419 418 420 46 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("convFreq") [flags 0x3]  <function_decl 0x100b7c5e8 convFreq>) [0 convFreq S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1185 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 420 419 421 46 (set (reg/v:SI 140 [ freq ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1185 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(debug_insn 421 420 422 46 (var_location:SI freq (reg/v:SI 140 [ freq ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1185 -1
     (nil))
(insn 422 421 423 46 (set (reg/f:SI 372)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1186 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 423 422 424 46 (set:SI (reg/f:SI 373)
        (plus:SI (reg/f:SI 372)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1186 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 372)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 424 423 425 46 (set (reg:QI 374)
        (const_int -128 [0xffffffffffffff80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1186 46 {movqi_internal}
     (nil))
(insn 425 424 426 46 (set (mem/j/c:QI (plus:SI (reg/f:SI 373)
                (const_int 52 [0x34])) [0 LMIC.dn2Ans+0 S1 A32])
        (reg:QI 374)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1186 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 374)
        (expr_list:REG_DEAD (reg/f:SI 373)
            (nil))))
(debug_insn 426 425 427 46 (var_location:QI dr (subreg:QI (reg/v:SI 136 [ dr ]) 0)) -1
     (nil))
(insn 427 426 429 46 (set (reg:SI 218 [ D.6300 ])
        (plus:SI (reg/v:SI 136 [ dr ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 1 {addsi3}
     (nil))
(debug_insn 429 427 430 46 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 -1
     (nil))
(debug_insn 430 429 431 46 (var_location:SI index (reg:SI 218 [ D.6300 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 -1
     (nil))
(insn 431 430 432 46 (set (reg/f:SI 375)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC164") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 432 431 433 46 (set (reg/f:SI 220 [ D.6303 ])
        (plus:SI (reg:SI 218 [ D.6300 ])
            (reg/f:SI 375))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 375)
        (expr_list:REG_DEAD (reg:SI 218 [ D.6300 ])
            (nil))))
(insn 433 432 434 46 (set (reg:SI 221 [ D.6290 ])
        (zero_extend:SI (mem:QI (reg/f:SI 220 [ D.6303 ]) [0 *_264+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 220 [ D.6303 ])
        (nil)))
(insn 434 433 435 46 (set (reg:SI 376)
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1187 44 {movsi_internal}
     (nil))
(jump_insn 435 434 436 46 (set (pc)
        (if_then_else (eq (reg:SI 221 [ D.6290 ])
                (reg:SI 376))
            (label_ref 441)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1187 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 376)
        (expr_list:REG_DEAD (reg:SI 221 [ D.6290 ])
            (int_list:REG_BR_PROB 2800 (nil))))
 -> 441)
;;  succ:       47 [72.0%]  (FALLTHRU)
;;              48 [28.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140

;; basic block 47, loop depth 0, count 0, freq 110, maybe hot
;;  prev block 46, next block 48, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       46 [72.0%]  (FALLTHRU)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u495(1){ }u496(7){ }u497(16){ }u498(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 377 378 379
(note 436 435 437 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 437 436 438 47 (set (reg/f:SI 377)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1188 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 438 437 439 47 (set:SI (reg/f:SI 378)
        (plus:SI (reg/f:SI 377)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1188 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 377)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 439 438 440 47 (set (reg:QI 379)
        (const_int -126 [0xffffffffffffff82])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1188 46 {movqi_internal}
     (nil))
(insn 440 439 441 47 (set (mem/j/c:QI (plus:SI (reg/f:SI 378)
                (const_int 52 [0x34])) [0 LMIC.dn2Ans+0 S1 A32])
        (reg:QI 379)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1188 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 379)
        (expr_list:REG_DEAD (reg/f:SI 378)
            (nil))))
;;  succ:       48 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140

;; basic block 48, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 47, next block 49, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       46 [28.0%] 
;;              47 [100.0%]  (FALLTHRU)
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u502(1){ }u503(7){ }u504(16){ }u505(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 140
;; lr  def 	
(code_label 441 440 442 48 235 "" [1 uses])
(note 442 441 443 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(jump_insn 443 442 444 48 (set (pc)
        (if_then_else (eq (reg/v:SI 140 [ freq ])
                (const_int 0 [0]))
            (label_ref 453)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1189 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 453)
;;  succ:       49 [50.0%]  (FALLTHRU)
;;              50 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140

;; basic block 49, loop depth 0, count 0, freq 77, maybe hot
;;  prev block 48, next block 50, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       48 [50.0%]  (FALLTHRU)
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u507(1){ }u508(7){ }u509(16){ }u510(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 380 381 384 385 386
(note 444 443 445 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 445 444 446 49 (set (reg/f:SI 380)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1190 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 446 445 449 49 (set:SI (reg/f:SI 381)
        (plus:SI (reg/f:SI 380)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1190 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 380)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 449 446 450 49 (set (reg:QI 384)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1190 46 {movqi_internal}
     (nil))
(insn 450 449 451 49 (set (reg:QI 385 [ LMIC.dn2Ans ])
        (mem/j/c:QI (plus:SI (reg/f:SI 381)
                (const_int 52 [0x34])) [0 LMIC.dn2Ans+0 S1 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1190 46 {movqi_internal}
     (nil))
(insn 451 450 452 49 (set (reg:SI 386)
        (ior:SI (subreg:SI (reg:QI 385 [ LMIC.dn2Ans ]) 0)
            (subreg:SI (reg:QI 384) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1190 31 {iorsi3}
     (expr_list:REG_DEAD (reg:QI 385 [ LMIC.dn2Ans ])
        (expr_list:REG_DEAD (reg:QI 384)
            (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:QI 385 [ LMIC.dn2Ans ]) 0)
                    (const_int 1 [0x1]))
                (nil)))))
(insn 452 451 453 49 (set (mem/j/c:QI (plus:SI (reg/f:SI 381)
                (const_int 52 [0x34])) [0 LMIC.dn2Ans+0 S1 A32])
        (subreg:QI (reg:SI 386) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1190 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 386)
        (expr_list:REG_DEAD (reg/f:SI 381)
            (nil))))
;;  succ:       50 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140

;; basic block 50, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 49, next block 51, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       48 [50.0%] 
;;              49 [100.0%]  (FALLTHRU)
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u518(1){ }u519(7){ }u520(16){ }u521(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 145 387 388 390
(code_label 453 452 454 50 236 "" [1 uses])
(note 454 453 455 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 455 454 456 50 (set (reg/f:SI 387)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1191 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 456 455 457 50 (set:SI (reg/f:SI 388)
        (plus:SI (reg/f:SI 387)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1191 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 387)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 457 456 459 50 (set (reg:SI 145 [ D.6293 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 388)
                    (const_int 52 [0x34])) [0 LMIC.dn2Ans+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1191 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 388)
        (nil)))
(insn 459 457 460 50 (set (reg:SI 390)
        (const_int 131 [0x83])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1191 44 {movsi_internal}
     (nil))
(jump_insn 460 459 461 50 (set (pc)
        (if_then_else (ne (reg:SI 145 [ D.6293 ])
                (reg:SI 390))
            (label_ref 467)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1191 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 390)
        (expr_list:REG_DEAD (reg:SI 145 [ D.6293 ])
            (int_list:REG_BR_PROB 7200 (nil))))
 -> 467)
;;  succ:       51 [28.0%]  (FALLTHRU)
;;              52 [72.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140

;; basic block 51, loop depth 0, count 0, freq 43, maybe hot
;;  prev block 50, next block 52, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       50 [28.0%]  (FALLTHRU)
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u526(1){ }u527(7){ }u528(16){ }u529(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 136 140
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 136 140
;; lr  def 	 391 392
(note 461 460 462 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 462 461 463 51 (set (reg/f:SI 391)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1192 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 463 462 464 51 (set:SI (reg/f:SI 392)
        (plus:SI (reg/f:SI 391)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1192 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 464 463 466 51 (set (mem/j/c:QI (plus:SI (reg/f:SI 392)
                (const_int 47 [0x2f])) [0 LMIC.dn2Dr+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 136 [ dr ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1192 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 392)
        (expr_list:REG_DEAD (reg/v:SI 136 [ dr ])
            (nil))))
(insn 466 464 467 51 (set (mem/j/c:SI (plus:SI (reg/f:SI 391)
                (const_int 304 [0x130])) [0 LMIC.dn2Freq+0 S4 A32])
        (reg/v:SI 140 [ freq ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1193 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 391)
        (expr_list:REG_DEAD (reg/v:SI 140 [ freq ])
            (nil))))
;;  succ:       52 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

;; basic block 52, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 51, next block 53, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       50 [72.0%] 
;;              51 [100.0%]  (FALLTHRU)
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u535(1){ }u536(7){ }u537(16){ }u538(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 45
(code_label 467 466 468 52 237 "" [1 uses])
(note 468 467 469 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 469 468 470 52 (set (reg/v:SI 45 [ oidx ])
        (plus:SI (reg/v:SI 45 [ oidx ])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1198 1 {addsi3}
     (nil))
(debug_insn 470 469 473 52 (var_location:SI oidx (reg/v:SI 45 [ oidx ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1198 -1
     (nil))
;;  succ:       70 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

;; basic block 53, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 52, next block 54, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [11.8%] 
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u541(1){ }u542(7){ }u543(16){ }u544(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 105
;; lr  def 	 147 148 394 395 396
(code_label 473 470 474 53 225 "" [1 uses])
(note 474 473 475 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 475 474 476 53 (set (reg:SI 394 [ D.6298 ])
        (plus:SI (reg:SI 105 [ D.6298 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1203 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 105 [ D.6298 ])
        (nil)))
(insn 476 475 477 53 (set (reg/f:SI 395)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC161") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1203 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 340 [0x154])))
        (nil)))
(insn 477 476 478 53 (set (reg/f:SI 147 [ D.6299 ])
        (plus:SI (reg:SI 394 [ D.6298 ])
            (reg/f:SI 395))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1203 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 395)
        (expr_list:REG_DEAD (reg:SI 394 [ D.6298 ])
            (nil))))
(insn 478 477 479 53 (set (reg/v:SI 148 [ cap ])
        (zero_extend:SI (mem:QI (reg/f:SI 147 [ D.6299 ]) [0 *_158+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1203 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 147 [ D.6299 ])
        (nil)))
(debug_insn 479 478 480 53 (var_location:QI cap (subreg:QI (reg/v:SI 148 [ cap ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1203 -1
     (nil))
(insn 480 479 481 53 (set (reg:SI 396)
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1205 44 {movsi_internal}
     (nil))
(jump_insn 481 480 482 53 (set (pc)
        (if_then_else (ne (reg/v:SI 148 [ cap ])
                (reg:SI 396))
            (label_ref 489)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1205 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 396)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 489)
;;  succ:       54 [28.0%]  (FALLTHRU)
;;              55 [72.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 148

;; basic block 54, loop depth 0, count 0, freq 43, maybe hot
;;  prev block 53, next block 55, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       53 [28.0%]  (FALLTHRU)
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u552(1){ }u553(7){ }u554(16){ }u555(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 148
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 397 399 400 401
(note 482 481 483 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 483 482 485 54 (set (reg/f:SI 397)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1206 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 485 483 486 54 (set (reg:HI 399)
        (const_int 64 [0x40])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1206 45 {movhi_internal}
     (nil))
(insn 486 485 487 54 (set (reg:HI 400 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 397)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1206 45 {movhi_internal}
     (nil))
(insn 487 486 488 54 (set (reg:SI 401)
        (ior:SI (subreg:SI (reg:HI 400 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 399) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1206 31 {iorsi3}
     (expr_list:REG_DEAD (reg:HI 400 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 399)
            (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 400 [ LMIC.opmode ]) 0)
                    (const_int 64 [0x40]))
                (nil)))))
(insn 488 487 489 54 (set (mem/j/c:HI (plus:SI (reg/f:SI 397)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 401) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1206 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 401)
        (expr_list:REG_DEAD (reg/f:SI 397)
            (nil))))
;;  succ:       55 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 148

;; basic block 55, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 54, next block 56, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       53 [72.0%] 
;;              54 [100.0%]  (FALLTHRU)
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u562(1){ }u563(7){ }u564(16){ }u565(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 148
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 148
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 45 152 402 403 406 407
(code_label 489 488 490 55 238 "" [1 uses])
(note 490 489 491 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 491 490 492 55 (set (reg/f:SI 402)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1207 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 492 491 493 55 (set (reg:SI 403)
        (and:SI (reg/v:SI 148 [ cap ])
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1207 30 {andsi3}
     (expr_list:REG_DEAD (reg/v:SI 148 [ cap ])
        (nil)))
(insn 493 492 494 55 (set (mem/j/c:QI (plus:SI (reg/f:SI 402)
                (const_int 163 [0xa3])) [0 LMIC.globalDutyRate+0 S1 A8])
        (subreg:QI (reg:SI 403) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1207 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 403)
        (nil)))
(call_insn 494 493 495 55 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1208 82 {call_value_internal}
     (nil)
    (nil))
(insn 495 494 497 55 (set (reg:SI 152 [ D.6300 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1208 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 497 495 499 55 (set (mem/j/c:SI (plus:SI (reg/f:SI 402)
                (const_int 164 [0xa4])) [0 LMIC.globalDutyAvail+0 S4 A32])
        (reg:SI 152 [ D.6300 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1208 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 152 [ D.6300 ])
        (nil)))
(insn 499 497 500 55 (set:SI (reg/f:SI 406)
        (plus:SI (reg/f:SI 402)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1210 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 402)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 500 499 501 55 (set (reg:QI 407)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1210 46 {movqi_internal}
     (nil))
(insn 501 500 502 55 (set (mem/j/c:QI (plus:SI (reg/f:SI 406)
                (const_int 45 [0x2d])) [0 LMIC.dutyCapAns+0 S1 A8])
        (reg:QI 407)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1210 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 407)
        (expr_list:REG_DEAD (reg/f:SI 406)
            (nil))))
(insn 502 501 503 55 (set (reg/v:SI 45 [ oidx ])
        (plus:SI (reg/v:SI 45 [ oidx ])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1211 1 {addsi3}
     (nil))
(debug_insn 503 502 506 55 (var_location:SI oidx (reg/v:SI 45 [ oidx ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1211 -1
     (nil))
;;  succ:       70 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

;; basic block 56, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 55, next block 57, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [11.8%] 
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u578(1){ }u579(7){ }u580(16){ }u581(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 105
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 154 155 156 157 159 161 162 408 409 411 413 414 415
(code_label 506 503 507 56 228 "" [1 uses])
(note 507 506 508 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 508 507 509 56 (set (reg:SI 408 [ D.6298 ])
        (plus:SI (reg:SI 105 [ D.6298 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1217 1 {addsi3}
     (nil))
(insn 509 508 510 56 (set (reg/f:SI 409)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC161") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1217 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 340 [0x154])))
        (nil)))
(insn 510 509 511 56 (set (reg/f:SI 154 [ D.6299 ])
        (plus:SI (reg:SI 408 [ D.6298 ])
            (reg/f:SI 409))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1217 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 408 [ D.6298 ])
        (nil)))
(insn 511 510 512 56 (set (reg/v:SI 155 [ chidx ])
        (zero_extend:SI (mem:QI (reg/f:SI 154 [ D.6299 ]) [0 *_171+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1217 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 154 [ D.6299 ])
        (nil)))
(debug_insn 512 511 513 56 (var_location:QI chidx (subreg:QI (reg/v:SI 155 [ chidx ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1217 -1
     (nil))
(insn 513 512 515 56 (set (reg:SI 156 [ D.6298 ])
        (plus:SI (reg:SI 105 [ D.6298 ])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1218 1 {addsi3}
     (nil))
(insn 515 513 516 56 (set (reg/f:SI 157 [ D.6299 ])
        (plus:SI (reg:SI 156 [ D.6298 ])
            (reg/f:SI 409))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1218 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 156 [ D.6298 ])
        (nil)))
(insn 516 515 517 56 (set (reg:SI 10 a10)
        (reg/f:SI 157 [ D.6299 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1218 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 157 [ D.6299 ])
        (nil)))
(call_insn/i 517 516 518 56 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("convFreq") [flags 0x3]  <function_decl 0x100b7c5e8 convFreq>) [0 convFreq S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1218 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 518 517 519 56 (set (reg/v:SI 159 [ freq ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1218 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(debug_insn 519 518 520 56 (var_location:SI freq (reg/v:SI 159 [ freq ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1218 -1
     (nil))
(insn 520 519 522 56 (set (reg:SI 411 [ D.6298 ])
        (plus:SI (reg:SI 105 [ D.6298 ])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1219 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 105 [ D.6298 ])
        (nil)))
(insn 522 520 523 56 (set (reg/f:SI 161 [ D.6299 ])
        (plus:SI (reg:SI 411 [ D.6298 ])
            (reg/f:SI 409))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1219 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 411 [ D.6298 ])
        (expr_list:REG_DEAD (reg/f:SI 409)
            (nil))))
(insn 523 522 524 56 (set (reg/v:SI 162 [ drs ])
        (zero_extend:SI (mem:QI (reg/f:SI 161 [ D.6299 ]) [0 *_178+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1219 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 161 [ D.6299 ])
        (nil)))
(debug_insn 524 523 525 56 (var_location:QI drs (subreg:QI (reg/v:SI 162 [ drs ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1219 -1
     (nil))
(insn 525 524 526 56 (set (reg/f:SI 413)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1220 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 526 525 527 56 (set:SI (reg/f:SI 414)
        (plus:SI (reg/f:SI 413)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1220 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 413)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 527 526 528 56 (set (reg:QI 415)
        (const_int -128 [0xffffffffffffff80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1220 46 {movqi_internal}
     (nil))
(insn 528 527 529 56 (set (mem/j/c:QI (plus:SI (reg/f:SI 414)
                (const_int 46 [0x2e])) [0 LMIC.snchAns+0 S1 A16])
        (reg:QI 415)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1220 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 415)
        (expr_list:REG_DEAD (reg/f:SI 414)
            (nil))))
(jump_insn 529 528 530 56 (set (pc)
        (if_then_else (eq (reg/v:SI 159 [ freq ])
                (const_int 0 [0]))
            (label_ref 562)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 56 {*btrue}
     (int_list:REG_BR_PROB 7100 (nil))
 -> 562)
;;  succ:       57 [29.0%]  (FALLTHRU)
;;              59 [71.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 155 159 162

;; basic block 57, loop depth 0, count 0, freq 44, maybe hot
;;  prev block 56, next block 58, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       56 [29.0%]  (FALLTHRU)
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u604(1){ }u605(7){ }u606(16){ }u607(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 155 159 162
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 155 159 162
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 164 165 168 169 170 416 417 418 419 423 424 425
(note 530 529 531 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 531 530 532 57 (set (reg:SI 416)
        (and:SI (reg/v:SI 162 [ drs ])
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 30 {andsi3}
     (nil))
(insn 532 531 533 57 (set (reg:SI 164 [ D.6300 ])
        (zero_extend:SI (subreg:QI (reg:SI 416) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 416)
        (nil)))
(insn 533 532 534 57 (set (reg:SI 417)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC167") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 65535 [0xffff])
        (nil)))
(insn 534 533 535 57 (set (reg:SI 165 [ D.6300 ])
        (ashift:SI (reg:SI 417)
            (reg:SI 164 [ D.6300 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 164 [ D.6300 ])
        (nil)))
(insn 535 534 536 57 (set (reg:SI 418)
        (lshiftrt:SI (reg/v:SI 162 [ drs ])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 53 {lshrsi3}
     (expr_list:REG_DEAD (reg/v:SI 162 [ drs ])
        (nil)))
(insn 536 535 537 57 (set (reg:SI 168 [ D.6300 ])
        (zero_extend:SI (subreg:QI (reg:SI 418) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 418)
        (nil)))
(insn 537 536 538 57 (set (reg:SI 419)
        (const_int 15 [0xf])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 44 {movsi_internal}
     (nil))
(insn 538 537 540 57 (set (reg:SI 169 [ D.6300 ])
        (minus:SI (reg:SI 419)
            (reg:SI 168 [ D.6300 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 419)
        (expr_list:REG_DEAD (reg:SI 168 [ D.6300 ])
            (expr_list:REG_EQUAL (minus:SI (const_int 15 [0xf])
                    (reg:SI 168 [ D.6300 ]))
                (nil)))))
(insn 540 538 543 57 (set (reg:SI 170 [ D.6300 ])
        (ashiftrt:SI (reg:SI 417)
            (reg:SI 169 [ D.6300 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 417)
        (expr_list:REG_DEAD (reg:SI 169 [ D.6300 ])
            (nil))))
(insn 543 540 544 57 (set (reg:SI 423)
        (and:SI (reg:SI 165 [ D.6300 ])
            (reg:SI 170 [ D.6300 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 170 [ D.6300 ])
        (expr_list:REG_DEAD (reg:SI 165 [ D.6300 ])
            (nil))))
(insn 544 543 545 57 (set (reg:SI 424 [ D.6300 ])
        (zero_extend:SI (subreg:HI (reg:SI 423) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 423)
        (nil)))
(insn 545 544 546 57 (set (reg:SI 13 a13)
        (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 44 {movsi_internal}
     (nil))
(insn 546 545 547 57 (set (reg:SI 12 a12)
        (reg:SI 424 [ D.6300 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 424 [ D.6300 ])
        (nil)))
(insn 547 546 548 57 (set (reg:SI 11 a11)
        (reg/v:SI 159 [ freq ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 159 [ freq ])
        (nil)))
(insn 548 547 549 57 (set (reg:SI 10 a10)
        (reg/v:SI 155 [ chidx ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 155 [ chidx ])
        (nil)))
(call_insn 549 548 550 57 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("LMIC_setupChannel") [flags 0x3]  <function_decl 0x100b281b0 LMIC_setupChannel>) [0 LMIC_setupChannel S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 13 a13)
        (expr_list:REG_DEAD (reg:SI 12 a12)
            (expr_list:REG_DEAD (reg:SI 11 a11)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (nil))))))
(insn 550 549 552 57 (set (reg:SI 425)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(jump_insn 552 550 553 57 (set (pc)
        (if_then_else (eq (reg:SI 425)
                (const_int 0 [0]))
            (label_ref 562)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 425)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 562)
;;  succ:       58 [50.0%]  (FALLTHRU)
;;              59 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

;; basic block 58, loop depth 0, count 0, freq 22, maybe hot
;;  prev block 57, next block 59, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       57 [50.0%]  (FALLTHRU)
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u632(1){ }u633(7){ }u634(16){ }u635(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 426 427 430 431 432
(note 553 552 554 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 554 553 555 58 (set (reg/f:SI 426)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1222 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 555 554 558 58 (set:SI (reg/f:SI 427)
        (plus:SI (reg/f:SI 426)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1222 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 426)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 558 555 559 58 (set (reg:QI 430)
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1222 46 {movqi_internal}
     (nil))
(insn 559 558 560 58 (set (reg:QI 431 [ LMIC.snchAns ])
        (mem/j/c:QI (plus:SI (reg/f:SI 427)
                (const_int 46 [0x2e])) [0 LMIC.snchAns+0 S1 A16])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1222 46 {movqi_internal}
     (nil))
(insn 560 559 561 58 (set (reg:SI 432)
        (ior:SI (subreg:SI (reg:QI 431 [ LMIC.snchAns ]) 0)
            (subreg:SI (reg:QI 430) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1222 31 {iorsi3}
     (expr_list:REG_DEAD (reg:QI 431 [ LMIC.snchAns ])
        (expr_list:REG_DEAD (reg:QI 430)
            (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:QI 431 [ LMIC.snchAns ]) 0)
                    (const_int 3 [0x3]))
                (nil)))))
(insn 561 560 562 58 (set (mem/j/c:QI (plus:SI (reg/f:SI 427)
                (const_int 46 [0x2e])) [0 LMIC.snchAns+0 S1 A16])
        (subreg:QI (reg:SI 432) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1222 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 432)
        (expr_list:REG_DEAD (reg/f:SI 427)
            (nil))))
;;  succ:       59 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

;; basic block 59, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 58, next block 60, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       56 [71.0%] 
;;              57 [50.0%] 
;;              58 [100.0%]  (FALLTHRU)
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u643(1){ }u644(7){ }u645(16){ }u646(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 45
(code_label 562 561 563 59 239 "" [2 uses])
(note 563 562 564 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 564 563 565 59 (set (reg/v:SI 45 [ oidx ])
        (plus:SI (reg/v:SI 45 [ oidx ])
            (const_int 6 [0x6]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1224 1 {addsi3}
     (nil))
(debug_insn 565 564 568 59 (var_location:SI oidx (reg/v:SI 45 [ oidx ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1224 -1
     (nil))
;;  succ:       70 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

;; basic block 60, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 59, next block 61, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [11.8%] 
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u649(1){ }u650(7){ }u651(16){ }u652(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 105
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 178 179 181 433
(code_label 568 565 569 60 229 "" [1 uses])
(note 569 568 570 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 570 569 571 60 (set (reg:SI 178 [ D.6298 ])
        (plus:SI (reg:SI 105 [ D.6298 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1229 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 105 [ D.6298 ])
        (nil)))
(insn 571 570 572 60 (set (reg/f:SI 433)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC161") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1229 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 340 [0x154])))
        (nil)))
(insn 572 571 573 60 (set (reg/f:SI 179 [ D.6299 ])
        (plus:SI (reg:SI 178 [ D.6298 ])
            (reg/f:SI 433))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1229 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 433)
        (expr_list:REG_DEAD (reg:SI 178 [ D.6298 ])
            (nil))))
(insn 573 572 574 60 (set (reg:SI 10 a10)
        (reg/f:SI 179 [ D.6299 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1229 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 179 [ D.6299 ])
        (nil)))
(call_insn/i 574 573 575 60 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("convFreq") [flags 0x3]  <function_decl 0x100b7c5e8 convFreq>) [0 convFreq S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1229 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 575 574 576 60 (set (reg/v:SI 181 [ freq ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1229 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(debug_insn 576 575 577 60 (var_location:SI freq (reg/v:SI 181 [ freq ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1229 -1
     (nil))
(debug_insn 577 576 578 60 (var_location:QI flags (const_int -128 [0xffffffffffffff80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1230 -1
     (nil))
(jump_insn 578 577 579 60 (set (pc)
        (if_then_else (eq (reg/v:SI 181 [ freq ])
                (const_int 0 [0]))
            (label_ref:SI 798)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1231 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 798)
;;  succ:       61 [50.0%]  (FALLTHRU)
;;              62 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 181

;; basic block 61, loop depth 0, count 0, freq 77, maybe hot
;;  prev block 60, next block 62, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       60 [50.0%]  (FALLTHRU)
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u662(1){ }u663(7){ }u664(16){ }u665(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 181
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 181
;; lr  def 	 46 434
(note 579 578 580 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(debug_insn 580 579 581 61 (var_location:QI flags (const_int -127 [0xffffffffffffff81])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1232 -1
     (nil))
(insn 581 580 582 61 (set (reg/f:SI 434)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1233 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 582 581 13 61 (set (mem/j/c:SI (plus:SI (reg/f:SI 434)
                (const_int 324 [0x144])) [0 LMIC.ping.freq+0 S4 A32])
        (reg/v:SI 181 [ freq ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1233 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 434)
        (expr_list:REG_DEAD (reg/v:SI 181 [ freq ])
            (nil))))
(insn 13 582 798 61 (set (reg/v:SI 46 [ flags ])
        (const_int 129 [0x81])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1232 44 {movsi_internal}
     (nil))
;;  succ:       63 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 46 47 60 69 72 73 83

;; basic block 62, loop depth 0, count 0, freq 77, maybe hot
;;  prev block 61, next block 63, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       60 [50.0%] 
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u668(1){ }u669(7){ }u670(16){ }u671(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 46
(code_label 798 13 797 62 254 "" [1 uses])
(note 797 798 12 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(insn 12 797 583 62 (set (reg/v:SI 46 [ flags ])
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1230 44 {movsi_internal}
     (nil))
;;  succ:       63 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 46 47 60 69 72 73 83

;; basic block 63, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 62, next block 64, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       62 [100.0%]  (FALLTHRU)
;;              61 [100.0%]  (FALLTHRU)
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u672(1){ }u673(7){ }u674(16){ }u675(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 46 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46
;; lr  def 	 45 435 436
(code_label 583 12 584 63 240 "" [0 uses])
(note 584 583 585 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(debug_insn 585 584 586 63 (var_location:QI flags (subreg:QI (reg/v:SI 46 [ flags ]) 0)) -1
     (nil))
(insn 586 585 587 63 (set (reg/f:SI 435)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1238 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 587 586 588 63 (set:SI (reg/f:SI 436)
        (plus:SI (reg/f:SI 435)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1238 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 435)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 588 587 589 63 (set (mem/j/c:QI (plus:SI (reg/f:SI 436)
                (const_int 55 [0x37])) [0 LMIC.pingSetAns+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 46 [ flags ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1238 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 436)
        (expr_list:REG_DEAD (reg/v:SI 46 [ flags ])
            (nil))))
(insn 589 588 590 63 (set (reg/v:SI 45 [ oidx ])
        (plus:SI (reg/v:SI 45 [ oidx ])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1240 1 {addsi3}
     (nil))
(debug_insn 590 589 593 63 (var_location:SI oidx (reg/v:SI 45 [ oidx ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1240 -1
     (nil))
;;  succ:       70 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

;; basic block 64, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 63, next block 65, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [11.8%] 
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u682(1){ }u683(7){ }u684(16){ }u685(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 182 437 438 439 441
(code_label 593 590 594 64 230 "" [1 uses])
(note 594 593 595 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 595 594 596 64 (set (reg/f:SI 437)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1246 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 596 595 597 64 (set (reg:SI 182 [ D.6296 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 437)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1246 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 437)
        (nil)))
(insn 597 596 598 64 (set (reg:HI 438)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1246 45 {movhi_internal}
     (nil))
(insn 598 597 600 64 (set (reg:SI 439)
        (and:SI (reg:SI 182 [ D.6296 ])
            (subreg:SI (reg:HI 438) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1246 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 438)
        (expr_list:REG_EQUAL (and:SI (reg:SI 182 [ D.6296 ])
                (const_int 2 [0x2]))
            (nil))))
(insn 600 598 601 64 (set (reg:SI 441)
        (zero_extend:SI (subreg:HI (reg:SI 439) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1246 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 439)
        (nil)))
(jump_insn 601 600 602 64 (set (pc)
        (if_then_else (ne (reg:SI 441)
                (const_int 0 [0]))
            (label_ref 665)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1246 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 441)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 665)
;;  succ:       65 [50.0%]  (FALLTHRU)
;;              68 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105 182

;; basic block 65, loop depth 0, count 0, freq 77, maybe hot
;;  prev block 64, next block 66, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       64 [50.0%]  (FALLTHRU)
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u692(1){ }u693(7){ }u694(16){ }u695(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105 182
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 105 182
;; lr  def 	 185 187 442 443 444 445 447 448
(note 602 601 603 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 603 602 604 65 (set (reg/f:SI 442)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC168") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1247 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 343 [0x157])))
        (nil)))
(insn 604 603 605 65 (set (reg/f:SI 443)
        (plus:SI (reg:SI 105 [ D.6298 ])
            (reg/f:SI 442))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1247 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 442)
        (nil)))
(insn 605 604 606 65 (set (reg:SI 185 [ D.6293 ])
        (zero_extend:SI (mem:QI (reg/f:SI 443) [0 *_208+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1247 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 443)
        (nil)))
(insn 606 605 607 65 (set (reg/f:SI 444)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1247 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 607 606 608 65 (set:SI (reg/f:SI 445)
        (plus:SI (reg/f:SI 444)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1247 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 608 607 610 65 (set (mem/j/c:QI (plus:SI (reg/f:SI 445)
                (const_int 140 [0x8c])) [0 LMIC.bcnChnl+0 S1 A32])
        (subreg/s/v:QI (reg:SI 185 [ D.6293 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1247 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 185 [ D.6293 ])
        (nil)))
(insn 610 608 611 65 (set (reg:HI 447)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1249 45 {movhi_internal}
     (nil))
(insn 611 610 612 65 (set (reg:SI 448)
        (ior:SI (reg:SI 182 [ D.6296 ])
            (subreg:SI (reg:HI 447) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1249 31 {iorsi3}
     (expr_list:REG_DEAD (reg:HI 447)
        (expr_list:REG_DEAD (reg:SI 182 [ D.6296 ])
            (expr_list:REG_EQUAL (ior:SI (reg:SI 182 [ D.6296 ])
                    (const_int 2 [0x2]))
                (nil)))))
(insn 612 611 615 65 (set (mem/j/c:HI (plus:SI (reg/f:SI 444)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 448) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1249 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 448)
        (expr_list:REG_DEAD (reg/f:SI 444)
            (nil))))
(insn 615 612 616 65 (set (reg:SI 187 [ D.6293 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 445)
                    (const_int 54 [0x36])) [0 LMIC.bcninfoTries+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1251 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 445)
        (nil)))
(jump_insn 616 615 617 65 (set (pc)
        (if_then_else (ne (reg:SI 187 [ D.6293 ])
                (const_int 0 [0]))
            (label_ref 622)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1251 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 187 [ D.6293 ])
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 622)
;;  succ:       66 [29.0%]  (FALLTHRU)
;;              67 [71.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105

;; basic block 66, loop depth 0, count 0, freq 22, maybe hot
;;  prev block 65, next block 67, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       65 [29.0%]  (FALLTHRU)
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u709(1){ }u710(7){ }u711(16){ }u712(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 451
(note 617 616 618 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(insn 618 617 619 66 (set (reg/f:SI 451)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC169") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1251 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(insn 619 618 620 66 (set (reg:SI 11 a11)
        (const_int 1251 [0x4e3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1251 44 {movsi_internal}
     (nil))
(insn 620 619 621 66 (set (reg:SI 10 a10)
        (reg/f:SI 451)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1251 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 451)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
            (nil))))
(call_insn 621 620 622 66 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1251 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       67 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105

;; basic block 67, loop depth 0, count 0, freq 77, maybe hot
;;  prev block 66, next block 68, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       65 [71.0%] 
;;              66 [100.0%]  (FALLTHRU)
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u717(1){ }u718(7){ }u719(16){ }u720(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83 105
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 105
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 188 189 190 196 197 452 453 454 457 462 463 466 467 470 512 516
(code_label 622 621 623 67 242 "" [1 uses])
(note 623 622 624 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 624 623 625 67 (set (reg/f:SI 452)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1253 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 625 624 626 67 (set (reg:SI 188 [ D.6300 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 452)
                (const_int 4 [0x4])) [0 LMIC.rxtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1253 44 {movsi_internal}
     (nil))
(insn 626 625 627 67 (set (reg:SI 189 [ D.6298 ])
        (plus:SI (reg:SI 105 [ D.6298 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 105 [ D.6298 ])
        (nil)))
(insn 627 626 628 67 (set (reg/f:SI 453)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC161") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 340 [0x154])))
        (nil)))
(insn 628 627 629 67 (set (reg/f:SI 190 [ D.6299 ])
        (plus:SI (reg:SI 189 [ D.6298 ])
            (reg/f:SI 453))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 453)
        (expr_list:REG_DEAD (reg:SI 189 [ D.6298 ])
            (nil))))
(insn 629 628 630 67 (set (reg:SI 10 a10)
        (reg/f:SI 190 [ D.6299 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 190 [ D.6299 ])
        (nil)))
(call_insn/i 630 629 631 67 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf2") [flags 0x3]  <function_decl 0x140efaaf8 os_rlsbf2>) [0 os_rlsbf2 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 631 630 634 67 (set (reg:SI 454)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 634 631 635 67 (set (reg:SI 516 [ D.6305+4 ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 44 {movsi_internal}
     (nil))
(insn 635 634 641 67 (set (reg:SI 457)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC170") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 1875000 [0x1c9c38])
        (nil)))
(insn 641 635 642 67 (set (reg:SI 462)
        (mult:SI (reg:SI 454)
            (reg:SI 457))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 9 {mulsi3}
     (nil))
(insn 642 641 644 67 (set (reg:SI 512 [ D.6305+4 ])
        (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 454))
                    (zero_extend:DI (reg:SI 457)))
                (const_int 32 [0x20])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 8 {umulsi3_highpart}
     (expr_list:REG_DEAD (reg:SI 457)
        (expr_list:REG_DEAD (reg:SI 454)
            (nil))))
(insn 644 642 647 67 (set (reg:SI 463)
        (reg:SI 512 [ D.6305+4 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 512 [ D.6305+4 ])
        (nil)))
(insn 647 644 808 67 (set (reg:DI 12 a12)
        (const_int 1000 [0x3e8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 43 {movdi_internal}
     (expr_list:REG_EQUAL (const_int 1000 [0x3e8])
        (nil)))
(insn 808 647 809 67 (set (reg:SI 10 a10)
        (reg:SI 462)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 462)
        (nil)))
(insn 809 808 649 67 (set (reg:SI 11 a11 [+4 ])
        (reg:SI 463)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 463)
        (nil)))
(call_insn/u 649 809 650 67 (set (reg:DI 10 a10)
        (call (mem:SI (symbol_ref:SI ("__divdi3") [flags 0x41]) [0  S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:DI 12 a12)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (use (reg:DI 12 a12))
        (expr_list (use (reg:DI 10 a10))
            (nil))))
(insn 650 649 653 67 (set (reg:DI 466)
        (reg:DI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 43 {movdi_internal}
     (expr_list:REG_DEAD (reg:DI 10 a10)
        (nil)))
(insn 653 650 654 67 (set (reg:SI 196 [ D.6300 ])
        (plus:SI (reg:SI 188 [ D.6300 ])
            (subreg:SI (reg:DI 466) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 1 {addsi3}
     (expr_list:REG_DEAD (reg:DI 466)
        (expr_list:REG_DEAD (reg:SI 188 [ D.6300 ])
            (nil))))
(insn 654 653 655 67 (set (reg:SI 467)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC172") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1256 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int -7999062 [0xffffffffff85f1aa])
        (nil)))
(insn 655 654 657 67 (set (reg:SI 197 [ D.6300 ])
        (plus:SI (reg:SI 196 [ D.6300 ])
            (reg:SI 467))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1256 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 467)
        (expr_list:REG_DEAD (reg:SI 196 [ D.6300 ])
            (nil))))
(insn 657 655 659 67 (set (mem/j/c:SI (plus:SI (reg/f:SI 452)
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])
        (reg:SI 197 [ D.6300 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1253 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 197 [ D.6300 ])
        (nil)))
(insn 659 657 661 67 (set:SI (reg/f:SI 470)
        (plus:SI (reg/f:SI 452)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1257 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 452)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 661 659 662 67 (set (mem/j/c:QI (plus:SI (reg/f:SI 470)
                (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16])
        (subreg:QI (reg:SI 516 [ D.6305+4 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1257 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 516 [ D.6305+4 ])
        (expr_list:REG_DEAD (reg/f:SI 470)
            (nil))))
(insn 662 661 663 67 (set (reg:SI 11 a11)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1258 44 {movsi_internal}
     (nil))
(insn 663 662 664 67 (set (reg:SI 10 a10)
        (const_int 30 [0x1e])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1258 44 {movsi_internal}
     (nil))
(call_insn 664 663 665 67 (call (mem:SI (symbol_ref:SI ("calcBcnRxWindowFromMillis") [flags 0x3]  <function_decl 0x100b66870 calcBcnRxWindowFromMillis>) [0 calcBcnRxWindowFromMillis S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1258 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       68 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

;; basic block 68, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 67, next block 70, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       64 [50.0%] 
;;              67 [100.0%]  (FALLTHRU)
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u755(1){ }u756(7){ }u757(16){ }u758(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 45
(code_label 665 664 666 68 241 "" [1 uses])
(note 666 665 667 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 667 666 668 68 (set (reg/v:SI 45 [ oidx ])
        (plus:SI (reg/v:SI 45 [ oidx ])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1269 1 {addsi3}
     (nil))
(debug_insn 668 667 671 68 (var_location:SI oidx (reg/v:SI 45 [ oidx ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1269 -1
     (nil))
;;  succ:       70 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

;; basic block 70, loop depth 0, count 0, freq 1446, maybe hot
;;  prev block 68, next block 71, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       68 [100.0%]  (FALLTHRU,DFS_BACK)
;;              34 [100.0%]  (FALLTHRU)
;;              37 [100.0%]  (FALLTHRU)
;;              44 [100.0%]  (FALLTHRU)
;;              45 [100.0%]  (FALLTHRU)
;;              52 [100.0%]  (FALLTHRU)
;;              55 [100.0%]  (FALLTHRU)
;;              59 [100.0%]  (FALLTHRU)
;;              63 [100.0%]  (FALLTHRU)
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u765(1){ }u766(7){ }u767(16){ }u768(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 69
;; lr  def 	
(code_label 671 668 672 70 220 "" [0 uses])
(note 672 671 673 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(debug_insn 673 672 675 70 (var_location:SI oidx (reg/v:SI 45 [ oidx ])) -1
     (nil))
(jump_insn 675 673 676 70 (set (pc)
        (if_then_else (lt (reg/v:SI 45 [ oidx ])
                (reg/v:SI 69 [ olen ]))
            (label_ref 674)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1142 56 {*btrue}
     (int_list:REG_BR_PROB 9550 (nil))
 -> 674)
;;  succ:       35 [95.5%] 
;;              71 [4.5%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 45 47 60 69 72 73 83

;; basic block 71, loop depth 0, count 0, freq 219, maybe hot
;;  prev block 70, next block 72, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       70 [4.5%]  (FALLTHRU)
;;              36 [5.9%] 
;;              35 [5.5%] 
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u772(1){ }u773(7){ }u774(16){ }u775(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 44 47 60 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	
(code_label 676 675 677 71 221 "" [12 uses])
(note 677 676 678 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(jump_insn 678 677 679 71 (set (pc)
        (if_then_else (ne (reg/v:SI 44 [ replayConf ])
                (const_int 0 [0]))
            (label_ref 699)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1285 56 {*btrue}
     (expr_list:REG_DEAD (reg/v:SI 44 [ replayConf ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 699)
;;  succ:       72 [50.0%]  (FALLTHRU)
;;              78 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83

;; basic block 72, loop depth 0, count 0, freq 109, maybe hot
;;  prev block 71, next block 73, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       71 [50.0%]  (FALLTHRU)
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u777(1){ }u778(7){ }u779(16){ }u780(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	
(note 679 678 680 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(jump_insn 680 679 681 72 (set (pc)
        (if_then_else (lt (reg/v:SI 43 [ port ])
                (const_int 0 [0]))
            (label_ref 699)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1288 56 {*btrue}
     (int_list:REG_BR_PROB 2700 (nil))
 -> 699)
;;  succ:       73 [73.0%]  (FALLTHRU)
;;              78 [27.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83

;; basic block 73, loop depth 0, count 0, freq 80, maybe hot
;;  prev block 72, next block 74, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       72 [73.0%]  (FALLTHRU)
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u782(1){ }u783(7){ }u784(16){ }u785(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 73
;; lr  def 	 198
(note 681 680 682 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(insn 682 681 683 73 (set (reg:SI 198 [ D.6300 ])
        (minus:SI (reg/v:SI 73 [ pend ])
            (reg/v:SI 42 [ poff ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1288 4 {subsi3}
     (nil))
(jump_insn 683 682 684 73 (set (pc)
        (if_then_else (ge (reg:SI 198 [ D.6300 ])
                (const_int 1 [0x1]))
            (pc)
            (label_ref 699))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1288 57 {*bfalse}
     (int_list:REG_BR_PROB 2700 (nil))
 -> 699)
;;  succ:       74 [73.0%]  (FALLTHRU)
;;              78 [27.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83 198

;; basic block 74, loop depth 0, count 0, freq 58, maybe hot
;;  prev block 73, next block 75, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       73 [73.0%]  (FALLTHRU)
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u789(1){ }u790(7){ }u791(16){ }u792(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83 198
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	
(note 684 683 685 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(jump_insn 685 684 686 74 (set (pc)
        (if_then_else (lt (reg/v:SI 43 [ port ])
                (const_int 1 [0x1]))
            (pc)
            (label_ref:SI 802))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 57 {*bfalse}
     (int_list:REG_BR_PROB 7300 (nil))
 -> 802)
;;  succ:       75 [27.0%]  (FALLTHRU)
;;              76 [73.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83 198

;; basic block 75, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 74, next block 76, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       74 [27.0%]  (FALLTHRU)
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u794(1){ }u795(7){ }u796(16){ }u797(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83 198
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 51
(note 686 685 15 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 15 686 802 75 (set (reg/f:SI 51 [ D.6291 ])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC153") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 246 [0xf6])))
        (nil)))
;;  succ:       77 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 51 60 72 73 83 198

;; basic block 76, loop depth 0, count 0, freq 42, maybe hot
;;  prev block 75, next block 77, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       74 [73.0%] 
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u798(1){ }u799(7){ }u800(16){ }u801(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73 83 198
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 51
(code_label 802 15 801 76 255 "" [1 uses])
(note 801 802 16 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(insn 16 801 687 76 (set (reg/f:SI 51 [ D.6291 ])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC154") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 262 [0x106])))
        (nil)))
;;  succ:       77 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 51 60 72 73 83 198

;; basic block 77, loop depth 0, count 0, freq 58, maybe hot
;;  prev block 76, next block 78, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       76 [100.0%]  (FALLTHRU)
;;              75 [100.0%]  (FALLTHRU)
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u802(1){ }u803(7){ }u804(16){ }u805(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 51 60 72 73 83 198
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 51 83 198
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 472 473 474
(code_label 687 16 688 77 245 "" [0 uses])
(note 688 687 689 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 689 688 690 77 (set (reg/f:SI 473)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC160") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(insn 690 689 691 77 (set (reg:SI 472 [ D.6299 ])
        (plus:SI (reg/v:SI 42 [ poff ])
            (reg/f:SI 473))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 473)
        (nil)))
(insn 691 690 692 77 (set (reg/f:SI 474)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 692 691 693 77 (set (reg:SI 15 a15)
        (reg:SI 198 [ D.6300 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 198 [ D.6300 ])
        (nil)))
(insn 693 692 694 77 (set (reg:SI 14 a14)
        (reg:SI 472 [ D.6299 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 472 [ D.6299 ])
        (nil)))
(insn 694 693 695 77 (set (reg:SI 13 a13)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 44 {movsi_internal}
     (nil))
(insn 695 694 696 77 (set (reg:SI 12 a12)
        (reg/v:SI 83 [ seqno ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 83 [ seqno ])
        (nil)))
(insn 696 695 697 77 (set (reg:SI 11 a11)
        (mem/j/c:SI (plus:SI (reg/f:SI 474)
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 474)
        (nil)))
(insn 697 696 698 77 (set (reg:SI 10 a10)
        (reg/f:SI 51 [ D.6291 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 51 [ D.6291 ])
        (nil)))
(call_insn 698 697 699 77 (call (mem:SI (symbol_ref:SI ("aes_cipher") [flags 0x3]  <function_decl 0x100b50a20 aes_cipher>) [0 aes_cipher S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 15 a15)
        (expr_list:REG_DEAD (reg:SI 14 a14)
            (expr_list:REG_DEAD (reg:SI 13 a13)
                (expr_list:REG_DEAD (reg:SI 12 a12)
                    (expr_list:REG_DEAD (reg:SI 11 a11)
                        (expr_list:REG_DEAD (reg:SI 10 a10)
                            (expr_list:REG_EH_REGION (const_int 0 [0])
                                (nil))))))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (expr_list:SI (use (reg:SI 14 a14))
                        (expr_list:SI (use (reg:SI 15 a15))
                            (nil))))))))
;;  succ:       78 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73

;; basic block 78, loop depth 0, count 0, freq 219, maybe hot
;;  prev block 77, next block 79, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       71 [50.0%] 
;;              73 [27.0%] 
;;              72 [27.0%] 
;;              77 [100.0%]  (FALLTHRU)
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u820(1){ }u821(7){ }u822(16){ }u823(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 202 475 476
(code_label 699 698 700 78 244 "" [3 uses])
(note 700 699 701 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 701 700 702 78 (set (reg/f:SI 475)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1321 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 702 701 703 78 (set:SI (reg/f:SI 476)
        (plus:SI (reg/f:SI 475)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1321 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 475)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 703 702 704 78 (set (reg:SI 202 [ D.6293 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 476)
                    (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1321 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 476)
        (nil)))
(jump_insn 704 703 705 78 (set (pc)
        (if_then_else (eq (reg:SI 202 [ D.6293 ])
                (const_int 0 [0]))
            (label_ref 719)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1321 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 202 [ D.6293 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 719)
;;  succ:       79 [50.0%]  (FALLTHRU)
;;              83 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73

;; basic block 79, loop depth 0, count 0, freq 109, maybe hot
;;  prev block 78, next block 80, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       78 [50.0%]  (FALLTHRU)
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u827(1){ }u828(7){ }u829(16){ }u830(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 60 72 73
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 60
;; lr  def 	 204 477 478
(note 705 704 706 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(insn 706 705 707 79 (set (reg/f:SI 477)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 707 706 708 79 (set:SI (reg/f:SI 478)
        (plus:SI (reg/f:SI 477)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 477)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 708 707 709 79 (set (reg:SI 204 [ D.6292 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 478)
                    (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 478)
        (nil)))
(jump_insn 709 708 710 79 (set (pc)
        (if_then_else (eq (reg:SI 60 [ D.6293 ])
                (const_int 0 [0]))
            (label_ref:SI 806)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 60 [ D.6293 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 806)
;;  succ:       80 [50.0%]  (FALLTHRU)
;;              81 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73 204

;; basic block 80, loop depth 0, count 0, freq 55, maybe hot
;;  prev block 79, next block 81, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       79 [50.0%]  (FALLTHRU)
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u834(1){ }u835(7){ }u836(16){ }u837(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73 204
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 52
(note 710 709 17 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 17 710 806 80 (set (reg:SI 52 [ D.6292 ])
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 44 {movsi_internal}
     (nil))
;;  succ:       82 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 52 72 73 204

;; basic block 81, loop depth 0, count 0, freq 55, maybe hot
;;  prev block 80, next block 82, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       79 [50.0%] 
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u838(1){ }u839(7){ }u840(16){ }u841(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73 204
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 52
(code_label 806 17 805 81 256 "" [1 uses])
(note 805 806 18 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 18 805 711 81 (set (reg:SI 52 [ D.6292 ])
        (const_int 64 [0x40])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 44 {movsi_internal}
     (nil))
;;  succ:       82 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 52 72 73 204

;; basic block 82, loop depth 0, count 0, freq 109, maybe hot
;;  prev block 81, next block 83, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       81 [100.0%]  (FALLTHRU)
;;              80 [100.0%]  (FALLTHRU)
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u842(1){ }u843(7){ }u844(16){ }u845(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 52 72 73 204
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 52 204
;; lr  def 	 479 480 483
(code_label 711 18 712 82 247 "" [0 uses])
(note 712 711 713 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 713 712 714 82 (set (reg/f:SI 479)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 714 713 717 82 (set:SI (reg/f:SI 480)
        (plus:SI (reg/f:SI 479)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 479)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 717 714 718 82 (set (reg:SI 483)
        (ior:SI (reg:SI 52 [ D.6292 ])
            (reg:SI 204 [ D.6292 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 204 [ D.6292 ])
        (expr_list:REG_DEAD (reg:SI 52 [ D.6292 ])
            (nil))))
(insn 718 717 719 82 (set (mem/j/c:QI (plus:SI (reg/f:SI 480)
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])
        (subreg:QI (reg:SI 483) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 483)
        (expr_list:REG_DEAD (reg/f:SI 480)
            (nil))))
;;  succ:       83 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73

;; basic block 83, loop depth 0, count 0, freq 219, maybe hot
;;  prev block 82, next block 84, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       78 [50.0%] 
;;              82 [100.0%]  (FALLTHRU)
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u851(1){ }u852(7){ }u853(16){ }u854(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	
(code_label 719 718 720 83 246 "" [1 uses])
(note 720 719 721 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(jump_insn 721 720 722 83 (set (pc)
        (if_then_else (ge (reg/v:SI 43 [ port ])
                (const_int 0 [0]))
            (label_ref 740)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1324 56 {*btrue}
     (int_list:REG_BR_PROB 7300 (nil))
 -> 740)
;;  succ:       84 [27.0%]  (FALLTHRU)
;;              85 [73.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73

;; basic block 84, loop depth 0, count 0, freq 59, maybe hot
;;  prev block 83, next block 85, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       83 [27.0%]  (FALLTHRU)
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u856(1){ }u857(7){ }u858(16){ }u859(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 484 485 488 489 490 495
(note 722 721 723 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 723 722 724 84 (set (reg/f:SI 484)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1325 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 724 723 727 84 (set:SI (reg/f:SI 485)
        (plus:SI (reg/f:SI 484)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1325 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 484)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 727 724 728 84 (set (reg:QI 488)
        (const_int 32 [0x20])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1325 46 {movqi_internal}
     (nil))
(insn 728 727 729 84 (set (reg:QI 489 [ LMIC.txrxFlags ])
        (mem/j/c:QI (plus:SI (reg/f:SI 485)
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1325 46 {movqi_internal}
     (nil))
(insn 729 728 730 84 (set (reg:SI 490)
        (ior:SI (subreg:SI (reg:QI 489 [ LMIC.txrxFlags ]) 0)
            (subreg:SI (reg:QI 488) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1325 31 {iorsi3}
     (expr_list:REG_DEAD (reg:QI 489 [ LMIC.txrxFlags ])
        (expr_list:REG_DEAD (reg:QI 488)
            (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:QI 489 [ LMIC.txrxFlags ]) 0)
                    (const_int 32 [0x20]))
                (nil)))))
(insn 730 729 733 84 (set (mem/j/c:QI (plus:SI (reg/f:SI 485)
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])
        (subreg:QI (reg:SI 490) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1325 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 490)
        (nil)))
(insn 733 730 736 84 (set (mem/j/c:QI (plus:SI (reg/f:SI 485)
                (const_int 74 [0x4a])) [0 LMIC.dataBeg+0 S1 A16])
        (subreg:QI (reg/v:SI 42 [ poff ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1326 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/v:SI 42 [ poff ])
        (nil)))
(insn 736 733 737 84 (set (reg:QI 495)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1327 46 {movqi_internal}
     (nil))
(insn 737 736 740 84 (set (mem/j/c:QI (plus:SI (reg/f:SI 485)
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (reg:QI 495)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1327 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 495)
        (expr_list:REG_DEAD (reg/f:SI 485)
            (nil))))
;;  succ:       86 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 47 72

;; basic block 85, loop depth 0, count 0, freq 160, maybe hot
;;  prev block 84, next block 86, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       83 [73.0%] 
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u871(1){ }u872(7){ }u873(16){ }u874(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 47 72 73
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 73
;; lr  def 	 212 496 497 500 501 502 508
(code_label 740 737 741 85 248 "" [1 uses])
(note 741 740 742 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(insn 742 741 743 85 (set (reg/f:SI 496)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1329 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 743 742 746 85 (set:SI (reg/f:SI 497)
        (plus:SI (reg/f:SI 496)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1329 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 496)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 746 743 747 85 (set (reg:QI 500)
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1329 46 {movqi_internal}
     (nil))
(insn 747 746 748 85 (set (reg:QI 501 [ LMIC.txrxFlags ])
        (mem/j/c:QI (plus:SI (reg/f:SI 497)
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1329 46 {movqi_internal}
     (nil))
(insn 748 747 749 85 (set (reg:SI 502)
        (ior:SI (subreg:SI (reg:QI 501 [ LMIC.txrxFlags ]) 0)
            (subreg:SI (reg:QI 500) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1329 31 {iorsi3}
     (expr_list:REG_DEAD (reg:QI 501 [ LMIC.txrxFlags ])
        (expr_list:REG_DEAD (reg:QI 500)
            (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:QI 501 [ LMIC.txrxFlags ]) 0)
                    (const_int 16 [0x10]))
                (nil)))))
(insn 749 748 750 85 (set (mem/j/c:QI (plus:SI (reg/f:SI 497)
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])
        (subreg:QI (reg:SI 502) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1329 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 502)
        (nil)))
(insn 750 749 753 85 (set (reg:SI 212 [ D.6293 ])
        (zero_extend:SI (subreg:QI (reg/v:SI 42 [ poff ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1330 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:SI 42 [ poff ])
        (nil)))
(insn 753 750 757 85 (set (mem/j/c:QI (plus:SI (reg/f:SI 497)
                (const_int 74 [0x4a])) [0 LMIC.dataBeg+0 S1 A16])
        (subreg/s/v:QI (reg:SI 212 [ D.6293 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1330 46 {movqi_internal}
     (nil))
(insn 757 753 758 85 (set (reg:SI 508)
        (minus:SI (reg/v:SI 73 [ pend ])
            (reg:SI 212 [ D.6293 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1331 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 212 [ D.6293 ])
        (expr_list:REG_DEAD (reg/v:SI 73 [ pend ])
            (nil))))
(insn 758 757 759 85 (set (mem/j/c:QI (plus:SI (reg/f:SI 497)
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (subreg:QI (reg:SI 508) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1331 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 508)
        (expr_list:REG_DEAD (reg/f:SI 497)
            (nil))))
;;  succ:       86 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 47 72

;; basic block 86, loop depth 0, count 0, freq 219, maybe hot
;;  prev block 85, next block 87, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       84 [100.0%]  (FALLTHRU)
;;              85 [100.0%]  (FALLTHRU)
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u889(1){ }u890(7){ }u891(16){ }u892(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 47 72
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 47 72
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 48 215 509
(code_label 759 758 760 86 249 "" [0 uses])
(note 760 759 761 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(call_insn 761 760 762 86 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1334 82 {call_value_internal}
     (nil)
    (nil))
(insn 762 761 763 86 (set (reg:SI 215 [ D.6300 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1334 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 763 762 764 86 (set (reg/f:SI 509)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC174") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1334 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC173") [flags 0x2]  <var_decl 0x1019723f0 *.LC173>)
        (nil)))
(insn 764 763 765 86 (set (reg:SI 14 a14)
        (reg/v:SI 72 [ ackup ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1334 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 72 [ ackup ])
        (nil)))
(insn 765 764 766 86 (set (reg:SI 13 a13)
        (reg/v:SI 43 [ port ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1334 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 43 [ port ])
        (nil)))
(insn 766 765 767 86 (set (reg:SI 12 a12)
        (reg/v/f:SI 47 [ window ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1334 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 47 [ window ])
        (nil)))
(insn 767 766 768 86 (set (reg:SI 11 a11)
        (reg:SI 215 [ D.6300 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1334 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 215 [ D.6300 ])
        (nil)))
(insn 768 767 769 86 (set (reg:SI 10 a10)
        (reg/f:SI 509)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1334 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 509)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC173") [flags 0x2]  <var_decl 0x1019723f0 *.LC173>)
            (nil))))
(call_insn 769 768 20 86 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1334 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 14 a14)
        (expr_list:REG_DEAD (reg:SI 13 a13)
            (expr_list:REG_DEAD (reg:SI 12 a12)
                (expr_list:REG_DEAD (reg:SI 11 a11)
                    (expr_list:REG_UNUSED (reg:SI 10 a10)
                        (nil))))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (expr_list:SI (use (reg:SI 14 a14))
                        (nil)))))))
(insn 20 769 770 86 (set (reg:SI 48 [ D.6289 ])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1336 44 {movsi_internal}
     (nil))
;;  succ:       87 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48

;; basic block 87, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 86, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [100.0%]  (FALLTHRU)
;;              86 [100.0%]  (FALLTHRU)
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u906(1){ }u907(7){ }u908(16){ }u909(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  def 	 2 [a2]
(code_label 770 20 771 87 211 "" [0 uses])
(note 771 770 776 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(insn 776 771 777 87 (set (reg/i:SI 2 a2)
        (reg:SI 48 [ D.6289 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1337 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 48 [ D.6289 ])
        (nil)))
(insn 777 776 0 87 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1337 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_disableChannel (LMIC_disableChannel, funcdef_no=59, decl_uid=3329, cgraph_uid=59, symbol_order=67)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


LMIC_disableChannel

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r45={1d,1u,1e} r50={1d,3u,1e} r51={1d,1u} r52={1d,4u} r53={1d,1u} r54={1d,1u} r55={1d,1u} r56={1d,2u} r58={1d,1u} r59={1d,1u} r60={1d,1u} r62={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r70={1d,1u} 
;;    total ref usage 58{26d,30u,2e} in 19{19 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 50 51 52 53 54 55 56 58 59 60 62 66 67 68 70
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 45 50 51 52 53 54 55 56 58 59 60 62 66 67 68 70
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u29(1){ }u30(7){ }u31(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_disableChannel

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r45={1d,1u,1e} r50={1d,3u,1e} r51={1d,1u} r52={1d,4u} r53={1d,1u} r54={1d,1u} r55={1d,1u} r56={1d,2u} r58={1d,1u} r59={1d,1u} r60={1d,1u} r62={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r70={1d,1u} 
;;    total ref usage 58{26d,30u,2e} in 19{19 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 50 51 52 53 54 55 56 58 59 60 62 66 67 68 70
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg:SI 51 [ channel ])
        (reg:SI 2 a2 [ channel ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:602 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ channel ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 50 [ channel ])
        (zero_extend:SI (subreg:QI (reg:SI 51 [ channel ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:602 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 51 [ channel ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg/f:SI 52)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC175") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:603 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 53)
        (plus:SI (reg/v:SI 50 [ channel ])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:603 1 {addsi3}
     (nil))
(insn 10 9 11 2 (set (reg:SI 54)
        (ashift:SI (reg:SI 53)
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:603 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 53)
        (nil)))
(insn 11 10 12 2 (set (reg/f:SI 55)
        (plus:SI (reg/f:SI 52)
            (reg:SI 54))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:603 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 54)
        (nil)))
(insn 12 11 13 2 (set (reg:SI 56)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:603 44 {movsi_internal}
     (nil))
(insn 13 12 15 2 (set (mem/j:SI (reg/f:SI 55) [0 LMIC.channelFreq S4 A32])
        (reg:SI 56)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:603 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 55)
        (nil)))
(insn 15 13 16 2 (set (reg:SI 58)
        (plus:SI (reg/v:SI 50 [ channel ])
            (const_int 64 [0x40]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:604 1 {addsi3}
     (nil))
(insn 16 15 17 2 (set (reg:SI 59)
        (ashift:SI (reg:SI 58)
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:604 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 58)
        (nil)))
(insn 17 16 19 2 (set (reg/f:SI 60)
        (plus:SI (reg/f:SI 52)
            (reg:SI 59))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:604 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 59)
        (nil)))
(insn 19 17 20 2 (set (mem/j:HI (reg/f:SI 60) [0 LMIC.channelDrMap S2 A16])
        (subreg:HI (reg:SI 56) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:604 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60)
        (expr_list:REG_DEAD (reg:SI 56)
            (nil))))
(insn 20 19 21 2 (set (reg:SI 62)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:605 44 {movsi_internal}
     (nil))
(insn 21 20 25 2 (set (reg:SI 45 [ D.6314 ])
        (ashift:SI (reg:SI 62)
            (reg/v:SI 50 [ channel ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:605 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 62)
        (expr_list:REG_DEAD (reg/v:SI 50 [ channel ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg/v:SI 50 [ channel ]))
                (nil)))))
(insn 25 21 26 2 (set (reg:SI 67)
        (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:605 44 {movsi_internal}
     (nil))
(insn 26 25 27 2 (set (reg:SI 66)
        (xor:SI (reg:SI 67)
            (reg:SI 45 [ D.6314 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:605 32 {xorsi3}
     (expr_list:REG_DEAD (reg:SI 67)
        (expr_list:REG_DEAD (reg:SI 45 [ D.6314 ])
            (expr_list:REG_EQUAL (not:SI (reg:SI 45 [ D.6314 ]))
                (nil)))))
(insn 27 26 29 2 (set (reg:HI 68 [ LMIC.channelMap ])
        (mem/j/c:HI (plus:SI (reg/f:SI 52)
                (const_int 160 [0xa0])) [0 LMIC.channelMap+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:605 45 {movhi_internal}
     (nil))
(insn 29 27 30 2 (set (reg:SI 70)
        (and:SI (reg:SI 66)
            (subreg:SI (reg:HI 68 [ LMIC.channelMap ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:605 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 68 [ LMIC.channelMap ])
        (expr_list:REG_DEAD (reg:SI 66)
            (nil))))
(insn 30 29 0 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 52)
                (const_int 160 [0xa0])) [0 LMIC.channelMap+0 S2 A32])
        (subreg:HI (reg:SI 70) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:605 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 70)
        (expr_list:REG_DEAD (reg/f:SI 52)
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_enableTracking (LMIC_enableTracking, funcdef_no=92, decl_uid=3355, cgraph_uid=92, symbol_order=100)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 8 (    1)


LMIC_enableTracking

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2]
;;  ref usage 	r0={2d} r1={1d,8u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,7u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,7u} r17={1d,6u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r42={3d,1u} r43={1d,1u,1e} r46={1d,2u} r47={1d,1u} r48={1d,1u} r49={1d,1u} r50={1d,1u} r52={1d,1u} r53={1d,1u} r54={1d,1u} 
;;    total ref usage 93{50d,42u,1e} in 18{17 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 46 47 48 49 50 52
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 43 46 47 48 49 50 52
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(1){ }u13(7){ }u14(16){ }u15(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46
;; lr  def 	 53 54
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46
;; live  gen 	 53 54
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 3 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(1){ }u21(7){ }u22(16){ }u23(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 2 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(1){ }u26(7){ }u27(16){ }u28(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 3 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(1){ }u30(7){ }u31(16){ }u32(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 4 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u33(1){ }u34(7){ }u35(16){ }u36(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u39(1){ }u40(2){ }u41(7){ }u42(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_enableTracking

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2]
;;  ref usage 	r0={2d} r1={1d,8u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,7u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,7u} r17={1d,6u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r42={3d,1u} r43={1d,1u,1e} r46={1d,2u} r47={1d,1u} r48={1d,1u} r49={1d,1u} r50={1d,1u} r52={1d,1u} r53={1d,1u} r54={1d,1u} 
;;    total ref usage 93{50d,42u,1e} in 18{17 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 46 47 48 49 50 52
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg:SI 47 [ tryBcnInfo ])
        (reg:SI 2 a2 [ tryBcnInfo ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1792 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ tryBcnInfo ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 46 [ tryBcnInfo ])
        (zero_extend:SI (subreg:QI (reg:SI 47 [ tryBcnInfo ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1792 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 47 [ tryBcnInfo ])
        (nil)))
(note 4 3 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 4 11 2 (set (reg/f:SI 48)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC176") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1793 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 11 10 12 2 (set (reg:SI 43 [ D.6319 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 48)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1793 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 48)
        (nil)))
(insn 12 11 13 2 (set (reg:HI 49)
        (const_int 67 [0x43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1793 45 {movhi_internal}
     (nil))
(insn 13 12 15 2 (set (reg:SI 50)
        (and:SI (reg:SI 43 [ D.6319 ])
            (subreg:SI (reg:HI 49) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1793 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 49)
        (expr_list:REG_DEAD (reg:SI 43 [ D.6319 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 43 [ D.6319 ])
                    (const_int 67 [0x43]))
                (nil)))))
(insn 15 13 16 2 (set (reg:SI 52)
        (zero_extend:SI (subreg:HI (reg:SI 50) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1793 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 50)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ne (reg:SI 52)
                (const_int 0 [0]))
            (label_ref:SI 36)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1793 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 52)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 36)
;;  succ:       5 [39.0%] 
;;              3 [61.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(1){ }u13(7){ }u14(16){ }u15(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46
;; lr  def 	 53 54
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 3 (set (reg/f:SI 53)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC176") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1797 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 19 18 20 3 (set:SI (reg/f:SI 54)
        (plus:SI (reg/f:SI 53)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1797 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 53)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 20 19 21 3 (set (mem/j/c:QI (plus:SI (reg/f:SI 54)
                (const_int 54 [0x36])) [0 LMIC.bcninfoTries+0 S1 A16])
        (subreg/s/v:QI (reg/v:SI 46 [ tryBcnInfo ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1797 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 54)
        (nil)))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (ne (reg/v:SI 46 [ tryBcnInfo ])
                (const_int 0 [0]))
            (label_ref:SI 40)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1797 56 {*btrue}
     (expr_list:REG_DEAD (reg/v:SI 46 [ tryBcnInfo ])
        (int_list:REG_BR_PROB 6102 (nil)))
 -> 40)
;;  succ:       4 [39.0%]  (FALLTHRU)
;;              6 [61.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 4, loop depth 0, count 0, freq 2378, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [39.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(1){ }u21(7){ }u22(16){ }u23(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 23 22 6 4 (call (mem:SI (symbol_ref:SI ("startScan") [flags 0x3]  <function_decl 0x100b50510 startScan>) [0 startScan S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1798 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 6 23 36 4 (set (reg:SI 42 [ D.6318 ])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1799 44 {movsi_internal}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 5, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(1){ }u26(7){ }u27(16){ }u28(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 36 6 35 5 260 "" [1 uses])
(note 35 36 5 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 5 35 40 5 (set (reg:SI 42 [ D.6318 ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1794 44 {movsi_internal}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 6, loop depth 0, count 0, freq 3722, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [61.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(1){ }u30(7){ }u31(16){ }u32(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 40 5 39 6 261 "" [1 uses])
(note 39 40 7 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 7 39 24 6 (set (reg:SI 42 [ D.6318 ])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1799 44 {movsi_internal}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 7, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 6, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              6 [100.0%]  (FALLTHRU)
;;              5 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u33(1){ }u34(7){ }u35(16){ }u36(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
(code_label 24 7 25 7 259 "" [0 uses])
(note 25 24 30 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 30 25 31 7 (set (reg/i:SI 2 a2)
        (reg:SI 42 [ D.6318 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1800 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6318 ])
        (nil)))
(insn 31 30 0 7 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1800 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_setPingable (LMIC_setPingable, funcdef_no=55, decl_uid=3361, cgraph_uid=55, symbol_order=62)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 7 count 6 (    1)


LMIC_setPingable

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10]
;;  ref usage 	r0={2d} r1={1d,6u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,5u} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,5u} r17={1d,4u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r44={1d,2u} r45={1d,1u} r47={1d,1u} r48={1d,1u} r49={1d,3u} r50={1d,1u} r51={1d,1u} r53={1d,1u} r54={1d,1u,1e} r55={1d,1u} r57={1d,1u} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 92{52d,39u,1e} in 20{19 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44 47 48 49 50 51 53 54 55 57 59
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 44 47 48 49 50 51 53 54 55 57 59
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(1){ }u21(7){ }u22(16){ }u23(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 60 61
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 45 60 61
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(1){ }u28(7){ }u29(16){ }u30(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 2 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(1){ }u34(7){ }u35(16){ }u36(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u37(1){ }u38(7){ }u39(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_setPingable

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10]
;;  ref usage 	r0={2d} r1={1d,6u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,5u} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,5u} r17={1d,4u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r44={1d,2u} r45={1d,1u} r47={1d,1u} r48={1d,1u} r49={1d,3u} r50={1d,1u} r51={1d,1u} r53={1d,1u} r54={1d,1u,1e} r55={1d,1u} r57={1d,1u} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 92{52d,39u,1e} in 20{19 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44 47 48 49 50 51 53 54 55 57 59
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg:SI 48 [ intvExp ])
        (reg:SI 2 a2 [ intvExp ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:520 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ intvExp ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 47 [ intvExp ])
        (zero_extend:SI (subreg:QI (reg:SI 48 [ intvExp ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:520 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 48 [ intvExp ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/f:SI 49)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC177") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:522 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 8 7 9 2 (set:SI (reg/f:SI 50)
        (plus:SI (reg/f:SI 49)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:522 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 9 8 10 2 (set (reg:SI 51)
        (and:SI (reg/v:SI 47 [ intvExp ])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:522 30 {andsi3}
     (expr_list:REG_DEAD (reg/v:SI 47 [ intvExp ])
        (nil)))
(insn 10 9 12 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 50)
                (const_int 57 [0x39])) [0 LMIC.ping.intvExp+0 S1 A8])
        (subreg:QI (reg:SI 51) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:522 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 51)
        (expr_list:REG_DEAD (reg/f:SI 50)
            (nil))))
(insn 12 10 13 2 (set (reg:HI 53)
        (const_int 1024 [0x400])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:523 45 {movhi_internal}
     (nil))
(insn 13 12 14 2 (set (reg:HI 54 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 49)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:523 45 {movhi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:SI 55)
        (ior:SI (subreg:SI (reg:HI 54 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 53) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:523 31 {iorsi3}
     (expr_list:REG_DEAD (reg:HI 54 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 53)
            (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 54 [ LMIC.opmode ]) 0)
                    (const_int 1024 [0x400]))
                (nil)))))
(insn 15 14 17 2 (set (reg:SI 44 [ D.6322 ])
        (zero_extend:SI (subreg:HI (reg:SI 55) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:523 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 55)
        (nil)))
(insn 17 15 18 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 49)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg/s/v:HI (reg:SI 44 [ D.6322 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:523 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 49)
        (nil)))
(insn 18 17 20 2 (set (reg:SI 57)
        (and:SI (reg:SI 44 [ D.6322 ])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:526 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 44 [ D.6322 ])
        (nil)))
(insn 20 18 21 2 (set (reg:SI 59)
        (zero_extend:SI (subreg:HI (reg:SI 57) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:526 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 57)
        (nil)))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (ne (reg:SI 59)
                (const_int 0 [0]))
            (label_ref:SI 32)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:526 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 59)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 32)
;;  succ:       3 [61.0%]  (FALLTHRU)
;;              5 [39.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(1){ }u21(7){ }u22(16){ }u23(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 60 61
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 3 (set (reg/f:SI 60)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC177") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:526 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 24 23 25 3 (set:SI (reg/f:SI 61)
        (plus:SI (reg/f:SI 60)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:526 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 60)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 25 24 26 3 (set (reg:SI 45 [ D.6321 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 61)
                    (const_int 54 [0x36])) [0 LMIC.bcninfoTries+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:526 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 61)
        (nil)))
(jump_insn 26 25 27 3 (set (pc)
        (if_then_else (ne (reg:SI 45 [ D.6321 ])
                (const_int 0 [0]))
            (label_ref:SI 32)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:526 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 45 [ D.6321 ])
        (int_list:REG_BR_PROB 6102 (nil)))
 -> 32)
;;  succ:       4 [39.0%]  (FALLTHRU)
;;              5 [61.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 4, loop depth 0, count 0, freq 2378, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [39.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(1){ }u28(7){ }u29(16){ }u30(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 4 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:527 44 {movsi_internal}
     (nil))
(call_insn 29 28 32 4 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("LMIC_enableTracking") [flags 0x3]  <function_decl 0x100b28bd0 LMIC_enableTracking>) [0 LMIC_enableTracking S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:527 82 {call_value_internal}
     (expr_list:REG_UNUSED (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              2 [39.0%] 
;;              3 [61.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(1){ }u34(7){ }u35(16){ }u36(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
(code_label 32 29 33 5 262 "" [2 uses])
(note 33 32 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_startJoining (LMIC_startJoining, funcdef_no=96, decl_uid=3336, cgraph_uid=96, symbol_order=104)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 8 (    1)


LMIC_startJoining

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11]
;;  ref usage 	r0={4d} r1={1d,10u} r2={2d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,7u} r8={3d} r9={3d} r10={5d,2u} r11={5d,2u} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,7u} r17={1d,6u} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r42={2d,1u} r43={1d,1u} r44={1d,1u,1e} r51={1d,1u} r52={1d,1u} r53={1d,1u} r54={1d,1u} r56={1d,1u} r57={1d,1u} r58={1d,7u} r59={1d,3u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r66={1d,1u} r72={1d,1u} r73={1d,1u,1e} r74={1d,1u} r75={1d,1u} r76={1d,1u} 
;;    total ref usage 183{117d,64u,2e} in 37{34 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 51
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 43 51
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(1){ }u7(7){ }u8(16){ }u9(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44 52 53 54 56
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 44 52 53 54 56
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(1){ }u17(7){ }u18(16){ }u19(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 57
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 57
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 3 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(1){ }u25(7){ }u26(16){ }u27(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 58 59 62 63 64 66 72 73 74 75 76
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 42 58 59 62 63 64 66 72 73 74 75 76
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u52(1){ }u53(7){ }u54(16){ }u55(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u56(1){ }u57(7){ }u58(16){ }u59(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u62(1){ }u63(2){ }u64(7){ }u65(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_startJoining

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11]
;;  ref usage 	r0={4d} r1={1d,10u} r2={2d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,7u} r8={3d} r9={3d} r10={5d,2u} r11={5d,2u} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,7u} r17={1d,6u} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r42={2d,1u} r43={1d,1u} r44={1d,1u,1e} r51={1d,1u} r52={1d,1u} r53={1d,1u} r54={1d,1u} r56={1d,1u} r57={1d,1u} r58={1d,7u} r59={1d,3u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r66={1d,1u} r72={1d,1u} r73={1d,1u,1e} r74={1d,1u} r75={1d,1u} r76={1d,1u} 
;;    total ref usage 183{117d,64u,2e} in 37{34 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 51
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 2 8 2 (set (reg/f:SI 51)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC178") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1847 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 8 7 9 2 (set (reg:SI 43 [ D.6325 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 51)
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1847 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 51)
        (nil)))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:SI 43 [ D.6325 ])
                (const_int 0 [0]))
            (label_ref:SI 65)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1847 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 43 [ D.6325 ])
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 65)
;;  succ:       3 [61.0%]  (FALLTHRU)
;;              6 [39.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(1){ }u7(7){ }u8(16){ }u9(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44 52 53 54 56
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg/f:SI 52)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC178") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1849 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 12 11 13 3 (set (reg:SI 44 [ D.6326 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 52)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1849 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 52)
        (nil)))
(insn 13 12 14 3 (set (reg:HI 53)
        (const_int 144 [0x90])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1849 45 {movhi_internal}
     (nil))
(insn 14 13 16 3 (set (reg:SI 54)
        (and:SI (reg:SI 44 [ D.6326 ])
            (subreg:SI (reg:HI 53) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1849 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 53)
        (expr_list:REG_DEAD (reg:SI 44 [ D.6326 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 44 [ D.6326 ])
                    (const_int 144 [0x90]))
                (nil)))))
(insn 16 14 17 3 (set (reg:SI 56)
        (zero_extend:SI (subreg:HI (reg:SI 54) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1849 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 54)
        (nil)))
(jump_insn 17 16 18 3 (set (pc)
        (if_then_else (eq (reg:SI 56)
                (const_int 0 [0]))
            (label_ref 23)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1849 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 56)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 23)
;;  succ:       4 [29.0%]  (FALLTHRU)
;;              5 [71.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 4, loop depth 0, count 0, freq 1769, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [29.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(1){ }u17(7){ }u18(16){ }u19(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 57
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 4 (set (reg/f:SI 57)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC179") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1849 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(insn 20 19 21 4 (set (reg:SI 11 a11)
        (const_int 1849 [0x739])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1849 44 {movsi_internal}
     (nil))
(insn 21 20 22 4 (set (reg:SI 10 a10)
        (reg/f:SI 57)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1849 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 57)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
            (nil))))
(call_insn 22 21 23 4 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1849 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 5, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [71.0%] 
;;              4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(1){ }u25(7){ }u26(16){ }u27(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 58 59 62 63 64 66 72 73 74 75 76
(code_label 23 22 24 5 266 "" [1 uses])
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 5 (set (reg/f:SI 58)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC178") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1851 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 26 25 27 5 (set (reg:QI 59)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1851 46 {movqi_internal}
     (nil))
(insn 27 26 30 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 58)
                (const_int 163 [0xa3])) [0 LMIC.globalDutyRate+0 S1 A8])
        (reg:QI 59)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1851 46 {movqi_internal}
     (nil))
(insn 30 27 31 5 (set (reg:HI 62 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 58)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1853 45 {movhi_internal}
     (nil))
(insn 31 30 32 5 (set (reg:SI 64)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC180") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1853 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int -6178 [0xffffffffffffe7de])
        (nil)))
(insn 32 31 33 5 (set (reg:SI 63)
        (and:SI (subreg:SI (reg:HI 62 [ LMIC.opmode ]) 0)
            (reg:SI 64))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1853 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 64)
        (expr_list:REG_DEAD (reg:HI 62 [ LMIC.opmode ])
            (nil))))
(insn 33 32 35 5 (set (mem/j/c:HI (plus:SI (reg/f:SI 58)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 63) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1853 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 63)
        (nil)))
(insn 35 33 37 5 (set:SI (reg/f:SI 66)
        (plus:SI (reg/f:SI 58)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1855 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 37 35 40 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 66)
                (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32])
        (reg:QI 59)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1855 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 66)
        (nil)))
(insn 40 37 41 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 58)
                (const_int 178 [0xb2])) [0 LMIC.rejoinCnt+0 S1 A16])
        (reg:QI 59)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1855 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 59)
        (nil)))
(call_insn 41 40 44 5 (call (mem:SI (symbol_ref:SI ("initJoinLoop") [flags 0x3]  <function_decl 0x100b7ca20 initJoinLoop>) [0 initJoinLoop S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1856 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 44 41 45 5 (set (reg:HI 72)
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1857 45 {movhi_internal}
     (nil))
(insn 45 44 46 5 (set (reg:HI 73 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 58)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1857 45 {movhi_internal}
     (nil))
(insn 46 45 47 5 (set (reg:SI 74)
        (ior:SI (subreg:SI (reg:HI 73 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 72) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1857 31 {iorsi3}
     (expr_list:REG_DEAD (reg:HI 73 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 72)
            (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 73 [ LMIC.opmode ]) 0)
                    (const_int 4 [0x4]))
                (nil)))))
(insn 47 46 48 5 (set (mem/j/c:HI (plus:SI (reg/f:SI 58)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 74) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1857 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 74)
        (expr_list:REG_DEAD (reg/f:SI 58)
            (nil))))
(insn 48 47 49 5 (set (reg/f:SI 75)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC181") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1859 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("startJoining") [flags 0x3]  <function_decl 0x100bc3948 startJoining>)
        (nil)))
(insn 49 48 50 5 (set (reg/f:SI 76)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC182") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1859 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(insn 50 49 51 5 (set (reg:SI 11 a11)
        (reg/f:SI 75)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1859 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 75)
        (expr_list:REG_EQUAL (symbol_ref:SI ("startJoining") [flags 0x3]  <function_decl 0x100bc3948 startJoining>)
            (nil))))
(insn 51 50 52 5 (set (reg:SI 10 a10)
        (reg/f:SI 76)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1859 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 76)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 20 [0x14])))
            (nil))))
(call_insn 52 51 3 5 (call (mem:SI (symbol_ref:SI ("os_setCallback") [flags 0x41]  <function_decl 0x140efa1b0 os_setCallback>) [0 os_setCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1859 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 3 52 65 5 (set (reg:SI 42 [ D.6324 ])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1860 44 {movsi_internal}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 6, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u52(1){ }u53(7){ }u54(16){ }u55(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 65 3 64 6 267 "" [1 uses])
(note 64 65 4 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 4 64 53 6 (set (reg:SI 42 [ D.6324 ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1862 44 {movsi_internal}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 7, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 6, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              5 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u56(1){ }u57(7){ }u58(16){ }u59(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
(code_label 53 4 54 7 265 "" [0 uses])
(note 54 53 59 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 59 54 60 7 (set (reg/i:SI 2 a2)
        (reg:SI 42 [ D.6324 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1863 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6324 ])
        (nil)))
(insn 60 59 0 7 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1863 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function engineUpdate (engineUpdate, funcdef_no=102, decl_uid=3377, cgraph_uid=102, symbol_order=110)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 64 n_edges 96 count 68 (  1.1)


engineUpdate

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={36d} r1={1d,98u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,63u} r8={35d} r9={35d} r10={57d,34u} r11={52d,17u} r12={43d,8u} r13={35d} r14={35d} r15={35d} r16={1d,63u} r17={1d,62u} r18={35d} r19={35d} r20={35d} r21={35d} r22={35d} r23={35d} r24={35d} r25={35d} r26={35d} r27={35d} r28={35d} r29={35d} r30={35d} r31={35d} r32={35d} r33={35d} r34={35d} r35={35d} r42={2d,7u} r43={6d,21u} r44={2d,2u} r45={2d,1u} r46={2d,12u} r47={1d,1u} r48={1d,1u} r50={1d,2u,2e} r51={2d,4u} r53={1d,1u} r55={1d,9u,1e} r57={1d,1u,1e} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,3u,3e} r64={1d,4u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u,1e} r78={1d,4u} r79={1d,1u} r80={1d,1u} r81={1d,1u,1e} r82={1d,1u} r83={1d,1u} r84={1d,1u} r86={1d,1u} r87={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u,1e} r96={1d,2u} r97={1d,1u} r102={1d,1u} r103={1d,1u,1e} r106={1d,1u,1e} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,2u} r113={1d,1u} r114={1d,3u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,2u} r130={1d,1u} r133={1d,1u} r135={1d,2u} r137={1d,1u} r138={1d,2u,1e} r140={1d,2u} r142={1d,1u} r143={1d,2u,1e} r147={1d,1u} r148={1d,2u} r149={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r182={1d,1u} r183={1d,3u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,5u} r234={1d,1u} r236={1d,1u} r239={1d,1u} r245={1d,1u} r246={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,7u} r270={1d,3u} r278={1d,1u} r279={1d,1u} r281={1d,1u,1e} r282={1d,1u} r284={1d,1u} r288={1d,1u} r289={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r294={1d,1u} r295={1d,4u} r296={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,1u} r303={1d,1u} r304={1d,1u} r305={1d,1u} r306={1d,1u} 
;;    total ref usage 1837{1202d,620u,15e} in 370{335 regular + 35 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 63 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 47 48 50 148 149 151 152 154
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 47 48 50 148 149 151 152 154
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(1){ }u21(7){ }u22(16){ }u23(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 53 155
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; live  gen 	 53 155
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(1){ }u27(7){ }u28(16){ }u29(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  def 	 156 157 159
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; live  gen 	 156 157 159
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 )->[5]->( 63 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(1){ }u36(7){ }u37(16){ }u38(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 3 4 )->[6]->( 7 10 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(1){ }u41(7){ }u42(16){ }u43(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 55 57 160 161 162 164
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 55 57 160 161 162 164
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55

( 6 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u53(1){ }u54(7){ }u55(16){ }u56(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  def 	 59 60 61 165
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; live  gen 	 59 60 61 165
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u62(1){ }u63(7){ }u64(16){ }u65(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 166 167
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; live  gen 	 10 [a10] 11 [a11] 166 167
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55

( 7 8 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u71(1){ }u72(7){ }u73(16){ }u74(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 62 168
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; live  gen 	 42 62 168
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55

( 6 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u78(1){ }u79(7){ }u80(16){ }u81(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55

( 10 9 )->[11]->( 12 48 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u82(1){ }u83(7){ }u84(16){ }u85(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 63 169 170 171 173
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55
;; live  gen 	 63 169 170 171 173
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 63
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 63

( 11 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u93(1){ }u94(7){ }u95(16){ }u96(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 63
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 63
;; lr  def 	 64 174 175
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 63
;; live  gen 	 64 174 175
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64

( 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u103(1){ }u104(7){ }u105(16){ }u106(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 67 176
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64
;; live  gen 	 10 [a10] 11 [a11] 67 176
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64

( 12 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u114(1){ }u115(7){ }u116(16){ }u117(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 68 177
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64
;; live  gen 	 10 [a10] 11 [a11] 68 177
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64

( 13 14 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u125(1){ }u126(7){ }u127(16){ }u128(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 69 178 179 180 182
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64
;; live  gen 	 69 178 179 180 182
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64

( 15 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u134(1){ }u135(7){ }u136(16){ }u137(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 73 183 186 187 188 189
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 43 73 183 186 187 188 189
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64

( 15 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u159(1){ }u160(7){ }u161(16){ }u162(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 74 190 191
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 43 74 190 191
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64

( 16 17 )->[18]->( 20 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u174(1){ }u175(7){ }u176(16){ }u177(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 75 192
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; live  gen 	 75 192
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64

( 18 )->[19]->( 20 22 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u181(1){ }u182(7){ }u183(16){ }u184(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 76 193 194 195 197
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; live  gen 	 76 193 194 195 197
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64

( 18 19 )->[20]->( 21 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u191(1){ }u192(7){ }u193(16){ }u194(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 78 79 198
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; live  gen 	 78 79 198
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64 78
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64 78

( 20 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u199(1){ }u200(7){ }u201(16){ }u202(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64 78
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 78
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 80 199
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64 78
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 43 80 199
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64

( 19 20 21 )->[22]->( 23 28 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u214(1){ }u215(7){ }u216(16){ }u217(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 81 200 201 202 204
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; live  gen 	 81 200 201 202 204
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64

( 22 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u225(1){ }u226(7){ }u227(16){ }u228(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64

( 23 )->[24]->( 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u230(1){ }u231(7){ }u232(16){ }u233(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; live  gen 	 45
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 55 64
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 55 64

( 23 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u234(1){ }u235(7){ }u236(16){ }u237(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; live  gen 	 45
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 55 64
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 55 64

( 25 24 )->[26]->( 27 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u238(1){ }u239(7){ }u240(16){ }u241(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45
;; lr  def 	 82 83
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 55 64
;; live  gen 	 82 83
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64

( 26 )->[27]->( 50 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u247(1){ }u248(7){ }u249(16){ }u250(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 84 205 206 207
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55
;; live  gen 	 10 [a10] 11 [a11] 43 84 205 206 207
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55

( 22 26 )->[28]->( 29 45 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u264(1){ }u265(7){ }u266(16){ }u267(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 55
;; lr  def 	 86 87 208
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; live  gen 	 86 87 208
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64

( 28 )->[29]->( 30 39 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u274(1){ }u275(7){ }u276(16){ }u277(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 46 88 209 210
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55 64
;; live  gen 	 10 [a10] 11 [a11] 46 88 209 210
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55

( 29 )->[30]->( 31 37 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u289(1){ }u290(7){ }u291(16){ }u292(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 92 211 212 213 215
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; live  gen 	 92 211 212 213 215
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55

( 30 )->[31]->( 35 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u299(1){ }u300(7){ }u301(16){ }u302(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 51 216
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; live  gen 	 51 216
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 51 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 51 55

( 35 )->[32]->( 33 34 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u306(1){ }u307(7){ }u308(16){ }u309(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55 126
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46
;; lr  def 	 124 125 217 218
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55 126
;; live  gen 	 124 125 217 218
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55 126
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55 126

( 32 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u317(1){ }u318(7){ }u319(16){ }u320(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55 126
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46
;; lr  def 	 46 219
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55 126
;; live  gen 	 46 219
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55 126
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55 126

( 32 33 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u323(1){ }u324(7){ }u325(16){ }u326(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55 126
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 126
;; lr  def 	 51
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55 126
;; live  gen 	 51
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 51 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 51 55

( 34 31 )->[35]->( 32 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u328(1){ }u329(7){ }u330(16){ }u331(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 51 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51
;; lr  def 	 126 220
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 51 55
;; live  gen 	 126 220
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55 126
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55 126

( 35 )->[36]->( 38 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u338(1){ }u339(7){ }u340(16){ }u341(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; live  gen 	 44
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 46 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 46 55

( 30 )->[37]->( 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u342(1){ }u343(7){ }u344(16){ }u345(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; live  gen 	 44
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 46 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 46 55

( 37 36 )->[38]->( 44 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u346(1){ }u347(7){ }u348(16){ }u349(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 46 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 221 222
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 46 55
;; live  gen 	 10 [a10] 221 222
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55

( 29 )->[39]->( 40 41 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u357(1){ }u358(7){ }u359(16){ }u360(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 89 223 224
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; live  gen 	 89 223 224
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55

( 39 42 )->[40]->( 63 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u364(1){ }u365(7){ }u366(16){ }u367(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 225 226
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 225 226
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 39 )->[41]->( 42 43 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u373(1){ }u374(7){ }u375(16){ }u376(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 90 227 228
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; live  gen 	 90 227 228
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55

( 41 )->[42]->( 40 43 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u380(1){ }u381(7){ }u382(16){ }u383(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 91 229
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; live  gen 	 91 229
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55

( 41 42 )->[43]->( 44 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u386(1){ }u387(7){ }u388(16){ }u389(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 230 231
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; live  gen 	 230 231
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55

( 38 43 )->[44]->( 63 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u393(1){ }u394(7){ }u395(16){ }u396(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 96 97 130 133 135 137 138 232 233 234 236 239 245 246 248 249
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; live  gen 	 10 [a10] 96 97 130 133 135 137 138 232 233 234 236 239 245 246 248 249
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 28 )->[45]->( 62 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u430(1){ }u431(7){ }u432(16){ }u433(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 102 103 250 251 252 253 255
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 102 103 250 251 252 253 255
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55

( 45 )->[46]->( 47 50 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u449(1){ }u450(7){ }u451(16){ }u452(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55

( 46 )->[47]->( 50 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u454(1){ }u455(7){ }u456(16){ }u457(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 43
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; live  gen 	 43
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55

( 11 )->[48]->( 63 49 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u460(1){ }u461(7){ }u462(16){ }u463(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 63
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 63
;; lr  def 	 256 257 259
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 63
;; live  gen 	 256 257 259
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55

( 48 )->[49]->( 50 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u469(1){ }u470(7){ }u471(16){ }u472(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55
;; live  gen 	 43
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55

( 27 47 49 46 )->[50]->( 51 57 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u473(1){ }u474(7){ }u475(16){ }u476(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 106 260 261 262 264
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; live  gen 	 106 260 261 262 264
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55

( 50 )->[51]->( 52 57 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u484(1){ }u485(7){ }u486(16){ }u487(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 265 266 267
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; live  gen 	 10 [a10] 11 [a11] 265 266 267
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55

( 51 )->[52]->( 53 54 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u496(1){ }u497(7){ }u498(16){ }u499(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 55
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 55

( 52 )->[53]->( 62 54 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u501(1){ }u502(7){ }u503(16){ }u504(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 109 110 268
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 55
;; live  gen 	 109 110 268
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 55

( 52 53 )->[54]->( 55 56 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u509(1){ }u510(7){ }u511(16){ }u512(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  def 	 111 112 113 114 115 116 140 142 143 147 269 270 278 279 281 282 284 288
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; live  gen 	 111 112 113 114 115 116 140 142 143 147 269 270 278 279 281 282 284 288
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 54 )->[55]->( 56 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u547(1){ }u548(7){ }u549(16){ }u550(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 289 290
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 289 290
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 54 55 )->[56]->( 63 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u556(1){ }u557(7){ }u558(16){ }u559(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 117 291 292 293 294
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 117 291 292 293 294
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 50 51 )->[57]->( 58 59 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u569(1){ }u570(7){ }u571(16){ }u572(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55

( 57 )->[58]->( 62 59 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u574(1){ }u575(7){ }u576(16){ }u577(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; lr  def 	 119
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; live  gen 	 119
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55

( 57 58 )->[59]->( 60 61 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u581(1){ }u582(7){ }u583(16){ }u584(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 120 121 122 295 296
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55
;; live  gen 	 120 121 122 295 296
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 59 )->[60]->( 63 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u596(1){ }u597(7){ }u598(16){ }u599(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 300 301
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 300 301
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 59 )->[61]->( 63 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u604(1){ }u605(7){ }u606(16){ }u607(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 302 303
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 302 303
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 45 53 58 )->[62]->( 63 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u615(1){ }u616(7){ }u617(16){ }u618(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 304 305 306
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 304 305 306
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 62 2 5 40 44 48 56 60 61 )->[63]->( 1 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u628(1){ }u629(7){ }u630(16){ }u631(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 63 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u632(1){ }u633(7){ }u634(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


engineUpdate

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={36d} r1={1d,98u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,63u} r8={35d} r9={35d} r10={57d,34u} r11={52d,17u} r12={43d,8u} r13={35d} r14={35d} r15={35d} r16={1d,63u} r17={1d,62u} r18={35d} r19={35d} r20={35d} r21={35d} r22={35d} r23={35d} r24={35d} r25={35d} r26={35d} r27={35d} r28={35d} r29={35d} r30={35d} r31={35d} r32={35d} r33={35d} r34={35d} r35={35d} r42={2d,7u} r43={6d,21u} r44={2d,2u} r45={2d,1u} r46={2d,12u} r47={1d,1u} r48={1d,1u} r50={1d,2u,2e} r51={2d,4u} r53={1d,1u} r55={1d,9u,1e} r57={1d,1u,1e} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,3u,3e} r64={1d,4u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u,1e} r78={1d,4u} r79={1d,1u} r80={1d,1u} r81={1d,1u,1e} r82={1d,1u} r83={1d,1u} r84={1d,1u} r86={1d,1u} r87={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u,1e} r96={1d,2u} r97={1d,1u} r102={1d,1u} r103={1d,1u,1e} r106={1d,1u,1e} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,2u} r113={1d,1u} r114={1d,3u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,2u} r130={1d,1u} r133={1d,1u} r135={1d,2u} r137={1d,1u} r138={1d,2u,1e} r140={1d,2u} r142={1d,1u} r143={1d,2u,1e} r147={1d,1u} r148={1d,2u} r149={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r182={1d,1u} r183={1d,3u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,5u} r234={1d,1u} r236={1d,1u} r239={1d,1u} r245={1d,1u} r246={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,7u} r270={1d,3u} r278={1d,1u} r279={1d,1u} r281={1d,1u,1e} r282={1d,1u} r284={1d,1u} r288={1d,1u} r289={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r294={1d,1u} r295={1d,4u} r296={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,1u} r303={1d,1u} r304={1d,1u} r305={1d,1u} r306={1d,1u} 
;;    total ref usage 1837{1202d,620u,15e} in 370{335 regular + 35 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 47 48 50 148 149 151 152 154
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 11 13 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 13 2 14 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2036 82 {call_value_internal}
     (nil)
    (nil))
(insn 14 13 15 2 (set (reg:SI 47 [ D.6327 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2036 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 15 14 16 2 (set (reg/f:SI 148)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2036 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 16 15 17 2 (set (reg:SI 48 [ D.6328 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 148)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2036 33 {zero_extendhisi2}
     (nil))
(insn 17 16 18 2 (set (reg/f:SI 149)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC187") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2036 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC186") [flags 0x2]  <var_decl 0x1019fc240 *.LC186>)
        (nil)))
(insn 18 17 19 2 (set (reg:SI 12 a12)
        (reg:SI 48 [ D.6328 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2036 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 48 [ D.6328 ])
        (nil)))
(insn 19 18 20 2 (set (reg:SI 11 a11)
        (reg:SI 47 [ D.6327 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2036 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 47 [ D.6327 ])
        (nil)))
(insn 20 19 21 2 (set (reg:SI 10 a10)
        (reg/f:SI 149)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2036 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 149)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC186") [flags 0x2]  <var_decl 0x1019fc240 *.LC186>)
            (nil))))
(call_insn 21 20 23 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2036 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 23 21 24 2 (set (reg:SI 50 [ D.6328 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 148)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2039 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 148)
        (nil)))
(insn 24 23 25 2 (set (reg:HI 151)
        (const_int 193 [0xc1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2039 45 {movhi_internal}
     (nil))
(insn 25 24 27 2 (set (reg:SI 152)
        (and:SI (reg:SI 50 [ D.6328 ])
            (subreg:SI (reg:HI 151) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2039 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 151)
        (expr_list:REG_EQUAL (and:SI (reg:SI 50 [ D.6328 ])
                (const_int 193 [0xc1]))
            (nil))))
(insn 27 25 28 2 (set (reg:SI 154)
        (zero_extend:SI (subreg:HI (reg:SI 152) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2039 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (ne (reg:SI 154)
                (const_int 0 [0]))
            (label_ref:SI 527)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2039 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 154)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 527)
;;  succ:       63 [39.0%] 
;;              3 [61.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(1){ }u21(7){ }u22(16){ }u23(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 53 155
(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 3 (set (reg/f:SI 155)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2043 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 31 30 32 3 (set (reg:SI 53 [ D.6329 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 155)
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2043 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 155)
        (nil)))
(jump_insn 32 31 33 3 (set (pc)
        (if_then_else (ne (reg:SI 53 [ D.6329 ])
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2043 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 53 [ D.6329 ])
        (int_list:REG_BR_PROB 2900 (nil)))
 -> 43)
;;  succ:       4 [71.0%]  (FALLTHRU)
;;              6 [29.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50

;; basic block 4, loop depth 0, count 0, freq 4331, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [71.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(1){ }u27(7){ }u28(16){ }u29(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  def 	 156 157 159
(note 33 32 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 4 (set (reg:HI 156)
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2043 45 {movhi_internal}
     (nil))
(insn 35 34 37 4 (set (reg:SI 157)
        (and:SI (reg:SI 50 [ D.6328 ])
            (subreg:SI (reg:HI 156) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2043 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 156)
        (expr_list:REG_DEAD (reg:SI 50 [ D.6328 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 50 [ D.6328 ])
                    (const_int 4 [0x4]))
                (nil)))))
(insn 37 35 38 4 (set (reg:SI 159)
        (zero_extend:SI (subreg:HI (reg:SI 157) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2043 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(jump_insn 38 37 39 4 (set (pc)
        (if_then_else (ne (reg:SI 159)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2043 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 159)
        (int_list:REG_BR_PROB 7929 (nil)))
 -> 43)
;;  succ:       5 [20.7%]  (FALLTHRU)
;;              6 [79.3%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 5, loop depth 0, count 0, freq 897, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [20.7%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(1){ }u36(7){ }u37(16){ }u38(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 39 38 40 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(call_insn 40 39 43 5 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("LMIC_startJoining") [flags 0x3]  <function_decl 0x100b28510 LMIC_startJoining>) [0 LMIC_startJoining S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2044 82 {call_value_internal}
     (expr_list:REG_UNUSED (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;  succ:       63 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 6, loop depth 0, count 0, freq 5203, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [29.0%] 
;;              4 [79.3%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(1){ }u41(7){ }u42(16){ }u43(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 55 57 160 161 162 164
(code_label 43 40 44 6 270 "" [2 uses])
(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(call_insn 45 44 46 6 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2049 82 {call_value_internal}
     (nil)
    (nil))
(insn 46 45 47 6 (set (reg/v:SI 55 [ txbeg ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2049 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(debug_insn 47 46 48 6 (var_location:SI now (reg/v:SI 55 [ txbeg ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2049 -1
     (nil))
(debug_insn 48 47 49 6 (var_location:SI rxtime (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2050 -1
     (nil))
(debug_insn 49 48 50 6 (var_location:SI txbeg (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2051 -1
     (nil))
(insn 50 49 51 6 (set (reg/f:SI 160)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2054 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 51 50 52 6 (set (reg:SI 57 [ D.6328 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 160)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2054 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 160)
        (nil)))
(insn 52 51 53 6 (set (reg:HI 161)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2054 45 {movhi_internal}
     (nil))
(insn 53 52 55 6 (set (reg:SI 162)
        (and:SI (reg:SI 57 [ D.6328 ])
            (subreg:SI (reg:HI 161) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2054 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 161)
        (expr_list:REG_DEAD (reg:SI 57 [ D.6328 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 57 [ D.6328 ])
                    (const_int 2 [0x2]))
                (nil)))))
(insn 55 53 56 6 (set (reg:SI 164)
        (zero_extend:SI (subreg:HI (reg:SI 162) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2054 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(jump_insn 56 55 57 6 (set (pc)
        (if_then_else (eq (reg:SI 164)
                (const_int 0 [0]))
            (label_ref:SI 532)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2054 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 164)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 532)
;;  succ:       7 [50.0%]  (FALLTHRU)
;;              10 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55

;; basic block 7, loop depth 0, count 0, freq 2602, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u53(1){ }u54(7){ }u55(16){ }u56(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  def 	 59 60 61 165
(note 57 56 58 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 58 57 59 7 (set (reg:SI 59 [ D.6327 ])
        (plus:SI (reg/v:SI 55 [ txbeg ])
            (const_int 125 [0x7d]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2056 1 {addsi3}
     (nil))
(insn 59 58 60 7 (set (reg/f:SI 165)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2056 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 60 59 61 7 (set (reg:SI 60 [ D.6327 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 165)
                (const_int 400 [0x190])) [0 LMIC.bcnRxtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2056 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 165)
        (nil)))
(insn 61 60 62 7 (set (reg:SI 61 [ D.6327 ])
        (minus:SI (reg:SI 59 [ D.6327 ])
            (reg:SI 60 [ D.6327 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2056 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 60 [ D.6327 ])
        (expr_list:REG_DEAD (reg:SI 59 [ D.6327 ])
            (nil))))
(jump_insn 62 61 63 7 (set (pc)
        (if_then_else (ge (reg:SI 61 [ D.6327 ])
                (const_int 1 [0x1]))
            (pc)
            (label_ref 69))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2056 57 {*bfalse}
     (expr_list:REG_DEAD (reg:SI 61 [ D.6327 ])
        (int_list:REG_BR_PROB 4752 (nil)))
 -> 69)
;;  succ:       8 [52.5%]  (FALLTHRU)
;;              9 [47.5%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55

;; basic block 8, loop depth 0, count 0, freq 1365, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 [52.5%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u62(1){ }u63(7){ }u64(16){ }u65(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 166 167
(note 63 62 64 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 65 8 (set (reg:SI 166)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC188") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2056 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 2056 [0x808])
        (nil)))
(insn 65 64 66 8 (set (reg/f:SI 167)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC189") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2056 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(insn 66 65 67 8 (set (reg:SI 11 a11)
        (reg:SI 166)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2056 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_EQUAL (const_int 2056 [0x808])
            (nil))))
(insn 67 66 68 8 (set (reg:SI 10 a10)
        (reg/f:SI 167)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2056 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 167)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
            (nil))))
(call_insn 68 67 69 8 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2056 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55

;; basic block 9, loop depth 0, count 0, freq 2602, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 [47.5%] 
;;              8 [100.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u71(1){ }u72(7){ }u73(16){ }u74(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 62 168
(code_label 69 68 70 9 272 "" [1 uses])
(note 70 69 71 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 72 9 (set (reg/f:SI 168)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2057 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 72 71 73 9 (set (reg:SI 62 [ D.6327 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 168)
                (const_int 400 [0x190])) [0 LMIC.bcnRxtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2057 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 168)
        (nil)))
(insn 73 72 74 9 (set (reg/v:SI 42 [ rxtime ])
        (plus:SI (reg:SI 62 [ D.6327 ])
            (const_int -125 [0xffffffffffffff83]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2057 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 62 [ D.6327 ])
        (nil)))
(debug_insn 74 73 532 9 (var_location:SI rxtime (reg/v:SI 42 [ rxtime ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2057 -1
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55

;; basic block 10, loop depth 0, count 0, freq 2602, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u78(1){ }u79(7){ }u80(16){ }u81(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 532 74 531 10 299 "" [1 uses])
(note 531 532 3 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 3 531 75 10 (set (reg/v:SI 42 [ rxtime ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2050 44 {movsi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55

;; basic block 11, loop depth 0, count 0, freq 5203, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [100.0%]  (FALLTHRU)
;;              9 [100.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u82(1){ }u83(7){ }u84(16){ }u85(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 63 169 170 171 173
(code_label 75 3 76 11 271 "" [0 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 77 76 78 11 (var_location:SI rxtime (reg/v:SI 42 [ rxtime ])) -1
     (nil))
(insn 78 77 79 11 (set (reg/f:SI 169)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2061 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 79 78 80 11 (set (reg:SI 63 [ D.6328 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 169)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2061 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 169)
        (nil)))
(insn 80 79 81 11 (set (reg:HI 170)
        (const_int 60 [0x3c])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2061 45 {movhi_internal}
     (nil))
(insn 81 80 83 11 (set (reg:SI 171)
        (and:SI (reg:SI 63 [ D.6328 ])
            (subreg:SI (reg:HI 170) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2061 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 170)
        (expr_list:REG_EQUAL (and:SI (reg:SI 63 [ D.6328 ])
                (const_int 60 [0x3c]))
            (nil))))
(insn 83 81 84 11 (set (reg:SI 173)
        (zero_extend:SI (subreg:HI (reg:SI 171) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2061 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
(jump_insn 84 83 85 11 (set (pc)
        (if_then_else (eq (reg:SI 173)
                (const_int 0 [0]))
            (label_ref 380)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2061 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 173)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 380)
;;  succ:       12 [50.0%]  (FALLTHRU)
;;              48 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 63

;; basic block 12, loop depth 0, count 0, freq 2602, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [50.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u93(1){ }u94(7){ }u95(16){ }u96(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 63
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 63
;; lr  def 	 64 174 175
(note 85 84 86 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 86 85 87 12 (set (reg:HI 174)
        (const_int 36 [0x24])) 45 {movhi_internal}
     (nil))
(insn 87 86 88 12 (set (reg:SI 175)
        (and:SI (reg:SI 63 [ D.6328 ])
            (subreg:SI (reg:HI 174) 0))) 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 174)
        (expr_list:REG_DEAD (reg:SI 63 [ D.6328 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 63 [ D.6328 ])
                    (const_int 36 [0x24]))
                (nil)))))
(insn 88 87 89 12 (set (reg:SI 64 [ D.6328 ])
        (zero_extend:SI (subreg:HI (reg:SI 175) 0))) 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 175)
        (nil)))
(debug_insn 89 88 90 12 (var_location:QI D#3 (ne:QI (subreg:HI (reg:SI 64 [ D.6328 ]) 0)
        (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2064 -1
     (nil))
(debug_insn 90 89 91 12 (var_location:QI jacc (debug_expr:QI D#3)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2064 -1
     (nil))
(jump_insn 91 90 92 12 (set (pc)
        (if_then_else (eq (reg:SI 64 [ D.6328 ])
                (const_int 0 [0]))
            (label_ref 101)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2066 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 101)
;;  succ:       13 [50.0%]  (FALLTHRU)
;;              14 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64

;; basic block 13, loop depth 0, count 0, freq 1301, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u103(1){ }u104(7){ }u105(16){ }u106(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 67 176
(note 92 91 93 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 93 92 94 13 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2067 82 {call_value_internal}
     (nil)
    (nil))
(insn 94 93 95 13 (set (reg:SI 67 [ D.6327 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2067 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 95 94 96 13 (set (reg/f:SI 176)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC191") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2067 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC190") [flags 0x2]  <var_decl 0x1019fc2d0 *.LC190>)
        (nil)))
(insn 96 95 97 13 (set (reg:SI 11 a11)
        (reg:SI 67 [ D.6327 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2067 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 67 [ D.6327 ])
        (nil)))
(insn 97 96 98 13 (set (reg:SI 10 a10)
        (reg/f:SI 176)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2067 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC190") [flags 0x2]  <var_decl 0x1019fc2d0 *.LC190>)
            (nil))))
(call_insn 98 97 101 13 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2067 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_UNUSED (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64

;; basic block 14, loop depth 0, count 0, freq 1301, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u114(1){ }u115(7){ }u116(16){ }u117(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 68 177
(code_label 101 98 102 14 274 "" [1 uses])
(note 102 101 103 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(call_insn 103 102 104 14 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2069 82 {call_value_internal}
     (nil)
    (nil))
(insn 104 103 105 14 (set (reg:SI 68 [ D.6327 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2069 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 105 104 106 14 (set (reg/f:SI 177)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC193") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2069 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC192") [flags 0x2]  <var_decl 0x1019fc360 *.LC192>)
        (nil)))
(insn 106 105 107 14 (set (reg:SI 11 a11)
        (reg:SI 68 [ D.6327 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2069 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 68 [ D.6327 ])
        (nil)))
(insn 107 106 108 14 (set (reg:SI 10 a10)
        (reg/f:SI 177)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2069 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 177)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC192") [flags 0x2]  <var_decl 0x1019fc360 *.LC192>)
            (nil))))
(call_insn 108 107 109 14 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2069 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_UNUSED (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64

;; basic block 15, loop depth 0, count 0, freq 2602, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 [100.0%]  (FALLTHRU)
;;              14 [100.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u125(1){ }u126(7){ }u127(16){ }u128(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 69 178 179 180 182
(code_label 109 108 110 15 275 "" [0 uses])
(note 110 109 111 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 112 15 (set (reg/f:SI 178)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2072 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 112 111 113 15 (set (reg:SI 69 [ D.6328 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 178)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2072 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 178)
        (nil)))
(insn 113 112 114 15 (set (reg:SI 180)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC194") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2072 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 2048 [0x800])
        (nil)))
(insn 114 113 116 15 (set (reg:SI 179)
        (and:SI (reg:SI 69 [ D.6328 ])
            (reg:SI 180))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2072 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 180)
        (expr_list:REG_DEAD (reg:SI 69 [ D.6328 ])
            (nil))))
(insn 116 114 117 15 (set (reg:SI 182)
        (zero_extend:SI (subreg:HI (reg:SI 179) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2072 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(jump_insn 117 116 118 15 (set (pc)
        (if_then_else (eq (reg:SI 182)
                (const_int 0 [0]))
            (label_ref 140)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2072 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 182)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 140)
;;  succ:       16 [50.0%]  (FALLTHRU)
;;              17 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64

;; basic block 16, loop depth 0, count 0, freq 1301, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 [50.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u134(1){ }u135(7){ }u136(16){ }u137(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 73 183 186 187 188 189
(note 118 117 119 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 119 118 120 16 (set (reg:SI 10 a10)
        (reg/v:SI 55 [ txbeg ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2073 44 {movsi_internal}
     (nil))
(call_insn 120 119 121 16 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("nextTx") [flags 0x3]  <function_decl 0x100b7c870 nextTx>) [0 nextTx S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2073 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 121 120 122 16 (set (reg/v:SI 43 [ txbeg ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2073 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 122 121 123 16 (set (reg/f:SI 183)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2073 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 123 122 124 16 (set (mem/j/c:SI (reg/f:SI 183) [0 LMIC.txend+0 S4 A32])
        (reg/v:SI 43 [ txbeg ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2073 44 {movsi_internal}
     (nil))
(debug_insn 124 123 127 16 (var_location:SI txbeg (reg/v:SI 43 [ txbeg ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2073 -1
     (nil))
(insn 127 124 128 16 (set (reg:HI 186 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 183)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2074 45 {movhi_internal}
     (nil))
(insn 128 127 129 16 (set (reg:SI 188)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC195") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2074 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int -2049 [0xfffffffffffff7ff])
        (nil)))
(insn 129 128 130 16 (set (reg:SI 187)
        (and:SI (subreg:SI (reg:HI 186 [ LMIC.opmode ]) 0)
            (reg:SI 188))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2074 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_DEAD (reg:HI 186 [ LMIC.opmode ])
            (nil))))
(insn 130 129 131 16 (set (mem/j/c:HI (plus:SI (reg/f:SI 183)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 187) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2074 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_DEAD (reg/f:SI 183)
            (nil))))
(call_insn 131 130 132 16 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2076 82 {call_value_internal}
     (nil)
    (nil))
(insn 132 131 133 16 (set (reg:SI 73 [ D.6327 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2076 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 133 132 134 16 (set (reg/f:SI 189)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC197") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2076 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC196") [flags 0x2]  <var_decl 0x1019fc3f0 *.LC196>)
        (nil)))
(insn 134 133 135 16 (set (reg:SI 12 a12)
        (reg/v:SI 43 [ txbeg ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2076 44 {movsi_internal}
     (nil))
(insn 135 134 136 16 (set (reg:SI 11 a11)
        (reg:SI 73 [ D.6327 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2076 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 73 [ D.6327 ])
        (nil)))
(insn 136 135 137 16 (set (reg:SI 10 a10)
        (reg/f:SI 189)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2076 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 189)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC196") [flags 0x2]  <var_decl 0x1019fc3f0 *.LC196>)
            (nil))))
(call_insn 137 136 140 16 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2076 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64

;; basic block 17, loop depth 0, count 0, freq 1301, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 [50.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u159(1){ }u160(7){ }u161(16){ }u162(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 74 190 191
(code_label 140 137 141 17 276 "" [1 uses])
(note 141 140 142 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 142 141 143 17 (set (reg/f:SI 190)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2079 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 143 142 144 17 (set (reg/v:SI 43 [ txbeg ])
        (mem/j/c:SI (reg/f:SI 190) [0 LMIC.txend+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2079 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 190)
        (nil)))
(debug_insn 144 143 145 17 (var_location:SI txbeg (reg/v:SI 43 [ txbeg ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2079 -1
     (nil))
(call_insn 145 144 146 17 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2081 82 {call_value_internal}
     (nil)
    (nil))
(insn 146 145 147 17 (set (reg:SI 74 [ D.6327 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2081 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 147 146 148 17 (set (reg/f:SI 191)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC199") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2081 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC198") [flags 0x2]  <var_decl 0x1019fc480 *.LC198>)
        (nil)))
(insn 148 147 149 17 (set (reg:SI 12 a12)
        (reg/v:SI 43 [ txbeg ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2081 44 {movsi_internal}
     (nil))
(insn 149 148 150 17 (set (reg:SI 11 a11)
        (reg:SI 74 [ D.6327 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2081 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 74 [ D.6327 ])
        (nil)))
(insn 150 149 151 17 (set (reg:SI 10 a10)
        (reg/f:SI 191)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2081 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC198") [flags 0x2]  <var_decl 0x1019fc480 *.LC198>)
            (nil))))
(call_insn 151 150 152 17 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2081 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64

;; basic block 18, loop depth 0, count 0, freq 2602, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 [100.0%]  (FALLTHRU)
;;              17 [100.0%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u174(1){ }u175(7){ }u176(16){ }u177(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 75 192
(code_label 152 151 153 18 277 "" [0 uses])
(note 153 152 154 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 154 153 155 18 (var_location:SI txbeg (reg/v:SI 43 [ txbeg ])) -1
     (nil))
(insn 155 154 156 18 (set (reg/f:SI 192)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 156 155 157 18 (set (reg:SI 75 [ D.6330 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 192)
                    (const_int 163 [0xa3])) [0 LMIC.globalDutyRate+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 192)
        (nil)))
(jump_insn 157 156 158 18 (set (pc)
        (if_then_else (ne (reg:SI 75 [ D.6330 ])
                (const_int 0 [0]))
            (label_ref 166)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 75 [ D.6330 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 166)
;;  succ:       20 [50.0%] 
;;              19 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64

;; basic block 19, loop depth 0, count 0, freq 1301, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u181(1){ }u182(7){ }u183(16){ }u184(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 76 193 194 195 197
(note 158 157 159 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 159 158 160 19 (set (reg/f:SI 193)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 160 159 161 19 (set (reg:SI 76 [ D.6328 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 193)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 193)
        (nil)))
(insn 161 160 162 19 (set (reg:HI 194)
        (const_int 256 [0x100])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 45 {movhi_internal}
     (nil))
(insn 162 161 164 19 (set (reg:SI 195)
        (and:SI (reg:SI 76 [ D.6328 ])
            (subreg:SI (reg:HI 194) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 194)
        (expr_list:REG_DEAD (reg:SI 76 [ D.6328 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 76 [ D.6328 ])
                    (const_int 256 [0x100]))
                (nil)))))
(insn 164 162 165 19 (set (reg:SI 197)
        (zero_extend:SI (subreg:HI (reg:SI 195) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 195)
        (nil)))
(jump_insn 165 164 166 19 (set (pc)
        (if_then_else (eq (reg:SI 197)
                (const_int 0 [0]))
            (label_ref 181)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 197)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 181)
;;  succ:       20 [50.0%]  (FALLTHRU)
;;              22 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64

;; basic block 20, loop depth 0, count 0, freq 1951, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%] 
;;              19 [50.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u191(1){ }u192(7){ }u193(16){ }u194(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 78 79 198
(code_label 166 165 167 20 278 "" [1 uses])
(note 167 166 168 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 168 167 169 20 (set (reg/f:SI 198)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 169 168 170 20 (set (reg/v:SI 78 [ txbeg ])
        (mem/j/c:SI (plus:SI (reg/f:SI 198)
                (const_int 164 [0xa4])) [0 LMIC.globalDutyAvail+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 198)
        (nil)))
(insn 170 169 171 20 (set (reg:SI 79 [ D.6327 ])
        (minus:SI (reg/v:SI 43 [ txbeg ])
            (reg/v:SI 78 [ txbeg ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 4 {subsi3}
     (nil))
(jump_insn 171 170 172 20 (set (pc)
        (if_then_else (ge (reg:SI 79 [ D.6327 ])
                (const_int 0 [0]))
            (label_ref 181)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 79 [ D.6327 ])
        (int_list:REG_BR_PROB 8688 (nil)))
 -> 181)
;;  succ:       21 [13.1%]  (FALLTHRU)
;;              22 [86.9%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64 78

;; basic block 21, loop depth 0, count 0, freq 256, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 [13.1%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u199(1){ }u200(7){ }u201(16){ }u202(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 64 78
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 78
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 80 199
(note 172 171 173 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 173 172 174 21 (var_location:SI txbeg (reg/v:SI 78 [ txbeg ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2086 -1
     (nil))
(call_insn 174 173 175 21 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2088 82 {call_value_internal}
     (nil)
    (nil))
(insn 175 174 176 21 (set (reg:SI 80 [ D.6327 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2088 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 176 175 177 21 (set (reg/f:SI 199)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC201") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2088 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC200") [flags 0x2]  <var_decl 0x1019fc510 *.LC200>)
        (nil)))
(insn 177 176 178 21 (set (reg:SI 12 a12)
        (reg/v:SI 78 [ txbeg ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2088 44 {movsi_internal}
     (nil))
(insn 178 177 179 21 (set (reg:SI 11 a11)
        (reg:SI 80 [ D.6327 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2088 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 80 [ D.6327 ])
        (nil)))
(insn 179 178 180 21 (set (reg:SI 10 a10)
        (reg/f:SI 199)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2088 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC200") [flags 0x2]  <var_decl 0x1019fc510 *.LC200>)
            (nil))))
(call_insn 180 179 4 21 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2088 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 4 180 181 21 (set (reg/v:SI 43 [ txbeg ])
        (reg/v:SI 78 [ txbeg ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2086 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 78 [ txbeg ])
        (nil)))
;;  succ:       22 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64

;; basic block 22, loop depth 0, count 0, freq 2602, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 [50.0%] 
;;              20 [86.9%] 
;;              21 [100.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u214(1){ }u215(7){ }u216(16){ }u217(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 81 200 201 202 204
(code_label 181 4 182 22 279 "" [2 uses])
(note 182 181 183 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 183 182 184 22 (var_location:SI txbeg (reg/v:SI 43 [ txbeg ])) -1
     (nil))
(insn 184 183 185 22 (set (reg/f:SI 200)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2094 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 185 184 186 22 (set (reg:SI 81 [ D.6328 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 200)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2094 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 200)
        (nil)))
(insn 186 185 187 22 (set (reg:HI 201)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2094 45 {movhi_internal}
     (nil))
(insn 187 186 189 22 (set (reg:SI 202)
        (and:SI (reg:SI 81 [ D.6328 ])
            (subreg:SI (reg:HI 201) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2094 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 201)
        (expr_list:REG_DEAD (reg:SI 81 [ D.6328 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 81 [ D.6328 ])
                    (const_int 2 [0x2]))
                (nil)))))
(insn 189 187 190 22 (set (reg:SI 204)
        (zero_extend:SI (subreg:HI (reg:SI 202) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2094 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 202)
        (nil)))
(jump_insn 190 189 191 22 (set (pc)
        (if_then_else (eq (reg:SI 204)
                (const_int 0 [0]))
            (label_ref 214)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2094 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 204)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 214)
;;  succ:       23 [50.0%]  (FALLTHRU)
;;              28 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64

;; basic block 23, loop depth 0, count 0, freq 1301, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 [50.0%]  (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u225(1){ }u226(7){ }u227(16){ }u228(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64
;; lr  def 	
(note 191 190 192 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(jump_insn 192 191 193 23 (set (pc)
        (if_then_else (eq (reg:SI 64 [ D.6328 ])
                (const_int 0 [0]))
            (label_ref:SI 536)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2095 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 536)
;;  succ:       24 [50.0%]  (FALLTHRU)
;;              25 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64

;; basic block 24, loop depth 0, count 0, freq 651, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23 [50.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u230(1){ }u231(7){ }u232(16){ }u233(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45
(note 193 192 5 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 5 193 536 24 (set (reg:SI 45 [ D.6327 ])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC183") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2095 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 562500 [0x89544])
        (nil)))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 55 64

;; basic block 25, loop depth 0, count 0, freq 651, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23 [50.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u234(1){ }u235(7){ }u236(16){ }u237(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45
(code_label 536 5 535 25 300 "" [1 uses])
(note 535 536 6 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 6 535 194 25 (set (reg:SI 45 [ D.6327 ])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC184") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2095 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 375000 [0x5b8d8])
        (nil)))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 55 64

;; basic block 26, loop depth 0, count 0, freq 1301, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       25 [100.0%]  (FALLTHRU)
;;              24 [100.0%]  (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u238(1){ }u239(7){ }u240(16){ }u241(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 45
;; lr  def 	 82 83
(code_label 194 6 195 26 281 "" [0 uses])
(note 195 194 196 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 196 195 197 26 (set (reg:SI 82 [ D.6327 ])
        (plus:SI (reg/v:SI 43 [ txbeg ])
            (reg:SI 45 [ D.6327 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2095 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 45 [ D.6327 ])
        (nil)))
(insn 197 196 198 26 (set (reg:SI 83 [ D.6327 ])
        (minus:SI (reg:SI 82 [ D.6327 ])
            (reg/v:SI 42 [ rxtime ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2095 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 82 [ D.6327 ])
        (nil)))
(jump_insn 198 197 199 26 (set (pc)
        (if_then_else (ge (reg:SI 83 [ D.6327 ])
                (const_int 1 [0x1]))
            (pc)
            (label_ref 214))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2094 57 {*bfalse}
     (expr_list:REG_DEAD (reg:SI 83 [ D.6327 ])
        (int_list:REG_BR_PROB 4752 (nil)))
 -> 214)
;;  succ:       27 [52.5%]  (FALLTHRU)
;;              28 [47.5%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64

;; basic block 27, loop depth 0, count 0, freq 683, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 [52.5%]  (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u247(1){ }u248(7){ }u249(16){ }u250(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 84 205 206 207
(note 199 198 200 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(call_insn 200 199 201 27 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2098 82 {call_value_internal}
     (nil)
    (nil))
(insn 201 200 202 27 (set (reg:SI 84 [ D.6327 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2098 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 202 201 203 27 (set (reg/f:SI 205)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC203") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2098 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC202") [flags 0x2]  <var_decl 0x1019fc5a0 *.LC202>)
        (nil)))
(insn 203 202 204 27 (set (reg:SI 11 a11)
        (reg:SI 84 [ D.6327 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2098 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 84 [ D.6327 ])
        (nil)))
(insn 204 203 205 27 (set (reg:SI 10 a10)
        (reg/f:SI 205)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2098 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 205)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC202") [flags 0x2]  <var_decl 0x1019fc5a0 *.LC202>)
            (nil))))
(call_insn 205 204 206 27 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2098 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_UNUSED (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 206 205 207 27 (set (reg:SI 207)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC204") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2103 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 132500 [0x20594])
        (nil)))
(insn 207 206 208 27 (set (reg:SI 206 [ D.6327 ])
        (plus:SI (reg/v:SI 42 [ rxtime ])
            (reg:SI 207))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2103 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 207)
        (nil)))
(insn 208 207 209 27 (set (reg:SI 11 a11)
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2103 44 {movsi_internal}
     (nil))
(insn 209 208 210 27 (set (reg:SI 10 a10)
        (reg:SI 206 [ D.6327 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2103 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 206 [ D.6327 ])
        (nil)))
(call_insn 210 209 211 27 (call (mem:SI (symbol_ref:SI ("txDelay") [flags 0x3]  <function_decl 0x100b66d80 txDelay>) [0 txDelay S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2103 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(debug_insn 211 210 9 27 (var_location:SI txbeg (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2104 -1
     (nil))
(insn 9 211 214 27 (set (reg/v:SI 43 [ txbeg ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2104 44 {movsi_internal}
     (nil))
;;  succ:       50 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55

;; basic block 28, loop depth 0, count 0, freq 1919, maybe hot
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 [50.0%] 
;;              26 [47.5%] 
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u264(1){ }u265(7){ }u266(16){ }u267(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 55
;; lr  def 	 86 87 208
(code_label 214 9 215 28 280 "" [2 uses])
(note 215 214 216 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 216 215 217 28 (set (reg:SI 208)
        (const_int -125 [0xffffffffffffff83])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2109 44 {movsi_internal}
     (nil))
(insn 217 216 218 28 (set (reg:SI 86 [ D.6327 ])
        (minus:SI (reg:SI 208)
            (reg/v:SI 55 [ txbeg ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2109 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 208)
        (expr_list:REG_EQUAL (minus:SI (const_int -125 [0xffffffffffffff83])
                (reg/v:SI 55 [ txbeg ]))
            (nil))))
(insn 218 217 219 28 (set (reg:SI 87 [ D.6327 ])
        (plus:SI (reg/v:SI 43 [ txbeg ])
            (reg:SI 86 [ D.6327 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2109 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 86 [ D.6327 ])
        (nil)))
(jump_insn 219 218 220 28 (set (pc)
        (if_then_else (ge (reg:SI 87 [ D.6327 ])
                (const_int 0 [0]))
            (label_ref 357)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2109 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 87 [ D.6327 ])
        (int_list:REG_BR_PROB 7300 (nil)))
 -> 357)
;;  succ:       29 [27.0%]  (FALLTHRU)
;;              45 [73.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55 64

;; basic block 29, loop depth 0, count 0, freq 518, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28 [27.0%]  (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u274(1){ }u275(7){ }u276(16){ }u277(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 46 88 209 210
(note 220 219 221 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(call_insn 221 220 222 29 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2111 82 {call_value_internal}
     (nil)
    (nil))
(insn 222 221 223 29 (set (reg:SI 88 [ D.6327 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2111 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 223 222 224 29 (set (reg/f:SI 209)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC206") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2111 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC205") [flags 0x2]  <var_decl 0x1019fc630 *.LC205>)
        (nil)))
(insn 224 223 225 29 (set (reg:SI 11 a11)
        (reg:SI 88 [ D.6327 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2111 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 88 [ D.6327 ])
        (nil)))
(insn 225 224 226 29 (set (reg:SI 10 a10)
        (reg/f:SI 209)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2111 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 209)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC205") [flags 0x2]  <var_decl 0x1019fc630 *.LC205>)
            (nil))))
(call_insn 226 225 227 29 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2111 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_UNUSED (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(debug_insn 227 226 228 29 (var_location:SI txbeg (reg/v:SI 55 [ txbeg ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2114 -1
     (nil))
(insn 228 227 229 29 (set (reg/f:SI 210)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2115 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 229 228 230 29 (set (reg/v:SI 46 [ txdr ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 210)
                    (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2115 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 210)
        (nil)))
(debug_insn 230 229 231 29 (var_location:QI txdr (subreg:QI (reg/v:SI 46 [ txdr ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2115 -1
     (nil))
(jump_insn 231 230 232 29 (set (pc)
        (if_then_else (eq (reg:SI 64 [ D.6328 ])
                (const_int 0 [0]))
            (label_ref 283)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2117 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 64 [ D.6328 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 283)
;;  succ:       30 [50.0%]  (FALLTHRU)
;;              39 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55

;; basic block 30, loop depth 0, count 0, freq 259, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       29 [50.0%]  (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u289(1){ }u290(7){ }u291(16){ }u292(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 92 211 212 213 215
(note 232 231 233 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 233 232 234 30 (set (reg/f:SI 211)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2119 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 234 233 235 30 (set (reg:SI 92 [ D.6328 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 211)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2119 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 211)
        (nil)))
(insn 235 234 236 30 (set (reg:HI 212)
        (const_int 32 [0x20])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2119 45 {movhi_internal}
     (nil))
(insn 236 235 238 30 (set (reg:SI 213)
        (and:SI (reg:SI 92 [ D.6328 ])
            (subreg:SI (reg:HI 212) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2119 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 212)
        (expr_list:REG_DEAD (reg:SI 92 [ D.6328 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 92 [ D.6328 ])
                    (const_int 32 [0x20]))
                (nil)))))
(insn 238 236 239 30 (set (reg:SI 215)
        (zero_extend:SI (subreg:HI (reg:SI 213) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2119 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
(jump_insn 239 238 240 30 (set (pc)
        (if_then_else (eq (reg:SI 215)
                (const_int 0 [0]))
            (label_ref:SI 541)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2119 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 215)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 541)
;;  succ:       31 [50.0%]  (FALLTHRU)
;;              37 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55

;; basic block 31, loop depth 0, count 0, freq 130, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       30 [50.0%]  (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u299(1){ }u300(7){ }u301(16){ }u302(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 51 216
(note 240 239 241 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 241 240 242 31 (set (reg/f:SI 216)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2120 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 242 241 243 31 (set (reg/v:SI 51 [ n ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 216)
                    (const_int 178 [0xb2])) [0 LMIC.rejoinCnt+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2120 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 216)
        (nil)))
(debug_insn 243 242 244 31 (var_location:QI dr (subreg:QI (reg/v:SI 46 [ txdr ]) 0)) -1
     (nil))
(debug_insn 244 243 270 31 (var_location:QI n (subreg:QI (reg/v:SI 51 [ n ]) 0)) -1
     (nil))
;;  succ:       35 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 51 55

;; basic block 32, loop depth 0, count 0, freq 1310, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       35 [91.0%] 
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u306(1){ }u307(7){ }u308(16){ }u309(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55 126
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46
;; lr  def 	 124 125 217 218
(code_label 270 244 247 32 288 "" [1 uses])
(note 247 270 248 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 248 247 250 32 (var_location:QI dr (subreg:QI (reg/v:SI 46 [ txdr ]) 0)) -1
     (nil))
(debug_insn 250 248 251 32 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(debug_insn 251 250 252 32 (var_location:SI index (reg/v:SI 46 [ txdr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(insn 252 251 253 32 (set (reg/f:SI 217)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC207") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 253 252 254 32 (set (reg/f:SI 124 [ D.6332 ])
        (plus:SI (reg/v:SI 46 [ txdr ])
            (reg/f:SI 217))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 217)
        (nil)))
(insn 254 253 255 32 (set (reg:SI 125 [ D.6333 ])
        (zero_extend:SI (mem:QI (reg/f:SI 124 [ D.6332 ]) [0 *_157+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 124 [ D.6332 ])
        (nil)))
(insn 255 254 256 32 (set (reg:SI 218)
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 44 {movsi_internal}
     (nil))
(jump_insn 256 255 257 32 (set (pc)
        (if_then_else (eq (reg:SI 125 [ D.6333 ])
                (reg:SI 218))
            (label_ref 260)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 218)
        (expr_list:REG_DEAD (reg:SI 125 [ D.6333 ])
            (int_list:REG_BR_PROB 2800 (nil))))
 -> 260)
;;  succ:       33 [72.0%]  (FALLTHRU)
;;              34 [28.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55 126

;; basic block 33, loop depth 0, count 0, freq 943, maybe hot
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       32 [72.0%]  (FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u317(1){ }u318(7){ }u319(16){ }u320(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55 126
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46
;; lr  def 	 46 219
(note 257 256 258 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 258 257 259 33 (set (reg:SI 219)
        (plus:SI (reg/v:SI 46 [ txdr ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 46 [ txdr ])
        (nil)))
(insn 259 258 260 33 (set (reg/v:SI 46 [ txdr ])
        (zero_extend:SI (subreg:QI (reg:SI 219) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 219)
        (nil)))
;;  succ:       34 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55 126

;; basic block 34, loop depth 0, count 0, freq 1310, maybe hot
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       32 [28.0%] 
;;              33 [100.0%]  (FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u323(1){ }u324(7){ }u325(16){ }u326(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55 126
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 126
;; lr  def 	 51
(code_label 260 259 261 34 287 "" [1 uses])
(note 261 260 262 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 262 261 263 34 (set (reg/v:SI 51 [ n ])
        (reg/v:SI 126 [ n ])) 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 126 [ n ])
        (nil)))
;;  succ:       35 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 51 55

;; basic block 35, loop depth 0, count 0, freq 1439, maybe hot
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       34 [100.0%]  (FALLTHRU,DFS_BACK)
;;              31 [100.0%]  (FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u328(1){ }u329(7){ }u330(16){ }u331(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 51 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51
;; lr  def 	 126 220
(code_label 263 262 264 35 286 "" [0 uses])
(note 264 263 265 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 265 264 266 35 (var_location:QI n (subreg:QI (reg/v:SI 51 [ n ]) 0)) -1
     (nil))
(debug_insn 266 265 267 35 (var_location:QI dr (subreg:QI (reg/v:SI 46 [ txdr ]) 0)) -1
     (nil))
(insn 267 266 268 35 (set (reg:SI 220)
        (plus:SI (reg/v:SI 51 [ n ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 1 {addsi3}
     (nil))
(insn 268 267 269 35 (set (reg/v:SI 126 [ n ])
        (zero_extend:SI (subreg:QI (reg:SI 220) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 220)
        (nil)))
(debug_insn 269 268 271 35 (var_location:QI n (subreg:QI (reg/v:SI 126 [ n ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 -1
     (nil))
(jump_insn 271 269 537 35 (set (pc)
        (if_then_else (ne (reg/v:SI 51 [ n ])
                (const_int 0 [0]))
            (label_ref 270)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 56 {*btrue}
     (expr_list:REG_DEAD (reg/v:SI 51 [ n ])
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 270)
;;  succ:       32 [91.0%] 
;;              36 [9.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55 126

;; basic block 36, loop depth 0, count 0, freq 130, maybe hot
;;  prev block 35, next block 37, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       35 [9.0%]  (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u338(1){ }u339(7){ }u340(16){ }u341(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44
(note 537 271 7 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 7 537 541 36 (set (reg/v:SI 44 [ ftype ])
        (const_int 192 [0xc0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2121 44 {movsi_internal}
     (nil))
;;  succ:       38 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 46 55

;; basic block 37, loop depth 0, count 0, freq 130, maybe hot
;;  prev block 36, next block 38, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       30 [50.0%] 
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u342(1){ }u343(7){ }u344(16){ }u345(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44
(code_label 541 7 540 37 301 "" [1 uses])
(note 540 541 8 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 8 540 272 37 (set (reg/v:SI 44 [ ftype ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2123 44 {movsi_internal}
     (nil))
;;  succ:       38 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 46 55

;; basic block 38, loop depth 0, count 0, freq 259, maybe hot
;;  prev block 37, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       37 [100.0%]  (FALLTHRU)
;;              36 [100.0%]  (FALLTHRU)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u346(1){ }u347(7){ }u348(16){ }u349(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 46 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 221 222
(code_label 272 8 273 38 285 "" [0 uses])
(note 273 272 274 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 274 273 275 38 (var_location:QI ftype (subreg:QI (reg/v:SI 44 [ ftype ]) 0)) -1
     (nil))
(debug_insn 275 274 276 38 (var_location:QI txdr (subreg:QI (reg/v:SI 46 [ txdr ]) 0)) -1
     (nil))
(insn 276 275 277 38 (set (reg:SI 10 a10)
        (reg/v:SI 44 [ ftype ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2125 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 44 [ ftype ])
        (nil)))
(call_insn 277 276 278 38 (call (mem:SI (symbol_ref:SI ("buildJoinRequest") [flags 0x3]  <function_decl 0x100bc3870 buildJoinRequest>) [0 buildJoinRequest S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2125 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 278 277 279 38 (set (reg/f:SI 221)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2126 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 279 278 280 38 (set (reg:SI 222)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC208") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2126 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("jreqDone") [flags 0x3]  <function_decl 0x100bb2bd0 jreqDone>)
        (nil)))
(insn 280 279 283 38 (set (mem/f/j/c:SI (plus:SI (reg/f:SI 221)
                (const_int 28 [0x1c])) [0 LMIC.osjob.func+0 S4 A32])
        (reg:SI 222)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2126 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_DEAD (reg/f:SI 221)
            (nil))))
;;  succ:       44 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55

;; basic block 39, loop depth 0, count 0, freq 259, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       29 [50.0%] 
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u357(1){ }u358(7){ }u359(16){ }u360(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 89 223 224
(code_label 283 280 284 39 284 "" [1 uses])
(note 284 283 285 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 285 284 286 39 (set (reg/f:SI 223)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2130 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 286 285 287 39 (set (reg:SI 89 [ D.6329 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 223)
                (const_int 284 [0x11c])) [0 LMIC.seqnoDn+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2130 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 223)
        (nil)))
(insn 287 286 288 39 (set (reg:SI 224)
        (const_int -129 [0xffffffffffffff7f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2130 44 {movsi_internal}
     (nil))
(jump_insn 288 287 289 39 (set (pc)
        (if_then_else (geu (reg:SI 224)
                (reg:SI 89 [ D.6329 ]))
            (label_ref 298)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2130 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 224)
        (expr_list:REG_DEAD (reg:SI 89 [ D.6329 ])
            (int_list:REG_BR_PROB 7929 (nil))))
 -> 298)
;;  succ:       40 [20.7%]  (FALLTHRU)
;;              41 [79.3%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55

;; basic block 40, loop depth 0, count 0, freq 83, maybe hot
;;  prev block 39, next block 41, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       39 [20.7%]  (FALLTHRU)
;;              42 [19.9%] 
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u364(1){ }u365(7){ }u366(16){ }u367(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 225 226
(code_label 289 288 290 40 291 ("reset") [1 uses])
(note 290 289 291 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 291 290 292 40 (set (reg/f:SI 225)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC209") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2139 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("runReset") [flags 0x3]  <function_decl 0x100b7ce58 runReset>)
        (nil)))
(insn 292 291 293 40 (set (reg/f:SI 226)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC210") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2139 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(insn 293 292 294 40 (set (reg:SI 11 a11)
        (reg/f:SI 225)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2139 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 225)
        (expr_list:REG_EQUAL (symbol_ref:SI ("runReset") [flags 0x3]  <function_decl 0x100b7ce58 runReset>)
            (nil))))
(insn 294 293 295 40 (set (reg:SI 10 a10)
        (reg/f:SI 226)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2139 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 226)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 20 [0x14])))
            (nil))))
(call_insn 295 294 298 40 (call (mem:SI (symbol_ref:SI ("os_setCallback") [flags 0x41]  <function_decl 0x140efa1b0 os_setCallback>) [0 os_setCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2139 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       63 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 41, loop depth 0, count 0, freq 205, maybe hot
;;  prev block 40, next block 42, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       39 [79.3%] 
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u373(1){ }u374(7){ }u375(16){ }u376(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 90 227 228
(code_label 298 295 299 41 290 "" [1 uses])
(note 299 298 300 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 300 299 301 41 (set (reg/f:SI 227)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2142 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 301 300 302 41 (set:SI (reg/f:SI 228)
        (plus:SI (reg/f:SI 227)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2142 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 227)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 302 301 303 41 (set (reg:SI 90 [ D.6330 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 228)
                    (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2142 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 228)
        (nil)))
(jump_insn 303 302 304 41 (set (pc)
        (if_then_else (ne (reg:SI 90 [ D.6330 ])
                (const_int 0 [0]))
            (label_ref 308)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2142 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 90 [ D.6330 ])
        (int_list:REG_BR_PROB 2900 (nil)))
 -> 308)
;;  succ:       42 [71.0%]  (FALLTHRU)
;;              43 [29.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55

;; basic block 42, loop depth 0, count 0, freq 146, maybe hot
;;  prev block 41, next block 43, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       41 [71.0%]  (FALLTHRU)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u380(1){ }u381(7){ }u382(16){ }u383(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 91 229
(note 304 303 305 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 305 304 306 42 (set (reg/f:SI 229)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2142 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 306 305 307 42 (set (reg:SI 91 [ D.6329 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 229)
                (const_int 288 [0x120])) [0 LMIC.seqnoUp+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2142 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 229)
        (nil)))
(jump_insn 307 306 308 42 (set (pc)
        (if_then_else (eq (reg:SI 91 [ D.6329 ])
                (const_int -1 [0xffffffffffffffff]))
            (label_ref 289)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2142 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 91 [ D.6329 ])
        (int_list:REG_BR_PROB 1991 (nil)))
 -> 289)
;;  succ:       40 [19.9%] 
;;              43 [80.1%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55

;; basic block 43, loop depth 0, count 0, freq 176, maybe hot
;;  prev block 42, next block 44, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       41 [29.0%] 
;;              42 [80.1%]  (FALLTHRU)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u386(1){ }u387(7){ }u388(16){ }u389(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 230 231
(code_label 308 307 309 43 292 "" [1 uses])
(note 309 308 310 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(call_insn 310 309 311 43 (call (mem:SI (symbol_ref:SI ("buildDataFrame") [flags 0x3]  <function_decl 0x100bc3360 buildDataFrame>) [0 buildDataFrame S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2151 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 311 310 312 43 (set (reg/f:SI 230)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2152 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 312 311 313 43 (set (reg:SI 231)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC211") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2152 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("updataDone") [flags 0x3]  <function_decl 0x100bc3288 updataDone>)
        (nil)))
(insn 313 312 314 43 (set (mem/f/j/c:SI (plus:SI (reg/f:SI 230)
                (const_int 28 [0x1c])) [0 LMIC.osjob.func+0 S4 A32])
        (reg:SI 231)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2152 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 231)
        (expr_list:REG_DEAD (reg/f:SI 230)
            (nil))))
;;  succ:       44 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55

;; basic block 44, loop depth 0, count 0, freq 435, maybe hot
;;  prev block 43, next block 45, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38 [100.0%]  (FALLTHRU)
;;              43 [100.0%]  (FALLTHRU)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u393(1){ }u394(7){ }u395(16){ }u396(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46 55
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 96 97 130 133 135 137 138 232 233 234 236 239 245 246 248 249
(code_label 314 313 315 44 289 "" [0 uses])
(note 315 314 316 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 316 315 317 44 (var_location:QI txdr (subreg:QI (reg/v:SI 46 [ txdr ]) 0)) -1
     (nil))
(debug_insn 317 316 318 44 (var_location:QI dr (subreg:QI (reg/v:SI 46 [ txdr ]) 0)) -1
     (nil))
(insn 318 317 320 44 (set (reg:SI 135 [ D.6327 ])
        (plus:SI (reg/v:SI 46 [ txdr ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 1 {addsi3}
     (nil))
(debug_insn 320 318 321 44 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(debug_insn 321 320 322 44 (var_location:SI index (reg:SI 135 [ D.6327 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(insn 322 321 323 44 (set (reg/f:SI 232)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC207") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 323 322 324 44 (set (reg/f:SI 137 [ D.6332 ])
        (plus:SI (reg:SI 135 [ D.6327 ])
            (reg/f:SI 232))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 232)
        (expr_list:REG_DEAD (reg:SI 135 [ D.6327 ])
            (nil))))
(insn 324 323 325 44 (set (reg:SI 138 [ D.6333 ])
        (zero_extend:SI (mem:QI (reg/f:SI 137 [ D.6332 ]) [0 *_172+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 137 [ D.6332 ])
        (nil)))
(insn 325 324 326 44 (set (reg/f:SI 233)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2154 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 326 325 327 44 (set (reg:SI 96 [ D.6330 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 233)
                    (const_int 177 [0xb1])) [0 LMIC.errcr+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2154 34 {zero_extendqisi2}
     (nil))
(debug_insn 327 326 328 44 (var_location:HI params (zero_extend:HI (subreg:QI (reg:SI 138 [ D.6333 ]) 0))) -1
     (nil))
(debug_insn 328 327 329 44 (var_location:QI cr (subreg:QI (reg:SI 96 [ D.6330 ]) 0)) -1
     (nil))
(insn 329 328 330 44 (set (reg:SI 130 [ D.6327 ])
        (ashift:SI (reg:SI 96 [ D.6330 ])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 96 [ D.6330 ])
        (nil)))
(insn 330 329 332 44 (set (reg:HI 234)
        (const_int -97 [0xffffffffffffff9f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 45 {movhi_internal}
     (nil))
(insn 332 330 335 44 (set (reg:SI 236)
        (and:SI (reg:SI 138 [ D.6333 ])
            (subreg:SI (reg:HI 234) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 234)
        (expr_list:REG_DEAD (reg:SI 138 [ D.6333 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 138 [ D.6333 ])
                    (const_int -97 [0xffffffffffffff9f]))
                (nil)))))
(insn 335 332 336 44 (set (reg:SI 239)
        (ior:SI (reg:SI 236)
            (reg:SI 130 [ D.6327 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 236)
        (expr_list:REG_DEAD (reg:SI 130 [ D.6327 ])
            (nil))))
(insn 336 335 338 44 (set (reg:SI 133 [ D.6334 ])
        (zero_extend:SI (subreg:HI (reg:SI 239) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 239)
        (nil)))
(insn 338 336 340 44 (set (mem/j/c:HI (plus:SI (reg/f:SI 233)
                (const_int 14 [0xe])) [0 LMIC.rps+0 S2 A16])
        (subreg/s/v:HI (reg:SI 133 [ D.6334 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2154 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 133 [ D.6334 ])
        (nil)))
(insn 340 338 342 44 (set (mem/j/c:QI (plus:SI (reg/f:SI 233)
                (const_int 17 [0x11])) [0 LMIC.dndr+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 46 [ txdr ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2155 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/v:SI 46 [ txdr ])
        (nil)))
(insn 342 340 345 44 (set (reg:SI 97 [ D.6328 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 233)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2156 33 {zero_extendhisi2}
     (nil))
(insn 345 342 346 44 (set (reg:SI 246)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC212") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2156 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int -2449 [0xfffffffffffff66f])
        (nil)))
(insn 346 345 348 44 (set (reg:SI 245)
        (and:SI (reg:SI 97 [ D.6328 ])
            (reg:SI 246))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2156 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 246)
        (expr_list:REG_DEAD (reg:SI 97 [ D.6328 ])
            (nil))))
(insn 348 346 349 44 (set (reg:SI 249)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC213") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2156 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 2176 [0x880])
        (nil)))
(insn 349 348 350 44 (set (reg:SI 248)
        (ior:SI (reg:SI 245)
            (reg:SI 249))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2156 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 249)
        (expr_list:REG_DEAD (reg:SI 245)
            (nil))))
(insn 350 349 351 44 (set (mem/j/c:HI (plus:SI (reg/f:SI 233)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 248) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2156 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 248)
        (expr_list:REG_DEAD (reg/f:SI 233)
            (nil))))
(insn 351 350 352 44 (set (reg:SI 10 a10)
        (reg/v:SI 55 [ txbeg ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2157 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 55 [ txbeg ])
        (nil)))
(call_insn 352 351 353 44 (call (mem:SI (symbol_ref:SI ("updateTx") [flags 0x3]  <function_decl 0x100b7c798 updateTx>) [0 updateTx S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2157 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 353 352 354 44 (set (reg:SI 10 a10)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2158 44 {movsi_internal}
     (nil))
(call_insn 354 353 357 44 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2158 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       63 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 45, loop depth 0, count 0, freq 1401, maybe hot
;;  prev block 44, next block 46, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28 [73.0%] 
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u430(1){ }u431(7){ }u432(16){ }u433(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 102 103 250 251 252 253 255
(code_label 357 354 358 45 283 "" [1 uses])
(note 358 357 359 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(call_insn 359 358 360 45 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2162 82 {call_value_internal}
     (nil)
    (nil))
(insn 360 359 361 45 (set (reg:SI 102 [ D.6327 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2162 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 361 360 362 45 (set (reg/f:SI 250)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC215") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2162 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC214") [flags 0x2]  <var_decl 0x1019fc6c0 *.LC214>)
        (nil)))
(insn 362 361 363 45 (set (reg:SI 12 a12)
        (reg/v:SI 43 [ txbeg ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2162 44 {movsi_internal}
     (nil))
(insn 363 362 364 45 (set (reg:SI 11 a11)
        (reg:SI 102 [ D.6327 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2162 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 102 [ D.6327 ])
        (nil)))
(insn 364 363 365 45 (set (reg:SI 10 a10)
        (reg/f:SI 250)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2162 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC214") [flags 0x2]  <var_decl 0x1019fc6c0 *.LC214>)
            (nil))))
(call_insn 365 364 366 45 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2162 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 366 365 367 45 (set (reg/f:SI 251)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2165 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 367 366 368 45 (set (reg:SI 103 [ D.6328 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 251)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2165 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 251)
        (nil)))
(insn 368 367 369 45 (set (reg:HI 252)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2165 45 {movhi_internal}
     (nil))
(insn 369 368 371 45 (set (reg:SI 253)
        (and:SI (reg:SI 103 [ D.6328 ])
            (subreg:SI (reg:HI 252) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2165 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 252)
        (expr_list:REG_DEAD (reg:SI 103 [ D.6328 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 103 [ D.6328 ])
                    (const_int 2 [0x2]))
                (nil)))))
(insn 371 369 372 45 (set (reg:SI 255)
        (zero_extend:SI (subreg:HI (reg:SI 253) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2165 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 253)
        (nil)))
(jump_insn 372 371 373 45 (set (pc)
        (if_then_else (eq (reg:SI 255)
                (const_int 0 [0]))
            (label_ref 515)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2165 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 255)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 515)
;;  succ:       62 [50.0%] 
;;              46 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55

;; basic block 46, loop depth 0, count 0, freq 700, maybe hot
;;  prev block 45, next block 47, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       45 [50.0%]  (FALLTHRU)
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u449(1){ }u450(7){ }u451(16){ }u452(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	
(note 373 372 374 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(jump_insn 374 373 375 46 (set (pc)
        (if_then_else (ne (reg/v:SI 43 [ txbeg ])
                (const_int 0 [0]))
            (label_ref 387)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2168 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 387)
;;  succ:       47 [50.0%]  (FALLTHRU)
;;              50 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55

;; basic block 47, loop depth 0, count 0, freq 350, maybe hot
;;  prev block 46, next block 48, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       46 [50.0%]  (FALLTHRU)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u454(1){ }u455(7){ }u456(16){ }u457(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 43
(note 375 374 376 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 376 375 377 47 (set (reg/v:SI 43 [ txbeg ])
        (plus:SI (reg/v:SI 43 [ txbeg ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2169 1 {addsi3}
     (nil))
(debug_insn 377 376 380 47 (var_location:SI txbeg (reg/v:SI 43 [ txbeg ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2169 -1
     (nil))
;;  succ:       50 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55

;; basic block 48, loop depth 0, count 0, freq 2602, maybe hot
;;  prev block 47, next block 49, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [50.0%] 
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u460(1){ }u461(7){ }u462(16){ }u463(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55 63
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 63
;; lr  def 	 256 257 259
(code_label 380 377 381 48 273 "" [1 uses])
(note 381 380 382 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 382 381 383 48 (set (reg:HI 256)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2172 45 {movhi_internal}
     (nil))
(insn 383 382 385 48 (set (reg:SI 257)
        (and:SI (reg:SI 63 [ D.6328 ])
            (subreg:SI (reg:HI 256) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2172 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 256)
        (expr_list:REG_DEAD (reg:SI 63 [ D.6328 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 63 [ D.6328 ])
                    (const_int 2 [0x2]))
                (nil)))))
(insn 385 383 386 48 (set (reg:SI 259)
        (zero_extend:SI (subreg:HI (reg:SI 257) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2172 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 257)
        (nil)))
(jump_insn 386 385 542 48 (set (pc)
        (if_then_else (eq (reg:SI 259)
                (const_int 0 [0]))
            (label_ref:SI 527)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2172 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 259)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 527)
;;  succ:       63 [39.0%] 
;;              49 [61.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55

;; basic block 49, loop depth 0, count 0, freq 1587, maybe hot
;;  prev block 48, next block 50, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       48 [61.0%]  (FALLTHRU)
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u469(1){ }u470(7){ }u471(16){ }u472(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43
(note 542 386 10 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 10 542 387 49 (set (reg/v:SI 43 [ txbeg ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2051 44 {movsi_internal}
     (nil))
;;  succ:       50 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55

;; basic block 50, loop depth 0, count 0, freq 2970, maybe hot
;;  prev block 49, next block 51, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       27 [100.0%]  (FALLTHRU)
;;              47 [100.0%]  (FALLTHRU)
;;              49 [100.0%]  (FALLTHRU)
;;              46 [50.0%] 
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u473(1){ }u474(7){ }u475(16){ }u476(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 106 260 261 262 264
(code_label 387 10 388 50 282 ("checkrx") [1 uses])
(note 388 387 389 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(debug_insn 389 388 390 50 (var_location:SI txbeg (reg/v:SI 43 [ txbeg ])) -1
     (nil))
(insn 390 389 391 50 (set (reg/f:SI 260)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2180 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 391 390 392 50 (set (reg:SI 106 [ D.6328 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 260)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2180 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 260)
        (nil)))
(insn 392 391 393 50 (set (reg:HI 261)
        (const_int 512 [0x200])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2180 45 {movhi_internal}
     (nil))
(insn 393 392 395 50 (set (reg:SI 262)
        (and:SI (reg:SI 106 [ D.6328 ])
            (subreg:SI (reg:HI 261) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2180 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 261)
        (expr_list:REG_DEAD (reg:SI 106 [ D.6328 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 106 [ D.6328 ])
                    (const_int 512 [0x200]))
                (nil)))))
(insn 395 393 396 50 (set (reg:SI 264)
        (zero_extend:SI (subreg:HI (reg:SI 262) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2180 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 262)
        (nil)))
(jump_insn 396 395 397 50 (set (pc)
        (if_then_else (eq (reg:SI 264)
                (const_int 0 [0]))
            (label_ref 477)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2180 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 264)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 477)
;;  succ:       51 [29.0%]  (FALLTHRU)
;;              57 [71.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55

;; basic block 51, loop depth 0, count 0, freq 861, maybe hot
;;  prev block 50, next block 52, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       50 [29.0%]  (FALLTHRU)
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u484(1){ }u485(7){ }u486(16){ }u487(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 265 266 267
(note 397 396 398 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 398 397 399 51 (set (reg:SI 265 [ D.6327 ])
        (plus:SI (reg/v:SI 55 [ txbeg ])
            (const_int 125 [0x7d]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2182 1 {addsi3}
     (nil))
(insn 399 398 400 51 (set (reg/f:SI 266)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC216") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2182 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 312 [0x138])))
        (nil)))
(insn 400 399 401 51 (set (reg:SI 11 a11)
        (reg:SI 265 [ D.6327 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2182 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 265 [ D.6327 ])
        (nil)))
(insn 401 400 402 51 (set (reg:SI 10 a10)
        (reg/f:SI 266)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2182 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 266)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 312 [0x138])))
            (nil))))
(call_insn 402 401 403 51 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("rxschedNext") [flags 0x3]  <function_decl 0x100b66bd0 rxschedNext>) [0 rxschedNext S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2182 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 403 402 405 51 (set (reg:SI 267)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2182 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(jump_insn 405 403 406 51 (set (pc)
        (if_then_else (eq (reg:SI 267)
                (const_int 0 [0]))
            (label_ref 477)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2182 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 267)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 477)
;;  succ:       52 [50.0%]  (FALLTHRU)
;;              57 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55

;; basic block 52, loop depth 0, count 0, freq 431, maybe hot
;;  prev block 51, next block 53, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       51 [50.0%]  (FALLTHRU)
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u496(1){ }u497(7){ }u498(16){ }u499(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	
(note 406 405 407 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(jump_insn 407 406 408 52 (set (pc)
        (if_then_else (eq (reg/v:SI 43 [ txbeg ])
                (const_int 0 [0]))
            (label_ref 413)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2183 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 413)
;;  succ:       53 [50.0%]  (FALLTHRU)
;;              54 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 55

;; basic block 53, loop depth 0, count 0, freq 215, maybe hot
;;  prev block 52, next block 54, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       52 [50.0%]  (FALLTHRU)
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u501(1){ }u502(7){ }u503(16){ }u504(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 109 110 268
(note 408 407 409 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 409 408 410 53 (set (reg/f:SI 268)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2183 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 410 409 411 53 (set (reg:SI 109 [ D.6327 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 268)
                (const_int 320 [0x140])) [0 LMIC.ping.rxtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2183 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 268)
        (nil)))
(insn 411 410 412 53 (set (reg:SI 110 [ D.6327 ])
        (minus:SI (reg/v:SI 43 [ txbeg ])
            (reg:SI 109 [ D.6327 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2183 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 109 [ D.6327 ])
        (nil)))
(jump_insn 412 411 413 53 (set (pc)
        (if_then_else (lt (reg:SI 110 [ D.6327 ])
                (const_int 0 [0]))
            (label_ref 515)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2183 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 110 [ D.6327 ])
        (int_list:REG_BR_PROB 2700 (nil)))
 -> 515)
;;  succ:       62 [27.0%] 
;;              54 [73.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 55

;; basic block 54, loop depth 0, count 0, freq 373, maybe hot
;;  prev block 53, next block 55, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       52 [50.0%] 
;;              53 [73.0%]  (FALLTHRU)
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u509(1){ }u510(7){ }u511(16){ }u512(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 55
;; lr  def 	 111 112 113 114 115 116 140 142 143 147 269 270 278 279 281 282 284 288
(code_label 413 412 414 54 295 "" [1 uses])
(note 414 413 415 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 415 414 416 54 (set (reg/f:SI 269)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2185 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 416 415 417 54 (set:SI (reg/f:SI 270)
        (plus:SI (reg/f:SI 269)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2185 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 417 416 419 54 (set (reg:SI 111 [ D.6330 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 270)
                    (const_int 59 [0x3b])) [0 LMIC.ping.rxsyms+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2185 34 {zero_extendqisi2}
     (nil))
(insn 419 417 421 54 (set (mem/j/c:QI (plus:SI (reg/f:SI 269)
                (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32])
        (subreg/s/v:QI (reg:SI 111 [ D.6330 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2185 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 111 [ D.6330 ])
        (nil)))
(insn 421 419 423 54 (set (reg:SI 112 [ D.6327 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 269)
                (const_int 320 [0x140])) [0 LMIC.ping.rxtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2186 44 {movsi_internal}
     (nil))
(insn 423 421 425 54 (set (mem/j/c:SI (plus:SI (reg/f:SI 269)
                (const_int 4 [0x4])) [0 LMIC.rxtime+0 S4 A32])
        (reg:SI 112 [ D.6327 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2186 44 {movsi_internal}
     (nil))
(insn 425 423 427 54 (set (reg:SI 113 [ D.6329 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 269)
                (const_int 324 [0x144])) [0 LMIC.ping.freq+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2187 44 {movsi_internal}
     (nil))
(insn 427 425 430 54 (set (mem/j/c:SI (plus:SI (reg/f:SI 269)
                (const_int 8 [0x8])) [0 LMIC.freq+0 S4 A32])
        (reg:SI 113 [ D.6329 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2187 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 113 [ D.6329 ])
        (nil)))
(insn 430 427 431 54 (set (reg:SI 114 [ D.6330 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 270)
                    (const_int 56 [0x38])) [0 LMIC.ping.dr+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2188 34 {zero_extendqisi2}
     (nil))
(debug_insn 431 430 432 54 (var_location:QI dr (subreg:QI (reg:SI 114 [ D.6330 ]) 0)) -1
     (nil))
(debug_insn 432 431 433 54 (var_location:QI dr (subreg:QI (reg:SI 114 [ D.6330 ]) 0)) -1
     (nil))
(insn 433 432 435 54 (set (reg:SI 140 [ D.6327 ])
        (plus:SI (reg:SI 114 [ D.6330 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 114 [ D.6330 ])
        (nil)))
(debug_insn 435 433 436 54 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(debug_insn 436 435 437 54 (var_location:SI index (reg:SI 140 [ D.6327 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(insn 437 436 438 54 (set (reg/f:SI 278)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC207") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 438 437 439 54 (set (reg/f:SI 142 [ D.6332 ])
        (plus:SI (reg:SI 140 [ D.6327 ])
            (reg/f:SI 278))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 278)
        (expr_list:REG_DEAD (reg:SI 140 [ D.6327 ])
            (nil))))
(insn 439 438 440 54 (set (reg:SI 143 [ D.6333 ])
        (zero_extend:SI (mem:QI (reg/f:SI 142 [ D.6332 ]) [0 *_177+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 142 [ D.6332 ])
        (nil)))
(debug_insn 440 439 441 54 (var_location:HI params (zero_extend:HI (subreg:QI (reg:SI 143 [ D.6333 ]) 0))) -1
     (nil))
(debug_insn 441 440 442 54 (var_location:SI nocrc (const_int 1 [0x1])) -1
     (nil))
(insn 442 441 444 54 (set (reg:HI 279)
        (const_int -129 [0xffffffffffffff7f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 45 {movhi_internal}
     (nil))
(insn 444 442 445 54 (set (reg:SI 281)
        (and:SI (reg:SI 143 [ D.6333 ])
            (subreg:SI (reg:HI 279) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 279)
        (expr_list:REG_DEAD (reg:SI 143 [ D.6333 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 143 [ D.6333 ])
                    (const_int -129 [0xffffffffffffff7f]))
                (nil)))))
(insn 445 444 447 54 (set (reg:HI 282)
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 45 {movhi_internal}
     (nil))
(insn 447 445 448 54 (set (reg:SI 284)
        (ior:SI (reg:SI 281)
            (subreg:SI (reg:HI 282) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 31 {iorsi3}
     (expr_list:REG_DEAD (reg:HI 282)
        (expr_list:REG_DEAD (reg:SI 281)
            (expr_list:REG_EQUAL (ior:SI (reg:SI 281)
                    (const_int 128 [0x80]))
                (nil)))))
(insn 448 447 450 54 (set (reg:SI 147 [ D.6334 ])
        (zero_extend:SI (subreg:HI (reg:SI 284) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 284)
        (nil)))
(insn 450 448 453 54 (set (mem/j/c:HI (plus:SI (reg/f:SI 269)
                (const_int 14 [0xe])) [0 LMIC.rps+0 S2 A16])
        (subreg/s/v:HI (reg:SI 147 [ D.6334 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2188 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 269)
        (expr_list:REG_DEAD (reg:SI 147 [ D.6334 ])
            (nil))))
(insn 453 450 454 54 (set (reg:QI 288)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2189 46 {movqi_internal}
     (nil))
(insn 454 453 455 54 (set (mem/j/c:QI (plus:SI (reg/f:SI 270)
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (reg:QI 288)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2189 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 288)
        (expr_list:REG_DEAD (reg/f:SI 270)
            (nil))))
(insn 455 454 456 54 (set (reg:SI 115 [ D.6327 ])
        (minus:SI (reg:SI 112 [ D.6327 ])
            (reg/v:SI 55 [ txbeg ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2190 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 112 [ D.6327 ])
        (expr_list:REG_DEAD (reg/v:SI 55 [ txbeg ])
            (nil))))
(insn 456 455 457 54 (set (reg:SI 116 [ D.6327 ])
        (plus:SI (reg:SI 115 [ D.6327 ])
            (const_int 125 [0x7d]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2190 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 115 [ D.6327 ])
        (nil)))
(jump_insn 457 456 458 54 (set (pc)
        (if_then_else (ge (reg:SI 116 [ D.6327 ])
                (const_int 0 [0]))
            (label_ref 464)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2190 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 116 [ D.6327 ])
        (int_list:REG_BR_PROB 8089 (nil)))
 -> 464)
;;  succ:       55 [19.1%]  (FALLTHRU)
;;              56 [80.9%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 55, loop depth 0, count 0, freq 71, maybe hot
;;  prev block 54, next block 56, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       54 [19.1%]  (FALLTHRU)
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u547(1){ }u548(7){ }u549(16){ }u550(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 289 290
(note 458 457 459 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 459 458 460 55 (set (reg:SI 289)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC217") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2190 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 2190 [0x88e])
        (nil)))
(insn 460 459 461 55 (set (reg/f:SI 290)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC189") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2190 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(insn 461 460 462 55 (set (reg:SI 11 a11)
        (reg:SI 289)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2190 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 289)
        (expr_list:REG_EQUAL (const_int 2190 [0x88e])
            (nil))))
(insn 462 461 463 55 (set (reg:SI 10 a10)
        (reg/f:SI 290)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2190 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 290)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
            (nil))))
(call_insn 463 462 464 55 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2190 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       56 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 56, loop depth 0, count 0, freq 373, maybe hot
;;  prev block 55, next block 57, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       54 [80.9%] 
;;              55 [100.0%]  (FALLTHRU)
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u556(1){ }u557(7){ }u558(16){ }u559(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 117 291 292 293 294
(code_label 464 463 465 56 296 "" [1 uses])
(note 465 464 466 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 466 465 467 56 (set (reg/f:SI 291)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2191 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 467 466 468 56 (set (reg:SI 117 [ D.6327 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 291)
                (const_int 4 [0x4])) [0 LMIC.rxtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2191 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 291)
        (nil)))
(insn 468 467 469 56 (set (reg/f:SI 292)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC218") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2191 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("startRxPing") [flags 0x3]  <function_decl 0x100bc36c0 startRxPing>)
        (nil)))
(insn 469 468 470 56 (set (reg:SI 293 [ D.6327 ])
        (plus:SI (reg:SI 117 [ D.6327 ])
            (const_int -125 [0xffffffffffffff83]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2191 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 117 [ D.6327 ])
        (nil)))
(insn 470 469 471 56 (set (reg/f:SI 294)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC210") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2191 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(insn 471 470 472 56 (set (reg:SI 12 a12)
        (reg/f:SI 292)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2191 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 292)
        (expr_list:REG_EQUAL (symbol_ref:SI ("startRxPing") [flags 0x3]  <function_decl 0x100bc36c0 startRxPing>)
            (nil))))
(insn 472 471 473 56 (set (reg:SI 11 a11)
        (reg:SI 293 [ D.6327 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2191 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 293 [ D.6327 ])
        (nil)))
(insn 473 472 474 56 (set (reg:SI 10 a10)
        (reg/f:SI 294)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2191 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 294)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 20 [0x14])))
            (nil))))
(call_insn 474 473 477 56 (call (mem:SI (symbol_ref:SI ("os_setTimedCallback") [flags 0x41]  <function_decl 0x140efa288 os_setTimedCallback>) [0 os_setTimedCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2191 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       63 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 57, loop depth 0, count 0, freq 2539, maybe hot
;;  prev block 56, next block 58, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       50 [71.0%] 
;;              51 [50.0%] 
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u569(1){ }u570(7){ }u571(16){ }u572(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	
(code_label 477 474 478 57 294 "" [2 uses])
(note 478 477 479 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(jump_insn 479 478 480 57 (set (pc)
        (if_then_else (eq (reg/v:SI 43 [ txbeg ])
                (const_int 0 [0]))
            (label_ref 483)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2198 56 {*btrue}
     (int_list:REG_BR_PROB 2900 (nil))
 -> 483)
;;  succ:       58 [71.0%]  (FALLTHRU)
;;              59 [29.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55

;; basic block 58, loop depth 0, count 0, freq 1803, maybe hot
;;  prev block 57, next block 59, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       57 [71.0%]  (FALLTHRU)
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u574(1){ }u575(7){ }u576(16){ }u577(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; lr  def 	 119
(note 480 479 481 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 481 480 482 58 (set (reg:SI 119 [ D.6327 ])
        (minus:SI (reg/v:SI 43 [ txbeg ])
            (reg/v:SI 42 [ rxtime ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2198 4 {subsi3}
     (nil))
(jump_insn 482 481 483 58 (set (pc)
        (if_then_else (lt (reg:SI 119 [ D.6327 ])
                (const_int 0 [0]))
            (label_ref 515)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2198 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 119 [ D.6327 ])
        (int_list:REG_BR_PROB 2700 (nil)))
 -> 515)
;;  succ:       62 [27.0%] 
;;              59 [73.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 55

;; basic block 59, loop depth 0, count 0, freq 2053, maybe hot
;;  prev block 58, next block 60, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       57 [29.0%] 
;;              58 [73.0%]  (FALLTHRU)
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u581(1){ }u582(7){ }u583(16){ }u584(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 55
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 120 121 122 295 296
(code_label 483 482 484 59 297 "" [1 uses])
(note 484 483 485 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(call_insn 485 484 486 59 (call (mem:SI (symbol_ref:SI ("setBcnRxParams") [flags 0x3]  <function_decl 0x100b7c948 setBcnRxParams>) [0 setBcnRxParams S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2201 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 486 485 487 59 (set (reg/f:SI 295)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2202 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 487 486 488 59 (set:SI (reg/f:SI 296)
        (plus:SI (reg/f:SI 295)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2202 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 488 487 490 59 (set (reg:SI 120 [ D.6330 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 296)
                    (const_int 141 [0x8d])) [0 LMIC.bcnRxsyms+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2202 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 296)
        (nil)))
(insn 490 488 492 59 (set (mem/j/c:QI (plus:SI (reg/f:SI 295)
                (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32])
        (subreg/s/v:QI (reg:SI 120 [ D.6330 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2202 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 120 [ D.6330 ])
        (nil)))
(insn 492 490 494 59 (set (reg:SI 121 [ D.6327 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 400 [0x190])) [0 LMIC.bcnRxtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2203 44 {movsi_internal}
     (nil))
(insn 494 492 495 59 (set (mem/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 4 [0x4])) [0 LMIC.rxtime+0 S4 A32])
        (reg:SI 121 [ D.6327 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2203 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 295)
        (expr_list:REG_DEAD (reg:SI 121 [ D.6327 ])
            (nil))))
(insn 495 494 496 59 (set (reg:SI 122 [ D.6327 ])
        (minus:SI (reg/v:SI 55 [ txbeg ])
            (reg/v:SI 42 [ rxtime ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2204 4 {subsi3}
     (expr_list:REG_DEAD (reg/v:SI 55 [ txbeg ])
        (nil)))
(jump_insn 496 495 497 59 (set (pc)
        (if_then_else (lt (reg:SI 122 [ D.6327 ])
                (const_int 0 [0]))
            (label_ref 505)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2204 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 122 [ D.6327 ])
        (int_list:REG_BR_PROB 2699 (nil)))
 -> 505)
;;  succ:       60 [73.0%]  (FALLTHRU)
;;              61 [27.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 60, loop depth 0, count 0, freq 1499, maybe hot
;;  prev block 59, next block 61, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       59 [73.0%]  (FALLTHRU)
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u596(1){ }u597(7){ }u598(16){ }u599(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 300 301
(note 497 496 498 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 498 497 499 60 (set (reg/f:SI 300)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2205 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 499 498 500 60 (set (reg:SI 301)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC219") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2205 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("processBeacon") [flags 0x3]  <function_decl 0x100bc3e58 processBeacon>)
        (nil)))
(insn 500 499 501 60 (set (mem/f/j/c:SI (plus:SI (reg/f:SI 300)
                (const_int 28 [0x1c])) [0 LMIC.osjob.func+0 S4 A32])
        (reg:SI 301)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2205 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 301)
        (expr_list:REG_DEAD (reg/f:SI 300)
            (nil))))
(insn 501 500 502 60 (set (reg:SI 10 a10)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2206 44 {movsi_internal}
     (nil))
(call_insn 502 501 505 60 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2206 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       63 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 61, loop depth 0, count 0, freq 554, maybe hot
;;  prev block 60, next block 62, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       59 [27.0%] 
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u604(1){ }u605(7){ }u606(16){ }u607(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 302 303
(code_label 505 502 506 61 298 "" [1 uses])
(note 506 505 507 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 507 506 508 61 (set (reg/f:SI 302)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC220") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2209 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("startRxBcn") [flags 0x3]  <function_decl 0x100bc35e8 startRxBcn>)
        (nil)))
(insn 508 507 509 61 (set (reg/f:SI 303)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC210") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2209 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(insn 509 508 510 61 (set (reg:SI 12 a12)
        (reg/f:SI 302)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2209 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 302)
        (expr_list:REG_EQUAL (symbol_ref:SI ("startRxBcn") [flags 0x3]  <function_decl 0x100bc35e8 startRxBcn>)
            (nil))))
(insn 510 509 511 61 (set (reg:SI 11 a11)
        (reg/v:SI 42 [ rxtime ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2209 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 42 [ rxtime ])
        (nil)))
(insn 511 510 512 61 (set (reg:SI 10 a10)
        (reg/f:SI 303)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2209 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 303)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 20 [0x14])))
            (nil))))
(call_insn 512 511 515 61 (call (mem:SI (symbol_ref:SI ("os_setTimedCallback") [flags 0x41]  <function_decl 0x140efa288 os_setTimedCallback>) [0 os_setTimedCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2209 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       63 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 62, loop depth 0, count 0, freq 1245, maybe hot
;;  prev block 61, next block 63, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       45 [50.0%] 
;;              53 [27.0%] 
;;              58 [27.0%] 
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u615(1){ }u616(7){ }u617(16){ }u618(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 304 305 306
(code_label 515 512 516 62 293 ("txdelay") [3 uses])
(note 516 515 517 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(debug_insn 517 516 518 62 (var_location:SI txbeg (reg/v:SI 43 [ txbeg ])) -1
     (nil))
(insn 518 517 519 62 (set (reg/f:SI 304)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC221") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2218 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("runEngineUpdate") [flags 0x3]  <function_decl 0x100b7cca8 runEngineUpdate>)
        (nil)))
(insn 519 518 520 62 (set (reg:SI 305 [ D.6327 ])
        (plus:SI (reg/v:SI 43 [ txbeg ])
            (const_int -125 [0xffffffffffffff83]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2218 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 43 [ txbeg ])
        (nil)))
(insn 520 519 521 62 (set (reg/f:SI 306)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC210") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2218 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(insn 521 520 522 62 (set (reg:SI 12 a12)
        (reg/f:SI 304)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2218 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 304)
        (expr_list:REG_EQUAL (symbol_ref:SI ("runEngineUpdate") [flags 0x3]  <function_decl 0x100b7cca8 runEngineUpdate>)
            (nil))))
(insn 522 521 523 62 (set (reg:SI 11 a11)
        (reg:SI 305 [ D.6327 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2218 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 305 [ D.6327 ])
        (nil)))
(insn 523 522 524 62 (set (reg:SI 10 a10)
        (reg/f:SI 306)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2218 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 306)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 20 [0x14])))
            (nil))))
(call_insn 524 523 527 62 (call (mem:SI (symbol_ref:SI ("os_setTimedCallback") [flags 0x41]  <function_decl 0x140efa288 os_setTimedCallback>) [0 os_setTimedCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2218 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       63 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 63, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 62, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       62 [100.0%]  (FALLTHRU)
;;              2 [39.0%] 
;;              5 [100.0%]  (FALLTHRU)
;;              40 [100.0%]  (FALLTHRU)
;;              44 [100.0%]  (FALLTHRU)
;;              48 [39.0%] 
;;              56 [100.0%]  (FALLTHRU)
;;              60 [100.0%]  (FALLTHRU)
;;              61 [100.0%]  (FALLTHRU)
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u628(1){ }u629(7){ }u630(16){ }u631(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
(code_label 527 524 528 63 268 "" [2 uses])
(note 528 527 0 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function reportEvent (reportEvent, funcdef_no=68, decl_uid=3697, cgraph_uid=68, symbol_order=76)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


reportEvent

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10]
;;  ref usage 	r0={3d} r1={1d,4u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={2d} r9={2d} r10={3d,1u} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,2u} r17={1d,1u} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r42={1d,1u} 
;;    total ref usage 78{66d,12u,0e} in 4{2 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u9(1){ }u10(7){ }u11(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


reportEvent

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10]
;;  ref usage 	r0={3d} r1={1d,4u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={2d} r9={2d} r10={3d,1u} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,2u} r17={1d,1u} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r42={1d,1u} 
;;    total ref usage 78{66d,12u,0e} in 4{2 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 42 [ ev ])
        (reg:SI 2 a2 [ ev ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:943 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ ev ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 10 a10)
        (reg/v:SI 42 [ ev ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:947 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 42 [ ev ])
        (nil)))
(call_insn 7 6 8 2 (call (mem:SI (symbol_ref:SI ("onEvent") [flags 0x41]  <function_decl 0x100b50360 onEvent>) [0 onEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:947 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(call_insn 8 7 0 2 (call (mem:SI (symbol_ref:SI ("engineUpdate") [flags 0x3]  <function_decl 0x100b50438 engineUpdate>) [0 engineUpdate S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:948 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function onBcnRx (onBcnRx, funcdef_no=90, decl_uid=3830, cgraph_uid=90, symbol_order=98)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 8 (    1)


onBcnRx

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={9d} r1={1d,15u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,7u} r8={8d} r9={8d} r10={15d,8u} r11={10d,2u} r12={9d,1u} r13={8d} r14={8d} r15={8d} r16={1d,7u} r17={1d,6u} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r42={1d,1u} r45={1d,1u} r48={1d,1u,1e} r51={1d,1u} r52={1d,1u} r53={1d,1u} r54={1d,2u} r56={1d,1u} r57={1d,1u,1e} r58={1d,1u} r59={1d,2u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r64={1d,1u} r65={1d,2u} r66={1d,1u} r67={1d,1u,1e} r68={1d,1u} r71={1d,1u} r72={1d,1u} 
;;    total ref usage 330{257d,70u,3e} in 44{36 regular + 8 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 51 52 53
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 42 51 52 53
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[3]->( 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(1){ }u13(7){ }u14(16){ }u15(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 54 56 57 58
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 54 56 57 58
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(1){ }u25(7){ }u26(16){ }u27(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 45
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 45
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(1){ }u32(7){ }u33(16){ }u34(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 59 60 61 62 64
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 59 60 61 62 64
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u47(1){ }u48(7){ }u49(16){ }u50(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 48 65 66 67 68 71 72
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 48 65 66 67 68 71 72
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 6 3 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u66(1){ }u67(7){ }u68(16){ }u69(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u70(1){ }u71(7){ }u72(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


onBcnRx

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={9d} r1={1d,15u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,7u} r8={8d} r9={8d} r10={15d,8u} r11={10d,2u} r12={9d,1u} r13={8d} r14={8d} r15={8d} r16={1d,7u} r17={1d,6u} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r42={1d,1u} r45={1d,1u} r48={1d,1u,1e} r51={1d,1u} r52={1d,1u} r53={1d,1u} r54={1d,2u} r56={1d,1u} r57={1d,1u,1e} r58={1d,1u} r59={1d,2u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r64={1d,1u} r65={1d,2u} r66={1d,1u} r67={1d,1u,1e} r68={1d,1u} r71={1d,1u} r72={1d,1u} 
;;    total ref usage 330{257d,70u,3e} in 44{36 regular + 8 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 51 52 53
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1748 44 {movsi_internal}
     (nil))
(call_insn 7 6 8 2 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1748 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 8 7 9 2 (set (reg/f:SI 51)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC222") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1749 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(insn 9 8 10 2 (set (reg:SI 10 a10)
        (reg/f:SI 51)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1749 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 51)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 20 [0x14])))
            (nil))))
(call_insn 10 9 11 2 (call (mem:SI (symbol_ref:SI ("os_clearCallback") [flags 0x41]  <function_decl 0x140efa360 os_clearCallback>) [0 os_clearCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1749 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 11 10 12 2 (set (reg/f:SI 52)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC223") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1750 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 12 11 13 2 (set:SI (reg/f:SI 53)
        (plus:SI (reg/f:SI 52)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1750 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 52)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 13 12 14 2 (set (reg:SI 42 [ D.6344 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 53)
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1750 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 53)
        (nil)))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (ne (reg:SI 42 [ D.6344 ])
                (const_int 0 [0]))
            (label_ref 26)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1750 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6344 ])
        (int_list:REG_BR_PROB 6100 (nil)))
 -> 26)
;;  succ:       3 [39.0%]  (FALLTHRU)
;;              4 [61.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 3, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(1){ }u13(7){ }u14(16){ }u15(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 54 56 57 58
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 18 3 (set (reg/f:SI 54)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC223") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1752 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 18 16 19 3 (set (reg:HI 56)
        (const_int -4 [0xfffffffffffffffc])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1752 45 {movhi_internal}
     (nil))
(insn 19 18 20 3 (set (reg:HI 57 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 54)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1752 45 {movhi_internal}
     (nil))
(insn 20 19 21 3 (set (reg:SI 58)
        (and:SI (subreg:SI (reg:HI 57 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 56) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1752 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 57 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 56)
            (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:HI 57 [ LMIC.opmode ]) 0)
                    (const_int -4 [0xfffffffffffffffc]))
                (nil)))))
(insn 21 20 22 3 (set (mem/j/c:HI (plus:SI (reg/f:SI 54)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 58) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1752 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 58)
        (expr_list:REG_DEAD (reg/f:SI 54)
            (nil))))
(insn 22 21 23 3 (set (reg:SI 10 a10)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1753 44 {movsi_internal}
     (nil))
(call_insn 23 22 26 3 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1753 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 4, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(1){ }u25(7){ }u26(16){ }u27(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 45
(code_label 26 23 27 4 304 "" [1 uses])
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 28 27 29 4 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("decodeBeacon") [flags 0x3]  <function_decl 0x100b7c1b0 decodeBeacon>) [0 decodeBeacon S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1756 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 29 28 30 4 (set (reg:SI 45 [ D.6346 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1756 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(jump_insn 30 29 31 4 (set (pc)
        (if_then_else (lt (reg:SI 45 [ D.6346 ])
                (const_int 1 [0x1]))
            (pc)
            (label_ref 47))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1756 57 {*bfalse}
     (expr_list:REG_DEAD (reg:SI 45 [ D.6346 ])
        (int_list:REG_BR_PROB 8088 (nil)))
 -> 47)
;;  succ:       5 [19.1%]  (FALLTHRU)
;;              6 [80.9%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 5, loop depth 0, count 0, freq 1166, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [19.1%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(1){ }u32(7){ }u33(16){ }u34(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 59 60 61 62 64
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 5 (set (reg/f:SI 59)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC223") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1758 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 33 32 34 5 (set:SI (reg/f:SI 60)
        (plus:SI (reg/f:SI 59)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1758 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 34 33 35 5 (set (reg:QI 61)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1758 46 {movqi_internal}
     (nil))
(insn 35 34 36 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 60)
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (reg:QI 61)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1758 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 61)
        (expr_list:REG_DEAD (reg/f:SI 60)
            (nil))))
(insn 36 35 37 5 (set (reg:SI 10 a10)
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1759 44 {movsi_internal}
     (nil))
(call_insn 37 36 38 5 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1759 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 38 37 40 5 (set (reg/f:SI 62)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC224") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1760 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("onBcnRx") [flags 0x3]  <function_decl 0x100bc3510 onBcnRx>)
        (nil)))
(insn 40 38 41 5 (set (reg/f:SI 64)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC222") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1760 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(insn 41 40 42 5 (set (reg:SI 12 a12)
        (reg/f:SI 62)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1760 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62)
        (expr_list:REG_EQUAL (symbol_ref:SI ("onBcnRx") [flags 0x3]  <function_decl 0x100bc3510 onBcnRx>)
            (nil))))
(insn 42 41 43 5 (set (reg:SI 11 a11)
        (mem/j/c:SI (plus:SI (reg/f:SI 59)
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1760 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59)
        (nil)))
(insn 43 42 44 5 (set (reg:SI 10 a10)
        (reg/f:SI 64)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1760 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 64)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 20 [0x14])))
            (nil))))
(call_insn 44 43 47 5 (call (mem:SI (symbol_ref:SI ("os_setTimedCallback") [flags 0x41]  <function_decl 0x140efa288 os_setTimedCallback>) [0 os_setTimedCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1760 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 6, loop depth 0, count 0, freq 4934, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [80.9%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u47(1){ }u48(7){ }u49(16){ }u50(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 48 65 66 67 68 71 72
(code_label 47 44 48 6 306 "" [1 uses])
(note 48 47 49 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 6 (set (reg:SI 11 a11)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1766 44 {movsi_internal}
     (nil))
(insn 50 49 51 6 (set (reg:SI 10 a10)
        (const_int 13 [0xd])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1766 44 {movsi_internal}
     (nil))
(call_insn 51 50 52 6 (call (mem:SI (symbol_ref:SI ("calcBcnRxWindowFromMillis") [flags 0x3]  <function_decl 0x100b66870 calcBcnRxWindowFromMillis>) [0 calcBcnRxWindowFromMillis S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1766 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 52 51 53 6 (set (reg/f:SI 65)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC223") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1767 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 53 52 54 6 (set (reg:HI 66)
        (const_int -2 [0xfffffffffffffffe])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1767 45 {movhi_internal}
     (nil))
(insn 54 53 55 6 (set (reg:HI 67 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 65)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1767 45 {movhi_internal}
     (nil))
(insn 55 54 56 6 (set (reg:SI 68)
        (and:SI (subreg:SI (reg:HI 67 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 66) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1767 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 67 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 66)
            (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:HI 67 [ LMIC.opmode ]) 0)
                    (const_int -2 [0xfffffffffffffffe]))
                (nil)))))
(insn 56 55 60 6 (set (reg:SI 48 [ D.6345 ])
        (zero_extend:SI (subreg:HI (reg:SI 68) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1767 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 68)
        (nil)))
(insn 60 56 61 6 (set (reg:HI 71)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1768 45 {movhi_internal}
     (nil))
(insn 61 60 62 6 (set (reg:SI 72)
        (ior:SI (reg:SI 48 [ D.6345 ])
            (subreg:SI (reg:HI 71) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1768 31 {iorsi3}
     (expr_list:REG_DEAD (reg:HI 71)
        (expr_list:REG_DEAD (reg:SI 48 [ D.6345 ])
            (expr_list:REG_EQUAL (ior:SI (reg:SI 48 [ D.6345 ])
                    (const_int 2 [0x2]))
                (nil)))))
(insn 62 61 63 6 (set (mem/j/c:HI (plus:SI (reg/f:SI 65)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 72) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1768 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 72)
        (expr_list:REG_DEAD (reg/f:SI 65)
            (nil))))
(insn 63 62 64 6 (set (reg:SI 10 a10)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1769 44 {movsi_internal}
     (nil))
(call_insn 64 63 67 6 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1769 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 7, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 6, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              3 [100.0%]  (FALLTHRU)
;;              5 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u66(1){ }u67(7){ }u68(16){ }u69(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
(code_label 67 64 68 7 303 "" [0 uses])
(note 68 67 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function processBeacon (processBeacon, funcdef_no=99, decl_uid=3860, cgraph_uid=99, symbol_order=107)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 27 n_edges 37 count 27 (    1)


processBeacon

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11]
;;  ref usage 	r0={9d} r1={1d,34u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,26u} r8={8d} r9={8d} r10={15d,9u} r11={12d,4u} r12={8d} r13={8d} r14={8d} r15={8d} r16={1d,26u} r17={1d,25u} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r42={4d,3u} r43={2d,6u} r44={2d,7u} r45={1d,2u} r46={1d,2u} r47={1d,1u} r48={1d,1u} r52={1d,1u} r56={1d,2u} r57={1d,1u} r61={1d,1u} r63={1d,1u} r64={1d,1u} r67={1d,2u,2e} r72={1d,2u} r74={1d,1u} r77={1d,2u} r80={1d,1u} r82={1d,1u} r83={1d,2u} r86={1d,1u} r89={1d,1u} r92={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u,1e} r102={1d,2u} r104={1d,2u} r107={1d,1u} r109={1d,1u} r110={1d,2u} r113={1d,1u} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,2u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,2u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,3u} r146={1d,2u} r148={1d,3u} r152={1d,1u} r153={1d,1u,1e} r154={1d,1u} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,6u} r162={1d,1u} r163={1d,1u} r165={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u,1e} r173={1d,3u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r182={1d,1u} r183={1d,2u} r185={1d,1u} r186={1d,1u,1e} r187={1d,1u} r188={1d,1u} r189={1d,1u} r191={1d,1u} r192={1d,2u} r194={1d,1u} r195={1d,1u,1e} r196={1d,1u} r197={1d,4u} r198={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r207={1d,1u} r208={1d,1u} 
;;    total ref usage 607{338d,262u,7e} in 157{149 regular + 8 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 16 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 46 47 102 104
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 45 46 47 102 104
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46

( 2 )->[3]->( 4 16 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(1){ }u12(7){ }u13(16){ }u14(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 48
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46
;; live  gen 	 10 [a10] 48
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(1){ }u19(7){ }u20(16){ }u21(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46
;; lr  def 	 107 109
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46
;; live  gen 	 107 109
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45

( 4 )->[5]->( 23 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(1){ }u26(7){ }u27(16){ }u28(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(1){ }u33(7){ }u34(16){ }u35(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 43 52 56 110 113 115 117
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; live  gen 	 43 52 56 110 113 115 117
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 56
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 56

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(1){ }u46(7){ }u47(16){ }u48(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 56
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 56
;; lr  def 	 43 57 61 63 64 118 119 122
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 56
;; live  gen 	 43 57 61 63 64 118 119 122
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43

( 6 7 )->[8]->( 9 14 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u60(1){ }u61(7){ }u62(16){ }u63(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 67 123 124 125 126 128
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; live  gen 	 67 123 124 125 126 128
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 67
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 67

( 8 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u72(1){ }u73(7){ }u74(16){ }u75(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 67
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 44 72 129 130 133
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 67
;; live  gen 	 44 72 129 130 133
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 67 72
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 67 72

( 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u83(1){ }u84(7){ }u85(16){ }u86(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 67 72
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 72
;; lr  def 	 44 135
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 67 72
;; live  gen 	 44 135
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 67
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 67

( 9 10 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u90(1){ }u91(7){ }u92(16){ }u93(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 67
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 74 136 138
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 67
;; live  gen 	 74 136 138
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 67
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 67

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u101(1){ }u102(7){ }u103(16){ }u104(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 67
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 139
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 67
;; live  gen 	 139
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 67
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 67

( 11 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u107(1){ }u108(7){ }u109(16){ }u110(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 67
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67
;; lr  def 	 140 141 142 143
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 67
;; live  gen 	 140 141 142 143
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43

( 8 13 )->[14]->( 15 20 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u117(1){ }u118(7){ }u119(16){ }u120(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 77 144 146 148 152 153 154 157 159
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; live  gen 	 77 144 146 148 152 153 154 157 159
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 14 )->[15]->( 22 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u138(1){ }u139(7){ }u140(16){ }u141(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 160
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 42 160
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 2 3 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u146(1){ }u147(7){ }u148(16){ }u149(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 80 82 83 86 89 161 162 163 165 169 170 171 173 176 177 178 182
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 80 82 83 86 89 161 162 163 165 169 170 171 173 176 177 178 182
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 16 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u179(1){ }u180(7){ }u181(16){ }u182(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 183 185 186 187
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 183 185 186 187
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 16 17 )->[18]->( 19 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u189(1){ }u190(7){ }u191(16){ }u192(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 92 188 189 191
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 92 188 189 191
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 18 )->[19]->( 26 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u197(1){ }u198(7){ }u199(16){ }u200(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 192 194 195 196
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 192 194 195 196
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 14 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u209(1){ }u210(7){ }u211(16){ }u212(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 18 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u213(1){ }u214(7){ }u215(16){ }u216(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 15 21 20 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u217(1){ }u218(7){ }u219(16){ }u220(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 95 96 97 98 99 197 198 202
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 10 [a10] 11 [a11] 95 96 97 98 99 197 198 202
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 5 22 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u237(1){ }u238(7){ }u239(16){ }u240(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 100 203 204 205 207
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 100 203 204 205 207
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 23 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u248(1){ }u249(7){ }u250(16){ }u251(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 208
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 10 [a10] 208
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 23 24 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u255(1){ }u256(7){ }u257(16){ }u258(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 10 [a10]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 25 19 )->[26]->( 1 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u262(1){ }u263(7){ }u264(16){ }u265(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 26 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u266(1){ }u267(7){ }u268(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


processBeacon

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11]
;;  ref usage 	r0={9d} r1={1d,34u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,26u} r8={8d} r9={8d} r10={15d,9u} r11={12d,4u} r12={8d} r13={8d} r14={8d} r15={8d} r16={1d,26u} r17={1d,25u} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r42={4d,3u} r43={2d,6u} r44={2d,7u} r45={1d,2u} r46={1d,2u} r47={1d,1u} r48={1d,1u} r52={1d,1u} r56={1d,2u} r57={1d,1u} r61={1d,1u} r63={1d,1u} r64={1d,1u} r67={1d,2u,2e} r72={1d,2u} r74={1d,1u} r77={1d,2u} r80={1d,1u} r82={1d,1u} r83={1d,2u} r86={1d,1u} r89={1d,1u} r92={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u,1e} r102={1d,2u} r104={1d,2u} r107={1d,1u} r109={1d,1u} r110={1d,2u} r113={1d,1u} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,2u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,2u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,3u} r146={1d,2u} r148={1d,3u} r152={1d,1u} r153={1d,1u,1e} r154={1d,1u} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,6u} r162={1d,1u} r163={1d,1u} r165={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u,1e} r173={1d,3u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r182={1d,1u} r183={1d,2u} r185={1d,1u} r186={1d,1u,1e} r187={1d,1u} r188={1d,1u} r189={1d,1u} r191={1d,1u} r192={1d,2u} r194={1d,1u} r195={1d,1u,1e} r196={1d,1u} r197={1d,4u} r198={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r207={1d,1u} r208={1d,1u} 
;;    total ref usage 607{338d,262u,7e} in 157{149 regular + 8 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 46 47 102 104
(note 8 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 8 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 3 11 2 (set (reg/f:SI 102)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1956 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 11 10 12 2 (set (reg/v:SI 45 [ lasttx ])
        (mem/j/c:SI (plus:SI (reg/f:SI 102)
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1956 44 {movsi_internal}
     (nil))
(debug_insn 12 11 14 2 (var_location:SI lasttx (reg/v:SI 45 [ lasttx ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1956 -1
     (nil))
(insn 14 12 15 2 (set:SI (reg/f:SI 104)
        (plus:SI (reg/f:SI 102)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1957 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 102)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 15 14 16 2 (set (reg/v:SI 46 [ flags ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 104)
                    (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1957 34 {zero_extendqisi2}
     (nil))
(debug_insn 16 15 19 2 (var_location:QI flags (subreg:QI (reg/v:SI 46 [ flags ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1957 -1
     (nil))
(insn 19 16 20 2 (set (reg:SI 47 [ D.6347 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 104)
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1960 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 104)
        (nil)))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (eq (reg:SI 47 [ D.6347 ])
                (const_int 0 [0]))
            (label_ref 141)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1960 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 47 [ D.6347 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 141)
;;  succ:       3 [50.0%]  (FALLTHRU)
;;              16 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46

;; basic block 3, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(1){ }u12(7){ }u13(16){ }u14(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 48
(note 21 20 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(call_insn 22 21 23 3 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("decodeBeacon") [flags 0x3]  <function_decl 0x100b7c1b0 decodeBeacon>) [0 decodeBeacon S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1960 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 23 22 24 3 (set (reg:SI 48 [ D.6348 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1960 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(jump_insn 24 23 25 3 (set (pc)
        (if_then_else (ge (reg:SI 48 [ D.6348 ])
                (const_int 1 [0x1]))
            (pc)
            (label_ref 141))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1960 57 {*bfalse}
     (expr_list:REG_DEAD (reg:SI 48 [ D.6348 ])
        (int_list:REG_BR_PROB 2700 (nil)))
 -> 141)
;;  succ:       4 [73.0%]  (FALLTHRU)
;;              16 [27.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46

;; basic block 4, loop depth 0, count 0, freq 3650, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [73.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(1){ }u19(7){ }u20(16){ }u21(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 46
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 46
;; lr  def 	 107 109
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 4 (var_location:SI ev (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1961 -1
     (nil))
(insn 27 26 29 4 (set (reg:SI 107)
        (and:SI (reg/v:SI 46 [ flags ])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1962 30 {andsi3}
     (expr_list:REG_DEAD (reg/v:SI 46 [ flags ])
        (nil)))
(insn 29 27 30 4 (set (reg:SI 109)
        (zero_extend:SI (subreg:QI (reg:SI 107) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1962 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 107)
        (nil)))
(jump_insn 30 29 31 4 (set (pc)
        (if_then_else (ne (reg:SI 109)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1962 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 109)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 37)
;;  succ:       5 [29.0%]  (FALLTHRU)
;;              6 [71.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45

;; basic block 5, loop depth 0, count 0, freq 1059, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [29.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(1){ }u26(7){ }u27(16){ }u28(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 5 (set (reg:SI 11 a11)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1965 44 {movsi_internal}
     (nil))
(insn 33 32 34 5 (set (reg:SI 10 a10)
        (const_int 13 [0xd])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1965 44 {movsi_internal}
     (nil))
(call_insn 34 33 7 5 (call (mem:SI (symbol_ref:SI ("calcBcnRxWindowFromMillis") [flags 0x3]  <function_decl 0x100b66870 calcBcnRxWindowFromMillis>) [0 calcBcnRxWindowFromMillis S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1965 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 7 34 37 5 (set (reg/v:SI 42 [ ev ])
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1961 44 {movsi_internal}
     (nil))
;;  succ:       23 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 6, loop depth 0, count 0, freq 2591, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [71.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(1){ }u33(7){ }u34(16){ }u35(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45
;; lr  def 	 43 52 56 110 113 115 117
(code_label 37 7 38 6 309 "" [1 uses])
(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 6 (set (reg/f:SI 110)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1969 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 40 39 43 6 (set (reg:SI 52 [ D.6348 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 110)
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1969 44 {movsi_internal}
     (nil))
(insn 43 40 45 6 (set (reg:SI 113)
        (minus:SI (reg/v:SI 45 [ lasttx ])
            (reg:SI 52 [ D.6348 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1969 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 52 [ D.6348 ])
        (expr_list:REG_DEAD (reg/v:SI 45 [ lasttx ])
            (nil))))
(insn 45 43 46 6 (set (reg:SI 115)
        (plus:SI (reg:SI 113)
            (const_int 4608 [0x1200]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1969 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 113)
        (nil)))
(insn 46 45 47 6 (set (reg/v:SI 43 [ drift ])
        (sign_extend:SI (subreg:HI (reg:SI 115) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1969 35 {extendhisi2_internal}
     (expr_list:REG_DEAD (reg:SI 115)
        (nil)))
(debug_insn 47 46 49 6 (var_location:HI drift (subreg:HI (reg/v:SI 43 [ drift ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1969 -1
     (nil))
(insn 49 47 50 6 (set:SI (reg/f:SI 117)
        (plus:SI (reg/f:SI 110)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1970 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 110)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 50 49 51 6 (set (reg:SI 56 [ D.6347 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 117)
                    (const_int 53 [0x35])) [0 LMIC.missedBcns+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1970 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (nil)))
(jump_insn 51 50 52 6 (set (pc)
        (if_then_else (eq (reg:SI 56 [ D.6347 ])
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1970 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 64)
;;  succ:       7 [50.0%]  (FALLTHRU)
;;              8 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 56

;; basic block 7, loop depth 0, count 0, freq 1296, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(1){ }u46(7){ }u47(16){ }u48(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 56
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 56
;; lr  def 	 43 57 61 63 64 118 119 122
(note 52 51 53 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 7 (set (reg/f:SI 118)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1971 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 54 53 55 7 (set (reg:HI 119 [ LMIC.drift ])
        (mem/j/c:HI (plus:SI (reg/f:SI 118)
                (const_int 180 [0xb4])) [0 LMIC.drift+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1971 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 118)
        (nil)))
(insn 55 54 56 7 (set (reg:SI 57 [ D.6351 ])
        (sign_extend:SI (reg:HI 119 [ LMIC.drift ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1971 35 {extendhisi2_internal}
     (nil))
(insn 56 55 57 7 (set (reg:SI 61 [ D.6348 ])
        (minus:SI (reg/v:SI 43 [ drift ])
            (reg:SI 57 [ D.6351 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1971 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 57 [ D.6351 ])
        (expr_list:REG_DEAD (reg/v:SI 43 [ drift ])
            (nil))))
(insn 57 56 58 7 (set (reg:SI 63 [ D.6348 ])
        (plus:SI (reg:SI 56 [ D.6347 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1971 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 56 [ D.6347 ])
        (nil)))
(insn 58 57 61 7 (set (reg:SI 64 [ D.6348 ])
        (div:SI (reg:SI 61 [ D.6348 ])
            (reg:SI 63 [ D.6348 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1971 17 {divsi3}
     (expr_list:REG_DEAD (reg:SI 63 [ D.6348 ])
        (expr_list:REG_DEAD (reg:SI 61 [ D.6348 ])
            (nil))))
(insn 61 58 62 7 (set (reg:SI 122)
        (plus:SI (reg:SI 64 [ D.6348 ])
            (subreg:SI (reg:HI 119 [ LMIC.drift ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1971 1 {addsi3}
     (expr_list:REG_DEAD (reg:HI 119 [ LMIC.drift ])
        (expr_list:REG_DEAD (reg:SI 64 [ D.6348 ])
            (nil))))
(insn 62 61 63 7 (set (reg/v:SI 43 [ drift ])
        (sign_extend:SI (subreg:HI (reg:SI 122) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1971 35 {extendhisi2_internal}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(debug_insn 63 62 64 7 (var_location:HI drift (subreg:HI (reg/v:SI 43 [ drift ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1971 -1
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43

;; basic block 8, loop depth 0, count 0, freq 2591, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%] 
;;              7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u60(1){ }u61(7){ }u62(16){ }u63(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 67 123 124 125 126 128
(code_label 64 63 65 8 311 "" [1 uses])
(note 65 64 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 8 (var_location:HI drift (subreg:HI (reg/v:SI 43 [ drift ]) 0)) -1
     (nil))
(insn 67 66 68 8 (set (reg/f:SI 123)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1973 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 68 67 69 8 (set:SI (reg/f:SI 124)
        (plus:SI (reg/f:SI 123)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1973 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 123)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 69 68 70 8 (set (reg:SI 67 [ D.6347 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 124)
                    (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1973 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (nil)))
(insn 70 69 71 8 (set (reg:QI 125)
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1973 46 {movqi_internal}
     (nil))
(insn 71 70 73 8 (set (reg:SI 126)
        (and:SI (reg:SI 67 [ D.6347 ])
            (subreg:SI (reg:QI 125) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1973 30 {andsi3}
     (expr_list:REG_DEAD (reg:QI 125)
        (expr_list:REG_EQUAL (and:SI (reg:SI 67 [ D.6347 ])
                (const_int 4 [0x4]))
            (nil))))
(insn 73 71 74 8 (set (reg:SI 128)
        (zero_extend:SI (subreg:QI (reg:SI 126) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1973 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(jump_insn 74 73 75 8 (set (pc)
        (if_then_else (ne (reg:SI 128)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1973 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 128)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 110)
;;  succ:       9 [50.0%]  (FALLTHRU)
;;              14 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 67

;; basic block 9, loop depth 0, count 0, freq 1296, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [50.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u72(1){ }u73(7){ }u74(16){ }u75(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 67
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 44 72 129 130 133
(note 75 74 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 77 9 (set (reg/f:SI 129)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1974 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 77 76 81 9 (set (reg:HI 130 [ LMIC.drift ])
        (mem/j/c:HI (plus:SI (reg/f:SI 129)
                (const_int 180 [0xb4])) [0 LMIC.drift+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1974 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 129)
        (nil)))
(insn 81 77 82 9 (set (reg:SI 133)
        (minus:SI (subreg:SI (reg:HI 130 [ LMIC.drift ]) 0)
            (reg/v:SI 43 [ drift ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1974 4 {subsi3}
     (expr_list:REG_DEAD (reg:HI 130 [ LMIC.drift ])
        (nil)))
(insn 82 81 83 9 (set (reg:SI 72 [ D.6350 ])
        (zero_extend:SI (subreg:HI (reg:SI 133) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1974 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(insn 83 82 84 9 (set (reg/v:SI 44 [ diff ])
        (sign_extend:SI (subreg/v:HI (reg:SI 72 [ D.6350 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1974 35 {extendhisi2_internal}
     (nil))
(debug_insn 84 83 85 9 (var_location:HI diff (subreg:HI (reg/v:SI 44 [ diff ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1974 -1
     (nil))
(jump_insn 85 84 86 9 (set (pc)
        (if_then_else (ge (reg/v:SI 44 [ diff ])
                (const_int 0 [0]))
            (label_ref 91)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1975 56 {*btrue}
     (int_list:REG_BR_PROB 7300 (nil))
 -> 91)
;;  succ:       10 [27.0%]  (FALLTHRU)
;;              11 [73.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 67 72

;; basic block 10, loop depth 0, count 0, freq 350, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [27.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u83(1){ }u84(7){ }u85(16){ }u86(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 67 72
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 72
;; lr  def 	 44 135
(note 86 85 88 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 88 86 89 10 (set (reg:SI 135)
        (neg:SI (reg:SI 72 [ D.6350 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1975 28 {negsi2}
     (expr_list:REG_DEAD (reg:SI 72 [ D.6350 ])
        (nil)))
(insn 89 88 90 10 (set (reg/v:SI 44 [ diff ])
        (sign_extend:SI (subreg:HI (reg:SI 135) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1975 35 {extendhisi2_internal}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(debug_insn 90 89 91 10 (var_location:HI diff (subreg:HI (reg/v:SI 44 [ diff ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1975 -1
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 67

;; basic block 11, loop depth 0, count 0, freq 1296, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [73.0%] 
;;              10 [100.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u90(1){ }u91(7){ }u92(16){ }u93(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 67
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 74 136 138
(code_label 91 90 92 11 313 "" [1 uses])
(note 92 91 93 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 93 92 94 11 (var_location:HI diff (subreg:HI (reg/v:SI 44 [ diff ]) 0)) -1
     (nil))
(insn 94 93 95 11 (set (reg/f:SI 136)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1976 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 95 94 97 11 (set (mem/j/c:HI (plus:SI (reg/f:SI 136)
                (const_int 182 [0xb6])) [0 LMIC.lastDriftDiff+0 S2 A16])
        (subreg/s/u:HI (reg/v:SI 44 [ diff ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1976 45 {movhi_internal}
     (nil))
(insn 97 95 98 11 (set (reg:HI 138 [ LMIC.maxDriftDiff ])
        (mem/j/c:HI (plus:SI (reg/f:SI 136)
                (const_int 184 [0xb8])) [0 LMIC.maxDriftDiff+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1977 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (nil)))
(insn 98 97 99 11 (set (reg:SI 74 [ D.6351 ])
        (sign_extend:SI (reg:HI 138 [ LMIC.maxDriftDiff ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1977 35 {extendhisi2_internal}
     (expr_list:REG_DEAD (reg:HI 138 [ LMIC.maxDriftDiff ])
        (nil)))
(jump_insn 99 98 100 11 (set (pc)
        (if_then_else (ge (reg:SI 74 [ D.6351 ])
                (reg/v:SI 44 [ diff ]))
            (label_ref 103)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1977 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 74 [ D.6351 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 103)
;;  succ:       12 [50.0%]  (FALLTHRU)
;;              13 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 67

;; basic block 12, loop depth 0, count 0, freq 648, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [50.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u101(1){ }u102(7){ }u103(16){ }u104(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 44 67
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 139
(note 100 99 101 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 102 12 (set (reg/f:SI 139)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1978 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 102 101 103 12 (set (mem/j/c:HI (plus:SI (reg/f:SI 139)
                (const_int 184 [0xb8])) [0 LMIC.maxDriftDiff+0 S2 A32])
        (subreg/s/u:HI (reg/v:SI 44 [ diff ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1978 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 139)
        (expr_list:REG_DEAD (reg/v:SI 44 [ diff ])
            (nil))))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 67

;; basic block 13, loop depth 0, count 0, freq 1296, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [50.0%] 
;;              12 [100.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u107(1){ }u108(7){ }u109(16){ }u110(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 67
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 67
;; lr  def 	 140 141 142 143
(code_label 103 102 104 13 314 "" [1 uses])
(note 104 103 105 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 13 (set (reg/f:SI 140)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1979 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 106 105 107 13 (set:SI (reg/f:SI 141)
        (plus:SI (reg/f:SI 140)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1979 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 107 106 108 13 (set (reg:QI 142)
        (const_int -9 [0xfffffffffffffff7])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1979 46 {movqi_internal}
     (nil))
(insn 108 107 109 13 (set (reg:SI 143)
        (and:SI (reg:SI 67 [ D.6347 ])
            (subreg:SI (reg:QI 142) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1979 30 {andsi3}
     (expr_list:REG_DEAD (reg:QI 142)
        (expr_list:REG_DEAD (reg:SI 67 [ D.6347 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 67 [ D.6347 ])
                    (const_int -9 [0xfffffffffffffff7]))
                (nil)))))
(insn 109 108 110 13 (set (mem/j/c:QI (plus:SI (reg/f:SI 141)
                (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16])
        (subreg:QI (reg:SI 143) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1979 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg/f:SI 141)
            (nil))))
;;  succ:       14 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43

;; basic block 14, loop depth 0, count 0, freq 2591, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [50.0%] 
;;              13 [100.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u117(1){ }u118(7){ }u119(16){ }u120(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	 77 144 146 148 152 153 154 157 159
(code_label 110 109 111 14 312 "" [1 uses])
(note 111 110 112 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 113 14 (set (reg/f:SI 144)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1981 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 113 112 115 14 (set (mem/j/c:HI (plus:SI (reg/f:SI 144)
                (const_int 180 [0xb4])) [0 LMIC.drift+0 S2 A32])
        (subreg/s/u:HI (reg/v:SI 43 [ drift ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1981 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/v:SI 43 [ drift ])
        (nil)))
(insn 115 113 116 14 (set (reg:QI 146)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1982 46 {movqi_internal}
     (nil))
(insn 116 115 118 14 (set (mem/j/c:QI (plus:SI (reg/f:SI 144)
                (const_int 178 [0xb2])) [0 LMIC.rejoinCnt+0 S1 A16])
        (reg:QI 146)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1982 46 {movqi_internal}
     (nil))
(insn 118 116 120 14 (set:SI (reg/f:SI 148)
        (plus:SI (reg/f:SI 144)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1982 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 144)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 120 118 123 14 (set (mem/j/c:QI (plus:SI (reg/f:SI 148)
                (const_int 53 [0x35])) [0 LMIC.missedBcns+0 S1 A8])
        (reg:QI 146)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1982 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 146)
        (nil)))
(insn 123 120 124 14 (set (reg:QI 152)
        (const_int -5 [0xfffffffffffffffb])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1983 46 {movqi_internal}
     (nil))
(insn 124 123 125 14 (set (reg:QI 153 [ LMIC.bcninfo.flags ])
        (mem/j/c:QI (plus:SI (reg/f:SI 148)
                (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1983 46 {movqi_internal}
     (nil))
(insn 125 124 126 14 (set (reg:SI 154)
        (and:SI (subreg:SI (reg:QI 153 [ LMIC.bcninfo.flags ]) 0)
            (subreg:SI (reg:QI 152) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1983 30 {andsi3}
     (expr_list:REG_DEAD (reg:QI 153 [ LMIC.bcninfo.flags ])
        (expr_list:REG_DEAD (reg:QI 152)
            (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:QI 153 [ LMIC.bcninfo.flags ]) 0)
                    (const_int -5 [0xfffffffffffffffb]))
                (nil)))))
(insn 126 125 129 14 (set (reg:SI 77 [ D.6347 ])
        (zero_extend:SI (subreg:QI (reg:SI 154) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1983 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 129 126 130 14 (set (mem/j/c:QI (plus:SI (reg/f:SI 148)
                (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16])
        (subreg/s/v:QI (reg:SI 77 [ D.6347 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1983 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 148)
        (nil)))
(insn 130 129 132 14 (set (reg:SI 157)
        (and:SI (reg:SI 77 [ D.6347 ])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1988 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 77 [ D.6347 ])
        (nil)))
(insn 132 130 133 14 (set (reg:SI 159)
        (zero_extend:SI (subreg:QI (reg:SI 157) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1988 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(jump_insn 133 132 134 14 (set (pc)
        (if_then_else (ne (reg:SI 159)
                (const_int 0 [0]))
            (label_ref:SI 246)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1988 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 159)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 246)
;;  succ:       15 [29.0%]  (FALLTHRU)
;;              20 [71.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 15, loop depth 0, count 0, freq 752, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 [29.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u138(1){ }u139(7){ }u140(16){ }u141(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 160
(note 134 133 135 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 135 134 136 15 (set (reg/f:SI 160)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC226") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1988 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(insn 136 135 137 15 (set (reg:SI 11 a11)
        (const_int 1988 [0x7c4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1988 44 {movsi_internal}
     (nil))
(insn 137 136 138 15 (set (reg:SI 10 a10)
        (reg/f:SI 160)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1988 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 160)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
            (nil))))
(call_insn 138 137 4 15 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1988 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 4 138 141 15 (set (reg/v:SI 42 [ ev ])
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1961 44 {movsi_internal}
     (nil))
;;  succ:       22 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 16, loop depth 0, count 0, freq 6350, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;;              3 [27.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u146(1){ }u147(7){ }u148(16){ }u149(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 80 82 83 86 89 161 162 163 165 169 170 171 173 176 177 178 182
(code_label 141 4 142 16 308 "" [2 uses])
(note 142 141 143 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 143 142 144 16 (var_location:SI ev (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1990 -1
     (nil))
(insn 144 143 145 16 (set (reg/f:SI 161)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1991 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 145 144 146 16 (set (reg:HI 162 [ LMIC.drift ])
        (mem/j/c:HI (plus:SI (reg/f:SI 161)
                (const_int 180 [0xb4])) [0 LMIC.drift+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1991 45 {movhi_internal}
     (nil))
(insn 146 145 147 16 (set (reg:SI 80 [ D.6351 ])
        (sign_extend:SI (reg:HI 162 [ LMIC.drift ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1991 35 {extendhisi2_internal}
     (expr_list:REG_DEAD (reg:HI 162 [ LMIC.drift ])
        (nil)))
(insn 147 146 148 16 (set (reg:SI 163)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC227") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1991 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 8000000 [0x7a1200])
        (nil)))
(insn 148 147 150 16 (set (reg:SI 82 [ D.6348 ])
        (minus:SI (reg:SI 163)
            (reg:SI 80 [ D.6351 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1991 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg:SI 80 [ D.6351 ])
            (nil))))
(insn 150 148 151 16 (set (reg:SI 165 [ LMIC.bcninfo.txtime ])
        (mem/j/c:SI (plus:SI (reg/f:SI 161)
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1991 44 {movsi_internal}
     (nil))
(insn 151 150 153 16 (set (reg:SI 83 [ D.6348 ])
        (plus:SI (reg:SI 82 [ D.6348 ])
            (reg:SI 165 [ LMIC.bcninfo.txtime ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1991 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 165 [ LMIC.bcninfo.txtime ])
        (expr_list:REG_DEAD (reg:SI 82 [ D.6348 ])
            (nil))))
(insn 153 151 156 16 (set (mem/j/c:SI (plus:SI (reg/f:SI 161)
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])
        (reg:SI 83 [ D.6348 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1991 44 {movsi_internal}
     (nil))
(insn 156 153 157 16 (set (reg:SI 169)
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1992 44 {movsi_internal}
     (nil))
(insn 157 156 158 16 (set (reg:SI 171 [ LMIC.bcninfo.time ])
        (mem/j/c:SI (plus:SI (reg/f:SI 161)
                (const_int 412 [0x19c])) [0 LMIC.bcninfo.time+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1992 44 {movsi_internal}
     (nil))
(insn 158 157 159 16 (set (reg:SI 170 [ D.6353 ])
        (plus:SI (reg:SI 171 [ LMIC.bcninfo.time ])
            (reg:SI 169))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1992 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 171 [ LMIC.bcninfo.time ])
        (expr_list:REG_DEAD (reg:SI 169)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 171 [ LMIC.bcninfo.time ])
                    (const_int 128 [0x80]))
                (nil)))))
(insn 159 158 161 16 (set (mem/j/c:SI (plus:SI (reg/f:SI 161)
                (const_int 412 [0x19c])) [0 LMIC.bcninfo.time+0 S4 A32])
        (reg:SI 170 [ D.6353 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1992 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 170 [ D.6353 ])
        (nil)))
(insn 161 159 162 16 (set:SI (reg/f:SI 173)
        (plus:SI (reg/f:SI 161)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1993 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 161)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 162 161 165 16 (set (reg:SI 86 [ D.6347 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 173)
                    (const_int 53 [0x35])) [0 LMIC.missedBcns+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1993 34 {zero_extendqisi2}
     (nil))
(insn 165 162 166 16 (set (reg:SI 176)
        (plus:SI (reg:SI 86 [ D.6347 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1993 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 86 [ D.6347 ])
        (nil)))
(insn 166 165 167 16 (set (mem/j/c:QI (plus:SI (reg/f:SI 173)
                (const_int 53 [0x35])) [0 LMIC.missedBcns+0 S1 A8])
        (subreg:QI (reg:SI 176) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1993 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(insn 167 166 168 16 (set (reg:SI 178)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC228") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1995 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 132500 [0x20594])
        (nil)))
(insn 168 167 169 16 (set (reg:SI 177 [ D.6348 ])
        (plus:SI (reg:SI 83 [ D.6348 ])
            (reg:SI 178))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1995 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_DEAD (reg:SI 83 [ D.6348 ])
            (nil))))
(insn 169 168 170 16 (set (reg:SI 11 a11)
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1995 44 {movsi_internal}
     (nil))
(insn 170 169 171 16 (set (reg:SI 10 a10)
        (reg:SI 177 [ D.6348 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1995 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 177 [ D.6348 ])
        (nil)))
(call_insn 171 170 174 16 (call (mem:SI (symbol_ref:SI ("txDelay") [flags 0x3]  <function_decl 0x100b66d80 txDelay>) [0 txDelay S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1995 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 174 171 176 16 (set (reg:SI 89 [ D.6347 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 173)
                    (const_int 53 [0x35])) [0 LMIC.missedBcns+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1996 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 173)
        (nil)))
(insn 176 174 177 16 (set (reg:SI 182)
        (const_int 20 [0x14])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1996 44 {movsi_internal}
     (nil))
(jump_insn 177 176 178 16 (set (pc)
        (if_then_else (geu (reg:SI 182)
                (reg:SI 89 [ D.6347 ]))
            (label_ref 185)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1996 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 182)
        (expr_list:REG_DEAD (reg:SI 89 [ D.6347 ])
            (int_list:REG_BR_PROB 5000 (nil))))
 -> 185)
;;  succ:       17 [50.0%]  (FALLTHRU)
;;              18 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 17, loop depth 0, count 0, freq 3175, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 [50.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u179(1){ }u180(7){ }u181(16){ }u182(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 183 185 186 187
(note 178 177 179 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 179 178 181 17 (set (reg/f:SI 183)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1997 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 181 179 182 17 (set (reg:HI 185)
        (const_int 32 [0x20])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1997 45 {movhi_internal}
     (nil))
(insn 182 181 183 17 (set (reg:HI 186 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 183)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1997 45 {movhi_internal}
     (nil))
(insn 183 182 184 17 (set (reg:SI 187)
        (ior:SI (subreg:SI (reg:HI 186 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 185) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1997 31 {iorsi3}
     (expr_list:REG_DEAD (reg:HI 186 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 185)
            (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 186 [ LMIC.opmode ]) 0)
                    (const_int 32 [0x20]))
                (nil)))))
(insn 184 183 185 17 (set (mem/j/c:HI (plus:SI (reg/f:SI 183)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 187) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1997 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_DEAD (reg/f:SI 183)
            (nil))))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 18, loop depth 0, count 0, freq 6350, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 [50.0%] 
;;              17 [100.0%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u189(1){ }u190(7){ }u191(16){ }u192(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 92 188 189 191
(code_label 185 184 186 18 316 "" [1 uses])
(note 186 185 187 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 187 186 188 18 (set (reg/f:SI 188)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1998 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 188 187 189 18 (set:SI (reg/f:SI 189)
        (plus:SI (reg/f:SI 188)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1998 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 188)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 189 188 191 18 (set (reg:SI 92 [ D.6347 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 189)
                    (const_int 141 [0x8d])) [0 LMIC.bcnRxsyms+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1998 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 189)
        (nil)))
(insn 191 189 192 18 (set (reg:SI 191)
        (const_int 100 [0x64])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1998 44 {movsi_internal}
     (nil))
(jump_insn 192 191 193 18 (set (pc)
        (if_then_else (geu (reg:SI 191)
                (reg:SI 92 [ D.6347 ]))
            (label_ref:SI 250)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1998 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_DEAD (reg:SI 92 [ D.6347 ])
            (int_list:REG_BR_PROB 7929 (nil))))
 -> 250)
;;  succ:       19 [20.7%]  (FALLTHRU)
;;              21 [79.3%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 19, loop depth 0, count 0, freq 1315, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 [20.7%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u197(1){ }u198(7){ }u199(16){ }u200(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 192 194 195 196
(note 193 192 194 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 194 193 196 19 (set (reg/f:SI 192)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1999 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 196 194 197 19 (set (reg:HI 194)
        (const_int -1571 [0xfffffffffffff9dd])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1999 45 {movhi_internal}
     (nil))
(insn 197 196 198 19 (set (reg:HI 195 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 192)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1999 45 {movhi_internal}
     (nil))
(insn 198 197 199 19 (set (reg:SI 196)
        (and:SI (subreg:SI (reg:HI 195 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 194) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1999 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 195 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 194)
            (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:HI 195 [ LMIC.opmode ]) 0)
                    (const_int -1571 [0xfffffffffffff9dd]))
                (nil)))))
(insn 199 198 200 19 (set (mem/j/c:HI (plus:SI (reg/f:SI 192)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 196) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1999 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 196)
        (expr_list:REG_DEAD (reg/f:SI 192)
            (nil))))
(insn 200 199 201 19 (set (reg:SI 10 a10)
        (const_int 11 [0xb])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2000 44 {movsi_internal}
     (nil))
(call_insn 201 200 246 19 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2000 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 20, loop depth 0, count 0, freq 1840, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 [71.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u209(1){ }u210(7){ }u211(16){ }u212(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 246 201 245 20 319 "" [1 uses])
(note 245 246 6 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 6 245 250 20 (set (reg/v:SI 42 [ ev ])
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1961 44 {movsi_internal}
     (nil))
;;  succ:       22 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 21, loop depth 0, count 0, freq 5035, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 [79.3%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u213(1){ }u214(7){ }u215(16){ }u216(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 250 6 249 21 320 "" [1 uses])
(note 249 250 5 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 5 249 204 21 (set (reg/v:SI 42 [ ev ])
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1990 44 {movsi_internal}
     (nil))
;;  succ:       22 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 22, loop depth 0, count 0, freq 7626, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 [100.0%]  (FALLTHRU)
;;              21 [100.0%]  (FALLTHRU)
;;              20 [100.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u217(1){ }u218(7){ }u219(16){ }u220(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 95 96 97 98 99 197 198 202
(code_label 204 5 205 22 315 "" [0 uses])
(note 205 204 206 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 206 205 207 22 (var_location:SI ev (reg/v:SI 42 [ ev ])) -1
     (nil))
(insn 207 206 208 22 (set (reg/f:SI 197)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2004 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 208 207 209 22 (set (reg:SI 95 [ D.6348 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 197)
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2004 44 {movsi_internal}
     (nil))
(insn 209 208 210 22 (set (reg:SI 198)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC227") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2004 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 8000000 [0x7a1200])
        (nil)))
(insn 210 209 211 22 (set (reg:SI 96 [ D.6348 ])
        (plus:SI (reg:SI 95 [ D.6348 ])
            (reg:SI 198))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2004 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 198)
        (expr_list:REG_DEAD (reg:SI 95 [ D.6348 ])
            (nil))))
(insn 211 210 212 22 (set (reg:SI 11 a11)
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2004 44 {movsi_internal}
     (nil))
(insn 212 211 213 22 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2004 44 {movsi_internal}
     (nil))
(call_insn 213 212 214 22 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("calcRxWindow") [flags 0x3]  <function_decl 0x100b66798 calcRxWindow>) [0 calcRxWindow S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2004 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 214 213 215 22 (set (reg:SI 97 [ D.6348 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2004 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 215 214 217 22 (set (reg:SI 98 [ D.6348 ])
        (minus:SI (reg:SI 96 [ D.6348 ])
            (reg:SI 97 [ D.6348 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2004 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 97 [ D.6348 ])
        (expr_list:REG_DEAD (reg:SI 96 [ D.6348 ])
            (nil))))
(insn 217 215 219 22 (set (mem/j/c:SI (plus:SI (reg/f:SI 197)
                (const_int 400 [0x190])) [0 LMIC.bcnRxtime+0 S4 A32])
        (reg:SI 98 [ D.6348 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2004 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 98 [ D.6348 ])
        (nil)))
(insn 219 217 221 22 (set (reg:SI 99 [ D.6347 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 197)
                    (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2005 34 {zero_extendqisi2}
     (nil))
(insn 221 219 222 22 (set:SI (reg/f:SI 202)
        (plus:SI (reg/f:SI 197)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2005 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 197)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 222 221 223 22 (set (mem/j/c:QI (plus:SI (reg/f:SI 202)
                (const_int 141 [0x8d])) [0 LMIC.bcnRxsyms+0 S1 A8])
        (subreg/s/v:QI (reg:SI 99 [ D.6347 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2005 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 202)
        (expr_list:REG_DEAD (reg:SI 99 [ D.6347 ])
            (nil))))
;;  succ:       23 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 23, loop depth 0, count 0, freq 8685, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;;              22 [100.0%]  (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u237(1){ }u238(7){ }u239(16){ }u240(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 100 203 204 205 207
(code_label 223 222 224 23 310 ("rev") [0 uses])
(note 224 223 225 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 225 224 226 23 (var_location:SI ev (reg/v:SI 42 [ ev ])) -1
     (nil))
(insn 226 225 227 23 (set (reg/f:SI 203)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2011 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 227 226 228 23 (set (reg:SI 100 [ D.6352 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 203)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2011 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 203)
        (nil)))
(insn 228 227 229 23 (set (reg:HI 204)
        (const_int 512 [0x200])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2011 45 {movhi_internal}
     (nil))
(insn 229 228 231 23 (set (reg:SI 205)
        (and:SI (reg:SI 100 [ D.6352 ])
            (subreg:SI (reg:HI 204) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2011 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 204)
        (expr_list:REG_DEAD (reg:SI 100 [ D.6352 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 100 [ D.6352 ])
                    (const_int 512 [0x200]))
                (nil)))))
(insn 231 229 232 23 (set (reg:SI 207)
        (zero_extend:SI (subreg:HI (reg:SI 205) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2011 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 205)
        (nil)))
(jump_insn 232 231 233 23 (set (pc)
        (if_then_else (eq (reg:SI 207)
                (const_int 0 [0]))
            (label_ref 237)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2011 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 207)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 237)
;;  succ:       24 [29.0%]  (FALLTHRU)
;;              25 [71.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 24, loop depth 0, count 0, freq 2519, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23 [29.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u248(1){ }u249(7){ }u250(16){ }u251(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 208
(note 233 232 234 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 234 233 235 24 (set (reg/f:SI 208)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC229") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2012 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 312 [0x138])))
        (nil)))
(insn 235 234 236 24 (set (reg:SI 10 a10)
        (reg/f:SI 208)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2012 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 208)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 312 [0x138])))
            (nil))))
(call_insn 236 235 237 24 (call (mem:SI (symbol_ref:SI ("rxschedInit") [flags 0x3]  <function_decl 0x100b66a20 rxschedInit>) [0 rxschedInit S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2012 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       25 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 25, loop depth 0, count 0, freq 8685, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23 [71.0%] 
;;              24 [100.0%]  (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u255(1){ }u256(7){ }u257(16){ }u258(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 237 236 238 25 318 "" [1 uses])
(note 238 237 239 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 239 238 240 25 (set (reg:SI 10 a10)
        (reg/v:SI 42 [ ev ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2014 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 42 [ ev ])
        (nil)))
(call_insn 240 239 243 25 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2014 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 26, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 25, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       25 [100.0%]  (FALLTHRU)
;;              19 [100.0%]  (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u262(1){ }u263(7){ }u264(16){ }u265(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
(code_label 243 240 244 26 307 "" [0 uses])
(note 244 243 0 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function processJoinAccept (processJoinAccept, funcdef_no=78, decl_uid=3776, cgraph_uid=78, symbol_order=86)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 59 count 49 (  1.2)


processJoinAccept

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={21d} r1={1d,60u} r2={2d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,40u} r8={20d} r9={20d} r10={36d,23u} r11={30d,10u} r12={24d,4u} r13={23d,3u} r14={20d} r15={20d} r16={1d,40u} r17={1d,39u} r18={20d} r19={20d} r20={20d} r21={20d} r22={20d} r23={20d} r24={20d} r25={20d} r26={20d} r27={20d} r28={20d} r29={20d} r30={20d} r31={20d} r32={20d} r33={20d} r34={20d} r35={20d} r42={2d,4u,1e} r43={2d,6u} r44={4d,1u} r45={2d,1u} r47={1d,1u} r48={1d,1u,1e} r49={2d,7u} r51={1d,7u} r52={1d,2u,1e} r54={1d,1u} r55={1d,1u} r56={1d,1u} r57={1d,1u} r58={1d,1u} r62={1d,1u} r64={1d,2u} r65={1d,1u} r66={1d,1u} r68={1d,1u} r69={1d,4u} r71={1d,1u} r72={1d,1u} r75={1d,1u,1e} r77={1d,2u,2e} r79={1d,1u} r81={1d,2u} r82={1d,1u} r83={2d,4u} r85={1d,3u,3e} r90={1d,2u} r93={1d,3u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,2u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,3u} r124={1d,1u} r125={1d,1u,1e} r126={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r140={1d,1u,1e} r141={1d,2u} r142={1d,2u} r144={1d,1u} r145={1d,1u,1e} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,2u} r162={1d,1u} r163={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,2u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r181={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r191={1d,2u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,2u} r199={1d,1u} r200={1d,1u} r202={1d,5u} r203={1d,1u} r208={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} 
;;    total ref usage 1125{718d,395u,12e} in 237{217 regular + 20 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47 100 101 102
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 47 100 101 102
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(1){ }u9(7){ }u10(16){ }u11(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 103
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 103
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(1){ }u17(7){ }u18(16){ }u19(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 48 104 105 106 108
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 48 104 105 106 108
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(1){ }u27(7){ }u28(16){ }u29(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 109
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 109
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 5 )->[6]->( 7 17 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(1){ }u35(7){ }u36(16){ }u37(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 51 110 111
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 51 110 111
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51

( 6 19 )->[7]->( 8 13 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(1){ }u42(7){ }u43(16){ }u44(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 85 112 113 114 116
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 85 112 113 114 116
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 85
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 85

( 7 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u51(1){ }u52(7){ }u53(16){ }u54(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 85
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 85
;; lr  def 	 117 118 120
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 85
;; live  gen 	 117 118 120
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u60(1){ }u61(7){ }u62(16){ }u63(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 121
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 121
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 8 9 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u68(1){ }u69(7){ }u70(16){ }u71(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 90 122 124 125 126 129
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 90 122 124 125 126 129
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 90
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 90

( 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u81(1){ }u82(7){ }u83(16){ }u84(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 90
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 90
;; lr  def 	 130 131
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 90
;; live  gen 	 130 131
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 10 11 )->[12]->( 40 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u88(1){ }u89(7){ }u90(16){ }u91(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 44
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44

( 7 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u94(1){ }u95(7){ }u96(16){ }u97(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 85
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 85
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 93 94 95 96 132 133 134
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 85
;; live  gen 	 10 [a10] 93 94 95 96 132 133 134
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 95
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 95

( 13 )->[14]->( 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u112(1){ }u113(7){ }u114(16){ }u115(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 95
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 95
;; live  gen 	 45
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 95
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 95

( 13 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u116(1){ }u117(7){ }u118(16){ }u119(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 95
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 95
;; live  gen 	 45
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 95
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 95

( 15 14 )->[16]->( 40 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u120(1){ }u121(7){ }u122(16){ }u123(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 95
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 95
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 135
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 95
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 44 135
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44

( 6 )->[17]->( 19 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u131(1){ }u132(7){ }u133(16){ }u134(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51
;; lr  def 	 52 54 56 57 58 136 137 139 140 141 142 144 145 148
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51
;; live  gen 	 52 54 56 57 58 136 137 139 140 141 142 144 145 148
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 52 54
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 52 54

( 17 )->[18]->( 19 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u156(1){ }u157(7){ }u158(16){ }u159(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 52 54
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 52
;; lr  def 	 149 150 151
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 52 54
;; live  gen 	 149 150 151
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 54
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 54

( 17 18 20 )->[19]->( 39 7 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u165(1){ }u166(7){ }u167(16){ }u168(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 82 152 153 154 156
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 82 152 153 154 156
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 18 )->[20]->( 19 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u174(1){ }u175(7){ }u176(16){ }u177(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 54
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 54
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 62 157 158 159
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 54
;; live  gen 	 10 [a10] 11 [a11] 62 157 158 159
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51

( 20 )->[21]->( 25 27 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u191(1){ }u192(7){ }u193(16){ }u194(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 64 65 66 160 161 162 163 166
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51
;; live  gen 	 10 [a10] 64 65 66 160 161 162 163 166
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 26 )->[22]->( 23 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u214(1){ }u215(7){ }u216(16){ }u217(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 68 69 167 168 169 170
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; live  gen 	 10 [a10] 68 69 167 168 169 170
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 69
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 69

( 22 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u230(1){ }u231(7){ }u232(16){ }u233(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 69
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 69
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 71 171
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 69
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 13 [a13] 71 171
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43

( 22 23 )->[24]->( 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u252(1){ }u253(7){ }u254(16){ }u255(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; lr  def 	 42 43 172 173
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; live  gen 	 42 43 172 173
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43

( 21 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u262(1){ }u263(7){ }u264(16){ }u265(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 43
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42 43
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43

( 25 24 )->[26]->( 22 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u266(1){ }u267(7){ }u268(16){ }u269(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43

( 26 21 )->[27]->( 28 29 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u273(1){ }u274(7){ }u275(16){ }u276(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 72 75 174 175 176 177 178 179 181 182 184
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 13 [a13] 72 75 174 175 176 177 178 179 181 182 184
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 27 )->[28]->( 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u295(1){ }u296(7){ }u297(16){ }u298(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 185
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 185
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 27 28 )->[29]->( 30 36 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u303(1){ }u304(7){ }u305(16){ }u306(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 77 186 187 188 190
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 77 186 187 188 190
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 77
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 77

( 29 )->[30]->( 34 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u313(1){ }u314(7){ }u315(16){ }u316(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 77
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 49 83 191
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 77
;; live  gen 	 49 83 191
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 83

( 34 )->[31]->( 32 33 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u321(1){ }u322(7){ }u323(16){ }u324(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 98
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 55 97 193 194
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 98
;; live  gen 	 55 97 193 194
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 98
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 98

( 31 )->[32]->( 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u332(1){ }u333(7){ }u334(16){ }u335(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 98
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 49 195
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 98
;; live  gen 	 49 195
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 98
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 98

( 31 32 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u338(1){ }u339(7){ }u340(16){ }u341(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 98
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 98
;; lr  def 	 83
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 98
;; live  gen 	 83
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 83

( 33 30 )->[34]->( 31 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u343(1){ }u344(7){ }u345(16){ }u346(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83
;; lr  def 	 98 196
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 83
;; live  gen 	 98 196
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 98
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 98

( 34 )->[35]->( 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u353(1){ }u354(7){ }u355(16){ }u356(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 197
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77
;; live  gen 	 197
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 77
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 77

( 29 35 )->[36]->( 37 38 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u359(1){ }u360(7){ }u361(16){ }u362(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 77
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 77
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 79 81 198 199 200 202 203 208
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 77
;; live  gen 	 79 81 198 199 200 202 203 208
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 36 )->[37]->( 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u380(1){ }u381(7){ }u382(16){ }u383(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 213 214 215
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 213 214 215
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 36 37 )->[38]->( 40 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u387(1){ }u388(7){ }u389(16){ }u390(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 44
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44

( 19 )->[39]->( 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u393(1){ }u394(7){ }u395(16){ }u396(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 44
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44

( 12 16 39 38 )->[40]->( 1 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u397(1){ }u398(7){ }u399(16){ }u400(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 40 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u403(1){ }u404(2){ }u405(7){ }u406(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


processJoinAccept

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={21d} r1={1d,60u} r2={2d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,40u} r8={20d} r9={20d} r10={36d,23u} r11={30d,10u} r12={24d,4u} r13={23d,3u} r14={20d} r15={20d} r16={1d,40u} r17={1d,39u} r18={20d} r19={20d} r20={20d} r21={20d} r22={20d} r23={20d} r24={20d} r25={20d} r26={20d} r27={20d} r28={20d} r29={20d} r30={20d} r31={20d} r32={20d} r33={20d} r34={20d} r35={20d} r42={2d,4u,1e} r43={2d,6u} r44={4d,1u} r45={2d,1u} r47={1d,1u} r48={1d,1u,1e} r49={2d,7u} r51={1d,7u} r52={1d,2u,1e} r54={1d,1u} r55={1d,1u} r56={1d,1u} r57={1d,1u} r58={1d,1u} r62={1d,1u} r64={1d,2u} r65={1d,1u} r66={1d,1u} r68={1d,1u} r69={1d,4u} r71={1d,1u} r72={1d,1u} r75={1d,1u,1e} r77={1d,2u,2e} r79={1d,1u} r81={1d,2u} r82={1d,1u} r83={2d,4u} r85={1d,3u,3e} r90={1d,2u} r93={1d,3u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,2u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,3u} r124={1d,1u} r125={1d,1u,1e} r126={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r140={1d,1u,1e} r141={1d,2u} r142={1d,2u} r144={1d,1u} r145={1d,1u,1e} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,2u} r162={1d,1u} r163={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,2u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r181={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r191={1d,2u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,2u} r199={1d,1u} r200={1d,1u} r202={1d,5u} r203={1d,1u} r208={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} 
;;    total ref usage 1125{718d,395u,12e} in 237{217 regular + 20 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47 100 101 102
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 11 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 2 14 2 (set (reg/f:SI 100)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1436 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 14 13 15 2 (set (reg:SI 101 [ LMIC+328 ])
        (mem/c:SI (plus:SI (reg/f:SI 100)
                (const_int 328 [0x148])) [0 LMIC+328 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1436 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 100)
        (nil)))
(insn 15 14 16 2 (set (reg:SI 102)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC233") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1436 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int -16711936 [0xffffffffff00ff00])
        (nil)))
(insn 16 15 17 2 (set (reg:SI 47 [ D.6356 ])
        (and:SI (reg:SI 101 [ LMIC+328 ])
            (reg:SI 102))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1436 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 102)
        (expr_list:REG_DEAD (reg:SI 101 [ LMIC+328 ])
            (nil))))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (ne (reg:SI 47 [ D.6356 ])
                (const_int 256 [0x100]))
            (label_ref 23)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1436 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 47 [ D.6356 ])
        (int_list:REG_BR_PROB 8629 (nil)))
 -> 23)
;;  succ:       3 [13.7%]  (FALLTHRU)
;;              4 [86.3%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 3, loop depth 0, count 0, freq 1371, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [13.7%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(1){ }u9(7){ }u10(16){ }u11(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 103
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 3 (set (reg/f:SI 103)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC234") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1436 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(insn 20 19 21 3 (set (reg:SI 11 a11)
        (const_int 1436 [0x59c])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1436 44 {movsi_internal}
     (nil))
(insn 21 20 22 3 (set (reg:SI 10 a10)
        (reg/f:SI 103)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1436 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 103)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
            (nil))))
(call_insn 22 21 23 3 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1436 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [86.3%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(1){ }u17(7){ }u18(16){ }u19(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 48 104 105 106 108
(code_label 23 22 24 4 322 "" [1 uses])
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 4 (set (reg/f:SI 104)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1437 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 26 25 27 4 (set (reg:SI 48 [ D.6357 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 104)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1437 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 104)
        (nil)))
(insn 27 26 28 4 (set (reg:HI 105)
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1437 45 {movhi_internal}
     (nil))
(insn 28 27 30 4 (set (reg:SI 106)
        (and:SI (reg:SI 48 [ D.6357 ])
            (subreg:SI (reg:HI 105) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1437 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 105)
        (expr_list:REG_DEAD (reg:SI 48 [ D.6357 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 48 [ D.6357 ])
                    (const_int 128 [0x80]))
                (nil)))))
(insn 30 28 31 4 (set (reg:SI 108)
        (zero_extend:SI (subreg:HI (reg:SI 106) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1437 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 106)
        (nil)))
(jump_insn 31 30 32 4 (set (pc)
        (if_then_else (ne (reg:SI 108)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1437 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 108)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 37)
;;  succ:       5 [29.0%]  (FALLTHRU)
;;              6 [71.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 5, loop depth 0, count 0, freq 2900, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [29.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(1){ }u27(7){ }u28(16){ }u29(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 109
(note 32 31 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 5 (set (reg/f:SI 109)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC234") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1437 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(insn 34 33 35 5 (set (reg:SI 11 a11)
        (const_int 1437 [0x59d])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1437 44 {movsi_internal}
     (nil))
(insn 35 34 36 5 (set (reg:SI 10 a10)
        (reg/f:SI 109)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1437 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 109)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
            (nil))))
(call_insn 36 35 37 5 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1437 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [71.0%] 
;;              5 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(1){ }u35(7){ }u36(16){ }u37(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 51 110 111
(code_label 37 36 38 6 323 "" [1 uses])
(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 6 (set (reg/f:SI 110)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1439 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 40 39 41 6 (set:SI (reg/f:SI 111)
        (plus:SI (reg/f:SI 110)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1439 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 110)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 41 40 42 6 (set (reg:SI 51 [ D.6359 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 111)
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1439 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 111)
        (nil)))
(jump_insn 42 41 43 6 (set (pc)
        (if_then_else (ne (reg:SI 51 [ D.6359 ])
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1439 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 110)
;;  succ:       7 [50.0%]  (FALLTHRU)
;;              17 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51

;; basic block 7, loop depth 0, count 0, freq 7989, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%]  (FALLTHRU)
;;              19 [61.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(1){ }u42(7){ }u43(16){ }u44(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 85 112 113 114 116
(code_label 43 42 44 7 325 ("nojoinframe") [0 uses])
(note 44 43 45 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 7 (set (reg/f:SI 112)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1441 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 46 45 47 7 (set (reg:SI 85 [ D.6357 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 112)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1441 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 112)
        (nil)))
(insn 47 46 48 7 (set (reg:HI 113)
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1441 45 {movhi_internal}
     (nil))
(insn 48 47 50 7 (set (reg:SI 114)
        (and:SI (reg:SI 85 [ D.6357 ])
            (subreg:SI (reg:HI 113) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1441 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 113)
        (expr_list:REG_EQUAL (and:SI (reg:SI 85 [ D.6357 ])
                (const_int 4 [0x4]))
            (nil))))
(insn 50 48 51 7 (set (reg:SI 116)
        (zero_extend:SI (subreg:HI (reg:SI 114) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1441 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 114)
        (nil)))
(jump_insn 51 50 52 7 (set (pc)
        (if_then_else (ne (reg:SI 116)
                (const_int 0 [0]))
            (label_ref 86)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1441 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 116)
        (int_list:REG_BR_PROB 2900 (nil)))
 -> 86)
;;  succ:       8 [71.0%]  (FALLTHRU)
;;              13 [29.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 85

;; basic block 8, loop depth 0, count 0, freq 5672, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 [71.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u51(1){ }u52(7){ }u53(16){ }u54(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 85
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 85
;; lr  def 	 117 118 120
(note 52 51 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 8 (set (reg:HI 117)
        (const_int 32 [0x20])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1442 45 {movhi_internal}
     (nil))
(insn 54 53 56 8 (set (reg:SI 118)
        (and:SI (reg:SI 85 [ D.6357 ])
            (subreg:SI (reg:HI 117) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1442 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 117)
        (expr_list:REG_DEAD (reg:SI 85 [ D.6357 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 85 [ D.6357 ])
                    (const_int 32 [0x20]))
                (nil)))))
(insn 56 54 57 8 (set (reg:SI 120)
        (zero_extend:SI (subreg:HI (reg:SI 118) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1442 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(jump_insn 57 56 58 8 (set (pc)
        (if_then_else (ne (reg:SI 120)
                (const_int 0 [0]))
            (label_ref 63)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1442 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 120)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 63)
;;  succ:       9 [29.0%]  (FALLTHRU)
;;              10 [71.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 9, loop depth 0, count 0, freq 1645, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [29.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u60(1){ }u61(7){ }u62(16){ }u63(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 121
(note 58 57 59 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 9 (set (reg/f:SI 121)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC234") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1442 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(insn 60 59 61 9 (set (reg:SI 11 a11)
        (const_int 1442 [0x5a2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1442 44 {movsi_internal}
     (nil))
(insn 61 60 62 9 (set (reg:SI 10 a10)
        (reg/f:SI 121)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1442 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 121)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
            (nil))))
(call_insn 62 61 63 9 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1442 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 10, loop depth 0, count 0, freq 5672, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [71.0%] 
;;              9 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u68(1){ }u69(7){ }u70(16){ }u71(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 90 122 124 125 126 129
(code_label 63 62 64 10 327 "" [1 uses])
(note 64 63 65 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 67 10 (set (reg/f:SI 122)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1444 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 67 65 68 10 (set (reg:HI 124)
        (const_int -161 [0xffffffffffffff5f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1444 45 {movhi_internal}
     (nil))
(insn 68 67 69 10 (set (reg:HI 125 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 122)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1444 45 {movhi_internal}
     (nil))
(insn 69 68 70 10 (set (reg:SI 126)
        (and:SI (subreg:SI (reg:HI 125 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 124) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1444 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 125 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 124)
            (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:HI 125 [ LMIC.opmode ]) 0)
                    (const_int -161 [0xffffffffffffff5f]))
                (nil)))))
(insn 70 69 72 10 (set (mem/j/c:HI (plus:SI (reg/f:SI 122)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 126) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1444 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(insn 72 70 74 10 (set (reg:SI 90 [ D.6359 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 122)
                    (const_int 178 [0xb2])) [0 LMIC.rejoinCnt+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1445 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 122)
        (nil)))
(insn 74 72 75 10 (set (reg:SI 129)
        (const_int 9 [0x9])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1445 44 {movsi_internal}
     (nil))
(jump_insn 75 74 76 10 (set (pc)
        (if_then_else (ltu (reg:SI 129)
                (reg:SI 90 [ D.6359 ]))
            (label_ref 80)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1445 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 129)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 80)
;;  succ:       11 [61.0%]  (FALLTHRU)
;;              12 [39.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 90

;; basic block 11, loop depth 0, count 0, freq 3460, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [61.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u81(1){ }u82(7){ }u83(16){ }u84(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 90
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 90
;; lr  def 	 130 131
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg/f:SI 130)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1446 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 78 77 79 11 (set (reg:SI 131)
        (plus:SI (reg:SI 90 [ D.6359 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1446 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 90 [ D.6359 ])
        (nil)))
(insn 79 78 80 11 (set (mem/j/c:QI (plus:SI (reg/f:SI 130)
                (const_int 178 [0xb2])) [0 LMIC.rejoinCnt+0 S1 A16])
        (subreg:QI (reg:SI 131) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1446 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_DEAD (reg/f:SI 130)
            (nil))))
;;  succ:       12 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 12, loop depth 0, count 0, freq 5672, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [39.0%] 
;;              11 [100.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u88(1){ }u89(7){ }u90(16){ }u91(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44
(code_label 80 79 81 12 328 "" [1 uses])
(note 81 80 82 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 82 81 83 12 (set (reg:SI 10 a10)
        (const_int 9 [0x9])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1447 44 {movsi_internal}
     (nil))
(call_insn 83 82 7 12 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1447 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 7 83 86 12 (set (reg:SI 44 [ D.6354 ])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1448 44 {movsi_internal}
     (nil))
;;  succ:       40 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44

;; basic block 13, loop depth 0, count 0, freq 2317, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 [29.0%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u94(1){ }u95(7){ }u96(16){ }u97(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 85
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 85
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 93 94 95 96 132 133 134
(code_label 86 7 87 13 326 "" [1 uses])
(note 87 86 88 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 13 (set (reg/f:SI 132)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1450 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 89 88 90 13 (set (reg:HI 133)
        (const_int -129 [0xffffffffffffff7f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1450 45 {movhi_internal}
     (nil))
(insn 90 89 91 13 (set (reg:SI 134)
        (and:SI (reg:SI 85 [ D.6357 ])
            (subreg:SI (reg:HI 133) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1450 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 133)
        (expr_list:REG_DEAD (reg:SI 85 [ D.6357 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 85 [ D.6357 ])
                    (const_int -129 [0xffffffffffffff7f]))
                (nil)))))
(insn 91 90 92 13 (set (mem/j/c:HI (plus:SI (reg/f:SI 132)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 134) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1450 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_DEAD (reg/f:SI 132)
            (nil))))
(call_insn 92 91 93 13 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("nextJoinState") [flags 0x3]  <function_decl 0x100b7cbd0 nextJoinState>) [0 nextJoinState S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1451 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 93 92 94 13 (set (reg/v:SI 93 [ delay ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1451 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(debug_insn 94 93 95 13 (var_location:SI delay (reg/v:SI 93 [ delay ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1451 -1
     (nil))
(call_insn 95 94 96 13 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1459 82 {call_value_internal}
     (nil)
    (nil))
(insn 96 95 97 13 (set (reg:SI 94 [ D.6360 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1459 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 97 96 98 13 (set (reg:SI 95 [ D.6360 ])
        (plus:SI (reg/v:SI 93 [ delay ])
            (reg:SI 94 [ D.6360 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1459 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 94 [ D.6360 ])
        (nil)))
(insn 98 97 99 13 (set (reg:SI 96 [ D.6360 ])
        (and:SI (reg/v:SI 93 [ delay ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1460 30 {andsi3}
     (expr_list:REG_DEAD (reg/v:SI 93 [ delay ])
        (nil)))
(jump_insn 99 98 100 13 (set (pc)
        (if_then_else (eq (reg:SI 96 [ D.6360 ])
                (const_int 0 [0]))
            (label_ref:SI 348)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1459 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 96 [ D.6360 ])
        (int_list:REG_BR_PROB 6100 (nil)))
 -> 348)
;;  succ:       14 [39.0%]  (FALLTHRU)
;;              15 [61.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 95

;; basic block 14, loop depth 0, count 0, freq 904, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 [39.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u112(1){ }u113(7){ }u114(16){ }u115(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 95
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45
(note 100 99 3 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 3 100 348 14 (set (reg/f:SI 45 [ D.6355 ])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC230") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1459 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("onJoinFailed") [flags 0x3]  <function_decl 0x100bb2360 onJoinFailed>)
        (nil)))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 95

;; basic block 15, loop depth 0, count 0, freq 1413, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 [61.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u116(1){ }u117(7){ }u118(16){ }u119(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 95
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45
(code_label 348 3 347 15 343 "" [1 uses])
(note 347 348 4 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 4 347 101 15 (set (reg/f:SI 45 [ D.6355 ])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC231") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1459 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("runEngineUpdate") [flags 0x3]  <function_decl 0x100b7cca8 runEngineUpdate>)
        (nil)))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 95

;; basic block 16, loop depth 0, count 0, freq 2317, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 [100.0%]  (FALLTHRU)
;;              14 [100.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u120(1){ }u121(7){ }u122(16){ }u123(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 95
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 95
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 135
(code_label 101 4 102 16 330 "" [0 uses])
(note 102 101 103 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 16 (set (reg/f:SI 135)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC235") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1459 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(insn 104 103 105 16 (set (reg:SI 12 a12)
        (reg/f:SI 45 [ D.6355 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1459 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 45 [ D.6355 ])
        (nil)))
(insn 105 104 106 16 (set (reg:SI 11 a11)
        (reg:SI 95 [ D.6360 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1459 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 95 [ D.6360 ])
        (nil)))
(insn 106 105 107 16 (set (reg:SI 10 a10)
        (reg/f:SI 135)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1459 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 135)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 20 [0x14])))
            (nil))))
(call_insn 107 106 8 16 (call (mem:SI (symbol_ref:SI ("os_setTimedCallback") [flags 0x41]  <function_decl 0x140efa288 os_setTimedCallback>) [0 os_setTimedCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1459 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 8 107 110 16 (set (reg:SI 44 [ D.6354 ])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1463 44 {movsi_internal}
     (nil))
;;  succ:       40 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44

;; basic block 17, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u131(1){ }u132(7){ }u133(16){ }u134(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51
;; lr  def 	 52 54 56 57 58 136 137 139 140 141 142 144 145 148
(code_label 110 8 111 17 324 "" [1 uses])
(note 111 110 112 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 113 17 (set (reg/f:SI 136)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1465 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 113 112 114 17 (set:SI (reg/f:SI 137)
        (plus:SI (reg/f:SI 136)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1465 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 114 113 115 17 (set (reg/v:SI 52 [ hdr ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 137)
                    (const_int 76 [0x4c])) [0 LMIC.frame+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1465 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 137)
        (nil)))
(debug_insn 115 114 116 17 (var_location:QI hdr (subreg:QI (reg/v:SI 52 [ hdr ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1465 -1
     (nil))
(debug_insn 116 115 118 17 (var_location:QI dlen (subreg:QI (reg:SI 51 [ D.6359 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1466 -1
     (nil))
(insn 118 116 119 17 (set (reg:SI 54 [ D.6360 ])
        (plus:SI (reg:SI 51 [ D.6359 ])
            (const_int -4 [0xfffffffffffffffc]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1467 1 {addsi3}
     (nil))
(debug_insn 119 118 120 17 (var_location:SI mic (clobber (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1467 -1
     (nil))
(insn 120 119 121 17 (set (reg:SI 140)
        (plus:SI (reg:SI 51 [ D.6359 ])
            (const_int -17 [0xffffffffffffffef]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1468 1 {addsi3}
     (nil))
(insn 121 120 122 17 (set (reg:SI 141)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1468 44 {movsi_internal}
     (nil))
(insn 122 121 123 17 (set (reg:SI 142)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1468 44 {movsi_internal}
     (nil))
(insn 123 122 125 17 (set (reg:SI 139)
        (if_then_else:SI (ne (reg:SI 140)
                (const_int 0 [0]))
            (reg:SI 141)
            (reg:SI 142))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1468 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_EQUAL (ne:SI (reg:SI 140)
                (const_int 0 [0]))
            (nil))))
(insn 125 123 126 17 (set (reg:SI 56 [ D.6362 ])
        (zero_extend:SI (subreg:QI (reg:SI 139) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1468 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 126 125 129 17 (set (reg:SI 145)
        (plus:SI (reg:SI 51 [ D.6359 ])
            (const_int -33 [0xffffffffffffffdf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1468 1 {addsi3}
     (nil))
(insn 129 126 131 17 (set (reg:SI 144)
        (if_then_else:SI (ne (reg:SI 145)
                (const_int 0 [0]))
            (reg:SI 141)
            (reg:SI 142))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1468 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg:SI 142)
            (expr_list:REG_DEAD (reg:SI 141)
                (expr_list:REG_EQUAL (ne:SI (reg:SI 145)
                        (const_int 0 [0]))
                    (nil))))))
(insn 131 129 132 17 (set (reg:SI 57 [ D.6362 ])
        (zero_extend:SI (subreg:QI (reg:SI 144) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1468 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(insn 132 131 133 17 (set (reg:SI 148)
        (and:SI (reg:SI 56 [ D.6362 ])
            (reg:SI 57 [ D.6362 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1468 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 57 [ D.6362 ])
        (expr_list:REG_DEAD (reg:SI 56 [ D.6362 ])
            (nil))))
(insn 133 132 134 17 (set (reg:SI 58 [ D.6362 ])
        (zero_extend:SI (subreg:QI (reg:SI 148) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1468 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(jump_insn 134 133 135 17 (set (pc)
        (if_then_else (ne (reg:SI 58 [ D.6362 ])
                (const_int 0 [0]))
            (label_ref 140)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1468 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 58 [ D.6362 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 140)
;;  succ:       19 [50.0%] 
;;              18 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 52 54

;; basic block 18, loop depth 0, count 0, freq 2500, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 [50.0%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u156(1){ }u157(7){ }u158(16){ }u159(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 52 54
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 52
;; lr  def 	 149 150 151
(note 135 134 136 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 136 135 137 18 (set (reg:QI 149)
        (const_int -29 [0xffffffffffffffe3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1469 46 {movqi_internal}
     (nil))
(insn 137 136 138 18 (set (reg:SI 150)
        (and:SI (reg/v:SI 52 [ hdr ])
            (subreg:SI (reg:QI 149) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1469 30 {andsi3}
     (expr_list:REG_DEAD (reg:QI 149)
        (expr_list:REG_DEAD (reg/v:SI 52 [ hdr ])
            (expr_list:REG_EQUAL (and:SI (reg/v:SI 52 [ hdr ])
                    (const_int -29 [0xffffffffffffffe3]))
                (nil)))))
(insn 138 137 139 18 (set (reg:SI 151)
        (zero_extend:SI (subreg:QI (reg:SI 150) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1469 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(jump_insn 139 138 140 18 (set (pc)
        (if_then_else (eq (reg:SI 151)
                (const_int 32 [0x20]))
            (label_ref 152)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1469 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 151)
        (int_list:REG_BR_PROB 1371 (nil)))
 -> 152)
;;  succ:       19 [86.3%]  (FALLTHRU)
;;              20 [13.7%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 54

;; basic block 19, loop depth 0, count 0, freq 4901, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 [50.0%] 
;;              18 [86.3%]  (FALLTHRU)
;;              20 [71.0%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u165(1){ }u166(7){ }u167(16){ }u168(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 82 152 153 154 156
(code_label 140 139 141 19 331 ("badframe") [2 uses])
(note 141 140 142 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 142 141 143 19 (set (reg/f:SI 152)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1475 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 143 142 144 19 (set:SI (reg/f:SI 153)
        (plus:SI (reg/f:SI 152)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1475 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 152)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 144 143 145 19 (set (reg:SI 82 [ D.6359 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 153)
                    (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1475 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 153)
        (nil)))
(insn 145 144 147 19 (set (reg:SI 154)
        (and:SI (reg:SI 82 [ D.6359 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1475 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 82 [ D.6359 ])
        (nil)))
(insn 147 145 148 19 (set (reg:SI 156)
        (zero_extend:SI (subreg:QI (reg:SI 154) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1475 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(jump_insn 148 147 152 19 (set (pc)
        (if_then_else (ne (reg:SI 156)
                (const_int 0 [0]))
            (label_ref:SI 352)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1475 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 156)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 352)
;;  succ:       39 [39.0%] 
;;              7 [61.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 20, loop depth 0, count 0, freq 343, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 [13.7%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u174(1){ }u175(7){ }u176(16){ }u177(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 54
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51 54
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 62 157 158 159
(code_label 152 148 153 20 332 "" [1 uses])
(note 153 152 154 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 154 153 155 20 (set (reg:SI 157 [ D.6360 ])
        (plus:SI (reg:SI 51 [ D.6359 ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1479 1 {addsi3}
     (nil))
(insn 155 154 156 20 (set (reg/f:SI 158)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC236") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1479 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 333 [0x14d])))
        (nil)))
(insn 156 155 157 20 (set (reg:SI 11 a11)
        (reg:SI 157 [ D.6360 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1479 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 157 [ D.6360 ])
        (nil)))
(insn 157 156 158 20 (set (reg:SI 10 a10)
        (reg/f:SI 158)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1479 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 158)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 333 [0x14d])))
            (nil))))
(call_insn 158 157 159 20 (call (mem:SI (symbol_ref:SI ("aes_encrypt") [flags 0x3]  <function_decl 0x100b50948 aes_encrypt>) [0 aes_encrypt S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1479 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 159 158 160 20 (set (reg/f:SI 159)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC237") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1480 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(insn 160 159 161 20 (set (reg:SI 11 a11)
        (reg:SI 54 [ D.6360 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1480 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 54 [ D.6360 ])
        (nil)))
(insn 161 160 162 20 (set (reg:SI 10 a10)
        (reg/f:SI 159)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1480 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 159)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 332 [0x14c])))
            (nil))))
(call_insn 162 161 163 20 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("aes_verifyMic0") [flags 0x3]  <function_decl 0x100b50870 aes_verifyMic0>) [0 aes_verifyMic0 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1480 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 163 162 164 20 (set (reg:SI 62 [ D.6360 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1480 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(jump_insn 164 163 165 20 (set (pc)
        (if_then_else (eq (reg:SI 62 [ D.6360 ])
                (const_int 0 [0]))
            (label_ref 140)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1480 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 62 [ D.6360 ])
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 140)
;;  succ:       19 [71.0%] 
;;              21 [29.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51

;; basic block 21, loop depth 0, count 0, freq 99, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 [29.0%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u191(1){ }u192(7){ }u193(16){ }u194(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 51
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 64 65 66 160 161 162 163 166
(note 165 164 166 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 166 165 167 21 (set (reg/f:SI 160)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC238") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1486 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 339 [0x153])))
        (nil)))
(insn 167 166 168 21 (set (reg:SI 10 a10)
        (reg/f:SI 160)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1486 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 160)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 339 [0x153])))
            (nil))))
(call_insn/i 168 167 169 21 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf4") [flags 0x3]  <function_decl 0x140efa798 os_rlsbf4>) [0 os_rlsbf4 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1486 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 169 168 170 21 (set (reg/v:SI 64 [ addr ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1486 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(debug_insn 170 169 171 21 (var_location:SI addr (reg/v:SI 64 [ addr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1486 -1
     (nil))
(insn 171 170 172 21 (set (reg/f:SI 161)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1487 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 172 171 173 21 (set (mem/j/c:SI (plus:SI (reg/f:SI 161)
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])
        (reg/v:SI 64 [ addr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1487 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ addr ])
        (nil)))
(insn 173 172 174 21 (set (reg/f:SI 162)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC239") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1488 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 336 [0x150])))
        (nil)))
(insn 174 173 175 21 (set (reg:SI 10 a10)
        (reg/f:SI 162)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1488 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 162)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 336 [0x150])))
            (nil))))
(call_insn/i 175 174 176 21 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf4") [flags 0x3]  <function_decl 0x140efa798 os_rlsbf4>) [0 os_rlsbf4 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1488 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 176 175 177 21 (set (reg:SI 65 [ D.6356 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1488 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 177 176 178 21 (set (reg:SI 163)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC240") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1488 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 16777215 [0xffffff])
        (nil)))
(insn 178 177 180 21 (set (reg:SI 66 [ D.6356 ])
        (and:SI (reg:SI 65 [ D.6356 ])
            (reg:SI 163))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1488 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg:SI 65 [ D.6356 ])
            (nil))))
(insn 180 178 181 21 (set (mem/j/c:SI (plus:SI (reg/f:SI 161)
                (const_int 168 [0xa8])) [0 LMIC.netid+0 S4 A32])
        (reg:SI 66 [ D.6356 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1488 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 161)
        (expr_list:REG_DEAD (reg:SI 66 [ D.6356 ])
            (nil))))
(insn 181 180 182 21 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1491 44 {movsi_internal}
     (nil))
(call_insn 182 181 184 21 (call (mem:SI (symbol_ref:SI ("initDefaultChannels") [flags 0x3]  <function_decl 0x100b7c288 initDefaultChannels>) [0 initDefaultChannels S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1491 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 184 182 185 21 (set (reg:SI 166)
        (const_int 17 [0x11])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1493 44 {movsi_internal}
     (nil))
(jump_insn 185 184 228 21 (set (pc)
        (if_then_else (ltu (reg:SI 166)
                (reg:SI 51 [ D.6359 ]))
            (label_ref:SI 356)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1493 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg:SI 51 [ D.6359 ])
            (int_list:REG_BR_PROB 5000 (nil))))
 -> 356)
;;  succ:       25 [50.0%] 
;;              27 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 22, loop depth 0, count 0, freq 248, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 [83.3%] 
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u214(1){ }u215(7){ }u216(16){ }u217(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 68 69 167 168 169 170
(code_label 228 185 189 22 336 "" [1 uses])
(note 189 228 191 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 191 189 192 22 (set (reg:SI 167)
        (const_int 320 [0x140])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1499 44 {movsi_internal}
     (nil))
(insn 192 191 193 22 (set (reg:SI 168)
        (plus:SI (reg/v:SI 42 [ dlen ])
            (reg:SI 167))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1499 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_EQUAL (plus:SI (reg/v:SI 42 [ dlen ])
                (const_int 320 [0x140]))
            (nil))))
(insn 193 192 194 22 (set (reg/f:SI 170)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1499 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 194 193 195 22 (set (reg:SI 169)
        (plus:SI (reg:SI 168)
            (reg/f:SI 170))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1499 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 170)
        (expr_list:REG_DEAD (reg:SI 168)
            (nil))))
(insn 195 194 196 22 (set (reg/f:SI 68 [ D.6363 ])
        (plus:SI (reg:SI 169)
            (const_int 12 [0xc]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1499 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 169)
        (nil)))
(insn 196 195 197 22 (set (reg:SI 10 a10)
        (reg/f:SI 68 [ D.6363 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1499 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 68 [ D.6363 ])
        (nil)))
(call_insn/i 197 196 198 22 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("convFreq") [flags 0x3]  <function_decl 0x100b7c5e8 convFreq>) [0 convFreq S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1499 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 198 197 199 22 (set (reg/v:SI 69 [ freq ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1499 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(debug_insn 199 198 200 22 (var_location:SI freq (reg/v:SI 69 [ freq ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1499 -1
     (nil))
(jump_insn 200 199 201 22 (set (pc)
        (if_then_else (eq (reg/v:SI 69 [ freq ])
                (const_int 0 [0]))
            (label_ref 216)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1500 56 {*btrue}
     (int_list:REG_BR_PROB 7100 (nil))
 -> 216)
;;  succ:       23 [29.0%]  (FALLTHRU)
;;              24 [71.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 69

;; basic block 23, loop depth 0, count 0, freq 72, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 [29.0%]  (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u230(1){ }u231(7){ }u232(16){ }u233(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43 69
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43 69
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 71 171
(note 201 200 203 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 203 201 204 23 (set (reg:SI 13 a13)
        (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1501 44 {movsi_internal}
     (nil))
(insn 204 203 205 23 (set (reg:SI 12 a12)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1501 44 {movsi_internal}
     (nil))
(insn 205 204 206 23 (set (reg:SI 11 a11)
        (reg/v:SI 69 [ freq ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1501 44 {movsi_internal}
     (nil))
(insn 206 205 207 23 (set (reg:SI 10 a10)
        (reg/v:SI 43 [ chidx ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1501 44 {movsi_internal}
     (nil))
(call_insn 207 206 208 23 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("LMIC_setupChannel") [flags 0x3]  <function_decl 0x100b281b0 LMIC_setupChannel>) [0 LMIC_setupChannel S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1501 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 13 a13)
        (expr_list:REG_DEAD (reg:SI 12 a12)
            (expr_list:REG_DEAD (reg:SI 11 a11)
                (expr_list:REG_UNUSED (reg:SI 10 a10)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (nil))))))
(call_insn 208 207 209 23 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1503 82 {call_value_internal}
     (nil)
    (nil))
(insn 209 208 210 23 (set (reg:SI 71 [ D.6360 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1503 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 210 209 211 23 (set (reg/f:SI 171)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC242") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1503 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC241") [flags 0x2]  <var_decl 0x101a78360 *.LC241>)
        (nil)))
(insn 211 210 212 23 (set (reg:SI 13 a13)
        (reg/v:SI 69 [ freq ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1503 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 69 [ freq ])
        (nil)))
(insn 212 211 213 23 (set (reg:SI 12 a12)
        (reg/v:SI 43 [ chidx ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1503 44 {movsi_internal}
     (nil))
(insn 213 212 214 23 (set (reg:SI 11 a11)
        (reg:SI 71 [ D.6360 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1503 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 71 [ D.6360 ])
        (nil)))
(insn 214 213 215 23 (set (reg:SI 10 a10)
        (reg/f:SI 171)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1503 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 171)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC241") [flags 0x2]  <var_decl 0x101a78360 *.LC241>)
            (nil))))
(call_insn 215 214 216 23 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1503 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 13 a13)
        (expr_list:REG_DEAD (reg:SI 12 a12)
            (expr_list:REG_DEAD (reg:SI 11 a11)
                (expr_list:REG_UNUSED (reg:SI 10 a10)
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (nil))))))
;;  succ:       24 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43

;; basic block 24, loop depth 0, count 0, freq 248, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 [71.0%] 
;;              23 [100.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u252(1){ }u253(7){ }u254(16){ }u255(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; lr  def 	 42 43 172 173
(code_label 216 215 217 24 335 "" [1 uses])
(note 217 216 218 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 218 217 219 24 (set (reg:SI 172)
        (plus:SI (reg/v:SI 43 [ chidx ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1498 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 43 [ chidx ])
        (nil)))
(insn 219 218 220 24 (set (reg/v:SI 43 [ chidx ])
        (zero_extend:SI (subreg:QI (reg:SI 172) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1498 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
(debug_insn 220 219 221 24 (var_location:QI chidx (subreg:QI (reg/v:SI 43 [ chidx ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1498 -1
     (nil))
(insn 221 220 222 24 (set (reg:SI 173)
        (plus:SI (reg/v:SI 42 [ dlen ])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1498 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 42 [ dlen ])
        (nil)))
(insn 222 221 223 24 (set (reg/v:SI 42 [ dlen ])
        (zero_extend:SI (subreg:QI (reg:SI 173) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1498 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
(debug_insn 223 222 356 24 (var_location:QI dlen (subreg:QI (reg/v:SI 42 [ dlen ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1498 -1
     (nil))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43

;; basic block 25, loop depth 0, count 0, freq 50, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21 [50.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u262(1){ }u263(7){ }u264(16){ }u265(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 43
(code_label 356 223 355 25 345 "" [1 uses])
(note 355 356 5 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 5 355 6 25 (set (reg/v:SI 43 [ chidx ])
        (const_int 3 [0x3])) 44 {movsi_internal}
     (nil))
(insn 6 5 224 25 (set (reg/v:SI 42 [ dlen ])
        (const_int 13 [0xd])) 44 {movsi_internal}
     (nil))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43

;; basic block 26, loop depth 0, count 0, freq 298, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       25 [100.0%]  (FALLTHRU)
;;              24 [100.0%]  (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u266(1){ }u267(7){ }u268(16){ }u269(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 43
;; lr  def 	
(code_label 224 6 225 26 333 "" [0 uses])
(note 225 224 226 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 226 225 227 26 (var_location:QI chidx (subreg:QI (reg/v:SI 43 [ chidx ]) 0)) -1
     (nil))
(debug_insn 227 226 229 26 (var_location:QI dlen (subreg:QI (reg/v:SI 42 [ dlen ]) 0)) -1
     (nil))
(jump_insn 229 227 230 26 (set (pc)
        (if_then_else (geu (reg/v:SI 43 [ chidx ])
                (const_int 8 [0x8]))
            (pc)
            (label_ref 228))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1498 59 {*ubfalse}
     (int_list:REG_BR_PROB 8333 (nil))
 -> 228)
;;  succ:       22 [83.3%] 
;;              27 [16.7%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42 43

;; basic block 27, loop depth 0, count 0, freq 99, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 [16.7%]  (FALLTHRU)
;;              21 [50.0%]  (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u273(1){ }u274(7){ }u275(16){ }u276(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 72 75 174 175 176 177 178 179 181 182 184
(code_label 230 229 231 27 334 "" [0 uses])
(note 231 230 232 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 232 231 233 27 (set (reg/f:SI 174)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1510 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 233 232 234 27 (set (reg:SI 72 [ D.6357 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 174)
                    (const_int 244 [0xf4])) [0 LMIC.devNonce+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1510 33 {zero_extendhisi2}
     (nil))
(insn 234 233 235 27 (set (reg/f:SI 175)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC243") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1510 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 262 [0x106])))
        (nil)))
(insn 235 234 236 27 (set (reg/f:SI 176)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC244") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1510 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 246 [0xf6])))
        (nil)))
(insn 236 235 237 27 (set (reg/f:SI 177)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC236") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1510 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 333 [0x14d])))
        (nil)))
(insn 237 236 238 27 (set (reg:SI 178)
        (plus:SI (reg:SI 72 [ D.6357 ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1510 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 72 [ D.6357 ])
        (nil)))
(insn 238 237 239 27 (set (reg:SI 179 [ D.6360 ])
        (zero_extend:SI (subreg:HI (reg:SI 178) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1510 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(insn 239 238 240 27 (set (reg:SI 13 a13)
        (reg/f:SI 175)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1510 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 175)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 262 [0x106])))
            (nil))))
(insn 240 239 241 27 (set (reg:SI 12 a12)
        (reg/f:SI 176)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1510 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 246 [0xf6])))
            (nil))))
(insn 241 240 242 27 (set (reg:SI 11 a11)
        (reg/f:SI 177)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1510 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 177)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 333 [0x14d])))
            (nil))))
(insn 242 241 243 27 (set (reg:SI 10 a10)
        (reg:SI 179 [ D.6360 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1510 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 179 [ D.6360 ])
        (nil)))
(call_insn 243 242 245 27 (call (mem:SI (symbol_ref:SI ("aes_sessKeys") [flags 0x3]  <function_decl 0x100b50bd0 aes_sessKeys>) [0 aes_sessKeys S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1510 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 13 a13)
        (expr_list:REG_DEAD (reg:SI 12 a12)
            (expr_list:REG_DEAD (reg:SI 11 a11)
                (expr_list:REG_DEAD (reg:SI 10 a10)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (nil))))))
(insn 245 243 246 27 (set (reg:SI 75 [ D.6357 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 174)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1526 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 174)
        (nil)))
(insn 246 245 247 27 (set (reg:HI 181)
        (const_int 36 [0x24])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1526 45 {movhi_internal}
     (nil))
(insn 247 246 249 27 (set (reg:SI 182)
        (and:SI (reg:SI 75 [ D.6357 ])
            (subreg:SI (reg:HI 181) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1526 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 181)
        (expr_list:REG_DEAD (reg:SI 75 [ D.6357 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 75 [ D.6357 ])
                    (const_int 36 [0x24]))
                (nil)))))
(insn 249 247 250 27 (set (reg:SI 184)
        (zero_extend:SI (subreg:HI (reg:SI 182) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1526 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
(jump_insn 250 249 251 27 (set (pc)
        (if_then_else (ne (reg:SI 184)
                (const_int 0 [0]))
            (label_ref 256)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1526 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 184)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 256)
;;  succ:       28 [29.0%]  (FALLTHRU)
;;              29 [71.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 28, loop depth 0, count 0, freq 29, maybe hot
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       27 [29.0%]  (FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u295(1){ }u296(7){ }u297(16){ }u298(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 185
(note 251 250 252 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 252 251 253 28 (set (reg/f:SI 185)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC234") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1526 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(insn 253 252 254 28 (set (reg:SI 11 a11)
        (const_int 1526 [0x5f6])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1526 44 {movsi_internal}
     (nil))
(insn 254 253 255 28 (set (reg:SI 10 a10)
        (reg/f:SI 185)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1526 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 185)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
            (nil))))
(call_insn 255 254 256 28 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1526 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       29 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 29, loop depth 0, count 0, freq 99, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       27 [71.0%] 
;;              28 [100.0%]  (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u303(1){ }u304(7){ }u305(16){ }u306(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 77 186 187 188 190
(code_label 256 255 257 29 337 "" [1 uses])
(note 257 256 258 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 258 257 259 29 (set (reg/f:SI 186)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1527 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 259 258 260 29 (set (reg:SI 77 [ D.6357 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 186)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1527 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 186)
        (nil)))
(insn 260 259 261 29 (set (reg:HI 187)
        (const_int 32 [0x20])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1527 45 {movhi_internal}
     (nil))
(insn 261 260 263 29 (set (reg:SI 188)
        (and:SI (reg:SI 77 [ D.6357 ])
            (subreg:SI (reg:HI 187) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1527 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 187)
        (expr_list:REG_EQUAL (and:SI (reg:SI 77 [ D.6357 ])
                (const_int 32 [0x20]))
            (nil))))
(insn 263 261 264 29 (set (reg:SI 190)
        (zero_extend:SI (subreg:HI (reg:SI 188) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1527 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 188)
        (nil)))
(jump_insn 264 263 265 29 (set (pc)
        (if_then_else (eq (reg:SI 190)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1527 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 190)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 302)
;;  succ:       30 [50.0%]  (FALLTHRU)
;;              36 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 77

;; basic block 30, loop depth 0, count 0, freq 50, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       29 [50.0%]  (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u313(1){ }u314(7){ }u315(16){ }u316(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 77
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 49 83 191
(note 265 264 266 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 266 265 267 30 (set (reg/f:SI 191)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1529 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 267 266 269 30 (set (reg/v:SI 49 [ dr ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 191)
                    (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1529 34 {zero_extendqisi2}
     (nil))
(insn 269 267 270 30 (set (reg/v:SI 83 [ n ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 191)
                    (const_int 178 [0xb2])) [0 LMIC.rejoinCnt+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1529 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 191)
        (nil)))
(debug_insn 270 269 271 30 (var_location:QI dr (subreg:QI (reg/v:SI 49 [ dr ]) 0)) -1
     (nil))
(debug_insn 271 270 297 30 (var_location:QI n (subreg:QI (reg/v:SI 83 [ n ]) 0)) -1
     (nil))
;;  succ:       34 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 83

;; basic block 31, loop depth 0, count 0, freq 503, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       34 [91.0%] 
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u321(1){ }u322(7){ }u323(16){ }u324(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 98
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 55 97 193 194
(code_label 297 271 274 31 341 "" [1 uses])
(note 274 297 275 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 275 274 277 31 (var_location:QI dr (subreg:QI (reg/v:SI 49 [ dr ]) 0)) -1
     (nil))
(debug_insn 277 275 278 31 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(debug_insn 278 277 279 31 (var_location:SI index (reg/v:SI 49 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(insn 279 278 280 31 (set (reg/f:SI 193)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC245") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 280 279 281 31 (set (reg/f:SI 55 [ D.6361 ])
        (plus:SI (reg/v:SI 49 [ dr ])
            (reg/f:SI 193))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 193)
        (nil)))
(insn 281 280 282 31 (set (reg:SI 97 [ D.6358 ])
        (zero_extend:SI (mem:QI (reg/f:SI 55 [ D.6361 ]) [0 *_31+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 55 [ D.6361 ])
        (nil)))
(insn 282 281 283 31 (set (reg:SI 194)
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 44 {movsi_internal}
     (nil))
(jump_insn 283 282 284 31 (set (pc)
        (if_then_else (eq (reg:SI 97 [ D.6358 ])
                (reg:SI 194))
            (label_ref 287)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 194)
        (expr_list:REG_DEAD (reg:SI 97 [ D.6358 ])
            (int_list:REG_BR_PROB 2800 (nil))))
 -> 287)
;;  succ:       32 [72.0%]  (FALLTHRU)
;;              33 [28.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 98

;; basic block 32, loop depth 0, count 0, freq 362, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       31 [72.0%]  (FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u332(1){ }u333(7){ }u334(16){ }u335(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 98
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 49 195
(note 284 283 285 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 285 284 286 32 (set (reg:SI 195)
        (plus:SI (reg/v:SI 49 [ dr ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 49 [ dr ])
        (nil)))
(insn 286 285 287 32 (set (reg/v:SI 49 [ dr ])
        (zero_extend:SI (subreg:QI (reg:SI 195) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 195)
        (nil)))
;;  succ:       33 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 98

;; basic block 33, loop depth 0, count 0, freq 503, maybe hot
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       31 [28.0%] 
;;              32 [100.0%]  (FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u338(1){ }u339(7){ }u340(16){ }u341(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 98
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 98
;; lr  def 	 83
(code_label 287 286 288 33 340 "" [1 uses])
(note 288 287 289 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 289 288 290 33 (set (reg/v:SI 83 [ n ])
        (reg/v:SI 98 [ n ])) 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 98 [ n ])
        (nil)))
;;  succ:       34 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 83

;; basic block 34, loop depth 0, count 0, freq 552, maybe hot
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       33 [100.0%]  (FALLTHRU,DFS_BACK)
;;              30 [100.0%]  (FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u343(1){ }u344(7){ }u345(16){ }u346(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83
;; lr  def 	 98 196
(code_label 290 289 291 34 339 "" [0 uses])
(note 291 290 292 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 292 291 293 34 (var_location:QI n (subreg:QI (reg/v:SI 83 [ n ]) 0)) -1
     (nil))
(debug_insn 293 292 294 34 (var_location:QI dr (subreg:QI (reg/v:SI 49 [ dr ]) 0)) -1
     (nil))
(insn 294 293 295 34 (set (reg:SI 196)
        (plus:SI (reg/v:SI 83 [ n ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 1 {addsi3}
     (nil))
(insn 295 294 296 34 (set (reg/v:SI 98 [ n ])
        (zero_extend:SI (subreg:QI (reg:SI 196) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
(debug_insn 296 295 298 34 (var_location:QI n (subreg:QI (reg/v:SI 98 [ n ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 -1
     (nil))
(jump_insn 298 296 299 34 (set (pc)
        (if_then_else (ne (reg/v:SI 83 [ n ])
                (const_int 0 [0]))
            (label_ref 297)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 56 {*btrue}
     (expr_list:REG_DEAD (reg/v:SI 83 [ n ])
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 297)
;;  succ:       31 [91.0%] 
;;              35 [9.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77 98

;; basic block 35, loop depth 0, count 0, freq 50, maybe hot
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       34 [9.0%]  (FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u353(1){ }u354(7){ }u355(16){ }u356(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49 77
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 49
;; lr  def 	 197
(note 299 298 300 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 300 299 301 35 (set (reg/f:SI 197)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1529 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 301 300 302 35 (set (mem/j/c:QI (plus:SI (reg/f:SI 197)
                (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32])
        (subreg/s/v:QI (reg/v:SI 49 [ dr ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1529 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 197)
        (expr_list:REG_DEAD (reg/v:SI 49 [ dr ])
            (nil))))
;;  succ:       36 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 77

;; basic block 36, loop depth 0, count 0, freq 99, maybe hot
;;  prev block 35, next block 37, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       29 [50.0%] 
;;              35 [100.0%]  (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u359(1){ }u360(7){ }u361(16){ }u362(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 77
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 77
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 79 81 198 199 200 202 203 208
(code_label 302 301 303 36 338 "" [1 uses])
(note 303 302 304 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 304 303 305 36 (set (reg/f:SI 198)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1531 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 305 304 306 36 (set (reg:HI 199)
        (const_int -679 [0xfffffffffffffd59])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1531 45 {movhi_internal}
     (nil))
(insn 306 305 307 36 (set (reg:SI 200)
        (and:SI (reg:SI 77 [ D.6357 ])
            (subreg:SI (reg:HI 199) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1531 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 199)
        (expr_list:REG_DEAD (reg:SI 77 [ D.6357 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 77 [ D.6357 ])
                    (const_int -679 [0xfffffffffffffd59]))
                (nil)))))
(insn 307 306 309 36 (set (mem/j/c:HI (plus:SI (reg/f:SI 198)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 200) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1531 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 200)
        (nil)))
(insn 309 307 310 36 (set:SI (reg/f:SI 202)
        (plus:SI (reg/f:SI 198)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1532 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 198)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 310 309 311 36 (set (reg:QI 203)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1532 46 {movqi_internal}
     (nil))
(insn 311 310 312 36 (set (mem/j/c:QI (plus:SI (reg/f:SI 202)
                (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32])
        (reg:QI 203)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1532 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 203)
        (nil)))
(call_insn 312 311 315 36 (call (mem:SI (symbol_ref:SI ("stateJustJoined") [flags 0x3]  <function_decl 0x100b7c0d8 stateJustJoined>) [0 stateJustJoined S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1533 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 315 312 318 36 (set (reg:SI 79 [ D.6359 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 202)
                    (const_int 87 [0x57])) [0 LMIC.frame+11 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1534 34 {zero_extendqisi2}
     (nil))
(insn 318 315 319 36 (set (reg:SI 208)
        (and:SI (reg:SI 79 [ D.6359 ])
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1534 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 79 [ D.6359 ])
        (nil)))
(insn 319 318 322 36 (set (mem/j/c:QI (plus:SI (reg/f:SI 202)
                (const_int 47 [0x2f])) [0 LMIC.dn2Dr+0 S1 A8])
        (subreg:QI (reg:SI 208) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1534 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 208)
        (nil)))
(insn 322 319 325 36 (set (reg:SI 81 [ D.6359 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 202)
                    (const_int 88 [0x58])) [0 LMIC.frame+12 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1535 34 {zero_extendqisi2}
     (nil))
(insn 325 322 326 36 (set (mem/j/c:QI (plus:SI (reg/f:SI 202)
                (const_int 39 [0x27])) [0 LMIC.rxDelay+0 S1 A8])
        (subreg/s/v:QI (reg:SI 81 [ D.6359 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1535 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 202)
        (nil)))
(jump_insn 326 325 327 36 (set (pc)
        (if_then_else (ne (reg:SI 81 [ D.6359 ])
                (const_int 0 [0]))
            (label_ref 332)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1536 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 81 [ D.6359 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 332)
;;  succ:       37 [50.0%]  (FALLTHRU)
;;              38 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 37, loop depth 0, count 0, freq 50, maybe hot
;;  prev block 36, next block 38, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [50.0%]  (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u380(1){ }u381(7){ }u382(16){ }u383(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 213 214 215
(note 327 326 328 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 328 327 329 37 (set (reg/f:SI 213)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1536 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 329 328 330 37 (set:SI (reg/f:SI 214)
        (plus:SI (reg/f:SI 213)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1536 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 330 329 331 37 (set (reg:QI 215)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1536 46 {movqi_internal}
     (nil))
(insn 331 330 332 37 (set (mem/j/c:QI (plus:SI (reg/f:SI 214)
                (const_int 39 [0x27])) [0 LMIC.rxDelay+0 S1 A8])
        (reg:QI 215)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1536 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 215)
        (expr_list:REG_DEAD (reg/f:SI 214)
            (nil))))
;;  succ:       38 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 38, loop depth 0, count 0, freq 99, maybe hot
;;  prev block 37, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [50.0%] 
;;              37 [100.0%]  (FALLTHRU)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u387(1){ }u388(7){ }u389(16){ }u390(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44
(code_label 332 331 333 38 342 "" [1 uses])
(note 333 332 334 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 334 333 335 38 (set (reg:SI 10 a10)
        (const_int 6 [0x6])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1537 44 {movsi_internal}
     (nil))
(call_insn 335 334 10 38 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1537 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 10 335 352 38 (set (reg:SI 44 [ D.6354 ])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1538 44 {movsi_internal}
     (nil))
;;  succ:       40 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44

;; basic block 39, loop depth 0, count 0, freq 1911, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 [39.0%] 
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u393(1){ }u394(7){ }u395(16){ }u396(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 44
(code_label 352 10 351 39 344 "" [1 uses])
(note 351 352 9 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 9 351 336 39 (set (reg:SI 44 [ D.6354 ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1476 44 {movsi_internal}
     (nil))
;;  succ:       40 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44

;; basic block 40, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 39, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [100.0%]  (FALLTHRU)
;;              16 [100.0%]  (FALLTHRU)
;;              39 [100.0%]  (FALLTHRU)
;;              38 [100.0%]  (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u397(1){ }u398(7){ }u399(16){ }u400(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 2 [a2]
(code_label 336 9 337 40 329 "" [0 uses])
(note 337 336 342 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 342 337 343 40 (set (reg/i:SI 2 a2)
        (reg:SI 44 [ D.6354 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1539 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 44 [ D.6354 ])
        (nil)))
(insn 343 342 0 40 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1539 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function processRx1Jacc (processRx1Jacc, funcdef_no=81, decl_uid=3797, cgraph_uid=81, symbol_order=89)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 7 count 6 (    1)


processRx1Jacc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={3d} r1={1d,7u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,5u} r8={2d} r9={2d} r10={3d,2u} r11={3d,1u} r12={3d,1u} r13={2d} r14={2d} r15={2d} r16={1d,5u} r17={1d,4u} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r42={1d,1u} r44={1d,1u} r47={1d,1u} r48={1d,1u} r49={1d,1u} r50={1d,1u} r51={1d,1u} r52={1d,1u} r53={1d,1u} 
;;    total ref usage 110{76d,34u,0e} in 16{14 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 47 48
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42 47 48
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(1){ }u8(7){ }u9(16){ }u10(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 49
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 49
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(1){ }u15(7){ }u16(16){ }u17(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 50 51 52 53
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 44 50 51 52 53
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(1){ }u28(7){ }u29(16){ }u30(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u31(1){ }u32(7){ }u33(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


processRx1Jacc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={3d} r1={1d,7u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,5u} r8={2d} r9={2d} r10={3d,2u} r11={3d,1u} r12={3d,1u} r13={2d} r14={2d} r15={2d} r16={1d,5u} r17={1d,4u} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r42={1d,1u} r44={1d,1u} r47={1d,1u} r48={1d,1u} r49={1d,1u} r50={1d,1u} r51={1d,1u} r52={1d,1u} r53={1d,1u} 
;;    total ref usage 110{76d,34u,0e} in 16{14 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 47 48
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 47)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC246") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1556 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 6 8 2 (set:SI (reg/f:SI 48)
        (plus:SI (reg/f:SI 47)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1556 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 47)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 8 7 9 2 (set (reg:SI 42 [ D.6365 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 48)
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1556 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 48)
        (nil)))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:SI 42 [ D.6365 ])
                (const_int 0 [0]))
            (label_ref 15)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1556 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6365 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 15)
;;  succ:       4 [50.0%] 
;;              3 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 3, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(1){ }u8(7){ }u9(16){ }u10(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 49
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(call_insn 11 10 12 3 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("processJoinAccept") [flags 0x3]  <function_decl 0x100bb2438 processJoinAccept>) [0 processJoinAccept S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1556 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 12 11 14 3 (set (reg:SI 49)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1556 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(jump_insn 14 12 15 3 (set (pc)
        (if_then_else (ne (reg:SI 49)
                (const_int 0 [0]))
            (label_ref:SI 28)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1556 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 49)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 28)
;;  succ:       4 [61.0%]  (FALLTHRU)
;;              5 [39.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 4, loop depth 0, count 0, freq 8050, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;;              3 [61.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(1){ }u15(7){ }u16(16){ }u17(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 50 51 52 53
(code_label 15 14 16 4 347 "" [1 uses])
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg/f:SI 50)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC246") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1557 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 18 17 19 4 (set:SI (reg/f:SI 51)
        (plus:SI (reg/f:SI 50)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1557 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 50)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 19 18 20 4 (set (reg:SI 44 [ D.6365 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 51)
                    (const_int 47 [0x2f])) [0 LMIC.dn2Dr+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1557 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 51)
        (nil)))
(insn 20 19 21 4 (set (reg/f:SI 52)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC247") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1557 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("setupRx2Jacc") [flags 0x3]  <function_decl 0x100bb2948 setupRx2Jacc>)
        (nil)))
(insn 21 20 22 4 (set (reg:SI 53)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC248") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1557 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 375000 [0x5b8d8])
        (nil)))
(insn 22 21 23 4 (set (reg:SI 12 a12)
        (reg:SI 44 [ D.6365 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1557 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 44 [ D.6365 ])
        (nil)))
(insn 23 22 24 4 (set (reg:SI 11 a11)
        (reg/f:SI 52)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1557 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 52)
        (expr_list:REG_EQUAL (symbol_ref:SI ("setupRx2Jacc") [flags 0x3]  <function_decl 0x100bb2948 setupRx2Jacc>)
            (nil))))
(insn 24 23 25 4 (set (reg:SI 10 a10)
        (reg:SI 53)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1557 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 53)
        (expr_list:REG_EQUAL (const_int 375000 [0x5b8d8])
            (nil))))
(call_insn 25 24 28 4 (call (mem:SI (symbol_ref:SI ("schedRx12") [flags 0x3]  <function_decl 0x100bb2000 schedRx12>) [0 schedRx12 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1557 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [39.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(1){ }u28(7){ }u29(16){ }u30(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
(code_label 28 25 29 5 346 "" [1 uses])
(note 29 28 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function processRx2Jacc (processRx2Jacc, funcdef_no=79, decl_uid=3791, cgraph_uid=79, symbol_order=87)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


processRx2Jacc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={2d} r1={1d,5u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,4u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,4u} r17={1d,3u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r42={1d,1u} r44={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} 
;;    total ref usage 65{43d,22u,0e} in 9{8 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 44 45
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42 44 45
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(1){ }u8(7){ }u9(16){ }u10(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 46 47 48
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 46 47 48
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(1){ }u15(7){ }u16(16){ }u17(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u19(1){ }u20(7){ }u21(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


processRx2Jacc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={2d} r1={1d,5u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,4u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,4u} r17={1d,3u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r42={1d,1u} r44={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} 
;;    total ref usage 65{43d,22u,0e} in 9{8 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 44 45
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 44)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC249") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1543 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 6 8 2 (set:SI (reg/f:SI 45)
        (plus:SI (reg/f:SI 44)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1543 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 44)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 8 7 9 2 (set (reg:SI 42 [ D.6367 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 45)
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1543 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 45)
        (nil)))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:SI 42 [ D.6367 ])
                (const_int 0 [0]))
            (label_ref 15)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1543 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6367 ])
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 15)
;;  succ:       3 [61.0%]  (FALLTHRU)
;;              4 [39.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(1){ }u8(7){ }u9(16){ }u10(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 46 47 48
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg/f:SI 46)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC249") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1544 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 12 11 13 3 (set:SI (reg/f:SI 47)
        (plus:SI (reg/f:SI 46)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1544 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 46)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 13 12 14 3 (set (reg:QI 48)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1544 46 {movqi_internal}
     (nil))
(insn 14 13 15 3 (set (mem/j/c:QI (plus:SI (reg/f:SI 47)
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])
        (reg:QI 48)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1544 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 48)
        (expr_list:REG_DEAD (reg/f:SI 47)
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(1){ }u15(7){ }u16(16){ }u17(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 15 14 16 4 350 "" [1 uses])
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 17 16 0 4 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("processJoinAccept") [flags 0x3]  <function_decl 0x100bb2438 processJoinAccept>) [0 processJoinAccept S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1545 82 {call_value_internal}
     (expr_list:REG_UNUSED (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function onJoinFailed (onJoinFailed, funcdef_no=77, decl_uid=3773, cgraph_uid=77, symbol_order=85)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


onJoinFailed

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 47{38d,9u,0e} in 2{1 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u6(1){ }u7(7){ }u8(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


onJoinFailed

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 47{38d,9u,0e} in 2{1 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 10 a10)
        (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1431 44 {movsi_internal}
     (nil))
(call_insn 7 6 0 2 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1431 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function startJoining (startJoining, funcdef_no=95, decl_uid=3846, cgraph_uid=95, symbol_order=103)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


startJoining

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 47{38d,9u,0e} in 2{1 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u6(1){ }u7(7){ }u8(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


startJoining

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 47{38d,9u,0e} in 2{1 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 10 a10)
        (const_int 5 [0x5])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1842 44 {movsi_internal}
     (nil))
(call_insn 7 6 0 2 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1842 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function runEngineUpdate (runEngineUpdate, funcdef_no=67, decl_uid=3694, cgraph_uid=67, symbol_order=75)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


runEngineUpdate

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 45{37d,8u,0e} in 1{0 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u5(1){ }u6(7){ }u7(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


runEngineUpdate

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 45{37d,8u,0e} in 1{0 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 6 3 0 2 (call (mem:SI (symbol_ref:SI ("engineUpdate") [flags 0x3]  <function_decl 0x100b50438 engineUpdate>) [0 engineUpdate S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:939 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function processPingRx (processPingRx, funcdef_no=97, decl_uid=3852, cgraph_uid=97, symbol_order=105)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 7 (    1)


processPingRx

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={4d} r1={1d,9u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,6u} r8={3d} r9={3d} r10={4d,2u} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,6u} r17={1d,5u} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r42={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} r49={1d,1u} r50={1d,1u} 
;;    total ref usage 134{99d,35u,0e} in 14{11 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 45 46
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42 45 46
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(1){ }u8(7){ }u9(16){ }u10(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 47 48 49 50
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 47 48 49 50
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 3 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(1){ }u18(7){ }u19(16){ }u20(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 3 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(1){ }u24(7){ }u25(16){ }u26(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 5 4 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(1){ }u29(7){ }u30(16){ }u31(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u32(1){ }u33(7){ }u34(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


processPingRx

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={4d} r1={1d,9u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,6u} r8={3d} r9={3d} r10={4d,2u} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,6u} r17={1d,5u} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r42={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} r49={1d,1u} r50={1d,1u} 
;;    total ref usage 134{99d,35u,0e} in 14{11 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 45 46
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 45)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC250") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1875 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 6 8 2 (set:SI (reg/f:SI 46)
        (plus:SI (reg/f:SI 45)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1875 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 45)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 8 7 9 2 (set (reg:SI 42 [ D.6368 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 46)
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1875 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 46)
        (nil)))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:SI 42 [ D.6368 ])
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1875 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6368 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 24)
;;  succ:       3 [50.0%]  (FALLTHRU)
;;              5 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 3, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(1){ }u8(7){ }u9(16){ }u10(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 47 48 49 50
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg/f:SI 47)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC250") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1876 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 12 11 13 3 (set:SI (reg/f:SI 48)
        (plus:SI (reg/f:SI 47)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1876 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 47)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 13 12 14 3 (set (reg:QI 49)
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1876 46 {movqi_internal}
     (nil))
(insn 14 13 15 3 (set (mem/j/c:QI (plus:SI (reg/f:SI 48)
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])
        (reg:QI 49)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1876 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 49)
        (expr_list:REG_DEAD (reg/f:SI 48)
            (nil))))
(call_insn 15 14 16 3 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("decodeFrame") [flags 0x3]  <function_decl 0x100b7c360 decodeFrame>) [0 decodeFrame S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1877 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 16 15 18 3 (set (reg:SI 50)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1877 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(jump_insn 18 16 19 3 (set (pc)
        (if_then_else (eq (reg:SI 50)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1877 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 50)
        (int_list:REG_BR_PROB 7929 (nil)))
 -> 24)
;;  succ:       4 [20.7%]  (FALLTHRU)
;;              5 [79.3%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 4, loop depth 0, count 0, freq 1036, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [20.7%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(1){ }u18(7){ }u19(16){ }u20(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 4 (set (reg:SI 10 a10)
        (const_int 13 [0xd])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1878 44 {movsi_internal}
     (nil))
(call_insn 21 20 24 4 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1878 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 5, loop depth 0, count 0, freq 8965, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;;              3 [79.3%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(1){ }u24(7){ }u25(16){ }u26(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 24 21 25 5 355 "" [2 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(call_insn 26 25 29 5 (call (mem:SI (symbol_ref:SI ("engineUpdate") [flags 0x3]  <function_decl 0x100b50438 engineUpdate>) [0 engineUpdate S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1883 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;;              4 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(1){ }u29(7){ }u30(16){ }u31(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
(code_label 29 26 30 6 354 "" [0 uses])
(note 30 29 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function processDnData (processDnData, funcdef_no=98, decl_uid=3806, cgraph_uid=98, symbol_order=106)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 35 n_edges 50 count 39 (  1.1)


processDnData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={12d} r1={1d,45u} r2={2d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,34u} r8={11d} r9={11d} r10={19d,9u} r11={15d,4u} r12={13d,2u} r13={11d} r14={11d} r15={11d} r16={1d,34u} r17={1d,33u} r18={11d} r19={11d} r20={11d} r21={11d} r22={11d} r23={11d} r24={11d} r25={11d} r26={11d} r27={11d} r28={11d} r29={11d} r30={11d} r31={11d} r32={11d} r33={11d} r34={11d} r35={11d} r42={6d,2u} r43={1d,1u,1e} r44={2d,7u} r46={1d,1u} r47={1d,1u} r50={1d,3u} r51={1d,3u} r57={1d,2u} r62={1d,3u} r63={1d,1u} r64={2d,4u} r68={1d,1u} r72={1d,2u} r73={1d,1u,1e} r74={1d,2u} r76={1d,1u} r77={1d,1u} r78={1d,2u} r79={1d,1u} r81={1d,1u} r82={1d,1u} r83={2d,5u} r85={1d,1u} r86={1d,1u} r87={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,2u} r97={1d,1u} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,3u} r107={1d,1u} r108={1d,1u,1e} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,2u} r127={1d,2u} r131={1d,3u} r132={1d,1u} r133={1d,1u,1e} r134={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,3u} r158={1d,1u} r159={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r183={1d,1u} 
;;    total ref usage 734{432d,298u,4e} in 179{168 regular + 11 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 85 86 87 89
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 43 85 86 87 89
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(1){ }u11(7){ }u12(16){ }u13(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 90
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 90
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 3 )->[4]->( 5 30 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(1){ }u19(7){ }u20(16){ }u21(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 46 91 92
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 46 91 92
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 31 )->[5]->( 6 14 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(1){ }u26(7){ }u27(16){ }u28(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 50 93 94
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 50 93 94
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50

( 5 )->[6]->( 7 13 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(1){ }u33(7){ }u34(16){ }u35(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50

( 6 )->[7]->( 11 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u37(1){ }u38(7){ }u39(16){ }u40(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  def 	 44 51 64 79 95 96 97 99
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; live  gen 	 44 51 64 79 95 96 97 99
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 64
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 64

( 11 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u53(1){ }u54(7){ }u55(16){ }u56(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 78
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 76 77 100 101
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 78
;; live  gen 	 76 77 100 101
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 78
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 78

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u64(1){ }u65(7){ }u66(16){ }u67(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 78
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 44 102
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 78
;; live  gen 	 44 102
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 78
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 78

( 8 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u70(1){ }u71(7){ }u72(16){ }u73(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 78
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 78
;; lr  def 	 64
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 78
;; live  gen 	 64
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 64
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 64

( 10 7 )->[11]->( 8 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u75(1){ }u76(7){ }u77(16){ }u78(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64
;; lr  def 	 78 103
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 64
;; live  gen 	 78 103
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 78
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 78

( 11 )->[12]->( 34 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u85(1){ }u86(7){ }u87(16){ }u88(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 104 107 108 109
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 42 104 107 108 109
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 6 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u105(1){ }u106(7){ }u107(16){ }u108(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 110 111 112
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 110 111 112
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 5 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u112(1){ }u113(7){ }u114(16){ }u115(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 113 114 115
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 113 114 115
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 13 14 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u119(1){ }u120(7){ }u121(16){ }u122(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 57 116 117 119 120
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 57 116 117 119 120
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57

( 15 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u128(1){ }u129(7){ }u130(16){ }u131(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57
;; lr  def 	 121 122 124
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57
;; live  gen 	 121 122 124
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 15 16 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u136(1){ }u137(7){ }u138(16){ }u139(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 125 126 127
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 125 126 127
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 17 30 )->[18]->( 19 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u145(1){ }u146(7){ }u147(16){ }u148(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 62 63 131 132 133 134 137 138 140
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 62 63 131 132 133 134 137 138 140
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62

( 18 )->[19]->( 20 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u161(1){ }u162(7){ }u163(16){ }u164(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62
;; lr  def 	 141 142 144
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62
;; live  gen 	 141 142 144
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62

( 19 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u169(1){ }u170(7){ }u171(16){ }u172(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 145 146 147
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62
;; live  gen 	 10 [a10] 145 146 147
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 18 19 20 )->[21]->( 22 25 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u179(1){ }u180(7){ }u181(16){ }u182(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 68 148 149 151 152
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 68 148 149 151 152
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 21 )->[22]->( 23 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u190(1){ }u191(7){ }u192(16){ }u193(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 81 82 83 153 154 155
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 81 82 83 153 154 155
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83

( 22 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u202(1){ }u203(7){ }u204(16){ }u205(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83
;; lr  def 	 83 156
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83
;; live  gen 	 83 156
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83

( 22 23 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u208(1){ }u209(7){ }u210(16){ }u211(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 157 158 159 162 163 164
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 157 158 159 162 163 164
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 21 24 )->[25]->( 26 32 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u227(1){ }u228(7){ }u229(16){ }u230(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 72 165 166
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 72 165 166
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 72
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 72

( 25 )->[26]->( 27 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u234(1){ }u235(7){ }u236(16){ }u237(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 72
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 73 167 168 169 171
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 72
;; live  gen 	 73 167 168 169 171
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 72
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 72

( 26 )->[27]->( 34 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u244(1){ }u245(7){ }u246(16){ }u247(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 172 173 174
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 42 172 173 174
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 26 )->[28]->( 29 33 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u253(1){ }u254(7){ }u255(16){ }u256(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 72
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 72
;; lr  def 	 74 175 176 177
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 72
;; live  gen 	 74 175 176 177
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 28 )->[29]->( 34 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u263(1){ }u264(7){ }u265(16){ }u266(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 4 )->[30]->( 31 18 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u268(1){ }u269(7){ }u270(16){ }u271(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 30 )->[31]->( 34 5 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u275(1){ }u276(7){ }u277(16){ }u278(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47 179 180 181 183
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 47 179 180 181 183
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 25 )->[32]->( 34 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u284(1){ }u285(7){ }u286(16){ }u287(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 28 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u288(1){ }u289(7){ }u290(16){ }u291(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 12 27 33 31 29 32 )->[34]->( 1 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u292(1){ }u293(7){ }u294(16){ }u295(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 34 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u298(1){ }u299(2){ }u300(7){ }u301(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


processDnData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={12d} r1={1d,45u} r2={2d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,34u} r8={11d} r9={11d} r10={19d,9u} r11={15d,4u} r12={13d,2u} r13={11d} r14={11d} r15={11d} r16={1d,34u} r17={1d,33u} r18={11d} r19={11d} r20={11d} r21={11d} r22={11d} r23={11d} r24={11d} r25={11d} r26={11d} r27={11d} r28={11d} r29={11d} r30={11d} r31={11d} r32={11d} r33={11d} r34={11d} r35={11d} r42={6d,2u} r43={1d,1u,1e} r44={2d,7u} r46={1d,1u} r47={1d,1u} r50={1d,3u} r51={1d,3u} r57={1d,2u} r62={1d,3u} r63={1d,1u} r64={2d,4u} r68={1d,1u} r72={1d,2u} r73={1d,1u,1e} r74={1d,2u} r76={1d,1u} r77={1d,1u} r78={1d,2u} r79={1d,1u} r81={1d,1u} r82={1d,1u} r83={2d,5u} r85={1d,1u} r86={1d,1u} r87={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,2u} r97={1d,1u} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,3u} r107={1d,1u} r108={1d,1u,1e} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,2u} r127={1d,2u} r131={1d,3u} r132={1d,1u} r133={1d,1u,1e} r134={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,3u} r158={1d,1u} r159={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r183={1d,1u} 
;;    total ref usage 734{432d,298u,4e} in 179{168 regular + 11 call} insns.
;; basic block 2, loop depth 0, count 0, freq 4601, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 85 86 87 89
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 8 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 2 11 2 (set (reg/f:SI 85)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1889 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 11 10 12 2 (set (reg:SI 43 [ D.6370 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 85)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1889 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 85)
        (nil)))
(insn 12 11 13 2 (set (reg:HI 86)
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1889 45 {movhi_internal}
     (nil))
(insn 13 12 15 2 (set (reg:SI 87)
        (and:SI (reg:SI 43 [ D.6370 ])
            (subreg:SI (reg:HI 86) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1889 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 86)
        (expr_list:REG_DEAD (reg:SI 43 [ D.6370 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 43 [ D.6370 ])
                    (const_int 128 [0x80]))
                (nil)))))
(insn 15 13 16 2 (set (reg:SI 89)
        (zero_extend:SI (subreg:HI (reg:SI 87) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1889 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 87)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ne (reg:SI 89)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1889 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 89)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 22)
;;  succ:       3 [29.0%]  (FALLTHRU)
;;              4 [71.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 3, loop depth 0, count 0, freq 1334, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [29.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(1){ }u11(7){ }u12(16){ }u13(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 90
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 3 (set (reg/f:SI 90)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC252") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1889 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(insn 19 18 20 3 (set (reg:SI 11 a11)
        (const_int 1889 [0x761])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1889 44 {movsi_internal}
     (nil))
(insn 20 19 21 3 (set (reg:SI 10 a10)
        (reg/f:SI 90)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1889 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 90)
        (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
            (nil))))
(call_insn 21 20 22 3 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1889 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 4, loop depth 0, count 0, freq 4601, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [71.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(1){ }u19(7){ }u20(16){ }u21(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 46 91 92
(code_label 22 21 23 4 358 "" [1 uses])
(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 4 (set (reg/f:SI 91)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1891 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 25 24 26 4 (set:SI (reg/f:SI 92)
        (plus:SI (reg/f:SI 91)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1891 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 91)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 26 25 27 4 (set (reg:SI 46 [ D.6371 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 92)
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1891 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 92)
        (nil)))
(jump_insn 27 26 28 4 (set (pc)
        (if_then_else (ne (reg:SI 46 [ D.6371 ])
                (const_int 0 [0]))
            (label_ref 244)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1891 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 46 [ D.6371 ])
        (int_list:REG_BR_PROB 2900 (nil)))
 -> 244)
;;  succ:       5 [71.0%]  (FALLTHRU)
;;              30 [29.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 5, loop depth 0, count 0, freq 3600, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [71.0%]  (FALLTHRU)
;;              31 [50.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(1){ }u26(7){ }u27(16){ }u28(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 50 93 94
(code_label 28 27 29 5 360 ("norx") [1 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 5 (set (reg/f:SI 93)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1893 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 31 30 32 5 (set:SI (reg/f:SI 94)
        (plus:SI (reg/f:SI 93)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1893 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 93)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 32 31 33 5 (set (reg:SI 50 [ D.6371 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 94)
                    (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1893 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 94)
        (nil)))
(jump_insn 33 32 34 5 (set (pc)
        (if_then_else (eq (reg:SI 50 [ D.6371 ])
                (const_int 0 [0]))
            (label_ref 105)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1893 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 105)
;;  succ:       6 [50.0%]  (FALLTHRU)
;;              14 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50

;; basic block 6, loop depth 0, count 0, freq 1800, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(1){ }u33(7){ }u34(16){ }u35(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  def 	
(note 34 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 35 34 36 6 (set (pc)
        (if_then_else (ltu (reg:SI 50 [ D.6371 ])
                (const_int 8 [0x8]))
            (pc)
            (label_ref 97))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1894 59 {*ubfalse}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 97)
;;  succ:       7 [50.0%]  (FALLTHRU)
;;              13 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50

;; basic block 7, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u37(1){ }u38(7){ }u39(16){ }u40(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 50
;; lr  def 	 44 51 64 79 95 96 97 99
(note 36 35 37 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 7 (set (reg:SI 95)
        (plus:SI (reg:SI 50 [ D.6371 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1895 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 50 [ D.6371 ])
        (nil)))
(insn 38 37 39 7 (set (reg:SI 51 [ D.6371 ])
        (zero_extend:SI (subreg:QI (reg:SI 95) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1895 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 95)
        (nil)))
(insn 39 38 40 7 (set (reg/f:SI 96)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1895 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 40 39 41 7 (set:SI (reg/f:SI 97)
        (plus:SI (reg/f:SI 96)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1895 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 41 40 43 7 (set (mem/j/c:QI (plus:SI (reg/f:SI 97)
                (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32])
        (subreg/s/v:QI (reg:SI 51 [ D.6371 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1895 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 97)
        (nil)))
(insn 43 41 45 7 (set (reg/v:SI 44 [ dr ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 96)
                    (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1896 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 96)
        (nil)))
(debug_insn 45 43 46 7 (var_location:SI table (symbol_ref:SI ("constant_table_DRADJUST") [flags 0x2]  <var_decl 0x100b69120 constant_table_DRADJUST>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1896 -1
     (nil))
(debug_insn 46 45 47 7 (var_location:SI index (reg:SI 51 [ D.6371 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1896 -1
     (nil))
(insn 47 46 48 7 (set (reg/f:SI 99)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC253") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table_DRADJUST") [flags 0x2]  <var_decl 0x100b69120 constant_table_DRADJUST>)
        (nil)))
(insn 48 47 49 7 (set (reg/f:SI 79 [ D.6376 ])
        (plus:SI (reg:SI 51 [ D.6371 ])
            (reg/f:SI 99))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 99)
        (expr_list:REG_DEAD (reg:SI 51 [ D.6371 ])
            (nil))))
(insn 49 48 50 7 (set (reg/v:SI 64 [ n ])
        (zero_extend:SI (mem:QI (reg/f:SI 79 [ D.6376 ]) [0 *_77+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 79 [ D.6376 ])
        (nil)))
(debug_insn 50 49 51 7 (var_location:QI dr (subreg:QI (reg/v:SI 44 [ dr ]) 0)) -1
     (nil))
(debug_insn 51 50 77 7 (var_location:QI n (subreg:QI (reg/v:SI 64 [ n ]) 0)) -1
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 64

;; basic block 8, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [91.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u53(1){ }u54(7){ }u55(16){ }u56(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 78
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 76 77 100 101
(code_label 77 51 54 8 365 "" [1 uses])
(note 54 77 55 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 55 54 57 8 (var_location:QI dr (subreg:QI (reg/v:SI 44 [ dr ]) 0)) -1
     (nil))
(debug_insn 57 55 58 8 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(debug_insn 58 57 59 8 (var_location:SI index (reg/v:SI 44 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(insn 59 58 60 8 (set (reg/f:SI 100)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC254") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 60 59 61 8 (set (reg/f:SI 76 [ D.6376 ])
        (plus:SI (reg/v:SI 44 [ dr ])
            (reg/f:SI 100))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 100)
        (nil)))
(insn 61 60 62 8 (set (reg:SI 77 [ D.6377 ])
        (zero_extend:SI (mem:QI (reg/f:SI 76 [ D.6376 ]) [0 *_72+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 76 [ D.6376 ])
        (nil)))
(insn 62 61 63 8 (set (reg:SI 101)
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 44 {movsi_internal}
     (nil))
(jump_insn 63 62 64 8 (set (pc)
        (if_then_else (eq (reg:SI 77 [ D.6377 ])
                (reg:SI 101))
            (label_ref 67)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 101)
        (expr_list:REG_DEAD (reg:SI 77 [ D.6377 ])
            (int_list:REG_BR_PROB 2800 (nil))))
 -> 67)
;;  succ:       9 [72.0%]  (FALLTHRU)
;;              10 [28.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 78

;; basic block 9, loop depth 0, count 0, freq 6552, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [72.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u64(1){ }u65(7){ }u66(16){ }u67(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 78
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 44 102
(note 64 63 65 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 66 9 (set (reg:SI 102)
        (plus:SI (reg/v:SI 44 [ dr ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 44 [ dr ])
        (nil)))
(insn 66 65 67 9 (set (reg/v:SI 44 [ dr ])
        (zero_extend:SI (subreg:QI (reg:SI 102) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 102)
        (nil)))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 78

;; basic block 10, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [28.0%] 
;;              9 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u70(1){ }u71(7){ }u72(16){ }u73(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 78
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 78
;; lr  def 	 64
(code_label 67 66 68 10 364 "" [1 uses])
(note 68 67 69 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 10 (set (reg/v:SI 64 [ n ])
        (reg/v:SI 78 [ n ])) 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 78 [ n ])
        (nil)))
;;  succ:       11 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 64

;; basic block 11, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [100.0%]  (FALLTHRU,DFS_BACK)
;;              7 [100.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u75(1){ }u76(7){ }u77(16){ }u78(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 64
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 64
;; lr  def 	 78 103
(code_label 70 69 71 11 363 "" [0 uses])
(note 71 70 72 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 72 71 73 11 (var_location:QI n (subreg:QI (reg/v:SI 64 [ n ]) 0)) -1
     (nil))
(debug_insn 73 72 74 11 (var_location:QI dr (subreg:QI (reg/v:SI 44 [ dr ]) 0)) -1
     (nil))
(insn 74 73 75 11 (set (reg:SI 103)
        (plus:SI (reg/v:SI 64 [ n ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 1 {addsi3}
     (nil))
(insn 75 74 76 11 (set (reg/v:SI 78 [ n ])
        (zero_extend:SI (subreg:QI (reg:SI 103) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 103)
        (nil)))
(debug_insn 76 75 78 11 (var_location:QI n (subreg:QI (reg/v:SI 78 [ n ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 -1
     (nil))
(jump_insn 78 76 79 11 (set (pc)
        (if_then_else (ne (reg/v:SI 64 [ n ])
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 56 {*btrue}
     (expr_list:REG_DEAD (reg/v:SI 64 [ n ])
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 77)
;;  succ:       8 [91.0%] 
;;              12 [9.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44 78

;; basic block 12, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [9.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u85(1){ }u86(7){ }u87(16){ }u88(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 44
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 104 107 108 109
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg:SI 12 a12)
        (const_int -128 [0xffffffffffffff80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1896 44 {movsi_internal}
     (nil))
(insn 81 80 82 12 (set (reg:SI 11 a11)
        (reg/v:SI 44 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1896 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 44 [ dr ])
        (nil)))
(insn 82 81 83 12 (set (reg:SI 10 a10)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1896 44 {movsi_internal}
     (nil))
(call_insn 83 82 84 12 (call (mem:SI (symbol_ref:SI ("setDrTxpow") [flags 0x3]  <function_decl 0x100b7c000 setDrTxpow>) [0 setDrTxpow S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1896 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 84 83 85 12 (set (reg/f:SI 104)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1898 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 85 84 86 12 (set (reg:SI 11 a11)
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1898 44 {movsi_internal}
     (nil))
(insn 86 85 87 12 (set (reg:SI 10 a10)
        (mem/j/c:SI (plus:SI (reg/f:SI 104)
                (const_int 4 [0x4])) [0 LMIC.rxtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1898 44 {movsi_internal}
     (nil))
(call_insn 87 86 90 12 (call (mem:SI (symbol_ref:SI ("txDelay") [flags 0x3]  <function_decl 0x100b66d80 txDelay>) [0 txDelay S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1898 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 90 87 91 12 (set (reg:HI 107)
        (const_int -129 [0xffffffffffffff7f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1899 45 {movhi_internal}
     (nil))
(insn 91 90 92 12 (set (reg:HI 108 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 104)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1899 45 {movhi_internal}
     (nil))
(insn 92 91 93 12 (set (reg:SI 109)
        (and:SI (subreg:SI (reg:HI 108 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 107) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1899 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 108 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 107)
            (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:HI 108 [ LMIC.opmode ]) 0)
                    (const_int -129 [0xffffffffffffff7f]))
                (nil)))))
(insn 93 92 94 12 (set (mem/j/c:HI (plus:SI (reg/f:SI 104)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 109) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1899 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 109)
        (expr_list:REG_DEAD (reg/f:SI 104)
            (nil))))
(call_insn 94 93 3 12 (call (mem:SI (symbol_ref:SI ("engineUpdate") [flags 0x3]  <function_decl 0x100b50438 engineUpdate>) [0 engineUpdate S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1900 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 3 94 97 12 (set (reg:SI 42 [ D.6369 ])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1901 44 {movsi_internal}
     (nil))
;;  succ:       34 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 13, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u105(1){ }u106(7){ }u107(16){ }u108(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 110 111 112
(code_label 97 3 98 13 362 "" [1 uses])
(note 98 97 99 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 99 98 100 13 (set (reg/f:SI 110)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1903 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 100 99 101 13 (set:SI (reg/f:SI 111)
        (plus:SI (reg/f:SI 110)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1903 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 110)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 101 100 102 13 (set (reg:QI 112)
        (const_int 96 [0x60])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1903 46 {movqi_internal}
     (nil))
(insn 102 101 105 13 (set (mem/j/c:QI (plus:SI (reg/f:SI 111)
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])
        (reg:QI 112)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1903 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 112)
        (expr_list:REG_DEAD (reg/f:SI 111)
            (nil))))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 14, loop depth 0, count 0, freq 1800, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u112(1){ }u113(7){ }u114(16){ }u115(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 113 114 115
(code_label 105 102 106 14 361 "" [1 uses])
(note 106 105 107 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 108 14 (set (reg/f:SI 113)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1906 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 108 107 109 14 (set:SI (reg/f:SI 114)
        (plus:SI (reg/f:SI 113)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1906 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 113)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 109 108 110 14 (set (reg:QI 115)
        (const_int 32 [0x20])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1906 46 {movqi_internal}
     (nil))
(insn 110 109 111 14 (set (mem/j/c:QI (plus:SI (reg/f:SI 114)
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])
        (reg:QI 115)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1906 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 115)
        (expr_list:REG_DEAD (reg/f:SI 114)
            (nil))))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 15, loop depth 0, count 0, freq 2700, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 [100.0%]  (FALLTHRU)
;;              14 [100.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u119(1){ }u120(7){ }u121(16){ }u122(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 57 116 117 119 120
(code_label 111 110 112 15 367 "" [0 uses])
(note 112 111 113 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 113 112 114 15 (set (reg/f:SI 116)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1908 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 114 113 115 15 (set:SI (reg/f:SI 117)
        (plus:SI (reg/f:SI 116)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1908 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 116)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 115 114 117 15 (set (reg:SI 57 [ D.6374 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 117)
                    (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1908 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (nil)))
(insn 117 115 118 15 (set (reg:SI 119 [ D.6374 ])
        (sign_extend:SI (subreg/s/v:QI (reg:SI 57 [ D.6374 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1908 36 {extendqisi2_internal}
     (nil))
(insn 118 117 119 15 (set (reg:SI 120)
        (const_int -128 [0xffffffffffffff80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1908 44 {movsi_internal}
     (nil))
(jump_insn 119 118 120 15 (set (pc)
        (if_then_else (eq (reg:SI 119 [ D.6374 ])
                (reg:SI 120))
            (label_ref 126)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1908 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg:SI 119 [ D.6374 ])
            (int_list:REG_BR_PROB 2800 (nil))))
 -> 126)
;;  succ:       16 [72.0%]  (FALLTHRU)
;;              17 [28.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57

;; basic block 16, loop depth 0, count 0, freq 1944, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 [72.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u128(1){ }u129(7){ }u130(16){ }u131(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 57
;; lr  def 	 121 122 124
(note 120 119 121 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 121 120 122 16 (set (reg/f:SI 121)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1909 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 122 121 124 16 (set:SI (reg/f:SI 122)
        (plus:SI (reg/f:SI 121)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1909 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 121)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 124 122 125 16 (set (reg:SI 124)
        (plus:SI (reg:SI 57 [ D.6374 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1909 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 57 [ D.6374 ])
        (nil)))
(insn 125 124 126 16 (set (mem/j/c:QI (plus:SI (reg/f:SI 122)
                (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8])
        (subreg:QI (reg:SI 124) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1909 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:SI 124)
        (expr_list:REG_DEAD (reg/f:SI 122)
            (nil))))
;;  succ:       17 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 17, loop depth 0, count 0, freq 2700, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 [28.0%] 
;;              16 [100.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u136(1){ }u137(7){ }u138(16){ }u139(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 125 126 127
(code_label 126 125 127 17 368 "" [1 uses])
(note 127 126 128 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 128 127 129 17 (set (reg/f:SI 125)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1910 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 129 128 130 17 (set:SI (reg/f:SI 126)
        (plus:SI (reg/f:SI 125)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1910 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 125)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 130 129 131 17 (set (reg:QI 127)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1910 46 {movqi_internal}
     (nil))
(insn 131 130 135 17 (set (mem/j/c:QI (plus:SI (reg/f:SI 126)
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (reg:QI 127)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1910 46 {movqi_internal}
     (nil))
(insn 135 131 136 17 (set (mem/j/c:QI (plus:SI (reg/f:SI 126)
                (const_int 74 [0x4a])) [0 LMIC.dataBeg+0 S1 A16])
        (reg:QI 127)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1910 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 127)
        (expr_list:REG_DEAD (reg/f:SI 126)
            (nil))))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 18, loop depth 0, count 0, freq 3367, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;;              30 [50.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u145(1){ }u146(7){ }u147(16){ }u148(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 62 63 131 132 133 134 137 138 140
(code_label 136 135 137 18 369 ("txcomplete") [1 uses])
(note 137 136 138 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 138 137 139 18 (set (reg/f:SI 131)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1912 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 139 138 140 18 (set (reg:HI 132)
        (const_int -137 [0xffffffffffffff77])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1912 45 {movhi_internal}
     (nil))
(insn 140 139 141 18 (set (reg:HI 133 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 131)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1912 45 {movhi_internal}
     (nil))
(insn 141 140 142 18 (set (reg:SI 134)
        (and:SI (subreg:SI (reg:HI 133 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 132) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1912 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 133 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 132)
            (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:HI 133 [ LMIC.opmode ]) 0)
                    (const_int -137 [0xffffffffffffff77]))
                (nil)))))
(insn 142 141 144 18 (set (reg:SI 62 [ D.6370 ])
        (zero_extend:SI (subreg:HI (reg:SI 134) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1912 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(insn 144 142 146 18 (set (mem/j/c:HI (plus:SI (reg/f:SI 131)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg/s/v:HI (reg:SI 62 [ D.6370 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1912 45 {movhi_internal}
     (nil))
(insn 146 144 147 18 (set:SI (reg/f:SI 137)
        (plus:SI (reg/f:SI 131)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1913 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 131)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 147 146 148 18 (set (reg:SI 63 [ D.6371 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 137)
                    (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1913 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 137)
        (nil)))
(insn 148 147 150 18 (set (reg:SI 138)
        (and:SI (reg:SI 63 [ D.6371 ])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1913 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 63 [ D.6371 ])
        (nil)))
(insn 150 148 151 18 (set (reg:SI 140)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1913 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(jump_insn 151 150 152 18 (set (pc)
        (if_then_else (eq (reg:SI 140)
                (const_int 0 [0]))
            (label_ref 165)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1913 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 140)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 165)
;;  succ:       19 [50.0%]  (FALLTHRU)
;;              21 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62

;; basic block 19, loop depth 0, count 0, freq 1684, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u161(1){ }u162(7){ }u163(16){ }u164(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62
;; lr  def 	 141 142 144
(note 152 151 153 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 153 152 154 19 (set (reg:SI 142)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC255") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1913 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 4096 [0x1000])
        (nil)))
(insn 154 153 156 19 (set (reg:SI 141)
        (and:SI (reg:SI 62 [ D.6370 ])
            (reg:SI 142))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1913 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(insn 156 154 157 19 (set (reg:SI 144)
        (zero_extend:SI (subreg:HI (reg:SI 141) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1913 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(jump_insn 157 156 158 19 (set (pc)
        (if_then_else (eq (reg:SI 144)
                (const_int 0 [0]))
            (label_ref 165)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1913 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 144)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 165)
;;  succ:       20 [29.0%]  (FALLTHRU)
;;              21 [71.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62

;; basic block 20, loop depth 0, count 0, freq 488, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 [29.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u169(1){ }u170(7){ }u171(16){ }u172(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 62
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 145 146 147
(note 158 157 159 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 159 158 160 20 (set (reg/f:SI 145)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1914 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 160 159 161 20 (set (reg:SI 147)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC256") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1914 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int -4097 [0xffffffffffffefff])
        (nil)))
(insn 161 160 162 20 (set (reg:SI 146)
        (and:SI (reg:SI 62 [ D.6370 ])
            (reg:SI 147))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1914 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg:SI 62 [ D.6370 ])
            (nil))))
(insn 162 161 163 20 (set (mem/j/c:HI (plus:SI (reg/f:SI 145)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 146) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1914 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_DEAD (reg/f:SI 145)
            (nil))))
(insn 163 162 164 20 (set (reg:SI 10 a10)
        (const_int 15 [0xf])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1915 44 {movsi_internal}
     (nil))
(call_insn 164 163 165 20 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1915 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 21, loop depth 0, count 0, freq 3367, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%] 
;;              19 [71.0%] 
;;              20 [100.0%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u179(1){ }u180(7){ }u181(16){ }u182(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 68 148 149 151 152
(code_label 165 164 166 21 370 "" [2 uses])
(note 166 165 167 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 167 166 168 21 (set (reg:SI 10 a10)
        (const_int 10 [0xa])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1917 44 {movsi_internal}
     (nil))
(call_insn 168 167 169 21 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1917 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 169 168 170 21 (set (reg/f:SI 148)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1920 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 170 169 171 21 (set:SI (reg/f:SI 149)
        (plus:SI (reg/f:SI 148)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1920 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 148)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 171 170 173 21 (set (reg:SI 68 [ D.6374 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 149)
                    (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1920 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 149)
        (nil)))
(insn 173 171 174 21 (set (reg:SI 151 [ D.6374 ])
        (sign_extend:SI (subreg/s/v:QI (reg:SI 68 [ D.6374 ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1920 36 {extendqisi2_internal}
     (expr_list:REG_DEAD (reg:SI 68 [ D.6374 ])
        (nil)))
(insn 174 173 175 21 (set (reg:SI 152)
        (const_int 24 [0x18])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1920 44 {movsi_internal}
     (nil))
(jump_insn 175 174 176 21 (set (pc)
        (if_then_else (ge (reg:SI 152)
                (reg:SI 151 [ D.6374 ]))
            (label_ref 209)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1920 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_DEAD (reg:SI 151 [ D.6374 ])
            (int_list:REG_BR_PROB 5000 (nil))))
 -> 209)
;;  succ:       22 [50.0%]  (FALLTHRU)
;;              25 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 22, loop depth 0, count 0, freq 1684, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21 [50.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u190(1){ }u191(7){ }u192(16){ }u193(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 81 82 83 153 154 155
(note 176 175 177 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 177 176 178 22 (set (reg/f:SI 153)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1926 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 178 177 179 22 (set (reg:SI 83 [ D.6378 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 153)
                    (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1926 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 153)
        (nil)))
(debug_insn 179 178 181 22 (var_location:QI dr (subreg:QI (reg:SI 83 [ D.6378 ]) 0)) -1
     (nil))
(debug_insn 181 179 182 22 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(debug_insn 182 181 183 22 (var_location:SI index (reg:SI 83 [ D.6378 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(insn 183 182 184 22 (set (reg/f:SI 154)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC254") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 184 183 185 22 (set (reg/f:SI 81 [ D.6376 ])
        (plus:SI (reg:SI 83 [ D.6378 ])
            (reg/f:SI 154))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 154)
        (nil)))
(insn 185 184 186 22 (set (reg:SI 82 [ D.6377 ])
        (zero_extend:SI (mem:QI (reg/f:SI 81 [ D.6376 ]) [0 *_80+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 81 [ D.6376 ])
        (nil)))
(insn 186 185 187 22 (set (reg:SI 155)
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 44 {movsi_internal}
     (nil))
(jump_insn 187 186 188 22 (set (pc)
        (if_then_else (eq (reg:SI 82 [ D.6377 ])
                (reg:SI 155))
            (label_ref 191)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg:SI 82 [ D.6377 ])
            (int_list:REG_BR_PROB 2800 (nil))))
 -> 191)
;;  succ:       23 [72.0%]  (FALLTHRU)
;;              24 [28.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83

;; basic block 23, loop depth 0, count 0, freq 1212, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 [72.0%]  (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u202(1){ }u203(7){ }u204(16){ }u205(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83
;; lr  def 	 83 156
(note 188 187 189 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 189 188 190 23 (set (reg:SI 156)
        (plus:SI (reg:SI 83 [ D.6378 ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 83 [ D.6378 ])
        (nil)))
(insn 190 189 191 23 (set (reg:SI 83 [ D.6378 ])
        (zero_extend:SI (subreg:QI (reg:SI 156) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
;;  succ:       24 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83

;; basic block 24, loop depth 0, count 0, freq 1684, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 [28.0%] 
;;              23 [100.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u208(1){ }u209(7){ }u210(16){ }u211(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 83
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 157 158 159 162 163 164
(code_label 191 190 192 24 372 "" [1 uses])
(note 192 191 193 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 193 192 194 24 (set (reg:SI 12 a12)
        (const_int -128 [0xffffffffffffff80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1926 44 {movsi_internal}
     (nil))
(insn 194 193 195 24 (set (reg:SI 11 a11)
        (reg:SI 83 [ D.6378 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1926 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 83 [ D.6378 ])
        (nil)))
(insn 195 194 196 24 (set (reg:SI 10 a10)
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1926 44 {movsi_internal}
     (nil))
(call_insn 196 195 197 24 (call (mem:SI (symbol_ref:SI ("setDrTxpow") [flags 0x3]  <function_decl 0x100b7c000 setDrTxpow>) [0 setDrTxpow S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1926 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 197 196 198 24 (set (reg/f:SI 157)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1927 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 198 197 199 24 (set:SI (reg/f:SI 158)
        (plus:SI (reg/f:SI 157)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1927 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 199 198 200 24 (set (reg:QI 159)
        (const_int 12 [0xc])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1927 46 {movqi_internal}
     (nil))
(insn 200 199 203 24 (set (mem/j/c:QI (plus:SI (reg/f:SI 158)
                (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8])
        (reg:QI 159)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1927 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 159)
        (expr_list:REG_DEAD (reg/f:SI 158)
            (nil))))
(insn 203 200 204 24 (set (reg:HI 162 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 157)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1928 45 {movhi_internal}
     (nil))
(insn 204 203 205 24 (set (reg:SI 164)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC257") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1928 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 4128 [0x1020])
        (nil)))
(insn 205 204 206 24 (set (reg:SI 163)
        (ior:SI (subreg:SI (reg:HI 162 [ LMIC.opmode ]) 0)
            (reg:SI 164))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1928 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg:HI 162 [ LMIC.opmode ])
            (nil))))
(insn 206 205 207 24 (set (mem/j/c:HI (plus:SI (reg/f:SI 157)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 163) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1928 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg/f:SI 157)
            (nil))))
(insn 207 206 208 24 (set (reg:SI 10 a10)
        (const_int 14 [0xe])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1929 44 {movsi_internal}
     (nil))
(call_insn 208 207 209 24 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1929 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       25 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 25, loop depth 0, count 0, freq 3367, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21 [50.0%] 
;;              24 [100.0%]  (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u227(1){ }u228(7){ }u229(16){ }u230(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 72 165 166
(code_label 209 208 210 25 371 "" [1 uses])
(note 210 209 211 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 211 210 212 25 (set (reg/f:SI 165)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1933 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 212 211 213 25 (set:SI (reg/f:SI 166)
        (plus:SI (reg/f:SI 165)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1933 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 165)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 213 212 214 25 (set (reg:SI 72 [ D.6371 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 166)
                    (const_int 54 [0x36])) [0 LMIC.bcninfoTries+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1933 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 166)
        (nil)))
(jump_insn 214 213 215 25 (set (pc)
        (if_then_else (eq (reg:SI 72 [ D.6371 ])
                (const_int 0 [0]))
            (label_ref:SI 271)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1933 56 {*btrue}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 271)
;;  succ:       26 [61.0%]  (FALLTHRU)
;;              32 [39.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 72

;; basic block 26, loop depth 0, count 0, freq 2054, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       25 [61.0%]  (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u234(1){ }u235(7){ }u236(16){ }u237(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 72
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 73 167 168 169 171
(note 215 214 216 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 216 215 217 26 (set (reg/f:SI 167)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1934 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 217 216 218 26 (set (reg:SI 73 [ D.6370 ])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 167)
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1934 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 167)
        (nil)))
(insn 218 217 219 26 (set (reg:HI 168)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1934 45 {movhi_internal}
     (nil))
(insn 219 218 221 26 (set (reg:SI 169)
        (and:SI (reg:SI 73 [ D.6370 ])
            (subreg:SI (reg:HI 168) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1934 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 168)
        (expr_list:REG_DEAD (reg:SI 73 [ D.6370 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 73 [ D.6370 ])
                    (const_int 2 [0x2]))
                (nil)))))
(insn 221 219 222 26 (set (reg:SI 171)
        (zero_extend:SI (subreg:HI (reg:SI 169) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1934 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 169)
        (nil)))
(jump_insn 222 221 223 26 (set (pc)
        (if_then_else (eq (reg:SI 171)
                (const_int 0 [0]))
            (label_ref 232)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1934 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 171)
        (int_list:REG_BR_PROB 7929 (nil)))
 -> 232)
;;  succ:       27 [20.7%]  (FALLTHRU)
;;              28 [79.3%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 72

;; basic block 27, loop depth 0, count 0, freq 425, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 [20.7%]  (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u244(1){ }u245(7){ }u246(16){ }u247(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 172 173 174
(note 223 222 224 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 224 223 225 27 (set (reg:SI 10 a10)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1935 44 {movsi_internal}
     (nil))
(call_insn 225 224 226 27 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1935 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 226 225 227 27 (set (reg/f:SI 172)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1936 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 227 226 228 27 (set:SI (reg/f:SI 173)
        (plus:SI (reg/f:SI 172)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1936 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 172)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 228 227 229 27 (set (reg:QI 174)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1936 46 {movqi_internal}
     (nil))
(insn 229 228 4 27 (set (mem/j/c:QI (plus:SI (reg/f:SI 173)
                (const_int 54 [0x36])) [0 LMIC.bcninfoTries+0 S1 A16])
        (reg:QI 174)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1936 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 174)
        (expr_list:REG_DEAD (reg/f:SI 173)
            (nil))))
(insn 4 229 232 27 (set (reg:SI 42 [ D.6369 ])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1943 44 {movsi_internal}
     (nil))
;;  succ:       34 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 28, loop depth 0, count 0, freq 1629, maybe hot
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 [79.3%] 
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u253(1){ }u254(7){ }u255(16){ }u256(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 72
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 72
;; lr  def 	 74 175 176 177
(code_label 232 4 233 28 373 "" [1 uses])
(note 233 232 234 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 234 233 235 28 (set (reg:SI 175)
        (plus:SI (reg:SI 72 [ D.6371 ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1938 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 72 [ D.6371 ])
        (nil)))
(insn 235 234 236 28 (set (reg:SI 74 [ D.6371 ])
        (zero_extend:SI (subreg:QI (reg:SI 175) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1938 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 175)
        (nil)))
(insn 236 235 237 28 (set (reg/f:SI 176)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1938 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 237 236 238 28 (set:SI (reg/f:SI 177)
        (plus:SI (reg/f:SI 176)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1938 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 238 237 239 28 (set (mem/j/c:QI (plus:SI (reg/f:SI 177)
                (const_int 54 [0x36])) [0 LMIC.bcninfoTries+0 S1 A16])
        (subreg/s/v:QI (reg:SI 74 [ D.6371 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1938 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 177)
        (nil)))
(jump_insn 239 238 240 28 (set (pc)
        (if_then_else (ne (reg:SI 74 [ D.6371 ])
                (const_int 0 [0]))
            (label_ref:SI 275)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1938 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 74 [ D.6371 ])
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 275)
;;  succ:       29 [29.0%]  (FALLTHRU)
;;              33 [71.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 29, loop depth 0, count 0, freq 472, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28 [29.0%]  (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u263(1){ }u264(7){ }u265(16){ }u266(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42
(note 240 239 241 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(call_insn 241 240 6 29 (call (mem:SI (symbol_ref:SI ("startScan") [flags 0x3]  <function_decl 0x100b50510 startScan>) [0 startScan S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1939 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 6 241 244 29 (set (reg:SI 42 [ D.6369 ])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1943 44 {movsi_internal}
     (nil))
;;  succ:       34 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 30, loop depth 0, count 0, freq 1334, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [29.0%] 
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u268(1){ }u269(7){ }u270(16){ }u271(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42
(code_label 244 6 245 30 359 "" [1 uses])
(note 245 244 246 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(call_insn 246 245 247 30 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("decodeFrame") [flags 0x3]  <function_decl 0x100b7c360 decodeFrame>) [0 decodeFrame S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1945 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 247 246 249 30 (set (reg:SI 42 [ D.6369 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1945 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(jump_insn 249 247 250 30 (set (pc)
        (if_then_else (ne (reg:SI 42 [ D.6369 ])
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1945 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 136)
;;  succ:       31 [50.0%]  (FALLTHRU)
;;              18 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 31, loop depth 0, count 0, freq 667, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       30 [50.0%]  (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u275(1){ }u276(7){ }u277(16){ }u278(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 47 179 180 181 183
(note 250 249 251 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 251 250 252 31 (set (reg/f:SI 179)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1946 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 252 251 253 31 (set:SI (reg/f:SI 180)
        (plus:SI (reg/f:SI 179)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1946 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 179)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 253 252 254 31 (set (reg:SI 47 [ D.6371 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 180)
                    (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1946 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 180)
        (nil)))
(insn 254 253 256 31 (set (reg:SI 181)
        (and:SI (reg:SI 47 [ D.6371 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1946 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 47 [ D.6371 ])
        (nil)))
(insn 256 254 257 31 (set (reg:SI 183)
        (zero_extend:SI (subreg:QI (reg:SI 181) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1946 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 181)
        (nil)))
(jump_insn 257 256 271 31 (set (pc)
        (if_then_else (eq (reg:SI 183)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1946 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 183)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 28)
;;  succ:       34 [50.0%]  (FALLTHRU)
;;              5 [50.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 32, loop depth 0, count 0, freq 1313, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       25 [39.0%] 
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u284(1){ }u285(7){ }u286(16){ }u287(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 271 257 270 32 374 "" [1 uses])
(note 270 271 5 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 5 270 275 32 (set (reg:SI 42 [ D.6369 ])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1943 44 {movsi_internal}
     (nil))
;;  succ:       34 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 33, loop depth 0, count 0, freq 1157, maybe hot
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28 [71.0%] 
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u288(1){ }u289(7){ }u290(16){ }u291(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 275 5 274 33 375 "" [1 uses])
(note 274 275 7 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 7 274 258 33 (set (reg:SI 42 [ D.6369 ])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1943 44 {movsi_internal}
     (nil))
;;  succ:       34 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 34, loop depth 0, count 0, freq 4601, maybe hot
;;  prev block 33, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [100.0%]  (FALLTHRU)
;;              27 [100.0%]  (FALLTHRU)
;;              33 [100.0%]  (FALLTHRU)
;;              31 [50.0%]  (FALLTHRU)
;;              29 [100.0%]  (FALLTHRU)
;;              32 [100.0%]  (FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u292(1){ }u293(7){ }u294(16){ }u295(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
(code_label 258 7 259 34 366 "" [0 uses])
(note 259 258 264 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 264 259 265 34 (set (reg/i:SI 2 a2)
        (reg:SI 42 [ D.6369 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1951 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6369 ])
        (nil)))
(insn 265 264 0 34 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1951 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function processRx1DnData (processRx1DnData, funcdef_no=86, decl_uid=3814, cgraph_uid=86, symbol_order=94)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 7 count 6 (    1)


processRx1DnData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={3d} r1={1d,7u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,5u} r8={2d} r9={2d} r10={3d,2u} r11={3d,1u} r12={3d,1u} r13={2d} r14={2d} r15={2d} r16={1d,5u} r17={1d,4u} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r42={1d,1u} r44={1d,1u} r46={1d,1u} r50={1d,1u} r53={1d,1u} r54={1d,1u} r55={1d,1u} r56={1d,1u} r57={1d,2u} r60={1d,1u} r61={1d,1u} r62={1d,1u} 
;;    total ref usage 117{79d,38u,0e} in 19{17 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 53 54
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42 53 54
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(1){ }u8(7){ }u9(16){ }u10(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 55
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 55
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(1){ }u15(7){ }u16(16){ }u17(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 46 50 56 57 60 61 62
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 44 46 50 56 57 60 61 62
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(1){ }u32(7){ }u33(16){ }u34(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u35(1){ }u36(7){ }u37(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


processRx1DnData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={3d} r1={1d,7u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,5u} r8={2d} r9={2d} r10={3d,2u} r11={3d,1u} r12={3d,1u} r13={2d} r14={2d} r15={2d} r16={1d,5u} r17={1d,4u} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r42={1d,1u} r44={1d,1u} r46={1d,1u} r50={1d,1u} r53={1d,1u} r54={1d,1u} r55={1d,1u} r56={1d,1u} r57={1d,2u} r60={1d,1u} r61={1d,1u} r62={1d,1u} 
;;    total ref usage 117{79d,38u,0e} in 19{17 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 53 54
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 53)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC258") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1598 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 6 8 2 (set:SI (reg/f:SI 54)
        (plus:SI (reg/f:SI 53)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1598 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 53)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 8 7 9 2 (set (reg:SI 42 [ D.6379 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 54)
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1598 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 54)
        (nil)))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:SI 42 [ D.6379 ])
                (const_int 0 [0]))
            (label_ref 15)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1598 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6379 ])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 15)
;;  succ:       4 [50.0%] 
;;              3 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 3, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(1){ }u8(7){ }u9(16){ }u10(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 55
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(call_insn 11 10 12 3 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("processDnData") [flags 0x3]  <function_decl 0x100bb2ca8 processDnData>) [0 processDnData S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1598 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 12 11 14 3 (set (reg:SI 55)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1598 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(jump_insn 14 12 15 3 (set (pc)
        (if_then_else (ne (reg:SI 55)
                (const_int 0 [0]))
            (label_ref:SI 33)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1598 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 55)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 33)
;;  succ:       4 [61.0%]  (FALLTHRU)
;;              5 [39.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 4, loop depth 0, count 0, freq 8050, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;;              3 [61.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(1){ }u15(7){ }u16(16){ }u17(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 46 50 56 57 60 61 62
(code_label 15 14 16 4 377 "" [1 uses])
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg/f:SI 56)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC258") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 18 17 19 4 (set:SI (reg/f:SI 57)
        (plus:SI (reg/f:SI 56)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 56)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 19 18 20 4 (set (reg:SI 44 [ D.6379 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 57)
                    (const_int 39 [0x27])) [0 LMIC.rxDelay+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 34 {zero_extendqisi2}
     (nil))
(insn 20 19 23 4 (set (reg:SI 46 [ D.6380 ])
        (plus:SI (reg:SI 44 [ D.6379 ])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 44 [ D.6379 ])
        (nil)))
(insn 23 20 24 4 (set (reg:SI 50 [ D.6379 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 57)
                    (const_int 47 [0x2f])) [0 LMIC.dn2Dr+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 57)
        (nil)))
(insn 24 23 25 4 (set (reg/f:SI 60)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC259") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("setupRx2DnData") [flags 0x3]  <function_decl 0x100bb2e58 setupRx2DnData>)
        (nil)))
(insn 25 24 26 4 (set (reg:SI 62)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC260") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 62500 [0xf424])
        (nil)))
(insn 26 25 27 4 (set (reg:SI 61 [ D.6381 ])
        (mult:SI (reg:SI 46 [ D.6380 ])
            (reg:SI 62))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 62)
        (expr_list:REG_DEAD (reg:SI 46 [ D.6380 ])
            (nil))))
(insn 27 26 28 4 (set (reg:SI 12 a12)
        (reg:SI 50 [ D.6379 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 50 [ D.6379 ])
        (nil)))
(insn 28 27 29 4 (set (reg:SI 11 a11)
        (reg/f:SI 60)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60)
        (expr_list:REG_EQUAL (symbol_ref:SI ("setupRx2DnData") [flags 0x3]  <function_decl 0x100bb2e58 setupRx2DnData>)
            (nil))))
(insn 29 28 30 4 (set (reg:SI 10 a10)
        (reg:SI 61 [ D.6381 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 61 [ D.6381 ])
        (nil)))
(call_insn 30 29 33 4 (call (mem:SI (symbol_ref:SI ("schedRx12") [flags 0x3]  <function_decl 0x100bb2000 schedRx12>) [0 schedRx12 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [39.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(1){ }u32(7){ }u33(16){ }u34(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
(code_label 33 30 34 5 376 "" [1 uses])
(note 34 33 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function processRx2DnData (processRx2DnData, funcdef_no=84, decl_uid=3808, cgraph_uid=84, symbol_order=92)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


processRx2DnData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11]
;;  ref usage 	r0={4d} r1={1d,7u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,4u} r8={3d} r9={3d} r10={4d,2u} r11={4d,1u} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,4u} r17={1d,3u} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r42={1d,1u} r43={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} r49={1d,1u} r50={1d,1u} r51={1d,1u} r52={1d,1u} 
;;    total ref usage 132{102d,30u,0e} in 16{13 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 46 47
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42 46 47
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(1){ }u8(7){ }u9(16){ }u10(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 48 49 50 51 52
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 43 48 49 50 51 52
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(1){ }u23(7){ }u24(16){ }u25(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u27(1){ }u28(7){ }u29(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


processRx2DnData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11]
;;  ref usage 	r0={4d} r1={1d,7u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,4u} r8={3d} r9={3d} r10={4d,2u} r11={4d,1u} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,4u} r17={1d,3u} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r42={1d,1u} r43={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} r49={1d,1u} r50={1d,1u} r51={1d,1u} r52={1d,1u} 
;;    total ref usage 132{102d,30u,0e} in 16{13 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 46 47
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 46)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC261") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1578 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 6 8 2 (set:SI (reg/f:SI 47)
        (plus:SI (reg/f:SI 46)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1578 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 46)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 8 7 9 2 (set (reg:SI 42 [ D.6382 ])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 47)
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1578 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 47)
        (nil)))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:SI 42 [ D.6382 ])
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1578 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6382 ])
        (int_list:REG_BR_PROB 6102 (nil)))
 -> 22)
;;  succ:       3 [39.0%]  (FALLTHRU)
;;              4 [61.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 3, loop depth 0, count 0, freq 3898, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(1){ }u8(7){ }u9(16){ }u10(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 48 49 50 51 52
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg/f:SI 48)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC261") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1579 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 12 11 13 3 (set:SI (reg/f:SI 49)
        (plus:SI (reg/f:SI 48)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1579 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 48)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 13 12 14 3 (set (reg:QI 50)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1579 46 {movqi_internal}
     (nil))
(insn 14 13 15 3 (set (mem/j/c:QI (plus:SI (reg/f:SI 49)
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])
        (reg:QI 50)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1579 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 50)
        (expr_list:REG_DEAD (reg/f:SI 49)
            (nil))))
(call_insn 15 14 16 3 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1585 82 {call_value_internal}
     (nil)
    (nil))
(insn 16 15 17 3 (set (reg:SI 43 [ D.6383 ])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1585 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 17 16 18 3 (set (reg:SI 52)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC262") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1585 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 187500 [0x2dc6c])
        (nil)))
(insn 18 17 19 3 (set (reg:SI 51 [ D.6383 ])
        (plus:SI (reg:SI 43 [ D.6383 ])
            (reg:SI 52))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1585 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 52)
        (expr_list:REG_DEAD (reg:SI 43 [ D.6383 ])
            (nil))))
(insn 19 18 20 3 (set (reg:SI 11 a11)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1585 44 {movsi_internal}
     (nil))
(insn 20 19 21 3 (set (reg:SI 10 a10)
        (reg:SI 51 [ D.6383 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1585 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 51 [ D.6383 ])
        (nil)))
(call_insn 21 20 22 3 (call (mem:SI (symbol_ref:SI ("txDelay") [flags 0x3]  <function_decl 0x100b66d80 txDelay>) [0 txDelay S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1585 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(1){ }u23(7){ }u24(16){ }u25(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 22 21 23 4 380 "" [1 uses])
(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 24 23 0 4 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("processDnData") [flags 0x3]  <function_decl 0x100bb2ca8 processDnData>) [0 processDnData S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1587 82 {call_value_internal}
     (expr_list:REG_UNUSED (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_disableTracking (LMIC_disableTracking, funcdef_no=93, decl_uid=3357, cgraph_uid=93, symbol_order=101)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


LMIC_disableTracking

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r44={1d,3u} r46={1d,1u} r47={1d,1u,1e} r48={1d,1u} r50={1d,1u} r51={1d,1u} 
;;    total ref usage 60{43d,16u,1e} in 9{8 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 46 47 48 50 51
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 44 46 47 48 50 51
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u14(1){ }u15(7){ }u16(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_disableTracking

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r44={1d,3u} r46={1d,1u} r47={1d,1u,1e} r48={1d,1u} r50={1d,1u} r51={1d,1u} 
;;    total ref usage 60{43d,16u,1e} in 9{8 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 46 47 48 50 51
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 7 2 (set (reg/f:SI 44)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC263") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1804 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 5 8 2 (set (reg:HI 46)
        (const_int -4 [0xfffffffffffffffc])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1804 45 {movhi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:HI 47 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 44)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1804 45 {movhi_internal}
     (nil))
(insn 9 8 10 2 (set (reg:SI 48)
        (and:SI (subreg:SI (reg:HI 47 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 46) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1804 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 47 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 46)
            (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:HI 47 [ LMIC.opmode ]) 0)
                    (const_int -4 [0xfffffffffffffffc]))
                (nil)))))
(insn 10 9 12 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 44)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 48) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1804 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 48)
        (nil)))
(insn 12 10 13 2 (set:SI (reg/f:SI 50)
        (plus:SI (reg/f:SI 44)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1805 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 44)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 13 12 14 2 (set (reg:QI 51)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1805 46 {movqi_internal}
     (nil))
(insn 14 13 15 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 50)
                (const_int 54 [0x36])) [0 LMIC.bcninfoTries+0 S1 A16])
        (reg:QI 51)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1805 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 51)
        (expr_list:REG_DEAD (reg/f:SI 50)
            (nil))))
(call_insn 15 14 0 2 (call (mem:SI (symbol_ref:SI ("engineUpdate") [flags 0x3]  <function_decl 0x100b50438 engineUpdate>) [0 engineUpdate S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1806 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_setAdrMode (LMIC_setAdrMode, funcdef_no=103, decl_uid=3334, cgraph_uid=103, symbol_order=111)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


LMIC_setAdrMode

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,5u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,5u} r16={1d,5u} r17={1d,4u} r42={2d,1u} r43={1d,1u} r44={1d,1u} r45={1d,1u} r46={1d,1u} 
;;    total ref usage 41{16d,25u,0e} in 8{8 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 44
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 43 44
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(1){ }u8(7){ }u9(16){ }u10(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u11(1){ }u12(7){ }u13(16){ }u14(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u15(1){ }u16(7){ }u17(16){ }u18(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 45 46
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 45 46
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u22(1){ }u23(7){ }u24(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_setAdrMode

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,5u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,5u} r16={1d,5u} r17={1d,4u} r42={2d,1u} r43={1d,1u} r44={1d,1u} r45={1d,1u} r46={1d,1u} 
;;    total ref usage 41{16d,25u,0e} in 8{8 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 44
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg:SI 44 [ enabled ])
        (reg:SI 2 a2 [ enabled ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2222 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ enabled ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 43 [ enabled ])
        (zero_extend:SI (subreg:QI (reg:SI 44 [ enabled ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2222 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 44 [ enabled ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 9 4 10 2 (set (pc)
        (if_then_else (eq (reg/v:SI 43 [ enabled ])
                (const_int 0 [0]))
            (label_ref:SI 21)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2223 56 {*btrue}
     (expr_list:REG_DEAD (reg/v:SI 43 [ enabled ])
        (int_list:REG_BR_PROB 6100 (nil)))
 -> 21)
;;  succ:       3 [39.0%]  (FALLTHRU)
;;              4 [61.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 3, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(1){ }u8(7){ }u9(16){ }u10(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(note 10 9 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 10 21 3 (set (reg:SI 42 [ D.6385 ])
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2223 44 {movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 4, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u11(1){ }u12(7){ }u13(16){ }u14(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 21 5 20 4 384 "" [1 uses])
(note 20 21 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 20 11 4 (set (reg:SI 42 [ D.6385 ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2223 44 {movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u15(1){ }u16(7){ }u17(16){ }u18(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 45 46
(code_label 11 6 12 5 383 "" [0 uses])
(note 12 11 13 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 5 (set (reg/f:SI 45)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC264") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2223 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 14 13 15 5 (set:SI (reg/f:SI 46)
        (plus:SI (reg/f:SI 45)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2223 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 45)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 15 14 0 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 46)
                (const_int 43 [0x2b])) [0 LMIC.adrEnabled+0 S1 A8])
        (subreg/s/v:QI (reg:SI 42 [ D.6385 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2223 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 46)
        (expr_list:REG_DEAD (reg:SI 42 [ D.6385 ])
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_setDrTxpow (LMIC_setDrTxpow, funcdef_no=104, decl_uid=3332, cgraph_uid=104, symbol_order=112)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


LMIC_setDrTxpow

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d,1u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={2d,1u} r12={2d,1u} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r44={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} 
;;    total ref usage 63{45d,18u,0e} in 9{8 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 45 46 47 48
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 44 45 46 47 48
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u15(1){ }u16(7){ }u17(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_setDrTxpow

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d,1u} r3={1d,1u} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={2d,1u} r11={2d,1u} r12={2d,1u} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r44={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} 
;;    total ref usage 63{45d,18u,0e} in 9{8 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 45 46 47 48
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 4 2 (set (reg:SI 45 [ dr ])
        (reg:SI 2 a2 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2228 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ dr ])
        (nil)))
(insn 4 2 3 2 (set (reg:SI 47 [ txpow ])
        (reg:SI 3 a3 [ txpow ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2228 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ txpow ])
        (nil)))
(insn 3 4 5 2 (set (reg/v:SI 44 [ dr ])
        (zero_extend:SI (subreg:QI (reg:SI 45 [ dr ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2228 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 45 [ dr ])
        (nil)))
(insn 5 3 6 2 (set (reg/v:SI 46 [ txpow ])
        (zero_extend:SI (subreg:QI (reg:SI 47 [ txpow ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2228 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 47 [ txpow ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg:SI 48 [ D.6387 ])
        (sign_extend:SI (subreg/s/v:QI (reg/v:SI 46 [ txpow ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2229 36 {extendqisi2_internal}
     (expr_list:REG_DEAD (reg/v:SI 46 [ txpow ])
        (nil)))
(insn 10 9 11 2 (set (reg:SI 12 a12)
        (reg:SI 48 [ D.6387 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2229 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 48 [ D.6387 ])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 11 a11)
        (reg/v:SI 44 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2229 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 44 [ dr ])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2229 44 {movsi_internal}
     (nil))
(call_insn 13 12 0 2 (call (mem:SI (symbol_ref:SI ("setDrTxpow") [flags 0x3]  <function_decl 0x100b7c000 setDrTxpow>) [0 setDrTxpow S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2229 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_shutdown (LMIC_shutdown, funcdef_no=105, decl_uid=3338, cgraph_uid=105, symbol_order=113)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


LMIC_shutdown

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={3d} r1={1d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={2d} r9={2d} r10={4d,2u} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,2u} r17={1d,1u} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r44={1d,1u} r45={1d,2u} r47={1d,1u} r48={1d,1u,1e} r49={1d,1u} 
;;    total ref usage 89{71d,17u,1e} in 10{8 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 45 47 48 49
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 44 45 47 48 49
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u15(1){ }u16(7){ }u17(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_shutdown

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={3d} r1={1d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={2d} r9={2d} r10={4d,2u} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,2u} r17={1d,1u} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r44={1d,1u} r45={1d,2u} r47={1d,1u} r48={1d,1u,1e} r49={1d,1u} 
;;    total ref usage 89{71d,17u,1e} in 10{8 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 45 47 48 49
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 44)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC265") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2234 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(insn 6 5 7 2 (set (reg:SI 10 a10)
        (reg/f:SI 44)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2234 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 44)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 20 [0x14])))
            (nil))))
(call_insn 7 6 8 2 (call (mem:SI (symbol_ref:SI ("os_clearCallback") [flags 0x41]  <function_decl 0x140efa360 os_clearCallback>) [0 os_clearCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2234 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 8 7 9 2 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2235 44 {movsi_internal}
     (nil))
(call_insn 9 8 10 2 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2235 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 10 9 12 2 (set (reg/f:SI 45)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC266") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2236 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 12 10 13 2 (set (reg:HI 47)
        (const_int 64 [0x40])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2236 45 {movhi_internal}
     (nil))
(insn 13 12 14 2 (set (reg:HI 48 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 45)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2236 45 {movhi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:SI 49)
        (ior:SI (subreg:SI (reg:HI 48 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 47) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2236 31 {iorsi3}
     (expr_list:REG_DEAD (reg:HI 48 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 47)
            (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 48 [ LMIC.opmode ]) 0)
                    (const_int 64 [0x40]))
                (nil)))))
(insn 15 14 0 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 45)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 49) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2236 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 49)
        (expr_list:REG_DEAD (reg/f:SI 45)
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_reset (LMIC_reset, funcdef_no=106, decl_uid=3342, cgraph_uid=106, symbol_order=114)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


LMIC_reset

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={6d} r1={1d,7u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={5d} r9={5d} r10={8d,5u} r11={6d,1u} r12={6d,1u} r13={5d} r14={5d} r15={5d} r16={1d,2u} r17={1d,1u} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r44={1d,1u} r49={1d,1u} r50={1d,1u} r51={1d,7u} r53={1d,1u} r55={1d,1u} r56={1d,1u} r59={1d,1u} r62={1d,3u} r66={1d,5u} r67={1d,1u} r72={1d,2u} r75={1d,1u} r80={1d,1u} r83={1d,1u} 
;;    total ref usage 212{165d,47u,0e} in 35{30 regular + 5 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 49 50 51 53 55 56 59 62 66 67 72 75 80 83
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 44 49 50 51 53 55 56 59 62 66 67 72 75 80 83
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u44(1){ }u45(7){ }u46(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_reset

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={6d} r1={1d,7u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={5d} r9={5d} r10={8d,5u} r11={6d,1u} r12={6d,1u} r13={5d} r14={5d} r15={5d} r16={1d,2u} r17={1d,1u} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r44={1d,1u} r49={1d,1u} r50={1d,1u} r51={1d,7u} r53={1d,1u} r55={1d,1u} r56={1d,1u} r59={1d,1u} r62={1d,3u} r66={1d,5u} r67={1d,1u} r72={1d,2u} r75={1d,1u} r80={1d,1u} r83={1d,1u} 
;;    total ref usage 212{165d,47u,0e} in 35{30 regular + 5 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 49 50 51 53 55 56 59 62 66 67 72 75 80 83
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2244 44 {movsi_internal}
     (nil))
(call_insn 6 5 7 2 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2244 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 7 6 8 2 (set (reg/f:SI 50)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC267") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2245 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(insn 8 7 9 2 (set (reg:SI 10 a10)
        (reg/f:SI 50)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2245 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 50)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 20 [0x14])))
            (nil))))
(call_insn 9 8 10 2 (call (mem:SI (symbol_ref:SI ("os_clearCallback") [flags 0x41]  <function_decl 0x140efa360 os_clearCallback>) [0 os_clearCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2245 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 10 9 12 2 (set (reg/f:SI 51)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC268") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2247 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 12 10 13 2 (set (reg:SI 53)
        (const_int 428 [0x1ac])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2247 44 {movsi_internal}
     (nil))
(insn 13 12 14 2 (set (reg:SI 12 a12)
        (reg:SI 53)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2247 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 53)
        (expr_list:REG_EQUAL (const_int 428 [0x1ac])
            (nil))))
(insn 14 13 15 2 (set (reg:SI 11 a11)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2247 44 {movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:SI 10 a10)
        (reg/f:SI 51)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2247 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(call_insn 16 15 18 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0x100c87510 memset>) [0 memset S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2247 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(call_insn 18 16 19 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("radio_rand1") [flags 0x41]  <function_decl 0x140eef948 radio_rand1>) [0 radio_rand1 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2249 82 {call_value_internal}
     (nil)
    (nil))
(insn 19 18 21 2 (set (reg:SI 55)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2249 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 21 19 22 2 (set (reg:SI 44 [ D.6392 ])
        (ashift:SI (reg:SI 55)
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2249 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 55)
        (nil)))
(call_insn 22 21 23 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("radio_rand1") [flags 0x41]  <function_decl 0x140eef948 radio_rand1>) [0 radio_rand1 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2249 82 {call_value_internal}
     (nil)
    (nil))
(insn 23 22 27 2 (set (reg:SI 56)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2249 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 27 23 28 2 (set (reg:SI 59)
        (ior:SI (reg:SI 44 [ D.6392 ])
            (reg:SI 56))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2249 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 56)
        (expr_list:REG_DEAD (reg:SI 44 [ D.6392 ])
            (nil))))
(insn 28 27 30 2 (set (reg:SI 49 [ D.6394 ])
        (zero_extend:SI (subreg:HI (reg:SI 59) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2249 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 59)
        (nil)))
(insn 30 28 32 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 51)
                (const_int 244 [0xf4])) [0 LMIC.devNonce+0 S2 A32])
        (subreg/s/v:HI (reg:SI 49 [ D.6394 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2249 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 49 [ D.6394 ])
        (nil)))
(insn 32 30 33 2 (set (reg:HI 62)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2250 45 {movhi_internal}
     (nil))
(insn 33 32 36 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 51)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 62)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2250 45 {movhi_internal}
     (nil))
(insn 36 33 38 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 51)
                (const_int 177 [0xb1])) [0 LMIC.errcr+0 S1 A8])
        (subreg:QI (reg:HI 62) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2251 46 {movqi_internal}
     (nil))
(insn 38 36 39 2 (set:SI (reg/f:SI 66)
        (plus:SI (reg/f:SI 51)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2252 1 {addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 39 38 40 2 (set (reg:QI 67)
        (const_int -128 [0xffffffffffffff80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2252 46 {movqi_internal}
     (nil))
(insn 40 39 44 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 66)
                (const_int 43 [0x2b])) [0 LMIC.adrEnabled+0 S1 A8])
        (reg:QI 67)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2252 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 67)
        (nil)))
(insn 44 40 46 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 66)
                (const_int 47 [0x2f])) [0 LMIC.dn2Dr+0 S1 A8])
        (subreg:QI (reg:HI 62) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2253 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:HI 62)
        (nil)))
(insn 46 44 47 2 (set (reg:SI 72)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC269") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2254 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 869525000 [0x33d3e608])
        (nil)))
(insn 47 46 50 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 51)
                (const_int 304 [0x130])) [0 LMIC.dn2Freq+0 S4 A32])
        (reg:SI 72)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2254 44 {movsi_internal}
     (nil))
(insn 50 47 51 2 (set (reg:QI 75)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2255 46 {movqi_internal}
     (nil))
(insn 51 50 54 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 66)
                (const_int 39 [0x27])) [0 LMIC.rxDelay+0 S1 A8])
        (reg:QI 75)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2255 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 75)
        (nil)))
(insn 54 51 57 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 51)
                (const_int 324 [0x144])) [0 LMIC.ping.freq+0 S4 A32])
        (reg:SI 72)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2257 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 72)
        (expr_list:REG_DEAD (reg/f:SI 51)
            (nil))))
(insn 57 54 58 2 (set (reg:QI 80)
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2258 46 {movqi_internal}
     (nil))
(insn 58 57 61 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 66)
                (const_int 56 [0x38])) [0 LMIC.ping.dr+0 S1 A32])
        (reg:QI 80)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2258 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 80)
        (nil)))
(insn 61 58 62 2 (set (reg:QI 83)
        (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2259 46 {movqi_internal}
     (nil))
(insn 62 61 0 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 66)
                (const_int 57 [0x39])) [0 LMIC.ping.intvExp+0 S1 A8])
        (reg:QI 83)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2259 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 83)
        (expr_list:REG_DEAD (reg/f:SI 66)
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function runReset (runReset, funcdef_no=69, decl_uid=3700, cgraph_uid=69, symbol_order=77)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


runReset

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={4d} r1={1d,5u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={3d} r9={3d} r10={4d,1u} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,2u} r17={1d,1u} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} 
;;    total ref usage 103{92d,11u,0e} in 4{1 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(1){ }u9(7){ }u10(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


runReset

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={4d} r1={1d,5u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={3d} r9={3d} r10={4d,1u} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,2u} r17={1d,1u} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} 
;;    total ref usage 103{92d,11u,0e} in 4{1 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 6 3 7 2 (call (mem:SI (symbol_ref:SI ("LMIC_reset") [flags 0x3]  <function_decl 0x100b28798 LMIC_reset>) [0 LMIC_reset S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:954 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(call_insn 7 6 8 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("LMIC_startJoining") [flags 0x3]  <function_decl 0x100b28510 LMIC_startJoining>) [0 LMIC_startJoining S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:956 82 {call_value_internal}
     (expr_list:REG_UNUSED (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 8 7 9 2 (set (reg:SI 10 a10)
        (const_int 12 [0xc])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:958 44 {movsi_internal}
     (nil))
(call_insn 9 8 0 2 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:958 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_init (LMIC_init, funcdef_no=107, decl_uid=3340, cgraph_uid=107, symbol_order=115)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


LMIC_init

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d,2u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,1u} r43={1d,1u} 
;;    total ref usage 21{12d,9u,0e} in 3{3 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 43
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42 43
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u6(1){ }u7(7){ }u8(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_init

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d,2u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,1u} r43={1d,1u} 
;;    total ref usage 21{12d,9u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 43
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 42)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC270") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2277 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 6 5 7 2 (set (reg:HI 43)
        (const_int 64 [0x40])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2277 45 {movhi_internal}
     (nil))
(insn 7 6 0 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 42)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 43)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2277 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 43)
        (expr_list:REG_DEAD (reg/f:SI 42)
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_clrTxData (LMIC_clrTxData, funcdef_no=108, decl_uid=3344, cgraph_uid=108, symbol_order=116)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


LMIC_clrTxData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={4d} r1={1d,7u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,4u} r8={3d} r9={3d} r10={5d,2u} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,4u} r17={1d,3u} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r43={1d,2u,1e} r45={1d,3u} r46={1d,1u} r47={1d,1u,1e} r48={1d,1u} r51={1d,1u} r52={1d,1u} r53={1d,1u} r55={1d,1u} r56={1d,1u} 
;;    total ref usage 138{103d,33u,2e} in 18{15 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 45 46 47 48 51 52 53 55
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 43 45 46 47 48 51 52 53 55
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(1){ }u19(7){ }u20(16){ }u21(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 56
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 56
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u28(1){ }u29(7){ }u30(16){ }u31(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u32(1){ }u33(7){ }u34(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_clrTxData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 10[a10]
;;  ref usage 	r0={4d} r1={1d,7u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,4u} r8={3d} r9={3d} r10={5d,2u} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,4u} r17={1d,3u} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r43={1d,2u,1e} r45={1d,3u} r46={1d,1u} r47={1d,1u,1e} r48={1d,1u} r51={1d,1u} r52={1d,1u} r53={1d,1u} r55={1d,1u} r56={1d,1u} 
;;    total ref usage 138{103d,33u,2e} in 18{15 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 45 46 47 48 51 52 53 55
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 45)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC271") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2282 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 6 5 7 2 (set (reg:HI 46)
        (const_int -153 [0xffffffffffffff67])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2282 45 {movhi_internal}
     (nil))
(insn 7 6 8 2 (set (reg:HI 47 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 45)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2282 45 {movhi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:SI 48)
        (and:SI (subreg:SI (reg:HI 47 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 46) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2282 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 47 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 46)
            (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:HI 47 [ LMIC.opmode ]) 0)
                    (const_int -153 [0xffffffffffffff67]))
                (nil)))))
(insn 9 8 11 2 (set (reg:SI 43 [ D.6397 ])
        (zero_extend:SI (subreg:HI (reg:SI 48) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2282 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 48)
        (nil)))
(insn 11 9 13 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 45)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg/s/v:HI (reg:SI 43 [ D.6397 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2282 45 {movhi_internal}
     (nil))
(insn 13 11 14 2 (set (reg:QI 51)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2283 46 {movqi_internal}
     (nil))
(insn 14 13 15 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 45)
                (const_int 190 [0xbe])) [0 LMIC.pendTxLen+0 S1 A16])
        (reg:QI 51)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2283 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 51)
        (expr_list:REG_DEAD (reg/f:SI 45)
            (nil))))
(insn 15 14 16 2 (set (reg:HI 52)
        (const_int 5 [0x5])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2284 45 {movhi_internal}
     (nil))
(insn 16 15 18 2 (set (reg:SI 53)
        (and:SI (reg:SI 43 [ D.6397 ])
            (subreg:SI (reg:HI 52) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2284 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 52)
        (expr_list:REG_DEAD (reg:SI 43 [ D.6397 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 43 [ D.6397 ])
                    (const_int 5 [0x5]))
                (nil)))))
(insn 18 16 19 2 (set (reg:SI 55)
        (zero_extend:SI (subreg:HI (reg:SI 53) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2284 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 53)
        (nil)))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (ne (reg:SI 55)
                (const_int 0 [0]))
            (label_ref:SI 29)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2284 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 55)
        (int_list:REG_BR_PROB 6102 (nil)))
 -> 29)
;;  succ:       4 [61.0%] 
;;              3 [39.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 3, loop depth 0, count 0, freq 3898, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(1){ }u19(7){ }u20(16){ }u21(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 56
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 3 (set (reg/f:SI 56)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC272") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2286 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(insn 22 21 23 3 (set (reg:SI 10 a10)
        (reg/f:SI 56)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2286 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 56)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 20 [0x14])))
            (nil))))
(call_insn 23 22 24 3 (call (mem:SI (symbol_ref:SI ("os_clearCallback") [flags 0x41]  <function_decl 0x140efa360 os_clearCallback>) [0 os_clearCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2286 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 24 23 25 3 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2287 44 {movsi_internal}
     (nil))
(call_insn 25 24 26 3 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2287 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(call_insn 26 25 29 3 (call (mem:SI (symbol_ref:SI ("engineUpdate") [flags 0x3]  <function_decl 0x100b50438 engineUpdate>) [0 engineUpdate S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2288 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u28(1){ }u29(7){ }u30(16){ }u31(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	
(code_label 29 26 30 4 390 "" [1 uses])
(note 30 29 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_setTxData (LMIC_setTxData, funcdef_no=109, decl_uid=3346, cgraph_uid=109, symbol_order=117)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


LMIC_setTxData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp]
;;  ref usage 	r0={2d} r1={1d,5u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,4u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,4u} r17={1d,3u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r43={1d,2u,1e} r45={1d,2u} r46={1d,1u} r47={1d,1u,1e} r48={1d,1u} r50={1d,1u} r51={1d,1u} r53={1d,1u} r54={1d,1u} r55={1d,1u} r56={1d,1u} 
;;    total ref usage 79{48d,29u,2e} in 15{14 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 45 46 47 48 50 51 53
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 43 45 46 47 48 50 51 53
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(1){ }u17(7){ }u18(16){ }u19(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 54 55 56
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 54 55 56
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(1){ }u24(7){ }u25(16){ }u26(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u28(1){ }u29(7){ }u30(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_setTxData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp]
;;  ref usage 	r0={2d} r1={1d,5u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,4u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,4u} r17={1d,3u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r43={1d,2u,1e} r45={1d,2u} r46={1d,1u} r47={1d,1u,1e} r48={1d,1u} r50={1d,1u} r51={1d,1u} r53={1d,1u} r54={1d,1u} r55={1d,1u} r56={1d,1u} 
;;    total ref usage 79{48d,29u,2e} in 15{14 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 45 46 47 48 50 51 53
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 45)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC273") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2293 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 6 5 7 2 (set (reg:HI 46)
        (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2293 45 {movhi_internal}
     (nil))
(insn 7 6 8 2 (set (reg:HI 47 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 45)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2293 45 {movhi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:SI 48)
        (ior:SI (subreg:SI (reg:HI 47 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 46) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2293 31 {iorsi3}
     (expr_list:REG_DEAD (reg:HI 47 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 46)
            (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 47 [ LMIC.opmode ]) 0)
                    (const_int 8 [0x8]))
                (nil)))))
(insn 9 8 11 2 (set (reg:SI 43 [ D.6398 ])
        (zero_extend:SI (subreg:HI (reg:SI 48) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2293 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 48)
        (nil)))
(insn 11 9 12 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 45)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg/s/v:HI (reg:SI 43 [ D.6398 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2293 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 45)
        (nil)))
(insn 12 11 13 2 (set (reg:HI 50)
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2294 45 {movhi_internal}
     (nil))
(insn 13 12 15 2 (set (reg:SI 51)
        (and:SI (reg:SI 43 [ D.6398 ])
            (subreg:SI (reg:HI 50) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2294 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 50)
        (expr_list:REG_DEAD (reg:SI 43 [ D.6398 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 43 [ D.6398 ])
                    (const_int 4 [0x4]))
                (nil)))))
(insn 15 13 16 2 (set (reg:SI 53)
        (zero_extend:SI (subreg:HI (reg:SI 51) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2294 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 51)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ne (reg:SI 53)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2294 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 53)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 22)
;;  succ:       3 [61.0%]  (FALLTHRU)
;;              4 [39.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(1){ }u17(7){ }u18(16){ }u19(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 54 55 56
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 3 (set (reg/f:SI 54)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC273") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2295 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 19 18 20 3 (set:SI (reg/f:SI 55)
        (plus:SI (reg/f:SI 54)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2295 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 54)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 20 19 21 3 (set (reg:QI 56)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2295 46 {movqi_internal}
     (nil))
(insn 21 20 22 3 (set (mem/j/c:QI (plus:SI (reg/f:SI 55)
                (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32])
        (reg:QI 56)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2295 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 56)
        (expr_list:REG_DEAD (reg/f:SI 55)
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(1){ }u24(7){ }u25(16){ }u26(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 22 21 23 4 393 "" [1 uses])
(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 24 23 0 4 (call (mem:SI (symbol_ref:SI ("engineUpdate") [flags 0x3]  <function_decl 0x100b50438 engineUpdate>) [0 engineUpdate S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2296 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_setTxData2 (LMIC_setTxData2, funcdef_no=110, decl_uid=3351, cgraph_uid=110, symbol_order=118)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 8 (    1)


LMIC_setTxData2

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={3d} r1={1d,9u} r2={2d,3u} r3={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d} r7={1d,7u} r8={2d} r9={2d} r10={3d,1u} r11={3d,1u} r12={3d,1u} r13={2d} r14={2d} r15={2d} r16={1d,7u} r17={1d,6u} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r42={2d,1u} r45={1d,1u} r46={1d,1u} r47={1d,2u} r48={1d,3u} r49={1d,1u} r50={1d,1u} r51={1d,1u} r53={1d,1u} r54={1d,1u} r59={1d,3u} 
;;    total ref usage 134{80d,54u,0e} in 24{22 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 46 47 48 49 50 51 53
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 45 46 47 48 49 50 51 53
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 47 48 50
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 47 48 50

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(1){ }u14(7){ }u15(16){ }u16(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 47 48 50
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 47 48 50
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 47 48 50
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 47 48 50

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(1){ }u19(7){ }u20(16){ }u21(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 47 48 50
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 48
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 54
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 47 48 50
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 54
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 48 50
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 48 50

( 3 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(1){ }u30(7){ }u31(16){ }u32(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 48 50
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 48 50
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 59
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 48 50
;; live  gen 	 42 59
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(1){ }u41(7){ }u42(16){ }u43(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u44(1){ }u45(7){ }u46(16){ }u47(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 2 [a2]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u50(1){ }u51(2){ }u52(7){ }u53(16){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_setTxData2

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 2 [a2] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={3d} r1={1d,9u} r2={2d,3u} r3={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d} r7={1d,7u} r8={2d} r9={2d} r10={3d,1u} r11={3d,1u} r12={3d,1u} r13={2d} r14={2d} r15={2d} r16={1d,7u} r17={1d,6u} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r42={2d,1u} r45={1d,1u} r46={1d,1u} r47={1d,2u} r48={1d,3u} r49={1d,1u} r50={1d,1u} r51={1d,1u} r53={1d,1u} r54={1d,1u} r59={1d,3u} 
;;    total ref usage 134{80d,54u,0e} in 24{22 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 46 47 48 49 50 51 53
(note 12 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 12 4 2 (set (reg:SI 46 [ port ])
        (reg:SI 2 a2 [ port ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2301 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ port ])
        (nil)))
(insn 4 2 5 2 (set (reg/v/f:SI 47 [ data ])
        (reg:SI 3 a3 [ data ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2301 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ data ])
        (nil)))
(insn 5 4 7 2 (set (reg:SI 49 [ dlen ])
        (reg:SI 4 a4 [ dlen ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2301 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 a4 [ dlen ])
        (nil)))
(insn 7 5 3 2 (set (reg:SI 51 [ confirmed ])
        (reg:SI 5 a5 [ confirmed ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2301 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 a5 [ confirmed ])
        (nil)))
(insn 3 7 6 2 (set (reg/v:SI 45 [ port ])
        (zero_extend:SI (subreg:QI (reg:SI 46 [ port ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2301 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 46 [ port ])
        (nil)))
(insn 6 3 8 2 (set (reg/v:SI 48 [ dlen ])
        (zero_extend:SI (subreg:QI (reg:SI 49 [ dlen ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2301 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 49 [ dlen ])
        (nil)))
(insn 8 6 9 2 (set (reg/v:SI 50 [ confirmed ])
        (zero_extend:SI (subreg:QI (reg:SI 51 [ confirmed ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2301 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 51 [ confirmed ])
        (nil)))
(note 9 8 15 2 NOTE_INSN_FUNCTION_BEG)
(insn 15 9 16 2 (set (reg:SI 53)
        (const_int 52 [0x34])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2302 44 {movsi_internal}
     (nil))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ltu (reg:SI 53)
                (reg/v:SI 48 [ dlen ]))
            (label_ref:SI 50)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2302 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 53)
        (int_list:REG_BR_PROB 400 (nil)))
 -> 50)
;;  succ:       6 [4.0%] 
;;              3 [96.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 47 48 50

;; basic block 3, loop depth 0, count 0, freq 9600, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [96.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(1){ }u14(7){ }u15(16){ }u16(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 47 48 50
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  def 	
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(jump_insn 18 17 19 3 (set (pc)
        (if_then_else (eq (reg/v/f:SI 47 [ data ])
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2304 56 {*btrue}
     (int_list:REG_BR_PROB 3017 (nil))
 -> 29)
;;  succ:       4 [69.8%]  (FALLTHRU)
;;              5 [30.2%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 47 48 50

;; basic block 4, loop depth 0, count 0, freq 6704, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [69.8%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(1){ }u19(7){ }u20(16){ }u21(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 47 48 50
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 48
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 54
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 24 4 (set (reg/f:SI 54)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC274") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2305 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 191 [0xbf])))
        (nil)))
(insn 24 20 25 4 (set (reg:SI 12 a12)
        (reg/v:SI 48 [ dlen ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2305 44 {movsi_internal}
     (nil))
(insn 25 24 26 4 (set (reg:SI 11 a11)
        (reg/v/f:SI 47 [ data ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2305 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 47 [ data ])
        (nil)))
(insn 26 25 27 4 (set (reg:SI 10 a10)
        (reg/f:SI 54)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2305 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 54)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 191 [0xbf])))
            (nil))))
(call_insn 27 26 29 4 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0x100bc3a20 memcpy>) [0 memcpy S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2305 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (set (reg:SI 10 a10)
            (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 10 a10))
            (expr_list:SI (use (reg:SI 11 a11))
                (expr_list:SI (use (reg:SI 12 a12))
                    (nil))))))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 48 50

;; basic block 5, loop depth 0, count 0, freq 9600, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [30.2%] 
;;              4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(1){ }u30(7){ }u31(16){ }u32(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 48 50
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 45 48 50
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 42 59
(code_label 29 27 30 5 396 "" [1 uses])
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 5 (set (reg/f:SI 59)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC275") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2306 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 32 31 34 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 59)
                (const_int 189 [0xbd])) [0 LMIC.pendTxConf+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 50 [ confirmed ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2306 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/v:SI 50 [ confirmed ])
        (nil)))
(insn 34 32 36 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 59)
                (const_int 188 [0xbc])) [0 LMIC.pendTxPort+0 S1 A32])
        (subreg/s/v:QI (reg/v:SI 45 [ port ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2307 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/v:SI 45 [ port ])
        (nil)))
(insn 36 34 37 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 59)
                (const_int 190 [0xbe])) [0 LMIC.pendTxLen+0 S1 A16])
        (subreg/s/v:QI (reg/v:SI 48 [ dlen ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2308 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59)
        (expr_list:REG_DEAD (reg/v:SI 48 [ dlen ])
            (nil))))
(call_insn 37 36 11 5 (call (mem:SI (symbol_ref:SI ("LMIC_setTxData") [flags 0x3]  <function_decl 0x100b28948 LMIC_setTxData>) [0 LMIC_setTxData S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2309 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 11 37 50 5 (set (reg:SI 42 [ D.6399 ])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2310 44 {movsi_internal}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 6, loop depth 0, count 0, freq 400, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [4.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(1){ }u41(7){ }u42(16){ }u43(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 50 11 49 6 397 "" [1 uses])
(note 49 50 10 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 10 49 38 6 (set (reg:SI 42 [ D.6399 ])
        (const_int -2 [0xfffffffffffffffe])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2303 44 {movsi_internal}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 7, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 6, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              5 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u44(1){ }u45(7){ }u46(16){ }u47(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 2 [a2]
(code_label 38 10 39 7 395 "" [0 uses])
(note 39 38 44 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 44 39 45 7 (set (reg/i:SI 2 a2)
        (reg:SI 42 [ D.6399 ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2311 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 42 [ D.6399 ])
        (nil)))
(insn 45 44 0 7 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2311 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_sendAlive (LMIC_sendAlive, funcdef_no=111, decl_uid=3353, cgraph_uid=111, symbol_order=119)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


LMIC_sendAlive

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r44={1d,2u} r46={1d,1u} r47={1d,1u,1e} r48={1d,1u} 
;;    total ref usage 55{41d,13u,1e} in 6{5 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 46 47 48
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 44 46 47 48
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u11(1){ }u12(7){ }u13(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_sendAlive

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r44={1d,2u} r46={1d,1u} r47={1d,1u,1e} r48={1d,1u} 
;;    total ref usage 55{41d,13u,1e} in 6{5 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 46 47 48
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 7 2 (set (reg/f:SI 44)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC276") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2316 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 5 8 2 (set (reg:HI 46)
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2316 45 {movhi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:HI 47 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 44)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2316 45 {movhi_internal}
     (nil))
(insn 9 8 10 2 (set (reg:SI 48)
        (ior:SI (subreg:SI (reg:HI 47 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 46) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2316 31 {iorsi3}
     (expr_list:REG_DEAD (reg:HI 47 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 46)
            (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 47 [ LMIC.opmode ]) 0)
                    (const_int 16 [0x10]))
                (nil)))))
(insn 10 9 11 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 44)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 48) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2316 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 48)
        (expr_list:REG_DEAD (reg/f:SI 44)
            (nil))))
(call_insn 11 10 0 2 (call (mem:SI (symbol_ref:SI ("engineUpdate") [flags 0x3]  <function_decl 0x100b50438 engineUpdate>) [0 engineUpdate S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2317 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_tryRejoin (LMIC_tryRejoin, funcdef_no=112, decl_uid=3363, cgraph_uid=112, symbol_order=120)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


LMIC_tryRejoin

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r44={1d,2u} r46={1d,1u} r47={1d,1u,1e} r48={1d,1u} 
;;    total ref usage 55{41d,13u,1e} in 6{5 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 46 47 48
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 44 46 47 48
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u11(1){ }u12(7){ }u13(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_tryRejoin

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp]
;;  ref usage 	r0={2d} r1={1d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d,1u} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r44={1d,2u} r46={1d,1u} r47={1d,1u,1e} r48={1d,1u} 
;;    total ref usage 55{41d,13u,1e} in 6{5 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 44 46 47 48
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 7 2 (set (reg/f:SI 44)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC277") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2323 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 5 8 2 (set (reg:HI 46)
        (const_int 32 [0x20])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2323 45 {movhi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:HI 47 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 44)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2323 45 {movhi_internal}
     (nil))
(insn 9 8 10 2 (set (reg:SI 48)
        (ior:SI (subreg:SI (reg:HI 47 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 46) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2323 31 {iorsi3}
     (expr_list:REG_DEAD (reg:HI 47 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 46)
            (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 47 [ LMIC.opmode ]) 0)
                    (const_int 32 [0x20]))
                (nil)))))
(insn 10 9 11 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 44)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 48) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2323 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 48)
        (expr_list:REG_DEAD (reg/f:SI 44)
            (nil))))
(call_insn 11 10 0 2 (call (mem:SI (symbol_ref:SI ("engineUpdate") [flags 0x3]  <function_decl 0x100b50438 engineUpdate>) [0 engineUpdate S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2324 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_setSession (LMIC_setSession, funcdef_no=113, decl_uid=3368, cgraph_uid=113, symbol_order=121)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 7 (    1)


LMIC_setSession

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={5d} r1={1d,10u} r2={1d,1u} r3={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d} r7={1d,6u} r8={4d} r9={4d} r10={7d,3u} r11={6d,2u} r12={6d,2u} r13={4d} r14={4d} r15={4d} r16={1d,6u} r17={1d,5u} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r43={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,2u} r48={1d,2u} r49={1d,2u} r51={1d,1u} r53={1d,1u} r54={1d,1u} r57={1d,1u} r59={1d,1u} r60={1d,1u} r61={1d,1u} r63={1d,1u} r65={1d,2u} r66={1d,1u} r67={1d,1u,1e} r68={1d,1u} r71={1d,1u} r72={1d,1u} 
;;    total ref usage 208{145d,62u,1e} in 36{32 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 46 47 48 49
;; live  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 45 46 47 48 49
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 48
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 48

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(1){ }u14(7){ }u15(16){ }u16(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 48
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 51 53 54 57
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 48
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 51 53 54 57
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48

( 2 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(1){ }u27(7){ }u28(16){ }u29(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; live  gen 	
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(1){ }u32(7){ }u33(16){ }u34(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 59 60 61 63
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; live  gen 	 10 [a10] 11 [a11] 12 [a12] 59 60 61 63
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 4 5 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u44(1){ }u45(7){ }u46(16){ }u47(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 65 66 67 68 71 72
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 10 [a10] 43 65 66 67 68 71 72
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u60(1){ }u61(7){ }u62(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_setSession

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={5d} r1={1d,10u} r2={1d,1u} r3={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d} r7={1d,6u} r8={4d} r9={4d} r10={7d,3u} r11={6d,2u} r12={6d,2u} r13={4d} r14={4d} r15={4d} r16={1d,6u} r17={1d,5u} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r43={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,2u} r48={1d,2u} r49={1d,2u} r51={1d,1u} r53={1d,1u} r54={1d,1u} r57={1d,1u} r59={1d,1u} r60={1d,1u} r61={1d,1u} r63={1d,1u} r65={1d,2u} r66={1d,1u} r67={1d,1u,1e} r68={1d,1u} r71={1d,1u} r72={1d,1u} 
;;    total ref usage 208{145d,62u,1e} in 36{32 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 45 46 47 48 49
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v:SI 45 [ netid ])
        (reg:SI 2 a2 [ netid ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2341 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ netid ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 46 [ devaddr ])
        (reg:SI 3 a3 [ devaddr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2341 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [ devaddr ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 47 [ nwkKey ])
        (reg:SI 4 a4 [ nwkKey ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2341 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 a4 [ nwkKey ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:SI 48 [ artKey ])
        (reg:SI 5 a5 [ artKey ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2341 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 a5 [ artKey ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg/f:SI 49)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC278") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2342 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 10 9 12 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 49)
                (const_int 168 [0xa8])) [0 LMIC.netid+0 S4 A32])
        (reg/v:SI 45 [ netid ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2342 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 45 [ netid ])
        (nil)))
(insn 12 10 13 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 49)
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])
        (reg/v:SI 46 [ devaddr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2343 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 49)
        (expr_list:REG_DEAD (reg/v:SI 46 [ devaddr ])
            (nil))))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (eq (reg/v/f:SI 47 [ nwkKey ])
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2344 56 {*btrue}
     (int_list:REG_BR_PROB 1500 (nil))
 -> 27)
;;  succ:       3 [85.0%]  (FALLTHRU)
;;              4 [15.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 48

;; basic block 3, loop depth 0, count 0, freq 8500, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [85.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(1){ }u14(7){ }u15(16){ }u16(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47 48
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 47
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 51 53 54 57
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 17 3 (set (reg/f:SI 51)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC278") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2345 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 17 15 18 3 (set (reg:SI 53)
        (const_int 246 [0xf6])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2345 44 {movsi_internal}
     (nil))
(insn 18 17 21 3 (set (reg/f:SI 54)
        (plus:SI (reg/f:SI 51)
            (reg:SI 53))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2345 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 53)
        (expr_list:REG_DEAD (reg/f:SI 51)
            (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                        (const_int 246 [0xf6])))
                (nil)))))
(insn 21 18 22 3 (set (reg:SI 57)
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2345 44 {movsi_internal}
     (nil))
(insn 22 21 23 3 (set (reg:SI 12 a12)
        (reg:SI 57)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2345 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 57)
        (expr_list:REG_EQUAL (const_int 16 [0x10])
            (nil))))
(insn 23 22 24 3 (set (reg:SI 11 a11)
        (reg/v/f:SI 47 [ nwkKey ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2345 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 47 [ nwkKey ])
        (nil)))
(insn 24 23 25 3 (set (reg:SI 10 a10)
        (reg/f:SI 54)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2345 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 54)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 246 [0xf6])))
            (nil))))
(call_insn 25 24 27 3 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0x100bc3a20 memcpy>) [0 memcpy S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2345 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (set (reg:SI 10 a10)
            (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 10 a10))
            (expr_list:SI (use (reg:SI 11 a11))
                (expr_list:SI (use (reg:SI 12 a12))
                    (nil))))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [15.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(1){ }u27(7){ }u28(16){ }u29(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  def 	
(code_label 27 25 28 4 401 "" [1 uses])
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (eq (reg/v/f:SI 48 [ artKey ])
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2346 56 {*btrue}
     (int_list:REG_BR_PROB 1014 (nil))
 -> 41)
;;  succ:       5 [89.9%]  (FALLTHRU)
;;              6 [10.1%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48

;; basic block 5, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [89.9%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(1){ }u32(7){ }u33(16){ }u34(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 48
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 59 60 61 63
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 5 (set (reg/f:SI 59)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC278") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2347 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 32 31 33 5 (set:SI (reg/f:SI 60)
        (plus:SI (reg/f:SI 59)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2347 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 59)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 33 32 35 5 (set (reg/f:SI 61)
        (plus:SI (reg/f:SI 60)
            (const_int 6 [0x6]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2347 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 60)
        (nil)))
(insn 35 33 36 5 (set (reg:SI 63)
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2347 44 {movsi_internal}
     (nil))
(insn 36 35 37 5 (set (reg:SI 12 a12)
        (reg:SI 63)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2347 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 63)
        (expr_list:REG_EQUAL (const_int 16 [0x10])
            (nil))))
(insn 37 36 38 5 (set (reg:SI 11 a11)
        (reg/v/f:SI 48 [ artKey ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2347 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 48 [ artKey ])
        (nil)))
(insn 38 37 39 5 (set (reg:SI 10 a10)
        (reg/f:SI 61)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2347 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61)
        (nil)))
(call_insn 39 38 41 5 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0x100bc3a20 memcpy>) [0 memcpy S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2347 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (set (reg:SI 10 a10)
            (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 10 a10))
            (expr_list:SI (use (reg:SI 11 a11))
                (expr_list:SI (use (reg:SI 12 a12))
                    (nil))))))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [10.1%] 
;;              5 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u44(1){ }u45(7){ }u46(16){ }u47(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc] 43 65 66 67 68 71 72
(code_label 41 39 42 6 402 "" [1 uses])
(note 42 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 6 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2350 44 {movsi_internal}
     (nil))
(call_insn 44 43 45 6 (call (mem:SI (symbol_ref:SI ("initDefaultChannels") [flags 0x3]  <function_decl 0x100b7c288 initDefaultChannels>) [0 initDefaultChannels S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2350 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 45 44 46 6 (set (reg/f:SI 65)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC278") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2353 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 46 45 47 6 (set (reg:HI 66)
        (const_int -679 [0xfffffffffffffd59])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2353 45 {movhi_internal}
     (nil))
(insn 47 46 48 6 (set (reg:HI 67 [ LMIC.opmode ])
        (mem/j/c:HI (plus:SI (reg/f:SI 65)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2353 45 {movhi_internal}
     (nil))
(insn 48 47 49 6 (set (reg:SI 68)
        (and:SI (subreg:SI (reg:HI 67 [ LMIC.opmode ]) 0)
            (subreg:SI (reg:HI 66) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2353 30 {andsi3}
     (expr_list:REG_DEAD (reg:HI 67 [ LMIC.opmode ])
        (expr_list:REG_DEAD (reg:HI 66)
            (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:HI 67 [ LMIC.opmode ]) 0)
                    (const_int -679 [0xfffffffffffffd59]))
                (nil)))))
(insn 49 48 53 6 (set (reg:SI 43 [ D.6409 ])
        (zero_extend:SI (subreg:HI (reg:SI 68) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2353 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 68)
        (nil)))
(insn 53 49 54 6 (set (reg:SI 72)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC279") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2354 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 2048 [0x800])
        (nil)))
(insn 54 53 55 6 (set (reg:SI 71)
        (ior:SI (reg:SI 43 [ D.6409 ])
            (reg:SI 72))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2354 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 72)
        (expr_list:REG_DEAD (reg:SI 43 [ D.6409 ])
            (nil))))
(insn 55 54 56 6 (set (mem/j/c:HI (plus:SI (reg/f:SI 65)
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (subreg:HI (reg:SI 71) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2354 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:SI 71)
        (expr_list:REG_DEAD (reg/f:SI 65)
            (nil))))
(call_insn 56 55 0 6 (call (mem:SI (symbol_ref:SI ("stateJustJoined") [flags 0x3]  <function_decl 0x100b7c0d8 stateJustJoined>) [0 stateJustJoined S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2355 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_setLinkCheckMode (LMIC_setLinkCheckMode, funcdef_no=114, decl_uid=3370, cgraph_uid=114, symbol_order=122)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


LMIC_setLinkCheckMode

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,5u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,5u} r16={1d,5u} r17={1d,4u} r42={2d,1u} r43={1d,1u} r44={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} r49={1d,1u} 
;;    total ref usage 47{19d,28u,0e} in 12{12 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 44 45 46 47
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 43 44 45 46 47
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(1){ }u11(7){ }u12(16){ }u13(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(1){ }u15(7){ }u16(16){ }u17(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u18(1){ }u19(7){ }u20(16){ }u21(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 48 49
;; live  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; live  gen 	 48 49
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u25(1){ }u26(7){ }u27(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_setLinkCheckMode

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,5u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,5u} r16={1d,5u} r17={1d,4u} r42={2d,1u} r43={1d,1u} r44={1d,1u} r45={1d,1u} r46={1d,1u} r47={1d,1u} r48={1d,1u} r49={1d,1u} 
;;    total ref usage 47{19d,28u,0e} in 12{12 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 43 44 45 46 47
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg:SI 44 [ enabled ])
        (reg:SI 2 a2 [ enabled ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2372 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ enabled ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 43 [ enabled ])
        (zero_extend:SI (subreg:QI (reg:SI 44 [ enabled ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2372 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 44 [ enabled ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 4 10 2 (set (reg/f:SI 45)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC280") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2373 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 10 9 11 2 (set:SI (reg/f:SI 46)
        (plus:SI (reg/f:SI 45)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2373 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 45)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 11 10 12 2 (set (reg:QI 47)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2373 46 {movqi_internal}
     (nil))
(insn 12 11 13 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 46)
                (const_int 38 [0x26])) [0 LMIC.adrChanged+0 S1 A16])
        (reg:QI 47)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2373 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 47)
        (expr_list:REG_DEAD (reg/f:SI 46)
            (nil))))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (eq (reg/v:SI 43 [ enabled ])
                (const_int 0 [0]))
            (label_ref:SI 25)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2374 56 {*btrue}
     (expr_list:REG_DEAD (reg/v:SI 43 [ enabled ])
        (int_list:REG_BR_PROB 6100 (nil)))
 -> 25)
;;  succ:       3 [39.0%]  (FALLTHRU)
;;              4 [61.0%] 
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

;; basic block 3, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(1){ }u11(7){ }u12(16){ }u13(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(note 14 13 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 14 25 3 (set (reg:SI 42 [ D.6416 ])
        (const_int 244 [0xf4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2374 44 {movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 4, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(1){ }u15(7){ }u16(16){ }u17(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42
(code_label 25 5 24 4 405 "" [1 uses])
(note 24 25 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 24 15 4 (set (reg:SI 42 [ D.6416 ])
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2374 44 {movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u18(1){ }u19(7){ }u20(16){ }u21(17){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  use 	 1 [sp] 7 [a7] 16 [fp] 17 [argp] 42
;; lr  def 	 48 49
(code_label 15 6 16 5 404 "" [0 uses])
(note 16 15 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 5 (set (reg/f:SI 48)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC280") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2374 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 18 17 19 5 (set:SI (reg/f:SI 49)
        (plus:SI (reg/f:SI 48)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2374 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 48)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 19 18 0 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 49)
                (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8])
        (subreg/s/v:QI (reg:SI 42 [ D.6416 ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2374 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 49)
        (expr_list:REG_DEAD (reg:SI 42 [ D.6416 ])
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]


;; Function LMIC_setClockError (LMIC_setClockError, funcdef_no=115, decl_uid=3372, cgraph_uid=115, symbol_order=123)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


LMIC_setClockError

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,1u} r43={1d,1u} r44={1d,1u} 
;;    total ref usage 24{13d,11u,0e} in 4{4 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(17){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  in  	
;; live  gen 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;; live  kill	
;; lr  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 43 44
;; live  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; live  gen 	 42 43 44
;; live  kill	
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;; live  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(1){ }u9(7){ }u10(16){ }}
;; lr  in  	 1 [sp] 7 [a7] 16 [fp]
;; lr  use 	 1 [sp] 7 [a7] 16 [fp]
;; lr  def 	
;; live  in  	 1 [sp] 7 [a7] 16 [fp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns


LMIC_setClockError

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp] 16 [fp] 17 [argp]
;;  regular block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  eh block artificial uses 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 16 [fp] 17 [argp]
;;  exit block uses 	 1 [sp] 7 [a7] 16 [fp]
;;  regs ever live 	 2[a2]
;;  ref usage 	r0={1d} r1={1d,2u} r2={1d,1u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d,2u} r16={1d,2u} r17={1d,1u} r42={1d,1u} r43={1d,1u} r44={1d,1u} 
;;    total ref usage 24{13d,11u,0e} in 4{4 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(1){ }u1(7){ }u2(16){ }u3(17){ }}
;; lr  in  	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 16 [fp] 17 [argp]
;; lr  def 	 42 43 44
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg:SI 43 [ error ])
        (reg:SI 2 a2 [ error ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2380 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ error ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 42 [ error ])
        (zero_extend:SI (subreg:HI (reg:SI 43 [ error ]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2380 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg:SI 43 [ error ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/f:SI 44)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC281") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2381 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 8 7 0 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 44)
                (const_int 186 [0xba])) [0 LMIC.clockError+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 42 [ error ]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2381 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 44)
        (expr_list:REG_DEAD (reg/v:SI 42 [ error ])
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 7 [a7] 16 [fp] 17 [argp]

