0.7
2020.2
Oct 19 2021
02:56:52
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.sim/sim_1/impl/timing/xsim/testbench_time_impl.v,1651147048,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sim_1/new/testbench.v,,ALU;Adder;Adder_0;CPU;Data_Memory;EX_MEM;ID_EX;IF_ID;Inst_Memory;MEM_WB;PDU;Predict;RAM128X1D_HD472;RAM128X1D_HD473;RAM128X1D_HD474;RAM128X1D_HD475;RAM128X1D_HD476;RAM128X1D_HD477;RAM128X1D_HD478;RAM128X1D_HD479;RAM128X1D_HD480;RAM128X1D_HD481;RAM128X1D_HD482;RAM128X1D_HD483;RAM128X1D_HD484;RAM128X1D_HD485;RAM128X1D_HD486;RAM128X1D_HD487;RAM128X1D_HD488;RAM128X1D_HD489;RAM128X1D_HD490;RAM128X1D_HD491;RAM128X1D_HD492;RAM128X1D_HD493;RAM128X1D_HD494;RAM128X1D_HD495;RAM128X1D_HD496;RAM128X1D_HD497;RAM128X1D_HD498;RAM128X1D_HD499;RAM128X1D_HD500;RAM128X1D_HD501;RAM128X1D_HD502;RAM128X1D_HD503;RAM128X1D_HD504;RAM128X1D_HD505;RAM128X1D_HD506;RAM128X1D_HD507;RAM128X1D_HD508;RAM128X1D_HD509;RAM128X1D_HD510;RAM128X1D_HD511;RAM128X1D_HD512;RAM128X1D_HD513;RAM128X1D_HD514;RAM128X1D_HD515;RAM128X1D_HD516;RAM128X1D_HD517;RAM128X1D_HD518;RAM128X1D_HD519;RAM128X1D_HD520;RAM128X1D_HD521;RAM128X1D_HD522;RAM128X1D_HD523;RAM128X1D_HD524;RAM128X1D_HD525;RAM128X1D_HD526;RAM128X1D_HD527;RAM128X1D_HD528;RAM128X1D_HD529;RAM128X1D_HD530;RAM128X1D_HD531;RAM128X1D_HD532;RAM128X1D_HD533;RAM128X1D_HD534;RAM128X1D_UNIQ_BASE_;RAM256X1S_HD535;RAM256X1S_HD536;RAM256X1S_HD537;RAM256X1S_HD538;RAM256X1S_HD539;RAM256X1S_HD540;RAM256X1S_HD541;RAM256X1S_HD542;RAM256X1S_HD543;RAM256X1S_HD544;RAM256X1S_HD545;RAM256X1S_HD546;RAM256X1S_HD547;RAM256X1S_HD548;RAM256X1S_HD549;RAM256X1S_HD550;RAM256X1S_HD551;RAM256X1S_HD552;RAM256X1S_HD553;RAM256X1S_HD554;RAM256X1S_HD555;RAM256X1S_HD556;RAM256X1S_HD557;RAM256X1S_HD558;RAM256X1S_HD559;RAM256X1S_HD560;RAM256X1S_HD561;RAM256X1S_HD562;RAM256X1S_HD563;RAM256X1S_HD564;RAM256X1S_HD565;RAM256X1S_UNIQ_BASE_;Registers;Top;dist_mem_data;dist_mem_data_dist_mem_gen_v8_0_13;dist_mem_data_dist_mem_gen_v8_0_13_synth;dist_mem_data_dpram;dist_mem_inst;dist_mem_inst_dist_mem_gen_v8_0_13;dist_mem_inst_dist_mem_gen_v8_0_13_synth;dist_mem_inst_spram;glbl,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sim_1/new/testbench.v,1650951422,verilog,,,,testbench,,,,,,,,
