
KE1_I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004628  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  080047b8  080047b8  000147b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048bc  080048bc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080048bc  080048bc  000148bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080048c4  080048c4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048c4  080048c4  000148c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080048c8  080048c8  000148c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080048cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  20000070  0800493c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000017c  0800493c  0002017c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000103fd  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002406  00000000  00000000  0003049d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c90  00000000  00000000  000328a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b98  00000000  00000000  00033538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000233d4  00000000  00000000  000340d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ece2  00000000  00000000  000574a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cebc2  00000000  00000000  00066186  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00134d48  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a50  00000000  00000000  00134d9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080047a0 	.word	0x080047a0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080047a0 	.word	0x080047a0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000568:	b480      	push	{r7}
 800056a:	b085      	sub	sp, #20
 800056c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800056e:	4b15      	ldr	r3, [pc, #84]	; (80005c4 <MX_GPIO_Init+0x5c>)
 8000570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000572:	4a14      	ldr	r2, [pc, #80]	; (80005c4 <MX_GPIO_Init+0x5c>)
 8000574:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000578:	64d3      	str	r3, [r2, #76]	; 0x4c
 800057a:	4b12      	ldr	r3, [pc, #72]	; (80005c4 <MX_GPIO_Init+0x5c>)
 800057c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800057e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000582:	60fb      	str	r3, [r7, #12]
 8000584:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000586:	4b0f      	ldr	r3, [pc, #60]	; (80005c4 <MX_GPIO_Init+0x5c>)
 8000588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800058a:	4a0e      	ldr	r2, [pc, #56]	; (80005c4 <MX_GPIO_Init+0x5c>)
 800058c:	f043 0302 	orr.w	r3, r3, #2
 8000590:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000592:	4b0c      	ldr	r3, [pc, #48]	; (80005c4 <MX_GPIO_Init+0x5c>)
 8000594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000596:	f003 0302 	and.w	r3, r3, #2
 800059a:	60bb      	str	r3, [r7, #8]
 800059c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800059e:	4b09      	ldr	r3, [pc, #36]	; (80005c4 <MX_GPIO_Init+0x5c>)
 80005a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005a2:	4a08      	ldr	r2, [pc, #32]	; (80005c4 <MX_GPIO_Init+0x5c>)
 80005a4:	f043 0301 	orr.w	r3, r3, #1
 80005a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005aa:	4b06      	ldr	r3, [pc, #24]	; (80005c4 <MX_GPIO_Init+0x5c>)
 80005ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ae:	f003 0301 	and.w	r3, r3, #1
 80005b2:	607b      	str	r3, [r7, #4]
 80005b4:	687b      	ldr	r3, [r7, #4]

}
 80005b6:	bf00      	nop
 80005b8:	3714      	adds	r7, #20
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	40021000 	.word	0x40021000

080005c8 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80005cc:	4b1b      	ldr	r3, [pc, #108]	; (800063c <MX_I2C2_Init+0x74>)
 80005ce:	4a1c      	ldr	r2, [pc, #112]	; (8000640 <MX_I2C2_Init+0x78>)
 80005d0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00707CBB;
 80005d2:	4b1a      	ldr	r3, [pc, #104]	; (800063c <MX_I2C2_Init+0x74>)
 80005d4:	4a1b      	ldr	r2, [pc, #108]	; (8000644 <MX_I2C2_Init+0x7c>)
 80005d6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80005d8:	4b18      	ldr	r3, [pc, #96]	; (800063c <MX_I2C2_Init+0x74>)
 80005da:	2200      	movs	r2, #0
 80005dc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005de:	4b17      	ldr	r3, [pc, #92]	; (800063c <MX_I2C2_Init+0x74>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005e4:	4b15      	ldr	r3, [pc, #84]	; (800063c <MX_I2C2_Init+0x74>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80005ea:	4b14      	ldr	r3, [pc, #80]	; (800063c <MX_I2C2_Init+0x74>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80005f0:	4b12      	ldr	r3, [pc, #72]	; (800063c <MX_I2C2_Init+0x74>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005f6:	4b11      	ldr	r3, [pc, #68]	; (800063c <MX_I2C2_Init+0x74>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005fc:	4b0f      	ldr	r3, [pc, #60]	; (800063c <MX_I2C2_Init+0x74>)
 80005fe:	2200      	movs	r2, #0
 8000600:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000602:	480e      	ldr	r0, [pc, #56]	; (800063c <MX_I2C2_Init+0x74>)
 8000604:	f000 fe12 	bl	800122c <HAL_I2C_Init>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d001      	beq.n	8000612 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800060e:	f000 f93c 	bl	800088a <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000612:	2100      	movs	r1, #0
 8000614:	4809      	ldr	r0, [pc, #36]	; (800063c <MX_I2C2_Init+0x74>)
 8000616:	f001 fa63 	bl	8001ae0 <HAL_I2CEx_ConfigAnalogFilter>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d001      	beq.n	8000624 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000620:	f000 f933 	bl	800088a <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000624:	2100      	movs	r1, #0
 8000626:	4805      	ldr	r0, [pc, #20]	; (800063c <MX_I2C2_Init+0x74>)
 8000628:	f001 faa5 	bl	8001b76 <HAL_I2CEx_ConfigDigitalFilter>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d001      	beq.n	8000636 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000632:	f000 f92a 	bl	800088a <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000636:	bf00      	nop
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	20000098 	.word	0x20000098
 8000640:	40005800 	.word	0x40005800
 8000644:	00707cbb 	.word	0x00707cbb

08000648 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b08a      	sub	sp, #40	; 0x28
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000650:	f107 0314 	add.w	r3, r7, #20
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	605a      	str	r2, [r3, #4]
 800065a:	609a      	str	r2, [r3, #8]
 800065c:	60da      	str	r2, [r3, #12]
 800065e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a17      	ldr	r2, [pc, #92]	; (80006c4 <HAL_I2C_MspInit+0x7c>)
 8000666:	4293      	cmp	r3, r2
 8000668:	d128      	bne.n	80006bc <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800066a:	4b17      	ldr	r3, [pc, #92]	; (80006c8 <HAL_I2C_MspInit+0x80>)
 800066c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800066e:	4a16      	ldr	r2, [pc, #88]	; (80006c8 <HAL_I2C_MspInit+0x80>)
 8000670:	f043 0302 	orr.w	r3, r3, #2
 8000674:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000676:	4b14      	ldr	r3, [pc, #80]	; (80006c8 <HAL_I2C_MspInit+0x80>)
 8000678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800067a:	f003 0302 	and.w	r3, r3, #2
 800067e:	613b      	str	r3, [r7, #16]
 8000680:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8000682:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000686:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000688:	2312      	movs	r3, #18
 800068a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800068c:	2301      	movs	r3, #1
 800068e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000690:	2303      	movs	r3, #3
 8000692:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000694:	2304      	movs	r3, #4
 8000696:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000698:	f107 0314 	add.w	r3, r7, #20
 800069c:	4619      	mov	r1, r3
 800069e:	480b      	ldr	r0, [pc, #44]	; (80006cc <HAL_I2C_MspInit+0x84>)
 80006a0:	f000 fc4a 	bl	8000f38 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80006a4:	4b08      	ldr	r3, [pc, #32]	; (80006c8 <HAL_I2C_MspInit+0x80>)
 80006a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80006a8:	4a07      	ldr	r2, [pc, #28]	; (80006c8 <HAL_I2C_MspInit+0x80>)
 80006aa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80006ae:	6593      	str	r3, [r2, #88]	; 0x58
 80006b0:	4b05      	ldr	r3, [pc, #20]	; (80006c8 <HAL_I2C_MspInit+0x80>)
 80006b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80006b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80006b8:	60fb      	str	r3, [r7, #12]
 80006ba:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80006bc:	bf00      	nop
 80006be:	3728      	adds	r7, #40	; 0x28
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	40005800 	.word	0x40005800
 80006c8:	40021000 	.word	0x40021000
 80006cc:	48000400 	.word	0x48000400

080006d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006d0:	b5b0      	push	{r4, r5, r7, lr}
 80006d2:	b088      	sub	sp, #32
 80006d4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006d6:	f000 fab0 	bl	8000c3a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006da:	f000 f869 	bl	80007b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006de:	f7ff ff43 	bl	8000568 <MX_GPIO_Init>
  MX_I2C2_Init();
 80006e2:	f7ff ff71 	bl	80005c8 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 80006e6:	f000 f9f9 	bl	8000adc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t cmd_buff[2] = {0}, read_buff[6] = {0};
 80006ea:	2300      	movs	r3, #0
 80006ec:	81bb      	strh	r3, [r7, #12]
 80006ee:	2300      	movs	r3, #0
 80006f0:	607b      	str	r3, [r7, #4]
 80006f2:	2300      	movs	r3, #0
 80006f4:	813b      	strh	r3, [r7, #8]

  // 发送命令初始化传感器
  //0x30A2
  cmd_buff[0] = 0x30;
 80006f6:	2330      	movs	r3, #48	; 0x30
 80006f8:	733b      	strb	r3, [r7, #12]
  cmd_buff[1] = 0xA2;
 80006fa:	23a2      	movs	r3, #162	; 0xa2
 80006fc:	737b      	strb	r3, [r7, #13]
  HAL_I2C_Master_Transmit(&hi2c2, 0x88,cmd_buff,2,0xffff);
 80006fe:	f107 020c 	add.w	r2, r7, #12
 8000702:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000706:	9300      	str	r3, [sp, #0]
 8000708:	2302      	movs	r3, #2
 800070a:	2188      	movs	r1, #136	; 0x88
 800070c:	4826      	ldr	r0, [pc, #152]	; (80007a8 <main+0xd8>)
 800070e:	f000 fe1d 	bl	800134c <HAL_I2C_Master_Transmit>
  HAL_Delay(25);
 8000712:	2019      	movs	r0, #25
 8000714:	f000 fb06 	bl	8000d24 <HAL_Delay>
  //0x2220
  cmd_buff[0] = 0x22;
 8000718:	2322      	movs	r3, #34	; 0x22
 800071a:	733b      	strb	r3, [r7, #12]
  cmd_buff[1] = 0x20;
 800071c:	2320      	movs	r3, #32
 800071e:	737b      	strb	r3, [r7, #13]
  HAL_I2C_Master_Transmit(&hi2c2, 0x88,cmd_buff,2,0xffff);
 8000720:	f107 020c 	add.w	r2, r7, #12
 8000724:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000728:	9300      	str	r3, [sp, #0]
 800072a:	2302      	movs	r3, #2
 800072c:	2188      	movs	r1, #136	; 0x88
 800072e:	481e      	ldr	r0, [pc, #120]	; (80007a8 <main+0xd8>)
 8000730:	f000 fe0c 	bl	800134c <HAL_I2C_Master_Transmit>
  HAL_Delay(25);
 8000734:	2019      	movs	r0, #25
 8000736:	f000 faf5 	bl	8000d24 <HAL_Delay>

    /* USER CODE BEGIN 3 */

	  // 读取传感器数据
	  //0xE000
	  cmd_buff[0] = 0xE0;
 800073a:	23e0      	movs	r3, #224	; 0xe0
 800073c:	733b      	strb	r3, [r7, #12]
	  cmd_buff[1] = 0x00;
 800073e:	2300      	movs	r3, #0
 8000740:	737b      	strb	r3, [r7, #13]
	  HAL_I2C_Master_Transmit(&hi2c2, 0x88,cmd_buff,2,0xffff);
 8000742:	f107 020c 	add.w	r2, r7, #12
 8000746:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800074a:	9300      	str	r3, [sp, #0]
 800074c:	2302      	movs	r3, #2
 800074e:	2188      	movs	r1, #136	; 0x88
 8000750:	4815      	ldr	r0, [pc, #84]	; (80007a8 <main+0xd8>)
 8000752:	f000 fdfb 	bl	800134c <HAL_I2C_Master_Transmit>

	  //read value
	  if(HAL_I2C_Master_Receive(&hi2c2, 0x89,read_buff,6,0xffff) != HAL_OK)
 8000756:	1d3a      	adds	r2, r7, #4
 8000758:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800075c:	9300      	str	r3, [sp, #0]
 800075e:	2306      	movs	r3, #6
 8000760:	2189      	movs	r1, #137	; 0x89
 8000762:	4811      	ldr	r0, [pc, #68]	; (80007a8 <main+0xd8>)
 8000764:	f000 fee6 	bl	8001534 <HAL_I2C_Master_Receive>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <main+0xa2>
	  {
	  	return HAL_ERROR;
 800076e:	2301      	movs	r3, #1
 8000770:	e016      	b.n	80007a0 <main+0xd0>
	  }
	  printf("I2C:%02X-%02X-%02X-%02X-%02X-%02X\r\n", read_buff[0], read_buff[1], read_buff[2], read_buff[3], read_buff[4], read_buff[5]);
 8000772:	793b      	ldrb	r3, [r7, #4]
 8000774:	4618      	mov	r0, r3
 8000776:	797b      	ldrb	r3, [r7, #5]
 8000778:	461c      	mov	r4, r3
 800077a:	79bb      	ldrb	r3, [r7, #6]
 800077c:	461d      	mov	r5, r3
 800077e:	79fb      	ldrb	r3, [r7, #7]
 8000780:	7a3a      	ldrb	r2, [r7, #8]
 8000782:	7a79      	ldrb	r1, [r7, #9]
 8000784:	9102      	str	r1, [sp, #8]
 8000786:	9201      	str	r2, [sp, #4]
 8000788:	9300      	str	r3, [sp, #0]
 800078a:	462b      	mov	r3, r5
 800078c:	4622      	mov	r2, r4
 800078e:	4601      	mov	r1, r0
 8000790:	4806      	ldr	r0, [pc, #24]	; (80007ac <main+0xdc>)
 8000792:	f003 f8af 	bl	80038f4 <iprintf>
	  HAL_Delay(1000);
 8000796:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800079a:	f000 fac3 	bl	8000d24 <HAL_Delay>
	  cmd_buff[0] = 0xE0;
 800079e:	e7cc      	b.n	800073a <main+0x6a>


  }
  /* USER CODE END 3 */
}
 80007a0:	4618      	mov	r0, r3
 80007a2:	3710      	adds	r7, #16
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bdb0      	pop	{r4, r5, r7, pc}
 80007a8:	20000098 	.word	0x20000098
 80007ac:	080047b8 	.word	0x080047b8

080007b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b0ae      	sub	sp, #184	; 0xb8
 80007b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007b6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80007ba:	2244      	movs	r2, #68	; 0x44
 80007bc:	2100      	movs	r1, #0
 80007be:	4618      	mov	r0, r3
 80007c0:	f003 f890 	bl	80038e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007c4:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80007c8:	2200      	movs	r2, #0
 80007ca:	601a      	str	r2, [r3, #0]
 80007cc:	605a      	str	r2, [r3, #4]
 80007ce:	609a      	str	r2, [r3, #8]
 80007d0:	60da      	str	r2, [r3, #12]
 80007d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007d4:	463b      	mov	r3, r7
 80007d6:	2260      	movs	r2, #96	; 0x60
 80007d8:	2100      	movs	r1, #0
 80007da:	4618      	mov	r0, r3
 80007dc:	f003 f882 	bl	80038e4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007e0:	2301      	movs	r3, #1
 80007e2:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007e8:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ea:	2302      	movs	r3, #2
 80007ec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007f0:	2303      	movs	r3, #3
 80007f2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007f6:	2301      	movs	r3, #1
 80007f8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLN = 8;
 80007fc:	2308      	movs	r3, #8
 80007fe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000802:	2307      	movs	r3, #7
 8000804:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000808:	2302      	movs	r3, #2
 800080a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800080e:	2302      	movs	r3, #2
 8000810:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000814:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000818:	4618      	mov	r0, r3
 800081a:	f001 fa5d 	bl	8001cd8 <HAL_RCC_OscConfig>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000824:	f000 f831 	bl	800088a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000828:	230f      	movs	r3, #15
 800082a:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800082c:	2303      	movs	r3, #3
 800082e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000830:	2300      	movs	r3, #0
 8000832:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000834:	2300      	movs	r3, #0
 8000836:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000838:	2300      	movs	r3, #0
 800083a:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800083c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000840:	2101      	movs	r1, #1
 8000842:	4618      	mov	r0, r3
 8000844:	f001 fe68 	bl	8002518 <HAL_RCC_ClockConfig>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800084e:	f000 f81c 	bl	800088a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C2;
 8000852:	2381      	movs	r3, #129	; 0x81
 8000854:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000856:	2300      	movs	r3, #0
 8000858:	623b      	str	r3, [r7, #32]
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800085a:	2300      	movs	r3, #0
 800085c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800085e:	463b      	mov	r3, r7
 8000860:	4618      	mov	r0, r3
 8000862:	f002 f85f 	bl	8002924 <HAL_RCCEx_PeriphCLKConfig>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d001      	beq.n	8000870 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800086c:	f000 f80d 	bl	800088a <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000870:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000874:	f001 f9da 	bl	8001c2c <HAL_PWREx_ControlVoltageScaling>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800087e:	f000 f804 	bl	800088a <Error_Handler>
  }
}
 8000882:	bf00      	nop
 8000884:	37b8      	adds	r7, #184	; 0xb8
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}

0800088a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800088a:	b480      	push	{r7}
 800088c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800088e:	b672      	cpsid	i
}
 8000890:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000892:	e7fe      	b.n	8000892 <Error_Handler+0x8>

08000894 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000894:	b480      	push	{r7}
 8000896:	b083      	sub	sp, #12
 8000898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800089a:	4b0f      	ldr	r3, [pc, #60]	; (80008d8 <HAL_MspInit+0x44>)
 800089c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800089e:	4a0e      	ldr	r2, [pc, #56]	; (80008d8 <HAL_MspInit+0x44>)
 80008a0:	f043 0301 	orr.w	r3, r3, #1
 80008a4:	6613      	str	r3, [r2, #96]	; 0x60
 80008a6:	4b0c      	ldr	r3, [pc, #48]	; (80008d8 <HAL_MspInit+0x44>)
 80008a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008aa:	f003 0301 	and.w	r3, r3, #1
 80008ae:	607b      	str	r3, [r7, #4]
 80008b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008b2:	4b09      	ldr	r3, [pc, #36]	; (80008d8 <HAL_MspInit+0x44>)
 80008b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008b6:	4a08      	ldr	r2, [pc, #32]	; (80008d8 <HAL_MspInit+0x44>)
 80008b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008bc:	6593      	str	r3, [r2, #88]	; 0x58
 80008be:	4b06      	ldr	r3, [pc, #24]	; (80008d8 <HAL_MspInit+0x44>)
 80008c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008c6:	603b      	str	r3, [r7, #0]
 80008c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ca:	bf00      	nop
 80008cc:	370c      	adds	r7, #12
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop
 80008d8:	40021000 	.word	0x40021000

080008dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008e0:	e7fe      	b.n	80008e0 <NMI_Handler+0x4>

080008e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008e2:	b480      	push	{r7}
 80008e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008e6:	e7fe      	b.n	80008e6 <HardFault_Handler+0x4>

080008e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008ec:	e7fe      	b.n	80008ec <MemManage_Handler+0x4>

080008ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008ee:	b480      	push	{r7}
 80008f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008f2:	e7fe      	b.n	80008f2 <BusFault_Handler+0x4>

080008f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008f8:	e7fe      	b.n	80008f8 <UsageFault_Handler+0x4>

080008fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008fa:	b480      	push	{r7}
 80008fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008fe:	bf00      	nop
 8000900:	46bd      	mov	sp, r7
 8000902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000906:	4770      	bx	lr

08000908 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800090c:	bf00      	nop
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr

08000916 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000916:	b480      	push	{r7}
 8000918:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800091a:	bf00      	nop
 800091c:	46bd      	mov	sp, r7
 800091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000922:	4770      	bx	lr

08000924 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000928:	f000 f9dc 	bl	8000ce4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800092c:	bf00      	nop
 800092e:	bd80      	pop	{r7, pc}

08000930 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b086      	sub	sp, #24
 8000934:	af00      	add	r7, sp, #0
 8000936:	60f8      	str	r0, [r7, #12]
 8000938:	60b9      	str	r1, [r7, #8]
 800093a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800093c:	2300      	movs	r3, #0
 800093e:	617b      	str	r3, [r7, #20]
 8000940:	e00a      	b.n	8000958 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000942:	f3af 8000 	nop.w
 8000946:	4601      	mov	r1, r0
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	1c5a      	adds	r2, r3, #1
 800094c:	60ba      	str	r2, [r7, #8]
 800094e:	b2ca      	uxtb	r2, r1
 8000950:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000952:	697b      	ldr	r3, [r7, #20]
 8000954:	3301      	adds	r3, #1
 8000956:	617b      	str	r3, [r7, #20]
 8000958:	697a      	ldr	r2, [r7, #20]
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	429a      	cmp	r2, r3
 800095e:	dbf0      	blt.n	8000942 <_read+0x12>
	}

return len;
 8000960:	687b      	ldr	r3, [r7, #4]
}
 8000962:	4618      	mov	r0, r3
 8000964:	3718      	adds	r7, #24
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}

0800096a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800096a:	b580      	push	{r7, lr}
 800096c:	b086      	sub	sp, #24
 800096e:	af00      	add	r7, sp, #0
 8000970:	60f8      	str	r0, [r7, #12]
 8000972:	60b9      	str	r1, [r7, #8]
 8000974:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000976:	2300      	movs	r3, #0
 8000978:	617b      	str	r3, [r7, #20]
 800097a:	e009      	b.n	8000990 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800097c:	68bb      	ldr	r3, [r7, #8]
 800097e:	1c5a      	adds	r2, r3, #1
 8000980:	60ba      	str	r2, [r7, #8]
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	4618      	mov	r0, r3
 8000986:	f000 f91d 	bl	8000bc4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	3301      	adds	r3, #1
 800098e:	617b      	str	r3, [r7, #20]
 8000990:	697a      	ldr	r2, [r7, #20]
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	429a      	cmp	r2, r3
 8000996:	dbf1      	blt.n	800097c <_write+0x12>
	}
	return len;
 8000998:	687b      	ldr	r3, [r7, #4]
}
 800099a:	4618      	mov	r0, r3
 800099c:	3718      	adds	r7, #24
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}

080009a2 <_close>:

int _close(int file)
{
 80009a2:	b480      	push	{r7}
 80009a4:	b083      	sub	sp, #12
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	6078      	str	r0, [r7, #4]
	return -1;
 80009aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	370c      	adds	r7, #12
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr

080009ba <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009ba:	b480      	push	{r7}
 80009bc:	b083      	sub	sp, #12
 80009be:	af00      	add	r7, sp, #0
 80009c0:	6078      	str	r0, [r7, #4]
 80009c2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80009ca:	605a      	str	r2, [r3, #4]
	return 0;
 80009cc:	2300      	movs	r3, #0
}
 80009ce:	4618      	mov	r0, r3
 80009d0:	370c      	adds	r7, #12
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr

080009da <_isatty>:

int _isatty(int file)
{
 80009da:	b480      	push	{r7}
 80009dc:	b083      	sub	sp, #12
 80009de:	af00      	add	r7, sp, #0
 80009e0:	6078      	str	r0, [r7, #4]
	return 1;
 80009e2:	2301      	movs	r3, #1
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	370c      	adds	r7, #12
 80009e8:	46bd      	mov	sp, r7
 80009ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ee:	4770      	bx	lr

080009f0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b085      	sub	sp, #20
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	60f8      	str	r0, [r7, #12]
 80009f8:	60b9      	str	r1, [r7, #8]
 80009fa:	607a      	str	r2, [r7, #4]
	return 0;
 80009fc:	2300      	movs	r3, #0
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	3714      	adds	r7, #20
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr
	...

08000a0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b086      	sub	sp, #24
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a14:	4a14      	ldr	r2, [pc, #80]	; (8000a68 <_sbrk+0x5c>)
 8000a16:	4b15      	ldr	r3, [pc, #84]	; (8000a6c <_sbrk+0x60>)
 8000a18:	1ad3      	subs	r3, r2, r3
 8000a1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a1c:	697b      	ldr	r3, [r7, #20]
 8000a1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a20:	4b13      	ldr	r3, [pc, #76]	; (8000a70 <_sbrk+0x64>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d102      	bne.n	8000a2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a28:	4b11      	ldr	r3, [pc, #68]	; (8000a70 <_sbrk+0x64>)
 8000a2a:	4a12      	ldr	r2, [pc, #72]	; (8000a74 <_sbrk+0x68>)
 8000a2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a2e:	4b10      	ldr	r3, [pc, #64]	; (8000a70 <_sbrk+0x64>)
 8000a30:	681a      	ldr	r2, [r3, #0]
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	4413      	add	r3, r2
 8000a36:	693a      	ldr	r2, [r7, #16]
 8000a38:	429a      	cmp	r2, r3
 8000a3a:	d207      	bcs.n	8000a4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a3c:	f002 ff28 	bl	8003890 <__errno>
 8000a40:	4603      	mov	r3, r0
 8000a42:	220c      	movs	r2, #12
 8000a44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a46:	f04f 33ff 	mov.w	r3, #4294967295
 8000a4a:	e009      	b.n	8000a60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a4c:	4b08      	ldr	r3, [pc, #32]	; (8000a70 <_sbrk+0x64>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a52:	4b07      	ldr	r3, [pc, #28]	; (8000a70 <_sbrk+0x64>)
 8000a54:	681a      	ldr	r2, [r3, #0]
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	4413      	add	r3, r2
 8000a5a:	4a05      	ldr	r2, [pc, #20]	; (8000a70 <_sbrk+0x64>)
 8000a5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a5e:	68fb      	ldr	r3, [r7, #12]
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	3718      	adds	r7, #24
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	20010000 	.word	0x20010000
 8000a6c:	00000400 	.word	0x00000400
 8000a70:	2000008c 	.word	0x2000008c
 8000a74:	20000180 	.word	0x20000180

08000a78 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000a7c:	4b15      	ldr	r3, [pc, #84]	; (8000ad4 <SystemInit+0x5c>)
 8000a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a82:	4a14      	ldr	r2, [pc, #80]	; (8000ad4 <SystemInit+0x5c>)
 8000a84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000a8c:	4b12      	ldr	r3, [pc, #72]	; (8000ad8 <SystemInit+0x60>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a11      	ldr	r2, [pc, #68]	; (8000ad8 <SystemInit+0x60>)
 8000a92:	f043 0301 	orr.w	r3, r3, #1
 8000a96:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000a98:	4b0f      	ldr	r3, [pc, #60]	; (8000ad8 <SystemInit+0x60>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000a9e:	4b0e      	ldr	r3, [pc, #56]	; (8000ad8 <SystemInit+0x60>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	4a0d      	ldr	r2, [pc, #52]	; (8000ad8 <SystemInit+0x60>)
 8000aa4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000aa8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000aac:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000aae:	4b0a      	ldr	r3, [pc, #40]	; (8000ad8 <SystemInit+0x60>)
 8000ab0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000ab4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000ab6:	4b08      	ldr	r3, [pc, #32]	; (8000ad8 <SystemInit+0x60>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	4a07      	ldr	r2, [pc, #28]	; (8000ad8 <SystemInit+0x60>)
 8000abc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ac0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000ac2:	4b05      	ldr	r3, [pc, #20]	; (8000ad8 <SystemInit+0x60>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	619a      	str	r2, [r3, #24]
}
 8000ac8:	bf00      	nop
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	e000ed00 	.word	0xe000ed00
 8000ad8:	40021000 	.word	0x40021000

08000adc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ae0:	4b14      	ldr	r3, [pc, #80]	; (8000b34 <MX_USART1_UART_Init+0x58>)
 8000ae2:	4a15      	ldr	r2, [pc, #84]	; (8000b38 <MX_USART1_UART_Init+0x5c>)
 8000ae4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ae6:	4b13      	ldr	r3, [pc, #76]	; (8000b34 <MX_USART1_UART_Init+0x58>)
 8000ae8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000aec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000aee:	4b11      	ldr	r3, [pc, #68]	; (8000b34 <MX_USART1_UART_Init+0x58>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000af4:	4b0f      	ldr	r3, [pc, #60]	; (8000b34 <MX_USART1_UART_Init+0x58>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000afa:	4b0e      	ldr	r3, [pc, #56]	; (8000b34 <MX_USART1_UART_Init+0x58>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b00:	4b0c      	ldr	r3, [pc, #48]	; (8000b34 <MX_USART1_UART_Init+0x58>)
 8000b02:	220c      	movs	r2, #12
 8000b04:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b06:	4b0b      	ldr	r3, [pc, #44]	; (8000b34 <MX_USART1_UART_Init+0x58>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b0c:	4b09      	ldr	r3, [pc, #36]	; (8000b34 <MX_USART1_UART_Init+0x58>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b12:	4b08      	ldr	r3, [pc, #32]	; (8000b34 <MX_USART1_UART_Init+0x58>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b18:	4b06      	ldr	r3, [pc, #24]	; (8000b34 <MX_USART1_UART_Init+0x58>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b1e:	4805      	ldr	r0, [pc, #20]	; (8000b34 <MX_USART1_UART_Init+0x58>)
 8000b20:	f002 fa38 	bl	8002f94 <HAL_UART_Init>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000b2a:	f7ff feae 	bl	800088a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b2e:	bf00      	nop
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	200000e4 	.word	0x200000e4
 8000b38:	40013800 	.word	0x40013800

08000b3c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b08a      	sub	sp, #40	; 0x28
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b44:	f107 0314 	add.w	r3, r7, #20
 8000b48:	2200      	movs	r2, #0
 8000b4a:	601a      	str	r2, [r3, #0]
 8000b4c:	605a      	str	r2, [r3, #4]
 8000b4e:	609a      	str	r2, [r3, #8]
 8000b50:	60da      	str	r2, [r3, #12]
 8000b52:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a18      	ldr	r2, [pc, #96]	; (8000bbc <HAL_UART_MspInit+0x80>)
 8000b5a:	4293      	cmp	r3, r2
 8000b5c:	d129      	bne.n	8000bb2 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b5e:	4b18      	ldr	r3, [pc, #96]	; (8000bc0 <HAL_UART_MspInit+0x84>)
 8000b60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b62:	4a17      	ldr	r2, [pc, #92]	; (8000bc0 <HAL_UART_MspInit+0x84>)
 8000b64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b68:	6613      	str	r3, [r2, #96]	; 0x60
 8000b6a:	4b15      	ldr	r3, [pc, #84]	; (8000bc0 <HAL_UART_MspInit+0x84>)
 8000b6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b72:	613b      	str	r3, [r7, #16]
 8000b74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b76:	4b12      	ldr	r3, [pc, #72]	; (8000bc0 <HAL_UART_MspInit+0x84>)
 8000b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b7a:	4a11      	ldr	r2, [pc, #68]	; (8000bc0 <HAL_UART_MspInit+0x84>)
 8000b7c:	f043 0301 	orr.w	r3, r3, #1
 8000b80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b82:	4b0f      	ldr	r3, [pc, #60]	; (8000bc0 <HAL_UART_MspInit+0x84>)
 8000b84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b86:	f003 0301 	and.w	r3, r3, #1
 8000b8a:	60fb      	str	r3, [r7, #12]
 8000b8c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000b8e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000b92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b94:	2302      	movs	r3, #2
 8000b96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b9c:	2303      	movs	r3, #3
 8000b9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ba0:	2307      	movs	r3, #7
 8000ba2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba4:	f107 0314 	add.w	r3, r7, #20
 8000ba8:	4619      	mov	r1, r3
 8000baa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bae:	f000 f9c3 	bl	8000f38 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000bb2:	bf00      	nop
 8000bb4:	3728      	adds	r7, #40	; 0x28
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	40013800 	.word	0x40013800
 8000bc0:	40021000 	.word	0x40021000

08000bc4 <__io_putchar>:

// 实现printf函数发送数据
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
PUTCHAR_PROTOTYPE
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000bcc:	1d39      	adds	r1, r7, #4
 8000bce:	f04f 33ff 	mov.w	r3, #4294967295
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	4803      	ldr	r0, [pc, #12]	; (8000be4 <__io_putchar+0x20>)
 8000bd6:	f002 fa2b 	bl	8003030 <HAL_UART_Transmit>
  return ch;
 8000bda:	687b      	ldr	r3, [r7, #4]
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3708      	adds	r7, #8
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	200000e4 	.word	0x200000e4

08000be8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000be8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c20 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bec:	f7ff ff44 	bl	8000a78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000bf0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000bf2:	e003      	b.n	8000bfc <LoopCopyDataInit>

08000bf4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000bf4:	4b0b      	ldr	r3, [pc, #44]	; (8000c24 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000bf6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000bf8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000bfa:	3104      	adds	r1, #4

08000bfc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000bfc:	480a      	ldr	r0, [pc, #40]	; (8000c28 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000bfe:	4b0b      	ldr	r3, [pc, #44]	; (8000c2c <LoopForever+0xe>)
	adds	r2, r0, r1
 8000c00:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000c02:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000c04:	d3f6      	bcc.n	8000bf4 <CopyDataInit>
	ldr	r2, =_sbss
 8000c06:	4a0a      	ldr	r2, [pc, #40]	; (8000c30 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000c08:	e002      	b.n	8000c10 <LoopFillZerobss>

08000c0a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000c0a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000c0c:	f842 3b04 	str.w	r3, [r2], #4

08000c10 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000c10:	4b08      	ldr	r3, [pc, #32]	; (8000c34 <LoopForever+0x16>)
	cmp	r2, r3
 8000c12:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000c14:	d3f9      	bcc.n	8000c0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c16:	f002 fe41 	bl	800389c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c1a:	f7ff fd59 	bl	80006d0 <main>

08000c1e <LoopForever>:

LoopForever:
    b LoopForever
 8000c1e:	e7fe      	b.n	8000c1e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c20:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8000c24:	080048cc 	.word	0x080048cc
	ldr	r0, =_sdata
 8000c28:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000c2c:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8000c30:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8000c34:	2000017c 	.word	0x2000017c

08000c38 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c38:	e7fe      	b.n	8000c38 <ADC1_IRQHandler>

08000c3a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	b082      	sub	sp, #8
 8000c3e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c40:	2300      	movs	r3, #0
 8000c42:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c44:	2003      	movs	r0, #3
 8000c46:	f000 f943 	bl	8000ed0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c4a:	2000      	movs	r0, #0
 8000c4c:	f000 f80e 	bl	8000c6c <HAL_InitTick>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d002      	beq.n	8000c5c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000c56:	2301      	movs	r3, #1
 8000c58:	71fb      	strb	r3, [r7, #7]
 8000c5a:	e001      	b.n	8000c60 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c5c:	f7ff fe1a 	bl	8000894 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c60:	79fb      	ldrb	r3, [r7, #7]
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
	...

08000c6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b084      	sub	sp, #16
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c74:	2300      	movs	r3, #0
 8000c76:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000c78:	4b17      	ldr	r3, [pc, #92]	; (8000cd8 <HAL_InitTick+0x6c>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d023      	beq.n	8000cc8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000c80:	4b16      	ldr	r3, [pc, #88]	; (8000cdc <HAL_InitTick+0x70>)
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	4b14      	ldr	r3, [pc, #80]	; (8000cd8 <HAL_InitTick+0x6c>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	4619      	mov	r1, r3
 8000c8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c96:	4618      	mov	r0, r3
 8000c98:	f000 f941 	bl	8000f1e <HAL_SYSTICK_Config>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d10f      	bne.n	8000cc2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	2b0f      	cmp	r3, #15
 8000ca6:	d809      	bhi.n	8000cbc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	6879      	ldr	r1, [r7, #4]
 8000cac:	f04f 30ff 	mov.w	r0, #4294967295
 8000cb0:	f000 f919 	bl	8000ee6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cb4:	4a0a      	ldr	r2, [pc, #40]	; (8000ce0 <HAL_InitTick+0x74>)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	6013      	str	r3, [r2, #0]
 8000cba:	e007      	b.n	8000ccc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	73fb      	strb	r3, [r7, #15]
 8000cc0:	e004      	b.n	8000ccc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	73fb      	strb	r3, [r7, #15]
 8000cc6:	e001      	b.n	8000ccc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3710      	adds	r7, #16
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	20000008 	.word	0x20000008
 8000cdc:	20000000 	.word	0x20000000
 8000ce0:	20000004 	.word	0x20000004

08000ce4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ce8:	4b06      	ldr	r3, [pc, #24]	; (8000d04 <HAL_IncTick+0x20>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	461a      	mov	r2, r3
 8000cee:	4b06      	ldr	r3, [pc, #24]	; (8000d08 <HAL_IncTick+0x24>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4413      	add	r3, r2
 8000cf4:	4a04      	ldr	r2, [pc, #16]	; (8000d08 <HAL_IncTick+0x24>)
 8000cf6:	6013      	str	r3, [r2, #0]
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	20000008 	.word	0x20000008
 8000d08:	20000168 	.word	0x20000168

08000d0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d10:	4b03      	ldr	r3, [pc, #12]	; (8000d20 <HAL_GetTick+0x14>)
 8000d12:	681b      	ldr	r3, [r3, #0]
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	20000168 	.word	0x20000168

08000d24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b084      	sub	sp, #16
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d2c:	f7ff ffee 	bl	8000d0c <HAL_GetTick>
 8000d30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d3c:	d005      	beq.n	8000d4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000d3e:	4b0a      	ldr	r3, [pc, #40]	; (8000d68 <HAL_Delay+0x44>)
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	461a      	mov	r2, r3
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	4413      	add	r3, r2
 8000d48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d4a:	bf00      	nop
 8000d4c:	f7ff ffde 	bl	8000d0c <HAL_GetTick>
 8000d50:	4602      	mov	r2, r0
 8000d52:	68bb      	ldr	r3, [r7, #8]
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	68fa      	ldr	r2, [r7, #12]
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	d8f7      	bhi.n	8000d4c <HAL_Delay+0x28>
  {
  }
}
 8000d5c:	bf00      	nop
 8000d5e:	bf00      	nop
 8000d60:	3710      	adds	r7, #16
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	20000008 	.word	0x20000008

08000d6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b085      	sub	sp, #20
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	f003 0307 	and.w	r3, r3, #7
 8000d7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d7c:	4b0c      	ldr	r3, [pc, #48]	; (8000db0 <__NVIC_SetPriorityGrouping+0x44>)
 8000d7e:	68db      	ldr	r3, [r3, #12]
 8000d80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d82:	68ba      	ldr	r2, [r7, #8]
 8000d84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d88:	4013      	ands	r3, r2
 8000d8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d90:	68bb      	ldr	r3, [r7, #8]
 8000d92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d9e:	4a04      	ldr	r2, [pc, #16]	; (8000db0 <__NVIC_SetPriorityGrouping+0x44>)
 8000da0:	68bb      	ldr	r3, [r7, #8]
 8000da2:	60d3      	str	r3, [r2, #12]
}
 8000da4:	bf00      	nop
 8000da6:	3714      	adds	r7, #20
 8000da8:	46bd      	mov	sp, r7
 8000daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dae:	4770      	bx	lr
 8000db0:	e000ed00 	.word	0xe000ed00

08000db4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000db8:	4b04      	ldr	r3, [pc, #16]	; (8000dcc <__NVIC_GetPriorityGrouping+0x18>)
 8000dba:	68db      	ldr	r3, [r3, #12]
 8000dbc:	0a1b      	lsrs	r3, r3, #8
 8000dbe:	f003 0307 	and.w	r3, r3, #7
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	6039      	str	r1, [r7, #0]
 8000dda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ddc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	db0a      	blt.n	8000dfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	b2da      	uxtb	r2, r3
 8000de8:	490c      	ldr	r1, [pc, #48]	; (8000e1c <__NVIC_SetPriority+0x4c>)
 8000dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dee:	0112      	lsls	r2, r2, #4
 8000df0:	b2d2      	uxtb	r2, r2
 8000df2:	440b      	add	r3, r1
 8000df4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000df8:	e00a      	b.n	8000e10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	b2da      	uxtb	r2, r3
 8000dfe:	4908      	ldr	r1, [pc, #32]	; (8000e20 <__NVIC_SetPriority+0x50>)
 8000e00:	79fb      	ldrb	r3, [r7, #7]
 8000e02:	f003 030f 	and.w	r3, r3, #15
 8000e06:	3b04      	subs	r3, #4
 8000e08:	0112      	lsls	r2, r2, #4
 8000e0a:	b2d2      	uxtb	r2, r2
 8000e0c:	440b      	add	r3, r1
 8000e0e:	761a      	strb	r2, [r3, #24]
}
 8000e10:	bf00      	nop
 8000e12:	370c      	adds	r7, #12
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr
 8000e1c:	e000e100 	.word	0xe000e100
 8000e20:	e000ed00 	.word	0xe000ed00

08000e24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b089      	sub	sp, #36	; 0x24
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	60f8      	str	r0, [r7, #12]
 8000e2c:	60b9      	str	r1, [r7, #8]
 8000e2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	f003 0307 	and.w	r3, r3, #7
 8000e36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e38:	69fb      	ldr	r3, [r7, #28]
 8000e3a:	f1c3 0307 	rsb	r3, r3, #7
 8000e3e:	2b04      	cmp	r3, #4
 8000e40:	bf28      	it	cs
 8000e42:	2304      	movcs	r3, #4
 8000e44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	3304      	adds	r3, #4
 8000e4a:	2b06      	cmp	r3, #6
 8000e4c:	d902      	bls.n	8000e54 <NVIC_EncodePriority+0x30>
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	3b03      	subs	r3, #3
 8000e52:	e000      	b.n	8000e56 <NVIC_EncodePriority+0x32>
 8000e54:	2300      	movs	r3, #0
 8000e56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e58:	f04f 32ff 	mov.w	r2, #4294967295
 8000e5c:	69bb      	ldr	r3, [r7, #24]
 8000e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e62:	43da      	mvns	r2, r3
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	401a      	ands	r2, r3
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	fa01 f303 	lsl.w	r3, r1, r3
 8000e76:	43d9      	mvns	r1, r3
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e7c:	4313      	orrs	r3, r2
         );
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	3724      	adds	r7, #36	; 0x24
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr
	...

08000e8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	3b01      	subs	r3, #1
 8000e98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e9c:	d301      	bcc.n	8000ea2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	e00f      	b.n	8000ec2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ea2:	4a0a      	ldr	r2, [pc, #40]	; (8000ecc <SysTick_Config+0x40>)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	3b01      	subs	r3, #1
 8000ea8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eaa:	210f      	movs	r1, #15
 8000eac:	f04f 30ff 	mov.w	r0, #4294967295
 8000eb0:	f7ff ff8e 	bl	8000dd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000eb4:	4b05      	ldr	r3, [pc, #20]	; (8000ecc <SysTick_Config+0x40>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eba:	4b04      	ldr	r3, [pc, #16]	; (8000ecc <SysTick_Config+0x40>)
 8000ebc:	2207      	movs	r2, #7
 8000ebe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ec0:	2300      	movs	r3, #0
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	e000e010 	.word	0xe000e010

08000ed0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ed8:	6878      	ldr	r0, [r7, #4]
 8000eda:	f7ff ff47 	bl	8000d6c <__NVIC_SetPriorityGrouping>
}
 8000ede:	bf00      	nop
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}

08000ee6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	b086      	sub	sp, #24
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	4603      	mov	r3, r0
 8000eee:	60b9      	str	r1, [r7, #8]
 8000ef0:	607a      	str	r2, [r7, #4]
 8000ef2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ef8:	f7ff ff5c 	bl	8000db4 <__NVIC_GetPriorityGrouping>
 8000efc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000efe:	687a      	ldr	r2, [r7, #4]
 8000f00:	68b9      	ldr	r1, [r7, #8]
 8000f02:	6978      	ldr	r0, [r7, #20]
 8000f04:	f7ff ff8e 	bl	8000e24 <NVIC_EncodePriority>
 8000f08:	4602      	mov	r2, r0
 8000f0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f0e:	4611      	mov	r1, r2
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff ff5d 	bl	8000dd0 <__NVIC_SetPriority>
}
 8000f16:	bf00      	nop
 8000f18:	3718      	adds	r7, #24
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b082      	sub	sp, #8
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f26:	6878      	ldr	r0, [r7, #4]
 8000f28:	f7ff ffb0 	bl	8000e8c <SysTick_Config>
 8000f2c:	4603      	mov	r3, r0
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
	...

08000f38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b087      	sub	sp, #28
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f42:	2300      	movs	r3, #0
 8000f44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f46:	e154      	b.n	80011f2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	2101      	movs	r1, #1
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	fa01 f303 	lsl.w	r3, r1, r3
 8000f54:	4013      	ands	r3, r2
 8000f56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	f000 8146 	beq.w	80011ec <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	2b01      	cmp	r3, #1
 8000f66:	d00b      	beq.n	8000f80 <HAL_GPIO_Init+0x48>
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	2b02      	cmp	r3, #2
 8000f6e:	d007      	beq.n	8000f80 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f74:	2b11      	cmp	r3, #17
 8000f76:	d003      	beq.n	8000f80 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	2b12      	cmp	r3, #18
 8000f7e:	d130      	bne.n	8000fe2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	689b      	ldr	r3, [r3, #8]
 8000f84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	2203      	movs	r2, #3
 8000f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f90:	43db      	mvns	r3, r3
 8000f92:	693a      	ldr	r2, [r7, #16]
 8000f94:	4013      	ands	r3, r2
 8000f96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	68da      	ldr	r2, [r3, #12]
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa4:	693a      	ldr	r2, [r7, #16]
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	693a      	ldr	r2, [r7, #16]
 8000fae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbe:	43db      	mvns	r3, r3
 8000fc0:	693a      	ldr	r2, [r7, #16]
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	091b      	lsrs	r3, r3, #4
 8000fcc:	f003 0201 	and.w	r2, r3, #1
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd6:	693a      	ldr	r2, [r7, #16]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	68db      	ldr	r3, [r3, #12]
 8000fe6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	005b      	lsls	r3, r3, #1
 8000fec:	2203      	movs	r2, #3
 8000fee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff2:	43db      	mvns	r3, r3
 8000ff4:	693a      	ldr	r2, [r7, #16]
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	689a      	ldr	r2, [r3, #8]
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	fa02 f303 	lsl.w	r3, r2, r3
 8001006:	693a      	ldr	r2, [r7, #16]
 8001008:	4313      	orrs	r3, r2
 800100a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	693a      	ldr	r2, [r7, #16]
 8001010:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	2b02      	cmp	r3, #2
 8001018:	d003      	beq.n	8001022 <HAL_GPIO_Init+0xea>
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	2b12      	cmp	r3, #18
 8001020:	d123      	bne.n	800106a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	08da      	lsrs	r2, r3, #3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	3208      	adds	r2, #8
 800102a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800102e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	f003 0307 	and.w	r3, r3, #7
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	220f      	movs	r2, #15
 800103a:	fa02 f303 	lsl.w	r3, r2, r3
 800103e:	43db      	mvns	r3, r3
 8001040:	693a      	ldr	r2, [r7, #16]
 8001042:	4013      	ands	r3, r2
 8001044:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	691a      	ldr	r2, [r3, #16]
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	f003 0307 	and.w	r3, r3, #7
 8001050:	009b      	lsls	r3, r3, #2
 8001052:	fa02 f303 	lsl.w	r3, r2, r3
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	4313      	orrs	r3, r2
 800105a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	08da      	lsrs	r2, r3, #3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	3208      	adds	r2, #8
 8001064:	6939      	ldr	r1, [r7, #16]
 8001066:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	2203      	movs	r2, #3
 8001076:	fa02 f303 	lsl.w	r3, r2, r3
 800107a:	43db      	mvns	r3, r3
 800107c:	693a      	ldr	r2, [r7, #16]
 800107e:	4013      	ands	r3, r2
 8001080:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	f003 0203 	and.w	r2, r3, #3
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	fa02 f303 	lsl.w	r3, r2, r3
 8001092:	693a      	ldr	r2, [r7, #16]
 8001094:	4313      	orrs	r3, r2
 8001096:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	693a      	ldr	r2, [r7, #16]
 800109c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	f000 80a0 	beq.w	80011ec <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ac:	4b58      	ldr	r3, [pc, #352]	; (8001210 <HAL_GPIO_Init+0x2d8>)
 80010ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010b0:	4a57      	ldr	r2, [pc, #348]	; (8001210 <HAL_GPIO_Init+0x2d8>)
 80010b2:	f043 0301 	orr.w	r3, r3, #1
 80010b6:	6613      	str	r3, [r2, #96]	; 0x60
 80010b8:	4b55      	ldr	r3, [pc, #340]	; (8001210 <HAL_GPIO_Init+0x2d8>)
 80010ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010bc:	f003 0301 	and.w	r3, r3, #1
 80010c0:	60bb      	str	r3, [r7, #8]
 80010c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80010c4:	4a53      	ldr	r2, [pc, #332]	; (8001214 <HAL_GPIO_Init+0x2dc>)
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	089b      	lsrs	r3, r3, #2
 80010ca:	3302      	adds	r3, #2
 80010cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	f003 0303 	and.w	r3, r3, #3
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	220f      	movs	r2, #15
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	43db      	mvns	r3, r3
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	4013      	ands	r3, r2
 80010e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80010ee:	d019      	beq.n	8001124 <HAL_GPIO_Init+0x1ec>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	4a49      	ldr	r2, [pc, #292]	; (8001218 <HAL_GPIO_Init+0x2e0>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d013      	beq.n	8001120 <HAL_GPIO_Init+0x1e8>
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	4a48      	ldr	r2, [pc, #288]	; (800121c <HAL_GPIO_Init+0x2e4>)
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d00d      	beq.n	800111c <HAL_GPIO_Init+0x1e4>
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	4a47      	ldr	r2, [pc, #284]	; (8001220 <HAL_GPIO_Init+0x2e8>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d007      	beq.n	8001118 <HAL_GPIO_Init+0x1e0>
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	4a46      	ldr	r2, [pc, #280]	; (8001224 <HAL_GPIO_Init+0x2ec>)
 800110c:	4293      	cmp	r3, r2
 800110e:	d101      	bne.n	8001114 <HAL_GPIO_Init+0x1dc>
 8001110:	2304      	movs	r3, #4
 8001112:	e008      	b.n	8001126 <HAL_GPIO_Init+0x1ee>
 8001114:	2307      	movs	r3, #7
 8001116:	e006      	b.n	8001126 <HAL_GPIO_Init+0x1ee>
 8001118:	2303      	movs	r3, #3
 800111a:	e004      	b.n	8001126 <HAL_GPIO_Init+0x1ee>
 800111c:	2302      	movs	r3, #2
 800111e:	e002      	b.n	8001126 <HAL_GPIO_Init+0x1ee>
 8001120:	2301      	movs	r3, #1
 8001122:	e000      	b.n	8001126 <HAL_GPIO_Init+0x1ee>
 8001124:	2300      	movs	r3, #0
 8001126:	697a      	ldr	r2, [r7, #20]
 8001128:	f002 0203 	and.w	r2, r2, #3
 800112c:	0092      	lsls	r2, r2, #2
 800112e:	4093      	lsls	r3, r2
 8001130:	693a      	ldr	r2, [r7, #16]
 8001132:	4313      	orrs	r3, r2
 8001134:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001136:	4937      	ldr	r1, [pc, #220]	; (8001214 <HAL_GPIO_Init+0x2dc>)
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	089b      	lsrs	r3, r3, #2
 800113c:	3302      	adds	r3, #2
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001144:	4b38      	ldr	r3, [pc, #224]	; (8001228 <HAL_GPIO_Init+0x2f0>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	43db      	mvns	r3, r3
 800114e:	693a      	ldr	r2, [r7, #16]
 8001150:	4013      	ands	r3, r2
 8001152:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800115c:	2b00      	cmp	r3, #0
 800115e:	d003      	beq.n	8001168 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001160:	693a      	ldr	r2, [r7, #16]
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	4313      	orrs	r3, r2
 8001166:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001168:	4a2f      	ldr	r2, [pc, #188]	; (8001228 <HAL_GPIO_Init+0x2f0>)
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800116e:	4b2e      	ldr	r3, [pc, #184]	; (8001228 <HAL_GPIO_Init+0x2f0>)
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	43db      	mvns	r3, r3
 8001178:	693a      	ldr	r2, [r7, #16]
 800117a:	4013      	ands	r3, r2
 800117c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001186:	2b00      	cmp	r3, #0
 8001188:	d003      	beq.n	8001192 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800118a:	693a      	ldr	r2, [r7, #16]
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	4313      	orrs	r3, r2
 8001190:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001192:	4a25      	ldr	r2, [pc, #148]	; (8001228 <HAL_GPIO_Init+0x2f0>)
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001198:	4b23      	ldr	r3, [pc, #140]	; (8001228 <HAL_GPIO_Init+0x2f0>)
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	43db      	mvns	r3, r3
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	4013      	ands	r3, r2
 80011a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d003      	beq.n	80011bc <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80011b4:	693a      	ldr	r2, [r7, #16]
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	4313      	orrs	r3, r2
 80011ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80011bc:	4a1a      	ldr	r2, [pc, #104]	; (8001228 <HAL_GPIO_Init+0x2f0>)
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80011c2:	4b19      	ldr	r3, [pc, #100]	; (8001228 <HAL_GPIO_Init+0x2f0>)
 80011c4:	68db      	ldr	r3, [r3, #12]
 80011c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	43db      	mvns	r3, r3
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	4013      	ands	r3, r2
 80011d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d003      	beq.n	80011e6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	4313      	orrs	r3, r2
 80011e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80011e6:	4a10      	ldr	r2, [pc, #64]	; (8001228 <HAL_GPIO_Init+0x2f0>)
 80011e8:	693b      	ldr	r3, [r7, #16]
 80011ea:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	3301      	adds	r3, #1
 80011f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	fa22 f303 	lsr.w	r3, r2, r3
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	f47f aea3 	bne.w	8000f48 <HAL_GPIO_Init+0x10>
  }
}
 8001202:	bf00      	nop
 8001204:	bf00      	nop
 8001206:	371c      	adds	r7, #28
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr
 8001210:	40021000 	.word	0x40021000
 8001214:	40010000 	.word	0x40010000
 8001218:	48000400 	.word	0x48000400
 800121c:	48000800 	.word	0x48000800
 8001220:	48000c00 	.word	0x48000c00
 8001224:	48001000 	.word	0x48001000
 8001228:	40010400 	.word	0x40010400

0800122c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d101      	bne.n	800123e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800123a:	2301      	movs	r3, #1
 800123c:	e081      	b.n	8001342 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001244:	b2db      	uxtb	r3, r3
 8001246:	2b00      	cmp	r3, #0
 8001248:	d106      	bne.n	8001258 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2200      	movs	r2, #0
 800124e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	f7ff f9f8 	bl	8000648 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2224      	movs	r2, #36	; 0x24
 800125c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f022 0201 	bic.w	r2, r2, #1
 800126e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	685a      	ldr	r2, [r3, #4]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800127c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	689a      	ldr	r2, [r3, #8]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800128c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	68db      	ldr	r3, [r3, #12]
 8001292:	2b01      	cmp	r3, #1
 8001294:	d107      	bne.n	80012a6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	689a      	ldr	r2, [r3, #8]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80012a2:	609a      	str	r2, [r3, #8]
 80012a4:	e006      	b.n	80012b4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	689a      	ldr	r2, [r3, #8]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80012b2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	68db      	ldr	r3, [r3, #12]
 80012b8:	2b02      	cmp	r3, #2
 80012ba:	d104      	bne.n	80012c6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80012c4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	687a      	ldr	r2, [r7, #4]
 80012ce:	6812      	ldr	r2, [r2, #0]
 80012d0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80012d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80012d8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	68da      	ldr	r2, [r3, #12]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80012e8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	691a      	ldr	r2, [r3, #16]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	695b      	ldr	r3, [r3, #20]
 80012f2:	ea42 0103 	orr.w	r1, r2, r3
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	699b      	ldr	r3, [r3, #24]
 80012fa:	021a      	lsls	r2, r3, #8
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	430a      	orrs	r2, r1
 8001302:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	69d9      	ldr	r1, [r3, #28]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6a1a      	ldr	r2, [r3, #32]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	430a      	orrs	r2, r1
 8001312:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f042 0201 	orr.w	r2, r2, #1
 8001322:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2200      	movs	r2, #0
 8001328:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2220      	movs	r2, #32
 800132e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	2200      	movs	r2, #0
 8001336:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2200      	movs	r2, #0
 800133c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001340:	2300      	movs	r3, #0
}
 8001342:	4618      	mov	r0, r3
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
	...

0800134c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b088      	sub	sp, #32
 8001350:	af02      	add	r7, sp, #8
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	607a      	str	r2, [r7, #4]
 8001356:	461a      	mov	r2, r3
 8001358:	460b      	mov	r3, r1
 800135a:	817b      	strh	r3, [r7, #10]
 800135c:	4613      	mov	r3, r2
 800135e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001366:	b2db      	uxtb	r3, r3
 8001368:	2b20      	cmp	r3, #32
 800136a:	f040 80da 	bne.w	8001522 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001374:	2b01      	cmp	r3, #1
 8001376:	d101      	bne.n	800137c <HAL_I2C_Master_Transmit+0x30>
 8001378:	2302      	movs	r3, #2
 800137a:	e0d3      	b.n	8001524 <HAL_I2C_Master_Transmit+0x1d8>
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	2201      	movs	r2, #1
 8001380:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001384:	f7ff fcc2 	bl	8000d0c <HAL_GetTick>
 8001388:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800138a:	697b      	ldr	r3, [r7, #20]
 800138c:	9300      	str	r3, [sp, #0]
 800138e:	2319      	movs	r3, #25
 8001390:	2201      	movs	r2, #1
 8001392:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001396:	68f8      	ldr	r0, [r7, #12]
 8001398:	f000 f9e6 	bl	8001768 <I2C_WaitOnFlagUntilTimeout>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e0be      	b.n	8001524 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	2221      	movs	r2, #33	; 0x21
 80013aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	2210      	movs	r2, #16
 80013b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	2200      	movs	r2, #0
 80013ba:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	893a      	ldrh	r2, [r7, #8]
 80013c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	2200      	movs	r2, #0
 80013cc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	2bff      	cmp	r3, #255	; 0xff
 80013d6:	d90e      	bls.n	80013f6 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	22ff      	movs	r2, #255	; 0xff
 80013dc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013e2:	b2da      	uxtb	r2, r3
 80013e4:	8979      	ldrh	r1, [r7, #10]
 80013e6:	4b51      	ldr	r3, [pc, #324]	; (800152c <HAL_I2C_Master_Transmit+0x1e0>)
 80013e8:	9300      	str	r3, [sp, #0]
 80013ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80013ee:	68f8      	ldr	r0, [r7, #12]
 80013f0:	f000 fb48 	bl	8001a84 <I2C_TransferConfig>
 80013f4:	e06c      	b.n	80014d0 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013fa:	b29a      	uxth	r2, r3
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001404:	b2da      	uxtb	r2, r3
 8001406:	8979      	ldrh	r1, [r7, #10]
 8001408:	4b48      	ldr	r3, [pc, #288]	; (800152c <HAL_I2C_Master_Transmit+0x1e0>)
 800140a:	9300      	str	r3, [sp, #0]
 800140c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001410:	68f8      	ldr	r0, [r7, #12]
 8001412:	f000 fb37 	bl	8001a84 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8001416:	e05b      	b.n	80014d0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001418:	697a      	ldr	r2, [r7, #20]
 800141a:	6a39      	ldr	r1, [r7, #32]
 800141c:	68f8      	ldr	r0, [r7, #12]
 800141e:	f000 f9e3 	bl	80017e8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8001428:	2301      	movs	r3, #1
 800142a:	e07b      	b.n	8001524 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001430:	781a      	ldrb	r2, [r3, #0]
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800143c:	1c5a      	adds	r2, r3, #1
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001446:	b29b      	uxth	r3, r3
 8001448:	3b01      	subs	r3, #1
 800144a:	b29a      	uxth	r2, r3
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001454:	3b01      	subs	r3, #1
 8001456:	b29a      	uxth	r2, r3
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001460:	b29b      	uxth	r3, r3
 8001462:	2b00      	cmp	r3, #0
 8001464:	d034      	beq.n	80014d0 <HAL_I2C_Master_Transmit+0x184>
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800146a:	2b00      	cmp	r3, #0
 800146c:	d130      	bne.n	80014d0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	9300      	str	r3, [sp, #0]
 8001472:	6a3b      	ldr	r3, [r7, #32]
 8001474:	2200      	movs	r2, #0
 8001476:	2180      	movs	r1, #128	; 0x80
 8001478:	68f8      	ldr	r0, [r7, #12]
 800147a:	f000 f975 	bl	8001768 <I2C_WaitOnFlagUntilTimeout>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8001484:	2301      	movs	r3, #1
 8001486:	e04d      	b.n	8001524 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800148c:	b29b      	uxth	r3, r3
 800148e:	2bff      	cmp	r3, #255	; 0xff
 8001490:	d90e      	bls.n	80014b0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	22ff      	movs	r2, #255	; 0xff
 8001496:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800149c:	b2da      	uxtb	r2, r3
 800149e:	8979      	ldrh	r1, [r7, #10]
 80014a0:	2300      	movs	r3, #0
 80014a2:	9300      	str	r3, [sp, #0]
 80014a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80014a8:	68f8      	ldr	r0, [r7, #12]
 80014aa:	f000 faeb 	bl	8001a84 <I2C_TransferConfig>
 80014ae:	e00f      	b.n	80014d0 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014b4:	b29a      	uxth	r2, r3
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014be:	b2da      	uxtb	r2, r3
 80014c0:	8979      	ldrh	r1, [r7, #10]
 80014c2:	2300      	movs	r3, #0
 80014c4:	9300      	str	r3, [sp, #0]
 80014c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80014ca:	68f8      	ldr	r0, [r7, #12]
 80014cc:	f000 fada 	bl	8001a84 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d19e      	bne.n	8001418 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014da:	697a      	ldr	r2, [r7, #20]
 80014dc:	6a39      	ldr	r1, [r7, #32]
 80014de:	68f8      	ldr	r0, [r7, #12]
 80014e0:	f000 f9c2 	bl	8001868 <I2C_WaitOnSTOPFlagUntilTimeout>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e01a      	b.n	8001524 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2220      	movs	r2, #32
 80014f4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	6859      	ldr	r1, [r3, #4]
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	4b0b      	ldr	r3, [pc, #44]	; (8001530 <HAL_I2C_Master_Transmit+0x1e4>)
 8001502:	400b      	ands	r3, r1
 8001504:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	2220      	movs	r2, #32
 800150a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	2200      	movs	r2, #0
 8001512:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	2200      	movs	r2, #0
 800151a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800151e:	2300      	movs	r3, #0
 8001520:	e000      	b.n	8001524 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8001522:	2302      	movs	r3, #2
  }
}
 8001524:	4618      	mov	r0, r3
 8001526:	3718      	adds	r7, #24
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	80002000 	.word	0x80002000
 8001530:	fe00e800 	.word	0xfe00e800

08001534 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b088      	sub	sp, #32
 8001538:	af02      	add	r7, sp, #8
 800153a:	60f8      	str	r0, [r7, #12]
 800153c:	607a      	str	r2, [r7, #4]
 800153e:	461a      	mov	r2, r3
 8001540:	460b      	mov	r3, r1
 8001542:	817b      	strh	r3, [r7, #10]
 8001544:	4613      	mov	r3, r2
 8001546:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800154e:	b2db      	uxtb	r3, r3
 8001550:	2b20      	cmp	r3, #32
 8001552:	f040 80db 	bne.w	800170c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800155c:	2b01      	cmp	r3, #1
 800155e:	d101      	bne.n	8001564 <HAL_I2C_Master_Receive+0x30>
 8001560:	2302      	movs	r3, #2
 8001562:	e0d4      	b.n	800170e <HAL_I2C_Master_Receive+0x1da>
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	2201      	movs	r2, #1
 8001568:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800156c:	f7ff fbce 	bl	8000d0c <HAL_GetTick>
 8001570:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	9300      	str	r3, [sp, #0]
 8001576:	2319      	movs	r3, #25
 8001578:	2201      	movs	r2, #1
 800157a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800157e:	68f8      	ldr	r0, [r7, #12]
 8001580:	f000 f8f2 	bl	8001768 <I2C_WaitOnFlagUntilTimeout>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e0bf      	b.n	800170e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	2222      	movs	r2, #34	; 0x22
 8001592:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	2210      	movs	r2, #16
 800159a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	2200      	movs	r2, #0
 80015a2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	687a      	ldr	r2, [r7, #4]
 80015a8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	893a      	ldrh	r2, [r7, #8]
 80015ae:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	2200      	movs	r2, #0
 80015b4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015ba:	b29b      	uxth	r3, r3
 80015bc:	2bff      	cmp	r3, #255	; 0xff
 80015be:	d90e      	bls.n	80015de <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	22ff      	movs	r2, #255	; 0xff
 80015c4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015ca:	b2da      	uxtb	r2, r3
 80015cc:	8979      	ldrh	r1, [r7, #10]
 80015ce:	4b52      	ldr	r3, [pc, #328]	; (8001718 <HAL_I2C_Master_Receive+0x1e4>)
 80015d0:	9300      	str	r3, [sp, #0]
 80015d2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80015d6:	68f8      	ldr	r0, [r7, #12]
 80015d8:	f000 fa54 	bl	8001a84 <I2C_TransferConfig>
 80015dc:	e06d      	b.n	80016ba <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015e2:	b29a      	uxth	r2, r3
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015ec:	b2da      	uxtb	r2, r3
 80015ee:	8979      	ldrh	r1, [r7, #10]
 80015f0:	4b49      	ldr	r3, [pc, #292]	; (8001718 <HAL_I2C_Master_Receive+0x1e4>)
 80015f2:	9300      	str	r3, [sp, #0]
 80015f4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80015f8:	68f8      	ldr	r0, [r7, #12]
 80015fa:	f000 fa43 	bl	8001a84 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80015fe:	e05c      	b.n	80016ba <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001600:	697a      	ldr	r2, [r7, #20]
 8001602:	6a39      	ldr	r1, [r7, #32]
 8001604:	68f8      	ldr	r0, [r7, #12]
 8001606:	f000 f96b 	bl	80018e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001610:	2301      	movs	r3, #1
 8001612:	e07c      	b.n	800170e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800161e:	b2d2      	uxtb	r2, r2
 8001620:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001626:	1c5a      	adds	r2, r3, #1
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001630:	3b01      	subs	r3, #1
 8001632:	b29a      	uxth	r2, r3
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800163c:	b29b      	uxth	r3, r3
 800163e:	3b01      	subs	r3, #1
 8001640:	b29a      	uxth	r2, r3
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800164a:	b29b      	uxth	r3, r3
 800164c:	2b00      	cmp	r3, #0
 800164e:	d034      	beq.n	80016ba <HAL_I2C_Master_Receive+0x186>
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001654:	2b00      	cmp	r3, #0
 8001656:	d130      	bne.n	80016ba <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	9300      	str	r3, [sp, #0]
 800165c:	6a3b      	ldr	r3, [r7, #32]
 800165e:	2200      	movs	r2, #0
 8001660:	2180      	movs	r1, #128	; 0x80
 8001662:	68f8      	ldr	r0, [r7, #12]
 8001664:	f000 f880 	bl	8001768 <I2C_WaitOnFlagUntilTimeout>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	e04d      	b.n	800170e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001676:	b29b      	uxth	r3, r3
 8001678:	2bff      	cmp	r3, #255	; 0xff
 800167a:	d90e      	bls.n	800169a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	22ff      	movs	r2, #255	; 0xff
 8001680:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001686:	b2da      	uxtb	r2, r3
 8001688:	8979      	ldrh	r1, [r7, #10]
 800168a:	2300      	movs	r3, #0
 800168c:	9300      	str	r3, [sp, #0]
 800168e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001692:	68f8      	ldr	r0, [r7, #12]
 8001694:	f000 f9f6 	bl	8001a84 <I2C_TransferConfig>
 8001698:	e00f      	b.n	80016ba <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800169e:	b29a      	uxth	r2, r3
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016a8:	b2da      	uxtb	r2, r3
 80016aa:	8979      	ldrh	r1, [r7, #10]
 80016ac:	2300      	movs	r3, #0
 80016ae:	9300      	str	r3, [sp, #0]
 80016b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016b4:	68f8      	ldr	r0, [r7, #12]
 80016b6:	f000 f9e5 	bl	8001a84 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016be:	b29b      	uxth	r3, r3
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d19d      	bne.n	8001600 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80016c4:	697a      	ldr	r2, [r7, #20]
 80016c6:	6a39      	ldr	r1, [r7, #32]
 80016c8:	68f8      	ldr	r0, [r7, #12]
 80016ca:	f000 f8cd 	bl	8001868 <I2C_WaitOnSTOPFlagUntilTimeout>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e01a      	b.n	800170e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	2220      	movs	r2, #32
 80016de:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	6859      	ldr	r1, [r3, #4]
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	4b0c      	ldr	r3, [pc, #48]	; (800171c <HAL_I2C_Master_Receive+0x1e8>)
 80016ec:	400b      	ands	r3, r1
 80016ee:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	2220      	movs	r2, #32
 80016f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	2200      	movs	r2, #0
 80016fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	2200      	movs	r2, #0
 8001704:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001708:	2300      	movs	r3, #0
 800170a:	e000      	b.n	800170e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800170c:	2302      	movs	r3, #2
  }
}
 800170e:	4618      	mov	r0, r3
 8001710:	3718      	adds	r7, #24
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	80002400 	.word	0x80002400
 800171c:	fe00e800 	.word	0xfe00e800

08001720 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	699b      	ldr	r3, [r3, #24]
 800172e:	f003 0302 	and.w	r3, r3, #2
 8001732:	2b02      	cmp	r3, #2
 8001734:	d103      	bne.n	800173e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	2200      	movs	r2, #0
 800173c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	699b      	ldr	r3, [r3, #24]
 8001744:	f003 0301 	and.w	r3, r3, #1
 8001748:	2b01      	cmp	r3, #1
 800174a:	d007      	beq.n	800175c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	699a      	ldr	r2, [r3, #24]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f042 0201 	orr.w	r2, r2, #1
 800175a:	619a      	str	r2, [r3, #24]
  }
}
 800175c:	bf00      	nop
 800175e:	370c      	adds	r7, #12
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr

08001768 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	603b      	str	r3, [r7, #0]
 8001774:	4613      	mov	r3, r2
 8001776:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001778:	e022      	b.n	80017c0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001780:	d01e      	beq.n	80017c0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001782:	f7ff fac3 	bl	8000d0c <HAL_GetTick>
 8001786:	4602      	mov	r2, r0
 8001788:	69bb      	ldr	r3, [r7, #24]
 800178a:	1ad3      	subs	r3, r2, r3
 800178c:	683a      	ldr	r2, [r7, #0]
 800178e:	429a      	cmp	r2, r3
 8001790:	d302      	bcc.n	8001798 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d113      	bne.n	80017c0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800179c:	f043 0220 	orr.w	r2, r3, #32
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2220      	movs	r2, #32
 80017a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	2200      	movs	r2, #0
 80017b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	2200      	movs	r2, #0
 80017b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e00f      	b.n	80017e0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	699a      	ldr	r2, [r3, #24]
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	4013      	ands	r3, r2
 80017ca:	68ba      	ldr	r2, [r7, #8]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	bf0c      	ite	eq
 80017d0:	2301      	moveq	r3, #1
 80017d2:	2300      	movne	r3, #0
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	461a      	mov	r2, r3
 80017d8:	79fb      	ldrb	r3, [r7, #7]
 80017da:	429a      	cmp	r2, r3
 80017dc:	d0cd      	beq.n	800177a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80017de:	2300      	movs	r3, #0
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3710      	adds	r7, #16
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	60f8      	str	r0, [r7, #12]
 80017f0:	60b9      	str	r1, [r7, #8]
 80017f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80017f4:	e02c      	b.n	8001850 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	68b9      	ldr	r1, [r7, #8]
 80017fa:	68f8      	ldr	r0, [r7, #12]
 80017fc:	f000 f8dc 	bl	80019b8 <I2C_IsAcknowledgeFailed>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e02a      	b.n	8001860 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001810:	d01e      	beq.n	8001850 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001812:	f7ff fa7b 	bl	8000d0c <HAL_GetTick>
 8001816:	4602      	mov	r2, r0
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	1ad3      	subs	r3, r2, r3
 800181c:	68ba      	ldr	r2, [r7, #8]
 800181e:	429a      	cmp	r2, r3
 8001820:	d302      	bcc.n	8001828 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d113      	bne.n	8001850 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800182c:	f043 0220 	orr.w	r2, r3, #32
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	2220      	movs	r2, #32
 8001838:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	2200      	movs	r2, #0
 8001840:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	2200      	movs	r2, #0
 8001848:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800184c:	2301      	movs	r3, #1
 800184e:	e007      	b.n	8001860 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	699b      	ldr	r3, [r3, #24]
 8001856:	f003 0302 	and.w	r3, r3, #2
 800185a:	2b02      	cmp	r3, #2
 800185c:	d1cb      	bne.n	80017f6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800185e:	2300      	movs	r3, #0
}
 8001860:	4618      	mov	r0, r3
 8001862:	3710      	adds	r7, #16
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}

08001868 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001874:	e028      	b.n	80018c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	68b9      	ldr	r1, [r7, #8]
 800187a:	68f8      	ldr	r0, [r7, #12]
 800187c:	f000 f89c 	bl	80019b8 <I2C_IsAcknowledgeFailed>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	e026      	b.n	80018d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800188a:	f7ff fa3f 	bl	8000d0c <HAL_GetTick>
 800188e:	4602      	mov	r2, r0
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	68ba      	ldr	r2, [r7, #8]
 8001896:	429a      	cmp	r2, r3
 8001898:	d302      	bcc.n	80018a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d113      	bne.n	80018c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018a4:	f043 0220 	orr.w	r2, r3, #32
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	2220      	movs	r2, #32
 80018b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	2200      	movs	r2, #0
 80018b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	2200      	movs	r2, #0
 80018c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	e007      	b.n	80018d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	699b      	ldr	r3, [r3, #24]
 80018ce:	f003 0320 	and.w	r3, r3, #32
 80018d2:	2b20      	cmp	r3, #32
 80018d4:	d1cf      	bne.n	8001876 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80018d6:	2300      	movs	r3, #0
}
 80018d8:	4618      	mov	r0, r3
 80018da:	3710      	adds	r7, #16
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}

080018e0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b084      	sub	sp, #16
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	60f8      	str	r0, [r7, #12]
 80018e8:	60b9      	str	r1, [r7, #8]
 80018ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80018ec:	e055      	b.n	800199a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80018ee:	687a      	ldr	r2, [r7, #4]
 80018f0:	68b9      	ldr	r1, [r7, #8]
 80018f2:	68f8      	ldr	r0, [r7, #12]
 80018f4:	f000 f860 	bl	80019b8 <I2C_IsAcknowledgeFailed>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
 8001900:	e053      	b.n	80019aa <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	f003 0320 	and.w	r3, r3, #32
 800190c:	2b20      	cmp	r3, #32
 800190e:	d129      	bne.n	8001964 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	699b      	ldr	r3, [r3, #24]
 8001916:	f003 0304 	and.w	r3, r3, #4
 800191a:	2b04      	cmp	r3, #4
 800191c:	d105      	bne.n	800192a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8001926:	2300      	movs	r3, #0
 8001928:	e03f      	b.n	80019aa <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2220      	movs	r2, #32
 8001930:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	6859      	ldr	r1, [r3, #4]
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	4b1d      	ldr	r3, [pc, #116]	; (80019b4 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800193e:	400b      	ands	r3, r1
 8001940:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	2200      	movs	r2, #0
 8001946:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	2220      	movs	r2, #32
 800194c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	2200      	movs	r2, #0
 8001954:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	2200      	movs	r2, #0
 800195c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e022      	b.n	80019aa <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001964:	f7ff f9d2 	bl	8000d0c <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	68ba      	ldr	r2, [r7, #8]
 8001970:	429a      	cmp	r2, r3
 8001972:	d302      	bcc.n	800197a <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d10f      	bne.n	800199a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800197e:	f043 0220 	orr.w	r2, r3, #32
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	2220      	movs	r2, #32
 800198a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	2200      	movs	r2, #0
 8001992:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e007      	b.n	80019aa <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	699b      	ldr	r3, [r3, #24]
 80019a0:	f003 0304 	and.w	r3, r3, #4
 80019a4:	2b04      	cmp	r3, #4
 80019a6:	d1a2      	bne.n	80018ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3710      	adds	r7, #16
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	fe00e800 	.word	0xfe00e800

080019b8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	60f8      	str	r0, [r7, #12]
 80019c0:	60b9      	str	r1, [r7, #8]
 80019c2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	699b      	ldr	r3, [r3, #24]
 80019ca:	f003 0310 	and.w	r3, r3, #16
 80019ce:	2b10      	cmp	r3, #16
 80019d0:	d151      	bne.n	8001a76 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80019d2:	e022      	b.n	8001a1a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019da:	d01e      	beq.n	8001a1a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019dc:	f7ff f996 	bl	8000d0c <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	68ba      	ldr	r2, [r7, #8]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d302      	bcc.n	80019f2 <I2C_IsAcknowledgeFailed+0x3a>
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d113      	bne.n	8001a1a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019f6:	f043 0220 	orr.w	r2, r3, #32
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	2220      	movs	r2, #32
 8001a02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	2200      	movs	r2, #0
 8001a0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	2200      	movs	r2, #0
 8001a12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e02e      	b.n	8001a78 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	699b      	ldr	r3, [r3, #24]
 8001a20:	f003 0320 	and.w	r3, r3, #32
 8001a24:	2b20      	cmp	r3, #32
 8001a26:	d1d5      	bne.n	80019d4 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2210      	movs	r2, #16
 8001a2e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	2220      	movs	r2, #32
 8001a36:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001a38:	68f8      	ldr	r0, [r7, #12]
 8001a3a:	f7ff fe71 	bl	8001720 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	6859      	ldr	r1, [r3, #4]
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	4b0d      	ldr	r3, [pc, #52]	; (8001a80 <I2C_IsAcknowledgeFailed+0xc8>)
 8001a4a:	400b      	ands	r3, r1
 8001a4c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a52:	f043 0204 	orr.w	r2, r3, #4
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	2220      	movs	r2, #32
 8001a5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	2200      	movs	r2, #0
 8001a66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e000      	b.n	8001a78 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8001a76:	2300      	movs	r3, #0
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3710      	adds	r7, #16
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	fe00e800 	.word	0xfe00e800

08001a84 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b085      	sub	sp, #20
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	60f8      	str	r0, [r7, #12]
 8001a8c:	607b      	str	r3, [r7, #4]
 8001a8e:	460b      	mov	r3, r1
 8001a90:	817b      	strh	r3, [r7, #10]
 8001a92:	4613      	mov	r3, r2
 8001a94:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	685a      	ldr	r2, [r3, #4]
 8001a9c:	69bb      	ldr	r3, [r7, #24]
 8001a9e:	0d5b      	lsrs	r3, r3, #21
 8001aa0:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001aa4:	4b0d      	ldr	r3, [pc, #52]	; (8001adc <I2C_TransferConfig+0x58>)
 8001aa6:	430b      	orrs	r3, r1
 8001aa8:	43db      	mvns	r3, r3
 8001aaa:	ea02 0103 	and.w	r1, r2, r3
 8001aae:	897b      	ldrh	r3, [r7, #10]
 8001ab0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001ab4:	7a7b      	ldrb	r3, [r7, #9]
 8001ab6:	041b      	lsls	r3, r3, #16
 8001ab8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8001abc:	431a      	orrs	r2, r3
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	431a      	orrs	r2, r3
 8001ac2:	69bb      	ldr	r3, [r7, #24]
 8001ac4:	431a      	orrs	r2, r3
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	430a      	orrs	r2, r1
 8001acc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8001ace:	bf00      	nop
 8001ad0:	3714      	adds	r7, #20
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr
 8001ada:	bf00      	nop
 8001adc:	03ff63ff 	.word	0x03ff63ff

08001ae0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001af0:	b2db      	uxtb	r3, r3
 8001af2:	2b20      	cmp	r3, #32
 8001af4:	d138      	bne.n	8001b68 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d101      	bne.n	8001b04 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001b00:	2302      	movs	r3, #2
 8001b02:	e032      	b.n	8001b6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2201      	movs	r2, #1
 8001b08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2224      	movs	r2, #36	; 0x24
 8001b10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f022 0201 	bic.w	r2, r2, #1
 8001b22:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001b32:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	6819      	ldr	r1, [r3, #0]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	683a      	ldr	r2, [r7, #0]
 8001b40:	430a      	orrs	r2, r1
 8001b42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f042 0201 	orr.w	r2, r2, #1
 8001b52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2220      	movs	r2, #32
 8001b58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2200      	movs	r2, #0
 8001b60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001b64:	2300      	movs	r3, #0
 8001b66:	e000      	b.n	8001b6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001b68:	2302      	movs	r3, #2
  }
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	370c      	adds	r7, #12
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr

08001b76 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001b76:	b480      	push	{r7}
 8001b78:	b085      	sub	sp, #20
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	6078      	str	r0, [r7, #4]
 8001b7e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	2b20      	cmp	r3, #32
 8001b8a:	d139      	bne.n	8001c00 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d101      	bne.n	8001b9a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001b96:	2302      	movs	r3, #2
 8001b98:	e033      	b.n	8001c02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2224      	movs	r2, #36	; 0x24
 8001ba6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f022 0201 	bic.w	r2, r2, #1
 8001bb8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001bc8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	021b      	lsls	r3, r3, #8
 8001bce:	68fa      	ldr	r2, [r7, #12]
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	68fa      	ldr	r2, [r7, #12]
 8001bda:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f042 0201 	orr.w	r2, r2, #1
 8001bea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2220      	movs	r2, #32
 8001bf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	e000      	b.n	8001c02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001c00:	2302      	movs	r3, #2
  }
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3714      	adds	r7, #20
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
	...

08001c10 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001c14:	4b04      	ldr	r3, [pc, #16]	; (8001c28 <HAL_PWREx_GetVoltageRange+0x18>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	40007000 	.word	0x40007000

08001c2c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c3a:	d130      	bne.n	8001c9e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c3c:	4b23      	ldr	r3, [pc, #140]	; (8001ccc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001c44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c48:	d038      	beq.n	8001cbc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c4a:	4b20      	ldr	r3, [pc, #128]	; (8001ccc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001c52:	4a1e      	ldr	r2, [pc, #120]	; (8001ccc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c54:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c58:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001c5a:	4b1d      	ldr	r3, [pc, #116]	; (8001cd0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2232      	movs	r2, #50	; 0x32
 8001c60:	fb02 f303 	mul.w	r3, r2, r3
 8001c64:	4a1b      	ldr	r2, [pc, #108]	; (8001cd4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001c66:	fba2 2303 	umull	r2, r3, r2, r3
 8001c6a:	0c9b      	lsrs	r3, r3, #18
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c70:	e002      	b.n	8001c78 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	3b01      	subs	r3, #1
 8001c76:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c78:	4b14      	ldr	r3, [pc, #80]	; (8001ccc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c7a:	695b      	ldr	r3, [r3, #20]
 8001c7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c84:	d102      	bne.n	8001c8c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d1f2      	bne.n	8001c72 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c8c:	4b0f      	ldr	r3, [pc, #60]	; (8001ccc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c8e:	695b      	ldr	r3, [r3, #20]
 8001c90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c98:	d110      	bne.n	8001cbc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e00f      	b.n	8001cbe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c9e:	4b0b      	ldr	r3, [pc, #44]	; (8001ccc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001ca6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001caa:	d007      	beq.n	8001cbc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001cac:	4b07      	ldr	r3, [pc, #28]	; (8001ccc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001cb4:	4a05      	ldr	r2, [pc, #20]	; (8001ccc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cba:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3714      	adds	r7, #20
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	40007000 	.word	0x40007000
 8001cd0:	20000000 	.word	0x20000000
 8001cd4:	431bde83 	.word	0x431bde83

08001cd8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b088      	sub	sp, #32
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d102      	bne.n	8001cec <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	f000 bc11 	b.w	800250e <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cec:	4ba0      	ldr	r3, [pc, #640]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	f003 030c 	and.w	r3, r3, #12
 8001cf4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cf6:	4b9e      	ldr	r3, [pc, #632]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	f003 0303 	and.w	r3, r3, #3
 8001cfe:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0310 	and.w	r3, r3, #16
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	f000 80e4 	beq.w	8001ed6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d007      	beq.n	8001d24 <HAL_RCC_OscConfig+0x4c>
 8001d14:	69bb      	ldr	r3, [r7, #24]
 8001d16:	2b0c      	cmp	r3, #12
 8001d18:	f040 808b 	bne.w	8001e32 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	f040 8087 	bne.w	8001e32 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d24:	4b92      	ldr	r3, [pc, #584]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 0302 	and.w	r3, r3, #2
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d005      	beq.n	8001d3c <HAL_RCC_OscConfig+0x64>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	699b      	ldr	r3, [r3, #24]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d101      	bne.n	8001d3c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e3e8      	b.n	800250e <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6a1a      	ldr	r2, [r3, #32]
 8001d40:	4b8b      	ldr	r3, [pc, #556]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0308 	and.w	r3, r3, #8
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d004      	beq.n	8001d56 <HAL_RCC_OscConfig+0x7e>
 8001d4c:	4b88      	ldr	r3, [pc, #544]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d54:	e005      	b.n	8001d62 <HAL_RCC_OscConfig+0x8a>
 8001d56:	4b86      	ldr	r3, [pc, #536]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001d58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d5c:	091b      	lsrs	r3, r3, #4
 8001d5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d223      	bcs.n	8001dae <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6a1b      	ldr	r3, [r3, #32]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f000 fd7a 	bl	8002864 <RCC_SetFlashLatencyFromMSIRange>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e3c9      	b.n	800250e <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d7a:	4b7d      	ldr	r3, [pc, #500]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a7c      	ldr	r2, [pc, #496]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001d80:	f043 0308 	orr.w	r3, r3, #8
 8001d84:	6013      	str	r3, [r2, #0]
 8001d86:	4b7a      	ldr	r3, [pc, #488]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6a1b      	ldr	r3, [r3, #32]
 8001d92:	4977      	ldr	r1, [pc, #476]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001d94:	4313      	orrs	r3, r2
 8001d96:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d98:	4b75      	ldr	r3, [pc, #468]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	69db      	ldr	r3, [r3, #28]
 8001da4:	021b      	lsls	r3, r3, #8
 8001da6:	4972      	ldr	r1, [pc, #456]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001da8:	4313      	orrs	r3, r2
 8001daa:	604b      	str	r3, [r1, #4]
 8001dac:	e025      	b.n	8001dfa <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001dae:	4b70      	ldr	r3, [pc, #448]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a6f      	ldr	r2, [pc, #444]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001db4:	f043 0308 	orr.w	r3, r3, #8
 8001db8:	6013      	str	r3, [r2, #0]
 8001dba:	4b6d      	ldr	r3, [pc, #436]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6a1b      	ldr	r3, [r3, #32]
 8001dc6:	496a      	ldr	r1, [pc, #424]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001dcc:	4b68      	ldr	r3, [pc, #416]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	69db      	ldr	r3, [r3, #28]
 8001dd8:	021b      	lsls	r3, r3, #8
 8001dda:	4965      	ldr	r1, [pc, #404]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001de0:	69bb      	ldr	r3, [r7, #24]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d109      	bne.n	8001dfa <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6a1b      	ldr	r3, [r3, #32]
 8001dea:	4618      	mov	r0, r3
 8001dec:	f000 fd3a 	bl	8002864 <RCC_SetFlashLatencyFromMSIRange>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e389      	b.n	800250e <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001dfa:	f000 fc6f 	bl	80026dc <HAL_RCC_GetSysClockFreq>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	4b5b      	ldr	r3, [pc, #364]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	091b      	lsrs	r3, r3, #4
 8001e06:	f003 030f 	and.w	r3, r3, #15
 8001e0a:	495a      	ldr	r1, [pc, #360]	; (8001f74 <HAL_RCC_OscConfig+0x29c>)
 8001e0c:	5ccb      	ldrb	r3, [r1, r3]
 8001e0e:	f003 031f 	and.w	r3, r3, #31
 8001e12:	fa22 f303 	lsr.w	r3, r2, r3
 8001e16:	4a58      	ldr	r2, [pc, #352]	; (8001f78 <HAL_RCC_OscConfig+0x2a0>)
 8001e18:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001e1a:	4b58      	ldr	r3, [pc, #352]	; (8001f7c <HAL_RCC_OscConfig+0x2a4>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7fe ff24 	bl	8000c6c <HAL_InitTick>
 8001e24:	4603      	mov	r3, r0
 8001e26:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001e28:	7bfb      	ldrb	r3, [r7, #15]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d052      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001e2e:	7bfb      	ldrb	r3, [r7, #15]
 8001e30:	e36d      	b.n	800250e <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	699b      	ldr	r3, [r3, #24]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d032      	beq.n	8001ea0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001e3a:	4b4d      	ldr	r3, [pc, #308]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a4c      	ldr	r2, [pc, #304]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001e40:	f043 0301 	orr.w	r3, r3, #1
 8001e44:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e46:	f7fe ff61 	bl	8000d0c <HAL_GetTick>
 8001e4a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e4c:	e008      	b.n	8001e60 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e4e:	f7fe ff5d 	bl	8000d0c <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e356      	b.n	800250e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e60:	4b43      	ldr	r3, [pc, #268]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 0302 	and.w	r3, r3, #2
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d0f0      	beq.n	8001e4e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e6c:	4b40      	ldr	r3, [pc, #256]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a3f      	ldr	r2, [pc, #252]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001e72:	f043 0308 	orr.w	r3, r3, #8
 8001e76:	6013      	str	r3, [r2, #0]
 8001e78:	4b3d      	ldr	r3, [pc, #244]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6a1b      	ldr	r3, [r3, #32]
 8001e84:	493a      	ldr	r1, [pc, #232]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001e86:	4313      	orrs	r3, r2
 8001e88:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e8a:	4b39      	ldr	r3, [pc, #228]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	69db      	ldr	r3, [r3, #28]
 8001e96:	021b      	lsls	r3, r3, #8
 8001e98:	4935      	ldr	r1, [pc, #212]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	604b      	str	r3, [r1, #4]
 8001e9e:	e01a      	b.n	8001ed6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001ea0:	4b33      	ldr	r3, [pc, #204]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a32      	ldr	r2, [pc, #200]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001ea6:	f023 0301 	bic.w	r3, r3, #1
 8001eaa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001eac:	f7fe ff2e 	bl	8000d0c <HAL_GetTick>
 8001eb0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001eb2:	e008      	b.n	8001ec6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001eb4:	f7fe ff2a 	bl	8000d0c <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d901      	bls.n	8001ec6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	e323      	b.n	800250e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ec6:	4b2a      	ldr	r3, [pc, #168]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 0302 	and.w	r3, r3, #2
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d1f0      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x1dc>
 8001ed2:	e000      	b.n	8001ed6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ed4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d073      	beq.n	8001fca <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001ee2:	69bb      	ldr	r3, [r7, #24]
 8001ee4:	2b08      	cmp	r3, #8
 8001ee6:	d005      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x21c>
 8001ee8:	69bb      	ldr	r3, [r7, #24]
 8001eea:	2b0c      	cmp	r3, #12
 8001eec:	d10e      	bne.n	8001f0c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	2b03      	cmp	r3, #3
 8001ef2:	d10b      	bne.n	8001f0c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ef4:	4b1e      	ldr	r3, [pc, #120]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d063      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x2f0>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d15f      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e300      	b.n	800250e <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f14:	d106      	bne.n	8001f24 <HAL_RCC_OscConfig+0x24c>
 8001f16:	4b16      	ldr	r3, [pc, #88]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a15      	ldr	r2, [pc, #84]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001f1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f20:	6013      	str	r3, [r2, #0]
 8001f22:	e01d      	b.n	8001f60 <HAL_RCC_OscConfig+0x288>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f2c:	d10c      	bne.n	8001f48 <HAL_RCC_OscConfig+0x270>
 8001f2e:	4b10      	ldr	r3, [pc, #64]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a0f      	ldr	r2, [pc, #60]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001f34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f38:	6013      	str	r3, [r2, #0]
 8001f3a:	4b0d      	ldr	r3, [pc, #52]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a0c      	ldr	r2, [pc, #48]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001f40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f44:	6013      	str	r3, [r2, #0]
 8001f46:	e00b      	b.n	8001f60 <HAL_RCC_OscConfig+0x288>
 8001f48:	4b09      	ldr	r3, [pc, #36]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a08      	ldr	r2, [pc, #32]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001f4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f52:	6013      	str	r3, [r2, #0]
 8001f54:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a05      	ldr	r2, [pc, #20]	; (8001f70 <HAL_RCC_OscConfig+0x298>)
 8001f5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d01b      	beq.n	8001fa0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f68:	f7fe fed0 	bl	8000d0c <HAL_GetTick>
 8001f6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f6e:	e010      	b.n	8001f92 <HAL_RCC_OscConfig+0x2ba>
 8001f70:	40021000 	.word	0x40021000
 8001f74:	080047dc 	.word	0x080047dc
 8001f78:	20000000 	.word	0x20000000
 8001f7c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f80:	f7fe fec4 	bl	8000d0c <HAL_GetTick>
 8001f84:	4602      	mov	r2, r0
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	2b64      	cmp	r3, #100	; 0x64
 8001f8c:	d901      	bls.n	8001f92 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	e2bd      	b.n	800250e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f92:	4baf      	ldr	r3, [pc, #700]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d0f0      	beq.n	8001f80 <HAL_RCC_OscConfig+0x2a8>
 8001f9e:	e014      	b.n	8001fca <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa0:	f7fe feb4 	bl	8000d0c <HAL_GetTick>
 8001fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fa6:	e008      	b.n	8001fba <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fa8:	f7fe feb0 	bl	8000d0c <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	2b64      	cmp	r3, #100	; 0x64
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e2a9      	b.n	800250e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fba:	4ba5      	ldr	r3, [pc, #660]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d1f0      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x2d0>
 8001fc6:	e000      	b.n	8001fca <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 0302 	and.w	r3, r3, #2
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d060      	beq.n	8002098 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001fd6:	69bb      	ldr	r3, [r7, #24]
 8001fd8:	2b04      	cmp	r3, #4
 8001fda:	d005      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x310>
 8001fdc:	69bb      	ldr	r3, [r7, #24]
 8001fde:	2b0c      	cmp	r3, #12
 8001fe0:	d119      	bne.n	8002016 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d116      	bne.n	8002016 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fe8:	4b99      	ldr	r3, [pc, #612]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d005      	beq.n	8002000 <HAL_RCC_OscConfig+0x328>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d101      	bne.n	8002000 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e286      	b.n	800250e <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002000:	4b93      	ldr	r3, [pc, #588]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	691b      	ldr	r3, [r3, #16]
 800200c:	061b      	lsls	r3, r3, #24
 800200e:	4990      	ldr	r1, [pc, #576]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 8002010:	4313      	orrs	r3, r2
 8002012:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002014:	e040      	b.n	8002098 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	68db      	ldr	r3, [r3, #12]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d023      	beq.n	8002066 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800201e:	4b8c      	ldr	r3, [pc, #560]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a8b      	ldr	r2, [pc, #556]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 8002024:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002028:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800202a:	f7fe fe6f 	bl	8000d0c <HAL_GetTick>
 800202e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002030:	e008      	b.n	8002044 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002032:	f7fe fe6b 	bl	8000d0c <HAL_GetTick>
 8002036:	4602      	mov	r2, r0
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	2b02      	cmp	r3, #2
 800203e:	d901      	bls.n	8002044 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002040:	2303      	movs	r3, #3
 8002042:	e264      	b.n	800250e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002044:	4b82      	ldr	r3, [pc, #520]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800204c:	2b00      	cmp	r3, #0
 800204e:	d0f0      	beq.n	8002032 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002050:	4b7f      	ldr	r3, [pc, #508]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	691b      	ldr	r3, [r3, #16]
 800205c:	061b      	lsls	r3, r3, #24
 800205e:	497c      	ldr	r1, [pc, #496]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 8002060:	4313      	orrs	r3, r2
 8002062:	604b      	str	r3, [r1, #4]
 8002064:	e018      	b.n	8002098 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002066:	4b7a      	ldr	r3, [pc, #488]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a79      	ldr	r2, [pc, #484]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 800206c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002070:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002072:	f7fe fe4b 	bl	8000d0c <HAL_GetTick>
 8002076:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002078:	e008      	b.n	800208c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800207a:	f7fe fe47 	bl	8000d0c <HAL_GetTick>
 800207e:	4602      	mov	r2, r0
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	2b02      	cmp	r3, #2
 8002086:	d901      	bls.n	800208c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002088:	2303      	movs	r3, #3
 800208a:	e240      	b.n	800250e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800208c:	4b70      	ldr	r3, [pc, #448]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002094:	2b00      	cmp	r3, #0
 8002096:	d1f0      	bne.n	800207a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f003 0308 	and.w	r3, r3, #8
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d03c      	beq.n	800211e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	695b      	ldr	r3, [r3, #20]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d01c      	beq.n	80020e6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020ac:	4b68      	ldr	r3, [pc, #416]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 80020ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020b2:	4a67      	ldr	r2, [pc, #412]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 80020b4:	f043 0301 	orr.w	r3, r3, #1
 80020b8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020bc:	f7fe fe26 	bl	8000d0c <HAL_GetTick>
 80020c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020c2:	e008      	b.n	80020d6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020c4:	f7fe fe22 	bl	8000d0c <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d901      	bls.n	80020d6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e21b      	b.n	800250e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020d6:	4b5e      	ldr	r3, [pc, #376]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 80020d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020dc:	f003 0302 	and.w	r3, r3, #2
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d0ef      	beq.n	80020c4 <HAL_RCC_OscConfig+0x3ec>
 80020e4:	e01b      	b.n	800211e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020e6:	4b5a      	ldr	r3, [pc, #360]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 80020e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020ec:	4a58      	ldr	r2, [pc, #352]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 80020ee:	f023 0301 	bic.w	r3, r3, #1
 80020f2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020f6:	f7fe fe09 	bl	8000d0c <HAL_GetTick>
 80020fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80020fc:	e008      	b.n	8002110 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020fe:	f7fe fe05 	bl	8000d0c <HAL_GetTick>
 8002102:	4602      	mov	r2, r0
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	2b02      	cmp	r3, #2
 800210a:	d901      	bls.n	8002110 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e1fe      	b.n	800250e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002110:	4b4f      	ldr	r3, [pc, #316]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 8002112:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002116:	f003 0302 	and.w	r3, r3, #2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1ef      	bne.n	80020fe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0304 	and.w	r3, r3, #4
 8002126:	2b00      	cmp	r3, #0
 8002128:	f000 80a6 	beq.w	8002278 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800212c:	2300      	movs	r3, #0
 800212e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002130:	4b47      	ldr	r3, [pc, #284]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 8002132:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002134:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002138:	2b00      	cmp	r3, #0
 800213a:	d10d      	bne.n	8002158 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800213c:	4b44      	ldr	r3, [pc, #272]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 800213e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002140:	4a43      	ldr	r2, [pc, #268]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 8002142:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002146:	6593      	str	r3, [r2, #88]	; 0x58
 8002148:	4b41      	ldr	r3, [pc, #260]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 800214a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800214c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002150:	60bb      	str	r3, [r7, #8]
 8002152:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002154:	2301      	movs	r3, #1
 8002156:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002158:	4b3e      	ldr	r3, [pc, #248]	; (8002254 <HAL_RCC_OscConfig+0x57c>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002160:	2b00      	cmp	r3, #0
 8002162:	d118      	bne.n	8002196 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002164:	4b3b      	ldr	r3, [pc, #236]	; (8002254 <HAL_RCC_OscConfig+0x57c>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a3a      	ldr	r2, [pc, #232]	; (8002254 <HAL_RCC_OscConfig+0x57c>)
 800216a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800216e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002170:	f7fe fdcc 	bl	8000d0c <HAL_GetTick>
 8002174:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002176:	e008      	b.n	800218a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002178:	f7fe fdc8 	bl	8000d0c <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	2b02      	cmp	r3, #2
 8002184:	d901      	bls.n	800218a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e1c1      	b.n	800250e <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800218a:	4b32      	ldr	r3, [pc, #200]	; (8002254 <HAL_RCC_OscConfig+0x57c>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002192:	2b00      	cmp	r3, #0
 8002194:	d0f0      	beq.n	8002178 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	2b01      	cmp	r3, #1
 800219c:	d108      	bne.n	80021b0 <HAL_RCC_OscConfig+0x4d8>
 800219e:	4b2c      	ldr	r3, [pc, #176]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 80021a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021a4:	4a2a      	ldr	r2, [pc, #168]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 80021a6:	f043 0301 	orr.w	r3, r3, #1
 80021aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80021ae:	e024      	b.n	80021fa <HAL_RCC_OscConfig+0x522>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	2b05      	cmp	r3, #5
 80021b6:	d110      	bne.n	80021da <HAL_RCC_OscConfig+0x502>
 80021b8:	4b25      	ldr	r3, [pc, #148]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 80021ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021be:	4a24      	ldr	r2, [pc, #144]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 80021c0:	f043 0304 	orr.w	r3, r3, #4
 80021c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80021c8:	4b21      	ldr	r3, [pc, #132]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 80021ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021ce:	4a20      	ldr	r2, [pc, #128]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 80021d0:	f043 0301 	orr.w	r3, r3, #1
 80021d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80021d8:	e00f      	b.n	80021fa <HAL_RCC_OscConfig+0x522>
 80021da:	4b1d      	ldr	r3, [pc, #116]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 80021dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021e0:	4a1b      	ldr	r2, [pc, #108]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 80021e2:	f023 0301 	bic.w	r3, r3, #1
 80021e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80021ea:	4b19      	ldr	r3, [pc, #100]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 80021ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021f0:	4a17      	ldr	r2, [pc, #92]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 80021f2:	f023 0304 	bic.w	r3, r3, #4
 80021f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d016      	beq.n	8002230 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002202:	f7fe fd83 	bl	8000d0c <HAL_GetTick>
 8002206:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002208:	e00a      	b.n	8002220 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800220a:	f7fe fd7f 	bl	8000d0c <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	f241 3288 	movw	r2, #5000	; 0x1388
 8002218:	4293      	cmp	r3, r2
 800221a:	d901      	bls.n	8002220 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800221c:	2303      	movs	r3, #3
 800221e:	e176      	b.n	800250e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002220:	4b0b      	ldr	r3, [pc, #44]	; (8002250 <HAL_RCC_OscConfig+0x578>)
 8002222:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002226:	f003 0302 	and.w	r3, r3, #2
 800222a:	2b00      	cmp	r3, #0
 800222c:	d0ed      	beq.n	800220a <HAL_RCC_OscConfig+0x532>
 800222e:	e01a      	b.n	8002266 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002230:	f7fe fd6c 	bl	8000d0c <HAL_GetTick>
 8002234:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002236:	e00f      	b.n	8002258 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002238:	f7fe fd68 	bl	8000d0c <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	f241 3288 	movw	r2, #5000	; 0x1388
 8002246:	4293      	cmp	r3, r2
 8002248:	d906      	bls.n	8002258 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e15f      	b.n	800250e <HAL_RCC_OscConfig+0x836>
 800224e:	bf00      	nop
 8002250:	40021000 	.word	0x40021000
 8002254:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002258:	4baa      	ldr	r3, [pc, #680]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 800225a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800225e:	f003 0302 	and.w	r3, r3, #2
 8002262:	2b00      	cmp	r3, #0
 8002264:	d1e8      	bne.n	8002238 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002266:	7ffb      	ldrb	r3, [r7, #31]
 8002268:	2b01      	cmp	r3, #1
 800226a:	d105      	bne.n	8002278 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800226c:	4ba5      	ldr	r3, [pc, #660]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 800226e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002270:	4aa4      	ldr	r2, [pc, #656]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 8002272:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002276:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 0320 	and.w	r3, r3, #32
 8002280:	2b00      	cmp	r3, #0
 8002282:	d03c      	beq.n	80022fe <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002288:	2b00      	cmp	r3, #0
 800228a:	d01c      	beq.n	80022c6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800228c:	4b9d      	ldr	r3, [pc, #628]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 800228e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002292:	4a9c      	ldr	r2, [pc, #624]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 8002294:	f043 0301 	orr.w	r3, r3, #1
 8002298:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800229c:	f7fe fd36 	bl	8000d0c <HAL_GetTick>
 80022a0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80022a2:	e008      	b.n	80022b6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022a4:	f7fe fd32 	bl	8000d0c <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	d901      	bls.n	80022b6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e12b      	b.n	800250e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80022b6:	4b93      	ldr	r3, [pc, #588]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 80022b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80022bc:	f003 0302 	and.w	r3, r3, #2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d0ef      	beq.n	80022a4 <HAL_RCC_OscConfig+0x5cc>
 80022c4:	e01b      	b.n	80022fe <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80022c6:	4b8f      	ldr	r3, [pc, #572]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 80022c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80022cc:	4a8d      	ldr	r2, [pc, #564]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 80022ce:	f023 0301 	bic.w	r3, r3, #1
 80022d2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022d6:	f7fe fd19 	bl	8000d0c <HAL_GetTick>
 80022da:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80022dc:	e008      	b.n	80022f0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022de:	f7fe fd15 	bl	8000d0c <HAL_GetTick>
 80022e2:	4602      	mov	r2, r0
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	2b02      	cmp	r3, #2
 80022ea:	d901      	bls.n	80022f0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80022ec:	2303      	movs	r3, #3
 80022ee:	e10e      	b.n	800250e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80022f0:	4b84      	ldr	r3, [pc, #528]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 80022f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80022f6:	f003 0302 	and.w	r3, r3, #2
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d1ef      	bne.n	80022de <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002302:	2b00      	cmp	r3, #0
 8002304:	f000 8102 	beq.w	800250c <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800230c:	2b02      	cmp	r3, #2
 800230e:	f040 80c5 	bne.w	800249c <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002312:	4b7c      	ldr	r3, [pc, #496]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 8002314:	68db      	ldr	r3, [r3, #12]
 8002316:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	f003 0203 	and.w	r2, r3, #3
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002322:	429a      	cmp	r2, r3
 8002324:	d12c      	bne.n	8002380 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002330:	3b01      	subs	r3, #1
 8002332:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002334:	429a      	cmp	r2, r3
 8002336:	d123      	bne.n	8002380 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002342:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002344:	429a      	cmp	r2, r3
 8002346:	d11b      	bne.n	8002380 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002352:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002354:	429a      	cmp	r2, r3
 8002356:	d113      	bne.n	8002380 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002362:	085b      	lsrs	r3, r3, #1
 8002364:	3b01      	subs	r3, #1
 8002366:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002368:	429a      	cmp	r2, r3
 800236a:	d109      	bne.n	8002380 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002376:	085b      	lsrs	r3, r3, #1
 8002378:	3b01      	subs	r3, #1
 800237a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800237c:	429a      	cmp	r2, r3
 800237e:	d067      	beq.n	8002450 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	2b0c      	cmp	r3, #12
 8002384:	d062      	beq.n	800244c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002386:	4b5f      	ldr	r3, [pc, #380]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e0bb      	b.n	800250e <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002396:	4b5b      	ldr	r3, [pc, #364]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a5a      	ldr	r2, [pc, #360]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 800239c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80023a0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80023a2:	f7fe fcb3 	bl	8000d0c <HAL_GetTick>
 80023a6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023a8:	e008      	b.n	80023bc <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023aa:	f7fe fcaf 	bl	8000d0c <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d901      	bls.n	80023bc <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80023b8:	2303      	movs	r3, #3
 80023ba:	e0a8      	b.n	800250e <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023bc:	4b51      	ldr	r3, [pc, #324]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d1f0      	bne.n	80023aa <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023c8:	4b4e      	ldr	r3, [pc, #312]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 80023ca:	68da      	ldr	r2, [r3, #12]
 80023cc:	4b4e      	ldr	r3, [pc, #312]	; (8002508 <HAL_RCC_OscConfig+0x830>)
 80023ce:	4013      	ands	r3, r2
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80023d8:	3a01      	subs	r2, #1
 80023da:	0112      	lsls	r2, r2, #4
 80023dc:	4311      	orrs	r1, r2
 80023de:	687a      	ldr	r2, [r7, #4]
 80023e0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80023e2:	0212      	lsls	r2, r2, #8
 80023e4:	4311      	orrs	r1, r2
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80023ea:	0852      	lsrs	r2, r2, #1
 80023ec:	3a01      	subs	r2, #1
 80023ee:	0552      	lsls	r2, r2, #21
 80023f0:	4311      	orrs	r1, r2
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80023f6:	0852      	lsrs	r2, r2, #1
 80023f8:	3a01      	subs	r2, #1
 80023fa:	0652      	lsls	r2, r2, #25
 80023fc:	4311      	orrs	r1, r2
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002402:	06d2      	lsls	r2, r2, #27
 8002404:	430a      	orrs	r2, r1
 8002406:	493f      	ldr	r1, [pc, #252]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 8002408:	4313      	orrs	r3, r2
 800240a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800240c:	4b3d      	ldr	r3, [pc, #244]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a3c      	ldr	r2, [pc, #240]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 8002412:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002416:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002418:	4b3a      	ldr	r3, [pc, #232]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	4a39      	ldr	r2, [pc, #228]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 800241e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002422:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002424:	f7fe fc72 	bl	8000d0c <HAL_GetTick>
 8002428:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800242a:	e008      	b.n	800243e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800242c:	f7fe fc6e 	bl	8000d0c <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	2b02      	cmp	r3, #2
 8002438:	d901      	bls.n	800243e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800243a:	2303      	movs	r3, #3
 800243c:	e067      	b.n	800250e <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800243e:	4b31      	ldr	r3, [pc, #196]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d0f0      	beq.n	800242c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800244a:	e05f      	b.n	800250c <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e05e      	b.n	800250e <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002450:	4b2c      	ldr	r3, [pc, #176]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d157      	bne.n	800250c <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800245c:	4b29      	ldr	r3, [pc, #164]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a28      	ldr	r2, [pc, #160]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 8002462:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002466:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002468:	4b26      	ldr	r3, [pc, #152]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	4a25      	ldr	r2, [pc, #148]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 800246e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002472:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002474:	f7fe fc4a 	bl	8000d0c <HAL_GetTick>
 8002478:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800247a:	e008      	b.n	800248e <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800247c:	f7fe fc46 	bl	8000d0c <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	2b02      	cmp	r3, #2
 8002488:	d901      	bls.n	800248e <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e03f      	b.n	800250e <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800248e:	4b1d      	ldr	r3, [pc, #116]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d0f0      	beq.n	800247c <HAL_RCC_OscConfig+0x7a4>
 800249a:	e037      	b.n	800250c <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	2b0c      	cmp	r3, #12
 80024a0:	d02d      	beq.n	80024fe <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024a2:	4b18      	ldr	r3, [pc, #96]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a17      	ldr	r2, [pc, #92]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 80024a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80024ac:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80024ae:	4b15      	ldr	r3, [pc, #84]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d105      	bne.n	80024c6 <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80024ba:	4b12      	ldr	r3, [pc, #72]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	4a11      	ldr	r2, [pc, #68]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 80024c0:	f023 0303 	bic.w	r3, r3, #3
 80024c4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80024c6:	4b0f      	ldr	r3, [pc, #60]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	4a0e      	ldr	r2, [pc, #56]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 80024cc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80024d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024d4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024d6:	f7fe fc19 	bl	8000d0c <HAL_GetTick>
 80024da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024dc:	e008      	b.n	80024f0 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024de:	f7fe fc15 	bl	8000d0c <HAL_GetTick>
 80024e2:	4602      	mov	r2, r0
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d901      	bls.n	80024f0 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 80024ec:	2303      	movs	r3, #3
 80024ee:	e00e      	b.n	800250e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024f0:	4b04      	ldr	r3, [pc, #16]	; (8002504 <HAL_RCC_OscConfig+0x82c>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d1f0      	bne.n	80024de <HAL_RCC_OscConfig+0x806>
 80024fc:	e006      	b.n	800250c <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e005      	b.n	800250e <HAL_RCC_OscConfig+0x836>
 8002502:	bf00      	nop
 8002504:	40021000 	.word	0x40021000
 8002508:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	3720      	adds	r7, #32
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop

08002518 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d101      	bne.n	800252c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e0c8      	b.n	80026be <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800252c:	4b66      	ldr	r3, [pc, #408]	; (80026c8 <HAL_RCC_ClockConfig+0x1b0>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 0307 	and.w	r3, r3, #7
 8002534:	683a      	ldr	r2, [r7, #0]
 8002536:	429a      	cmp	r2, r3
 8002538:	d910      	bls.n	800255c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800253a:	4b63      	ldr	r3, [pc, #396]	; (80026c8 <HAL_RCC_ClockConfig+0x1b0>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f023 0207 	bic.w	r2, r3, #7
 8002542:	4961      	ldr	r1, [pc, #388]	; (80026c8 <HAL_RCC_ClockConfig+0x1b0>)
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	4313      	orrs	r3, r2
 8002548:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800254a:	4b5f      	ldr	r3, [pc, #380]	; (80026c8 <HAL_RCC_ClockConfig+0x1b0>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 0307 	and.w	r3, r3, #7
 8002552:	683a      	ldr	r2, [r7, #0]
 8002554:	429a      	cmp	r2, r3
 8002556:	d001      	beq.n	800255c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	e0b0      	b.n	80026be <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0301 	and.w	r3, r3, #1
 8002564:	2b00      	cmp	r3, #0
 8002566:	d04c      	beq.n	8002602 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	2b03      	cmp	r3, #3
 800256e:	d107      	bne.n	8002580 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002570:	4b56      	ldr	r3, [pc, #344]	; (80026cc <HAL_RCC_ClockConfig+0x1b4>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d121      	bne.n	80025c0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e09e      	b.n	80026be <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	2b02      	cmp	r3, #2
 8002586:	d107      	bne.n	8002598 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002588:	4b50      	ldr	r3, [pc, #320]	; (80026cc <HAL_RCC_ClockConfig+0x1b4>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d115      	bne.n	80025c0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e092      	b.n	80026be <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d107      	bne.n	80025b0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80025a0:	4b4a      	ldr	r3, [pc, #296]	; (80026cc <HAL_RCC_ClockConfig+0x1b4>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0302 	and.w	r3, r3, #2
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d109      	bne.n	80025c0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e086      	b.n	80026be <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025b0:	4b46      	ldr	r3, [pc, #280]	; (80026cc <HAL_RCC_ClockConfig+0x1b4>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d101      	bne.n	80025c0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	e07e      	b.n	80026be <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80025c0:	4b42      	ldr	r3, [pc, #264]	; (80026cc <HAL_RCC_ClockConfig+0x1b4>)
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	f023 0203 	bic.w	r2, r3, #3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	493f      	ldr	r1, [pc, #252]	; (80026cc <HAL_RCC_ClockConfig+0x1b4>)
 80025ce:	4313      	orrs	r3, r2
 80025d0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025d2:	f7fe fb9b 	bl	8000d0c <HAL_GetTick>
 80025d6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025d8:	e00a      	b.n	80025f0 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025da:	f7fe fb97 	bl	8000d0c <HAL_GetTick>
 80025de:	4602      	mov	r2, r0
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d901      	bls.n	80025f0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80025ec:	2303      	movs	r3, #3
 80025ee:	e066      	b.n	80026be <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025f0:	4b36      	ldr	r3, [pc, #216]	; (80026cc <HAL_RCC_ClockConfig+0x1b4>)
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f003 020c 	and.w	r2, r3, #12
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	429a      	cmp	r2, r3
 8002600:	d1eb      	bne.n	80025da <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f003 0302 	and.w	r3, r3, #2
 800260a:	2b00      	cmp	r3, #0
 800260c:	d008      	beq.n	8002620 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800260e:	4b2f      	ldr	r3, [pc, #188]	; (80026cc <HAL_RCC_ClockConfig+0x1b4>)
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	492c      	ldr	r1, [pc, #176]	; (80026cc <HAL_RCC_ClockConfig+0x1b4>)
 800261c:	4313      	orrs	r3, r2
 800261e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002620:	4b29      	ldr	r3, [pc, #164]	; (80026c8 <HAL_RCC_ClockConfig+0x1b0>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0307 	and.w	r3, r3, #7
 8002628:	683a      	ldr	r2, [r7, #0]
 800262a:	429a      	cmp	r2, r3
 800262c:	d210      	bcs.n	8002650 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800262e:	4b26      	ldr	r3, [pc, #152]	; (80026c8 <HAL_RCC_ClockConfig+0x1b0>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f023 0207 	bic.w	r2, r3, #7
 8002636:	4924      	ldr	r1, [pc, #144]	; (80026c8 <HAL_RCC_ClockConfig+0x1b0>)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	4313      	orrs	r3, r2
 800263c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800263e:	4b22      	ldr	r3, [pc, #136]	; (80026c8 <HAL_RCC_ClockConfig+0x1b0>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0307 	and.w	r3, r3, #7
 8002646:	683a      	ldr	r2, [r7, #0]
 8002648:	429a      	cmp	r2, r3
 800264a:	d001      	beq.n	8002650 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e036      	b.n	80026be <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0304 	and.w	r3, r3, #4
 8002658:	2b00      	cmp	r3, #0
 800265a:	d008      	beq.n	800266e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800265c:	4b1b      	ldr	r3, [pc, #108]	; (80026cc <HAL_RCC_ClockConfig+0x1b4>)
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	4918      	ldr	r1, [pc, #96]	; (80026cc <HAL_RCC_ClockConfig+0x1b4>)
 800266a:	4313      	orrs	r3, r2
 800266c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0308 	and.w	r3, r3, #8
 8002676:	2b00      	cmp	r3, #0
 8002678:	d009      	beq.n	800268e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800267a:	4b14      	ldr	r3, [pc, #80]	; (80026cc <HAL_RCC_ClockConfig+0x1b4>)
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	691b      	ldr	r3, [r3, #16]
 8002686:	00db      	lsls	r3, r3, #3
 8002688:	4910      	ldr	r1, [pc, #64]	; (80026cc <HAL_RCC_ClockConfig+0x1b4>)
 800268a:	4313      	orrs	r3, r2
 800268c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800268e:	f000 f825 	bl	80026dc <HAL_RCC_GetSysClockFreq>
 8002692:	4602      	mov	r2, r0
 8002694:	4b0d      	ldr	r3, [pc, #52]	; (80026cc <HAL_RCC_ClockConfig+0x1b4>)
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	091b      	lsrs	r3, r3, #4
 800269a:	f003 030f 	and.w	r3, r3, #15
 800269e:	490c      	ldr	r1, [pc, #48]	; (80026d0 <HAL_RCC_ClockConfig+0x1b8>)
 80026a0:	5ccb      	ldrb	r3, [r1, r3]
 80026a2:	f003 031f 	and.w	r3, r3, #31
 80026a6:	fa22 f303 	lsr.w	r3, r2, r3
 80026aa:	4a0a      	ldr	r2, [pc, #40]	; (80026d4 <HAL_RCC_ClockConfig+0x1bc>)
 80026ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80026ae:	4b0a      	ldr	r3, [pc, #40]	; (80026d8 <HAL_RCC_ClockConfig+0x1c0>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4618      	mov	r0, r3
 80026b4:	f7fe fada 	bl	8000c6c <HAL_InitTick>
 80026b8:	4603      	mov	r3, r0
 80026ba:	72fb      	strb	r3, [r7, #11]

  return status;
 80026bc:	7afb      	ldrb	r3, [r7, #11]
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	40022000 	.word	0x40022000
 80026cc:	40021000 	.word	0x40021000
 80026d0:	080047dc 	.word	0x080047dc
 80026d4:	20000000 	.word	0x20000000
 80026d8:	20000004 	.word	0x20000004

080026dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	b089      	sub	sp, #36	; 0x24
 80026e0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80026e2:	2300      	movs	r3, #0
 80026e4:	61fb      	str	r3, [r7, #28]
 80026e6:	2300      	movs	r3, #0
 80026e8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026ea:	4b3e      	ldr	r3, [pc, #248]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	f003 030c 	and.w	r3, r3, #12
 80026f2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026f4:	4b3b      	ldr	r3, [pc, #236]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	f003 0303 	and.w	r3, r3, #3
 80026fc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d005      	beq.n	8002710 <HAL_RCC_GetSysClockFreq+0x34>
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	2b0c      	cmp	r3, #12
 8002708:	d121      	bne.n	800274e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2b01      	cmp	r3, #1
 800270e:	d11e      	bne.n	800274e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002710:	4b34      	ldr	r3, [pc, #208]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 0308 	and.w	r3, r3, #8
 8002718:	2b00      	cmp	r3, #0
 800271a:	d107      	bne.n	800272c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800271c:	4b31      	ldr	r3, [pc, #196]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800271e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002722:	0a1b      	lsrs	r3, r3, #8
 8002724:	f003 030f 	and.w	r3, r3, #15
 8002728:	61fb      	str	r3, [r7, #28]
 800272a:	e005      	b.n	8002738 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800272c:	4b2d      	ldr	r3, [pc, #180]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	091b      	lsrs	r3, r3, #4
 8002732:	f003 030f 	and.w	r3, r3, #15
 8002736:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002738:	4a2b      	ldr	r2, [pc, #172]	; (80027e8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002740:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d10d      	bne.n	8002764 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800274c:	e00a      	b.n	8002764 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	2b04      	cmp	r3, #4
 8002752:	d102      	bne.n	800275a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002754:	4b25      	ldr	r3, [pc, #148]	; (80027ec <HAL_RCC_GetSysClockFreq+0x110>)
 8002756:	61bb      	str	r3, [r7, #24]
 8002758:	e004      	b.n	8002764 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	2b08      	cmp	r3, #8
 800275e:	d101      	bne.n	8002764 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002760:	4b23      	ldr	r3, [pc, #140]	; (80027f0 <HAL_RCC_GetSysClockFreq+0x114>)
 8002762:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	2b0c      	cmp	r3, #12
 8002768:	d134      	bne.n	80027d4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800276a:	4b1e      	ldr	r3, [pc, #120]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800276c:	68db      	ldr	r3, [r3, #12]
 800276e:	f003 0303 	and.w	r3, r3, #3
 8002772:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	2b02      	cmp	r3, #2
 8002778:	d003      	beq.n	8002782 <HAL_RCC_GetSysClockFreq+0xa6>
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	2b03      	cmp	r3, #3
 800277e:	d003      	beq.n	8002788 <HAL_RCC_GetSysClockFreq+0xac>
 8002780:	e005      	b.n	800278e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002782:	4b1a      	ldr	r3, [pc, #104]	; (80027ec <HAL_RCC_GetSysClockFreq+0x110>)
 8002784:	617b      	str	r3, [r7, #20]
      break;
 8002786:	e005      	b.n	8002794 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002788:	4b19      	ldr	r3, [pc, #100]	; (80027f0 <HAL_RCC_GetSysClockFreq+0x114>)
 800278a:	617b      	str	r3, [r7, #20]
      break;
 800278c:	e002      	b.n	8002794 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	617b      	str	r3, [r7, #20]
      break;
 8002792:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002794:	4b13      	ldr	r3, [pc, #76]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	091b      	lsrs	r3, r3, #4
 800279a:	f003 0307 	and.w	r3, r3, #7
 800279e:	3301      	adds	r3, #1
 80027a0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80027a2:	4b10      	ldr	r3, [pc, #64]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80027a4:	68db      	ldr	r3, [r3, #12]
 80027a6:	0a1b      	lsrs	r3, r3, #8
 80027a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80027ac:	697a      	ldr	r2, [r7, #20]
 80027ae:	fb02 f203 	mul.w	r2, r2, r3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027b8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80027ba:	4b0a      	ldr	r3, [pc, #40]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80027bc:	68db      	ldr	r3, [r3, #12]
 80027be:	0e5b      	lsrs	r3, r3, #25
 80027c0:	f003 0303 	and.w	r3, r3, #3
 80027c4:	3301      	adds	r3, #1
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80027ca:	697a      	ldr	r2, [r7, #20]
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80027d2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80027d4:	69bb      	ldr	r3, [r7, #24]
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3724      	adds	r7, #36	; 0x24
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	40021000 	.word	0x40021000
 80027e8:	080047f4 	.word	0x080047f4
 80027ec:	00f42400 	.word	0x00f42400
 80027f0:	007a1200 	.word	0x007a1200

080027f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027f8:	4b03      	ldr	r3, [pc, #12]	; (8002808 <HAL_RCC_GetHCLKFreq+0x14>)
 80027fa:	681b      	ldr	r3, [r3, #0]
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	20000000 	.word	0x20000000

0800280c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002810:	f7ff fff0 	bl	80027f4 <HAL_RCC_GetHCLKFreq>
 8002814:	4602      	mov	r2, r0
 8002816:	4b06      	ldr	r3, [pc, #24]	; (8002830 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	0a1b      	lsrs	r3, r3, #8
 800281c:	f003 0307 	and.w	r3, r3, #7
 8002820:	4904      	ldr	r1, [pc, #16]	; (8002834 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002822:	5ccb      	ldrb	r3, [r1, r3]
 8002824:	f003 031f 	and.w	r3, r3, #31
 8002828:	fa22 f303 	lsr.w	r3, r2, r3
}
 800282c:	4618      	mov	r0, r3
 800282e:	bd80      	pop	{r7, pc}
 8002830:	40021000 	.word	0x40021000
 8002834:	080047ec 	.word	0x080047ec

08002838 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800283c:	f7ff ffda 	bl	80027f4 <HAL_RCC_GetHCLKFreq>
 8002840:	4602      	mov	r2, r0
 8002842:	4b06      	ldr	r3, [pc, #24]	; (800285c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	0adb      	lsrs	r3, r3, #11
 8002848:	f003 0307 	and.w	r3, r3, #7
 800284c:	4904      	ldr	r1, [pc, #16]	; (8002860 <HAL_RCC_GetPCLK2Freq+0x28>)
 800284e:	5ccb      	ldrb	r3, [r1, r3]
 8002850:	f003 031f 	and.w	r3, r3, #31
 8002854:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002858:	4618      	mov	r0, r3
 800285a:	bd80      	pop	{r7, pc}
 800285c:	40021000 	.word	0x40021000
 8002860:	080047ec 	.word	0x080047ec

08002864 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b086      	sub	sp, #24
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800286c:	2300      	movs	r3, #0
 800286e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002870:	4b2a      	ldr	r3, [pc, #168]	; (800291c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002872:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002878:	2b00      	cmp	r3, #0
 800287a:	d003      	beq.n	8002884 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800287c:	f7ff f9c8 	bl	8001c10 <HAL_PWREx_GetVoltageRange>
 8002880:	6178      	str	r0, [r7, #20]
 8002882:	e014      	b.n	80028ae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002884:	4b25      	ldr	r3, [pc, #148]	; (800291c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002886:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002888:	4a24      	ldr	r2, [pc, #144]	; (800291c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800288a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800288e:	6593      	str	r3, [r2, #88]	; 0x58
 8002890:	4b22      	ldr	r3, [pc, #136]	; (800291c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002892:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002894:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002898:	60fb      	str	r3, [r7, #12]
 800289a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800289c:	f7ff f9b8 	bl	8001c10 <HAL_PWREx_GetVoltageRange>
 80028a0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80028a2:	4b1e      	ldr	r3, [pc, #120]	; (800291c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028a6:	4a1d      	ldr	r2, [pc, #116]	; (800291c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028ac:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028b4:	d10b      	bne.n	80028ce <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2b80      	cmp	r3, #128	; 0x80
 80028ba:	d919      	bls.n	80028f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2ba0      	cmp	r3, #160	; 0xa0
 80028c0:	d902      	bls.n	80028c8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028c2:	2302      	movs	r3, #2
 80028c4:	613b      	str	r3, [r7, #16]
 80028c6:	e013      	b.n	80028f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028c8:	2301      	movs	r3, #1
 80028ca:	613b      	str	r3, [r7, #16]
 80028cc:	e010      	b.n	80028f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2b80      	cmp	r3, #128	; 0x80
 80028d2:	d902      	bls.n	80028da <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80028d4:	2303      	movs	r3, #3
 80028d6:	613b      	str	r3, [r7, #16]
 80028d8:	e00a      	b.n	80028f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2b80      	cmp	r3, #128	; 0x80
 80028de:	d102      	bne.n	80028e6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028e0:	2302      	movs	r3, #2
 80028e2:	613b      	str	r3, [r7, #16]
 80028e4:	e004      	b.n	80028f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2b70      	cmp	r3, #112	; 0x70
 80028ea:	d101      	bne.n	80028f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028ec:	2301      	movs	r3, #1
 80028ee:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80028f0:	4b0b      	ldr	r3, [pc, #44]	; (8002920 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f023 0207 	bic.w	r2, r3, #7
 80028f8:	4909      	ldr	r1, [pc, #36]	; (8002920 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	4313      	orrs	r3, r2
 80028fe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002900:	4b07      	ldr	r3, [pc, #28]	; (8002920 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0307 	and.w	r3, r3, #7
 8002908:	693a      	ldr	r2, [r7, #16]
 800290a:	429a      	cmp	r2, r3
 800290c:	d001      	beq.n	8002912 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e000      	b.n	8002914 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002912:	2300      	movs	r3, #0
}
 8002914:	4618      	mov	r0, r3
 8002916:	3718      	adds	r7, #24
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	40021000 	.word	0x40021000
 8002920:	40022000 	.word	0x40022000

08002924 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b086      	sub	sp, #24
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800292c:	2300      	movs	r3, #0
 800292e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002930:	2300      	movs	r3, #0
 8002932:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800293c:	2b00      	cmp	r3, #0
 800293e:	d031      	beq.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002944:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002948:	d01a      	beq.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800294a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800294e:	d814      	bhi.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002950:	2b00      	cmp	r3, #0
 8002952:	d009      	beq.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002954:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002958:	d10f      	bne.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800295a:	4b5d      	ldr	r3, [pc, #372]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800295c:	68db      	ldr	r3, [r3, #12]
 800295e:	4a5c      	ldr	r2, [pc, #368]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002960:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002964:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002966:	e00c      	b.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	3304      	adds	r3, #4
 800296c:	2100      	movs	r1, #0
 800296e:	4618      	mov	r0, r3
 8002970:	f000 fa1e 	bl	8002db0 <RCCEx_PLLSAI1_Config>
 8002974:	4603      	mov	r3, r0
 8002976:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002978:	e003      	b.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	74fb      	strb	r3, [r7, #19]
      break;
 800297e:	e000      	b.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002980:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002982:	7cfb      	ldrb	r3, [r7, #19]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d10b      	bne.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002988:	4b51      	ldr	r3, [pc, #324]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800298a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800298e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002996:	494e      	ldr	r1, [pc, #312]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002998:	4313      	orrs	r3, r2
 800299a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800299e:	e001      	b.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029a0:	7cfb      	ldrb	r3, [r7, #19]
 80029a2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	f000 809e 	beq.w	8002aee <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029b2:	2300      	movs	r3, #0
 80029b4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80029b6:	4b46      	ldr	r3, [pc, #280]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80029b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80029c2:	2301      	movs	r3, #1
 80029c4:	e000      	b.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80029c6:	2300      	movs	r3, #0
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00d      	beq.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029cc:	4b40      	ldr	r3, [pc, #256]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80029ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029d0:	4a3f      	ldr	r2, [pc, #252]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80029d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029d6:	6593      	str	r3, [r2, #88]	; 0x58
 80029d8:	4b3d      	ldr	r3, [pc, #244]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80029da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029e0:	60bb      	str	r3, [r7, #8]
 80029e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029e4:	2301      	movs	r3, #1
 80029e6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029e8:	4b3a      	ldr	r3, [pc, #232]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a39      	ldr	r2, [pc, #228]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80029ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029f2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80029f4:	f7fe f98a 	bl	8000d0c <HAL_GetTick>
 80029f8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80029fa:	e009      	b.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029fc:	f7fe f986 	bl	8000d0c <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d902      	bls.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	74fb      	strb	r3, [r7, #19]
        break;
 8002a0e:	e005      	b.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a10:	4b30      	ldr	r3, [pc, #192]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d0ef      	beq.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002a1c:	7cfb      	ldrb	r3, [r7, #19]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d15a      	bne.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002a22:	4b2b      	ldr	r3, [pc, #172]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a28:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a2c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d01e      	beq.n	8002a72 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a38:	697a      	ldr	r2, [r7, #20]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d019      	beq.n	8002a72 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002a3e:	4b24      	ldr	r3, [pc, #144]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a48:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002a4a:	4b21      	ldr	r3, [pc, #132]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a50:	4a1f      	ldr	r2, [pc, #124]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002a5a:	4b1d      	ldr	r3, [pc, #116]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a60:	4a1b      	ldr	r2, [pc, #108]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a66:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002a6a:	4a19      	ldr	r2, [pc, #100]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	f003 0301 	and.w	r3, r3, #1
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d016      	beq.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a7c:	f7fe f946 	bl	8000d0c <HAL_GetTick>
 8002a80:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a82:	e00b      	b.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a84:	f7fe f942 	bl	8000d0c <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d902      	bls.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	74fb      	strb	r3, [r7, #19]
            break;
 8002a9a:	e006      	b.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a9c:	4b0c      	ldr	r3, [pc, #48]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aa2:	f003 0302 	and.w	r3, r3, #2
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d0ec      	beq.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8002aaa:	7cfb      	ldrb	r3, [r7, #19]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d10b      	bne.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ab0:	4b07      	ldr	r3, [pc, #28]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ab6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002abe:	4904      	ldr	r1, [pc, #16]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002ac6:	e009      	b.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002ac8:	7cfb      	ldrb	r3, [r7, #19]
 8002aca:	74bb      	strb	r3, [r7, #18]
 8002acc:	e006      	b.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002ace:	bf00      	nop
 8002ad0:	40021000 	.word	0x40021000
 8002ad4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ad8:	7cfb      	ldrb	r3, [r7, #19]
 8002ada:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002adc:	7c7b      	ldrb	r3, [r7, #17]
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d105      	bne.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ae2:	4bb2      	ldr	r3, [pc, #712]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ae4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ae6:	4ab1      	ldr	r2, [pc, #708]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ae8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002aec:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0301 	and.w	r3, r3, #1
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d00a      	beq.n	8002b10 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002afa:	4bac      	ldr	r3, [pc, #688]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b00:	f023 0203 	bic.w	r2, r3, #3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6a1b      	ldr	r3, [r3, #32]
 8002b08:	49a8      	ldr	r1, [pc, #672]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0302 	and.w	r3, r3, #2
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d00a      	beq.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b1c:	4ba3      	ldr	r3, [pc, #652]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b22:	f023 020c 	bic.w	r2, r3, #12
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b2a:	49a0      	ldr	r1, [pc, #640]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0304 	and.w	r3, r3, #4
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d00a      	beq.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002b3e:	4b9b      	ldr	r3, [pc, #620]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b44:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b4c:	4997      	ldr	r1, [pc, #604]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 0320 	and.w	r3, r3, #32
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d00a      	beq.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002b60:	4b92      	ldr	r3, [pc, #584]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b66:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b6e:	498f      	ldr	r1, [pc, #572]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b70:	4313      	orrs	r3, r2
 8002b72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d00a      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002b82:	4b8a      	ldr	r3, [pc, #552]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b88:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b90:	4986      	ldr	r1, [pc, #536]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d00a      	beq.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002ba4:	4b81      	ldr	r3, [pc, #516]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002baa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb2:	497e      	ldr	r1, [pc, #504]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d00a      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002bc6:	4b79      	ldr	r3, [pc, #484]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bcc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd4:	4975      	ldr	r1, [pc, #468]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d00a      	beq.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002be8:	4b70      	ldr	r3, [pc, #448]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bee:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bf6:	496d      	ldr	r1, [pc, #436]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00a      	beq.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002c0a:	4b68      	ldr	r3, [pc, #416]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c10:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c18:	4964      	ldr	r1, [pc, #400]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d028      	beq.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c2c:	4b5f      	ldr	r3, [pc, #380]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c32:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c3a:	495c      	ldr	r1, [pc, #368]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c46:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002c4a:	d106      	bne.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c4c:	4b57      	ldr	r3, [pc, #348]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	4a56      	ldr	r2, [pc, #344]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002c56:	60d3      	str	r3, [r2, #12]
 8002c58:	e011      	b.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c5e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002c62:	d10c      	bne.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	3304      	adds	r3, #4
 8002c68:	2101      	movs	r1, #1
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f000 f8a0 	bl	8002db0 <RCCEx_PLLSAI1_Config>
 8002c70:	4603      	mov	r3, r0
 8002c72:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002c74:	7cfb      	ldrb	r3, [r7, #19]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d001      	beq.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8002c7a:	7cfb      	ldrb	r3, [r7, #19]
 8002c7c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d028      	beq.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002c8a:	4b48      	ldr	r3, [pc, #288]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c90:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c98:	4944      	ldr	r1, [pc, #272]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ca4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ca8:	d106      	bne.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002caa:	4b40      	ldr	r3, [pc, #256]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	4a3f      	ldr	r2, [pc, #252]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cb0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002cb4:	60d3      	str	r3, [r2, #12]
 8002cb6:	e011      	b.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cbc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002cc0:	d10c      	bne.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	3304      	adds	r3, #4
 8002cc6:	2101      	movs	r1, #1
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f000 f871 	bl	8002db0 <RCCEx_PLLSAI1_Config>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002cd2:	7cfb      	ldrb	r3, [r7, #19]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d001      	beq.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8002cd8:	7cfb      	ldrb	r3, [r7, #19]
 8002cda:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d028      	beq.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002ce8:	4b30      	ldr	r3, [pc, #192]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cf6:	492d      	ldr	r1, [pc, #180]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d02:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d06:	d106      	bne.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d08:	4b28      	ldr	r3, [pc, #160]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	4a27      	ldr	r2, [pc, #156]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d0e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d12:	60d3      	str	r3, [r2, #12]
 8002d14:	e011      	b.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x416>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d1a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002d1e:	d10c      	bne.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x416>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	3304      	adds	r3, #4
 8002d24:	2101      	movs	r1, #1
 8002d26:	4618      	mov	r0, r3
 8002d28:	f000 f842 	bl	8002db0 <RCCEx_PLLSAI1_Config>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d30:	7cfb      	ldrb	r3, [r7, #19]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d001      	beq.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x416>
      {
        /* set overall return value */
        status = ret;
 8002d36:	7cfb      	ldrb	r3, [r7, #19]
 8002d38:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d01c      	beq.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d46:	4b19      	ldr	r3, [pc, #100]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d4c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d54:	4915      	ldr	r1, [pc, #84]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d56:	4313      	orrs	r3, r2
 8002d58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d60:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002d64:	d10c      	bne.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	3304      	adds	r3, #4
 8002d6a:	2102      	movs	r1, #2
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f000 f81f 	bl	8002db0 <RCCEx_PLLSAI1_Config>
 8002d72:	4603      	mov	r3, r0
 8002d74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d76:	7cfb      	ldrb	r3, [r7, #19]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x45c>
      {
        /* set overall return value */
        status = ret;
 8002d7c:	7cfb      	ldrb	r3, [r7, #19]
 8002d7e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d00a      	beq.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x47e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002d8c:	4b07      	ldr	r3, [pc, #28]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d92:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d9a:	4904      	ldr	r1, [pc, #16]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002da2:	7cbb      	ldrb	r3, [r7, #18]
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3718      	adds	r7, #24
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	40021000 	.word	0x40021000

08002db0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b084      	sub	sp, #16
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002dbe:	4b74      	ldr	r3, [pc, #464]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002dc0:	68db      	ldr	r3, [r3, #12]
 8002dc2:	f003 0303 	and.w	r3, r3, #3
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d018      	beq.n	8002dfc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002dca:	4b71      	ldr	r3, [pc, #452]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	f003 0203 	and.w	r2, r3, #3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d10d      	bne.n	8002df6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
       ||
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d009      	beq.n	8002df6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002de2:	4b6b      	ldr	r3, [pc, #428]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002de4:	68db      	ldr	r3, [r3, #12]
 8002de6:	091b      	lsrs	r3, r3, #4
 8002de8:	f003 0307 	and.w	r3, r3, #7
 8002dec:	1c5a      	adds	r2, r3, #1
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
       ||
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d047      	beq.n	8002e86 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	73fb      	strb	r3, [r7, #15]
 8002dfa:	e044      	b.n	8002e86 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	2b03      	cmp	r3, #3
 8002e02:	d018      	beq.n	8002e36 <RCCEx_PLLSAI1_Config+0x86>
 8002e04:	2b03      	cmp	r3, #3
 8002e06:	d825      	bhi.n	8002e54 <RCCEx_PLLSAI1_Config+0xa4>
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d002      	beq.n	8002e12 <RCCEx_PLLSAI1_Config+0x62>
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d009      	beq.n	8002e24 <RCCEx_PLLSAI1_Config+0x74>
 8002e10:	e020      	b.n	8002e54 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002e12:	4b5f      	ldr	r3, [pc, #380]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d11d      	bne.n	8002e5a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e22:	e01a      	b.n	8002e5a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002e24:	4b5a      	ldr	r3, [pc, #360]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d116      	bne.n	8002e5e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e34:	e013      	b.n	8002e5e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002e36:	4b56      	ldr	r3, [pc, #344]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d10f      	bne.n	8002e62 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002e42:	4b53      	ldr	r3, [pc, #332]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d109      	bne.n	8002e62 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002e52:	e006      	b.n	8002e62 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	73fb      	strb	r3, [r7, #15]
      break;
 8002e58:	e004      	b.n	8002e64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002e5a:	bf00      	nop
 8002e5c:	e002      	b.n	8002e64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002e5e:	bf00      	nop
 8002e60:	e000      	b.n	8002e64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002e62:	bf00      	nop
    }

    if(status == HAL_OK)
 8002e64:	7bfb      	ldrb	r3, [r7, #15]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d10d      	bne.n	8002e86 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002e6a:	4b49      	ldr	r3, [pc, #292]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e6c:	68db      	ldr	r3, [r3, #12]
 8002e6e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6819      	ldr	r1, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	3b01      	subs	r3, #1
 8002e7c:	011b      	lsls	r3, r3, #4
 8002e7e:	430b      	orrs	r3, r1
 8002e80:	4943      	ldr	r1, [pc, #268]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e82:	4313      	orrs	r3, r2
 8002e84:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002e86:	7bfb      	ldrb	r3, [r7, #15]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d17c      	bne.n	8002f86 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002e8c:	4b40      	ldr	r3, [pc, #256]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a3f      	ldr	r2, [pc, #252]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e92:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002e96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e98:	f7fd ff38 	bl	8000d0c <HAL_GetTick>
 8002e9c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002e9e:	e009      	b.n	8002eb4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ea0:	f7fd ff34 	bl	8000d0c <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d902      	bls.n	8002eb4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	73fb      	strb	r3, [r7, #15]
        break;
 8002eb2:	e005      	b.n	8002ec0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002eb4:	4b36      	ldr	r3, [pc, #216]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d1ef      	bne.n	8002ea0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002ec0:	7bfb      	ldrb	r3, [r7, #15]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d15f      	bne.n	8002f86 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d110      	bne.n	8002eee <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ecc:	4b30      	ldr	r3, [pc, #192]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ece:	691b      	ldr	r3, [r3, #16]
 8002ed0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8002ed4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	6892      	ldr	r2, [r2, #8]
 8002edc:	0211      	lsls	r1, r2, #8
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	68d2      	ldr	r2, [r2, #12]
 8002ee2:	06d2      	lsls	r2, r2, #27
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	492a      	ldr	r1, [pc, #168]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	610b      	str	r3, [r1, #16]
 8002eec:	e027      	b.n	8002f3e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d112      	bne.n	8002f1a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ef4:	4b26      	ldr	r3, [pc, #152]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ef6:	691b      	ldr	r3, [r3, #16]
 8002ef8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002efc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	6892      	ldr	r2, [r2, #8]
 8002f04:	0211      	lsls	r1, r2, #8
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	6912      	ldr	r2, [r2, #16]
 8002f0a:	0852      	lsrs	r2, r2, #1
 8002f0c:	3a01      	subs	r2, #1
 8002f0e:	0552      	lsls	r2, r2, #21
 8002f10:	430a      	orrs	r2, r1
 8002f12:	491f      	ldr	r1, [pc, #124]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f14:	4313      	orrs	r3, r2
 8002f16:	610b      	str	r3, [r1, #16]
 8002f18:	e011      	b.n	8002f3e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f1a:	4b1d      	ldr	r3, [pc, #116]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f1c:	691b      	ldr	r3, [r3, #16]
 8002f1e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002f22:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	6892      	ldr	r2, [r2, #8]
 8002f2a:	0211      	lsls	r1, r2, #8
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	6952      	ldr	r2, [r2, #20]
 8002f30:	0852      	lsrs	r2, r2, #1
 8002f32:	3a01      	subs	r2, #1
 8002f34:	0652      	lsls	r2, r2, #25
 8002f36:	430a      	orrs	r2, r1
 8002f38:	4915      	ldr	r1, [pc, #84]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002f3e:	4b14      	ldr	r3, [pc, #80]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a13      	ldr	r2, [pc, #76]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f44:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002f48:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f4a:	f7fd fedf 	bl	8000d0c <HAL_GetTick>
 8002f4e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002f50:	e009      	b.n	8002f66 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002f52:	f7fd fedb 	bl	8000d0c <HAL_GetTick>
 8002f56:	4602      	mov	r2, r0
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d902      	bls.n	8002f66 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002f60:	2303      	movs	r3, #3
 8002f62:	73fb      	strb	r3, [r7, #15]
          break;
 8002f64:	e005      	b.n	8002f72 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002f66:	4b0a      	ldr	r3, [pc, #40]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d0ef      	beq.n	8002f52 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8002f72:	7bfb      	ldrb	r3, [r7, #15]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d106      	bne.n	8002f86 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002f78:	4b05      	ldr	r3, [pc, #20]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f7a:	691a      	ldr	r2, [r3, #16]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	699b      	ldr	r3, [r3, #24]
 8002f80:	4903      	ldr	r1, [pc, #12]	; (8002f90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002f86:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3710      	adds	r7, #16
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	40021000 	.word	0x40021000

08002f94 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d101      	bne.n	8002fa6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e040      	b.n	8003028 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d106      	bne.n	8002fbc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f7fd fdc0 	bl	8000b3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2224      	movs	r2, #36	; 0x24
 8002fc0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f022 0201 	bic.w	r2, r2, #1
 8002fd0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f000 f8c0 	bl	8003158 <UART_SetConfig>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d101      	bne.n	8002fe2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e022      	b.n	8003028 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d002      	beq.n	8002ff0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f000 fae8 	bl	80035c0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	685a      	ldr	r2, [r3, #4]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002ffe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	689a      	ldr	r2, [r3, #8]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800300e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f042 0201 	orr.w	r2, r2, #1
 800301e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f000 fb6f 	bl	8003704 <UART_CheckIdleState>
 8003026:	4603      	mov	r3, r0
}
 8003028:	4618      	mov	r0, r3
 800302a:	3708      	adds	r7, #8
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b08a      	sub	sp, #40	; 0x28
 8003034:	af02      	add	r7, sp, #8
 8003036:	60f8      	str	r0, [r7, #12]
 8003038:	60b9      	str	r1, [r7, #8]
 800303a:	603b      	str	r3, [r7, #0]
 800303c:	4613      	mov	r3, r2
 800303e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003044:	2b20      	cmp	r3, #32
 8003046:	f040 8082 	bne.w	800314e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d002      	beq.n	8003056 <HAL_UART_Transmit+0x26>
 8003050:	88fb      	ldrh	r3, [r7, #6]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d101      	bne.n	800305a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e07a      	b.n	8003150 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003060:	2b01      	cmp	r3, #1
 8003062:	d101      	bne.n	8003068 <HAL_UART_Transmit+0x38>
 8003064:	2302      	movs	r3, #2
 8003066:	e073      	b.n	8003150 <HAL_UART_Transmit+0x120>
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2200      	movs	r2, #0
 8003074:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2221      	movs	r2, #33	; 0x21
 800307c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800307e:	f7fd fe45 	bl	8000d0c <HAL_GetTick>
 8003082:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	88fa      	ldrh	r2, [r7, #6]
 8003088:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	88fa      	ldrh	r2, [r7, #6]
 8003090:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800309c:	d108      	bne.n	80030b0 <HAL_UART_Transmit+0x80>
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	691b      	ldr	r3, [r3, #16]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d104      	bne.n	80030b0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80030a6:	2300      	movs	r3, #0
 80030a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	61bb      	str	r3, [r7, #24]
 80030ae:	e003      	b.n	80030b8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030b4:	2300      	movs	r3, #0
 80030b6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80030c0:	e02d      	b.n	800311e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	9300      	str	r3, [sp, #0]
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	2200      	movs	r2, #0
 80030ca:	2180      	movs	r1, #128	; 0x80
 80030cc:	68f8      	ldr	r0, [r7, #12]
 80030ce:	f000 fb62 	bl	8003796 <UART_WaitOnFlagUntilTimeout>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d001      	beq.n	80030dc <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80030d8:	2303      	movs	r3, #3
 80030da:	e039      	b.n	8003150 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d10b      	bne.n	80030fa <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	881a      	ldrh	r2, [r3, #0]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030ee:	b292      	uxth	r2, r2
 80030f0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	3302      	adds	r3, #2
 80030f6:	61bb      	str	r3, [r7, #24]
 80030f8:	e008      	b.n	800310c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	781a      	ldrb	r2, [r3, #0]
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	b292      	uxth	r2, r2
 8003104:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	3301      	adds	r3, #1
 800310a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003112:	b29b      	uxth	r3, r3
 8003114:	3b01      	subs	r3, #1
 8003116:	b29a      	uxth	r2, r3
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003124:	b29b      	uxth	r3, r3
 8003126:	2b00      	cmp	r3, #0
 8003128:	d1cb      	bne.n	80030c2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	9300      	str	r3, [sp, #0]
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	2200      	movs	r2, #0
 8003132:	2140      	movs	r1, #64	; 0x40
 8003134:	68f8      	ldr	r0, [r7, #12]
 8003136:	f000 fb2e 	bl	8003796 <UART_WaitOnFlagUntilTimeout>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d001      	beq.n	8003144 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e005      	b.n	8003150 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2220      	movs	r2, #32
 8003148:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800314a:	2300      	movs	r3, #0
 800314c:	e000      	b.n	8003150 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800314e:	2302      	movs	r3, #2
  }
}
 8003150:	4618      	mov	r0, r3
 8003152:	3720      	adds	r7, #32
 8003154:	46bd      	mov	sp, r7
 8003156:	bd80      	pop	{r7, pc}

08003158 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003158:	b5b0      	push	{r4, r5, r7, lr}
 800315a:	b088      	sub	sp, #32
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003160:	2300      	movs	r3, #0
 8003162:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689a      	ldr	r2, [r3, #8]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	431a      	orrs	r2, r3
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	695b      	ldr	r3, [r3, #20]
 8003172:	431a      	orrs	r2, r3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	69db      	ldr	r3, [r3, #28]
 8003178:	4313      	orrs	r3, r2
 800317a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	4baa      	ldr	r3, [pc, #680]	; (800342c <UART_SetConfig+0x2d4>)
 8003184:	4013      	ands	r3, r2
 8003186:	687a      	ldr	r2, [r7, #4]
 8003188:	6812      	ldr	r2, [r2, #0]
 800318a:	69f9      	ldr	r1, [r7, #28]
 800318c:	430b      	orrs	r3, r1
 800318e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	68da      	ldr	r2, [r3, #12]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	430a      	orrs	r2, r1
 80031a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	699b      	ldr	r3, [r3, #24]
 80031aa:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a9f      	ldr	r2, [pc, #636]	; (8003430 <UART_SetConfig+0x2d8>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d004      	beq.n	80031c0 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6a1b      	ldr	r3, [r3, #32]
 80031ba:	69fa      	ldr	r2, [r7, #28]
 80031bc:	4313      	orrs	r3, r2
 80031be:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	69fa      	ldr	r2, [r7, #28]
 80031d0:	430a      	orrs	r2, r1
 80031d2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a96      	ldr	r2, [pc, #600]	; (8003434 <UART_SetConfig+0x2dc>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d121      	bne.n	8003222 <UART_SetConfig+0xca>
 80031de:	4b96      	ldr	r3, [pc, #600]	; (8003438 <UART_SetConfig+0x2e0>)
 80031e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031e4:	f003 0303 	and.w	r3, r3, #3
 80031e8:	2b03      	cmp	r3, #3
 80031ea:	d817      	bhi.n	800321c <UART_SetConfig+0xc4>
 80031ec:	a201      	add	r2, pc, #4	; (adr r2, 80031f4 <UART_SetConfig+0x9c>)
 80031ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031f2:	bf00      	nop
 80031f4:	08003205 	.word	0x08003205
 80031f8:	08003211 	.word	0x08003211
 80031fc:	0800320b 	.word	0x0800320b
 8003200:	08003217 	.word	0x08003217
 8003204:	2301      	movs	r3, #1
 8003206:	76fb      	strb	r3, [r7, #27]
 8003208:	e096      	b.n	8003338 <UART_SetConfig+0x1e0>
 800320a:	2302      	movs	r3, #2
 800320c:	76fb      	strb	r3, [r7, #27]
 800320e:	e093      	b.n	8003338 <UART_SetConfig+0x1e0>
 8003210:	2304      	movs	r3, #4
 8003212:	76fb      	strb	r3, [r7, #27]
 8003214:	e090      	b.n	8003338 <UART_SetConfig+0x1e0>
 8003216:	2308      	movs	r3, #8
 8003218:	76fb      	strb	r3, [r7, #27]
 800321a:	e08d      	b.n	8003338 <UART_SetConfig+0x1e0>
 800321c:	2310      	movs	r3, #16
 800321e:	76fb      	strb	r3, [r7, #27]
 8003220:	e08a      	b.n	8003338 <UART_SetConfig+0x1e0>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a85      	ldr	r2, [pc, #532]	; (800343c <UART_SetConfig+0x2e4>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d132      	bne.n	8003292 <UART_SetConfig+0x13a>
 800322c:	4b82      	ldr	r3, [pc, #520]	; (8003438 <UART_SetConfig+0x2e0>)
 800322e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003232:	f003 030c 	and.w	r3, r3, #12
 8003236:	2b0c      	cmp	r3, #12
 8003238:	d828      	bhi.n	800328c <UART_SetConfig+0x134>
 800323a:	a201      	add	r2, pc, #4	; (adr r2, 8003240 <UART_SetConfig+0xe8>)
 800323c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003240:	08003275 	.word	0x08003275
 8003244:	0800328d 	.word	0x0800328d
 8003248:	0800328d 	.word	0x0800328d
 800324c:	0800328d 	.word	0x0800328d
 8003250:	08003281 	.word	0x08003281
 8003254:	0800328d 	.word	0x0800328d
 8003258:	0800328d 	.word	0x0800328d
 800325c:	0800328d 	.word	0x0800328d
 8003260:	0800327b 	.word	0x0800327b
 8003264:	0800328d 	.word	0x0800328d
 8003268:	0800328d 	.word	0x0800328d
 800326c:	0800328d 	.word	0x0800328d
 8003270:	08003287 	.word	0x08003287
 8003274:	2300      	movs	r3, #0
 8003276:	76fb      	strb	r3, [r7, #27]
 8003278:	e05e      	b.n	8003338 <UART_SetConfig+0x1e0>
 800327a:	2302      	movs	r3, #2
 800327c:	76fb      	strb	r3, [r7, #27]
 800327e:	e05b      	b.n	8003338 <UART_SetConfig+0x1e0>
 8003280:	2304      	movs	r3, #4
 8003282:	76fb      	strb	r3, [r7, #27]
 8003284:	e058      	b.n	8003338 <UART_SetConfig+0x1e0>
 8003286:	2308      	movs	r3, #8
 8003288:	76fb      	strb	r3, [r7, #27]
 800328a:	e055      	b.n	8003338 <UART_SetConfig+0x1e0>
 800328c:	2310      	movs	r3, #16
 800328e:	76fb      	strb	r3, [r7, #27]
 8003290:	e052      	b.n	8003338 <UART_SetConfig+0x1e0>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a6a      	ldr	r2, [pc, #424]	; (8003440 <UART_SetConfig+0x2e8>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d120      	bne.n	80032de <UART_SetConfig+0x186>
 800329c:	4b66      	ldr	r3, [pc, #408]	; (8003438 <UART_SetConfig+0x2e0>)
 800329e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032a2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80032a6:	2b30      	cmp	r3, #48	; 0x30
 80032a8:	d013      	beq.n	80032d2 <UART_SetConfig+0x17a>
 80032aa:	2b30      	cmp	r3, #48	; 0x30
 80032ac:	d814      	bhi.n	80032d8 <UART_SetConfig+0x180>
 80032ae:	2b20      	cmp	r3, #32
 80032b0:	d009      	beq.n	80032c6 <UART_SetConfig+0x16e>
 80032b2:	2b20      	cmp	r3, #32
 80032b4:	d810      	bhi.n	80032d8 <UART_SetConfig+0x180>
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d002      	beq.n	80032c0 <UART_SetConfig+0x168>
 80032ba:	2b10      	cmp	r3, #16
 80032bc:	d006      	beq.n	80032cc <UART_SetConfig+0x174>
 80032be:	e00b      	b.n	80032d8 <UART_SetConfig+0x180>
 80032c0:	2300      	movs	r3, #0
 80032c2:	76fb      	strb	r3, [r7, #27]
 80032c4:	e038      	b.n	8003338 <UART_SetConfig+0x1e0>
 80032c6:	2302      	movs	r3, #2
 80032c8:	76fb      	strb	r3, [r7, #27]
 80032ca:	e035      	b.n	8003338 <UART_SetConfig+0x1e0>
 80032cc:	2304      	movs	r3, #4
 80032ce:	76fb      	strb	r3, [r7, #27]
 80032d0:	e032      	b.n	8003338 <UART_SetConfig+0x1e0>
 80032d2:	2308      	movs	r3, #8
 80032d4:	76fb      	strb	r3, [r7, #27]
 80032d6:	e02f      	b.n	8003338 <UART_SetConfig+0x1e0>
 80032d8:	2310      	movs	r3, #16
 80032da:	76fb      	strb	r3, [r7, #27]
 80032dc:	e02c      	b.n	8003338 <UART_SetConfig+0x1e0>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a53      	ldr	r2, [pc, #332]	; (8003430 <UART_SetConfig+0x2d8>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d125      	bne.n	8003334 <UART_SetConfig+0x1dc>
 80032e8:	4b53      	ldr	r3, [pc, #332]	; (8003438 <UART_SetConfig+0x2e0>)
 80032ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ee:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80032f2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80032f6:	d017      	beq.n	8003328 <UART_SetConfig+0x1d0>
 80032f8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80032fc:	d817      	bhi.n	800332e <UART_SetConfig+0x1d6>
 80032fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003302:	d00b      	beq.n	800331c <UART_SetConfig+0x1c4>
 8003304:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003308:	d811      	bhi.n	800332e <UART_SetConfig+0x1d6>
 800330a:	2b00      	cmp	r3, #0
 800330c:	d003      	beq.n	8003316 <UART_SetConfig+0x1be>
 800330e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003312:	d006      	beq.n	8003322 <UART_SetConfig+0x1ca>
 8003314:	e00b      	b.n	800332e <UART_SetConfig+0x1d6>
 8003316:	2300      	movs	r3, #0
 8003318:	76fb      	strb	r3, [r7, #27]
 800331a:	e00d      	b.n	8003338 <UART_SetConfig+0x1e0>
 800331c:	2302      	movs	r3, #2
 800331e:	76fb      	strb	r3, [r7, #27]
 8003320:	e00a      	b.n	8003338 <UART_SetConfig+0x1e0>
 8003322:	2304      	movs	r3, #4
 8003324:	76fb      	strb	r3, [r7, #27]
 8003326:	e007      	b.n	8003338 <UART_SetConfig+0x1e0>
 8003328:	2308      	movs	r3, #8
 800332a:	76fb      	strb	r3, [r7, #27]
 800332c:	e004      	b.n	8003338 <UART_SetConfig+0x1e0>
 800332e:	2310      	movs	r3, #16
 8003330:	76fb      	strb	r3, [r7, #27]
 8003332:	e001      	b.n	8003338 <UART_SetConfig+0x1e0>
 8003334:	2310      	movs	r3, #16
 8003336:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a3c      	ldr	r2, [pc, #240]	; (8003430 <UART_SetConfig+0x2d8>)
 800333e:	4293      	cmp	r3, r2
 8003340:	f040 8082 	bne.w	8003448 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003344:	7efb      	ldrb	r3, [r7, #27]
 8003346:	2b08      	cmp	r3, #8
 8003348:	d823      	bhi.n	8003392 <UART_SetConfig+0x23a>
 800334a:	a201      	add	r2, pc, #4	; (adr r2, 8003350 <UART_SetConfig+0x1f8>)
 800334c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003350:	08003375 	.word	0x08003375
 8003354:	08003393 	.word	0x08003393
 8003358:	0800337d 	.word	0x0800337d
 800335c:	08003393 	.word	0x08003393
 8003360:	08003383 	.word	0x08003383
 8003364:	08003393 	.word	0x08003393
 8003368:	08003393 	.word	0x08003393
 800336c:	08003393 	.word	0x08003393
 8003370:	0800338b 	.word	0x0800338b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003374:	f7ff fa4a 	bl	800280c <HAL_RCC_GetPCLK1Freq>
 8003378:	6178      	str	r0, [r7, #20]
        break;
 800337a:	e00f      	b.n	800339c <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800337c:	4b31      	ldr	r3, [pc, #196]	; (8003444 <UART_SetConfig+0x2ec>)
 800337e:	617b      	str	r3, [r7, #20]
        break;
 8003380:	e00c      	b.n	800339c <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003382:	f7ff f9ab 	bl	80026dc <HAL_RCC_GetSysClockFreq>
 8003386:	6178      	str	r0, [r7, #20]
        break;
 8003388:	e008      	b.n	800339c <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800338a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800338e:	617b      	str	r3, [r7, #20]
        break;
 8003390:	e004      	b.n	800339c <UART_SetConfig+0x244>
      default:
        pclk = 0U;
 8003392:	2300      	movs	r3, #0
 8003394:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	76bb      	strb	r3, [r7, #26]
        break;
 800339a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	f000 8100 	beq.w	80035a4 <UART_SetConfig+0x44c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	685a      	ldr	r2, [r3, #4]
 80033a8:	4613      	mov	r3, r2
 80033aa:	005b      	lsls	r3, r3, #1
 80033ac:	4413      	add	r3, r2
 80033ae:	697a      	ldr	r2, [r7, #20]
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d305      	bcc.n	80033c0 <UART_SetConfig+0x268>
          (pclk > (4096U * huart->Init.BaudRate)))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80033ba:	697a      	ldr	r2, [r7, #20]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d902      	bls.n	80033c6 <UART_SetConfig+0x26e>
      {
        ret = HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	76bb      	strb	r3, [r7, #26]
 80033c4:	e0ee      	b.n	80035a4 <UART_SetConfig+0x44c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f04f 0100 	mov.w	r1, #0
 80033ce:	f04f 0200 	mov.w	r2, #0
 80033d2:	f04f 0300 	mov.w	r3, #0
 80033d6:	020b      	lsls	r3, r1, #8
 80033d8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80033dc:	0202      	lsls	r2, r0, #8
 80033de:	6879      	ldr	r1, [r7, #4]
 80033e0:	6849      	ldr	r1, [r1, #4]
 80033e2:	0849      	lsrs	r1, r1, #1
 80033e4:	4608      	mov	r0, r1
 80033e6:	f04f 0100 	mov.w	r1, #0
 80033ea:	1814      	adds	r4, r2, r0
 80033ec:	eb43 0501 	adc.w	r5, r3, r1
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	461a      	mov	r2, r3
 80033f6:	f04f 0300 	mov.w	r3, #0
 80033fa:	4620      	mov	r0, r4
 80033fc:	4629      	mov	r1, r5
 80033fe:	f7fc ff37 	bl	8000270 <__aeabi_uldivmod>
 8003402:	4602      	mov	r2, r0
 8003404:	460b      	mov	r3, r1
 8003406:	4613      	mov	r3, r2
 8003408:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003410:	d308      	bcc.n	8003424 <UART_SetConfig+0x2cc>
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003418:	d204      	bcs.n	8003424 <UART_SetConfig+0x2cc>
        {
          huart->Instance->BRR = usartdiv;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	693a      	ldr	r2, [r7, #16]
 8003420:	60da      	str	r2, [r3, #12]
 8003422:	e0bf      	b.n	80035a4 <UART_SetConfig+0x44c>
        }
        else
        {
          ret = HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	76bb      	strb	r3, [r7, #26]
 8003428:	e0bc      	b.n	80035a4 <UART_SetConfig+0x44c>
 800342a:	bf00      	nop
 800342c:	efff69f3 	.word	0xefff69f3
 8003430:	40008000 	.word	0x40008000
 8003434:	40013800 	.word	0x40013800
 8003438:	40021000 	.word	0x40021000
 800343c:	40004400 	.word	0x40004400
 8003440:	40004800 	.word	0x40004800
 8003444:	00f42400 	.word	0x00f42400
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	69db      	ldr	r3, [r3, #28]
 800344c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003450:	d15c      	bne.n	800350c <UART_SetConfig+0x3b4>
  {
    switch (clocksource)
 8003452:	7efb      	ldrb	r3, [r7, #27]
 8003454:	2b08      	cmp	r3, #8
 8003456:	d828      	bhi.n	80034aa <UART_SetConfig+0x352>
 8003458:	a201      	add	r2, pc, #4	; (adr r2, 8003460 <UART_SetConfig+0x308>)
 800345a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800345e:	bf00      	nop
 8003460:	08003485 	.word	0x08003485
 8003464:	0800348d 	.word	0x0800348d
 8003468:	08003495 	.word	0x08003495
 800346c:	080034ab 	.word	0x080034ab
 8003470:	0800349b 	.word	0x0800349b
 8003474:	080034ab 	.word	0x080034ab
 8003478:	080034ab 	.word	0x080034ab
 800347c:	080034ab 	.word	0x080034ab
 8003480:	080034a3 	.word	0x080034a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003484:	f7ff f9c2 	bl	800280c <HAL_RCC_GetPCLK1Freq>
 8003488:	6178      	str	r0, [r7, #20]
        break;
 800348a:	e013      	b.n	80034b4 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800348c:	f7ff f9d4 	bl	8002838 <HAL_RCC_GetPCLK2Freq>
 8003490:	6178      	str	r0, [r7, #20]
        break;
 8003492:	e00f      	b.n	80034b4 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003494:	4b49      	ldr	r3, [pc, #292]	; (80035bc <UART_SetConfig+0x464>)
 8003496:	617b      	str	r3, [r7, #20]
        break;
 8003498:	e00c      	b.n	80034b4 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800349a:	f7ff f91f 	bl	80026dc <HAL_RCC_GetSysClockFreq>
 800349e:	6178      	str	r0, [r7, #20]
        break;
 80034a0:	e008      	b.n	80034b4 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034a6:	617b      	str	r3, [r7, #20]
        break;
 80034a8:	e004      	b.n	80034b4 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 80034aa:	2300      	movs	r3, #0
 80034ac:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	76bb      	strb	r3, [r7, #26]
        break;
 80034b2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d074      	beq.n	80035a4 <UART_SetConfig+0x44c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	005a      	lsls	r2, r3, #1
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	085b      	lsrs	r3, r3, #1
 80034c4:	441a      	add	r2, r3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	2b0f      	cmp	r3, #15
 80034d6:	d916      	bls.n	8003506 <UART_SetConfig+0x3ae>
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034de:	d212      	bcs.n	8003506 <UART_SetConfig+0x3ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	f023 030f 	bic.w	r3, r3, #15
 80034e8:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	085b      	lsrs	r3, r3, #1
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	f003 0307 	and.w	r3, r3, #7
 80034f4:	b29a      	uxth	r2, r3
 80034f6:	89fb      	ldrh	r3, [r7, #14]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	89fa      	ldrh	r2, [r7, #14]
 8003502:	60da      	str	r2, [r3, #12]
 8003504:	e04e      	b.n	80035a4 <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	76bb      	strb	r3, [r7, #26]
 800350a:	e04b      	b.n	80035a4 <UART_SetConfig+0x44c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800350c:	7efb      	ldrb	r3, [r7, #27]
 800350e:	2b08      	cmp	r3, #8
 8003510:	d827      	bhi.n	8003562 <UART_SetConfig+0x40a>
 8003512:	a201      	add	r2, pc, #4	; (adr r2, 8003518 <UART_SetConfig+0x3c0>)
 8003514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003518:	0800353d 	.word	0x0800353d
 800351c:	08003545 	.word	0x08003545
 8003520:	0800354d 	.word	0x0800354d
 8003524:	08003563 	.word	0x08003563
 8003528:	08003553 	.word	0x08003553
 800352c:	08003563 	.word	0x08003563
 8003530:	08003563 	.word	0x08003563
 8003534:	08003563 	.word	0x08003563
 8003538:	0800355b 	.word	0x0800355b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800353c:	f7ff f966 	bl	800280c <HAL_RCC_GetPCLK1Freq>
 8003540:	6178      	str	r0, [r7, #20]
        break;
 8003542:	e013      	b.n	800356c <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003544:	f7ff f978 	bl	8002838 <HAL_RCC_GetPCLK2Freq>
 8003548:	6178      	str	r0, [r7, #20]
        break;
 800354a:	e00f      	b.n	800356c <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800354c:	4b1b      	ldr	r3, [pc, #108]	; (80035bc <UART_SetConfig+0x464>)
 800354e:	617b      	str	r3, [r7, #20]
        break;
 8003550:	e00c      	b.n	800356c <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003552:	f7ff f8c3 	bl	80026dc <HAL_RCC_GetSysClockFreq>
 8003556:	6178      	str	r0, [r7, #20]
        break;
 8003558:	e008      	b.n	800356c <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800355a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800355e:	617b      	str	r3, [r7, #20]
        break;
 8003560:	e004      	b.n	800356c <UART_SetConfig+0x414>
      default:
        pclk = 0U;
 8003562:	2300      	movs	r3, #0
 8003564:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	76bb      	strb	r3, [r7, #26]
        break;
 800356a:	bf00      	nop
    }

    if (pclk != 0U)
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d018      	beq.n	80035a4 <UART_SetConfig+0x44c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	085a      	lsrs	r2, r3, #1
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	441a      	add	r2, r3
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	fbb2 f3f3 	udiv	r3, r2, r3
 8003584:	b29b      	uxth	r3, r3
 8003586:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	2b0f      	cmp	r3, #15
 800358c:	d908      	bls.n	80035a0 <UART_SetConfig+0x448>
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003594:	d204      	bcs.n	80035a0 <UART_SetConfig+0x448>
      {
        huart->Instance->BRR = usartdiv;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	693a      	ldr	r2, [r7, #16]
 800359c:	60da      	str	r2, [r3, #12]
 800359e:	e001      	b.n	80035a4 <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80035b0:	7ebb      	ldrb	r3, [r7, #26]
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3720      	adds	r7, #32
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bdb0      	pop	{r4, r5, r7, pc}
 80035ba:	bf00      	nop
 80035bc:	00f42400 	.word	0x00f42400

080035c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035cc:	f003 0301 	and.w	r3, r3, #1
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d00a      	beq.n	80035ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	430a      	orrs	r2, r1
 80035e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00a      	beq.n	800360c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	430a      	orrs	r2, r1
 800360a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003610:	f003 0304 	and.w	r3, r3, #4
 8003614:	2b00      	cmp	r3, #0
 8003616:	d00a      	beq.n	800362e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	430a      	orrs	r2, r1
 800362c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003632:	f003 0308 	and.w	r3, r3, #8
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00a      	beq.n	8003650 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	430a      	orrs	r2, r1
 800364e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003654:	f003 0310 	and.w	r3, r3, #16
 8003658:	2b00      	cmp	r3, #0
 800365a:	d00a      	beq.n	8003672 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	430a      	orrs	r2, r1
 8003670:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003676:	f003 0320 	and.w	r3, r3, #32
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00a      	beq.n	8003694 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	430a      	orrs	r2, r1
 8003692:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003698:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800369c:	2b00      	cmp	r3, #0
 800369e:	d01a      	beq.n	80036d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	430a      	orrs	r2, r1
 80036b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80036be:	d10a      	bne.n	80036d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	430a      	orrs	r2, r1
 80036d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d00a      	beq.n	80036f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	430a      	orrs	r2, r1
 80036f6:	605a      	str	r2, [r3, #4]
  }
}
 80036f8:	bf00      	nop
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr

08003704 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b086      	sub	sp, #24
 8003708:	af02      	add	r7, sp, #8
 800370a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003714:	f7fd fafa 	bl	8000d0c <HAL_GetTick>
 8003718:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0308 	and.w	r3, r3, #8
 8003724:	2b08      	cmp	r3, #8
 8003726:	d10e      	bne.n	8003746 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003728:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800372c:	9300      	str	r3, [sp, #0]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	2200      	movs	r2, #0
 8003732:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f000 f82d 	bl	8003796 <UART_WaitOnFlagUntilTimeout>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d001      	beq.n	8003746 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e023      	b.n	800378e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0304 	and.w	r3, r3, #4
 8003750:	2b04      	cmp	r3, #4
 8003752:	d10e      	bne.n	8003772 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003754:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003758:	9300      	str	r3, [sp, #0]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2200      	movs	r2, #0
 800375e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f000 f817 	bl	8003796 <UART_WaitOnFlagUntilTimeout>
 8003768:	4603      	mov	r3, r0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d001      	beq.n	8003772 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e00d      	b.n	800378e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2220      	movs	r2, #32
 8003776:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2220      	movs	r2, #32
 800377c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2200      	movs	r2, #0
 8003782:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2200      	movs	r2, #0
 8003788:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800378c:	2300      	movs	r3, #0
}
 800378e:	4618      	mov	r0, r3
 8003790:	3710      	adds	r7, #16
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}

08003796 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003796:	b580      	push	{r7, lr}
 8003798:	b084      	sub	sp, #16
 800379a:	af00      	add	r7, sp, #0
 800379c:	60f8      	str	r0, [r7, #12]
 800379e:	60b9      	str	r1, [r7, #8]
 80037a0:	603b      	str	r3, [r7, #0]
 80037a2:	4613      	mov	r3, r2
 80037a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037a6:	e05e      	b.n	8003866 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037a8:	69bb      	ldr	r3, [r7, #24]
 80037aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037ae:	d05a      	beq.n	8003866 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037b0:	f7fd faac 	bl	8000d0c <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	69ba      	ldr	r2, [r7, #24]
 80037bc:	429a      	cmp	r2, r3
 80037be:	d302      	bcc.n	80037c6 <UART_WaitOnFlagUntilTimeout+0x30>
 80037c0:	69bb      	ldr	r3, [r7, #24]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d11b      	bne.n	80037fe <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80037d4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	689a      	ldr	r2, [r3, #8]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f022 0201 	bic.w	r2, r2, #1
 80037e4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2220      	movs	r2, #32
 80037ea:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2220      	movs	r2, #32
 80037f0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e043      	b.n	8003886 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0304 	and.w	r3, r3, #4
 8003808:	2b00      	cmp	r3, #0
 800380a:	d02c      	beq.n	8003866 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	69db      	ldr	r3, [r3, #28]
 8003812:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003816:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800381a:	d124      	bne.n	8003866 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003824:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003834:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	689a      	ldr	r2, [r3, #8]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f022 0201 	bic.w	r2, r2, #1
 8003844:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2220      	movs	r2, #32
 800384a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2220      	movs	r2, #32
 8003850:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2220      	movs	r2, #32
 8003856:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003862:	2303      	movs	r3, #3
 8003864:	e00f      	b.n	8003886 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	69da      	ldr	r2, [r3, #28]
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	4013      	ands	r3, r2
 8003870:	68ba      	ldr	r2, [r7, #8]
 8003872:	429a      	cmp	r2, r3
 8003874:	bf0c      	ite	eq
 8003876:	2301      	moveq	r3, #1
 8003878:	2300      	movne	r3, #0
 800387a:	b2db      	uxtb	r3, r3
 800387c:	461a      	mov	r2, r3
 800387e:	79fb      	ldrb	r3, [r7, #7]
 8003880:	429a      	cmp	r2, r3
 8003882:	d091      	beq.n	80037a8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003884:	2300      	movs	r3, #0
}
 8003886:	4618      	mov	r0, r3
 8003888:	3710      	adds	r7, #16
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
	...

08003890 <__errno>:
 8003890:	4b01      	ldr	r3, [pc, #4]	; (8003898 <__errno+0x8>)
 8003892:	6818      	ldr	r0, [r3, #0]
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	2000000c 	.word	0x2000000c

0800389c <__libc_init_array>:
 800389c:	b570      	push	{r4, r5, r6, lr}
 800389e:	4d0d      	ldr	r5, [pc, #52]	; (80038d4 <__libc_init_array+0x38>)
 80038a0:	4c0d      	ldr	r4, [pc, #52]	; (80038d8 <__libc_init_array+0x3c>)
 80038a2:	1b64      	subs	r4, r4, r5
 80038a4:	10a4      	asrs	r4, r4, #2
 80038a6:	2600      	movs	r6, #0
 80038a8:	42a6      	cmp	r6, r4
 80038aa:	d109      	bne.n	80038c0 <__libc_init_array+0x24>
 80038ac:	4d0b      	ldr	r5, [pc, #44]	; (80038dc <__libc_init_array+0x40>)
 80038ae:	4c0c      	ldr	r4, [pc, #48]	; (80038e0 <__libc_init_array+0x44>)
 80038b0:	f000 ff76 	bl	80047a0 <_init>
 80038b4:	1b64      	subs	r4, r4, r5
 80038b6:	10a4      	asrs	r4, r4, #2
 80038b8:	2600      	movs	r6, #0
 80038ba:	42a6      	cmp	r6, r4
 80038bc:	d105      	bne.n	80038ca <__libc_init_array+0x2e>
 80038be:	bd70      	pop	{r4, r5, r6, pc}
 80038c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80038c4:	4798      	blx	r3
 80038c6:	3601      	adds	r6, #1
 80038c8:	e7ee      	b.n	80038a8 <__libc_init_array+0xc>
 80038ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80038ce:	4798      	blx	r3
 80038d0:	3601      	adds	r6, #1
 80038d2:	e7f2      	b.n	80038ba <__libc_init_array+0x1e>
 80038d4:	080048c4 	.word	0x080048c4
 80038d8:	080048c4 	.word	0x080048c4
 80038dc:	080048c4 	.word	0x080048c4
 80038e0:	080048c8 	.word	0x080048c8

080038e4 <memset>:
 80038e4:	4402      	add	r2, r0
 80038e6:	4603      	mov	r3, r0
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d100      	bne.n	80038ee <memset+0xa>
 80038ec:	4770      	bx	lr
 80038ee:	f803 1b01 	strb.w	r1, [r3], #1
 80038f2:	e7f9      	b.n	80038e8 <memset+0x4>

080038f4 <iprintf>:
 80038f4:	b40f      	push	{r0, r1, r2, r3}
 80038f6:	4b0a      	ldr	r3, [pc, #40]	; (8003920 <iprintf+0x2c>)
 80038f8:	b513      	push	{r0, r1, r4, lr}
 80038fa:	681c      	ldr	r4, [r3, #0]
 80038fc:	b124      	cbz	r4, 8003908 <iprintf+0x14>
 80038fe:	69a3      	ldr	r3, [r4, #24]
 8003900:	b913      	cbnz	r3, 8003908 <iprintf+0x14>
 8003902:	4620      	mov	r0, r4
 8003904:	f000 f866 	bl	80039d4 <__sinit>
 8003908:	ab05      	add	r3, sp, #20
 800390a:	9a04      	ldr	r2, [sp, #16]
 800390c:	68a1      	ldr	r1, [r4, #8]
 800390e:	9301      	str	r3, [sp, #4]
 8003910:	4620      	mov	r0, r4
 8003912:	f000 f983 	bl	8003c1c <_vfiprintf_r>
 8003916:	b002      	add	sp, #8
 8003918:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800391c:	b004      	add	sp, #16
 800391e:	4770      	bx	lr
 8003920:	2000000c 	.word	0x2000000c

08003924 <std>:
 8003924:	2300      	movs	r3, #0
 8003926:	b510      	push	{r4, lr}
 8003928:	4604      	mov	r4, r0
 800392a:	e9c0 3300 	strd	r3, r3, [r0]
 800392e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003932:	6083      	str	r3, [r0, #8]
 8003934:	8181      	strh	r1, [r0, #12]
 8003936:	6643      	str	r3, [r0, #100]	; 0x64
 8003938:	81c2      	strh	r2, [r0, #14]
 800393a:	6183      	str	r3, [r0, #24]
 800393c:	4619      	mov	r1, r3
 800393e:	2208      	movs	r2, #8
 8003940:	305c      	adds	r0, #92	; 0x5c
 8003942:	f7ff ffcf 	bl	80038e4 <memset>
 8003946:	4b05      	ldr	r3, [pc, #20]	; (800395c <std+0x38>)
 8003948:	6263      	str	r3, [r4, #36]	; 0x24
 800394a:	4b05      	ldr	r3, [pc, #20]	; (8003960 <std+0x3c>)
 800394c:	62a3      	str	r3, [r4, #40]	; 0x28
 800394e:	4b05      	ldr	r3, [pc, #20]	; (8003964 <std+0x40>)
 8003950:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003952:	4b05      	ldr	r3, [pc, #20]	; (8003968 <std+0x44>)
 8003954:	6224      	str	r4, [r4, #32]
 8003956:	6323      	str	r3, [r4, #48]	; 0x30
 8003958:	bd10      	pop	{r4, pc}
 800395a:	bf00      	nop
 800395c:	080041c5 	.word	0x080041c5
 8003960:	080041e7 	.word	0x080041e7
 8003964:	0800421f 	.word	0x0800421f
 8003968:	08004243 	.word	0x08004243

0800396c <_cleanup_r>:
 800396c:	4901      	ldr	r1, [pc, #4]	; (8003974 <_cleanup_r+0x8>)
 800396e:	f000 b8af 	b.w	8003ad0 <_fwalk_reent>
 8003972:	bf00      	nop
 8003974:	0800451d 	.word	0x0800451d

08003978 <__sfmoreglue>:
 8003978:	b570      	push	{r4, r5, r6, lr}
 800397a:	1e4a      	subs	r2, r1, #1
 800397c:	2568      	movs	r5, #104	; 0x68
 800397e:	4355      	muls	r5, r2
 8003980:	460e      	mov	r6, r1
 8003982:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003986:	f000 f8c5 	bl	8003b14 <_malloc_r>
 800398a:	4604      	mov	r4, r0
 800398c:	b140      	cbz	r0, 80039a0 <__sfmoreglue+0x28>
 800398e:	2100      	movs	r1, #0
 8003990:	e9c0 1600 	strd	r1, r6, [r0]
 8003994:	300c      	adds	r0, #12
 8003996:	60a0      	str	r0, [r4, #8]
 8003998:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800399c:	f7ff ffa2 	bl	80038e4 <memset>
 80039a0:	4620      	mov	r0, r4
 80039a2:	bd70      	pop	{r4, r5, r6, pc}

080039a4 <__sfp_lock_acquire>:
 80039a4:	4801      	ldr	r0, [pc, #4]	; (80039ac <__sfp_lock_acquire+0x8>)
 80039a6:	f000 b8b3 	b.w	8003b10 <__retarget_lock_acquire_recursive>
 80039aa:	bf00      	nop
 80039ac:	20000174 	.word	0x20000174

080039b0 <__sfp_lock_release>:
 80039b0:	4801      	ldr	r0, [pc, #4]	; (80039b8 <__sfp_lock_release+0x8>)
 80039b2:	f000 b8ae 	b.w	8003b12 <__retarget_lock_release_recursive>
 80039b6:	bf00      	nop
 80039b8:	20000174 	.word	0x20000174

080039bc <__sinit_lock_acquire>:
 80039bc:	4801      	ldr	r0, [pc, #4]	; (80039c4 <__sinit_lock_acquire+0x8>)
 80039be:	f000 b8a7 	b.w	8003b10 <__retarget_lock_acquire_recursive>
 80039c2:	bf00      	nop
 80039c4:	2000016f 	.word	0x2000016f

080039c8 <__sinit_lock_release>:
 80039c8:	4801      	ldr	r0, [pc, #4]	; (80039d0 <__sinit_lock_release+0x8>)
 80039ca:	f000 b8a2 	b.w	8003b12 <__retarget_lock_release_recursive>
 80039ce:	bf00      	nop
 80039d0:	2000016f 	.word	0x2000016f

080039d4 <__sinit>:
 80039d4:	b510      	push	{r4, lr}
 80039d6:	4604      	mov	r4, r0
 80039d8:	f7ff fff0 	bl	80039bc <__sinit_lock_acquire>
 80039dc:	69a3      	ldr	r3, [r4, #24]
 80039de:	b11b      	cbz	r3, 80039e8 <__sinit+0x14>
 80039e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039e4:	f7ff bff0 	b.w	80039c8 <__sinit_lock_release>
 80039e8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80039ec:	6523      	str	r3, [r4, #80]	; 0x50
 80039ee:	4b13      	ldr	r3, [pc, #76]	; (8003a3c <__sinit+0x68>)
 80039f0:	4a13      	ldr	r2, [pc, #76]	; (8003a40 <__sinit+0x6c>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	62a2      	str	r2, [r4, #40]	; 0x28
 80039f6:	42a3      	cmp	r3, r4
 80039f8:	bf04      	itt	eq
 80039fa:	2301      	moveq	r3, #1
 80039fc:	61a3      	streq	r3, [r4, #24]
 80039fe:	4620      	mov	r0, r4
 8003a00:	f000 f820 	bl	8003a44 <__sfp>
 8003a04:	6060      	str	r0, [r4, #4]
 8003a06:	4620      	mov	r0, r4
 8003a08:	f000 f81c 	bl	8003a44 <__sfp>
 8003a0c:	60a0      	str	r0, [r4, #8]
 8003a0e:	4620      	mov	r0, r4
 8003a10:	f000 f818 	bl	8003a44 <__sfp>
 8003a14:	2200      	movs	r2, #0
 8003a16:	60e0      	str	r0, [r4, #12]
 8003a18:	2104      	movs	r1, #4
 8003a1a:	6860      	ldr	r0, [r4, #4]
 8003a1c:	f7ff ff82 	bl	8003924 <std>
 8003a20:	68a0      	ldr	r0, [r4, #8]
 8003a22:	2201      	movs	r2, #1
 8003a24:	2109      	movs	r1, #9
 8003a26:	f7ff ff7d 	bl	8003924 <std>
 8003a2a:	68e0      	ldr	r0, [r4, #12]
 8003a2c:	2202      	movs	r2, #2
 8003a2e:	2112      	movs	r1, #18
 8003a30:	f7ff ff78 	bl	8003924 <std>
 8003a34:	2301      	movs	r3, #1
 8003a36:	61a3      	str	r3, [r4, #24]
 8003a38:	e7d2      	b.n	80039e0 <__sinit+0xc>
 8003a3a:	bf00      	nop
 8003a3c:	08004824 	.word	0x08004824
 8003a40:	0800396d 	.word	0x0800396d

08003a44 <__sfp>:
 8003a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a46:	4607      	mov	r7, r0
 8003a48:	f7ff ffac 	bl	80039a4 <__sfp_lock_acquire>
 8003a4c:	4b1e      	ldr	r3, [pc, #120]	; (8003ac8 <__sfp+0x84>)
 8003a4e:	681e      	ldr	r6, [r3, #0]
 8003a50:	69b3      	ldr	r3, [r6, #24]
 8003a52:	b913      	cbnz	r3, 8003a5a <__sfp+0x16>
 8003a54:	4630      	mov	r0, r6
 8003a56:	f7ff ffbd 	bl	80039d4 <__sinit>
 8003a5a:	3648      	adds	r6, #72	; 0x48
 8003a5c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003a60:	3b01      	subs	r3, #1
 8003a62:	d503      	bpl.n	8003a6c <__sfp+0x28>
 8003a64:	6833      	ldr	r3, [r6, #0]
 8003a66:	b30b      	cbz	r3, 8003aac <__sfp+0x68>
 8003a68:	6836      	ldr	r6, [r6, #0]
 8003a6a:	e7f7      	b.n	8003a5c <__sfp+0x18>
 8003a6c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003a70:	b9d5      	cbnz	r5, 8003aa8 <__sfp+0x64>
 8003a72:	4b16      	ldr	r3, [pc, #88]	; (8003acc <__sfp+0x88>)
 8003a74:	60e3      	str	r3, [r4, #12]
 8003a76:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003a7a:	6665      	str	r5, [r4, #100]	; 0x64
 8003a7c:	f000 f847 	bl	8003b0e <__retarget_lock_init_recursive>
 8003a80:	f7ff ff96 	bl	80039b0 <__sfp_lock_release>
 8003a84:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003a88:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003a8c:	6025      	str	r5, [r4, #0]
 8003a8e:	61a5      	str	r5, [r4, #24]
 8003a90:	2208      	movs	r2, #8
 8003a92:	4629      	mov	r1, r5
 8003a94:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003a98:	f7ff ff24 	bl	80038e4 <memset>
 8003a9c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003aa0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003aa4:	4620      	mov	r0, r4
 8003aa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003aa8:	3468      	adds	r4, #104	; 0x68
 8003aaa:	e7d9      	b.n	8003a60 <__sfp+0x1c>
 8003aac:	2104      	movs	r1, #4
 8003aae:	4638      	mov	r0, r7
 8003ab0:	f7ff ff62 	bl	8003978 <__sfmoreglue>
 8003ab4:	4604      	mov	r4, r0
 8003ab6:	6030      	str	r0, [r6, #0]
 8003ab8:	2800      	cmp	r0, #0
 8003aba:	d1d5      	bne.n	8003a68 <__sfp+0x24>
 8003abc:	f7ff ff78 	bl	80039b0 <__sfp_lock_release>
 8003ac0:	230c      	movs	r3, #12
 8003ac2:	603b      	str	r3, [r7, #0]
 8003ac4:	e7ee      	b.n	8003aa4 <__sfp+0x60>
 8003ac6:	bf00      	nop
 8003ac8:	08004824 	.word	0x08004824
 8003acc:	ffff0001 	.word	0xffff0001

08003ad0 <_fwalk_reent>:
 8003ad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ad4:	4606      	mov	r6, r0
 8003ad6:	4688      	mov	r8, r1
 8003ad8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003adc:	2700      	movs	r7, #0
 8003ade:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003ae2:	f1b9 0901 	subs.w	r9, r9, #1
 8003ae6:	d505      	bpl.n	8003af4 <_fwalk_reent+0x24>
 8003ae8:	6824      	ldr	r4, [r4, #0]
 8003aea:	2c00      	cmp	r4, #0
 8003aec:	d1f7      	bne.n	8003ade <_fwalk_reent+0xe>
 8003aee:	4638      	mov	r0, r7
 8003af0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003af4:	89ab      	ldrh	r3, [r5, #12]
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d907      	bls.n	8003b0a <_fwalk_reent+0x3a>
 8003afa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003afe:	3301      	adds	r3, #1
 8003b00:	d003      	beq.n	8003b0a <_fwalk_reent+0x3a>
 8003b02:	4629      	mov	r1, r5
 8003b04:	4630      	mov	r0, r6
 8003b06:	47c0      	blx	r8
 8003b08:	4307      	orrs	r7, r0
 8003b0a:	3568      	adds	r5, #104	; 0x68
 8003b0c:	e7e9      	b.n	8003ae2 <_fwalk_reent+0x12>

08003b0e <__retarget_lock_init_recursive>:
 8003b0e:	4770      	bx	lr

08003b10 <__retarget_lock_acquire_recursive>:
 8003b10:	4770      	bx	lr

08003b12 <__retarget_lock_release_recursive>:
 8003b12:	4770      	bx	lr

08003b14 <_malloc_r>:
 8003b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b16:	1ccd      	adds	r5, r1, #3
 8003b18:	f025 0503 	bic.w	r5, r5, #3
 8003b1c:	3508      	adds	r5, #8
 8003b1e:	2d0c      	cmp	r5, #12
 8003b20:	bf38      	it	cc
 8003b22:	250c      	movcc	r5, #12
 8003b24:	2d00      	cmp	r5, #0
 8003b26:	4606      	mov	r6, r0
 8003b28:	db01      	blt.n	8003b2e <_malloc_r+0x1a>
 8003b2a:	42a9      	cmp	r1, r5
 8003b2c:	d903      	bls.n	8003b36 <_malloc_r+0x22>
 8003b2e:	230c      	movs	r3, #12
 8003b30:	6033      	str	r3, [r6, #0]
 8003b32:	2000      	movs	r0, #0
 8003b34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b36:	f000 fda3 	bl	8004680 <__malloc_lock>
 8003b3a:	4921      	ldr	r1, [pc, #132]	; (8003bc0 <_malloc_r+0xac>)
 8003b3c:	680a      	ldr	r2, [r1, #0]
 8003b3e:	4614      	mov	r4, r2
 8003b40:	b99c      	cbnz	r4, 8003b6a <_malloc_r+0x56>
 8003b42:	4f20      	ldr	r7, [pc, #128]	; (8003bc4 <_malloc_r+0xb0>)
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	b923      	cbnz	r3, 8003b52 <_malloc_r+0x3e>
 8003b48:	4621      	mov	r1, r4
 8003b4a:	4630      	mov	r0, r6
 8003b4c:	f000 fb2a 	bl	80041a4 <_sbrk_r>
 8003b50:	6038      	str	r0, [r7, #0]
 8003b52:	4629      	mov	r1, r5
 8003b54:	4630      	mov	r0, r6
 8003b56:	f000 fb25 	bl	80041a4 <_sbrk_r>
 8003b5a:	1c43      	adds	r3, r0, #1
 8003b5c:	d123      	bne.n	8003ba6 <_malloc_r+0x92>
 8003b5e:	230c      	movs	r3, #12
 8003b60:	6033      	str	r3, [r6, #0]
 8003b62:	4630      	mov	r0, r6
 8003b64:	f000 fd92 	bl	800468c <__malloc_unlock>
 8003b68:	e7e3      	b.n	8003b32 <_malloc_r+0x1e>
 8003b6a:	6823      	ldr	r3, [r4, #0]
 8003b6c:	1b5b      	subs	r3, r3, r5
 8003b6e:	d417      	bmi.n	8003ba0 <_malloc_r+0x8c>
 8003b70:	2b0b      	cmp	r3, #11
 8003b72:	d903      	bls.n	8003b7c <_malloc_r+0x68>
 8003b74:	6023      	str	r3, [r4, #0]
 8003b76:	441c      	add	r4, r3
 8003b78:	6025      	str	r5, [r4, #0]
 8003b7a:	e004      	b.n	8003b86 <_malloc_r+0x72>
 8003b7c:	6863      	ldr	r3, [r4, #4]
 8003b7e:	42a2      	cmp	r2, r4
 8003b80:	bf0c      	ite	eq
 8003b82:	600b      	streq	r3, [r1, #0]
 8003b84:	6053      	strne	r3, [r2, #4]
 8003b86:	4630      	mov	r0, r6
 8003b88:	f000 fd80 	bl	800468c <__malloc_unlock>
 8003b8c:	f104 000b 	add.w	r0, r4, #11
 8003b90:	1d23      	adds	r3, r4, #4
 8003b92:	f020 0007 	bic.w	r0, r0, #7
 8003b96:	1ac2      	subs	r2, r0, r3
 8003b98:	d0cc      	beq.n	8003b34 <_malloc_r+0x20>
 8003b9a:	1a1b      	subs	r3, r3, r0
 8003b9c:	50a3      	str	r3, [r4, r2]
 8003b9e:	e7c9      	b.n	8003b34 <_malloc_r+0x20>
 8003ba0:	4622      	mov	r2, r4
 8003ba2:	6864      	ldr	r4, [r4, #4]
 8003ba4:	e7cc      	b.n	8003b40 <_malloc_r+0x2c>
 8003ba6:	1cc4      	adds	r4, r0, #3
 8003ba8:	f024 0403 	bic.w	r4, r4, #3
 8003bac:	42a0      	cmp	r0, r4
 8003bae:	d0e3      	beq.n	8003b78 <_malloc_r+0x64>
 8003bb0:	1a21      	subs	r1, r4, r0
 8003bb2:	4630      	mov	r0, r6
 8003bb4:	f000 faf6 	bl	80041a4 <_sbrk_r>
 8003bb8:	3001      	adds	r0, #1
 8003bba:	d1dd      	bne.n	8003b78 <_malloc_r+0x64>
 8003bbc:	e7cf      	b.n	8003b5e <_malloc_r+0x4a>
 8003bbe:	bf00      	nop
 8003bc0:	20000090 	.word	0x20000090
 8003bc4:	20000094 	.word	0x20000094

08003bc8 <__sfputc_r>:
 8003bc8:	6893      	ldr	r3, [r2, #8]
 8003bca:	3b01      	subs	r3, #1
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	b410      	push	{r4}
 8003bd0:	6093      	str	r3, [r2, #8]
 8003bd2:	da08      	bge.n	8003be6 <__sfputc_r+0x1e>
 8003bd4:	6994      	ldr	r4, [r2, #24]
 8003bd6:	42a3      	cmp	r3, r4
 8003bd8:	db01      	blt.n	8003bde <__sfputc_r+0x16>
 8003bda:	290a      	cmp	r1, #10
 8003bdc:	d103      	bne.n	8003be6 <__sfputc_r+0x1e>
 8003bde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003be2:	f000 bb33 	b.w	800424c <__swbuf_r>
 8003be6:	6813      	ldr	r3, [r2, #0]
 8003be8:	1c58      	adds	r0, r3, #1
 8003bea:	6010      	str	r0, [r2, #0]
 8003bec:	7019      	strb	r1, [r3, #0]
 8003bee:	4608      	mov	r0, r1
 8003bf0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003bf4:	4770      	bx	lr

08003bf6 <__sfputs_r>:
 8003bf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bf8:	4606      	mov	r6, r0
 8003bfa:	460f      	mov	r7, r1
 8003bfc:	4614      	mov	r4, r2
 8003bfe:	18d5      	adds	r5, r2, r3
 8003c00:	42ac      	cmp	r4, r5
 8003c02:	d101      	bne.n	8003c08 <__sfputs_r+0x12>
 8003c04:	2000      	movs	r0, #0
 8003c06:	e007      	b.n	8003c18 <__sfputs_r+0x22>
 8003c08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c0c:	463a      	mov	r2, r7
 8003c0e:	4630      	mov	r0, r6
 8003c10:	f7ff ffda 	bl	8003bc8 <__sfputc_r>
 8003c14:	1c43      	adds	r3, r0, #1
 8003c16:	d1f3      	bne.n	8003c00 <__sfputs_r+0xa>
 8003c18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003c1c <_vfiprintf_r>:
 8003c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c20:	460d      	mov	r5, r1
 8003c22:	b09d      	sub	sp, #116	; 0x74
 8003c24:	4614      	mov	r4, r2
 8003c26:	4698      	mov	r8, r3
 8003c28:	4606      	mov	r6, r0
 8003c2a:	b118      	cbz	r0, 8003c34 <_vfiprintf_r+0x18>
 8003c2c:	6983      	ldr	r3, [r0, #24]
 8003c2e:	b90b      	cbnz	r3, 8003c34 <_vfiprintf_r+0x18>
 8003c30:	f7ff fed0 	bl	80039d4 <__sinit>
 8003c34:	4b89      	ldr	r3, [pc, #548]	; (8003e5c <_vfiprintf_r+0x240>)
 8003c36:	429d      	cmp	r5, r3
 8003c38:	d11b      	bne.n	8003c72 <_vfiprintf_r+0x56>
 8003c3a:	6875      	ldr	r5, [r6, #4]
 8003c3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003c3e:	07d9      	lsls	r1, r3, #31
 8003c40:	d405      	bmi.n	8003c4e <_vfiprintf_r+0x32>
 8003c42:	89ab      	ldrh	r3, [r5, #12]
 8003c44:	059a      	lsls	r2, r3, #22
 8003c46:	d402      	bmi.n	8003c4e <_vfiprintf_r+0x32>
 8003c48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003c4a:	f7ff ff61 	bl	8003b10 <__retarget_lock_acquire_recursive>
 8003c4e:	89ab      	ldrh	r3, [r5, #12]
 8003c50:	071b      	lsls	r3, r3, #28
 8003c52:	d501      	bpl.n	8003c58 <_vfiprintf_r+0x3c>
 8003c54:	692b      	ldr	r3, [r5, #16]
 8003c56:	b9eb      	cbnz	r3, 8003c94 <_vfiprintf_r+0x78>
 8003c58:	4629      	mov	r1, r5
 8003c5a:	4630      	mov	r0, r6
 8003c5c:	f000 fb5a 	bl	8004314 <__swsetup_r>
 8003c60:	b1c0      	cbz	r0, 8003c94 <_vfiprintf_r+0x78>
 8003c62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003c64:	07dc      	lsls	r4, r3, #31
 8003c66:	d50e      	bpl.n	8003c86 <_vfiprintf_r+0x6a>
 8003c68:	f04f 30ff 	mov.w	r0, #4294967295
 8003c6c:	b01d      	add	sp, #116	; 0x74
 8003c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c72:	4b7b      	ldr	r3, [pc, #492]	; (8003e60 <_vfiprintf_r+0x244>)
 8003c74:	429d      	cmp	r5, r3
 8003c76:	d101      	bne.n	8003c7c <_vfiprintf_r+0x60>
 8003c78:	68b5      	ldr	r5, [r6, #8]
 8003c7a:	e7df      	b.n	8003c3c <_vfiprintf_r+0x20>
 8003c7c:	4b79      	ldr	r3, [pc, #484]	; (8003e64 <_vfiprintf_r+0x248>)
 8003c7e:	429d      	cmp	r5, r3
 8003c80:	bf08      	it	eq
 8003c82:	68f5      	ldreq	r5, [r6, #12]
 8003c84:	e7da      	b.n	8003c3c <_vfiprintf_r+0x20>
 8003c86:	89ab      	ldrh	r3, [r5, #12]
 8003c88:	0598      	lsls	r0, r3, #22
 8003c8a:	d4ed      	bmi.n	8003c68 <_vfiprintf_r+0x4c>
 8003c8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003c8e:	f7ff ff40 	bl	8003b12 <__retarget_lock_release_recursive>
 8003c92:	e7e9      	b.n	8003c68 <_vfiprintf_r+0x4c>
 8003c94:	2300      	movs	r3, #0
 8003c96:	9309      	str	r3, [sp, #36]	; 0x24
 8003c98:	2320      	movs	r3, #32
 8003c9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003c9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ca2:	2330      	movs	r3, #48	; 0x30
 8003ca4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003e68 <_vfiprintf_r+0x24c>
 8003ca8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003cac:	f04f 0901 	mov.w	r9, #1
 8003cb0:	4623      	mov	r3, r4
 8003cb2:	469a      	mov	sl, r3
 8003cb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003cb8:	b10a      	cbz	r2, 8003cbe <_vfiprintf_r+0xa2>
 8003cba:	2a25      	cmp	r2, #37	; 0x25
 8003cbc:	d1f9      	bne.n	8003cb2 <_vfiprintf_r+0x96>
 8003cbe:	ebba 0b04 	subs.w	fp, sl, r4
 8003cc2:	d00b      	beq.n	8003cdc <_vfiprintf_r+0xc0>
 8003cc4:	465b      	mov	r3, fp
 8003cc6:	4622      	mov	r2, r4
 8003cc8:	4629      	mov	r1, r5
 8003cca:	4630      	mov	r0, r6
 8003ccc:	f7ff ff93 	bl	8003bf6 <__sfputs_r>
 8003cd0:	3001      	adds	r0, #1
 8003cd2:	f000 80aa 	beq.w	8003e2a <_vfiprintf_r+0x20e>
 8003cd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003cd8:	445a      	add	r2, fp
 8003cda:	9209      	str	r2, [sp, #36]	; 0x24
 8003cdc:	f89a 3000 	ldrb.w	r3, [sl]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	f000 80a2 	beq.w	8003e2a <_vfiprintf_r+0x20e>
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8003cec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003cf0:	f10a 0a01 	add.w	sl, sl, #1
 8003cf4:	9304      	str	r3, [sp, #16]
 8003cf6:	9307      	str	r3, [sp, #28]
 8003cf8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003cfc:	931a      	str	r3, [sp, #104]	; 0x68
 8003cfe:	4654      	mov	r4, sl
 8003d00:	2205      	movs	r2, #5
 8003d02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d06:	4858      	ldr	r0, [pc, #352]	; (8003e68 <_vfiprintf_r+0x24c>)
 8003d08:	f7fc fa62 	bl	80001d0 <memchr>
 8003d0c:	9a04      	ldr	r2, [sp, #16]
 8003d0e:	b9d8      	cbnz	r0, 8003d48 <_vfiprintf_r+0x12c>
 8003d10:	06d1      	lsls	r1, r2, #27
 8003d12:	bf44      	itt	mi
 8003d14:	2320      	movmi	r3, #32
 8003d16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d1a:	0713      	lsls	r3, r2, #28
 8003d1c:	bf44      	itt	mi
 8003d1e:	232b      	movmi	r3, #43	; 0x2b
 8003d20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d24:	f89a 3000 	ldrb.w	r3, [sl]
 8003d28:	2b2a      	cmp	r3, #42	; 0x2a
 8003d2a:	d015      	beq.n	8003d58 <_vfiprintf_r+0x13c>
 8003d2c:	9a07      	ldr	r2, [sp, #28]
 8003d2e:	4654      	mov	r4, sl
 8003d30:	2000      	movs	r0, #0
 8003d32:	f04f 0c0a 	mov.w	ip, #10
 8003d36:	4621      	mov	r1, r4
 8003d38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003d3c:	3b30      	subs	r3, #48	; 0x30
 8003d3e:	2b09      	cmp	r3, #9
 8003d40:	d94e      	bls.n	8003de0 <_vfiprintf_r+0x1c4>
 8003d42:	b1b0      	cbz	r0, 8003d72 <_vfiprintf_r+0x156>
 8003d44:	9207      	str	r2, [sp, #28]
 8003d46:	e014      	b.n	8003d72 <_vfiprintf_r+0x156>
 8003d48:	eba0 0308 	sub.w	r3, r0, r8
 8003d4c:	fa09 f303 	lsl.w	r3, r9, r3
 8003d50:	4313      	orrs	r3, r2
 8003d52:	9304      	str	r3, [sp, #16]
 8003d54:	46a2      	mov	sl, r4
 8003d56:	e7d2      	b.n	8003cfe <_vfiprintf_r+0xe2>
 8003d58:	9b03      	ldr	r3, [sp, #12]
 8003d5a:	1d19      	adds	r1, r3, #4
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	9103      	str	r1, [sp, #12]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	bfbb      	ittet	lt
 8003d64:	425b      	neglt	r3, r3
 8003d66:	f042 0202 	orrlt.w	r2, r2, #2
 8003d6a:	9307      	strge	r3, [sp, #28]
 8003d6c:	9307      	strlt	r3, [sp, #28]
 8003d6e:	bfb8      	it	lt
 8003d70:	9204      	strlt	r2, [sp, #16]
 8003d72:	7823      	ldrb	r3, [r4, #0]
 8003d74:	2b2e      	cmp	r3, #46	; 0x2e
 8003d76:	d10c      	bne.n	8003d92 <_vfiprintf_r+0x176>
 8003d78:	7863      	ldrb	r3, [r4, #1]
 8003d7a:	2b2a      	cmp	r3, #42	; 0x2a
 8003d7c:	d135      	bne.n	8003dea <_vfiprintf_r+0x1ce>
 8003d7e:	9b03      	ldr	r3, [sp, #12]
 8003d80:	1d1a      	adds	r2, r3, #4
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	9203      	str	r2, [sp, #12]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	bfb8      	it	lt
 8003d8a:	f04f 33ff 	movlt.w	r3, #4294967295
 8003d8e:	3402      	adds	r4, #2
 8003d90:	9305      	str	r3, [sp, #20]
 8003d92:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003e78 <_vfiprintf_r+0x25c>
 8003d96:	7821      	ldrb	r1, [r4, #0]
 8003d98:	2203      	movs	r2, #3
 8003d9a:	4650      	mov	r0, sl
 8003d9c:	f7fc fa18 	bl	80001d0 <memchr>
 8003da0:	b140      	cbz	r0, 8003db4 <_vfiprintf_r+0x198>
 8003da2:	2340      	movs	r3, #64	; 0x40
 8003da4:	eba0 000a 	sub.w	r0, r0, sl
 8003da8:	fa03 f000 	lsl.w	r0, r3, r0
 8003dac:	9b04      	ldr	r3, [sp, #16]
 8003dae:	4303      	orrs	r3, r0
 8003db0:	3401      	adds	r4, #1
 8003db2:	9304      	str	r3, [sp, #16]
 8003db4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003db8:	482c      	ldr	r0, [pc, #176]	; (8003e6c <_vfiprintf_r+0x250>)
 8003dba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003dbe:	2206      	movs	r2, #6
 8003dc0:	f7fc fa06 	bl	80001d0 <memchr>
 8003dc4:	2800      	cmp	r0, #0
 8003dc6:	d03f      	beq.n	8003e48 <_vfiprintf_r+0x22c>
 8003dc8:	4b29      	ldr	r3, [pc, #164]	; (8003e70 <_vfiprintf_r+0x254>)
 8003dca:	bb1b      	cbnz	r3, 8003e14 <_vfiprintf_r+0x1f8>
 8003dcc:	9b03      	ldr	r3, [sp, #12]
 8003dce:	3307      	adds	r3, #7
 8003dd0:	f023 0307 	bic.w	r3, r3, #7
 8003dd4:	3308      	adds	r3, #8
 8003dd6:	9303      	str	r3, [sp, #12]
 8003dd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003dda:	443b      	add	r3, r7
 8003ddc:	9309      	str	r3, [sp, #36]	; 0x24
 8003dde:	e767      	b.n	8003cb0 <_vfiprintf_r+0x94>
 8003de0:	fb0c 3202 	mla	r2, ip, r2, r3
 8003de4:	460c      	mov	r4, r1
 8003de6:	2001      	movs	r0, #1
 8003de8:	e7a5      	b.n	8003d36 <_vfiprintf_r+0x11a>
 8003dea:	2300      	movs	r3, #0
 8003dec:	3401      	adds	r4, #1
 8003dee:	9305      	str	r3, [sp, #20]
 8003df0:	4619      	mov	r1, r3
 8003df2:	f04f 0c0a 	mov.w	ip, #10
 8003df6:	4620      	mov	r0, r4
 8003df8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003dfc:	3a30      	subs	r2, #48	; 0x30
 8003dfe:	2a09      	cmp	r2, #9
 8003e00:	d903      	bls.n	8003e0a <_vfiprintf_r+0x1ee>
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d0c5      	beq.n	8003d92 <_vfiprintf_r+0x176>
 8003e06:	9105      	str	r1, [sp, #20]
 8003e08:	e7c3      	b.n	8003d92 <_vfiprintf_r+0x176>
 8003e0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8003e0e:	4604      	mov	r4, r0
 8003e10:	2301      	movs	r3, #1
 8003e12:	e7f0      	b.n	8003df6 <_vfiprintf_r+0x1da>
 8003e14:	ab03      	add	r3, sp, #12
 8003e16:	9300      	str	r3, [sp, #0]
 8003e18:	462a      	mov	r2, r5
 8003e1a:	4b16      	ldr	r3, [pc, #88]	; (8003e74 <_vfiprintf_r+0x258>)
 8003e1c:	a904      	add	r1, sp, #16
 8003e1e:	4630      	mov	r0, r6
 8003e20:	f3af 8000 	nop.w
 8003e24:	4607      	mov	r7, r0
 8003e26:	1c78      	adds	r0, r7, #1
 8003e28:	d1d6      	bne.n	8003dd8 <_vfiprintf_r+0x1bc>
 8003e2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003e2c:	07d9      	lsls	r1, r3, #31
 8003e2e:	d405      	bmi.n	8003e3c <_vfiprintf_r+0x220>
 8003e30:	89ab      	ldrh	r3, [r5, #12]
 8003e32:	059a      	lsls	r2, r3, #22
 8003e34:	d402      	bmi.n	8003e3c <_vfiprintf_r+0x220>
 8003e36:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003e38:	f7ff fe6b 	bl	8003b12 <__retarget_lock_release_recursive>
 8003e3c:	89ab      	ldrh	r3, [r5, #12]
 8003e3e:	065b      	lsls	r3, r3, #25
 8003e40:	f53f af12 	bmi.w	8003c68 <_vfiprintf_r+0x4c>
 8003e44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003e46:	e711      	b.n	8003c6c <_vfiprintf_r+0x50>
 8003e48:	ab03      	add	r3, sp, #12
 8003e4a:	9300      	str	r3, [sp, #0]
 8003e4c:	462a      	mov	r2, r5
 8003e4e:	4b09      	ldr	r3, [pc, #36]	; (8003e74 <_vfiprintf_r+0x258>)
 8003e50:	a904      	add	r1, sp, #16
 8003e52:	4630      	mov	r0, r6
 8003e54:	f000 f880 	bl	8003f58 <_printf_i>
 8003e58:	e7e4      	b.n	8003e24 <_vfiprintf_r+0x208>
 8003e5a:	bf00      	nop
 8003e5c:	08004848 	.word	0x08004848
 8003e60:	08004868 	.word	0x08004868
 8003e64:	08004828 	.word	0x08004828
 8003e68:	08004888 	.word	0x08004888
 8003e6c:	08004892 	.word	0x08004892
 8003e70:	00000000 	.word	0x00000000
 8003e74:	08003bf7 	.word	0x08003bf7
 8003e78:	0800488e 	.word	0x0800488e

08003e7c <_printf_common>:
 8003e7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e80:	4616      	mov	r6, r2
 8003e82:	4699      	mov	r9, r3
 8003e84:	688a      	ldr	r2, [r1, #8]
 8003e86:	690b      	ldr	r3, [r1, #16]
 8003e88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	bfb8      	it	lt
 8003e90:	4613      	movlt	r3, r2
 8003e92:	6033      	str	r3, [r6, #0]
 8003e94:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003e98:	4607      	mov	r7, r0
 8003e9a:	460c      	mov	r4, r1
 8003e9c:	b10a      	cbz	r2, 8003ea2 <_printf_common+0x26>
 8003e9e:	3301      	adds	r3, #1
 8003ea0:	6033      	str	r3, [r6, #0]
 8003ea2:	6823      	ldr	r3, [r4, #0]
 8003ea4:	0699      	lsls	r1, r3, #26
 8003ea6:	bf42      	ittt	mi
 8003ea8:	6833      	ldrmi	r3, [r6, #0]
 8003eaa:	3302      	addmi	r3, #2
 8003eac:	6033      	strmi	r3, [r6, #0]
 8003eae:	6825      	ldr	r5, [r4, #0]
 8003eb0:	f015 0506 	ands.w	r5, r5, #6
 8003eb4:	d106      	bne.n	8003ec4 <_printf_common+0x48>
 8003eb6:	f104 0a19 	add.w	sl, r4, #25
 8003eba:	68e3      	ldr	r3, [r4, #12]
 8003ebc:	6832      	ldr	r2, [r6, #0]
 8003ebe:	1a9b      	subs	r3, r3, r2
 8003ec0:	42ab      	cmp	r3, r5
 8003ec2:	dc26      	bgt.n	8003f12 <_printf_common+0x96>
 8003ec4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003ec8:	1e13      	subs	r3, r2, #0
 8003eca:	6822      	ldr	r2, [r4, #0]
 8003ecc:	bf18      	it	ne
 8003ece:	2301      	movne	r3, #1
 8003ed0:	0692      	lsls	r2, r2, #26
 8003ed2:	d42b      	bmi.n	8003f2c <_printf_common+0xb0>
 8003ed4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003ed8:	4649      	mov	r1, r9
 8003eda:	4638      	mov	r0, r7
 8003edc:	47c0      	blx	r8
 8003ede:	3001      	adds	r0, #1
 8003ee0:	d01e      	beq.n	8003f20 <_printf_common+0xa4>
 8003ee2:	6823      	ldr	r3, [r4, #0]
 8003ee4:	68e5      	ldr	r5, [r4, #12]
 8003ee6:	6832      	ldr	r2, [r6, #0]
 8003ee8:	f003 0306 	and.w	r3, r3, #6
 8003eec:	2b04      	cmp	r3, #4
 8003eee:	bf08      	it	eq
 8003ef0:	1aad      	subeq	r5, r5, r2
 8003ef2:	68a3      	ldr	r3, [r4, #8]
 8003ef4:	6922      	ldr	r2, [r4, #16]
 8003ef6:	bf0c      	ite	eq
 8003ef8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003efc:	2500      	movne	r5, #0
 8003efe:	4293      	cmp	r3, r2
 8003f00:	bfc4      	itt	gt
 8003f02:	1a9b      	subgt	r3, r3, r2
 8003f04:	18ed      	addgt	r5, r5, r3
 8003f06:	2600      	movs	r6, #0
 8003f08:	341a      	adds	r4, #26
 8003f0a:	42b5      	cmp	r5, r6
 8003f0c:	d11a      	bne.n	8003f44 <_printf_common+0xc8>
 8003f0e:	2000      	movs	r0, #0
 8003f10:	e008      	b.n	8003f24 <_printf_common+0xa8>
 8003f12:	2301      	movs	r3, #1
 8003f14:	4652      	mov	r2, sl
 8003f16:	4649      	mov	r1, r9
 8003f18:	4638      	mov	r0, r7
 8003f1a:	47c0      	blx	r8
 8003f1c:	3001      	adds	r0, #1
 8003f1e:	d103      	bne.n	8003f28 <_printf_common+0xac>
 8003f20:	f04f 30ff 	mov.w	r0, #4294967295
 8003f24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f28:	3501      	adds	r5, #1
 8003f2a:	e7c6      	b.n	8003eba <_printf_common+0x3e>
 8003f2c:	18e1      	adds	r1, r4, r3
 8003f2e:	1c5a      	adds	r2, r3, #1
 8003f30:	2030      	movs	r0, #48	; 0x30
 8003f32:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003f36:	4422      	add	r2, r4
 8003f38:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003f3c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003f40:	3302      	adds	r3, #2
 8003f42:	e7c7      	b.n	8003ed4 <_printf_common+0x58>
 8003f44:	2301      	movs	r3, #1
 8003f46:	4622      	mov	r2, r4
 8003f48:	4649      	mov	r1, r9
 8003f4a:	4638      	mov	r0, r7
 8003f4c:	47c0      	blx	r8
 8003f4e:	3001      	adds	r0, #1
 8003f50:	d0e6      	beq.n	8003f20 <_printf_common+0xa4>
 8003f52:	3601      	adds	r6, #1
 8003f54:	e7d9      	b.n	8003f0a <_printf_common+0x8e>
	...

08003f58 <_printf_i>:
 8003f58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f5c:	460c      	mov	r4, r1
 8003f5e:	4691      	mov	r9, r2
 8003f60:	7e27      	ldrb	r7, [r4, #24]
 8003f62:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003f64:	2f78      	cmp	r7, #120	; 0x78
 8003f66:	4680      	mov	r8, r0
 8003f68:	469a      	mov	sl, r3
 8003f6a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003f6e:	d807      	bhi.n	8003f80 <_printf_i+0x28>
 8003f70:	2f62      	cmp	r7, #98	; 0x62
 8003f72:	d80a      	bhi.n	8003f8a <_printf_i+0x32>
 8003f74:	2f00      	cmp	r7, #0
 8003f76:	f000 80d8 	beq.w	800412a <_printf_i+0x1d2>
 8003f7a:	2f58      	cmp	r7, #88	; 0x58
 8003f7c:	f000 80a3 	beq.w	80040c6 <_printf_i+0x16e>
 8003f80:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003f84:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003f88:	e03a      	b.n	8004000 <_printf_i+0xa8>
 8003f8a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003f8e:	2b15      	cmp	r3, #21
 8003f90:	d8f6      	bhi.n	8003f80 <_printf_i+0x28>
 8003f92:	a001      	add	r0, pc, #4	; (adr r0, 8003f98 <_printf_i+0x40>)
 8003f94:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003f98:	08003ff1 	.word	0x08003ff1
 8003f9c:	08004005 	.word	0x08004005
 8003fa0:	08003f81 	.word	0x08003f81
 8003fa4:	08003f81 	.word	0x08003f81
 8003fa8:	08003f81 	.word	0x08003f81
 8003fac:	08003f81 	.word	0x08003f81
 8003fb0:	08004005 	.word	0x08004005
 8003fb4:	08003f81 	.word	0x08003f81
 8003fb8:	08003f81 	.word	0x08003f81
 8003fbc:	08003f81 	.word	0x08003f81
 8003fc0:	08003f81 	.word	0x08003f81
 8003fc4:	08004111 	.word	0x08004111
 8003fc8:	08004035 	.word	0x08004035
 8003fcc:	080040f3 	.word	0x080040f3
 8003fd0:	08003f81 	.word	0x08003f81
 8003fd4:	08003f81 	.word	0x08003f81
 8003fd8:	08004133 	.word	0x08004133
 8003fdc:	08003f81 	.word	0x08003f81
 8003fe0:	08004035 	.word	0x08004035
 8003fe4:	08003f81 	.word	0x08003f81
 8003fe8:	08003f81 	.word	0x08003f81
 8003fec:	080040fb 	.word	0x080040fb
 8003ff0:	680b      	ldr	r3, [r1, #0]
 8003ff2:	1d1a      	adds	r2, r3, #4
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	600a      	str	r2, [r1, #0]
 8003ff8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003ffc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004000:	2301      	movs	r3, #1
 8004002:	e0a3      	b.n	800414c <_printf_i+0x1f4>
 8004004:	6825      	ldr	r5, [r4, #0]
 8004006:	6808      	ldr	r0, [r1, #0]
 8004008:	062e      	lsls	r6, r5, #24
 800400a:	f100 0304 	add.w	r3, r0, #4
 800400e:	d50a      	bpl.n	8004026 <_printf_i+0xce>
 8004010:	6805      	ldr	r5, [r0, #0]
 8004012:	600b      	str	r3, [r1, #0]
 8004014:	2d00      	cmp	r5, #0
 8004016:	da03      	bge.n	8004020 <_printf_i+0xc8>
 8004018:	232d      	movs	r3, #45	; 0x2d
 800401a:	426d      	negs	r5, r5
 800401c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004020:	485e      	ldr	r0, [pc, #376]	; (800419c <_printf_i+0x244>)
 8004022:	230a      	movs	r3, #10
 8004024:	e019      	b.n	800405a <_printf_i+0x102>
 8004026:	f015 0f40 	tst.w	r5, #64	; 0x40
 800402a:	6805      	ldr	r5, [r0, #0]
 800402c:	600b      	str	r3, [r1, #0]
 800402e:	bf18      	it	ne
 8004030:	b22d      	sxthne	r5, r5
 8004032:	e7ef      	b.n	8004014 <_printf_i+0xbc>
 8004034:	680b      	ldr	r3, [r1, #0]
 8004036:	6825      	ldr	r5, [r4, #0]
 8004038:	1d18      	adds	r0, r3, #4
 800403a:	6008      	str	r0, [r1, #0]
 800403c:	0628      	lsls	r0, r5, #24
 800403e:	d501      	bpl.n	8004044 <_printf_i+0xec>
 8004040:	681d      	ldr	r5, [r3, #0]
 8004042:	e002      	b.n	800404a <_printf_i+0xf2>
 8004044:	0669      	lsls	r1, r5, #25
 8004046:	d5fb      	bpl.n	8004040 <_printf_i+0xe8>
 8004048:	881d      	ldrh	r5, [r3, #0]
 800404a:	4854      	ldr	r0, [pc, #336]	; (800419c <_printf_i+0x244>)
 800404c:	2f6f      	cmp	r7, #111	; 0x6f
 800404e:	bf0c      	ite	eq
 8004050:	2308      	moveq	r3, #8
 8004052:	230a      	movne	r3, #10
 8004054:	2100      	movs	r1, #0
 8004056:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800405a:	6866      	ldr	r6, [r4, #4]
 800405c:	60a6      	str	r6, [r4, #8]
 800405e:	2e00      	cmp	r6, #0
 8004060:	bfa2      	ittt	ge
 8004062:	6821      	ldrge	r1, [r4, #0]
 8004064:	f021 0104 	bicge.w	r1, r1, #4
 8004068:	6021      	strge	r1, [r4, #0]
 800406a:	b90d      	cbnz	r5, 8004070 <_printf_i+0x118>
 800406c:	2e00      	cmp	r6, #0
 800406e:	d04d      	beq.n	800410c <_printf_i+0x1b4>
 8004070:	4616      	mov	r6, r2
 8004072:	fbb5 f1f3 	udiv	r1, r5, r3
 8004076:	fb03 5711 	mls	r7, r3, r1, r5
 800407a:	5dc7      	ldrb	r7, [r0, r7]
 800407c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004080:	462f      	mov	r7, r5
 8004082:	42bb      	cmp	r3, r7
 8004084:	460d      	mov	r5, r1
 8004086:	d9f4      	bls.n	8004072 <_printf_i+0x11a>
 8004088:	2b08      	cmp	r3, #8
 800408a:	d10b      	bne.n	80040a4 <_printf_i+0x14c>
 800408c:	6823      	ldr	r3, [r4, #0]
 800408e:	07df      	lsls	r7, r3, #31
 8004090:	d508      	bpl.n	80040a4 <_printf_i+0x14c>
 8004092:	6923      	ldr	r3, [r4, #16]
 8004094:	6861      	ldr	r1, [r4, #4]
 8004096:	4299      	cmp	r1, r3
 8004098:	bfde      	ittt	le
 800409a:	2330      	movle	r3, #48	; 0x30
 800409c:	f806 3c01 	strble.w	r3, [r6, #-1]
 80040a0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80040a4:	1b92      	subs	r2, r2, r6
 80040a6:	6122      	str	r2, [r4, #16]
 80040a8:	f8cd a000 	str.w	sl, [sp]
 80040ac:	464b      	mov	r3, r9
 80040ae:	aa03      	add	r2, sp, #12
 80040b0:	4621      	mov	r1, r4
 80040b2:	4640      	mov	r0, r8
 80040b4:	f7ff fee2 	bl	8003e7c <_printf_common>
 80040b8:	3001      	adds	r0, #1
 80040ba:	d14c      	bne.n	8004156 <_printf_i+0x1fe>
 80040bc:	f04f 30ff 	mov.w	r0, #4294967295
 80040c0:	b004      	add	sp, #16
 80040c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040c6:	4835      	ldr	r0, [pc, #212]	; (800419c <_printf_i+0x244>)
 80040c8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80040cc:	6823      	ldr	r3, [r4, #0]
 80040ce:	680e      	ldr	r6, [r1, #0]
 80040d0:	061f      	lsls	r7, r3, #24
 80040d2:	f856 5b04 	ldr.w	r5, [r6], #4
 80040d6:	600e      	str	r6, [r1, #0]
 80040d8:	d514      	bpl.n	8004104 <_printf_i+0x1ac>
 80040da:	07d9      	lsls	r1, r3, #31
 80040dc:	bf44      	itt	mi
 80040de:	f043 0320 	orrmi.w	r3, r3, #32
 80040e2:	6023      	strmi	r3, [r4, #0]
 80040e4:	b91d      	cbnz	r5, 80040ee <_printf_i+0x196>
 80040e6:	6823      	ldr	r3, [r4, #0]
 80040e8:	f023 0320 	bic.w	r3, r3, #32
 80040ec:	6023      	str	r3, [r4, #0]
 80040ee:	2310      	movs	r3, #16
 80040f0:	e7b0      	b.n	8004054 <_printf_i+0xfc>
 80040f2:	6823      	ldr	r3, [r4, #0]
 80040f4:	f043 0320 	orr.w	r3, r3, #32
 80040f8:	6023      	str	r3, [r4, #0]
 80040fa:	2378      	movs	r3, #120	; 0x78
 80040fc:	4828      	ldr	r0, [pc, #160]	; (80041a0 <_printf_i+0x248>)
 80040fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004102:	e7e3      	b.n	80040cc <_printf_i+0x174>
 8004104:	065e      	lsls	r6, r3, #25
 8004106:	bf48      	it	mi
 8004108:	b2ad      	uxthmi	r5, r5
 800410a:	e7e6      	b.n	80040da <_printf_i+0x182>
 800410c:	4616      	mov	r6, r2
 800410e:	e7bb      	b.n	8004088 <_printf_i+0x130>
 8004110:	680b      	ldr	r3, [r1, #0]
 8004112:	6826      	ldr	r6, [r4, #0]
 8004114:	6960      	ldr	r0, [r4, #20]
 8004116:	1d1d      	adds	r5, r3, #4
 8004118:	600d      	str	r5, [r1, #0]
 800411a:	0635      	lsls	r5, r6, #24
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	d501      	bpl.n	8004124 <_printf_i+0x1cc>
 8004120:	6018      	str	r0, [r3, #0]
 8004122:	e002      	b.n	800412a <_printf_i+0x1d2>
 8004124:	0671      	lsls	r1, r6, #25
 8004126:	d5fb      	bpl.n	8004120 <_printf_i+0x1c8>
 8004128:	8018      	strh	r0, [r3, #0]
 800412a:	2300      	movs	r3, #0
 800412c:	6123      	str	r3, [r4, #16]
 800412e:	4616      	mov	r6, r2
 8004130:	e7ba      	b.n	80040a8 <_printf_i+0x150>
 8004132:	680b      	ldr	r3, [r1, #0]
 8004134:	1d1a      	adds	r2, r3, #4
 8004136:	600a      	str	r2, [r1, #0]
 8004138:	681e      	ldr	r6, [r3, #0]
 800413a:	6862      	ldr	r2, [r4, #4]
 800413c:	2100      	movs	r1, #0
 800413e:	4630      	mov	r0, r6
 8004140:	f7fc f846 	bl	80001d0 <memchr>
 8004144:	b108      	cbz	r0, 800414a <_printf_i+0x1f2>
 8004146:	1b80      	subs	r0, r0, r6
 8004148:	6060      	str	r0, [r4, #4]
 800414a:	6863      	ldr	r3, [r4, #4]
 800414c:	6123      	str	r3, [r4, #16]
 800414e:	2300      	movs	r3, #0
 8004150:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004154:	e7a8      	b.n	80040a8 <_printf_i+0x150>
 8004156:	6923      	ldr	r3, [r4, #16]
 8004158:	4632      	mov	r2, r6
 800415a:	4649      	mov	r1, r9
 800415c:	4640      	mov	r0, r8
 800415e:	47d0      	blx	sl
 8004160:	3001      	adds	r0, #1
 8004162:	d0ab      	beq.n	80040bc <_printf_i+0x164>
 8004164:	6823      	ldr	r3, [r4, #0]
 8004166:	079b      	lsls	r3, r3, #30
 8004168:	d413      	bmi.n	8004192 <_printf_i+0x23a>
 800416a:	68e0      	ldr	r0, [r4, #12]
 800416c:	9b03      	ldr	r3, [sp, #12]
 800416e:	4298      	cmp	r0, r3
 8004170:	bfb8      	it	lt
 8004172:	4618      	movlt	r0, r3
 8004174:	e7a4      	b.n	80040c0 <_printf_i+0x168>
 8004176:	2301      	movs	r3, #1
 8004178:	4632      	mov	r2, r6
 800417a:	4649      	mov	r1, r9
 800417c:	4640      	mov	r0, r8
 800417e:	47d0      	blx	sl
 8004180:	3001      	adds	r0, #1
 8004182:	d09b      	beq.n	80040bc <_printf_i+0x164>
 8004184:	3501      	adds	r5, #1
 8004186:	68e3      	ldr	r3, [r4, #12]
 8004188:	9903      	ldr	r1, [sp, #12]
 800418a:	1a5b      	subs	r3, r3, r1
 800418c:	42ab      	cmp	r3, r5
 800418e:	dcf2      	bgt.n	8004176 <_printf_i+0x21e>
 8004190:	e7eb      	b.n	800416a <_printf_i+0x212>
 8004192:	2500      	movs	r5, #0
 8004194:	f104 0619 	add.w	r6, r4, #25
 8004198:	e7f5      	b.n	8004186 <_printf_i+0x22e>
 800419a:	bf00      	nop
 800419c:	08004899 	.word	0x08004899
 80041a0:	080048aa 	.word	0x080048aa

080041a4 <_sbrk_r>:
 80041a4:	b538      	push	{r3, r4, r5, lr}
 80041a6:	4d06      	ldr	r5, [pc, #24]	; (80041c0 <_sbrk_r+0x1c>)
 80041a8:	2300      	movs	r3, #0
 80041aa:	4604      	mov	r4, r0
 80041ac:	4608      	mov	r0, r1
 80041ae:	602b      	str	r3, [r5, #0]
 80041b0:	f7fc fc2c 	bl	8000a0c <_sbrk>
 80041b4:	1c43      	adds	r3, r0, #1
 80041b6:	d102      	bne.n	80041be <_sbrk_r+0x1a>
 80041b8:	682b      	ldr	r3, [r5, #0]
 80041ba:	b103      	cbz	r3, 80041be <_sbrk_r+0x1a>
 80041bc:	6023      	str	r3, [r4, #0]
 80041be:	bd38      	pop	{r3, r4, r5, pc}
 80041c0:	20000178 	.word	0x20000178

080041c4 <__sread>:
 80041c4:	b510      	push	{r4, lr}
 80041c6:	460c      	mov	r4, r1
 80041c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041cc:	f000 fab4 	bl	8004738 <_read_r>
 80041d0:	2800      	cmp	r0, #0
 80041d2:	bfab      	itete	ge
 80041d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80041d6:	89a3      	ldrhlt	r3, [r4, #12]
 80041d8:	181b      	addge	r3, r3, r0
 80041da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80041de:	bfac      	ite	ge
 80041e0:	6563      	strge	r3, [r4, #84]	; 0x54
 80041e2:	81a3      	strhlt	r3, [r4, #12]
 80041e4:	bd10      	pop	{r4, pc}

080041e6 <__swrite>:
 80041e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041ea:	461f      	mov	r7, r3
 80041ec:	898b      	ldrh	r3, [r1, #12]
 80041ee:	05db      	lsls	r3, r3, #23
 80041f0:	4605      	mov	r5, r0
 80041f2:	460c      	mov	r4, r1
 80041f4:	4616      	mov	r6, r2
 80041f6:	d505      	bpl.n	8004204 <__swrite+0x1e>
 80041f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041fc:	2302      	movs	r3, #2
 80041fe:	2200      	movs	r2, #0
 8004200:	f000 f9c8 	bl	8004594 <_lseek_r>
 8004204:	89a3      	ldrh	r3, [r4, #12]
 8004206:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800420a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800420e:	81a3      	strh	r3, [r4, #12]
 8004210:	4632      	mov	r2, r6
 8004212:	463b      	mov	r3, r7
 8004214:	4628      	mov	r0, r5
 8004216:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800421a:	f000 b869 	b.w	80042f0 <_write_r>

0800421e <__sseek>:
 800421e:	b510      	push	{r4, lr}
 8004220:	460c      	mov	r4, r1
 8004222:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004226:	f000 f9b5 	bl	8004594 <_lseek_r>
 800422a:	1c43      	adds	r3, r0, #1
 800422c:	89a3      	ldrh	r3, [r4, #12]
 800422e:	bf15      	itete	ne
 8004230:	6560      	strne	r0, [r4, #84]	; 0x54
 8004232:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004236:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800423a:	81a3      	strheq	r3, [r4, #12]
 800423c:	bf18      	it	ne
 800423e:	81a3      	strhne	r3, [r4, #12]
 8004240:	bd10      	pop	{r4, pc}

08004242 <__sclose>:
 8004242:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004246:	f000 b8d3 	b.w	80043f0 <_close_r>
	...

0800424c <__swbuf_r>:
 800424c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800424e:	460e      	mov	r6, r1
 8004250:	4614      	mov	r4, r2
 8004252:	4605      	mov	r5, r0
 8004254:	b118      	cbz	r0, 800425e <__swbuf_r+0x12>
 8004256:	6983      	ldr	r3, [r0, #24]
 8004258:	b90b      	cbnz	r3, 800425e <__swbuf_r+0x12>
 800425a:	f7ff fbbb 	bl	80039d4 <__sinit>
 800425e:	4b21      	ldr	r3, [pc, #132]	; (80042e4 <__swbuf_r+0x98>)
 8004260:	429c      	cmp	r4, r3
 8004262:	d12b      	bne.n	80042bc <__swbuf_r+0x70>
 8004264:	686c      	ldr	r4, [r5, #4]
 8004266:	69a3      	ldr	r3, [r4, #24]
 8004268:	60a3      	str	r3, [r4, #8]
 800426a:	89a3      	ldrh	r3, [r4, #12]
 800426c:	071a      	lsls	r2, r3, #28
 800426e:	d52f      	bpl.n	80042d0 <__swbuf_r+0x84>
 8004270:	6923      	ldr	r3, [r4, #16]
 8004272:	b36b      	cbz	r3, 80042d0 <__swbuf_r+0x84>
 8004274:	6923      	ldr	r3, [r4, #16]
 8004276:	6820      	ldr	r0, [r4, #0]
 8004278:	1ac0      	subs	r0, r0, r3
 800427a:	6963      	ldr	r3, [r4, #20]
 800427c:	b2f6      	uxtb	r6, r6
 800427e:	4283      	cmp	r3, r0
 8004280:	4637      	mov	r7, r6
 8004282:	dc04      	bgt.n	800428e <__swbuf_r+0x42>
 8004284:	4621      	mov	r1, r4
 8004286:	4628      	mov	r0, r5
 8004288:	f000 f948 	bl	800451c <_fflush_r>
 800428c:	bb30      	cbnz	r0, 80042dc <__swbuf_r+0x90>
 800428e:	68a3      	ldr	r3, [r4, #8]
 8004290:	3b01      	subs	r3, #1
 8004292:	60a3      	str	r3, [r4, #8]
 8004294:	6823      	ldr	r3, [r4, #0]
 8004296:	1c5a      	adds	r2, r3, #1
 8004298:	6022      	str	r2, [r4, #0]
 800429a:	701e      	strb	r6, [r3, #0]
 800429c:	6963      	ldr	r3, [r4, #20]
 800429e:	3001      	adds	r0, #1
 80042a0:	4283      	cmp	r3, r0
 80042a2:	d004      	beq.n	80042ae <__swbuf_r+0x62>
 80042a4:	89a3      	ldrh	r3, [r4, #12]
 80042a6:	07db      	lsls	r3, r3, #31
 80042a8:	d506      	bpl.n	80042b8 <__swbuf_r+0x6c>
 80042aa:	2e0a      	cmp	r6, #10
 80042ac:	d104      	bne.n	80042b8 <__swbuf_r+0x6c>
 80042ae:	4621      	mov	r1, r4
 80042b0:	4628      	mov	r0, r5
 80042b2:	f000 f933 	bl	800451c <_fflush_r>
 80042b6:	b988      	cbnz	r0, 80042dc <__swbuf_r+0x90>
 80042b8:	4638      	mov	r0, r7
 80042ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042bc:	4b0a      	ldr	r3, [pc, #40]	; (80042e8 <__swbuf_r+0x9c>)
 80042be:	429c      	cmp	r4, r3
 80042c0:	d101      	bne.n	80042c6 <__swbuf_r+0x7a>
 80042c2:	68ac      	ldr	r4, [r5, #8]
 80042c4:	e7cf      	b.n	8004266 <__swbuf_r+0x1a>
 80042c6:	4b09      	ldr	r3, [pc, #36]	; (80042ec <__swbuf_r+0xa0>)
 80042c8:	429c      	cmp	r4, r3
 80042ca:	bf08      	it	eq
 80042cc:	68ec      	ldreq	r4, [r5, #12]
 80042ce:	e7ca      	b.n	8004266 <__swbuf_r+0x1a>
 80042d0:	4621      	mov	r1, r4
 80042d2:	4628      	mov	r0, r5
 80042d4:	f000 f81e 	bl	8004314 <__swsetup_r>
 80042d8:	2800      	cmp	r0, #0
 80042da:	d0cb      	beq.n	8004274 <__swbuf_r+0x28>
 80042dc:	f04f 37ff 	mov.w	r7, #4294967295
 80042e0:	e7ea      	b.n	80042b8 <__swbuf_r+0x6c>
 80042e2:	bf00      	nop
 80042e4:	08004848 	.word	0x08004848
 80042e8:	08004868 	.word	0x08004868
 80042ec:	08004828 	.word	0x08004828

080042f0 <_write_r>:
 80042f0:	b538      	push	{r3, r4, r5, lr}
 80042f2:	4d07      	ldr	r5, [pc, #28]	; (8004310 <_write_r+0x20>)
 80042f4:	4604      	mov	r4, r0
 80042f6:	4608      	mov	r0, r1
 80042f8:	4611      	mov	r1, r2
 80042fa:	2200      	movs	r2, #0
 80042fc:	602a      	str	r2, [r5, #0]
 80042fe:	461a      	mov	r2, r3
 8004300:	f7fc fb33 	bl	800096a <_write>
 8004304:	1c43      	adds	r3, r0, #1
 8004306:	d102      	bne.n	800430e <_write_r+0x1e>
 8004308:	682b      	ldr	r3, [r5, #0]
 800430a:	b103      	cbz	r3, 800430e <_write_r+0x1e>
 800430c:	6023      	str	r3, [r4, #0]
 800430e:	bd38      	pop	{r3, r4, r5, pc}
 8004310:	20000178 	.word	0x20000178

08004314 <__swsetup_r>:
 8004314:	4b32      	ldr	r3, [pc, #200]	; (80043e0 <__swsetup_r+0xcc>)
 8004316:	b570      	push	{r4, r5, r6, lr}
 8004318:	681d      	ldr	r5, [r3, #0]
 800431a:	4606      	mov	r6, r0
 800431c:	460c      	mov	r4, r1
 800431e:	b125      	cbz	r5, 800432a <__swsetup_r+0x16>
 8004320:	69ab      	ldr	r3, [r5, #24]
 8004322:	b913      	cbnz	r3, 800432a <__swsetup_r+0x16>
 8004324:	4628      	mov	r0, r5
 8004326:	f7ff fb55 	bl	80039d4 <__sinit>
 800432a:	4b2e      	ldr	r3, [pc, #184]	; (80043e4 <__swsetup_r+0xd0>)
 800432c:	429c      	cmp	r4, r3
 800432e:	d10f      	bne.n	8004350 <__swsetup_r+0x3c>
 8004330:	686c      	ldr	r4, [r5, #4]
 8004332:	89a3      	ldrh	r3, [r4, #12]
 8004334:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004338:	0719      	lsls	r1, r3, #28
 800433a:	d42c      	bmi.n	8004396 <__swsetup_r+0x82>
 800433c:	06dd      	lsls	r5, r3, #27
 800433e:	d411      	bmi.n	8004364 <__swsetup_r+0x50>
 8004340:	2309      	movs	r3, #9
 8004342:	6033      	str	r3, [r6, #0]
 8004344:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004348:	81a3      	strh	r3, [r4, #12]
 800434a:	f04f 30ff 	mov.w	r0, #4294967295
 800434e:	e03e      	b.n	80043ce <__swsetup_r+0xba>
 8004350:	4b25      	ldr	r3, [pc, #148]	; (80043e8 <__swsetup_r+0xd4>)
 8004352:	429c      	cmp	r4, r3
 8004354:	d101      	bne.n	800435a <__swsetup_r+0x46>
 8004356:	68ac      	ldr	r4, [r5, #8]
 8004358:	e7eb      	b.n	8004332 <__swsetup_r+0x1e>
 800435a:	4b24      	ldr	r3, [pc, #144]	; (80043ec <__swsetup_r+0xd8>)
 800435c:	429c      	cmp	r4, r3
 800435e:	bf08      	it	eq
 8004360:	68ec      	ldreq	r4, [r5, #12]
 8004362:	e7e6      	b.n	8004332 <__swsetup_r+0x1e>
 8004364:	0758      	lsls	r0, r3, #29
 8004366:	d512      	bpl.n	800438e <__swsetup_r+0x7a>
 8004368:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800436a:	b141      	cbz	r1, 800437e <__swsetup_r+0x6a>
 800436c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004370:	4299      	cmp	r1, r3
 8004372:	d002      	beq.n	800437a <__swsetup_r+0x66>
 8004374:	4630      	mov	r0, r6
 8004376:	f000 f98f 	bl	8004698 <_free_r>
 800437a:	2300      	movs	r3, #0
 800437c:	6363      	str	r3, [r4, #52]	; 0x34
 800437e:	89a3      	ldrh	r3, [r4, #12]
 8004380:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004384:	81a3      	strh	r3, [r4, #12]
 8004386:	2300      	movs	r3, #0
 8004388:	6063      	str	r3, [r4, #4]
 800438a:	6923      	ldr	r3, [r4, #16]
 800438c:	6023      	str	r3, [r4, #0]
 800438e:	89a3      	ldrh	r3, [r4, #12]
 8004390:	f043 0308 	orr.w	r3, r3, #8
 8004394:	81a3      	strh	r3, [r4, #12]
 8004396:	6923      	ldr	r3, [r4, #16]
 8004398:	b94b      	cbnz	r3, 80043ae <__swsetup_r+0x9a>
 800439a:	89a3      	ldrh	r3, [r4, #12]
 800439c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80043a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043a4:	d003      	beq.n	80043ae <__swsetup_r+0x9a>
 80043a6:	4621      	mov	r1, r4
 80043a8:	4630      	mov	r0, r6
 80043aa:	f000 f929 	bl	8004600 <__smakebuf_r>
 80043ae:	89a0      	ldrh	r0, [r4, #12]
 80043b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80043b4:	f010 0301 	ands.w	r3, r0, #1
 80043b8:	d00a      	beq.n	80043d0 <__swsetup_r+0xbc>
 80043ba:	2300      	movs	r3, #0
 80043bc:	60a3      	str	r3, [r4, #8]
 80043be:	6963      	ldr	r3, [r4, #20]
 80043c0:	425b      	negs	r3, r3
 80043c2:	61a3      	str	r3, [r4, #24]
 80043c4:	6923      	ldr	r3, [r4, #16]
 80043c6:	b943      	cbnz	r3, 80043da <__swsetup_r+0xc6>
 80043c8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80043cc:	d1ba      	bne.n	8004344 <__swsetup_r+0x30>
 80043ce:	bd70      	pop	{r4, r5, r6, pc}
 80043d0:	0781      	lsls	r1, r0, #30
 80043d2:	bf58      	it	pl
 80043d4:	6963      	ldrpl	r3, [r4, #20]
 80043d6:	60a3      	str	r3, [r4, #8]
 80043d8:	e7f4      	b.n	80043c4 <__swsetup_r+0xb0>
 80043da:	2000      	movs	r0, #0
 80043dc:	e7f7      	b.n	80043ce <__swsetup_r+0xba>
 80043de:	bf00      	nop
 80043e0:	2000000c 	.word	0x2000000c
 80043e4:	08004848 	.word	0x08004848
 80043e8:	08004868 	.word	0x08004868
 80043ec:	08004828 	.word	0x08004828

080043f0 <_close_r>:
 80043f0:	b538      	push	{r3, r4, r5, lr}
 80043f2:	4d06      	ldr	r5, [pc, #24]	; (800440c <_close_r+0x1c>)
 80043f4:	2300      	movs	r3, #0
 80043f6:	4604      	mov	r4, r0
 80043f8:	4608      	mov	r0, r1
 80043fa:	602b      	str	r3, [r5, #0]
 80043fc:	f7fc fad1 	bl	80009a2 <_close>
 8004400:	1c43      	adds	r3, r0, #1
 8004402:	d102      	bne.n	800440a <_close_r+0x1a>
 8004404:	682b      	ldr	r3, [r5, #0]
 8004406:	b103      	cbz	r3, 800440a <_close_r+0x1a>
 8004408:	6023      	str	r3, [r4, #0]
 800440a:	bd38      	pop	{r3, r4, r5, pc}
 800440c:	20000178 	.word	0x20000178

08004410 <__sflush_r>:
 8004410:	898a      	ldrh	r2, [r1, #12]
 8004412:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004416:	4605      	mov	r5, r0
 8004418:	0710      	lsls	r0, r2, #28
 800441a:	460c      	mov	r4, r1
 800441c:	d458      	bmi.n	80044d0 <__sflush_r+0xc0>
 800441e:	684b      	ldr	r3, [r1, #4]
 8004420:	2b00      	cmp	r3, #0
 8004422:	dc05      	bgt.n	8004430 <__sflush_r+0x20>
 8004424:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004426:	2b00      	cmp	r3, #0
 8004428:	dc02      	bgt.n	8004430 <__sflush_r+0x20>
 800442a:	2000      	movs	r0, #0
 800442c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004430:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004432:	2e00      	cmp	r6, #0
 8004434:	d0f9      	beq.n	800442a <__sflush_r+0x1a>
 8004436:	2300      	movs	r3, #0
 8004438:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800443c:	682f      	ldr	r7, [r5, #0]
 800443e:	602b      	str	r3, [r5, #0]
 8004440:	d032      	beq.n	80044a8 <__sflush_r+0x98>
 8004442:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004444:	89a3      	ldrh	r3, [r4, #12]
 8004446:	075a      	lsls	r2, r3, #29
 8004448:	d505      	bpl.n	8004456 <__sflush_r+0x46>
 800444a:	6863      	ldr	r3, [r4, #4]
 800444c:	1ac0      	subs	r0, r0, r3
 800444e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004450:	b10b      	cbz	r3, 8004456 <__sflush_r+0x46>
 8004452:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004454:	1ac0      	subs	r0, r0, r3
 8004456:	2300      	movs	r3, #0
 8004458:	4602      	mov	r2, r0
 800445a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800445c:	6a21      	ldr	r1, [r4, #32]
 800445e:	4628      	mov	r0, r5
 8004460:	47b0      	blx	r6
 8004462:	1c43      	adds	r3, r0, #1
 8004464:	89a3      	ldrh	r3, [r4, #12]
 8004466:	d106      	bne.n	8004476 <__sflush_r+0x66>
 8004468:	6829      	ldr	r1, [r5, #0]
 800446a:	291d      	cmp	r1, #29
 800446c:	d82c      	bhi.n	80044c8 <__sflush_r+0xb8>
 800446e:	4a2a      	ldr	r2, [pc, #168]	; (8004518 <__sflush_r+0x108>)
 8004470:	40ca      	lsrs	r2, r1
 8004472:	07d6      	lsls	r6, r2, #31
 8004474:	d528      	bpl.n	80044c8 <__sflush_r+0xb8>
 8004476:	2200      	movs	r2, #0
 8004478:	6062      	str	r2, [r4, #4]
 800447a:	04d9      	lsls	r1, r3, #19
 800447c:	6922      	ldr	r2, [r4, #16]
 800447e:	6022      	str	r2, [r4, #0]
 8004480:	d504      	bpl.n	800448c <__sflush_r+0x7c>
 8004482:	1c42      	adds	r2, r0, #1
 8004484:	d101      	bne.n	800448a <__sflush_r+0x7a>
 8004486:	682b      	ldr	r3, [r5, #0]
 8004488:	b903      	cbnz	r3, 800448c <__sflush_r+0x7c>
 800448a:	6560      	str	r0, [r4, #84]	; 0x54
 800448c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800448e:	602f      	str	r7, [r5, #0]
 8004490:	2900      	cmp	r1, #0
 8004492:	d0ca      	beq.n	800442a <__sflush_r+0x1a>
 8004494:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004498:	4299      	cmp	r1, r3
 800449a:	d002      	beq.n	80044a2 <__sflush_r+0x92>
 800449c:	4628      	mov	r0, r5
 800449e:	f000 f8fb 	bl	8004698 <_free_r>
 80044a2:	2000      	movs	r0, #0
 80044a4:	6360      	str	r0, [r4, #52]	; 0x34
 80044a6:	e7c1      	b.n	800442c <__sflush_r+0x1c>
 80044a8:	6a21      	ldr	r1, [r4, #32]
 80044aa:	2301      	movs	r3, #1
 80044ac:	4628      	mov	r0, r5
 80044ae:	47b0      	blx	r6
 80044b0:	1c41      	adds	r1, r0, #1
 80044b2:	d1c7      	bne.n	8004444 <__sflush_r+0x34>
 80044b4:	682b      	ldr	r3, [r5, #0]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d0c4      	beq.n	8004444 <__sflush_r+0x34>
 80044ba:	2b1d      	cmp	r3, #29
 80044bc:	d001      	beq.n	80044c2 <__sflush_r+0xb2>
 80044be:	2b16      	cmp	r3, #22
 80044c0:	d101      	bne.n	80044c6 <__sflush_r+0xb6>
 80044c2:	602f      	str	r7, [r5, #0]
 80044c4:	e7b1      	b.n	800442a <__sflush_r+0x1a>
 80044c6:	89a3      	ldrh	r3, [r4, #12]
 80044c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044cc:	81a3      	strh	r3, [r4, #12]
 80044ce:	e7ad      	b.n	800442c <__sflush_r+0x1c>
 80044d0:	690f      	ldr	r7, [r1, #16]
 80044d2:	2f00      	cmp	r7, #0
 80044d4:	d0a9      	beq.n	800442a <__sflush_r+0x1a>
 80044d6:	0793      	lsls	r3, r2, #30
 80044d8:	680e      	ldr	r6, [r1, #0]
 80044da:	bf08      	it	eq
 80044dc:	694b      	ldreq	r3, [r1, #20]
 80044de:	600f      	str	r7, [r1, #0]
 80044e0:	bf18      	it	ne
 80044e2:	2300      	movne	r3, #0
 80044e4:	eba6 0807 	sub.w	r8, r6, r7
 80044e8:	608b      	str	r3, [r1, #8]
 80044ea:	f1b8 0f00 	cmp.w	r8, #0
 80044ee:	dd9c      	ble.n	800442a <__sflush_r+0x1a>
 80044f0:	6a21      	ldr	r1, [r4, #32]
 80044f2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80044f4:	4643      	mov	r3, r8
 80044f6:	463a      	mov	r2, r7
 80044f8:	4628      	mov	r0, r5
 80044fa:	47b0      	blx	r6
 80044fc:	2800      	cmp	r0, #0
 80044fe:	dc06      	bgt.n	800450e <__sflush_r+0xfe>
 8004500:	89a3      	ldrh	r3, [r4, #12]
 8004502:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004506:	81a3      	strh	r3, [r4, #12]
 8004508:	f04f 30ff 	mov.w	r0, #4294967295
 800450c:	e78e      	b.n	800442c <__sflush_r+0x1c>
 800450e:	4407      	add	r7, r0
 8004510:	eba8 0800 	sub.w	r8, r8, r0
 8004514:	e7e9      	b.n	80044ea <__sflush_r+0xda>
 8004516:	bf00      	nop
 8004518:	20400001 	.word	0x20400001

0800451c <_fflush_r>:
 800451c:	b538      	push	{r3, r4, r5, lr}
 800451e:	690b      	ldr	r3, [r1, #16]
 8004520:	4605      	mov	r5, r0
 8004522:	460c      	mov	r4, r1
 8004524:	b913      	cbnz	r3, 800452c <_fflush_r+0x10>
 8004526:	2500      	movs	r5, #0
 8004528:	4628      	mov	r0, r5
 800452a:	bd38      	pop	{r3, r4, r5, pc}
 800452c:	b118      	cbz	r0, 8004536 <_fflush_r+0x1a>
 800452e:	6983      	ldr	r3, [r0, #24]
 8004530:	b90b      	cbnz	r3, 8004536 <_fflush_r+0x1a>
 8004532:	f7ff fa4f 	bl	80039d4 <__sinit>
 8004536:	4b14      	ldr	r3, [pc, #80]	; (8004588 <_fflush_r+0x6c>)
 8004538:	429c      	cmp	r4, r3
 800453a:	d11b      	bne.n	8004574 <_fflush_r+0x58>
 800453c:	686c      	ldr	r4, [r5, #4]
 800453e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d0ef      	beq.n	8004526 <_fflush_r+0xa>
 8004546:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004548:	07d0      	lsls	r0, r2, #31
 800454a:	d404      	bmi.n	8004556 <_fflush_r+0x3a>
 800454c:	0599      	lsls	r1, r3, #22
 800454e:	d402      	bmi.n	8004556 <_fflush_r+0x3a>
 8004550:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004552:	f7ff fadd 	bl	8003b10 <__retarget_lock_acquire_recursive>
 8004556:	4628      	mov	r0, r5
 8004558:	4621      	mov	r1, r4
 800455a:	f7ff ff59 	bl	8004410 <__sflush_r>
 800455e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004560:	07da      	lsls	r2, r3, #31
 8004562:	4605      	mov	r5, r0
 8004564:	d4e0      	bmi.n	8004528 <_fflush_r+0xc>
 8004566:	89a3      	ldrh	r3, [r4, #12]
 8004568:	059b      	lsls	r3, r3, #22
 800456a:	d4dd      	bmi.n	8004528 <_fflush_r+0xc>
 800456c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800456e:	f7ff fad0 	bl	8003b12 <__retarget_lock_release_recursive>
 8004572:	e7d9      	b.n	8004528 <_fflush_r+0xc>
 8004574:	4b05      	ldr	r3, [pc, #20]	; (800458c <_fflush_r+0x70>)
 8004576:	429c      	cmp	r4, r3
 8004578:	d101      	bne.n	800457e <_fflush_r+0x62>
 800457a:	68ac      	ldr	r4, [r5, #8]
 800457c:	e7df      	b.n	800453e <_fflush_r+0x22>
 800457e:	4b04      	ldr	r3, [pc, #16]	; (8004590 <_fflush_r+0x74>)
 8004580:	429c      	cmp	r4, r3
 8004582:	bf08      	it	eq
 8004584:	68ec      	ldreq	r4, [r5, #12]
 8004586:	e7da      	b.n	800453e <_fflush_r+0x22>
 8004588:	08004848 	.word	0x08004848
 800458c:	08004868 	.word	0x08004868
 8004590:	08004828 	.word	0x08004828

08004594 <_lseek_r>:
 8004594:	b538      	push	{r3, r4, r5, lr}
 8004596:	4d07      	ldr	r5, [pc, #28]	; (80045b4 <_lseek_r+0x20>)
 8004598:	4604      	mov	r4, r0
 800459a:	4608      	mov	r0, r1
 800459c:	4611      	mov	r1, r2
 800459e:	2200      	movs	r2, #0
 80045a0:	602a      	str	r2, [r5, #0]
 80045a2:	461a      	mov	r2, r3
 80045a4:	f7fc fa24 	bl	80009f0 <_lseek>
 80045a8:	1c43      	adds	r3, r0, #1
 80045aa:	d102      	bne.n	80045b2 <_lseek_r+0x1e>
 80045ac:	682b      	ldr	r3, [r5, #0]
 80045ae:	b103      	cbz	r3, 80045b2 <_lseek_r+0x1e>
 80045b0:	6023      	str	r3, [r4, #0]
 80045b2:	bd38      	pop	{r3, r4, r5, pc}
 80045b4:	20000178 	.word	0x20000178

080045b8 <__swhatbuf_r>:
 80045b8:	b570      	push	{r4, r5, r6, lr}
 80045ba:	460e      	mov	r6, r1
 80045bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045c0:	2900      	cmp	r1, #0
 80045c2:	b096      	sub	sp, #88	; 0x58
 80045c4:	4614      	mov	r4, r2
 80045c6:	461d      	mov	r5, r3
 80045c8:	da07      	bge.n	80045da <__swhatbuf_r+0x22>
 80045ca:	2300      	movs	r3, #0
 80045cc:	602b      	str	r3, [r5, #0]
 80045ce:	89b3      	ldrh	r3, [r6, #12]
 80045d0:	061a      	lsls	r2, r3, #24
 80045d2:	d410      	bmi.n	80045f6 <__swhatbuf_r+0x3e>
 80045d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045d8:	e00e      	b.n	80045f8 <__swhatbuf_r+0x40>
 80045da:	466a      	mov	r2, sp
 80045dc:	f000 f8be 	bl	800475c <_fstat_r>
 80045e0:	2800      	cmp	r0, #0
 80045e2:	dbf2      	blt.n	80045ca <__swhatbuf_r+0x12>
 80045e4:	9a01      	ldr	r2, [sp, #4]
 80045e6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80045ea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80045ee:	425a      	negs	r2, r3
 80045f0:	415a      	adcs	r2, r3
 80045f2:	602a      	str	r2, [r5, #0]
 80045f4:	e7ee      	b.n	80045d4 <__swhatbuf_r+0x1c>
 80045f6:	2340      	movs	r3, #64	; 0x40
 80045f8:	2000      	movs	r0, #0
 80045fa:	6023      	str	r3, [r4, #0]
 80045fc:	b016      	add	sp, #88	; 0x58
 80045fe:	bd70      	pop	{r4, r5, r6, pc}

08004600 <__smakebuf_r>:
 8004600:	898b      	ldrh	r3, [r1, #12]
 8004602:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004604:	079d      	lsls	r5, r3, #30
 8004606:	4606      	mov	r6, r0
 8004608:	460c      	mov	r4, r1
 800460a:	d507      	bpl.n	800461c <__smakebuf_r+0x1c>
 800460c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004610:	6023      	str	r3, [r4, #0]
 8004612:	6123      	str	r3, [r4, #16]
 8004614:	2301      	movs	r3, #1
 8004616:	6163      	str	r3, [r4, #20]
 8004618:	b002      	add	sp, #8
 800461a:	bd70      	pop	{r4, r5, r6, pc}
 800461c:	ab01      	add	r3, sp, #4
 800461e:	466a      	mov	r2, sp
 8004620:	f7ff ffca 	bl	80045b8 <__swhatbuf_r>
 8004624:	9900      	ldr	r1, [sp, #0]
 8004626:	4605      	mov	r5, r0
 8004628:	4630      	mov	r0, r6
 800462a:	f7ff fa73 	bl	8003b14 <_malloc_r>
 800462e:	b948      	cbnz	r0, 8004644 <__smakebuf_r+0x44>
 8004630:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004634:	059a      	lsls	r2, r3, #22
 8004636:	d4ef      	bmi.n	8004618 <__smakebuf_r+0x18>
 8004638:	f023 0303 	bic.w	r3, r3, #3
 800463c:	f043 0302 	orr.w	r3, r3, #2
 8004640:	81a3      	strh	r3, [r4, #12]
 8004642:	e7e3      	b.n	800460c <__smakebuf_r+0xc>
 8004644:	4b0d      	ldr	r3, [pc, #52]	; (800467c <__smakebuf_r+0x7c>)
 8004646:	62b3      	str	r3, [r6, #40]	; 0x28
 8004648:	89a3      	ldrh	r3, [r4, #12]
 800464a:	6020      	str	r0, [r4, #0]
 800464c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004650:	81a3      	strh	r3, [r4, #12]
 8004652:	9b00      	ldr	r3, [sp, #0]
 8004654:	6163      	str	r3, [r4, #20]
 8004656:	9b01      	ldr	r3, [sp, #4]
 8004658:	6120      	str	r0, [r4, #16]
 800465a:	b15b      	cbz	r3, 8004674 <__smakebuf_r+0x74>
 800465c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004660:	4630      	mov	r0, r6
 8004662:	f000 f88d 	bl	8004780 <_isatty_r>
 8004666:	b128      	cbz	r0, 8004674 <__smakebuf_r+0x74>
 8004668:	89a3      	ldrh	r3, [r4, #12]
 800466a:	f023 0303 	bic.w	r3, r3, #3
 800466e:	f043 0301 	orr.w	r3, r3, #1
 8004672:	81a3      	strh	r3, [r4, #12]
 8004674:	89a0      	ldrh	r0, [r4, #12]
 8004676:	4305      	orrs	r5, r0
 8004678:	81a5      	strh	r5, [r4, #12]
 800467a:	e7cd      	b.n	8004618 <__smakebuf_r+0x18>
 800467c:	0800396d 	.word	0x0800396d

08004680 <__malloc_lock>:
 8004680:	4801      	ldr	r0, [pc, #4]	; (8004688 <__malloc_lock+0x8>)
 8004682:	f7ff ba45 	b.w	8003b10 <__retarget_lock_acquire_recursive>
 8004686:	bf00      	nop
 8004688:	20000170 	.word	0x20000170

0800468c <__malloc_unlock>:
 800468c:	4801      	ldr	r0, [pc, #4]	; (8004694 <__malloc_unlock+0x8>)
 800468e:	f7ff ba40 	b.w	8003b12 <__retarget_lock_release_recursive>
 8004692:	bf00      	nop
 8004694:	20000170 	.word	0x20000170

08004698 <_free_r>:
 8004698:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800469a:	2900      	cmp	r1, #0
 800469c:	d048      	beq.n	8004730 <_free_r+0x98>
 800469e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80046a2:	9001      	str	r0, [sp, #4]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	f1a1 0404 	sub.w	r4, r1, #4
 80046aa:	bfb8      	it	lt
 80046ac:	18e4      	addlt	r4, r4, r3
 80046ae:	f7ff ffe7 	bl	8004680 <__malloc_lock>
 80046b2:	4a20      	ldr	r2, [pc, #128]	; (8004734 <_free_r+0x9c>)
 80046b4:	9801      	ldr	r0, [sp, #4]
 80046b6:	6813      	ldr	r3, [r2, #0]
 80046b8:	4615      	mov	r5, r2
 80046ba:	b933      	cbnz	r3, 80046ca <_free_r+0x32>
 80046bc:	6063      	str	r3, [r4, #4]
 80046be:	6014      	str	r4, [r2, #0]
 80046c0:	b003      	add	sp, #12
 80046c2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80046c6:	f7ff bfe1 	b.w	800468c <__malloc_unlock>
 80046ca:	42a3      	cmp	r3, r4
 80046cc:	d90b      	bls.n	80046e6 <_free_r+0x4e>
 80046ce:	6821      	ldr	r1, [r4, #0]
 80046d0:	1862      	adds	r2, r4, r1
 80046d2:	4293      	cmp	r3, r2
 80046d4:	bf04      	itt	eq
 80046d6:	681a      	ldreq	r2, [r3, #0]
 80046d8:	685b      	ldreq	r3, [r3, #4]
 80046da:	6063      	str	r3, [r4, #4]
 80046dc:	bf04      	itt	eq
 80046de:	1852      	addeq	r2, r2, r1
 80046e0:	6022      	streq	r2, [r4, #0]
 80046e2:	602c      	str	r4, [r5, #0]
 80046e4:	e7ec      	b.n	80046c0 <_free_r+0x28>
 80046e6:	461a      	mov	r2, r3
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	b10b      	cbz	r3, 80046f0 <_free_r+0x58>
 80046ec:	42a3      	cmp	r3, r4
 80046ee:	d9fa      	bls.n	80046e6 <_free_r+0x4e>
 80046f0:	6811      	ldr	r1, [r2, #0]
 80046f2:	1855      	adds	r5, r2, r1
 80046f4:	42a5      	cmp	r5, r4
 80046f6:	d10b      	bne.n	8004710 <_free_r+0x78>
 80046f8:	6824      	ldr	r4, [r4, #0]
 80046fa:	4421      	add	r1, r4
 80046fc:	1854      	adds	r4, r2, r1
 80046fe:	42a3      	cmp	r3, r4
 8004700:	6011      	str	r1, [r2, #0]
 8004702:	d1dd      	bne.n	80046c0 <_free_r+0x28>
 8004704:	681c      	ldr	r4, [r3, #0]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	6053      	str	r3, [r2, #4]
 800470a:	4421      	add	r1, r4
 800470c:	6011      	str	r1, [r2, #0]
 800470e:	e7d7      	b.n	80046c0 <_free_r+0x28>
 8004710:	d902      	bls.n	8004718 <_free_r+0x80>
 8004712:	230c      	movs	r3, #12
 8004714:	6003      	str	r3, [r0, #0]
 8004716:	e7d3      	b.n	80046c0 <_free_r+0x28>
 8004718:	6825      	ldr	r5, [r4, #0]
 800471a:	1961      	adds	r1, r4, r5
 800471c:	428b      	cmp	r3, r1
 800471e:	bf04      	itt	eq
 8004720:	6819      	ldreq	r1, [r3, #0]
 8004722:	685b      	ldreq	r3, [r3, #4]
 8004724:	6063      	str	r3, [r4, #4]
 8004726:	bf04      	itt	eq
 8004728:	1949      	addeq	r1, r1, r5
 800472a:	6021      	streq	r1, [r4, #0]
 800472c:	6054      	str	r4, [r2, #4]
 800472e:	e7c7      	b.n	80046c0 <_free_r+0x28>
 8004730:	b003      	add	sp, #12
 8004732:	bd30      	pop	{r4, r5, pc}
 8004734:	20000090 	.word	0x20000090

08004738 <_read_r>:
 8004738:	b538      	push	{r3, r4, r5, lr}
 800473a:	4d07      	ldr	r5, [pc, #28]	; (8004758 <_read_r+0x20>)
 800473c:	4604      	mov	r4, r0
 800473e:	4608      	mov	r0, r1
 8004740:	4611      	mov	r1, r2
 8004742:	2200      	movs	r2, #0
 8004744:	602a      	str	r2, [r5, #0]
 8004746:	461a      	mov	r2, r3
 8004748:	f7fc f8f2 	bl	8000930 <_read>
 800474c:	1c43      	adds	r3, r0, #1
 800474e:	d102      	bne.n	8004756 <_read_r+0x1e>
 8004750:	682b      	ldr	r3, [r5, #0]
 8004752:	b103      	cbz	r3, 8004756 <_read_r+0x1e>
 8004754:	6023      	str	r3, [r4, #0]
 8004756:	bd38      	pop	{r3, r4, r5, pc}
 8004758:	20000178 	.word	0x20000178

0800475c <_fstat_r>:
 800475c:	b538      	push	{r3, r4, r5, lr}
 800475e:	4d07      	ldr	r5, [pc, #28]	; (800477c <_fstat_r+0x20>)
 8004760:	2300      	movs	r3, #0
 8004762:	4604      	mov	r4, r0
 8004764:	4608      	mov	r0, r1
 8004766:	4611      	mov	r1, r2
 8004768:	602b      	str	r3, [r5, #0]
 800476a:	f7fc f926 	bl	80009ba <_fstat>
 800476e:	1c43      	adds	r3, r0, #1
 8004770:	d102      	bne.n	8004778 <_fstat_r+0x1c>
 8004772:	682b      	ldr	r3, [r5, #0]
 8004774:	b103      	cbz	r3, 8004778 <_fstat_r+0x1c>
 8004776:	6023      	str	r3, [r4, #0]
 8004778:	bd38      	pop	{r3, r4, r5, pc}
 800477a:	bf00      	nop
 800477c:	20000178 	.word	0x20000178

08004780 <_isatty_r>:
 8004780:	b538      	push	{r3, r4, r5, lr}
 8004782:	4d06      	ldr	r5, [pc, #24]	; (800479c <_isatty_r+0x1c>)
 8004784:	2300      	movs	r3, #0
 8004786:	4604      	mov	r4, r0
 8004788:	4608      	mov	r0, r1
 800478a:	602b      	str	r3, [r5, #0]
 800478c:	f7fc f925 	bl	80009da <_isatty>
 8004790:	1c43      	adds	r3, r0, #1
 8004792:	d102      	bne.n	800479a <_isatty_r+0x1a>
 8004794:	682b      	ldr	r3, [r5, #0]
 8004796:	b103      	cbz	r3, 800479a <_isatty_r+0x1a>
 8004798:	6023      	str	r3, [r4, #0]
 800479a:	bd38      	pop	{r3, r4, r5, pc}
 800479c:	20000178 	.word	0x20000178

080047a0 <_init>:
 80047a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047a2:	bf00      	nop
 80047a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047a6:	bc08      	pop	{r3}
 80047a8:	469e      	mov	lr, r3
 80047aa:	4770      	bx	lr

080047ac <_fini>:
 80047ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047ae:	bf00      	nop
 80047b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047b2:	bc08      	pop	{r3}
 80047b4:	469e      	mov	lr, r3
 80047b6:	4770      	bx	lr
