Analysis for QUEUE_SIZE = 511, ENQ_ENA = 0

Frequency: 100 MHz -> Synthesis: 47s -> 47s
Frequency: 100 MHz -> Implementation: 5m 6s -> 306s
Frequency: 100 MHz -> Power: 6.269 W
Frequency: 100 MHz -> CLB LUTs Used: 17016
Frequency: 100 MHz -> CLB LUTs Util%: 0.42 %
Frequency: 100 MHz -> CLB Registers Used: 8185
Frequency: 100 MHz -> CLB Registers Util%: 0.10 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 4.067 ns
Frequency: 100 MHz -> Achieved Frequency: 168.549 MHz


Frequency: 150 MHz -> Synthesis: 45s -> 45s
Frequency: 150 MHz -> Implementation: 5m 50s -> 350s
Frequency: 150 MHz -> Power: 6.493 W
Frequency: 150 MHz -> CLB LUTs Used: 17013
Frequency: 150 MHz -> CLB LUTs Util%: 0.42 %
Frequency: 150 MHz -> CLB Registers Used: 8185
Frequency: 150 MHz -> CLB Registers Util%: 0.10 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 1.834 ns
Frequency: 150 MHz -> Achieved Frequency: 206.925 MHz


Frequency: 200 MHz -> Synthesis: 51s -> 51s
Frequency: 200 MHz -> Implementation: 7m 18s -> 438s
Frequency: 200 MHz -> Power: 6.716 W
Frequency: 200 MHz -> CLB LUTs Used: 17014
Frequency: 200 MHz -> CLB LUTs Util%: 0.42 %
Frequency: 200 MHz -> CLB Registers Used: 8185
Frequency: 200 MHz -> CLB Registers Util%: 0.10 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 0.610 ns
Frequency: 200 MHz -> Achieved Frequency: 227.790 MHz


Frequency: 250 MHz -> Synthesis: 44s -> 44s
Frequency: 250 MHz -> Implementation: 6m 25s -> 385s
Frequency: 250 MHz -> Power: 6.917 W
Frequency: 250 MHz -> CLB LUTs Used: 17012
Frequency: 250 MHz -> CLB LUTs Util%: 0.42 %
Frequency: 250 MHz -> CLB Registers Used: 8185
Frequency: 250 MHz -> CLB Registers Util%: 0.10 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 0.492 ns
Frequency: 250 MHz -> Achieved Frequency: 285.063 MHz


Frequency: 300 MHz -> Synthesis: 45s -> 45s
Frequency: 300 MHz -> Implementation: 7m 25s -> 445s
Frequency: 300 MHz -> Power: 7.171 W
Frequency: 300 MHz -> CLB LUTs Used: 17051
Frequency: 300 MHz -> CLB LUTs Util%: 0.42 %
Frequency: 300 MHz -> CLB Registers Used: 8185
Frequency: 300 MHz -> CLB Registers Util%: 0.10 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.085 ns
Frequency: 300 MHz -> Achieved Frequency: 307.850 MHz


Frequency: 350 MHz -> Synthesis: 52s -> 52s
Frequency: 350 MHz -> Implementation: 7m 44s -> 464s
Frequency: 350 MHz -> Power: 7.402 W
Frequency: 350 MHz -> CLB LUTs Used: 17442
Frequency: 350 MHz -> CLB LUTs Util%: 0.43 %
Frequency: 350 MHz -> CLB Registers Used: 8185
Frequency: 350 MHz -> CLB Registers Util%: 0.10 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: -0.484 ns
Frequency: 350 MHz -> Achieved Frequency: 299.299 MHz


Frequency: 400 MHz -> Synthesis: 51s -> 51s
Frequency: 400 MHz -> Implementation: 7m 42s -> 462s
Frequency: 400 MHz -> Power: 7.621 W
Frequency: 400 MHz -> CLB LUTs Used: 17440
Frequency: 400 MHz -> CLB LUTs Util%: 0.43 %
Frequency: 400 MHz -> CLB Registers Used: 8185
Frequency: 400 MHz -> CLB Registers Util%: 0.10 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: -1.041 ns
Frequency: 400 MHz -> Achieved Frequency: 282.406 MHz


WNS exceeded -1 ns, finished

