<html>
<body>
<pre>
<h1>µVision Build Log</h1>
<h2>Project:</h2>
C:\ti\TivaWare_C_Series-1.1\examples\boards\dk-tm4c123g\PLL_811\PLL.uvproj
Project File Date:  12/02/2014

<h2>Output:</h2>
Rebuild target 'PLL'
assembling Startup.s...
compiling main.c...
main.c(92): warning:  #550-D: variable "delay" was set but never used
        int delay = 0;
main.c: 1 warning, 0 errors
compiling ST7735.c...
compiling Switch.c...
compiling Systick.c...
Systick.c(10): warning:  #550-D: variable "delay" was set but never used
    int delay = 0;
Systick.c: 1 warning, 0 errors
compiling LCD.c...
compiling PWM.c...
compiling PulseCount.c...
linking...
Program Size: Code=7274 RO-data=2050 RW-data=108 ZI-data=1060  
".\PLL.axf" - 0 Error(s), 2 Warning(s).
Load "C:\\ti\\TivaWare_C_Series-1.1\\examples\\boards\\dk-tm4c123g\\PLL_811\\PLL.axf" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
</pre>
</body>
</html>
eries-1.1\\examples\\boards\\dk-tm4c123g\\PLL_811\\PLL.axf" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
