Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jul 22 16:24:11 2024
| Host         : Raunak-Thinkpad running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MainTopModule_control_sets_placed.rpt
| Design       : MainTopModule
| Device       : xc7s50
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+---------------------+------------------+------------------+----------------+
|   Clock Signal  |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------+---------------------+------------------+------------------+----------------+
|  mclk_IBUF_BUFG | U0/stable0_out      |                  |                1 |              1 |
|  mclk_IBUF_BUFG | U0/clear            |                  |                1 |              1 |
|  L2/CLK         |                     |                  |                1 |              2 |
|  mclk_IBUF_BUFG |                     |                  |                3 |              3 |
|  L3/E[0]        |                     |                  |                2 |              7 |
|  mclk_IBUF_BUFG | U0/Q_reg            | reset_IBUF       |                2 |              8 |
|  mclk_IBUF_BUFG | U0/count[0]_i_1_n_0 | U0/clear         |                3 |             12 |
|  mclk_IBUF_BUFG |                     | L2/clk_out       |                5 |             20 |
+-----------------+---------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 3      |                     1 |
| 7      |                     1 |
| 8      |                     1 |
| 12     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


