Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Fri Jul 16 08:40:33 2021
| Host              : madorsky-d2.phys.ufl.edu running 64-bit CentOS Linux release 8.2.2004 (Core)
| Command           : report_timing_summary -max_paths 10 -file ps_block_wrapper_timing_summary_routed.rpt -pb ps_block_wrapper_timing_summary_routed.pb -rpx ps_block_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : ps_block_wrapper
| Device            : xczu4cg-sfvc784
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.028        0.000                      0                 1972        0.018        0.000                      0                 1972        3.656        0.000                       0                  1142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.156}      10.312          96.974          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            8.028        0.000                      0                 1972        0.018        0.000                      0                 1972        3.656        0.000                       0                  1142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.028ns  (required time - arrival time)
  Source:                 ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.226ns (21.221%)  route 0.839ns (78.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.173ns = ( 11.485 - 10.312 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.335ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.302ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.192     1.391    ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y196         FDRE                                         r  ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.469 r  ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           0.258     1.727    ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_2[3]
    SLICE_X7Y196         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     1.875 r  ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.581     2.456    ps_block_i/zynq_ultra_ps_e_0/inst/maxigp2_wready
    PS8_X0Y0             PS8                                          r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.013    11.485    ps_block_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.106    11.591    
                         clock uncertainty           -0.159    11.432    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2WREADY)
                                                     -0.948    10.484    ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.484    
                         arrival time                          -2.456    
  -------------------------------------------------------------------
                         slack                                  8.028    

Slack (MET) :             8.055ns  (required time - arrival time)
  Source:                 ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.738ns (36.771%)  route 1.269ns (63.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 11.526 - 10.312 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.151ns (routing 0.335ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.302ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.151     1.350    ps_block_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     1.989 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           0.462     2.451    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X3Y197         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     2.550 r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=49, routed)          0.807     3.357    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X2Y190         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.054    11.526    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X2Y190         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[35]/C
                         clock pessimism              0.106    11.632    
                         clock uncertainty           -0.159    11.473    
    SLICE_X2Y190         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    11.412    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[35]
  -------------------------------------------------------------------
                         required time                         11.412    
                         arrival time                          -3.357    
  -------------------------------------------------------------------
                         slack                                  8.055    

Slack (MET) :             8.055ns  (required time - arrival time)
  Source:                 ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.738ns (36.771%)  route 1.269ns (63.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 11.526 - 10.312 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.151ns (routing 0.335ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.302ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.151     1.350    ps_block_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     1.989 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           0.462     2.451    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X3Y197         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     2.550 r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=49, routed)          0.807     3.357    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X2Y190         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.054    11.526    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X2Y190         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[37]/C
                         clock pessimism              0.106    11.632    
                         clock uncertainty           -0.159    11.473    
    SLICE_X2Y190         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061    11.412    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[37]
  -------------------------------------------------------------------
                         required time                         11.412    
                         arrival time                          -3.357    
  -------------------------------------------------------------------
                         slack                                  8.055    

Slack (MET) :             8.055ns  (required time - arrival time)
  Source:                 ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.738ns (36.771%)  route 1.269ns (63.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 11.526 - 10.312 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.151ns (routing 0.335ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.302ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.151     1.350    ps_block_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     1.989 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           0.462     2.451    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X3Y197         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     2.550 r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=49, routed)          0.807     3.357    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X2Y190         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.054    11.526    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X2Y190         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[41]/C
                         clock pessimism              0.106    11.632    
                         clock uncertainty           -0.159    11.473    
    SLICE_X2Y190         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    11.412    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[41]
  -------------------------------------------------------------------
                         required time                         11.412    
                         arrival time                          -3.357    
  -------------------------------------------------------------------
                         slack                                  8.055    

Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.738ns (36.771%)  route 1.269ns (63.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 11.526 - 10.312 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.151ns (routing 0.335ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.302ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.151     1.350    ps_block_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     1.989 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           0.462     2.451    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X3Y197         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     2.550 r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=49, routed)          0.807     3.357    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X2Y190         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.054    11.526    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X2Y190         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[36]/C
                         clock pessimism              0.106    11.632    
                         clock uncertainty           -0.159    11.473    
    SLICE_X2Y190         FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060    11.413    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[36]
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -3.357    
  -------------------------------------------------------------------
                         slack                                  8.056    

Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.738ns (36.771%)  route 1.269ns (63.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 11.526 - 10.312 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.151ns (routing 0.335ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.302ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.151     1.350    ps_block_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     1.989 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           0.462     2.451    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X3Y197         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     2.550 r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=49, routed)          0.807     3.357    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X2Y190         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.054    11.526    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X2Y190         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[38]/C
                         clock pessimism              0.106    11.632    
                         clock uncertainty           -0.159    11.473    
    SLICE_X2Y190         FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060    11.413    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[38]
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -3.357    
  -------------------------------------------------------------------
                         slack                                  8.056    

Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.738ns (36.771%)  route 1.269ns (63.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 11.526 - 10.312 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.151ns (routing 0.335ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.302ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.151     1.350    ps_block_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     1.989 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           0.462     2.451    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X3Y197         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     2.550 r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=49, routed)          0.807     3.357    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X2Y190         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.054    11.526    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X2Y190         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[42]/C
                         clock pessimism              0.106    11.632    
                         clock uncertainty           -0.159    11.473    
    SLICE_X2Y190         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060    11.413    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[42]
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -3.357    
  -------------------------------------------------------------------
                         slack                                  8.056    

Slack (MET) :             8.152ns  (required time - arrival time)
  Source:                 ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.417ns (22.395%)  route 1.445ns (77.605%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.207ns = ( 11.519 - 10.312 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.335ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.302ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.192     1.391    ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y196         FDRE                                         r  ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.469 r  ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           0.258     1.727    ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_2[3]
    SLICE_X7Y196         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     1.875 r  ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.212     2.087    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X6Y191         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     2.137 r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.253     2.390    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X3Y192         LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     2.531 r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=21, routed)          0.722     3.253    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]_1[0]
    SLICE_X5Y189         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.047    11.519    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y189         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/C
                         clock pessimism              0.106    11.625    
                         clock uncertainty           -0.159    11.466    
    SLICE_X5Y189         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    11.405    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.405    
                         arrival time                          -3.253    
  -------------------------------------------------------------------
                         slack                                  8.152    

Slack (MET) :             8.174ns  (required time - arrival time)
  Source:                 ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.738ns (39.255%)  route 1.142ns (60.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 11.518 - 10.312 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.151ns (routing 0.335ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.302ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.151     1.350    ps_block_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     1.989 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           0.462     2.451    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X3Y197         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     2.550 r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=49, routed)          0.680     3.230    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X1Y190         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.046    11.518    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X1Y190         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]/C
                         clock pessimism              0.106    11.624    
                         clock uncertainty           -0.159    11.465    
    SLICE_X1Y190         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.404    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -3.230    
  -------------------------------------------------------------------
                         slack                                  8.174    

Slack (MET) :             8.174ns  (required time - arrival time)
  Source:                 ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.738ns (39.255%)  route 1.142ns (60.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 11.518 - 10.312 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.151ns (routing 0.335ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.302ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.151     1.350    ps_block_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     1.989 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           0.462     2.451    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X3Y197         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     2.550 r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=49, routed)          0.680     3.230    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X1Y190         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.046    11.518    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X1Y190         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[43]/C
                         clock pessimism              0.106    11.624    
                         clock uncertainty           -0.159    11.465    
    SLICE_X1Y190         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    11.404    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[43]
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -3.230    
  -------------------------------------------------------------------
                         slack                                  8.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 ps_block_i/rst_ps8_0_96M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/rst_ps8_0_96M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.096ns (51.892%)  route 0.089ns (48.108%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.046ns (routing 0.302ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.335ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.046     1.206    ps_block_i/rst_ps8_0_96M/U0/SEQ/slowest_sync_clk
    SLICE_X4Y180         FDSE                                         r  ps_block_i/rst_ps8_0_96M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.267 r  ps_block_i/rst_ps8_0_96M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.067     1.334    ps_block_i/rst_ps8_0_96M/U0/SEQ/seq_cnt_en
    SLICE_X3Y180         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.369 r  ps_block_i/rst_ps8_0_96M/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.022     1.391    ps_block_i/rst_ps8_0_96M/U0/SEQ/p_3_out[0]
    SLICE_X3Y180         FDRE                                         r  ps_block_i/rst_ps8_0_96M/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.220     1.419    ps_block_i/rst_ps8_0_96M/U0/SEQ/slowest_sync_clk
    SLICE_X3Y180         FDRE                                         r  ps_block_i/rst_ps8_0_96M/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.106     1.313    
    SLICE_X3Y180         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.373    ps_block_i/rst_ps8_0_96M/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.058ns (37.419%)  route 0.097ns (62.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.046ns (routing 0.302ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.335ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.046     1.206    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y185         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y185         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.264 r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/Q
                         net (fo=1, routed)           0.097     1.361    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]_1[37]
    SLICE_X4Y185         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.189     1.388    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X4Y185         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[13]/C
                         clock pessimism             -0.106     1.282    
    SLICE_X4Y185         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     1.342    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 ps_block_i/rst_ps8_0_96M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/rst_ps8_0_96M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.097ns (51.323%)  route 0.092ns (48.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.046ns (routing 0.302ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.335ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.046     1.206    ps_block_i/rst_ps8_0_96M/U0/SEQ/slowest_sync_clk
    SLICE_X4Y180         FDSE                                         r  ps_block_i/rst_ps8_0_96M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.267 r  ps_block_i/rst_ps8_0_96M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.068     1.335    ps_block_i/rst_ps8_0_96M/U0/SEQ/seq_cnt_en
    SLICE_X3Y180         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     1.371 r  ps_block_i/rst_ps8_0_96M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.024     1.395    ps_block_i/rst_ps8_0_96M/U0/SEQ/pr_dec0__0
    SLICE_X3Y180         FDRE                                         r  ps_block_i/rst_ps8_0_96M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.220     1.419    ps_block_i/rst_ps8_0_96M/U0/SEQ/slowest_sync_clk
    SLICE_X3Y180         FDRE                                         r  ps_block_i/rst_ps8_0_96M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.106     1.313    
    SLICE_X3Y180         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.373    ps_block_i/rst_ps8_0_96M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.061ns (48.413%)  route 0.065ns (51.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.046ns (routing 0.302ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.335ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.046     1.206    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y192         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y192         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.267 r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.065     1.332    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[11]
    SLICE_X3Y191         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.206     1.405    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y191         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                         clock pessimism             -0.159     1.246    
    SLICE_X3Y191         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.308    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ps_block_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.058ns (32.402%)  route 0.121ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.042ns (routing 0.302ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.335ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.042     1.202    ps_block_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X8Y198         FDRE                                         r  ps_block_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y198         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.260 r  ps_block_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/Q
                         net (fo=1, routed)           0.121     1.381    ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[11]
    SLICE_X6Y198         FDRE                                         r  ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.198     1.397    ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y198         FDRE                                         r  ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                         clock pessimism             -0.106     1.291    
    SLICE_X6Y198         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.353    ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.093ns (46.040%)  route 0.109ns (53.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.037ns (routing 0.302ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.335ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.037     1.197    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X4Y199         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y199         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.255 r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]/Q
                         net (fo=7, routed)           0.073     1.328    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[0]
    SLICE_X2Y199         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.035     1.363 r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0/O
                         net (fo=1, routed)           0.036     1.399    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0_n_0
    SLICE_X2Y199         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.216     1.415    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X2Y199         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.106     1.309    
    SLICE_X2Y199         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     1.369    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ps_block_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.058ns (43.939%)  route 0.074ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.039ns (routing 0.302ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.335ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.039     1.199    ps_block_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X6Y200         FDRE                                         r  ps_block_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y200         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.257 r  ps_block_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]/Q
                         net (fo=1, routed)           0.074     1.331    ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[14]
    SLICE_X6Y198         FDRE                                         r  ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.198     1.397    ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y198         FDRE                                         r  ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                         clock pessimism             -0.159     1.238    
    SLICE_X6Y198         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.300    ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ps_block_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.058ns (39.726%)  route 0.088ns (60.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.406ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.036ns (routing 0.302ns, distribution 0.734ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.335ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.036     1.196    ps_block_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X5Y206         FDRE                                         r  ps_block_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.254 r  ps_block_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.088     1.342    ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[31]
    SLICE_X5Y204         FDRE                                         r  ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.207     1.406    ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y204         FDRE                                         r  ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.159     1.247    
    SLICE_X5Y204         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     1.309    ps_block_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.948%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.660ns (routing 0.181ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.204ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        0.660     0.771    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y203         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y203         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.810 r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[71]/Q
                         net (fo=1, routed)           0.025     0.835    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[71]
    SLICE_X2Y203         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     0.859 r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[71]_i_1/O
                         net (fo=1, routed)           0.009     0.868    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[71]
    SLICE_X2Y203         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        0.759     0.897    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y203         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[71]/C
                         clock pessimism             -0.110     0.787    
    SLICE_X2Y203         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.834    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[71]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.059ns (45.736%)  route 0.070ns (54.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.046ns (routing 0.302ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.335ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.046     1.206    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y191         FDRE                                         r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y191         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.265 r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/Q
                         net (fo=1, routed)           0.070     1.335    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X5Y192         SRL16E                                       r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  ps_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=1142, routed)        1.228     1.427    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X5Y192         SRL16E                                       r  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                         clock pessimism             -0.159     1.268    
    SLICE_X5Y192         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.300    ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.156 }
Period(ns):         10.312
Sources:            { ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.312      7.312      PS8_X0Y0      ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.312      9.248      SLICE_X5Y192  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X4Y197  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X5Y197  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X4Y197  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X4Y202  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.312      9.248      SLICE_X2Y204  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.312      9.248      SLICE_X2Y204  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.312      9.248      SLICE_X2Y204  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.312      9.248      SLICE_X2Y204  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0      ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0      ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.532         5.156       4.624      SLICE_X5Y192  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         5.156       4.624      SLICE_X5Y192  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X4Y197  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X4Y197  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X5Y197  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X5Y197  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X4Y197  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X4Y197  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0      ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0      ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.532         5.156       4.624      SLICE_X5Y192  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.532         5.156       4.624      SLICE_X5Y192  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X4Y197  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X4Y197  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X5Y197  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X5Y197  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X4Y197  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X4Y197  ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



