<dec f='llvm/llvm/include/llvm/MCA/Stages/DispatchStage.h' l='52' type='unsigned int'/>
<offset>576</offset>
<use f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='33' u='w' c='_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE'/>
<use f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='86' u='w' c='_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE'/>
<use f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='141' u='r' c='_ZN4llvm3mca13DispatchStage10cycleStartEv'/>
<use f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='146' u='r' c='_ZN4llvm3mca13DispatchStage10cycleStartEv'/>
<use f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='146' u='r' c='_ZN4llvm3mca13DispatchStage10cycleStartEv'/>
<use f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='148' u='w' c='_ZN4llvm3mca13DispatchStage10cycleStartEv'/>
<use f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='153' u='r' c='_ZN4llvm3mca13DispatchStage10cycleStartEv'/>
