{"sha": "f3061fa41878613d6ea93b46361991cde217a83e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZjMwNjFmYTQxODc4NjEzZDZlYTkzYjQ2MzYxOTkxY2RlMjE3YTgzZQ==", "commit": {"author": {"name": "Segher Boessenkool", "email": "segher@kernel.crashing.org", "date": "2012-07-27T11:32:31Z"}, "committer": {"name": "Segher Boessenkool", "email": "segher@gcc.gnu.org", "date": "2012-07-27T11:32:31Z"}, "message": "601.md: New file.\n\n2012-07-27  Segher Boessenkool  <segher@kernel.crashing.org>\n\ngcc/\n        * config/rs6000/601.md: New file.\n        * config/rs6000/aix43.h (ASM_CPU_SPEC): Delete support for\n        RIOS CPUs.\n        * config/rs6000/aix51.h (ASM_CPU_SPEC): Likewise.\n        * config/rs6000/driver-rs6000.c (detect_processor_aix,\n        struct asm_names): Likewise.\n        * config/rs6000/rios1.md: Delete file.\n        * config/rs6000/rios2.md: Delete file.\n        * config/rs6000/rs6000-cpus.def: Delete definitions for RIOS\n        CPUs.\n        * config/rs6000/rs6000-opts.h (enum processor_type): Delete\n        PROCESSOR_RIOS1 and PROCESSOR_RIOS2.\n        * config/rs6000/rs6000-tables.opt: Regenerated.\n        * config/rs6000/rs6000.c (struct rios1_cost, struct rios2_cost):\n        Delete.\n        (rs6000_option_override_internal): Delete support for RIOS CPUs.\n        (rs6000_conditional_register_usage): Adjust comment.\n        (rs6000_issue_rate):Delete support for RIOS CPUs.\n        * config/rs6000/rs6000.h (ASM_CPU_SPEC): Delete support for\n        RIOS CPUs.\n        (PROCESSOR_POWER): Change to PROCESSOR_PPC601.\n        (PROCESSOR_DEFAULT): Change to PROCESSOR_PPC603.\n        * config/rs6000/rs6000.md (define_attr \"cpu\"): Delete rios1\n        and rios2.\n        (include \"rios1.md\", include \"rios2.md\"): Delete.\n        (include \"601.md\"): New.\n        * config/rs6000/rs6000.opt (enum rs6000_cpu): Default to\n        PROCESSOR_PPC603.\n        * config/rs6000/t-aix43 (MULTILIB_MATCHES): Delete support\n        for RIOS CPUs.\n        * config/rs6000/t-rs6000 (MD_INCLUDES): Delete rios1.md and\n        rios2.md .  Add 601.md .\n\nFrom-SVN: r189907", "tree": {"sha": "91d8d863096816f1da7acf2515fc9977386c7819", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/91d8d863096816f1da7acf2515fc9977386c7819"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/f3061fa41878613d6ea93b46361991cde217a83e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f3061fa41878613d6ea93b46361991cde217a83e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f3061fa41878613d6ea93b46361991cde217a83e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f3061fa41878613d6ea93b46361991cde217a83e/comments", "author": {"login": "segher", "id": 417629, "node_id": "MDQ6VXNlcjQxNzYyOQ==", "avatar_url": "https://avatars.githubusercontent.com/u/417629?v=4", "gravatar_id": "", "url": "https://api.github.com/users/segher", "html_url": "https://github.com/segher", "followers_url": "https://api.github.com/users/segher/followers", "following_url": "https://api.github.com/users/segher/following{/other_user}", "gists_url": "https://api.github.com/users/segher/gists{/gist_id}", "starred_url": "https://api.github.com/users/segher/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/segher/subscriptions", "organizations_url": "https://api.github.com/users/segher/orgs", "repos_url": "https://api.github.com/users/segher/repos", "events_url": "https://api.github.com/users/segher/events{/privacy}", "received_events_url": "https://api.github.com/users/segher/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "d580407bc48c38f7611868d7187325e19bc7069d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d580407bc48c38f7611868d7187325e19bc7069d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d580407bc48c38f7611868d7187325e19bc7069d"}], "stats": {"total": 655, "additions": 191, "deletions": 464}, "files": [{"sha": "977863319a2a82b7abb88e4ebe34be629c637891", "filename": "gcc/ChangeLog", "status": "modified", "additions": 35, "deletions": 0, "changes": 35, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=f3061fa41878613d6ea93b46361991cde217a83e", "patch": "@@ -1,3 +1,38 @@\n+2012-07-27  Segher Boessenkool  <segher@kernel.crashing.org>\n+\n+\t* config/rs6000/601.md: New file.\n+\t* config/rs6000/aix43.h (ASM_CPU_SPEC): Delete support for\n+\tRIOS CPUs.\n+\t* config/rs6000/aix51.h (ASM_CPU_SPEC): Likewise.\n+\t* config/rs6000/driver-rs6000.c (detect_processor_aix,\n+\tstruct asm_names): Likewise.\n+\t* config/rs6000/rios1.md: Delete file.\n+\t* config/rs6000/rios2.md: Delete file.\n+\t* config/rs6000/rs6000-cpus.def: Delete definitions for RIOS\n+\tCPUs.\n+\t* config/rs6000/rs6000-opts.h (enum processor_type): Delete\n+\tPROCESSOR_RIOS1 and PROCESSOR_RIOS2.\n+\t* config/rs6000/rs6000-tables.opt: Regenerated.\n+\t* config/rs6000/rs6000.c (struct rios1_cost, struct rios2_cost):\n+\tDelete.\n+\t(rs6000_option_override_internal): Delete support for RIOS CPUs.\n+\t(rs6000_conditional_register_usage): Adjust comment.\n+\t(rs6000_issue_rate):Delete support for RIOS CPUs.\n+\t* config/rs6000/rs6000.h (ASM_CPU_SPEC): Delete support for\n+\tRIOS CPUs.\n+\t(PROCESSOR_POWER): Change to PROCESSOR_PPC601.\n+\t(PROCESSOR_DEFAULT): Change to PROCESSOR_PPC603.\n+\t* config/rs6000/rs6000.md (define_attr \"cpu\"): Delete rios1\n+\tand rios2.\n+\t(include \"rios1.md\", include \"rios2.md\"): Delete.\n+\t(include \"601.md\"): New.\n+\t* config/rs6000/rs6000.opt (enum rs6000_cpu): Default to\n+\tPROCESSOR_PPC603.\n+\t* config/rs6000/t-aix43 (MULTILIB_MATCHES): Delete support\n+\tfor RIOS CPUs.\n+\t* config/rs6000/t-rs6000 (MD_INCLUDES): Delete rios1.md and\n+\trios2.md .  Add 601.md .\n+\n 2012-07-26  Richard Henderson  <rth@redhat.com>\n \n \t* doc/extend.texi (attribute): Document hot/cold for labels."}, {"sha": "52644f2d9b3412e846a91684c0db01cd60750c45", "filename": "gcc/config/rs6000/601.md", "status": "added", "additions": 136, "deletions": 0, "changes": 136, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2F601.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2F601.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2F601.md?ref=f3061fa41878613d6ea93b46361991cde217a83e", "patch": "@@ -0,0 +1,136 @@\n+;; Scheduling description for PowerPC 601 processor.\n+;;   Copyright (C) 2003-2012 Free Software Foundation, Inc.\n+;;\n+;; This file is part of GCC.\n+\n+;; GCC is free software; you can redistribute it and/or modify it\n+;; under the terms of the GNU General Public License as published\n+;; by the Free Software Foundation; either version 3, or (at your\n+;; option) any later version.\n+\n+;; GCC is distributed in the hope that it will be useful, but WITHOUT\n+;; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY\n+;; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public\n+;; License for more details.\n+\n+;; You should have received a copy of the GNU General Public License\n+;; along with GCC; see the file COPYING3.  If not see\n+;; <http://www.gnu.org/licenses/>.\n+\n+(define_automaton \"ppc601,ppc601fp\")\n+(define_cpu_unit \"iu_ppc601\" \"ppc601\")\n+(define_cpu_unit \"fpu_ppc601\" \"ppc601fp\")\n+(define_cpu_unit \"bpu_ppc601\" \"ppc601\")\n+\n+;; PPC601  32-bit IU, FPU, BPU\n+\n+(define_insn_reservation \"ppc601-load\" 2\n+  (and (eq_attr \"type\" \"load,load_ext,load_ext_u,load_ext_ux,load_ux,load_u,\\\n+\t\t        load_l,store_c,sync\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"iu_ppc601\")\n+\n+(define_insn_reservation \"ppc601-store\" 2\n+  (and (eq_attr \"type\" \"store,store_ux,store_u\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"iu_ppc601\")\n+\n+(define_insn_reservation \"ppc601-fpload\" 3\n+  (and (eq_attr \"type\" \"fpload,fpload_ux,fpload_u\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"iu_ppc601\")\n+\n+(define_insn_reservation \"ppc601-fpstore\" 3\n+  (and (eq_attr \"type\" \"fpstore,fpstore_ux,fpstore_u\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"iu_ppc601+fpu_ppc601\")\n+\n+(define_insn_reservation \"ppc601-integer\" 1\n+  (and (eq_attr \"type\" \"integer,insert_word,insert_dword,shift,\\\n+                        trap,var_shift_rotate,cntlz,exts,isel\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"iu_ppc601\")\n+\n+(define_insn_reservation \"ppc601-two\" 1\n+  (and (eq_attr \"type\" \"two\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"iu_ppc601,iu_ppc601\")\n+\n+(define_insn_reservation \"ppc601-three\" 1\n+  (and (eq_attr \"type\" \"three\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"iu_ppc601,iu_ppc601,iu_ppc601\")\n+\n+(define_insn_reservation \"ppc601-imul\" 5\n+  (and (eq_attr \"type\" \"imul,imul2,imul3,imul_compare\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"iu_ppc601*5\")\n+\n+(define_insn_reservation \"ppc601-idiv\" 36\n+  (and (eq_attr \"type\" \"idiv\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"iu_ppc601*36\")\n+\n+; compare executes on integer unit, but feeds insns which\n+; execute on the branch unit.\n+(define_insn_reservation \"ppc601-compare\" 3\n+  (and (eq_attr \"type\" \"cmp,compare,delayed_compare,\\\n+                        var_delayed_compare\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"iu_ppc601,nothing,bpu_ppc601\")\n+\n+(define_insn_reservation \"ppc601-fpcompare\" 5\n+  (and (eq_attr \"type\" \"fpcompare\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"(fpu_ppc601+iu_ppc601*2),nothing*2,bpu_ppc601\")\n+\n+(define_insn_reservation \"ppc601-fp\" 4\n+  (and (eq_attr \"type\" \"fp\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"fpu_ppc601\")\n+\n+(define_insn_reservation \"ppc601-dmul\" 5\n+  (and (eq_attr \"type\" \"dmul\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"fpu_ppc601*2\")\n+\n+(define_insn_reservation \"ppc601-sdiv\" 17\n+  (and (eq_attr \"type\" \"sdiv\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"fpu_ppc601*17\")\n+\n+(define_insn_reservation \"ppc601-ddiv\" 31\n+  (and (eq_attr \"type\" \"ddiv\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"fpu_ppc601*31\")\n+\n+(define_insn_reservation \"ppc601-mfcr\" 2\n+  (and (eq_attr \"type\" \"mfcr\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"iu_ppc601,bpu_ppc601\")\n+\n+(define_insn_reservation \"ppc601-mtcr\" 4\n+  (and (eq_attr \"type\" \"mtcr\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"iu_ppc601,bpu_ppc601\")\n+\n+(define_insn_reservation \"ppc601-crlogical\" 4\n+  (and (eq_attr \"type\" \"cr_logical,delayed_cr\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"bpu_ppc601\")\n+\n+(define_insn_reservation \"ppc601-mtjmpr\" 4\n+  (and (eq_attr \"type\" \"mtjmpr\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"iu_ppc601,bpu_ppc601\")\n+\n+(define_insn_reservation \"ppc601-mfjmpr\" 2\n+  (and (eq_attr \"type\" \"mfjmpr\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"iu_ppc601,bpu_ppc601\")\n+\n+(define_insn_reservation \"ppc601-branch\" 1\n+  (and (eq_attr \"type\" \"jmpreg,branch,isync\")\n+       (eq_attr \"cpu\" \"ppc601\"))\n+  \"bpu_ppc601\")\n+"}, {"sha": "8f5786ff0c0f01a75b3a3cf306da630549a05955", "filename": "gcc/config/rs6000/aix43.h", "status": "modified", "additions": 1, "deletions": 7, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Faix43.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Faix43.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faix43.h?ref=f3061fa41878613d6ea93b46361991cde217a83e", "patch": "@@ -1,7 +1,6 @@\n /* Definitions of target machine for GNU compiler,\n    for IBM RS/6000 POWER running AIX version 4.3.\n-   Copyright (C) 1998, 1999, 2000, 2001, 2003, 2004, 2005, 2006,\n-   2007, 2009, 2010, 2011 Free Software Foundation, Inc.\n+   Copyright (C) 1998-2012 Free Software Foundation, Inc.\n    Contributed by David Edelsohn (edelsohn@gnu.org).\n \n    This file is part of GCC.\n@@ -67,11 +66,6 @@ do {\t\t\t\t\t\t\t\t\t\\\n %{mcpu=power3: -m620} \\\n %{mcpu=power4: -m620} \\\n %{mcpu=powerpc: -mppc} \\\n-%{mcpu=rios: -mpwr} \\\n-%{mcpu=rios1: -mpwr} \\\n-%{mcpu=rios2: -mpwr2} \\\n-%{mcpu=rsc: -mpwr} \\\n-%{mcpu=rsc1: -mpwr} \\\n %{mcpu=rs64a: -mppc} \\\n %{mcpu=601: -m601} \\\n %{mcpu=602: -mppc} \\"}, {"sha": "00373ffac20c37daf0d23363aef2e9d070f4ff9d", "filename": "gcc/config/rs6000/aix51.h", "status": "modified", "additions": 1, "deletions": 7, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Faix51.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Faix51.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faix51.h?ref=f3061fa41878613d6ea93b46361991cde217a83e", "patch": "@@ -1,7 +1,6 @@\n /* Definitions of target machine for GNU compiler,\n    for IBM RS/6000 POWER running AIX V5.\n-   Copyright (C) 2001, 2003, 2004, 2005, 2007, 2008, 2009, 2010\n-   Free Software Foundation, Inc.\n+   Copyright (C) 2001-2012 Free Software Foundation, Inc.\n    Contributed by David Edelsohn (edelsohn@gnu.org).\n \n    This file is part of GCC.\n@@ -61,11 +60,6 @@ do {\t\t\t\t\t\t\t\t\t\\\n %{mcpu=power3: -m620} \\\n %{mcpu=power4: -m620} \\\n %{mcpu=powerpc: -mppc} \\\n-%{mcpu=rios: -mpwr} \\\n-%{mcpu=rios1: -mpwr} \\\n-%{mcpu=rios2: -mpwr2} \\\n-%{mcpu=rsc: -mpwr} \\\n-%{mcpu=rsc1: -mpwr} \\\n %{mcpu=rs64a: -mppc} \\\n %{mcpu=601: -m601} \\\n %{mcpu=602: -mppc} \\"}, {"sha": "178bb42e352453e47a2e55e8555b1aa81314970b", "filename": "gcc/config/rs6000/driver-rs6000.c", "status": "modified", "additions": 1, "deletions": 15, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Fdriver-rs6000.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Fdriver-rs6000.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Fdriver-rs6000.c?ref=f3061fa41878613d6ea93b46361991cde217a83e", "patch": "@@ -1,5 +1,5 @@\n /* Subroutines for the gcc driver.\n-   Copyright (C) 2007, 2008, 2009 Free Software Foundation, Inc.\n+   Copyright (C) 2007-2012 Free Software Foundation, Inc.\n \n This file is part of GCC.\n \n@@ -295,15 +295,6 @@ detect_processor_aix (void)\n {\n   switch (_system_configuration.implementation)\n     {\n-    case 0x0001:\n-      return \"rios1\";\n-\n-    case 0x0002:\n-      return \"rsc\";\n-\n-    case 0x0004:\n-      return \"rios2\";\n-\n     case 0x0008:\n       return \"601\";\n \n@@ -392,11 +383,6 @@ static const struct asm_name asm_names[] = {\n   { \"power6x\",\t\"%(asm_cpu_power6) -maltivec\" },\n   { \"power7\",\t\"%(asm_cpu_power7)\" },\n   { \"powerpc\",\t\"-mppc\" },\n-  { \"rios\",\t\"-mpwr\" },\n-  { \"rios1\",\t\"-mpwr\" },\n-  { \"rios2\",\t\"-mpwrx\" },\n-  { \"rsc\",\t\"-mpwr\" },\n-  { \"rsc1\",\t\"-mpwr\" },\n   { \"rs64a\",\t\"-mppc64\" },\n   { \"401\",\t\"-mppc\" },\n   { \"403\",\t\"-m403\" },"}, {"sha": "9ad9ce3e161afb19a708bbfc144e78abaeac934c", "filename": "gcc/config/rs6000/rios1.md", "status": "removed", "additions": 0, "deletions": 191, "changes": 191, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d580407bc48c38f7611868d7187325e19bc7069d/gcc%2Fconfig%2Frs6000%2Frios1.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d580407bc48c38f7611868d7187325e19bc7069d/gcc%2Fconfig%2Frs6000%2Frios1.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frios1.md?ref=d580407bc48c38f7611868d7187325e19bc7069d", "patch": "@@ -1,191 +0,0 @@\n-;; Scheduling description for IBM POWER processor.\n-;;   Copyright (C) 2003, 2004, 2007, 2009 Free Software Foundation, Inc.\n-;;\n-;; This file is part of GCC.\n-\n-;; GCC is free software; you can redistribute it and/or modify it\n-;; under the terms of the GNU General Public License as published\n-;; by the Free Software Foundation; either version 3, or (at your\n-;; option) any later version.\n-\n-;; GCC is distributed in the hope that it will be useful, but WITHOUT\n-;; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY\n-;; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public\n-;; License for more details.\n-\n-;; You should have received a copy of the GNU General Public License\n-;; along with GCC; see the file COPYING3.  If not see\n-;; <http://www.gnu.org/licenses/>.\n-\n-(define_automaton \"rios1,rios1fp\")\n-(define_cpu_unit \"iu_rios1\" \"rios1\")\n-(define_cpu_unit \"fpu_rios1\" \"rios1fp\")\n-(define_cpu_unit \"bpu_rios1\" \"rios1\")\n-\n-;; RIOS1  32-bit IU, FPU, BPU\n-\n-(define_insn_reservation \"rios1-load\" 2\n-  (and (eq_attr \"type\" \"load,load_ext,load_ext_u,load_ext_ux,load_ux,load_u,\\\n-\t\t        load_l,store_c,sync\")\n-       (eq_attr \"cpu\" \"rios1,ppc601\"))\n-  \"iu_rios1\")\n-\n-(define_insn_reservation \"rios1-store\" 2\n-  (and (eq_attr \"type\" \"store,store_ux,store_u\")\n-       (eq_attr \"cpu\" \"rios1,ppc601\"))\n-  \"iu_rios1\")\n-\n-(define_insn_reservation \"rios1-fpload\" 2\n-  (and (eq_attr \"type\" \"fpload,fpload_ux,fpload_u\")\n-       (eq_attr \"cpu\" \"rios1\"))\n-  \"iu_rios1\")\n-\n-(define_insn_reservation \"ppc601-fpload\" 3\n-  (and (eq_attr \"type\" \"fpload,fpload_ux,fpload_u\")\n-       (eq_attr \"cpu\" \"ppc601\"))\n-  \"iu_rios1\")\n-\n-(define_insn_reservation \"rios1-fpstore\" 3\n-  (and (eq_attr \"type\" \"fpstore,fpstore_ux,fpstore_u\")\n-       (eq_attr \"cpu\" \"rios1,ppc601\"))\n-  \"iu_rios1+fpu_rios1\")\n-\n-(define_insn_reservation \"rios1-integer\" 1\n-  (and (eq_attr \"type\" \"integer,insert_word,insert_dword,shift,\\\n-                        trap,var_shift_rotate,cntlz,exts,isel\")\n-       (eq_attr \"cpu\" \"rios1,ppc601\"))\n-  \"iu_rios1\")\n-\n-(define_insn_reservation \"rios1-two\" 1\n-  (and (eq_attr \"type\" \"two\")\n-       (eq_attr \"cpu\" \"rios1,ppc601\"))\n-  \"iu_rios1,iu_rios1\")\n-\n-(define_insn_reservation \"rios1-three\" 1\n-  (and (eq_attr \"type\" \"three\")\n-       (eq_attr \"cpu\" \"rios1,ppc601\"))\n-  \"iu_rios1,iu_rios1,iu_rios1\")\n-\n-(define_insn_reservation \"rios1-imul\" 5\n-  (and (eq_attr \"type\" \"imul,imul_compare\")\n-       (eq_attr \"cpu\" \"rios1\"))\n-  \"iu_rios1*5\")\n-\n-(define_insn_reservation \"rios1-imul2\" 4\n-  (and (eq_attr \"type\" \"imul2\")\n-       (eq_attr \"cpu\" \"rios1\"))\n-  \"iu_rios1*4\")\n-\n-(define_insn_reservation \"rios1-imul3\" 3\n-  (and (eq_attr \"type\" \"imul\")\n-       (eq_attr \"cpu\" \"rios1\"))\n-  \"iu_rios1*3\")\n-\n-(define_insn_reservation \"ppc601-imul\" 5\n-  (and (eq_attr \"type\" \"imul,imul2,imul3,imul_compare\")\n-       (eq_attr \"cpu\" \"ppc601\"))\n-  \"iu_rios1*5\")\n-\n-(define_insn_reservation \"rios1-idiv\" 19\n-  (and (eq_attr \"type\" \"idiv\")\n-       (eq_attr \"cpu\" \"rios1\"))\n-  \"iu_rios1*19\")\n-\n-(define_insn_reservation \"ppc601-idiv\" 36\n-  (and (eq_attr \"type\" \"idiv\")\n-       (eq_attr \"cpu\" \"ppc601\"))\n-  \"iu_rios1*36\")\n-\n-; compare executes on integer unit, but feeds insns which\n-; execute on the branch unit.\n-(define_insn_reservation \"rios1-compare\" 4\n-  (and (eq_attr \"type\" \"cmp,fast_compare,compare\")\n-       (eq_attr \"cpu\" \"rios1\"))\n-  \"iu_rios1,nothing*2,bpu_rios1\")\n-\n-(define_insn_reservation \"rios1-delayed_compare\" 5\n-  (and (eq_attr \"type\" \"delayed_compare,var_delayed_compare\")\n-       (eq_attr \"cpu\" \"rios1\"))\n-  \"iu_rios1,nothing*3,bpu_rios1\")\n-\n-(define_insn_reservation \"ppc601-compare\" 3\n-  (and (eq_attr \"type\" \"cmp,compare,delayed_compare,\\\n-                        var_delayed_compare\")\n-       (eq_attr \"cpu\" \"ppc601\"))\n-  \"iu_rios1,nothing,bpu_rios1\")\n-\n-(define_insn_reservation \"rios1-fpcompare\" 9\n-  (and (eq_attr \"type\" \"fpcompare\")\n-       (eq_attr \"cpu\" \"rios1\"))\n-  \"fpu_rios1,nothing*3,bpu_rios1\")\n-\n-(define_insn_reservation \"ppc601-fpcompare\" 5\n-  (and (eq_attr \"type\" \"fpcompare\")\n-       (eq_attr \"cpu\" \"ppc601\"))\n-  \"(fpu_rios1+iu_rios1*2),nothing*2,bpu_rios1\")\n-\n-(define_insn_reservation \"rios1-fp\" 2\n-  (and (eq_attr \"type\" \"fp,dmul\")\n-       (eq_attr \"cpu\" \"rios1\"))\n-  \"fpu_rios1\")\n-\n-(define_insn_reservation \"ppc601-fp\" 4\n-  (and (eq_attr \"type\" \"fp\")\n-       (eq_attr \"cpu\" \"ppc601\"))\n-  \"fpu_rios1\")\n-\n-(define_insn_reservation \"rios1-dmul\" 5\n-  (and (eq_attr \"type\" \"dmul\")\n-       (eq_attr \"cpu\" \"ppc601\"))\n-  \"fpu_rios1*2\")\n-\n-(define_insn_reservation \"rios1-sdiv\" 19\n-  (and (eq_attr \"type\" \"sdiv,ddiv\")\n-       (eq_attr \"cpu\" \"rios1\"))\n-  \"fpu_rios1*19\")\n-\n-(define_insn_reservation \"ppc601-sdiv\" 17\n-  (and (eq_attr \"type\" \"sdiv\")\n-       (eq_attr \"cpu\" \"ppc601\"))\n-  \"fpu_rios1*17\")\n-\n-(define_insn_reservation \"ppc601-ddiv\" 31\n-  (and (eq_attr \"type\" \"ddiv\")\n-       (eq_attr \"cpu\" \"ppc601\"))\n-  \"fpu_rios1*31\")\n-\n-(define_insn_reservation \"rios1-mfcr\" 2\n-  (and (eq_attr \"type\" \"mfcr\")\n-       (eq_attr \"cpu\" \"rios1,ppc601\"))\n-  \"iu_rios1,bpu_rios1\")\n-\n-(define_insn_reservation \"rios1-mtcr\" 4\n-  (and (eq_attr \"type\" \"mtcr\")\n-       (eq_attr \"cpu\" \"rios1,ppc601\"))\n-  \"iu_rios1,bpu_rios1\")\n-\n-(define_insn_reservation \"rios1-crlogical\" 4\n-  (and (eq_attr \"type\" \"cr_logical,delayed_cr\")\n-       (eq_attr \"cpu\" \"rios1,ppc601\"))\n-  \"bpu_rios1\")\n-\n-(define_insn_reservation \"rios1-mtjmpr\" 5\n-  (and (eq_attr \"type\" \"mtjmpr\")\n-       (eq_attr \"cpu\" \"rios1\"))\n-  \"iu_rios1,bpu_rios1\")\n-\n-(define_insn_reservation \"ppc601-mtjmpr\" 4\n-  (and (eq_attr \"type\" \"mtjmpr\")\n-       (eq_attr \"cpu\" \"ppc601\"))\n-  \"iu_rios1,bpu_rios1\")\n-\n-(define_insn_reservation \"rios1-mfjmpr\" 2\n-  (and (eq_attr \"type\" \"mfjmpr\")\n-       (eq_attr \"cpu\" \"rios1,ppc601\"))\n-  \"iu_rios1,bpu_rios1\")\n-\n-(define_insn_reservation \"rios1-branch\" 1\n-  (and (eq_attr \"type\" \"jmpreg,branch,isync\")\n-       (eq_attr \"cpu\" \"rios1,ppc601\"))\n-  \"bpu_rios1\")\n-"}, {"sha": "96633af2f8ea3a4a72de62a9d2e2b4cb8f54b6b9", "filename": "gcc/config/rs6000/rios2.md", "status": "removed", "additions": 0, "deletions": 129, "changes": 129, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d580407bc48c38f7611868d7187325e19bc7069d/gcc%2Fconfig%2Frs6000%2Frios2.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d580407bc48c38f7611868d7187325e19bc7069d/gcc%2Fconfig%2Frs6000%2Frios2.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frios2.md?ref=d580407bc48c38f7611868d7187325e19bc7069d", "patch": "@@ -1,129 +0,0 @@\n-;; Scheduling description for IBM Power2 processor.\n-;;   Copyright (C) 2003, 2004, 2007, 2009 Free Software Foundation, Inc.\n-;;\n-;; This file is part of GCC.\n-\n-;; GCC is free software; you can redistribute it and/or modify it\n-;; under the terms of the GNU General Public License as published\n-;; by the Free Software Foundation; either version 3, or (at your\n-;; option) any later version.\n-\n-;; GCC is distributed in the hope that it will be useful, but WITHOUT\n-;; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY\n-;; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public\n-;; License for more details.\n-\n-;; You should have received a copy of the GNU General Public License\n-;; along with GCC; see the file COPYING3.  If not see\n-;; <http://www.gnu.org/licenses/>.\n-\n-(define_automaton \"rios2,rios2fp\")\n-(define_cpu_unit \"iu1_rios2,iu2_rios2\" \"rios2\")\n-(define_cpu_unit \"fpu1_rios2,fpu2_rios2\" \"rios2fp\")\n-(define_cpu_unit \"bpu_rios2\" \"rios2\")\n-\n-;; RIOS2 32-bit 2xIU, 2xFPU, BPU\n-;; IU1 can perform all integer operations\n-;; IU2 can perform all integer operations except imul and idiv\n-\n-(define_insn_reservation \"rios2-load\" 2\n-  (and (eq_attr \"type\" \"load,load_ext,load_ext_u,load_ext_ux,\\\n-\t\t        load_ux,load_u,fpload,fpload_ux,fpload_u,\\\n-\t\t\tload_l,store_c,sync\")\n-       (eq_attr \"cpu\" \"rios2\"))\n-  \"iu1_rios2|iu2_rios2\")\n-\n-(define_insn_reservation \"rios2-store\" 2\n-  (and (eq_attr \"type\" \"store,store_ux,store_u,fpstore,fpstore_ux,fpstore_u\")\n-       (eq_attr \"cpu\" \"rios2\"))\n-  \"iu1_rios2|iu2_rios2\")\n-\n-(define_insn_reservation \"rios2-integer\" 1\n-  (and (eq_attr \"type\" \"integer,insert_word,insert_dword,shift,trap,\\\n-                         var_shift_rotate,cntlz,exts,isel\")\n-       (eq_attr \"cpu\" \"rios2\"))\n-  \"iu1_rios2|iu2_rios2\")\n-\n-(define_insn_reservation \"rios2-two\" 1\n-  (and (eq_attr \"type\" \"two\")\n-       (eq_attr \"cpu\" \"rios2\"))\n-  \"iu1_rios2|iu2_rios2,iu1_rios2|iu2_rios2\")\n-\n-(define_insn_reservation \"rios2-three\" 1\n-  (and (eq_attr \"type\" \"three\")\n-       (eq_attr \"cpu\" \"rios2\"))\n-  \"iu1_rios2|iu2_rios2,iu1_rios2|iu2_rios2,iu1_rios2|iu2_rios2\")\n-\n-(define_insn_reservation \"rios2-imul\" 2\n-  (and (eq_attr \"type\" \"imul,imul2,imul3,imul_compare\")\n-       (eq_attr \"cpu\" \"rios2\"))\n-  \"iu1_rios2*2\")\n-\n-(define_insn_reservation \"rios2-idiv\" 13\n-  (and (eq_attr \"type\" \"idiv\")\n-       (eq_attr \"cpu\" \"rios2\"))\n-  \"iu1_rios2*13\")\n-\n-; compare executes on integer unit, but feeds insns which\n-; execute on the branch unit.\n-(define_insn_reservation \"rios2-compare\" 3\n-  (and (eq_attr \"type\" \"cmp,fast_compare,compare,delayed_compare,\\\n-                        var_delayed_compare\")\n-       (eq_attr \"cpu\" \"rios2\"))\n-  \"(iu1_rios2|iu2_rios2),nothing,bpu_rios2\")\n-\n-(define_insn_reservation \"rios2-fp\" 2\n-  (and (eq_attr \"type\" \"fp\")\n-       (eq_attr \"cpu\" \"rios2\"))\n-  \"fpu1_rios2|fpu2_rios2\")\n-\n-(define_insn_reservation \"rios2-fpcompare\" 5\n-  (and (eq_attr \"type\" \"fpcompare\")\n-       (eq_attr \"cpu\" \"rios2\"))\n-  \"(fpu1_rios2|fpu2_rios2),nothing*3,bpu_rios2\")\n-\n-(define_insn_reservation \"rios2-dmul\" 2\n-  (and (eq_attr \"type\" \"dmul\")\n-       (eq_attr \"cpu\" \"rios2\"))\n-  \"fpu1_rios2|fpu2_rios2\")\n-\n-(define_insn_reservation \"rios2-sdiv\" 17\n-  (and (eq_attr \"type\" \"sdiv,ddiv\")\n-       (eq_attr \"cpu\" \"rios2\"))\n-  \"(fpu1_rios2*17)|(fpu2_rios2*17)\")\n-\n-(define_insn_reservation \"rios2-ssqrt\" 26\n-  (and (eq_attr \"type\" \"ssqrt,dsqrt\")\n-       (eq_attr \"cpu\" \"rios2\"))\n-  \"(fpu1_rios2*26)|(fpu2_rios2*26)\")\n-\n-(define_insn_reservation \"rios2-mfcr\" 2\n-  (and (eq_attr \"type\" \"mfcr\")\n-       (eq_attr \"cpu\" \"rios2\"))\n-  \"iu1_rios2,bpu_rios2\")\n-\n-(define_insn_reservation \"rios2-mtcr\" 3\n-  (and (eq_attr \"type\" \"mtcr\")\n-       (eq_attr \"cpu\" \"rios2\"))\n-  \"iu1_rios2,bpu_rios2\")\n-\n-(define_insn_reservation \"rios2-crlogical\" 3\n-  (and (eq_attr \"type\" \"cr_logical,delayed_cr\")\n-       (eq_attr \"cpu\" \"rios2\"))\n-  \"bpu_rios2\")\n-\n-(define_insn_reservation \"rios2-mtjmpr\" 5\n-  (and (eq_attr \"type\" \"mtjmpr\")\n-       (eq_attr \"cpu\" \"rios2\"))\n-  \"iu1_rios2,bpu_rios2\")\n-\n-(define_insn_reservation \"rios2-mfjmpr\" 2\n-  (and (eq_attr \"type\" \"mfjmpr\")\n-       (eq_attr \"cpu\" \"rios2\"))\n-  \"iu1_rios2,bpu_rios2\")\n-\n-(define_insn_reservation \"rios2-branch\" 1\n-  (and (eq_attr \"type\" \"jmpreg,branch,isync\")\n-       (eq_attr \"cpu\" \"rios2\"))\n-  \"bpu_rios2\")\n-"}, {"sha": "74c58030d03480859f22df0ed2ed6ebde1480d19", "filename": "gcc/config/rs6000/rs6000-cpus.def", "status": "modified", "additions": 1, "deletions": 9, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Frs6000-cpus.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Frs6000-cpus.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-cpus.def?ref=f3061fa41878613d6ea93b46361991cde217a83e", "patch": "@@ -1,7 +1,5 @@\n /* IBM RS/6000 CPU names..\n-   Copyright (C) 1991, 1993, 1994, 1995, 1996, 1997, 1998, 1999,\n-   2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011\n-   Free Software Foundation, Inc.\n+   Copyright (C) 1991-2012 Free Software Foundation, Inc.\n    Contributed by Richard Kenner (kenner@vlsi1.ultra.nyu.edu)\n \n    This file is part of GCC.\n@@ -133,11 +131,5 @@ RS6000_CPU (\"power7\", PROCESSOR_POWER7,   /* Don't add MASK_ISEL by default */\n RS6000_CPU (\"powerpc\", PROCESSOR_POWERPC, POWERPC_BASE_MASK)\n RS6000_CPU (\"powerpc64\", PROCESSOR_POWERPC64,\n \t    POWERPC_BASE_MASK | MASK_PPC_GFXOPT | MASK_POWERPC64)\n-RS6000_CPU (\"rios\", PROCESSOR_RIOS1, MASK_POWER | MASK_MULTIPLE | MASK_STRING)\n-RS6000_CPU (\"rios1\", PROCESSOR_RIOS1, MASK_POWER | MASK_MULTIPLE | MASK_STRING)\n-RS6000_CPU (\"rios2\", PROCESSOR_RIOS2,\n-\t    MASK_POWER | MASK_POWER2 | MASK_MULTIPLE | MASK_STRING)\n-RS6000_CPU (\"rsc\", PROCESSOR_PPC601, MASK_POWER | MASK_MULTIPLE | MASK_STRING)\n-RS6000_CPU (\"rsc1\", PROCESSOR_PPC601, MASK_POWER | MASK_MULTIPLE | MASK_STRING)\n RS6000_CPU (\"rs64\", PROCESSOR_RS64A,\n \t    POWERPC_BASE_MASK | MASK_PPC_GFXOPT | MASK_POWERPC64)"}, {"sha": "ea5f10120c46951c185df4e2c5b12d9b43bc9e5e", "filename": "gcc/config/rs6000/rs6000-opts.h", "status": "modified", "additions": 1, "deletions": 4, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Frs6000-opts.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Frs6000-opts.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-opts.h?ref=f3061fa41878613d6ea93b46361991cde217a83e", "patch": "@@ -1,7 +1,6 @@\n /* Definitions of target machine needed for option handling for GNU compiler,\n    for IBM RS/6000.\n-   Copyright (C) 2010, 2011\n-   Free Software Foundation, Inc.\n+   Copyright (C) 2010-2012 Free Software Foundation, Inc.\n    Contributed by Michael Meissner (meissner@linux.vnet.ibm.com)\n \n    This file is part of GCC.\n@@ -31,8 +30,6 @@\n /* Processor type.  Order must match cpu attribute in MD file.  */\n enum processor_type\n  {\n-   PROCESSOR_RIOS1,\n-   PROCESSOR_RIOS2,\n    PROCESSOR_RS64A,\n    PROCESSOR_MPCCORE,\n    PROCESSOR_PPC403,"}, {"sha": "2cc5f7ae5acbad4701d2a3f1f261549c13358471", "filename": "gcc/config/rs6000/rs6000-tables.opt", "status": "modified", "additions": 1, "deletions": 16, "changes": 17, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Frs6000-tables.opt", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Frs6000-tables.opt", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-tables.opt?ref=f3061fa41878613d6ea93b46361991cde217a83e", "patch": "@@ -192,20 +192,5 @@ EnumValue\n Enum(rs6000_cpu_opt_value) String(powerpc64) Value(54)\n \n EnumValue\n-Enum(rs6000_cpu_opt_value) String(rios) Value(55)\n-\n-EnumValue\n-Enum(rs6000_cpu_opt_value) String(rios1) Value(56)\n-\n-EnumValue\n-Enum(rs6000_cpu_opt_value) String(rios2) Value(57)\n-\n-EnumValue\n-Enum(rs6000_cpu_opt_value) String(rsc) Value(58)\n-\n-EnumValue\n-Enum(rs6000_cpu_opt_value) String(rsc1) Value(59)\n-\n-EnumValue\n-Enum(rs6000_cpu_opt_value) String(rs64) Value(60)\n+Enum(rs6000_cpu_opt_value) String(rs64) Value(55)\n "}, {"sha": "337a95d907b484564b7d4a6d35046022125de51a", "filename": "gcc/config/rs6000/rs6000.c", "status": "modified", "additions": 2, "deletions": 54, "changes": 56, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Frs6000.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Frs6000.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.c?ref=f3061fa41878613d6ea93b46361991cde217a83e", "patch": "@@ -1,8 +1,5 @@\n /* Subroutines used for code generation on IBM RS/6000.\n-   Copyright (C) 1991, 1993, 1994, 1995, 1996, 1997, 1998, 1999,\n-   2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011,\n-   2012\n-   Free Software Foundation, Inc.\n+   Copyright (C) 1991-2012 Free Software Foundation, Inc.\n    Contributed by Richard Kenner (kenner@vlsi1.ultra.nyu.edu)\n \n    This file is part of GCC.\n@@ -354,44 +351,6 @@ struct processor_costs size64_cost = {\n   0,\n };\n \n-/* Instruction costs on RIOS1 processors.  */\n-static const\n-struct processor_costs rios1_cost = {\n-  COSTS_N_INSNS (5),    /* mulsi */\n-  COSTS_N_INSNS (4),    /* mulsi_const */\n-  COSTS_N_INSNS (3),    /* mulsi_const9 */\n-  COSTS_N_INSNS (5),    /* muldi */\n-  COSTS_N_INSNS (19),   /* divsi */\n-  COSTS_N_INSNS (19),   /* divdi */\n-  COSTS_N_INSNS (2),    /* fp */\n-  COSTS_N_INSNS (2),    /* dmul */\n-  COSTS_N_INSNS (19),   /* sdiv */\n-  COSTS_N_INSNS (19),   /* ddiv */\n-  128,\t\t\t/* cache line size */\n-  64,\t\t\t/* l1 cache */\n-  512,\t\t\t/* l2 cache */\n-  0,\t\t\t/* streams */\n-};\n-\n-/* Instruction costs on RIOS2 processors.  */\n-static const\n-struct processor_costs rios2_cost = {\n-  COSTS_N_INSNS (2),    /* mulsi */\n-  COSTS_N_INSNS (2),    /* mulsi_const */\n-  COSTS_N_INSNS (2),    /* mulsi_const9 */\n-  COSTS_N_INSNS (2),    /* muldi */\n-  COSTS_N_INSNS (13),   /* divsi */\n-  COSTS_N_INSNS (13),   /* divdi */\n-  COSTS_N_INSNS (2),    /* fp */\n-  COSTS_N_INSNS (2),    /* dmul */\n-  COSTS_N_INSNS (17),   /* sdiv */\n-  COSTS_N_INSNS (17),   /* ddiv */\n-  256,\t\t\t/* cache line size */\n-  256,\t\t\t/* l1 cache */\n-  1024,\t\t\t/* l2 cache */\n-  0,\t\t\t/* streams */\n-};\n-\n /* Instruction costs on RS64A processors.  */\n static const\n struct processor_costs rs64a_cost = {\n@@ -3001,14 +2960,6 @@ rs6000_option_override_internal (bool global_init_p)\n   else\n     switch (rs6000_cpu)\n       {\n-      case PROCESSOR_RIOS1:\n-\trs6000_cost = &rios1_cost;\n-\tbreak;\n-\n-      case PROCESSOR_RIOS2:\n-\trs6000_cost = &rios2_cost;\n-\tbreak;\n-\n       case PROCESSOR_RS64A:\n \trs6000_cost = &rs64a_cost;\n \tbreak;\n@@ -6575,8 +6526,7 @@ rs6000_conditional_register_usage (void)\n     fprintf (stderr, \"rs6000_conditional_register_usage called\\n\");\n \n   /* Set MQ register fixed (already call_used) if not POWER\n-     architecture (RIOS1, RIOS2, RSC, and PPC601) so that it will not\n-     be allocated.  */\n+     architecture (PPC601) so that it will not be allocated.  */\n   if (! TARGET_POWER)\n     fixed_regs[64] = 1;\n \n@@ -23162,7 +23112,6 @@ rs6000_issue_rate (void)\n     return 1;\n \n   switch (rs6000_cpu_attr) {\n-  case CPU_RIOS1:  /* ? */\n   case CPU_RS64A:\n   case CPU_PPC601: /* ? */\n   case CPU_PPC7450:\n@@ -23182,7 +23131,6 @@ rs6000_issue_rate (void)\n   case CPU_PPCE6500:\n   case CPU_TITAN:\n     return 2;\n-  case CPU_RIOS2:\n   case CPU_PPC476:\n   case CPU_PPC604:\n   case CPU_PPC604E:"}, {"sha": "fea4bacfe52ffd63e34c0240e59daa6da3ebcec0", "filename": "gcc/config/rs6000/rs6000.h", "status": "modified", "additions": 3, "deletions": 11, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Frs6000.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Frs6000.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.h?ref=f3061fa41878613d6ea93b46361991cde217a83e", "patch": "@@ -1,8 +1,5 @@\n /* Definitions of target machine for GNU compiler, for IBM RS/6000.\n-   Copyright (C) 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999,\n-   2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009,\n-   2010, 2011\n-   Free Software Foundation, Inc.\n+   Copyright (C) 1992-2012 Free Software Foundation, Inc.\n    Contributed by Richard Kenner (kenner@vlsi1.ultra.nyu.edu)\n \n    This file is part of GCC.\n@@ -124,11 +121,6 @@\n %{mcpu=power7: %(asm_cpu_power7)} \\\n %{mcpu=a2: -ma2} \\\n %{mcpu=powerpc: -mppc} \\\n-%{mcpu=rios: -mpwr} \\\n-%{mcpu=rios1: -mpwr} \\\n-%{mcpu=rios2: -mpwrx} \\\n-%{mcpu=rsc: -mpwr} \\\n-%{mcpu=rsc1: -mpwr} \\\n %{mcpu=rs64a: -mppc64} \\\n %{mcpu=401: -mppc} \\\n %{mcpu=403: -m403} \\\n@@ -356,12 +348,12 @@ extern const char *host_detect_local_cpu (int argc, const char **argv);\n \n /* Define generic processor types based upon current deployment.  */\n #define PROCESSOR_COMMON    PROCESSOR_PPC601\n-#define PROCESSOR_POWER     PROCESSOR_RIOS1\n+#define PROCESSOR_POWER     PROCESSOR_PPC601\n #define PROCESSOR_POWERPC   PROCESSOR_PPC604\n #define PROCESSOR_POWERPC64 PROCESSOR_RS64A\n \n /* Define the default processor.  This is overridden by other tm.h files.  */\n-#define PROCESSOR_DEFAULT   PROCESSOR_RIOS1\n+#define PROCESSOR_DEFAULT   PROCESSOR_PPC603\n #define PROCESSOR_DEFAULT64 PROCESSOR_RS64A\n \n /* Specify the dialect of assembler to use.  New mnemonics is dialect one"}, {"sha": "0dc4d34dda7e627185fa3bf5d14e3ee8a42f919c", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 3, "deletions": 7, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=f3061fa41878613d6ea93b46361991cde217a83e", "patch": "@@ -1,8 +1,5 @@\n ;; Machine description for IBM RISC System 6000 (POWER) for GNU C compiler\n-;; Copyright (C) 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998,\n-;; 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010,\n-;; 2011, 2012\n-;; Free Software Foundation, Inc.\n+;; Copyright (C) 1990-2012 Free Software Foundation, Inc.\n ;; Contributed by Richard Kenner (kenner@vlsi1.ultra.nyu.edu)\n \n ;; This file is part of GCC.\n@@ -167,7 +164,7 @@\n ;; Processor type -- this attribute must exactly match the processor_type\n ;; enumeration in rs6000.h.\n \n-(define_attr \"cpu\" \"rios1,rios2,rs64a,mpccore,ppc403,ppc405,ppc440,ppc476,ppc601,ppc603,ppc604,ppc604e,ppc620,ppc630,ppc750,ppc7400,ppc7450,ppc8540,ppc8548,ppce300c2,ppce300c3,ppce500mc,ppce500mc64,ppce5500,ppce6500,power4,power5,power6,power7,cell,ppca2,titan\"\n+(define_attr \"cpu\" \"rs64a,mpccore,ppc403,ppc405,ppc440,ppc476,ppc601,ppc603,ppc604,ppc604e,ppc620,ppc630,ppc750,ppc7400,ppc7450,ppc8540,ppc8548,ppce300c2,ppce300c3,ppce500mc,ppce500mc64,ppce5500,ppce6500,power4,power5,power6,power7,cell,ppca2,titan\"\n   (const (symbol_ref \"rs6000_cpu_attr\")))\n \n \n@@ -180,13 +177,12 @@\n \n (automata_option \"ndfa\")\n \n-(include \"rios1.md\")\n-(include \"rios2.md\")\n (include \"rs64.md\")\n (include \"mpc.md\")\n (include \"40x.md\")\n (include \"440.md\")\n (include \"476.md\")\n+(include \"601.md\")\n (include \"603.md\")\n (include \"6xx.md\")\n (include \"7xx.md\")"}, {"sha": "fd3a27237f07fcb282d2f6f7606dac2d7b7684ce", "filename": "gcc/config/rs6000/rs6000.opt", "status": "modified", "additions": 2, "deletions": 3, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Frs6000.opt", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Frs6000.opt", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.opt?ref=f3061fa41878613d6ea93b46361991cde217a83e", "patch": "@@ -1,7 +1,6 @@\n ; Options for the rs6000 port of the compiler\n ;\n-; Copyright (C) 2005, 2006, 2007, 2008, 2009, 2010, 2011 Free Software\n-; Foundation, Inc.\n+; Copyright (C) 2005-2012 Free Software Foundation, Inc.\n ; Contributed by Aldy Hernandez <aldy@quesejoda.com>.\n ;\n ; This file is part of GCC.\n@@ -25,7 +24,7 @@ config/rs6000/rs6000-opts.h\n \n ;; Current processor\n TargetVariable\n-enum processor_type rs6000_cpu = PROCESSOR_RIOS1\n+enum processor_type rs6000_cpu = PROCESSOR_PPC603\n \n ;; Always emit branch hint bits.\n TargetVariable"}, {"sha": "c857c444c044e6fbd65bdca7b23b85b73e47792b", "filename": "gcc/config/rs6000/t-aix43", "status": "modified", "additions": 1, "deletions": 6, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Ft-aix43", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Ft-aix43", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Ft-aix43?ref=f3061fa41878613d6ea93b46361991cde217a83e", "patch": "@@ -1,5 +1,4 @@\n-# Copyright (C) 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005,\n-# 2006, 2011 Free Software Foundation, Inc.\n+# Copyright (C) 1998-2012 Free Software Foundation, Inc.\n #\n # This file is part of GCC.\n #\n@@ -31,10 +30,6 @@ MULTILIB_MATCHES\t= mcpu?power=mcpu?power \\\n \t\t\t  mcpu?powerpc=mcpu?power3 \\\n \t\t\t  mcpu?powerpc=mcpu?power4 \\\n \t\t\t  mcpu?powerpc=mcpu?powerpc \\\n-\t\t\t  mcpu?power=mcpu?rios1 \\\n-\t\t\t  mcpu?power=mcpu?rios2 \\\n-\t\t\t  mcpu?power=mcpu?rsc \\\n-\t\t\t  mcpu?power=mcpu?rsc1 \\\n \t\t\t  mcpu?powerpc=mcpu?rs64a \\\n \t\t\t  mcpu?powerpc=mcpu?601 \\\n \t\t\t  mcpu?powerpc=mcpu?602 \\"}, {"sha": "8acc3399ca1f51744bc874a8561872f9caf67740", "filename": "gcc/config/rs6000/t-rs6000", "status": "modified", "additions": 3, "deletions": 5, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Ft-rs6000", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f3061fa41878613d6ea93b46361991cde217a83e/gcc%2Fconfig%2Frs6000%2Ft-rs6000", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Ft-rs6000?ref=f3061fa41878613d6ea93b46361991cde217a83e", "patch": "@@ -1,7 +1,6 @@\n # General rules that all rs6000/ targets must have.\n #\n-# Copyright (C) 1995, 1997, 1998, 1999, 2001, 2002, 2003, 2004, 2008, 2009,\n-# 2010, 2011 Free Software Foundation, Inc.\n+# Copyright (C) 1995-2012 Free Software Foundation, Inc.\n #\n # This file is part of GCC.\n #\n@@ -44,12 +43,11 @@ $(srcdir)/config/rs6000/rs6000-tables.opt: $(srcdir)/config/rs6000/genopt.sh \\\n # The rs6000 backend doesn't cause warnings in these files.\n insn-conditions.o-warn =\n \n-MD_INCLUDES = $(srcdir)/config/rs6000/rios1.md \\\n-\t$(srcdir)/config/rs6000/rios2.md \\\n-\t$(srcdir)/config/rs6000/rs64.md \\\n+MD_INCLUDES = $(srcdir)/config/rs6000/rs64.md \\\n \t$(srcdir)/config/rs6000/mpc.md \\\n \t$(srcdir)/config/rs6000/40x.md \\\n \t$(srcdir)/config/rs6000/440.md \\\n+\t$(srcdir)/config/rs6000/601.md \\\n \t$(srcdir)/config/rs6000/603.md \\\n \t$(srcdir)/config/rs6000/6xx.md \\\n \t$(srcdir)/config/rs6000/7xx.md \\"}]}