// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1636\sampleModel1636_1_sub\Mysubsystem_6.v
// Created: 2024-06-10 09:15:00
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_6
// Source Path: sampleModel1636_1_sub/Subsystem/Mysubsystem_6
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_6
          (clk,
           reset,
           enb,
           Out2);


  input   clk;
  input   reset;
  input   enb;
  output  [7:0] Out2;  // uint8


  wire [7:0] cfblk143_out1;  // uint8
  wire [7:0] cfblk149_out1;  // uint8
  wire [7:0] cfblk82_out1;  // uint8


  cfblk143 u_cfblk143 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk143_out1)  // uint8
                       );

  cfblk149 u_cfblk149 (.In1(cfblk143_out1),  // uint8
                       .Out1(cfblk149_out1)  // uint8
                       );

  assign cfblk82_out1 = (cfblk149_out1 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  assign Out2 = cfblk82_out1;

endmodule  // Mysubsystem_6

