INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/计算机/数字逻辑/lab2/ALU_4bits/ALU_4bits.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/计算机/数字逻辑/lab2/ALU_4bits/ALU_4bits.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/计算机/数字逻辑/lab2/ALU_4bits/ALU_4bits.srcs/sources_1/new/rca.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/计算机/数字逻辑/lab2/ALU_4bits/ALU_4bits.srcs/sim_1/new/ALU_4bits_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_4bits_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86150/Desktop/计算机/数字逻辑/lab2/ALU_4bits/ALU_4bits.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
