#----------*-perl-*-------------------------
#  This is a HDL spec file - it defines the unit and how to compile it.
#
#

$hdl_spec = {

    # List of specific VERILOG src files
    -vlog_files => [ 
    
         "src/rtl/cup/verilog/processor/AccessPort.v",
         "src/rtl/cup/verilog/processor/ClkGate.v",
         "src/rtl/cup/verilog/processor/Control.v",
         "src/rtl/cup/verilog/processor/Corrector39_7.v",
         "src/rtl/cup/verilog/processor/DAlign.v",
         "src/rtl/cup/verilog/processor/DCorrector.v",
         "src/rtl/cup/verilog/processor/DStLdByp.v",
         "src/rtl/cup/verilog/processor/DSyndrome.v",
         "src/rtl/cup/verilog/processor/Datapath.v",
         "src/rtl/cup/verilog/processor/Debug.v",
         "src/rtl/cup/verilog/processor/Decoder.v",
         "src/rtl/cup/verilog/processor/DmaCtrl.v",
         "src/rtl/cup/verilog/processor/ExAcsMon.v",
         "src/rtl/cup/verilog/processor/ExternInt.v",
         "src/rtl/cup/verilog/processor/IAlign.v",
         "src/rtl/cup/verilog/processor/IMMU.v",
         "src/rtl/cup/verilog/processor/IMemCheckGenerate.v",
         "src/rtl/cup/verilog/processor/InstFetch.v",
         "src/rtl/cup/verilog/processor/LSElement.v",
         "src/rtl/cup/verilog/processor/LoadStore.v",
         "src/rtl/cup/verilog/processor/MemBankCtrl.v",
         "src/rtl/cup/verilog/processor/OCD.v",
         "src/rtl/cup/verilog/processor/PCUnit.v",
         "src/rtl/cup/verilog/processor/PCandIFetch.v",
         "src/rtl/cup/verilog/processor/PifAXI.v",
         "src/rtl/cup/verilog/processor/PifAsync.v",
         "src/rtl/cup/verilog/processor/Syndrome39_7.v",
         "src/rtl/cup/verilog/processor/TIE.v",
         "src/rtl/cup/verilog/processor/UDmaDef.v",
         "src/rtl/cup/verilog/processor/UDma.v",
         "src/rtl/cup/verilog/processor/UDmaCtrl.v",
         "src/rtl/cup/verilog/processor/UDmaEngine.v",
         "src/rtl/cup/verilog/processor/UDmaFetch.v",
         "src/rtl/cup/verilog/processor/UDmaManager.v",
         "src/rtl/cup/verilog/processor/UDmaPif.v",
         "src/rtl/cup/verilog/processor/UDmaRam.v",
         "src/rtl/cup/verilog/processor/Xtensa.v",
         #"src/rtl/cup/verilog/processor/Xtmem.v",
         "src/rtl/cup/verilog/processor/Xttop.v",
        
         "src/rtl/cup/verilog/processor/inbound_req.v",
         "src/rtl/cup/verilog/processor/inst_response_buffer.v",
         "src/rtl/cup/verilog/processor/modreq.v",
         "src/rtl/cup/verilog/processor/primitives.v",
         "src/rtl/cup/verilog/processor/response_buffer.v",
         "src/rtl/cup/verilog/processor/writebuffer.v",
         
       
         # top
         "src/rtl/cup/verilog/processor/cup_proc.v",
 
 ],

  # List of verilog library src dirs ( corresponds with the VLOG '-y' parameter)
    -vlog_lib_dirs => [

    ],

 # List of verilog library src files ( corresponds with the VLOG '-v' parameter)
    -vlog_lib_files => [],

   # List of include directories. Corresponds with the VLOG '+incdir+' parameter
    -vlog_incdirs => [
        "src/rtl/cup/verilog",
        "src/rtl/cup/verilog/processor",
    ],

    # Arbitrary VLOG options
    -vlog_opts => [
          
    ],

};

