#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed May 10 18:27:49 2017
# Process ID: 3873
# Current directory: /home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_my_multiplierIP_0_2/design_1_my_multiplierIP_0_2.dcp' for cell 'design_1_i/my_multiplierIP_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/trakaros/lab1_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/trakaros/lab1_constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trakaros/lab1_constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/trakaros/lab1_constraints.xdc:267]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk -filter direction==in]'. [/home/trakaros/lab1_constraints.xdc:267]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/trakaros/lab1_constraints.xdc:278]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trakaros/lab1_constraints.xdc:278]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [/home/trakaros/lab1_constraints.xdc:279]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trakaros/lab1_constraints.xdc:279]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/trakaros/lab1_constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1297.582 ; gain = 299.609 ; free physical = 896 ; free virtual = 5913
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1357.598 ; gain = 60.016 ; free physical = 870 ; free virtual = 5887
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 18b8b240b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e2d570d1

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1711.090 ; gain = 0.000 ; free physical = 477 ; free virtual = 5510

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 12 cells.
Phase 2 Constant propagation | Checksum: 139ca3222

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1711.090 ; gain = 0.000 ; free physical = 476 ; free virtual = 5509

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 397 unconnected nets.
INFO: [Opt 31-11] Eliminated 334 unconnected cells.
Phase 3 Sweep | Checksum: 1e0d41aa8

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1711.090 ; gain = 0.000 ; free physical = 476 ; free virtual = 5509

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1e81ddada

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1711.090 ; gain = 0.000 ; free physical = 476 ; free virtual = 5509

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1711.090 ; gain = 0.000 ; free physical = 476 ; free virtual = 5509
Ending Logic Optimization Task | Checksum: 1e81ddada

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1711.090 ; gain = 0.000 ; free physical = 476 ; free virtual = 5509

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e81ddada

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1711.090 ; gain = 0.000 ; free physical = 476 ; free virtual = 5509
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1711.090 ; gain = 413.508 ; free physical = 476 ; free virtual = 5509
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1735.102 ; gain = 0.000 ; free physical = 469 ; free virtual = 5505
INFO: [Common 17-1381] The checkpoint '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.105 ; gain = 0.000 ; free physical = 464 ; free virtual = 5502
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.105 ; gain = 0.000 ; free physical = 464 ; free virtual = 5502

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 617cb55c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1767.105 ; gain = 20.000 ; free physical = 458 ; free virtual = 5497

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 359c28e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1777.750 ; gain = 30.645 ; free physical = 448 ; free virtual = 5490

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 359c28e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1777.750 ; gain = 30.645 ; free physical = 448 ; free virtual = 5490
Phase 1 Placer Initialization | Checksum: 359c28e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1777.750 ; gain = 30.645 ; free physical = 447 ; free virtual = 5490

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 15c372b90

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1801.762 ; gain = 54.656 ; free physical = 444 ; free virtual = 5489

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15c372b90

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1801.762 ; gain = 54.656 ; free physical = 443 ; free virtual = 5490

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e90c07d5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1801.762 ; gain = 54.656 ; free physical = 443 ; free virtual = 5489

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c4537822

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1801.762 ; gain = 54.656 ; free physical = 443 ; free virtual = 5490

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c4537822

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1801.762 ; gain = 54.656 ; free physical = 443 ; free virtual = 5490

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 158c97a59

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1801.762 ; gain = 54.656 ; free physical = 443 ; free virtual = 5490

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1faa34a0a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1801.762 ; gain = 54.656 ; free physical = 443 ; free virtual = 5490

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: b950fa45

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1801.762 ; gain = 54.656 ; free physical = 442 ; free virtual = 5490

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a18fbde8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1801.762 ; gain = 54.656 ; free physical = 442 ; free virtual = 5490

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1a18fbde8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1801.762 ; gain = 54.656 ; free physical = 442 ; free virtual = 5490

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1a18fbde8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1801.762 ; gain = 54.656 ; free physical = 442 ; free virtual = 5490
Phase 3 Detail Placement | Checksum: 1a18fbde8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1801.762 ; gain = 54.656 ; free physical = 442 ; free virtual = 5490

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.154. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ca25ec52

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1801.762 ; gain = 54.656 ; free physical = 441 ; free virtual = 5488
Phase 4.1 Post Commit Optimization | Checksum: 1ca25ec52

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1801.762 ; gain = 54.656 ; free physical = 441 ; free virtual = 5488

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ca25ec52

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1801.762 ; gain = 54.656 ; free physical = 441 ; free virtual = 5488

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ca25ec52

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1801.762 ; gain = 54.656 ; free physical = 441 ; free virtual = 5488

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1db67b3a4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1801.762 ; gain = 54.656 ; free physical = 441 ; free virtual = 5488
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1db67b3a4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1801.762 ; gain = 54.656 ; free physical = 441 ; free virtual = 5488
Ending Placer Task | Checksum: e962c7b8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1801.762 ; gain = 54.656 ; free physical = 441 ; free virtual = 5488
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1801.762 ; gain = 58.656 ; free physical = 441 ; free virtual = 5488
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1801.762 ; gain = 0.000 ; free physical = 435 ; free virtual = 5486
INFO: [Common 17-1381] The checkpoint '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1801.762 ; gain = 0.000 ; free physical = 435 ; free virtual = 5483
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1801.762 ; gain = 0.000 ; free physical = 434 ; free virtual = 5482
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1801.762 ; gain = 0.000 ; free physical = 432 ; free virtual = 5481
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 9a1360e1 ConstDB: 0 ShapeSum: 4f4f66d7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d0fa59e9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1902.426 ; gain = 100.664 ; free physical = 309 ; free virtual = 5358

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d0fa59e9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1902.426 ; gain = 100.664 ; free physical = 308 ; free virtual = 5358

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d0fa59e9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1916.426 ; gain = 114.664 ; free physical = 293 ; free virtual = 5344

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d0fa59e9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1916.426 ; gain = 114.664 ; free physical = 293 ; free virtual = 5344
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18d66975e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5315
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.154 | TNS=-10.892| WHS=-0.239 | THS=-38.984|

Phase 2 Router Initialization | Checksum: 1e4990b3e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5315

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 265fb3803

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5314

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 185523f34

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5314
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.471 | TNS=-14.783| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1a0ffa721

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5314

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: fbdec1b5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5314
Phase 4.1.2 GlobIterForTiming | Checksum: 14a92b6ea

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5314
Phase 4.1 Global Iteration 0 | Checksum: 14a92b6ea

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5314

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 197332aa9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5314
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.488 | TNS=-15.085| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18ed90843

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5314
Phase 4 Rip-up And Reroute | Checksum: 18ed90843

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5314

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14cd63093

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5315
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.340 | TNS=-12.818| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b9083a80

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5315

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b9083a80

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5315
Phase 5 Delay and Skew Optimization | Checksum: 1b9083a80

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5315

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 101a4c6b4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5315
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.340 | TNS=-12.792| WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1009347dc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5315
Phase 6 Post Hold Fix | Checksum: 1009347dc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5315

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.246609 %
  Global Horizontal Routing Utilization  = 0.251606 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1320246ec

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5315

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1320246ec

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5315

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1303f9ffd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5315

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.340 | TNS=-12.792| WHS=0.033  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1303f9ffd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5315
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 263 ; free virtual = 5315

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1945.480 ; gain = 143.719 ; free physical = 262 ; free virtual = 5314
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1945.480 ; gain = 0.000 ; free physical = 256 ; free virtual = 5313
INFO: [Common 17-1381] The checkpoint '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May 10 18:28:59 2017...
