// vi:syntax=verilog
//
// basicRdEvict tag arrays
//   
//

@0000 0003_0002_0001_0000
      0103_0102_0101_0100
      0203_0202_0201_0200
      0303_0302_0301_0300
      0403_0402_0401_0400
      0503_0502_0501_0500
      0603_0602_0601_0600
      0703_0702_0701_0700
      0803_0802_0801_0800
      0903_0902_0901_0900
      0a03_0a02_0a01_0a00
      0b03_0b02_0b01_0b00
      0c03_0c02_0c01_0c00
      0d03_0d02_0d01_0d00
      0e03_0e02_0e01_0e00
      0f03_0f02_0f01_0f00

//@0000 0003_0002_0001_0000
//      0007_0006_0005_0004
//      000b_000a_0009_0008
//      000f_000e_000d_000c
//      0013_0012_0011_0010
//      0017_0016_0015_0014
//      001b_001a_0019_0018
//      001f_001e_001d_001c
//      0023_0022_0021_0020
//      0027_0026_0025_0024
//      002b_002a_0029_0028
//      002f_002e_002d_002c
//      0033_0032_0031_0030
//      0037_0036_0035_0034
//      003b_003a_0039_0038
//      003f_003e_003d_003c
