# 32-bit MIPS general purpose integer microprocessor & config it on FPGA


## Phases:

### 1-Block diagram:
In this project, we are aiming to implement a 32-bit single-cycle microarchitecture MIPS processor based on Harvard Architecture. The single-cycle microarchitecture
executes an entire instruction in one cycle. In other words instruction fetch, instruction decode, execute, write back, and program counter update occurs within a single clock cycle. 

Referring to figure, you are required to write the RTL Verilog files for all submodules of the MIPS processor (e.g. Register File, Instruction Memory, etc.). Then, implementing the top module of the MIPS processor. Finally, you will configure this processor 
on Cyclone® IV FPGA device. 



![Capture](https://user-images.githubusercontent.com/111699435/185966751-9ae2e551-192a-43e7-bf02-d0751df9fa58.PNG)

-------------------------------------------------------------------------------


### 2- Write RTL modules in Verilog and instantiate in TOP


![Capture PNG2](https://user-images.githubusercontent.com/111699435/185965849-344c1115-ab37-4acc-98bf-b4beb9dde493.PNG)

----------------------------------------------------------------------

### 3- Simulate the TOP in Modelsim with 3 different programs: Factorial program, GCD of two numbers program and Fibonacci sequence program


#### program1: GCD of (180, 120)

--------------------------------------------------

![program1 (2)](https://user-images.githubusercontent.com/111699435/185966807-cecbb4f4-0f1e-4861-90c0-1a4a5c4acd0d.jpg)


#### program2:  Factorial of "7"
--------------------------------------------------


![program2 (2)](https://user-images.githubusercontent.com/111699435/185966516-deff59b7-0649-4d5f-b88f-d959e6834993.png)




#### program3:  Fibonacci sequence program

--------------------------------------------------

![program3 (2)](https://user-images.githubusercontent.com/111699435/185966274-121c9666-b98d-4c1b-b896-8f7b5b233fa4.png)
-----------------------------------------------------------------------------





### 4- Configurated it on Cyclone IV FPGA Kit using Intel® QUARTIS PRIME

![syn](https://user-images.githubusercontent.com/111699435/185966450-d8a35f5e-755c-45b7-8e74-4b7af9e922be.PNG)
----------------------------------------------------------


### Resources :David M. Harris, Sarah L. Harris - Digital Design and Computer Architecture

