# RV64GC Instruction Set Simulator in Rust
## Introduction
RV64IMAFDCZicsr_Zifencei Instruction Set Simulator in Rust.

Work in progress.
## Reference
- [RISC-V Instruction Set Manual](https://github.com/riscv/riscv-isa-manual)
- [RISC-V Assembly Programmer's Manual](https://github.com/riscv-non-isa/riscv-asm-manual)
- [RISC-V ELF psABI Document](https://github.com/riscv-non-isa/riscv-elf-psabi-doc)
- [RISC-V Toolchain Conventions](https://github.com/riscv-non-isa/riscv-toolchain-conventions)
- [tinyemu](https://bellard.org/tinyemu/)
- [QEMU riscv](https://github.com/qemu/qemu/tree/master/target/riscv)
- [rvemu: RISC-V Emulataor](https://github.com/d0iasm/rvemu/tree/main)