-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Tue Jul 27 15:54:27 EDT 2021                        

Solution Settings: inPlaceNTT_DIF.v5
  Current state: extract
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF/core                      88  290607     290612            0  0        ? 
    Design Total:                             88  290607     290612            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                    Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    ------------------------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                
    BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1)             0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1)             0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(8,9,64,512,512,64,1)          0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(9,9,64,512,512,64,1)          0.000     0.000      0.000            0.000   0.100          1           0 
    [Lib: ccs_ioport]                                                                                                                 
    ccs_in(5,64)                                           0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(6,64)                                           0.000     0.000      0.000            0.000   0.000          1           1 
    [Lib: cluster]                                                                                                                    
    modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() 109383.754     0.000      0.000            0.000   0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                  
    mgc_add(10,0,10,0,10)                                 10.000     0.000     10.000            9.000   1.035          3           3 
    mgc_add(10,0,10,0,11)                                 10.000     0.000     10.000            9.000   1.035          0           1 
    mgc_add(22,0,1,1,23)                                  22.000     0.000     22.000           21.000   1.215          1           0 
    mgc_add(32,0,10,0,32)                                 32.000     0.000     32.000           31.000   1.365          1           0 
    mgc_add(4,0,1,1,4)                                     4.000     0.000      4.000            3.000   0.945          1           0 
    mgc_add(4,0,1,1,5)                                     4.000     0.000      4.000            3.000   0.945          1           1 
    mgc_add(64,0,1,1,64)                                  64.000     0.000     64.000           63.000   1.845          1           0 
    mgc_add(64,0,2,1,64)                                  64.000     0.000     64.000           63.000   1.845          1           0 
    mgc_add(64,0,64,0,64)                                 64.000     0.000     64.000           63.000   1.845          6           0 
    mgc_add(64,0,64,1,64)                                 64.000     0.000     64.000           63.000   1.845          0           1 
    mgc_add(65,0,2,1,65)                                  65.000     0.000     65.000           64.000   1.860          1           0 
    mgc_add(65,0,64,1,65)                                 65.000     0.000     65.000           64.000   1.860          0           1 
    mgc_add(8,0,2,1,9)                                     8.000     0.000      8.000            7.000   1.005          1           0 
    mgc_add(9,0,2,1,9)                                     9.000     0.000      9.000            8.000   1.020          1           0 
    mgc_add(9,0,8,0,9)                                     9.000     0.000      9.000            8.000   1.020          1           0 
    mgc_add(9,0,9,0,10)                                    9.000     0.000      9.000            8.000   1.020          2           2 
    mgc_and(1,2)                                           1.000     0.000      1.000            0.000   0.550          0          57 
    mgc_and(1,3)                                           1.000     0.000      1.000            0.000   0.550          0          12 
    mgc_and(1,4)                                           1.000     0.000      1.000            0.000   0.550          0          14 
    mgc_and(1,5)                                           1.000     0.000      1.000            0.000   0.550          0           4 
    mgc_and(1,6)                                           1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_and(1,7)                                           2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_and(10,2)                                         10.000     0.000     10.000            0.000   0.550          0           1 
    mgc_and(55,2)                                         55.000     0.000     55.000            0.000   0.550          0           1 
    mgc_and(8,2)                                           8.000     0.000      8.000            0.000   0.550          0           2 
    mgc_div(64,10,0)                                    1210.396     0.000   1210.396            0.000  70.400          1           1 
    mgc_mul(64,0,64,0,64)                               6080.000    10.000      0.000            0.000   6.680          1           1 
    mgc_mux(1,1,2)                                         1.000     0.000      1.000            0.000   0.080          0         100 
    mgc_mux(10,1,2)                                       10.000     0.000     10.000            0.000   0.080          0           3 
    mgc_mux(4,1,2)                                         4.000     0.000      4.000            0.000   0.080          0           1 
    mgc_mux(55,1,2)                                       55.000     0.000     55.000            0.000   0.080          0           1 
    mgc_mux(64,1,2)                                       64.000     0.000     64.000            0.000   0.080          4           6 
    mgc_mux(8,1,2)                                         8.000     0.000      8.000            0.000   0.080          0           2 
    mgc_mux(9,1,2)                                         9.000     0.000      9.000            0.000   0.080          0           3 
    mgc_mux1hot(1,3)                                       1.446     0.000      1.446            0.000   0.550          0           1 
    mgc_mux1hot(64,3)                                     92.565     0.000     92.565            0.000   0.550          0           1 
    mgc_mux1hot(64,4)                                    117.142     0.000    117.142            0.000   1.500          0           3 
    mgc_mux1hot(64,5)                                    141.720     0.000    141.720            0.000   1.500          0           1 
    mgc_mux1hot(9,4)                                      16.473     0.000     16.473            0.000   1.500          0           3 
    mgc_nand(1,2)                                          1.000     0.000      1.000            0.000   0.550          0           4 
    mgc_nand(1,4)                                          1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_nand(55,2)                                        55.000     0.000     55.000            0.000   0.550          0           1 
    mgc_nor(1,2)                                           1.000     0.000      1.000            0.000   0.550          0          16 
    mgc_nor(1,3)                                           1.000     0.000      1.000            0.000   0.550          0          11 
    mgc_nor(1,4)                                           1.000     0.000      1.000            0.000   0.550          0           7 
    mgc_nor(1,5)                                           1.000     0.000      1.000            0.000   0.550          0           4 
    mgc_nor(1,6)                                           1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_nor(1,7)                                           2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_not(1)                                             0.000     0.000      0.000            0.000   0.000          0         136 
    mgc_not(64)                                            0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(8)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(9)                                             0.000     0.000      0.000            0.000   0.000          0           3 
    mgc_or(1,2)                                            1.000     0.000      1.000            0.000   0.550          0          33 
    mgc_or(1,3)                                            1.000     0.000      1.000            0.000   0.550          0          16 
    mgc_or(1,4)                                            1.000     0.000      1.000            0.000   0.550          0          10 
    mgc_or(1,5)                                            1.000     0.000      1.000            0.000   0.550          0           6 
    mgc_or(1,6)                                            1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_or(1,7)                                            2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_or(1,8)                                            2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_or(64,2)                                          64.000     0.000     64.000            0.000   0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(10,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(10,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(10,0,0,1,1,1,1)                            0.000     0.000      0.000            0.000   0.320          0           4 
    mgc_reg_pos(4,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(55,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(64,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.320          0           4 
    mgc_reg_pos(64,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           6 
    mgc_reg_pos(8,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_rem(64,64,0)                                    7499.810     0.000   7499.810            0.000 196.677          1           1 
    mgc_shift_l(1,0,4,10)                                  8.738     0.000      8.738            0.000   0.550          1           1 
    mgc_xor(1,2)                                           1.000     0.000      1.000            0.000   0.550          0           2 
    [Lib: mgc_ioport]                                                                                                                 
    mgc_io_sync(0)                                         0.000     0.000      0.000            0.000   0.000          4           4 
                                                                                                                                      
    TOTAL AREA (After Assignment):                    126040.275    10.000  10577.000          182.000                                
    
  Area Scores
                        Post-Scheduling     Post-DP & FSM   Post-Assignment 
    ----------------- ----------------- ----------------- -----------------
    Total Area Score:   125151.7          132626.5          126049.3        
    Total Reg:               0.0               0.0               0.0        
                                                                            
    DataPath:           125151.7 (100%)   132617.5 (100%)   126040.3 (100%) 
      MUX:                 256.0   (0%)     1494.8   (1%)     1252.6   (1%) 
      FUNC:             124895.7 (100%)   130955.7  (99%)   124373.7  (99%) 
      LOGIC:                 0.0             167.0   (0%)      414.0   (0%) 
      BUFFER:                0.0               0.0               0.0        
      MEM:                   0.0               0.0               0.0        
      ROM:                   0.0               0.0               0.0        
      REG:                   0.0               0.0               0.0        
                                                                            
    
    FSM:                     0.0               9.0   (0%)        9.0   (0%) 
      FSM-REG:               0.0               0.0               0.0        
      FSM-COMB:              0.0               9.0 (100%)        9.0 (100%) 
                                                                            
    
  Register-to-Variable Mappings
    Register                                                    Size(bits) Gated Register CG Opt Done Variables                                                            
    ----------------------------------------------------------- ---------- -------------- ----------- --------------------------------------------------------------------
    COMP_LOOP-1:modExp_dev#1:while:mul.mut                              64         Y           Y      COMP_LOOP-1:modExp_dev#1:while:mul.mut                               
                                                                                                      COMP_LOOP-2:modExp_dev#1:while:mul.mut                               
                                                                                                      modExp_dev:while:mul.mut                                             
                                                                                                      modExp_dev#1:result#1.sva                                            
                                                                                                      modExp_dev#1:result.sva                                              
                                                                                                      operator-<64,false>:acc.mut                                          
    STAGE_MAIN_LOOP:div:cmp.a                                           64                            STAGE_MAIN_LOOP:div:cmp.a                                            
    modExp_dev:result.sva                                               64         Y           Y      modExp_dev:result.sva                                                
    modExp_dev:while:rem:cmp.a                                          64                            modExp_dev:while:rem:cmp.a                                           
    modExp_dev:while:rem:cmp.z.oreg                                     64                            modExp_dev:while:rem:cmp.z.oreg                                      
    p.sva                                                               64         Y           Y      p.sva                                                                
    r.sva                                                               64         Y           Y      r.sva                                                                
    reg(COMP_LOOP-1:modulo_dev():cmp.m_rsc_dat).cse                     64                            reg(COMP_LOOP-1:modulo_dev():cmp.m_rsc_dat).cse                      
    tmp#1.lpi#4.dfm                                                     64         Y           Y      tmp#1.lpi#4.dfm                                                      
                                                                                                      tmp#3.lpi#4.dfm                                                      
    tmp#2.lpi#4.dfm                                                     64         Y           Y      tmp#2.lpi#4.dfm                                                      
                                                                                                      tmp.lpi#4.dfm                                                        
                                                                                                      modExp_dev:exp.sva                                                   
    modExp_dev:exp#1.sva(63:9)                                          55         Y           Y      modExp_dev:exp#1.sva(63:9)                                           
                                                                                                      modExp_dev:exp#2.sva(63:9)                                           
    COMP_LOOP:acc.cse.sva                                               10         Y           Y      COMP_LOOP:acc.cse.sva                                                
    STAGE_MAIN_LOOP:div:cmp.b                                           10                            STAGE_MAIN_LOOP:div:cmp.b                                            
    STAGE_MAIN_LOOP:lshift.psp#1.sva                                    10         Y           Y      STAGE_MAIN_LOOP:lshift.psp#1.sva                                     
    STAGE_VEC_LOOP:j.sva(9:0)                                           10         Y           Y      STAGE_VEC_LOOP:j.sva(9:0)                                            
    operator+<64,false>:acc.cse#1.sva                                   10         Y           Y      operator+<64,false>:acc.cse#1.sva                                    
    operator+<64,false>:acc.cse.sva                                     10         Y           Y      operator+<64,false>:acc.cse.sva                                      
    COMP_LOOP:acc.psp.sva(7:0)                                           8         Y           Y      COMP_LOOP:acc.psp.sva                                                
                                                                                                      modExp_dev:exp#1.sva(8:1)                                            
                                                                                                      modExp_dev:exp#2.sva(8:1)                                            
    COMP_LOOP:k(9:1).sva(7:0)                                            8         Y           Y      COMP_LOOP:k(9:1).sva(7:0)                                            
    STAGE_MAIN_LOOP:acc#1.psp.sva                                        4         Y           Y      STAGE_MAIN_LOOP:acc#1.psp.sva                                        
                                                                                                      STAGE_MAIN_LOOP:i(3:0).sva                                           
    COMP_LOOP:acc.psp.sva(8)                                             1         Y           Y      COMP_LOOP:acc.psp.sva                                                
                                                                                                      modExp_dev:exp#1.sva(8:1)                                            
                                                                                                      modExp_dev:exp#2.sva(8:1)                                            
    exit:COMP_LOOP-1:modExp_dev#1:while.sva                              1         Y           Y      exit:COMP_LOOP-1:modExp_dev#1:while.sva                              
                                                                                                      exit:COMP_LOOP-2:modExp_dev#1:while.sva                              
                                                                                                      exit:modExp_dev:while.sva                                            
                                                                                                      COMP_LOOP-2:operator<<64,false>:slc(operator<<64,false>:acc)(63).itm 
                                                                                                      exit:COMP_LOOP.sva                                                   
    modExp_dev:exp#1.sva(0)                                              1                            modExp_dev:exp#1.sva(0)                                              
                                                                                                      modExp_dev:exp#2.sva(0)                                              
    operator><64,false>#1:slc(operator><64,false>#1:acc)(8).itm          1         Y           Y      operator><64,false>#1:slc(operator><64,false>#1:acc)(8).itm          
    reg(ensig.cgo).cse                                                   1                            reg(ensig.cgo).cse                                                   
    reg(vec:rsc.triosy(0)(1):obj.ld).cse                                 1                            reg(vec:rsc.triosy(0)(1):obj.ld).cse                                 
                                                                                                                                                                           
    Total:                                                             781            512         512 (Total Gating Ratio: 0.66, CG Opt Gating Ratio: 0.66)                
    
  Timing Report
    Critical Path
      Max Delay:  17.070205
      Slack:      2.9297949999999986
      
      Path                                                                   Startpoint                                                      Endpoint                                                         Delay   Slack   
      ---------------------------------------------------------------------- --------------------------------------------------------------- ---------------------------------------------------------------- ------- -------
      1                                                                      inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp                 17.0702 2.9298  
                                                                                                                                                                                                                              
        Instance                                                             Component                                                                                                                        Delta   Delay   
        --------                                                             ---------                                                                                                                        -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                inPlaceNTT_DIF:core_core:fsm                                                                                                     0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#88                                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#88.itm                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIF:core/and#240                                          mgc_and_1_3                                                                                                                      0.5500  0.5500  
        inPlaceNTT_DIF:core/and#240.itm                                                                                                                                                                       0.0000  0.5500  
        inPlaceNTT_DIF:core/mux                                              mgc_mux_1_1_2                                                                                                                    0.0800  0.6300  
        inPlaceNTT_DIF:core/mux.cse                                                                                                                                                                           0.0000  0.6300  
        inPlaceNTT_DIF:core/and#182                                          mgc_and_1_4                                                                                                                      0.5500  1.1800  
        inPlaceNTT_DIF:core/and#182.cse                                                                                                                                                                       0.0000  1.1800  
        inPlaceNTT_DIF:core/modExp_dev:while:or                              mgc_or_1_2                                                                                                                       0.5500  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                                                           0.0000  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                             mgc_mux_64_1_2                                                                                                                   0.0800  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                                                          0.0000  1.8100  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg            mgc_mul_64_0_64_0_64                                                                                                             6.6802  8.4902  
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                                                           0.0000  8.4902  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#2                        mgc_mux_64_1_2                                                                                                                   0.0800  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#2.itm                                                                                                                                                     0.0000  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp                     modulo_dev                                                                                                                       0.0000  17.0702 
                                                                                                                                                                                                                              
      2                                                                      inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp                 17.0702 2.9298  
                                                                                                                                                                                                                              
        Instance                                                             Component                                                                                                                        Delta   Delay   
        --------                                                             ---------                                                                                                                        -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                inPlaceNTT_DIF:core_core:fsm                                                                                                     0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#87                                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#87.itm                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#68                                           mgc_nor_1_3                                                                                                                      0.5500  0.5500  
        inPlaceNTT_DIF:core/nor#68.itm                                                                                                                                                                        0.0000  0.5500  
        inPlaceNTT_DIF:core/mux                                              mgc_mux_1_1_2                                                                                                                    0.0800  0.6300  
        inPlaceNTT_DIF:core/mux.cse                                                                                                                                                                           0.0000  0.6300  
        inPlaceNTT_DIF:core/and#182                                          mgc_and_1_4                                                                                                                      0.5500  1.1800  
        inPlaceNTT_DIF:core/and#182.cse                                                                                                                                                                       0.0000  1.1800  
        inPlaceNTT_DIF:core/modExp_dev:while:or                              mgc_or_1_2                                                                                                                       0.5500  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                                                           0.0000  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                             mgc_mux_64_1_2                                                                                                                   0.0800  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                                                          0.0000  1.8100  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg            mgc_mul_64_0_64_0_64                                                                                                             6.6802  8.4902  
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                                                           0.0000  8.4902  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#2                        mgc_mux_64_1_2                                                                                                                   0.0800  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#2.itm                                                                                                                                                     0.0000  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp                     modulo_dev                                                                                                                       0.0000  17.0702 
                                                                                                                                                                                                                              
      3                                                                      inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp                 17.0702 2.9298  
                                                                                                                                                                                                                              
        Instance                                                             Component                                                                                                                        Delta   Delay   
        --------                                                             ---------                                                                                                                        -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                inPlaceNTT_DIF:core_core:fsm                                                                                                     0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(4)#110                                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(4)#110.itm                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/and#240                                          mgc_and_1_3                                                                                                                      0.5500  0.5500  
        inPlaceNTT_DIF:core/and#240.itm                                                                                                                                                                       0.0000  0.5500  
        inPlaceNTT_DIF:core/mux                                              mgc_mux_1_1_2                                                                                                                    0.0800  0.6300  
        inPlaceNTT_DIF:core/mux.cse                                                                                                                                                                           0.0000  0.6300  
        inPlaceNTT_DIF:core/and#182                                          mgc_and_1_4                                                                                                                      0.5500  1.1800  
        inPlaceNTT_DIF:core/and#182.cse                                                                                                                                                                       0.0000  1.1800  
        inPlaceNTT_DIF:core/modExp_dev:while:or                              mgc_or_1_2                                                                                                                       0.5500  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                                                           0.0000  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                             mgc_mux_64_1_2                                                                                                                   0.0800  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                                                          0.0000  1.8100  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg            mgc_mul_64_0_64_0_64                                                                                                             6.6802  8.4902  
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                                                           0.0000  8.4902  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#2                        mgc_mux_64_1_2                                                                                                                   0.0800  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#2.itm                                                                                                                                                     0.0000  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp                     modulo_dev                                                                                                                       0.0000  17.0702 
                                                                                                                                                                                                                              
      4                                                                      inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp                 17.0702 2.9298  
                                                                                                                                                                                                                              
        Instance                                                             Component                                                                                                                        Delta   Delay   
        --------                                                             ---------                                                                                                                        -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                inPlaceNTT_DIF:core_core:fsm                                                                                                     0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#89                                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#89.itm                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIF:core/and#240                                          mgc_and_1_3                                                                                                                      0.5500  0.5500  
        inPlaceNTT_DIF:core/and#240.itm                                                                                                                                                                       0.0000  0.5500  
        inPlaceNTT_DIF:core/mux                                              mgc_mux_1_1_2                                                                                                                    0.0800  0.6300  
        inPlaceNTT_DIF:core/mux.cse                                                                                                                                                                           0.0000  0.6300  
        inPlaceNTT_DIF:core/and#182                                          mgc_and_1_4                                                                                                                      0.5500  1.1800  
        inPlaceNTT_DIF:core/and#182.cse                                                                                                                                                                       0.0000  1.1800  
        inPlaceNTT_DIF:core/modExp_dev:while:or                              mgc_or_1_2                                                                                                                       0.5500  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                                                           0.0000  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                             mgc_mux_64_1_2                                                                                                                   0.0800  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                                                          0.0000  1.8100  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg            mgc_mul_64_0_64_0_64                                                                                                             6.6802  8.4902  
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                                                           0.0000  8.4902  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#2                        mgc_mux_64_1_2                                                                                                                   0.0800  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#2.itm                                                                                                                                                     0.0000  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp                     modulo_dev                                                                                                                       0.0000  17.0702 
                                                                                                                                                                                                                              
      5                                                                      inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp                 17.0702 2.9298  
                                                                                                                                                                                                                              
        Instance                                                             Component                                                                                                                        Delta   Delay   
        --------                                                             ---------                                                                                                                        -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                inPlaceNTT_DIF:core_core:fsm                                                                                                     0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(4)#109                                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(4)#109.itm                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#68                                           mgc_nor_1_3                                                                                                                      0.5500  0.5500  
        inPlaceNTT_DIF:core/nor#68.itm                                                                                                                                                                        0.0000  0.5500  
        inPlaceNTT_DIF:core/mux                                              mgc_mux_1_1_2                                                                                                                    0.0800  0.6300  
        inPlaceNTT_DIF:core/mux.cse                                                                                                                                                                           0.0000  0.6300  
        inPlaceNTT_DIF:core/and#182                                          mgc_and_1_4                                                                                                                      0.5500  1.1800  
        inPlaceNTT_DIF:core/and#182.cse                                                                                                                                                                       0.0000  1.1800  
        inPlaceNTT_DIF:core/modExp_dev:while:or                              mgc_or_1_2                                                                                                                       0.5500  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                                                           0.0000  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                             mgc_mux_64_1_2                                                                                                                   0.0800  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                                                          0.0000  1.8100  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg            mgc_mul_64_0_64_0_64                                                                                                             6.6802  8.4902  
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                                                           0.0000  8.4902  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#2                        mgc_mux_64_1_2                                                                                                                   0.0800  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#2.itm                                                                                                                                                     0.0000  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp                     modulo_dev                                                                                                                       0.0000  17.0702 
                                                                                                                                                                                                                              
      6                                                                      inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp                 17.0702 2.9298  
                                                                                                                                                                                                                              
        Instance                                                             Component                                                                                                                        Delta   Delay   
        --------                                                             ---------                                                                                                                        -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                inPlaceNTT_DIF:core_core:fsm                                                                                                     0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#88                                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#88.itm                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#68                                           mgc_nor_1_3                                                                                                                      0.5500  0.5500  
        inPlaceNTT_DIF:core/nor#68.itm                                                                                                                                                                        0.0000  0.5500  
        inPlaceNTT_DIF:core/mux                                              mgc_mux_1_1_2                                                                                                                    0.0800  0.6300  
        inPlaceNTT_DIF:core/mux.cse                                                                                                                                                                           0.0000  0.6300  
        inPlaceNTT_DIF:core/and#182                                          mgc_and_1_4                                                                                                                      0.5500  1.1800  
        inPlaceNTT_DIF:core/and#182.cse                                                                                                                                                                       0.0000  1.1800  
        inPlaceNTT_DIF:core/modExp_dev:while:or                              mgc_or_1_2                                                                                                                       0.5500  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                                                           0.0000  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                             mgc_mux_64_1_2                                                                                                                   0.0800  1.8100  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                                                          0.0000  1.8100  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg            mgc_mul_64_0_64_0_64                                                                                                             6.6802  8.4902  
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                                                           0.0000  8.4902  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#2                        mgc_mux_64_1_2                                                                                                                   0.0800  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#2.itm                                                                                                                                                     0.0000  8.5702  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp                     modulo_dev                                                                                                                       0.0000  17.0702 
                                                                                                                                                                                                                              
      7                                                                      inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             inPlaceNTT_DIF:core:wait_dp/reg(modExp_dev:while:rem:cmp.z.oreg) 16.9965 3.0035  
                                                                                                                                                                                                                              
        Instance                                                             Component                                                                                                                        Delta   Delay   
        --------                                                             ---------                                                                                                                        -----   -----   
        inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)                  mgc_reg_pos_64_0_0_0_0_0_0                                                                                                       0.3200  0.3200  
        inPlaceNTT_DIF:core/modExp_dev:while:rem:cmp.a                                                                                                                                                        0.0000  0.3200  
        inPlaceNTT_DIF/modExp_dev:while:rem:cmp.a                                                                                                                                                             0.0000  0.3200  
        inPlaceNTT_DIF/modExp_dev:while:rem:cmp                              mgc_rem_64_64_0                                                                                                                  16.6765 16.9965 
        inPlaceNTT_DIF/modExp_dev:while:rem:cmp.z                                                                                                                                                             0.0000  16.9965 
        inPlaceNTT_DIF:core/modExp_dev:while:rem:cmp.z                                                                                                                                                        0.0000  16.9965 
        inPlaceNTT_DIF:core:wait_dp/modExp_dev:while:rem:cmp.z                                                                                                                                                0.0000  16.9965 
        inPlaceNTT_DIF:core:wait_dp/reg(modExp_dev:while:rem:cmp.z.oreg)     mgc_reg_pos_64_0_0_0_0_0_0                                                                                                       0.0000  16.9965 
                                                                                                                                                                                                                              
      8                                                                      inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modulo_dev():cmp.m_rsc_dat) inPlaceNTT_DIF:core:wait_dp/reg(modExp_dev:while:rem:cmp.z.oreg) 16.9965 3.0035  
                                                                                                                                                                                                                              
        Instance                                                             Component                                                                                                                        Delta   Delay   
        --------                                                             ---------                                                                                                                        -----   -----   
        inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modulo_dev():cmp.m_rsc_dat)      mgc_reg_pos_64_0_0_0_0_0_0                                                                                                       0.3200  0.3200  
        inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modulo_dev():cmp.m_rsc_dat).cse                                                                                                                                   0.0000  0.3200  
        inPlaceNTT_DIF:core/modExp_dev:while:asn(modExp_dev:while:rem:cmp.b)                                                                                                                                  0.0000  0.3200  
        inPlaceNTT_DIF:core/modExp_dev:while:rem:cmp.b                                                                                                                                                        0.0000  0.3200  
        inPlaceNTT_DIF/modExp_dev:while:rem:cmp.b                                                                                                                                                             0.0000  0.3200  
        inPlaceNTT_DIF/modExp_dev:while:rem:cmp                              mgc_rem_64_64_0                                                                                                                  16.6765 16.9965 
        inPlaceNTT_DIF/modExp_dev:while:rem:cmp.z                                                                                                                                                             0.0000  16.9965 
        inPlaceNTT_DIF:core/modExp_dev:while:rem:cmp.z                                                                                                                                                        0.0000  16.9965 
        inPlaceNTT_DIF:core:wait_dp/modExp_dev:while:rem:cmp.z                                                                                                                                                0.0000  16.9965 
        inPlaceNTT_DIF:core:wait_dp/reg(modExp_dev:while:rem:cmp.z.oreg)     mgc_reg_pos_64_0_0_0_0_0_0                                                                                                       0.0000  16.9965 
                                                                                                                                                                                                                              
      9                                                                      inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp                 16.9902 3.0098  
                                                                                                                                                                                                                              
        Instance                                                             Component                                                                                                                        Delta   Delay   
        --------                                                             ---------                                                                                                                        -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                inPlaceNTT_DIF:core_core:fsm                                                                                                     0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(7)#38                                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(7)#38.itm                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIF:core/not#196                                          mgc_not_1                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/not#196.itm                                                                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/and#14                                           mgc_and_1_2                                                                                                                      0.5500  0.5500  
        inPlaceNTT_DIF:core/and.dcpl#14                                                                                                                                                                       0.0000  0.5500  
        inPlaceNTT_DIF:core/and#210                                          mgc_and_1_6                                                                                                                      0.5500  1.1000  
        inPlaceNTT_DIF:core/and.dcpl#184                                                                                                                                                                      0.0000  1.1000  
        inPlaceNTT_DIF:core/modExp_dev:while:or                              mgc_or_1_2                                                                                                                       0.5500  1.6500  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                                                           0.0000  1.6500  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                             mgc_mux_64_1_2                                                                                                                   0.0800  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                                                          0.0000  1.7300  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg            mgc_mul_64_0_64_0_64                                                                                                             6.6802  8.4102  
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                                                           0.0000  8.4102  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#2                        mgc_mux_64_1_2                                                                                                                   0.0800  8.4902  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#2.itm                                                                                                                                                     0.0000  8.4902  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp                     modulo_dev                                                                                                                       0.0800  16.9902 
                                                                                                                                                                                                                              
      10                                                                     inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp                 16.9902 3.0098  
                                                                                                                                                                                                                              
        Instance                                                             Component                                                                                                                        Delta   Delay   
        --------                                                             ---------                                                                                                                        -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                inPlaceNTT_DIF:core_core:fsm                                                                                                     0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(7)#38                                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(7)#38.itm                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIF:core/not#196                                          mgc_not_1                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/not#196.itm                                                                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/and#14                                           mgc_and_1_2                                                                                                                      0.5500  0.5500  
        inPlaceNTT_DIF:core/and.dcpl#14                                                                                                                                                                       0.0000  0.5500  
        inPlaceNTT_DIF:core/and#182                                          mgc_and_1_4                                                                                                                      0.5500  1.1000  
        inPlaceNTT_DIF:core/and#182.cse                                                                                                                                                                       0.0000  1.1000  
        inPlaceNTT_DIF:core/modExp_dev:while:or                              mgc_or_1_2                                                                                                                       0.5500  1.6500  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                                                           0.0000  1.6500  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                             mgc_mux_64_1_2                                                                                                                   0.0800  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                                                          0.0000  1.7300  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg            mgc_mul_64_0_64_0_64                                                                                                             6.6802  8.4102  
        inPlaceNTT_DIF:core/z.out#3                                                                                                                                                                           0.0000  8.4102  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#2                        mgc_mux_64_1_2                                                                                                                   0.0800  8.4902  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#2.itm                                                                                                                                                     0.0000  8.4902  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modulo_dev():cmp                     modulo_dev                                                                                                                       0.0800  16.9902 
                                                                                                                                                                                                                              
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                         Port                                                         Slack (Delay) Messages 
      -------------------------------------------------------------------------------- ---------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIF:core/reg(p)                                                       p:rsci.idat                                                20.0000  0.0000          
      inPlaceNTT_DIF:core/reg(r)                                                       r:rsci.idat                                                20.0000  0.0000          
      inPlaceNTT_DIF:core/reg(vec:rsc.triosy(0)(1):obj.ld)                             and#49.itm                                                 17.6350  2.3650          
      inPlaceNTT_DIF:core/reg(ensig.cgo)                                               not#319.itm                                                19.0500  0.9500          
      inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modulo_dev():cmp.m_rsc_dat)                  p.sva                                                       7.7550 12.2450          
      inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)                              modExp_dev:while:modExp_dev:while:mux.itm                  11.4298  8.5702          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:div:cmp.a)                               operator-<64,false>:mux.itm                                13.6250  6.3750          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:div:cmp.b)                               STAGE_MAIN_LOOP:mux.itm                                    18.1050  1.8950          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:acc#1.psp)                               STAGE_MAIN_LOOP:i:STAGE_MAIN_LOOP:i:mux.itm                18.2700  1.7300          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:lshift.psp#1)                            STAGE_MAIN_LOOP:lshift.psp#1.sva:mx0w0                     18.1050  1.8950          
      inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut)                  operator-<64,false>:mux1h.itm                              10.0098  9.9902          
      inPlaceNTT_DIF:core/reg(STAGE_VEC_LOOP:j.sva(9:0))                               STAGE_VEC_LOOP:j:STAGE_VEC_LOOP:j:STAGE_VEC_LOOP:j:and.itm 17.2350  2.7650          
      inPlaceNTT_DIF:core/reg(modExp_dev:result)                                       modExp_dev:result:modExp_dev:result:mux.itm                18.2700  1.7300          
      inPlaceNTT_DIF:core/reg(tmp#2.lpi#4.dfm)                                         COMP_LOOP:mux1h#7.itm                                       7.7805 12.2195          
      inPlaceNTT_DIF:core/reg(exit:COMP_LOOP-1:modExp_dev#1:while)                     modExp_dev:while:mux1h#1.itm                                5.3705 14.6295          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:k(9:1).sva(7:0))                               COMP_LOOP:k:COMP_LOOP:k:and.itm                            17.2500  2.7500          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)                                 COMP_LOOP-1:operator+<64,false>:acc.tmp                    16.1250  3.8750          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc.psp)                                       slc(COMP_LOOP:COMP_LOOP:mux.rgt)(8).itm                    13.5450  6.4550          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc.psp)#1                                     slc(COMP_LOOP:COMP_LOOP:mux.rgt)(7-0).itm                  13.5450  6.4550          
      inPlaceNTT_DIF:core/reg(operator><64,false>#1:slc(operator><64,false>#1:acc)(8)) operator<<64,false>:slc(z.out#1)(8-0).itm                   5.9205 14.0795          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc)                                           COMP_LOOP-2:acc.itm                                        18.6450  1.3550          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)#1                               COMP_LOOP-2:operator+<64,false>:acc.itm                    16.7650  3.2350          
      inPlaceNTT_DIF:core/reg(tmp#1.lpi#4.dfm)                                         COMP_LOOP:COMP_LOOP:mux#1.itm                              17.5200  2.4800          
      inPlaceNTT_DIF:core/reg(modExp_dev:exp#1.sva(0))                                 COMP_LOOP:or#2.itm                                         13.0750  6.9250          
      inPlaceNTT_DIF:core/reg(modExp_dev:exp#1.sva(63:9))                              COMP_LOOP:COMP_LOOP:and.itm                                13.1550  6.8450          
      inPlaceNTT_DIF:core:wait_dp/reg(modExp_dev:while:rem:cmp.z.oreg)                 modExp_dev:while:rem:cmp.z                                  3.0035 16.9965          
      inPlaceNTT_DIF                                                                   vec:rsc(0)(0).wadr                                         16.3500  3.6500          
      inPlaceNTT_DIF                                                                   vec:rsc(0)(0).d                                            19.1800  0.8200          
      inPlaceNTT_DIF                                                                   vec:rsc(0)(0).we                                           17.8400  2.1600          
      inPlaceNTT_DIF                                                                   vec:rsc(0)(0).radr                                         15.6250  4.3750          
      inPlaceNTT_DIF                                                                   vec:rsc.triosy(0)(0).lz                                    19.6800  0.3200          
      inPlaceNTT_DIF                                                                   vec:rsc(0)(1).wadr                                         16.3500  3.6500          
      inPlaceNTT_DIF                                                                   vec:rsc(0)(1).d                                            19.1800  0.8200          
      inPlaceNTT_DIF                                                                   vec:rsc(0)(1).we                                           17.8400  2.1600          
      inPlaceNTT_DIF                                                                   vec:rsc(0)(1).radr                                         15.6250  4.3750          
      inPlaceNTT_DIF                                                                   vec:rsc.triosy(0)(1).lz                                    19.6800  0.3200          
      inPlaceNTT_DIF                                                                   p:rsc.triosy.lz                                            19.6800  0.3200          
      inPlaceNTT_DIF                                                                   r:rsc.triosy.lz                                            19.6800  0.3200          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                        65     1 
    -                                                        64     1 
    -                                                         5     1 
    -                                                        11     1 
    -                                                        10     5 
    and                                                               
    -                                                         8     2 
    -                                                        55     1 
    -                                                        10     1 
    -                                                         1    91 
    div                                                               
    -                                                        64     1 
    lshift                                                            
    -                                                        10     1 
    modulo_dev_107f1ede69116d06f358330a1eb5366d61ff                   
    -                                                        64     1 
    mul                                                               
    -                                                        64     1 
    mux                                                               
    -                                                         9     3 
    -                                                         8     2 
    -                                                        64     6 
    -                                                        55     1 
    -                                                         4     1 
    -                                                        10     3 
    -                                                         1   100 
    mux1h                                                             
    -                                                         9     3 
    -                                                        64     5 
    -                                                         1     1 
    nand                                                              
    -                                                        55     1 
    -                                                         1     6 
    nor                                                               
    -                                                         1    42 
    not                                                               
    -                                                         9     3 
    -                                                         8     1 
    -                                                        64     1 
    -                                                         1   136 
    or                                                                
    -                                                        64     1 
    -                                                         1    69 
    read_port                                                         
    -                                                        64     2 
    read_sync                                                         
    -                                                         0     4 
    reg                                                               
    -                                                         8     2 
    -                                                        64    10 
    -                                                        55     1 
    -                                                         4     1 
    -                                                        10     6 
    -                                                         1     6 
    rem                                                               
    -                                                        64     1 
    xor                                                               
    -                                                         1     2 
    
  End of Report
