

================================================================
== Vitis HLS Report for 'float_mask_safe_softmax_Loop_loop_20_proc6'
================================================================
* Date:           Wed Oct  8 19:21:40 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.664 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3088|     3088|  30.880 us|  30.880 us|  3088|  3088|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_20  |     3086|     3086|        18|          3|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 3, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 22 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %exp_stream, void @empty_29, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %max_broadcast_stream, void @empty_29, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_mask_stream, void @empty_29, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond15"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_6 = load i11 %i" [activation_accelerator.cpp:438]   --->   Operation 29 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.94ns)   --->   "%icmp_ln438 = icmp_eq  i11 %i_6, i11 1024" [activation_accelerator.cpp:438]   --->   Operation 30 'icmp' 'icmp_ln438' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%i_7 = add i11 %i_6, i11 1" [activation_accelerator.cpp:438]   --->   Operation 32 'add' 'i_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln438 = br i1 %icmp_ln438, void %for.inc24, void %for.end26.exitStub" [activation_accelerator.cpp:438]   --->   Operation 33 'br' 'br_ln438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln438 = store i11 %i_7, i11 %i" [activation_accelerator.cpp:438]   --->   Operation 34 'store' 'store_ln438' <Predicate = (!icmp_ln438)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 35 [1/1] (1.75ns)   --->   "%x_mask_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_mask_stream" [activation_accelerator.cpp:440]   --->   Operation 35 'read' 'x_mask_stream_read' <Predicate = (!icmp_ln438)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32768> <FIFO>
ST_2 : Operation 36 [1/1] (1.75ns)   --->   "%max_broadcast_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %max_broadcast_stream" [activation_accelerator.cpp:441]   --->   Operation 36 'read' 'max_broadcast_stream_read' <Predicate = (!icmp_ln438)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32768> <FIFO>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%x_mask_val = bitcast i32 %x_mask_stream_read" [activation_accelerator.cpp:440]   --->   Operation 37 'bitcast' 'x_mask_val' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%current_max = bitcast i32 %max_broadcast_stream_read" [activation_accelerator.cpp:441]   --->   Operation 38 'bitcast' 'current_max' <Predicate = (!icmp_ln438)> <Delay = 0.00>
ST_3 : Operation 39 [4/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_mask_val, i32 %current_max" [activation_accelerator.cpp:442]   --->   Operation 39 'fsub' 'x_assign' <Predicate = (!icmp_ln438)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 40 [3/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_mask_val, i32 %current_max" [activation_accelerator.cpp:442]   --->   Operation 40 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 41 [2/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_mask_val, i32 %current_max" [activation_accelerator.cpp:442]   --->   Operation 41 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 42 [1/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_mask_val, i32 %current_max" [activation_accelerator.cpp:442]   --->   Operation 42 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 43 [8/8] (4.91ns)   --->   "%exp_val = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 43 'fexp' 'exp_val' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.91>
ST_8 : Operation 44 [7/8] (4.91ns)   --->   "%exp_val = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 44 'fexp' 'exp_val' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.91>
ST_9 : Operation 45 [6/8] (4.91ns)   --->   "%exp_val = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 45 'fexp' 'exp_val' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.91>
ST_10 : Operation 46 [5/8] (4.91ns)   --->   "%exp_val = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 46 'fexp' 'exp_val' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.91>
ST_11 : Operation 47 [4/8] (4.91ns)   --->   "%exp_val = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 47 'fexp' 'exp_val' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.91>
ST_12 : Operation 48 [3/8] (4.91ns)   --->   "%exp_val = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 48 'fexp' 'exp_val' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.91>
ST_13 : Operation 49 [2/8] (4.91ns)   --->   "%exp_val = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 49 'fexp' 'exp_val' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.66>
ST_14 : Operation 50 [1/8] (4.91ns)   --->   "%exp_val = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 50 'fexp' 'exp_val' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln443 = bitcast i32 %exp_val" [activation_accelerator.cpp:443]   --->   Operation 51 'bitcast' 'bitcast_ln443' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (1.75ns)   --->   "%write_ln443 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %exp_stream, i32 %bitcast_ln443" [activation_accelerator.cpp:443]   --->   Operation 52 'write' 'write_ln443' <Predicate = true> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32768> <FIFO>

State 15 <SV = 14> <Delay = 4.89>
ST_15 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_15 : Operation 53 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [activation_accelerator.cpp:444]   --->   Operation 53 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 54 [4/4] (4.89ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %exp_val" [activation_accelerator.cpp:444]   --->   Operation 54 'fadd' 'sum_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 62 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum"   --->   Operation 62 'load' 'sum_load_1' <Predicate = (icmp_ln438)> <Delay = 0.00>
ST_15 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i32 %sum_load_1"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln438)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 4.89>
ST_16 : Operation 55 [3/4] (4.89ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %exp_val" [activation_accelerator.cpp:444]   --->   Operation 55 'fadd' 'sum_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.89>
ST_17 : Operation 56 [2/4] (4.89ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %exp_val" [activation_accelerator.cpp:444]   --->   Operation 56 'fadd' 'sum_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.32>
ST_18 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln439 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:439]   --->   Operation 57 'specpipeline' 'specpipeline_ln439' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln440 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [activation_accelerator.cpp:440]   --->   Operation 58 'specloopname' 'specloopname_ln440' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 59 [1/4] (4.89ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %exp_val" [activation_accelerator.cpp:444]   --->   Operation 59 'fadd' 'sum_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln438 = store i32 %sum_1, i32 %sum" [activation_accelerator.cpp:438]   --->   Operation 60 'store' 'store_ln438' <Predicate = true> <Delay = 0.42>
ST_18 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln438 = br void %for.cond15" [activation_accelerator.cpp:438]   --->   Operation 61 'br' 'br_ln438' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_mask_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ max_broadcast_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ exp_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                         (alloca           ) [ 0100000000000000000]
sum                       (alloca           ) [ 0111111111111111111]
specinterface_ln0         (specinterface    ) [ 0000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000]
store_ln0                 (store            ) [ 0000000000000000000]
store_ln0                 (store            ) [ 0000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000]
i_6                       (load             ) [ 0000000000000000000]
icmp_ln438                (icmp             ) [ 0111111111111111000]
empty                     (speclooptripcount) [ 0000000000000000000]
i_7                       (add              ) [ 0000000000000000000]
br_ln438                  (br               ) [ 0000000000000000000]
store_ln438               (store            ) [ 0000000000000000000]
x_mask_stream_read        (read             ) [ 0001000000000000000]
max_broadcast_stream_read (read             ) [ 0001000000000000000]
x_mask_val                (bitcast          ) [ 0111111000000000000]
current_max               (bitcast          ) [ 0111111000000000000]
x_assign                  (fsub             ) [ 0111000111111110000]
exp_val                   (fexp             ) [ 0111000000000001111]
bitcast_ln443             (bitcast          ) [ 0000000000000000000]
write_ln443               (write            ) [ 0000000000000000000]
sum_load                  (load             ) [ 0111000000000000111]
specpipeline_ln439        (specpipeline     ) [ 0000000000000000000]
specloopname_ln440        (specloopname     ) [ 0000000000000000000]
sum_1                     (fadd             ) [ 0000000000000000000]
store_ln438               (store            ) [ 0000000000000000000]
br_ln438                  (br               ) [ 0000000000000000000]
sum_load_1                (load             ) [ 0000000000000000000]
ret_ln0                   (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_mask_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_mask_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_broadcast_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_broadcast_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="exp_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="sum_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="x_mask_stream_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_mask_stream_read/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="max_broadcast_stream_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_broadcast_stream_read/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln443_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln443/14 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="x_assign/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="1"/>
<pin id="76" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/15 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="1"/>
<pin id="80" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="exp_val/7 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="14"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/15 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln0_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="11" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_6_load_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="icmp_ln438_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="11" slack="0"/>
<pin id="97" dir="0" index="1" bw="11" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln438/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_7_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="11" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln438_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="11" slack="0"/>
<pin id="109" dir="0" index="1" bw="11" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln438/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="x_mask_val_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="x_mask_val/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="current_max_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="current_max/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="bitcast_ln443_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln443/14 "/>
</bind>
</comp>

<comp id="125" class="1004" name="sum_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="14"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/15 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln438_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="17"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln438/18 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sum_load_1_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="14"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/15 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="144" class="1005" name="sum_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="14"/>
<pin id="146" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="152" class="1005" name="icmp_ln438_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln438 "/>
</bind>
</comp>

<comp id="156" class="1005" name="x_mask_stream_read_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_mask_stream_read "/>
</bind>
</comp>

<comp id="161" class="1005" name="max_broadcast_stream_read_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_broadcast_stream_read "/>
</bind>
</comp>

<comp id="166" class="1005" name="x_mask_val_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_mask_val "/>
</bind>
</comp>

<comp id="171" class="1005" name="current_max_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_max "/>
</bind>
</comp>

<comp id="176" class="1005" name="x_assign_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="181" class="1005" name="exp_val_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp_val "/>
</bind>
</comp>

<comp id="186" class="1005" name="sum_load_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="30" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="30" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="34" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="99"><net_src comp="92" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="92" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="101" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="112" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="119"><net_src comp="116" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="123"><net_src comp="77" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="128"><net_src comp="125" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="133"><net_src comp="73" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="42" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="143"><net_src comp="137" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="147"><net_src comp="46" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="150"><net_src comp="144" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="151"><net_src comp="144" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="155"><net_src comp="95" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="50" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="164"><net_src comp="56" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="169"><net_src comp="112" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="174"><net_src comp="116" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="179"><net_src comp="69" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="184"><net_src comp="77" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="189"><net_src comp="125" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="73" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: exp_stream | {14 }
 - Input state : 
	Port: float_mask_safe_softmax_Loop_loop_20_proc6 : x_mask_stream | {2 }
	Port: float_mask_safe_softmax_Loop_loop_20_proc6 : max_broadcast_stream | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_6 : 1
		icmp_ln438 : 2
		i_7 : 2
		br_ln438 : 3
		store_ln438 : 3
	State 2
	State 3
		x_assign : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		bitcast_ln443 : 1
		write_ln443 : 2
	State 15
		sum_1 : 1
		ret_ln0 : 1
	State 16
	State 17
	State 18
		store_ln438 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|   fexp   |               grp_fu_77              |    7    |   324   |   905   |
|----------|--------------------------------------|---------|---------|---------|
|   fadd   |               grp_fu_69              |    2    |   227   |   214   |
|          |               grp_fu_73              |    0    |   168   |   434   |
|----------|--------------------------------------|---------|---------|---------|
|    add   |              i_7_fu_101              |    0    |    0    |    18   |
|----------|--------------------------------------|---------|---------|---------|
|   icmp   |           icmp_ln438_fu_95           |    0    |    0    |    11   |
|----------|--------------------------------------|---------|---------|---------|
|   read   |     x_mask_stream_read_read_fu_50    |    0    |    0    |    0    |
|          | max_broadcast_stream_read_read_fu_56 |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   write  |        write_ln443_write_fu_62       |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    9    |   719   |   1582  |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|       current_max_reg_171       |   32   |
|         exp_val_reg_181         |   32   |
|            i_reg_137            |   11   |
|        icmp_ln438_reg_152       |    1   |
|max_broadcast_stream_read_reg_161|   32   |
|         sum_load_reg_186        |   32   |
|           sum_reg_144           |   32   |
|         x_assign_reg_176        |   32   |
|    x_mask_stream_read_reg_156   |   32   |
|        x_mask_val_reg_166       |   32   |
+---------------------------------+--------+
|              Total              |   268  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_69 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_69 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_73 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   192  ||  1.281  ||    27   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   719  |  1582  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   268  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    1   |   987  |  1609  |
+-----------+--------+--------+--------+--------+
