// Seed: 700985522
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  assign module_1.id_17 = 0;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [-1 : 1 'b0] id_15, id_16;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output wand id_5,
    output uwire id_6,
    input tri1 id_7,
    output tri id_8
    , id_23,
    input wire id_9,
    output uwire id_10,
    output wor id_11,
    output wire id_12,
    input wand id_13,
    output uwire id_14,
    input wire id_15,
    input supply0 id_16,
    output supply1 id_17,
    input wire id_18,
    input supply1 id_19,
    input tri id_20,
    input supply0 id_21
);
  wire id_24;
  wire id_25;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_25,
      id_25,
      id_23,
      id_25,
      id_24,
      id_23,
      id_24,
      id_24,
      id_25,
      id_24,
      id_24,
      id_24
  );
  wire id_26;
endmodule
