// Seed: 2413662017
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    output wor id_2
    , id_5#(
        .id_6(1),
        .id_7(1),
        .id_8(1)
    ),
    input wor id_3
);
  wire id_9;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output tri0 id_2,
    input wire id_3,
    output tri1 id_4,
    input supply0 id_5,
    output wand id_6,
    output wand id_7
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_4,
      id_0
  );
endmodule
