--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 496 paths analyzed, 103 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------
Slack:                  17.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.469ns (Levels of Logic = 8)
  Clock Path Skew:      -0.039ns (0.722 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X0Y31.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X0Y31.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.COUT     Tbyp                  0.093   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X0Y38.CLK      Tcinck                0.303   M_counter_q[30]
                                                       Mcount_M_counter_q_xor<30>
                                                       M_counter_q_29
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (1.860ns logic, 0.609ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------
Slack:                  17.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.438ns (Levels of Logic = 8)
  Clock Path Skew:      -0.039ns (0.722 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X0Y31.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X0Y31.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.COUT     Tbyp                  0.093   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X0Y38.CLK      Tcinck                0.272   M_counter_q[30]
                                                       Mcount_M_counter_q_xor<30>
                                                       M_counter_q_30
    -------------------------------------------------  ---------------------------
    Total                                      2.438ns (1.829ns logic, 0.609ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------
Slack:                  17.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.383ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.725 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X0Y31.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X0Y31.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.CLK      Tcinck                0.313   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (1.777ns logic, 0.606ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Slack:                  17.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.379ns (Levels of Logic = 8)
  Clock Path Skew:      -0.039ns (0.722 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X0Y31.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X0Y31.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.COUT     Tbyp                  0.093   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X0Y38.CLK      Tcinck                0.213   M_counter_q[30]
                                                       Mcount_M_counter_q_xor<30>
                                                       M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                      2.379ns (1.770ns logic, 0.609ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------
Slack:                  17.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.373ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.725 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X0Y31.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X0Y31.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.CLK      Tcinck                0.303   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.373ns (1.767ns logic, 0.606ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------
Slack:                  17.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.342ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.725 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X0Y31.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X0Y31.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.CLK      Tcinck                0.272   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.342ns (1.736ns logic, 0.606ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  17.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.299ns (Levels of Logic = 8)
  Clock Path Skew:      -0.039ns (0.722 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X0Y31.D5       net (fanout=1)        0.448   M_counter_q[3]
    SLICE_X0Y31.COUT     Topcyd                0.312   M_counter_q[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.COUT     Tbyp                  0.093   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X0Y38.CLK      Tcinck                0.303   M_counter_q[30]
                                                       Mcount_M_counter_q_xor<30>
                                                       M_counter_q_29
    -------------------------------------------------  ---------------------------
    Total                                      2.299ns (1.698ns logic, 0.601ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack:                  17.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.287ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.728 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X0Y31.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X0Y31.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.CLK      Tcinck                0.313   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (1.684ns logic, 0.603ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack:                  17.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.283ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.725 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X0Y31.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X0Y31.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.CLK      Tcinck                0.213   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (1.677ns logic, 0.606ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack:                  17.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.277ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.728 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X0Y31.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X0Y31.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.CLK      Tcinck                0.303   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (1.674ns logic, 0.603ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack:                  17.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.268ns (Levels of Logic = 8)
  Clock Path Skew:      -0.039ns (0.722 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X0Y31.D5       net (fanout=1)        0.448   M_counter_q[3]
    SLICE_X0Y31.COUT     Topcyd                0.312   M_counter_q[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.COUT     Tbyp                  0.093   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X0Y38.CLK      Tcinck                0.272   M_counter_q[30]
                                                       Mcount_M_counter_q_xor<30>
                                                       M_counter_q_30
    -------------------------------------------------  ---------------------------
    Total                                      2.268ns (1.667ns logic, 0.601ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack:                  17.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.246ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.728 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X0Y31.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X0Y31.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.CLK      Tcinck                0.272   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.246ns (1.643ns logic, 0.603ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack:                  17.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.237ns (Levels of Logic = 8)
  Clock Path Skew:      -0.039ns (0.722 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.BQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_1
    SLICE_X0Y31.B5       net (fanout=1)        0.215   M_counter_q[1]
    SLICE_X0Y31.COUT     Topcyb                0.483   M_counter_q[3]
                                                       M_counter_q[1]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.COUT     Tbyp                  0.093   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X0Y38.CLK      Tcinck                0.303   M_counter_q[30]
                                                       Mcount_M_counter_q_xor<30>
                                                       M_counter_q_29
    -------------------------------------------------  ---------------------------
    Total                                      2.237ns (1.869ns logic, 0.368ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------
Slack:                  17.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.241ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.185 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y32.AQ       Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X0Y32.A5       net (fanout=1)        0.456   M_counter_q[4]
    SLICE_X0Y32.COUT     Topcya                0.474   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.COUT     Tbyp                  0.093   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X0Y38.CLK      Tcinck                0.303   M_counter_q[30]
                                                       Mcount_M_counter_q_xor<30>
                                                       M_counter_q_29
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (1.767ns logic, 0.474ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Slack:                  17.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.213ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.725 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X0Y31.D5       net (fanout=1)        0.448   M_counter_q[3]
    SLICE_X0Y31.COUT     Topcyd                0.312   M_counter_q[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.CLK      Tcinck                0.313   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.213ns (1.615ns logic, 0.598ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------
Slack:                  17.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.209ns (Levels of Logic = 8)
  Clock Path Skew:      -0.039ns (0.722 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X0Y31.D5       net (fanout=1)        0.448   M_counter_q[3]
    SLICE_X0Y31.COUT     Topcyd                0.312   M_counter_q[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.COUT     Tbyp                  0.093   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X0Y38.CLK      Tcinck                0.213   M_counter_q[30]
                                                       Mcount_M_counter_q_xor<30>
                                                       M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                      2.209ns (1.608ns logic, 0.601ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------
Slack:                  17.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.206ns (Levels of Logic = 8)
  Clock Path Skew:      -0.039ns (0.722 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.BQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_1
    SLICE_X0Y31.B5       net (fanout=1)        0.215   M_counter_q[1]
    SLICE_X0Y31.COUT     Topcyb                0.483   M_counter_q[3]
                                                       M_counter_q[1]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.COUT     Tbyp                  0.093   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X0Y38.CLK      Tcinck                0.272   M_counter_q[30]
                                                       Mcount_M_counter_q_xor<30>
                                                       M_counter_q_30
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (1.838ns logic, 0.368ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------
Slack:                  17.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.203ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.725 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X0Y31.D5       net (fanout=1)        0.448   M_counter_q[3]
    SLICE_X0Y31.COUT     Topcyd                0.312   M_counter_q[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.CLK      Tcinck                0.303   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.203ns (1.605ns logic, 0.598ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Slack:                  17.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.210ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.185 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y32.AQ       Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X0Y32.A5       net (fanout=1)        0.456   M_counter_q[4]
    SLICE_X0Y32.COUT     Topcya                0.474   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.COUT     Tbyp                  0.093   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X0Y38.CLK      Tcinck                0.272   M_counter_q[30]
                                                       Mcount_M_counter_q_xor<30>
                                                       M_counter_q_30
    -------------------------------------------------  ---------------------------
    Total                                      2.210ns (1.736ns logic, 0.474ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------
Slack:                  17.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.191ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.730 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X0Y31.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X0Y31.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.CLK      Tcinck                0.313   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
                                                       M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.191ns (1.591ns logic, 0.600ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------
Slack:                  17.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.187ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.728 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X0Y31.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X0Y31.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.CLK      Tcinck                0.213   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.187ns (1.584ns logic, 0.603ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Slack:                  17.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.181ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.730 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X0Y31.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X0Y31.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.CLK      Tcinck                0.303   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (1.581ns logic, 0.600ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack:                  17.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.172ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.725 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X0Y31.D5       net (fanout=1)        0.448   M_counter_q[3]
    SLICE_X0Y31.COUT     Topcyd                0.312   M_counter_q[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.CLK      Tcinck                0.272   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.172ns (1.574ns logic, 0.598ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack:                  17.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.151ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.725 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.BQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_1
    SLICE_X0Y31.B5       net (fanout=1)        0.215   M_counter_q[1]
    SLICE_X0Y31.COUT     Topcyb                0.483   M_counter_q[3]
                                                       M_counter_q[1]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.CLK      Tcinck                0.313   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (1.786ns logic, 0.365ns route)
                                                       (83.0% logic, 17.0% route)

--------------------------------------------------------------------------------
Slack:                  17.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.147ns (Levels of Logic = 8)
  Clock Path Skew:      -0.039ns (0.722 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.BQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_1
    SLICE_X0Y31.B5       net (fanout=1)        0.215   M_counter_q[1]
    SLICE_X0Y31.COUT     Topcyb                0.483   M_counter_q[3]
                                                       M_counter_q[1]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.COUT     Tbyp                  0.093   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X0Y38.CLK      Tcinck                0.213   M_counter_q[30]
                                                       Mcount_M_counter_q_xor<30>
                                                       M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                      2.147ns (1.779ns logic, 0.368ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------
Slack:                  17.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.150ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.730 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X0Y31.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X0Y31.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.CLK      Tcinck                0.272   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
                                                       M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (1.550ns logic, 0.600ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack:                  17.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.141ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.725 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.BQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_1
    SLICE_X0Y31.B5       net (fanout=1)        0.215   M_counter_q[1]
    SLICE_X0Y31.COUT     Topcyb                0.483   M_counter_q[3]
                                                       M_counter_q[1]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[3]
    SLICE_X0Y32.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.CLK      Tcinck                0.303   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.141ns (1.776ns logic, 0.365ns route)
                                                       (83.0% logic, 17.0% route)

--------------------------------------------------------------------------------
Slack:                  17.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.155ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.188 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y32.AQ       Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X0Y32.A5       net (fanout=1)        0.456   M_counter_q[4]
    SLICE_X0Y32.COUT     Topcya                0.474   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.CLK      Tcinck                0.313   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (1.684ns logic, 0.471ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack:                  17.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.151ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.185 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y32.AQ       Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X0Y32.A5       net (fanout=1)        0.456   M_counter_q[4]
    SLICE_X0Y32.COUT     Topcya                0.474   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X0Y33.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.COUT     Tbyp                  0.093   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X0Y38.CLK      Tcinck                0.213   M_counter_q[30]
                                                       Mcount_M_counter_q_xor<30>
                                                       M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (1.677ns logic, 0.474ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack:                  17.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_8 (FF)
  Destination:          M_counter_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.185 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_8 to M_counter_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.AQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_8
    SLICE_X0Y33.A5       net (fanout=1)        0.456   M_counter_q[8]
    SLICE_X0Y33.COUT     Topcya                0.474   M_counter_q[11]
                                                       M_counter_q[8]_rt
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X0Y34.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X0Y35.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X0Y36.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X0Y36.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X0Y37.COUT     Tbyp                  0.093   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X0Y38.CLK      Tcinck                0.303   M_counter_q[30]
                                                       Mcount_M_counter_q_xor<30>
                                                       M_counter_q_29
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (1.674ns logic, 0.471ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_13/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_14/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_15/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_16/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_17/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_18/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_19/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_20/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_21/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_22/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_23/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_24/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_25/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_26/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_27/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[30]/CLK
  Logical resource: M_counter_q_28/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.543|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 496 paths, 0 nets, and 47 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 20 18:16:09 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4550 MB



