/*
 *
 * This file is provided under a dual BSD/GPLv2 license.  When using or
 * redistributing this file, you may do so under either license.
 *
 * GPL LICENSE SUMMARY
 *
 * Copyright(c) 2010-2011 Texas Instruments Incorporated,
 * All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of version 2 of the GNU General Public License as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
 * The full GNU General Public License is included in this distribution
 * in the file called LICENSE.GPL.
 *
 * BSD LICENSE
 *
 * Copyright(c) 2010-2011 Texas Instruments Incorporated,
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * * Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * * Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *   distribution.
 * * Neither the name of Texas Instruments Incorporated nor the names of
 *   its contributors may be used to endorse or promote products derived
 *   from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */
#ifndef _ABE_SM_ADDR_H_
#define _ABE_SM_ADDR_H_
#define init_SM_ADDR                                        0
#define init_SM_ADDR_END                                    313
#define init_SM_sizeof                                      314
#define S_Data0_ADDR                                        314
#define S_Data0_ADDR_END                                    314
#define S_Data0_sizeof                                      1
#define S_Temp_ADDR                                         315
#define S_Temp_ADDR_END                                     315
#define S_Temp_sizeof                                       1
#define S_PhoenixOffset_ADDR                                316
#define S_PhoenixOffset_ADDR_END                            316
#define S_PhoenixOffset_sizeof                              1
#define S_GTarget1_ADDR                                     317
#define S_GTarget1_ADDR_END                                 323
#define S_GTarget1_sizeof                                   7
#define S_Gtarget_DL1_ADDR                                  324
#define S_Gtarget_DL1_ADDR_END                              325
#define S_Gtarget_DL1_sizeof                                2
#define S_Gtarget_DL2_ADDR                                  326
#define S_Gtarget_DL2_ADDR_END                              327
#define S_Gtarget_DL2_sizeof                                2
#define S_Gtarget_Echo_ADDR                                 328
#define S_Gtarget_Echo_ADDR_END                             328
#define S_Gtarget_Echo_sizeof                               1
#define S_Gtarget_SDT_ADDR                                  329
#define S_Gtarget_SDT_ADDR_END                              329
#define S_Gtarget_SDT_sizeof                                1
#define S_Gtarget_VxRec_ADDR                                330
#define S_Gtarget_VxRec_ADDR_END                            331
#define S_Gtarget_VxRec_sizeof                              2
#define S_Gtarget_UL_ADDR                                   332
#define S_Gtarget_UL_ADDR_END                               333
#define S_Gtarget_UL_sizeof                                 2
#define S_Gtarget_BTUL_ADDR                                 334
#define S_Gtarget_BTUL_ADDR_END                             334
#define S_Gtarget_BTUL_sizeof                               1
#define S_GCurrent_ADDR                                     335
#define S_GCurrent_ADDR_END                                 352
#define S_GCurrent_sizeof                                   18
#define S_GAIN_ONE_ADDR                                     353
#define S_GAIN_ONE_ADDR_END                                 353
#define S_GAIN_ONE_sizeof                                   1
#define S_Tones_ADDR                                        354
#define S_Tones_ADDR_END                                    365
#define S_Tones_sizeof                                      12
#define S_VX_DL_ADDR                                        366
#define S_VX_DL_ADDR_END                                    377
#define S_VX_DL_sizeof                                      12
#define S_MM_UL2_ADDR                                       378
#define S_MM_UL2_ADDR_END                                   389
#define S_MM_UL2_sizeof                                     12
#define S_MM_DL_ADDR                                        390
#define S_MM_DL_ADDR_END                                    401
#define S_MM_DL_sizeof                                      12
#define S_DL1_M_Out_ADDR                                    402
#define S_DL1_M_Out_ADDR_END                                413
#define S_DL1_M_Out_sizeof                                  12
#define S_DL2_M_Out_ADDR                                    414
#define S_DL2_M_Out_ADDR_END                                425
#define S_DL2_M_Out_sizeof                                  12
#define S_Echo_M_Out_ADDR                                   426
#define S_Echo_M_Out_ADDR_END                               437
#define S_Echo_M_Out_sizeof                                 12
#define S_SDT_M_Out_ADDR                                    438
#define S_SDT_M_Out_ADDR_END                                449
#define S_SDT_M_Out_sizeof                                  12
#define S_VX_UL_ADDR                                        450
#define S_VX_UL_ADDR_END                                    461
#define S_VX_UL_sizeof                                      12
#define S_VX_UL_M_ADDR                                      462
#define S_VX_UL_M_ADDR_END                                  473
#define S_VX_UL_M_sizeof                                    12
#define S_BT_DL_ADDR                                        474
#define S_BT_DL_ADDR_END                                    485
#define S_BT_DL_sizeof                                      12
#define S_BT_UL_ADDR                                        486
#define S_BT_UL_ADDR_END                                    497
#define S_BT_UL_sizeof                                      12
#define S_BT_DL_8k_ADDR                                     498
#define S_BT_DL_8k_ADDR_END                                 500
#define S_BT_DL_8k_sizeof                                   3
#define S_BT_DL_16k_ADDR                                    501
#define S_BT_DL_16k_ADDR_END                                505
#define S_BT_DL_16k_sizeof                                  5
#define S_BT_UL_8k_ADDR                                     506
#define S_BT_UL_8k_ADDR_END                                 507
#define S_BT_UL_8k_sizeof                                   2
#define S_BT_UL_16k_ADDR                                    508
#define S_BT_UL_16k_ADDR_END                                511
#define S_BT_UL_16k_sizeof                                  4
#define S_SDT_F_ADDR                                        512
#define S_SDT_F_ADDR_END                                    523
#define S_SDT_F_sizeof                                      12
#define S_SDT_F_data_ADDR                                   524
#define S_SDT_F_data_ADDR_END                               532
#define S_SDT_F_data_sizeof                                 9
#define S_MM_DL_OSR_ADDR                                    533
#define S_MM_DL_OSR_ADDR_END                                556
#define S_MM_DL_OSR_sizeof                                  24
#define S_24_zeros_ADDR                                     557
#define S_24_zeros_ADDR_END                                 580
#define S_24_zeros_sizeof                                   24
#define S_DMIC1_ADDR                                        581
#define S_DMIC1_ADDR_END                                    592
#define S_DMIC1_sizeof                                      12
#define S_DMIC2_ADDR                                        593
#define S_DMIC2_ADDR_END                                    604
#define S_DMIC2_sizeof                                      12
#define S_DMIC3_ADDR                                        605
#define S_DMIC3_ADDR_END                                    616
#define S_DMIC3_sizeof                                      12
#define S_AMIC_ADDR                                         617
#define S_AMIC_ADDR_END                                     628
#define S_AMIC_sizeof                                       12
#define S_DMIC1_L_ADDR                                      629
#define S_DMIC1_L_ADDR_END                                  640
#define S_DMIC1_L_sizeof                                    12
#define S_DMIC1_R_ADDR                                      641
#define S_DMIC1_R_ADDR_END                                  652
#define S_DMIC1_R_sizeof                                    12
#define S_DMIC2_L_ADDR                                      653
#define S_DMIC2_L_ADDR_END                                  664
#define S_DMIC2_L_sizeof                                    12
#define S_DMIC2_R_ADDR                                      665
#define S_DMIC2_R_ADDR_END                                  676
#define S_DMIC2_R_sizeof                                    12
#define S_DMIC3_L_ADDR                                      677
#define S_DMIC3_L_ADDR_END                                  688
#define S_DMIC3_L_sizeof                                    12
#define S_DMIC3_R_ADDR                                      689
#define S_DMIC3_R_ADDR_END                                  700
#define S_DMIC3_R_sizeof                                    12
#define S_BT_UL_L_ADDR                                      701
#define S_BT_UL_L_ADDR_END                                  712
#define S_BT_UL_L_sizeof                                    12
#define S_BT_UL_R_ADDR                                      713
#define S_BT_UL_R_ADDR_END                                  724
#define S_BT_UL_R_sizeof                                    12
#define S_AMIC_L_ADDR                                       725
#define S_AMIC_L_ADDR_END                                   736
#define S_AMIC_L_sizeof                                     12
#define S_AMIC_R_ADDR                                       737
#define S_AMIC_R_ADDR_END                                   748
#define S_AMIC_R_sizeof                                     12
#define S_EchoRef_L_ADDR                                    749
#define S_EchoRef_L_ADDR_END                                760
#define S_EchoRef_L_sizeof                                  12
#define S_EchoRef_R_ADDR                                    761
#define S_EchoRef_R_ADDR_END                                772
#define S_EchoRef_R_sizeof                                  12
#define S_MM_DL_L_ADDR                                      773
#define S_MM_DL_L_ADDR_END                                  784
#define S_MM_DL_L_sizeof                                    12
#define S_MM_DL_R_ADDR                                      785
#define S_MM_DL_R_ADDR_END                                  796
#define S_MM_DL_R_sizeof                                    12
#define S_MM_UL_ADDR                                        797
#define S_MM_UL_ADDR_END                                    916
#define S_MM_UL_sizeof                                      120
#define S_AMIC_96k_ADDR                                     917
#define S_AMIC_96k_ADDR_END                                 940
#define S_AMIC_96k_sizeof                                   24
#define S_DMIC0_96k_ADDR                                    941
#define S_DMIC0_96k_ADDR_END                                964
#define S_DMIC0_96k_sizeof                                  24
#define S_DMIC1_96k_ADDR                                    965
#define S_DMIC1_96k_ADDR_END                                988
#define S_DMIC1_96k_sizeof                                  24
#define S_DMIC2_96k_ADDR                                    989
#define S_DMIC2_96k_ADDR_END                                1012
#define S_DMIC2_96k_sizeof                                  24
#define S_UL_VX_UL_48_8K_ADDR                               1013
#define S_UL_VX_UL_48_8K_ADDR_END                           1024
#define S_UL_VX_UL_48_8K_sizeof                             12
#define S_UL_VX_UL_48_16K_ADDR                              1025
#define S_UL_VX_UL_48_16K_ADDR_END                          1036
#define S_UL_VX_UL_48_16K_sizeof                            12
#define S_UL_MIC_48K_ADDR                                   1037
#define S_UL_MIC_48K_ADDR_END                               1048
#define S_UL_MIC_48K_sizeof                                 12
#define S_Voice_8k_UL_ADDR                                  1049
#define S_Voice_8k_UL_ADDR_END                              1051
#define S_Voice_8k_UL_sizeof                                3
#define S_Voice_8k_DL_ADDR                                  1052
#define S_Voice_8k_DL_ADDR_END                              1053
#define S_Voice_8k_DL_sizeof                                2
#define S_McPDM_Out1_ADDR                                   1054
#define S_McPDM_Out1_ADDR_END                               1077
#define S_McPDM_Out1_sizeof                                 24
#define S_McPDM_Out2_ADDR                                   1078
#define S_McPDM_Out2_ADDR_END                               1101
#define S_McPDM_Out2_sizeof                                 24
#define S_McPDM_Out3_ADDR                                   1102
#define S_McPDM_Out3_ADDR_END                               1125
#define S_McPDM_Out3_sizeof                                 24
#define S_Voice_16k_UL_ADDR                                 1126
#define S_Voice_16k_UL_ADDR_END                             1130
#define S_Voice_16k_UL_sizeof                               5
#define S_Voice_16k_DL_ADDR                                 1131
#define S_Voice_16k_DL_ADDR_END                             1134
#define S_Voice_16k_DL_sizeof                               4
#define S_XinASRC_DL_VX_ADDR                                1135
#define S_XinASRC_DL_VX_ADDR_END                            1174
#define S_XinASRC_DL_VX_sizeof                              40
#define S_XinASRC_UL_VX_ADDR                                1175
#define S_XinASRC_UL_VX_ADDR_END                            1214
#define S_XinASRC_UL_VX_sizeof                              40
#define S_XinASRC_MM_EXT_IN_ADDR                            1215
#define S_XinASRC_MM_EXT_IN_ADDR_END                        1254
#define S_XinASRC_MM_EXT_IN_sizeof                          40
#define S_VX_REC_ADDR                                       1255
#define S_VX_REC_ADDR_END                                   1266
#define S_VX_REC_sizeof                                     12
#define S_VX_REC_L_ADDR                                     1267
#define S_VX_REC_L_ADDR_END                                 1278
#define S_VX_REC_L_sizeof                                   12
#define S_VX_REC_R_ADDR                                     1279
#define S_VX_REC_R_ADDR_END                                 1290
#define S_VX_REC_R_sizeof                                   12
#define S_DL2_M_L_ADDR                                      1291
#define S_DL2_M_L_ADDR_END                                  1302
#define S_DL2_M_L_sizeof                                    12
#define S_DL2_M_R_ADDR                                      1303
#define S_DL2_M_R_ADDR_END                                  1314
#define S_DL2_M_R_sizeof                                    12
#define S_DL2_M_LR_EQ_data_ADDR                             1315
#define S_DL2_M_LR_EQ_data_ADDR_END                         1339
#define S_DL2_M_LR_EQ_data_sizeof                           25
#define S_DL1_M_EQ_data_ADDR                                1340
#define S_DL1_M_EQ_data_ADDR_END                            1364
#define S_DL1_M_EQ_data_sizeof                              25
#define S_EARP_48_96_LP_data_ADDR                           1365
#define S_EARP_48_96_LP_data_ADDR_END                       1379
#define S_EARP_48_96_LP_data_sizeof                         15
#define S_IHF_48_96_LP_data_ADDR                            1380
#define S_IHF_48_96_LP_data_ADDR_END                        1394
#define S_IHF_48_96_LP_data_sizeof                          15
#define S_VX_UL_8_TEMP_ADDR                                 1395
#define S_VX_UL_8_TEMP_ADDR_END                             1396
#define S_VX_UL_8_TEMP_sizeof                               2
#define S_VX_UL_16_TEMP_ADDR                                1397
#define S_VX_UL_16_TEMP_ADDR_END                            1400
#define S_VX_UL_16_TEMP_sizeof                              4
#define S_VX_DL_8_48_LP_data_ADDR                           1401
#define S_VX_DL_8_48_LP_data_ADDR_END                       1413
#define S_VX_DL_8_48_LP_data_sizeof                         13
#define S_VX_DL_8_48_HP_data_ADDR                           1414
#define S_VX_DL_8_48_HP_data_ADDR_END                       1420
#define S_VX_DL_8_48_HP_data_sizeof                         7
#define S_VX_DL_16_48_LP_data_ADDR                          1421
#define S_VX_DL_16_48_LP_data_ADDR_END                      1433
#define S_VX_DL_16_48_LP_data_sizeof                        13
#define S_VX_DL_16_48_HP_data_ADDR                          1434
#define S_VX_DL_16_48_HP_data_ADDR_END                      1438
#define S_VX_DL_16_48_HP_data_sizeof                        5
#define S_VX_UL_48_8_LP_data_ADDR                           1439
#define S_VX_UL_48_8_LP_data_ADDR_END                       1451
#define S_VX_UL_48_8_LP_data_sizeof                         13
#define S_VX_UL_48_8_HP_data_ADDR                           1452
#define S_VX_UL_48_8_HP_data_ADDR_END                       1458
#define S_VX_UL_48_8_HP_data_sizeof                         7
#define S_VX_UL_48_16_LP_data_ADDR                          1459
#define S_VX_UL_48_16_LP_data_ADDR_END                      1471
#define S_VX_UL_48_16_LP_data_sizeof                        13
#define S_VX_UL_48_16_HP_data_ADDR                          1472
#define S_VX_UL_48_16_HP_data_ADDR_END                      1476
#define S_VX_UL_48_16_HP_data_sizeof                        5
#define S_BT_UL_8_48_LP_data_ADDR                           1477
#define S_BT_UL_8_48_LP_data_ADDR_END                       1489
#define S_BT_UL_8_48_LP_data_sizeof                         13
#define S_BT_UL_8_48_HP_data_ADDR                           1490
#define S_BT_UL_8_48_HP_data_ADDR_END                       1496
#define S_BT_UL_8_48_HP_data_sizeof                         7
#define S_BT_UL_16_48_LP_data_ADDR                          1497
#define S_BT_UL_16_48_LP_data_ADDR_END                      1509
#define S_BT_UL_16_48_LP_data_sizeof                        13
#define S_BT_UL_16_48_HP_data_ADDR                          1510
#define S_BT_UL_16_48_HP_data_ADDR_END                      1514
#define S_BT_UL_16_48_HP_data_sizeof                        5
#define S_BT_DL_48_8_LP_data_ADDR                           1515
#define S_BT_DL_48_8_LP_data_ADDR_END                       1527
#define S_BT_DL_48_8_LP_data_sizeof                         13
#define S_BT_DL_48_8_HP_data_ADDR                           1528
#define S_BT_DL_48_8_HP_data_ADDR_END                       1534
#define S_BT_DL_48_8_HP_data_sizeof                         7
#define S_BT_DL_48_16_LP_data_ADDR                          1535
#define S_BT_DL_48_16_LP_data_ADDR_END                      1547
#define S_BT_DL_48_16_LP_data_sizeof                        13
#define S_BT_DL_48_16_HP_data_ADDR                          1548
#define S_BT_DL_48_16_HP_data_ADDR_END                      1552
#define S_BT_DL_48_16_HP_data_sizeof                        5
#define S_ECHO_REF_48_8_LP_data_ADDR                        1553
#define S_ECHO_REF_48_8_LP_data_ADDR_END                    1565
#define S_ECHO_REF_48_8_LP_data_sizeof                      13
#define S_ECHO_REF_48_8_HP_data_ADDR                        1566
#define S_ECHO_REF_48_8_HP_data_ADDR_END                    1572
#define S_ECHO_REF_48_8_HP_data_sizeof                      7
#define S_ECHO_REF_48_16_LP_data_ADDR                       1573
#define S_ECHO_REF_48_16_LP_data_ADDR_END                   1585
#define S_ECHO_REF_48_16_LP_data_sizeof                     13
#define S_ECHO_REF_48_16_HP_data_ADDR                       1586
#define S_ECHO_REF_48_16_HP_data_ADDR_END                   1590
#define S_ECHO_REF_48_16_HP_data_sizeof                     5
#define S_APS_IIRmem1_ADDR                                  1591
#define S_APS_IIRmem1_ADDR_END                              1599
#define S_APS_IIRmem1_sizeof                                9
#define S_APS_M_IIRmem2_ADDR                                1600
#define S_APS_M_IIRmem2_ADDR_END                            1602
#define S_APS_M_IIRmem2_sizeof                              3
#define S_APS_C_IIRmem2_ADDR                                1603
#define S_APS_C_IIRmem2_ADDR_END                            1605
#define S_APS_C_IIRmem2_sizeof                              3
#define S_APS_DL1_OutSamples_ADDR                           1606
#define S_APS_DL1_OutSamples_ADDR_END                       1607
#define S_APS_DL1_OutSamples_sizeof                         2
#define S_APS_DL1_COIL_OutSamples_ADDR                      1608
#define S_APS_DL1_COIL_OutSamples_ADDR_END                  1609
#define S_APS_DL1_COIL_OutSamples_sizeof                    2
#define S_APS_DL2_L_OutSamples_ADDR                         1610
#define S_APS_DL2_L_OutSamples_ADDR_END                     1611
#define S_APS_DL2_L_OutSamples_sizeof                       2
#define S_APS_DL2_L_COIL_OutSamples_ADDR                    1612
#define S_APS_DL2_L_COIL_OutSamples_ADDR_END                1613
#define S_APS_DL2_L_COIL_OutSamples_sizeof                  2
#define S_APS_DL2_R_OutSamples_ADDR                         1614
#define S_APS_DL2_R_OutSamples_ADDR_END                     1615
#define S_APS_DL2_R_OutSamples_sizeof                       2
#define S_APS_DL2_R_COIL_OutSamples_ADDR                    1616
#define S_APS_DL2_R_COIL_OutSamples_ADDR_END                1617
#define S_APS_DL2_R_COIL_OutSamples_sizeof                  2
#define S_XinASRC_ECHO_REF_ADDR                             1618
#define S_XinASRC_ECHO_REF_ADDR_END                         1657
#define S_XinASRC_ECHO_REF_sizeof                           40
#define S_ECHO_REF_16K_ADDR                                 1658
#define S_ECHO_REF_16K_ADDR_END                             1662
#define S_ECHO_REF_16K_sizeof                               5
#define S_ECHO_REF_8K_ADDR                                  1663
#define S_ECHO_REF_8K_ADDR_END                              1665
#define S_ECHO_REF_8K_sizeof                                3
#define S_DL1_EQ_ADDR                                       1666
#define S_DL1_EQ_ADDR_END                                   1677
#define S_DL1_EQ_sizeof                                     12
#define S_DL2_EQ_ADDR                                       1678
#define S_DL2_EQ_ADDR_END                                   1689
#define S_DL2_EQ_sizeof                                     12
#define S_DL1_GAIN_out_ADDR                                 1690
#define S_DL1_GAIN_out_ADDR_END                             1701
#define S_DL1_GAIN_out_sizeof                               12
#define S_DL2_GAIN_out_ADDR                                 1702
#define S_DL2_GAIN_out_ADDR_END                             1713
#define S_DL2_GAIN_out_sizeof                               12
#define S_APS_DL2_L_IIRmem1_ADDR                            1714
#define S_APS_DL2_L_IIRmem1_ADDR_END                        1722
#define S_APS_DL2_L_IIRmem1_sizeof                          9
#define S_APS_DL2_R_IIRmem1_ADDR                            1723
#define S_APS_DL2_R_IIRmem1_ADDR_END                        1731
#define S_APS_DL2_R_IIRmem1_sizeof                          9
#define S_APS_DL2_L_M_IIRmem2_ADDR                          1732
#define S_APS_DL2_L_M_IIRmem2_ADDR_END                      1734
#define S_APS_DL2_L_M_IIRmem2_sizeof                        3
#define S_APS_DL2_R_M_IIRmem2_ADDR                          1735
#define S_APS_DL2_R_M_IIRmem2_ADDR_END                      1737
#define S_APS_DL2_R_M_IIRmem2_sizeof                        3
#define S_APS_DL2_L_C_IIRmem2_ADDR                          1738
#define S_APS_DL2_L_C_IIRmem2_ADDR_END                      1740
#define S_APS_DL2_L_C_IIRmem2_sizeof                        3
#define S_APS_DL2_R_C_IIRmem2_ADDR                          1741
#define S_APS_DL2_R_C_IIRmem2_ADDR_END                      1743
#define S_APS_DL2_R_C_IIRmem2_sizeof                        3
#define S_DL1_APS_ADDR                                      1744
#define S_DL1_APS_ADDR_END                                  1755
#define S_DL1_APS_sizeof                                    12
#define S_DL2_L_APS_ADDR                                    1756
#define S_DL2_L_APS_ADDR_END                                1767
#define S_DL2_L_APS_sizeof                                  12
#define S_DL2_R_APS_ADDR                                    1768
#define S_DL2_R_APS_ADDR_END                                1779
#define S_DL2_R_APS_sizeof                                  12
#define S_APS_DL1_EQ_data_ADDR                              1780
#define S_APS_DL1_EQ_data_ADDR_END                          1788
#define S_APS_DL1_EQ_data_sizeof                            9
#define S_APS_DL2_EQ_data_ADDR                              1789
#define S_APS_DL2_EQ_data_ADDR_END                          1797
#define S_APS_DL2_EQ_data_sizeof                            9
#define S_DC_DCvalue_ADDR                                   1798
#define S_DC_DCvalue_ADDR_END                               1798
#define S_DC_DCvalue_sizeof                                 1
#define S_VIBRA_ADDR                                        1799
#define S_VIBRA_ADDR_END                                    1804
#define S_VIBRA_sizeof                                      6
#define S_Vibra2_in_ADDR                                    1805
#define S_Vibra2_in_ADDR_END                                1810
#define S_Vibra2_in_sizeof                                  6
#define S_Vibra2_addr_ADDR                                  1811
#define S_Vibra2_addr_ADDR_END                              1811
#define S_Vibra2_addr_sizeof                                1
#define S_VibraCtrl_forRightSM_ADDR                         1812
#define S_VibraCtrl_forRightSM_ADDR_END                     1835
#define S_VibraCtrl_forRightSM_sizeof                       24
#define S_Rnoise_mem_ADDR                                   1836
#define S_Rnoise_mem_ADDR_END                               1836
#define S_Rnoise_mem_sizeof                                 1
#define S_Ctrl_ADDR                                         1837
#define S_Ctrl_ADDR_END                                     1854
#define S_Ctrl_sizeof                                       18
#define S_Vibra1_in_ADDR                                    1855
#define S_Vibra1_in_ADDR_END                                1860
#define S_Vibra1_in_sizeof                                  6
#define S_Vibra1_temp_ADDR                                  1861
#define S_Vibra1_temp_ADDR_END                              1884
#define S_Vibra1_temp_sizeof                                24
#define S_VibraCtrl_forLeftSM_ADDR                          1885
#define S_VibraCtrl_forLeftSM_ADDR_END                      1908
#define S_VibraCtrl_forLeftSM_sizeof                        24
#define S_Vibra1_mem_ADDR                                   1909
#define S_Vibra1_mem_ADDR_END                               1919
#define S_Vibra1_mem_sizeof                                 11
#define S_VibraCtrl_Stereo_ADDR                             1920
#define S_VibraCtrl_Stereo_ADDR_END                         1943
#define S_VibraCtrl_Stereo_sizeof                           24
#define S_AMIC_96_48_data_ADDR                              1944
#define S_AMIC_96_48_data_ADDR_END                          1962
#define S_AMIC_96_48_data_sizeof                            19
#define S_DMIC0_96_48_data_ADDR                             1963
#define S_DMIC0_96_48_data_ADDR_END                         1981
#define S_DMIC0_96_48_data_sizeof                           19
#define S_DMIC1_96_48_data_ADDR                             1982
#define S_DMIC1_96_48_data_ADDR_END                         2000
#define S_DMIC1_96_48_data_sizeof                           19
#define S_DMIC2_96_48_data_ADDR                             2001
#define S_DMIC2_96_48_data_ADDR_END                         2019
#define S_DMIC2_96_48_data_sizeof                           19
#define S_DBG_8K_PATTERN_ADDR                               2020
#define S_DBG_8K_PATTERN_ADDR_END                           2021
#define S_DBG_8K_PATTERN_sizeof                             2
#define S_DBG_16K_PATTERN_ADDR                              2022
#define S_DBG_16K_PATTERN_ADDR_END                          2025
#define S_DBG_16K_PATTERN_sizeof                            4
#define S_DBG_24K_PATTERN_ADDR                              2026
#define S_DBG_24K_PATTERN_ADDR_END                          2031
#define S_DBG_24K_PATTERN_sizeof                            6
#define S_DBG_48K_PATTERN_ADDR                              2032
#define S_DBG_48K_PATTERN_ADDR_END                          2043
#define S_DBG_48K_PATTERN_sizeof                            12
#define S_DBG_96K_PATTERN_ADDR                              2044
#define S_DBG_96K_PATTERN_ADDR_END                          2067
#define S_DBG_96K_PATTERN_sizeof                            24
#define S_MM_EXT_IN_ADDR                                    2068
#define S_MM_EXT_IN_ADDR_END                                2079
#define S_MM_EXT_IN_sizeof                                  12
#define S_MM_EXT_IN_L_ADDR                                  2080
#define S_MM_EXT_IN_L_ADDR_END                              2091
#define S_MM_EXT_IN_L_sizeof                                12
#define S_MM_EXT_IN_R_ADDR                                  2092
#define S_MM_EXT_IN_R_ADDR_END                              2103
#define S_MM_EXT_IN_R_sizeof                                12
#define S_MIC4_ADDR                                         2104
#define S_MIC4_ADDR_END                                     2115
#define S_MIC4_sizeof                                       12
#define S_MIC4_L_ADDR                                       2116
#define S_MIC4_L_ADDR_END                                   2127
#define S_MIC4_L_sizeof                                     12
#define S_MIC4_R_ADDR                                       2128
#define S_MIC4_R_ADDR_END                                   2139
#define S_MIC4_R_sizeof                                     12
#define S_HW_TEST_ADDR                                      2140
#define S_HW_TEST_ADDR_END                                  2140
#define S_HW_TEST_sizeof                                    1
#define S_XinASRC_BT_UL_ADDR                                2141
#define S_XinASRC_BT_UL_ADDR_END                            2180
#define S_XinASRC_BT_UL_sizeof                              40
#define S_XinASRC_BT_DL_ADDR                                2181
#define S_XinASRC_BT_DL_ADDR_END                            2220
#define S_XinASRC_BT_DL_sizeof                              40
#define S_BT_DL_8k_TEMP_ADDR                                2221
#define S_BT_DL_8k_TEMP_ADDR_END                            2222
#define S_BT_DL_8k_TEMP_sizeof                              2
#define S_BT_DL_16k_TEMP_ADDR                               2223
#define S_BT_DL_16k_TEMP_ADDR_END                           2226
#define S_BT_DL_16k_TEMP_sizeof                             4
#define S_VX_DL_8_48_OSR_LP_data_ADDR                       2227
#define S_VX_DL_8_48_OSR_LP_data_ADDR_END                   2254
#define S_VX_DL_8_48_OSR_LP_data_sizeof                     28
#endif /* _ABESM_ADDR_H_ */
