#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 22 18:43:08 2021
# Process ID: 23356
# Current directory: D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5624 D:\addam\Git\SDUP\zynq_fft_ip_core\module_sim\fft_module\fft_module.xpr
# Log file: D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/vivado.log
# Journal file: D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 683.227 ; gain = 76.488
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:83]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module rearrange_n_zero_padd
ERROR: [VRFC 10-1412] syntax error near ) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:132]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:83]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module rearrange_n_zero_padd
INFO: [VRFC 10-311] analyzing module butterfly_beh
ERROR: [VRFC 10-1412] syntax error near ) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:186]
ERROR: [VRFC 10-2865] module 'butterfly_beh' ignored due to previous errors [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:167]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:83]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module rearrange_n_zero_padd
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:186]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:83]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module rearrange_n_zero_padd
INFO: [VRFC 10-311] analyzing module butterfly_beh
ERROR: [VRFC 10-1412] syntax error near ) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:186]
ERROR: [VRFC 10-2865] module 'butterfly_beh' ignored due to previous errors [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:167]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:83]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module rearrange_n_zero_padd
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling module xil_defaultlib.rearrange_n_zero_padd(NUM_OF_WOR...
Compiling module xil_defaultlib.fft_block(STAGE=2)
Compiling module xil_defaultlib.fft_block(STAGE=1)
Compiling module xil_defaultlib.fft_block_default
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 747.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_tb_behav -key {Behavioral:sim_1:Functional:butterfly_tb} -tclbatch {butterfly_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source butterfly_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /butterfly_tb/input_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
For n = 0, N = 8 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 8 : temp = -0.785398, Re = 0.707107, Im = -0.707107
For n = 2, N = 8 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 3, N = 8 : temp = -2.356194, Re = -0.707107, Im = -0.707107
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
NUM_OF_WORDS = 6, POWER = 8, NUM_OF_STAGES = 3
$finish called at time : 195 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 815.383 ; gain = 67.555
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: butterfly_beh
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 841.488 ; gain = 26.105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'butterfly_beh' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:167]
	Parameter NUM_OF_WORDS bound to: 6 - type: integer 
	Parameter POWER bound to: 8 - type: integer 
	Parameter NUM_OF_STAGES bound to: 3 - type: integer 
	Parameter BUFF_DELAY bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fft_block' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:96]
	Parameter STAGE bound to: 2 - type: integer 
	Parameter INPUT_NUM bound to: 8 - type: integer 
WARNING: [Synth 8-5858] RAM buffer_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM Output_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fft_block' (1#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:96]
INFO: [Synth 8-6157] synthesizing module 'fft_block__parameterized0' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:96]
	Parameter STAGE bound to: 1 - type: integer 
	Parameter INPUT_NUM bound to: 4 - type: integer 
WARNING: [Synth 8-5858] RAM buffer_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM Output_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fft_block__parameterized0' (1#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:96]
INFO: [Synth 8-6157] synthesizing module 'fft_block__parameterized1' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:96]
	Parameter STAGE bound to: 0 - type: integer 
	Parameter INPUT_NUM bound to: 2 - type: integer 
WARNING: [Synth 8-5858] RAM buffer_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM Output_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fft_block__parameterized1' (1#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:96]
INFO: [Synth 8-6157] synthesizing module 'rearrange_n_zero_padd' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:129]
	Parameter NUM_OF_WORDS bound to: 6 - type: integer 
	Parameter POWER bound to: 8 - type: integer 
WARNING: [Synth 8-5858] RAM rearr_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-4471] merging register 'rearr_reg_reg[1][Im][5:-10]' into 'rearr_reg_reg[0][Im][5:-10]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
INFO: [Synth 8-4471] merging register 'rearr_reg_reg[2][Im][5:-10]' into 'rearr_reg_reg[0][Im][5:-10]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
INFO: [Synth 8-4471] merging register 'rearr_reg_reg[3][Im][5:-10]' into 'rearr_reg_reg[0][Im][5:-10]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
INFO: [Synth 8-4471] merging register 'rearr_reg_reg[4][Im][5:-10]' into 'rearr_reg_reg[0][Im][5:-10]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
INFO: [Synth 8-4471] merging register 'rearr_reg_reg[5][Im][5:-10]' into 'rearr_reg_reg[0][Im][5:-10]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
INFO: [Synth 8-4471] merging register 'rearr_reg_reg[6][Im][5:-10]' into 'rearr_reg_reg[0][Im][5:-10]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
INFO: [Synth 8-4471] merging register 'rearr_reg_reg[7][Im][5:-10]' into 'rearr_reg_reg[0][Im][5:-10]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
WARNING: [Synth 8-6014] Unused sequential element rearr_reg_reg[1][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
WARNING: [Synth 8-6014] Unused sequential element rearr_reg_reg[2][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
WARNING: [Synth 8-6014] Unused sequential element rearr_reg_reg[3][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
WARNING: [Synth 8-6014] Unused sequential element rearr_reg_reg[4][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
WARNING: [Synth 8-6014] Unused sequential element rearr_reg_reg[5][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
WARNING: [Synth 8-6014] Unused sequential element rearr_reg_reg[6][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
WARNING: [Synth 8-6014] Unused sequential element rearr_reg_reg[7][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'rearrange_n_zero_padd' (2#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:129]
WARNING: [Synth 8-5856] 3D RAM internal_reg_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM output_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'butterfly_beh' (3#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:167]
WARNING: [Synth 8-3331] design fft_block__parameterized1 has unconnected port reset
WARNING: [Synth 8-3331] design fft_block__parameterized0 has unconnected port reset
WARNING: [Synth 8-3331] design fft_block has unconnected port reset
WARNING: [Synth 8-3331] design rearrange_n_zero_padd has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 895.992 ; gain = 80.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 895.992 ; gain = 80.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 895.992 ; gain = 80.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1250.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1312.219 ; gain = 496.836
21 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1312.219 ; gain = 496.836
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:83]
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module rearrange_n_zero_padd
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling module xil_defaultlib.rearrange_n_zero_padd(NUM_OF_WOR...
Compiling module xil_defaultlib.fft_block(STAGE=2)
Compiling module xil_defaultlib.fft_block(STAGE=1)
Compiling module xil_defaultlib.fft_block_default
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_tb_behav -key {Behavioral:sim_1:Functional:butterfly_tb} -tclbatch {butterfly_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source butterfly_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /butterfly_tb/input_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
For n = 0, N = 8 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 8 : temp = -0.785398, Re = 0.707107, Im = -0.707107
For n = 2, N = 8 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 3, N = 8 : temp = -2.356194, Re = -0.707107, Im = -0.707107
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
NUM_OF_WORDS = 6, POWER = 8, NUM_OF_STAGES = 3
$finish called at time : 195 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_tb_behav -key {Behavioral:sim_1:Functional:butterfly_tb} -tclbatch {butterfly_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source butterfly_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /butterfly_tb/input_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
For n = 0, N = 8 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 8 : temp = -0.785398, Re = 0.707107, Im = -0.707107
For n = 2, N = 8 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 3, N = 8 : temp = -2.356194, Re = -0.707107, Im = -0.707107
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
NUM_OF_WORDS = 6, POWER = 8, NUM_OF_STAGES = 3
$finish called at time : 195 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
For n = 0, N = 8 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 8 : temp = -0.785398, Re = 0.707107, Im = -0.707107
For n = 2, N = 8 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 3, N = 8 : temp = -2.356194, Re = -0.707107, Im = -0.707107
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
NUM_OF_WORDS = 6, POWER = 8, NUM_OF_STAGES = 3
$finish called at time : 195 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 69
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
For n = 0, N = 8 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 8 : temp = -0.785398, Re = 0.707107, Im = -0.707107
For n = 2, N = 8 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 3, N = 8 : temp = -2.356194, Re = -0.707107, Im = -0.707107
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
NUM_OF_WORDS = 6, POWER = 8, NUM_OF_STAGES = 3
$finish called at time : 195 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 69
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
For n = 0, N = 8 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 8 : temp = -0.785398, Re = 0.707107, Im = -0.707107
For n = 2, N = 8 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 3, N = 8 : temp = -2.356194, Re = -0.707107, Im = -0.707107
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 4 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 4 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
NUM_OF_WORDS = 6, POWER = 8, NUM_OF_STAGES = 3
$finish called at time : 195 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 69
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1337.562 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: butterfly_beh
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1337.562 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'butterfly_beh' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:176]
	Parameter NUM_OF_WORDS bound to: 6 - type: integer 
	Parameter POWER bound to: 8 - type: integer 
	Parameter NUM_OF_STAGES bound to: 3 - type: integer 
	Parameter BUFF_DELAY bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fft_block' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:96]
	Parameter STAGE bound to: 2 - type: integer 
	Parameter INPUT_NUM bound to: 8 - type: integer 
WARNING: [Synth 8-5858] RAM buffer_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM Output_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fft_block' (1#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:96]
INFO: [Synth 8-6157] synthesizing module 'fft_block__parameterized0' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:96]
	Parameter STAGE bound to: 1 - type: integer 
	Parameter INPUT_NUM bound to: 4 - type: integer 
WARNING: [Synth 8-5858] RAM buffer_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM Output_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fft_block__parameterized0' (1#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:96]
INFO: [Synth 8-6157] synthesizing module 'fft_block__parameterized1' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:96]
	Parameter STAGE bound to: 0 - type: integer 
	Parameter INPUT_NUM bound to: 2 - type: integer 
WARNING: [Synth 8-5858] RAM buffer_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM Output_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fft_block__parameterized1' (1#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:96]
INFO: [Synth 8-6157] synthesizing module 'rearrange_n_zero_padd' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:138]
	Parameter NUM_OF_WORDS bound to: 6 - type: integer 
	Parameter POWER bound to: 8 - type: integer 
WARNING: [Synth 8-5858] RAM rearr_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-4471] merging register 'rearr_reg_reg[1][Im][5:-10]' into 'rearr_reg_reg[0][Im][5:-10]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:162]
INFO: [Synth 8-4471] merging register 'rearr_reg_reg[2][Im][5:-10]' into 'rearr_reg_reg[0][Im][5:-10]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:162]
INFO: [Synth 8-4471] merging register 'rearr_reg_reg[3][Im][5:-10]' into 'rearr_reg_reg[0][Im][5:-10]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:162]
INFO: [Synth 8-4471] merging register 'rearr_reg_reg[4][Im][5:-10]' into 'rearr_reg_reg[0][Im][5:-10]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:162]
INFO: [Synth 8-4471] merging register 'rearr_reg_reg[5][Im][5:-10]' into 'rearr_reg_reg[0][Im][5:-10]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:162]
INFO: [Synth 8-4471] merging register 'rearr_reg_reg[6][Im][5:-10]' into 'rearr_reg_reg[0][Im][5:-10]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:162]
INFO: [Synth 8-4471] merging register 'rearr_reg_reg[7][Im][5:-10]' into 'rearr_reg_reg[0][Im][5:-10]' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:162]
WARNING: [Synth 8-6014] Unused sequential element rearr_reg_reg[1][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:162]
WARNING: [Synth 8-6014] Unused sequential element rearr_reg_reg[2][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:162]
WARNING: [Synth 8-6014] Unused sequential element rearr_reg_reg[3][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:162]
WARNING: [Synth 8-6014] Unused sequential element rearr_reg_reg[4][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:162]
WARNING: [Synth 8-6014] Unused sequential element rearr_reg_reg[5][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:162]
WARNING: [Synth 8-6014] Unused sequential element rearr_reg_reg[6][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:162]
WARNING: [Synth 8-6014] Unused sequential element rearr_reg_reg[7][Im] was removed.  [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:162]
INFO: [Synth 8-6155] done synthesizing module 'rearrange_n_zero_padd' (2#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:138]
WARNING: [Synth 8-5856] 3D RAM internal_reg_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM output_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'butterfly_beh' (3#1) [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:176]
WARNING: [Synth 8-3331] design fft_block__parameterized1 has unconnected port reset
WARNING: [Synth 8-3331] design fft_block__parameterized0 has unconnected port reset
WARNING: [Synth 8-3331] design fft_block has unconnected port reset
WARNING: [Synth 8-3331] design rearrange_n_zero_padd has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1337.562 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1337.562 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1337.562 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1469.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1469.395 ; gain = 131.832
20 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1469.395 ; gain = 131.832
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 22 20:51:28 2021...
