Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec  6 06:43:12 2024
| Host         : LAPTOP-9UV26ATG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart2/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 198 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.797        0.000                      0                  391        0.103        0.000                      0                  391        4.500        0.000                       0                   201  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.797        0.000                      0                  391        0.103        0.000                      0                  391        4.500        0.000                       0                   201  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.103ns  (logic 2.002ns (21.992%)  route 7.101ns (78.008%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.599     5.120    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  tsg/dp_ram/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     6.002 r  tsg/dp_ram/ram_reg_1/DOBDO[1]
                         net (fo=380, routed)         2.223     8.225    tsg/dp_ram/dout_b[3]
    SLICE_X8Y78          LUT4 (Prop_lut4_I1_O)        0.152     8.377 r  tsg/dp_ram/rgb_reg[7]_i_857/O
                         net (fo=1, routed)           0.571     8.949    tsg/dp_ram/rgb_reg[7]_i_857_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I5_O)        0.348     9.297 f  tsg/dp_ram/rgb_reg[7]_i_612/O
                         net (fo=1, routed)           0.661     9.958    tsg/dp_ram/rgb_reg[7]_i_612_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124    10.082 r  tsg/dp_ram/rgb_reg[7]_i_228/O
                         net (fo=1, routed)           0.867    10.948    tsg/dp_ram/rgb_reg[7]_i_228_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I3_O)        0.124    11.072 r  tsg/dp_ram/rgb_reg[7]_i_72/O
                         net (fo=1, routed)           0.599    11.672    tsg/dp_ram/rgb_reg[7]_i_72_n_0
    SLICE_X8Y69          LUT6 (Prop_lut6_I5_O)        0.124    11.796 f  tsg/dp_ram/rgb_reg[7]_i_18/O
                         net (fo=1, routed)           0.872    12.667    tsg/dp_ram/rgb_reg[7]_i_18_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124    12.791 r  tsg/dp_ram/rgb_reg[7]_i_6/O
                         net (fo=1, routed)           0.957    13.748    tsg/dp_ram/rgb_reg[7]_i_6_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I4_O)        0.124    13.872 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.352    14.224    rgb_next[7]
    SLICE_X6Y64          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X6Y64          FDRE (Setup_fdre_C_D)       -0.045    15.021    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -14.224    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.103ns  (logic 2.002ns (21.992%)  route 7.101ns (78.008%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.599     5.120    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  tsg/dp_ram/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     6.002 r  tsg/dp_ram/ram_reg_1/DOBDO[1]
                         net (fo=380, routed)         2.223     8.225    tsg/dp_ram/dout_b[3]
    SLICE_X8Y78          LUT4 (Prop_lut4_I1_O)        0.152     8.377 r  tsg/dp_ram/rgb_reg[7]_i_857/O
                         net (fo=1, routed)           0.571     8.949    tsg/dp_ram/rgb_reg[7]_i_857_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I5_O)        0.348     9.297 f  tsg/dp_ram/rgb_reg[7]_i_612/O
                         net (fo=1, routed)           0.661     9.958    tsg/dp_ram/rgb_reg[7]_i_612_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124    10.082 r  tsg/dp_ram/rgb_reg[7]_i_228/O
                         net (fo=1, routed)           0.867    10.948    tsg/dp_ram/rgb_reg[7]_i_228_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I3_O)        0.124    11.072 r  tsg/dp_ram/rgb_reg[7]_i_72/O
                         net (fo=1, routed)           0.599    11.672    tsg/dp_ram/rgb_reg[7]_i_72_n_0
    SLICE_X8Y69          LUT6 (Prop_lut6_I5_O)        0.124    11.796 f  tsg/dp_ram/rgb_reg[7]_i_18/O
                         net (fo=1, routed)           0.872    12.667    tsg/dp_ram/rgb_reg[7]_i_18_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124    12.791 r  tsg/dp_ram/rgb_reg[7]_i_6/O
                         net (fo=1, routed)           0.957    13.748    tsg/dp_ram/rgb_reg[7]_i_6_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I4_O)        0.124    13.872 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.352    14.224    rgb_next[7]
    SLICE_X6Y64          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X6Y64          FDRE (Setup_fdre_C_D)       -0.031    15.035    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -14.224    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.954ns  (logic 2.002ns (22.360%)  route 6.952ns (77.640%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.599     5.120    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  tsg/dp_ram/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     6.002 r  tsg/dp_ram/ram_reg_1/DOBDO[1]
                         net (fo=380, routed)         2.223     8.225    tsg/dp_ram/dout_b[3]
    SLICE_X8Y78          LUT4 (Prop_lut4_I1_O)        0.152     8.377 r  tsg/dp_ram/rgb_reg[7]_i_857/O
                         net (fo=1, routed)           0.571     8.949    tsg/dp_ram/rgb_reg[7]_i_857_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I5_O)        0.348     9.297 f  tsg/dp_ram/rgb_reg[7]_i_612/O
                         net (fo=1, routed)           0.661     9.958    tsg/dp_ram/rgb_reg[7]_i_612_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124    10.082 r  tsg/dp_ram/rgb_reg[7]_i_228/O
                         net (fo=1, routed)           0.867    10.948    tsg/dp_ram/rgb_reg[7]_i_228_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I3_O)        0.124    11.072 r  tsg/dp_ram/rgb_reg[7]_i_72/O
                         net (fo=1, routed)           0.599    11.672    tsg/dp_ram/rgb_reg[7]_i_72_n_0
    SLICE_X8Y69          LUT6 (Prop_lut6_I5_O)        0.124    11.796 f  tsg/dp_ram/rgb_reg[7]_i_18/O
                         net (fo=1, routed)           0.872    12.667    tsg/dp_ram/rgb_reg[7]_i_18_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124    12.791 r  tsg/dp_ram/rgb_reg[7]_i_6/O
                         net (fo=1, routed)           0.957    13.748    tsg/dp_ram/rgb_reg[7]_i_6_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I4_O)        0.124    13.872 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.202    14.074    rgb_next[7]
    SLICE_X7Y64          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)       -0.040    15.026    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -14.074    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 2.002ns (22.876%)  route 6.750ns (77.124%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.599     5.120    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  tsg/dp_ram/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     6.002 r  tsg/dp_ram/ram_reg_1/DOBDO[1]
                         net (fo=380, routed)         2.223     8.225    tsg/dp_ram/dout_b[3]
    SLICE_X8Y78          LUT4 (Prop_lut4_I1_O)        0.152     8.377 r  tsg/dp_ram/rgb_reg[7]_i_857/O
                         net (fo=1, routed)           0.571     8.949    tsg/dp_ram/rgb_reg[7]_i_857_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I5_O)        0.348     9.297 f  tsg/dp_ram/rgb_reg[7]_i_612/O
                         net (fo=1, routed)           0.661     9.958    tsg/dp_ram/rgb_reg[7]_i_612_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124    10.082 r  tsg/dp_ram/rgb_reg[7]_i_228/O
                         net (fo=1, routed)           0.867    10.948    tsg/dp_ram/rgb_reg[7]_i_228_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I3_O)        0.124    11.072 r  tsg/dp_ram/rgb_reg[7]_i_72/O
                         net (fo=1, routed)           0.599    11.672    tsg/dp_ram/rgb_reg[7]_i_72_n_0
    SLICE_X8Y69          LUT6 (Prop_lut6_I5_O)        0.124    11.796 f  tsg/dp_ram/rgb_reg[7]_i_18/O
                         net (fo=1, routed)           0.872    12.667    tsg/dp_ram/rgb_reg[7]_i_18_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124    12.791 r  tsg/dp_ram/rgb_reg[7]_i_6/O
                         net (fo=1, routed)           0.957    13.748    tsg/dp_ram/rgb_reg[7]_i_6_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I4_O)        0.124    13.872 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.000    13.872    rgb_next[7]
    SLICE_X6Y64          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X6Y64          FDRE (Setup_fdre_C_D)        0.079    15.145    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -13.872    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 tsg/db_down/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 1.469ns (23.538%)  route 4.772ns (76.462%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.626     5.147    tsg/db_down/clk_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  tsg/db_down/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.419     5.566 f  tsg/db_down/q_reg_reg[16]/Q
                         net (fo=3, routed)           0.889     6.455    tsg/db_down/q_reg_reg_n_0_[16]
    SLICE_X0Y53          LUT6 (Prop_lut6_I2_O)        0.296     6.751 r  tsg/db_down/FSM_sequential_state_reg[1]_i_3__1/O
                         net (fo=1, routed)           0.633     7.384    tsg/db_down/FSM_sequential_state_reg[1]_i_3__1_n_0
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.124     7.508 r  tsg/db_down/FSM_sequential_state_reg[1]_i_2__1/O
                         net (fo=3, routed)           0.605     8.113    tsg/db_down/FSM_sequential_state_reg[1]_i_2__1_n_0
    SLICE_X2Y52          LUT4 (Prop_lut4_I0_O)        0.150     8.263 r  tsg/db_down/cur_y_reg[4]_i_5/O
                         net (fo=2, routed)           1.460     9.723    tsg/set_pul/cur_y_reg_reg[0]
    SLICE_X8Y57          LUT6 (Prop_lut6_I4_O)        0.328    10.051 f  tsg/set_pul/cur_y_reg[4]_i_6/O
                         net (fo=6, routed)           0.693    10.744    tsg/set_pul/cur_y_reg_reg[1]
    SLICE_X8Y57          LUT4 (Prop_lut4_I3_O)        0.152    10.896 r  tsg/set_pul/cur_y_reg[4]_i_1/O
                         net (fo=5, routed)           0.492    11.388    tsg/set_pul_n_7
    SLICE_X8Y58          FDCE                                         r  tsg/cur_y_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.439    14.780    tsg/clk_IBUF_BUFG
    SLICE_X8Y58          FDCE                                         r  tsg/cur_y_reg_reg[1]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X8Y58          FDCE (Setup_fdce_C_CE)      -0.393    14.610    tsg/cur_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -11.388    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 tsg/db_down/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 1.469ns (23.538%)  route 4.772ns (76.462%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.626     5.147    tsg/db_down/clk_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  tsg/db_down/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.419     5.566 f  tsg/db_down/q_reg_reg[16]/Q
                         net (fo=3, routed)           0.889     6.455    tsg/db_down/q_reg_reg_n_0_[16]
    SLICE_X0Y53          LUT6 (Prop_lut6_I2_O)        0.296     6.751 r  tsg/db_down/FSM_sequential_state_reg[1]_i_3__1/O
                         net (fo=1, routed)           0.633     7.384    tsg/db_down/FSM_sequential_state_reg[1]_i_3__1_n_0
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.124     7.508 r  tsg/db_down/FSM_sequential_state_reg[1]_i_2__1/O
                         net (fo=3, routed)           0.605     8.113    tsg/db_down/FSM_sequential_state_reg[1]_i_2__1_n_0
    SLICE_X2Y52          LUT4 (Prop_lut4_I0_O)        0.150     8.263 r  tsg/db_down/cur_y_reg[4]_i_5/O
                         net (fo=2, routed)           1.460     9.723    tsg/set_pul/cur_y_reg_reg[0]
    SLICE_X8Y57          LUT6 (Prop_lut6_I4_O)        0.328    10.051 f  tsg/set_pul/cur_y_reg[4]_i_6/O
                         net (fo=6, routed)           0.693    10.744    tsg/set_pul/cur_y_reg_reg[1]
    SLICE_X8Y57          LUT4 (Prop_lut4_I3_O)        0.152    10.896 r  tsg/set_pul/cur_y_reg[4]_i_1/O
                         net (fo=5, routed)           0.492    11.388    tsg/set_pul_n_7
    SLICE_X8Y58          FDCE                                         r  tsg/cur_y_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.439    14.780    tsg/clk_IBUF_BUFG
    SLICE_X8Y58          FDCE                                         r  tsg/cur_y_reg_reg[2]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X8Y58          FDCE (Setup_fdce_C_CE)      -0.393    14.610    tsg/cur_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -11.388    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 tsg/db_down/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 1.469ns (23.538%)  route 4.772ns (76.462%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.626     5.147    tsg/db_down/clk_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  tsg/db_down/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.419     5.566 f  tsg/db_down/q_reg_reg[16]/Q
                         net (fo=3, routed)           0.889     6.455    tsg/db_down/q_reg_reg_n_0_[16]
    SLICE_X0Y53          LUT6 (Prop_lut6_I2_O)        0.296     6.751 r  tsg/db_down/FSM_sequential_state_reg[1]_i_3__1/O
                         net (fo=1, routed)           0.633     7.384    tsg/db_down/FSM_sequential_state_reg[1]_i_3__1_n_0
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.124     7.508 r  tsg/db_down/FSM_sequential_state_reg[1]_i_2__1/O
                         net (fo=3, routed)           0.605     8.113    tsg/db_down/FSM_sequential_state_reg[1]_i_2__1_n_0
    SLICE_X2Y52          LUT4 (Prop_lut4_I0_O)        0.150     8.263 r  tsg/db_down/cur_y_reg[4]_i_5/O
                         net (fo=2, routed)           1.460     9.723    tsg/set_pul/cur_y_reg_reg[0]
    SLICE_X8Y57          LUT6 (Prop_lut6_I4_O)        0.328    10.051 f  tsg/set_pul/cur_y_reg[4]_i_6/O
                         net (fo=6, routed)           0.693    10.744    tsg/set_pul/cur_y_reg_reg[1]
    SLICE_X8Y57          LUT4 (Prop_lut4_I3_O)        0.152    10.896 r  tsg/set_pul/cur_y_reg[4]_i_1/O
                         net (fo=5, routed)           0.492    11.388    tsg/set_pul_n_7
    SLICE_X8Y58          FDCE                                         r  tsg/cur_y_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.439    14.780    tsg/clk_IBUF_BUFG
    SLICE_X8Y58          FDCE                                         r  tsg/cur_y_reg_reg[4]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X8Y58          FDCE (Setup_fdce_C_CE)      -0.393    14.610    tsg/cur_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -11.388    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 tsg/db_down/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 1.469ns (23.892%)  route 4.679ns (76.108%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.626     5.147    tsg/db_down/clk_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  tsg/db_down/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.419     5.566 f  tsg/db_down/q_reg_reg[16]/Q
                         net (fo=3, routed)           0.889     6.455    tsg/db_down/q_reg_reg_n_0_[16]
    SLICE_X0Y53          LUT6 (Prop_lut6_I2_O)        0.296     6.751 r  tsg/db_down/FSM_sequential_state_reg[1]_i_3__1/O
                         net (fo=1, routed)           0.633     7.384    tsg/db_down/FSM_sequential_state_reg[1]_i_3__1_n_0
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.124     7.508 r  tsg/db_down/FSM_sequential_state_reg[1]_i_2__1/O
                         net (fo=3, routed)           0.605     8.113    tsg/db_down/FSM_sequential_state_reg[1]_i_2__1_n_0
    SLICE_X2Y52          LUT4 (Prop_lut4_I0_O)        0.150     8.263 r  tsg/db_down/cur_y_reg[4]_i_5/O
                         net (fo=2, routed)           1.460     9.723    tsg/set_pul/cur_y_reg_reg[0]
    SLICE_X8Y57          LUT6 (Prop_lut6_I4_O)        0.328    10.051 f  tsg/set_pul/cur_y_reg[4]_i_6/O
                         net (fo=6, routed)           0.693    10.744    tsg/set_pul/cur_y_reg_reg[1]
    SLICE_X8Y57          LUT4 (Prop_lut4_I3_O)        0.152    10.896 r  tsg/set_pul/cur_y_reg[4]_i_1/O
                         net (fo=5, routed)           0.399    11.295    tsg/set_pul_n_7
    SLICE_X8Y57          FDCE                                         r  tsg/cur_y_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.439    14.780    tsg/clk_IBUF_BUFG
    SLICE_X8Y57          FDCE                                         r  tsg/cur_y_reg_reg[0]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X8Y57          FDCE (Setup_fdce_C_CE)      -0.393    14.610    tsg/cur_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -11.295    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 tsg/db_down/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 1.469ns (23.892%)  route 4.679ns (76.108%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.626     5.147    tsg/db_down/clk_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  tsg/db_down/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.419     5.566 f  tsg/db_down/q_reg_reg[16]/Q
                         net (fo=3, routed)           0.889     6.455    tsg/db_down/q_reg_reg_n_0_[16]
    SLICE_X0Y53          LUT6 (Prop_lut6_I2_O)        0.296     6.751 r  tsg/db_down/FSM_sequential_state_reg[1]_i_3__1/O
                         net (fo=1, routed)           0.633     7.384    tsg/db_down/FSM_sequential_state_reg[1]_i_3__1_n_0
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.124     7.508 r  tsg/db_down/FSM_sequential_state_reg[1]_i_2__1/O
                         net (fo=3, routed)           0.605     8.113    tsg/db_down/FSM_sequential_state_reg[1]_i_2__1_n_0
    SLICE_X2Y52          LUT4 (Prop_lut4_I0_O)        0.150     8.263 r  tsg/db_down/cur_y_reg[4]_i_5/O
                         net (fo=2, routed)           1.460     9.723    tsg/set_pul/cur_y_reg_reg[0]
    SLICE_X8Y57          LUT6 (Prop_lut6_I4_O)        0.328    10.051 f  tsg/set_pul/cur_y_reg[4]_i_6/O
                         net (fo=6, routed)           0.693    10.744    tsg/set_pul/cur_y_reg_reg[1]
    SLICE_X8Y57          LUT4 (Prop_lut4_I3_O)        0.152    10.896 r  tsg/set_pul/cur_y_reg[4]_i_1/O
                         net (fo=5, routed)           0.399    11.295    tsg/set_pul_n_7
    SLICE_X8Y57          FDCE                                         r  tsg/cur_y_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.439    14.780    tsg/clk_IBUF_BUFG
    SLICE_X8Y57          FDCE                                         r  tsg/cur_y_reg_reg[3]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X8Y57          FDCE (Setup_fdce_C_CE)      -0.393    14.610    tsg/cur_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -11.295    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 tsg/db_right/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 2.426ns (38.039%)  route 3.952ns (61.961%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.626     5.147    tsg/db_right/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  tsg/db_right/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.478     5.625 f  tsg/db_right/q_reg_reg[3]/Q
                         net (fo=3, routed)           0.841     6.466    tsg/db_right/q_reg_reg_n_0_[3]
    SLICE_X2Y56          LUT4 (Prop_lut4_I1_O)        0.301     6.767 f  tsg/db_right/FSM_sequential_state_reg[1]_i_6__2/O
                         net (fo=1, routed)           0.427     7.194    tsg/db_right/FSM_sequential_state_reg[1]_i_6__2_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     7.318 f  tsg/db_right/FSM_sequential_state_reg[1]_i_5__2/O
                         net (fo=1, routed)           0.282     7.600    tsg/db_right/FSM_sequential_state_reg[1]_i_5__2_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I5_O)        0.124     7.724 r  tsg/db_right/FSM_sequential_state_reg[1]_i_2__2/O
                         net (fo=3, routed)           0.602     8.326    tsg/db_right/FSM_sequential_state_reg[1]_i_2__2_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.124     8.450 r  tsg/db_right/cur_x_reg[6]_i_3/O
                         net (fo=9, routed)           0.907     9.357    tsg/set_pul/cur_x_reg_reg[0]_1
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.481 r  tsg/set_pul/cur_x_reg[6]_i_6/O
                         net (fo=2, routed)           0.437     9.918    tsg/set_pul/cur_x_next2
    SLICE_X10Y56         LUT2 (Prop_lut2_I1_O)        0.124    10.042 r  tsg/set_pul/cur_x_reg[4]_i_7/O
                         net (fo=1, routed)           0.000    10.042    tsg/set_pul/cur_x_reg[4]_i_7_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.555 r  tsg/set_pul/cur_x_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.555    tsg/set_pul/cur_x_reg_reg[4]_i_2_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.774 r  tsg/set_pul/cur_x_reg_reg[6]_i_8/O[0]
                         net (fo=1, routed)           0.455    11.229    tsg/db_right/O[0]
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.295    11.524 r  tsg/db_right/cur_x_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.524    tsg/cur_x_next[5]
    SLICE_X11Y57         FDCE                                         r  tsg/cur_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.440    14.781    tsg/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  tsg/cur_x_reg_reg[5]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X11Y57         FDCE (Setup_fdce_C_D)        0.031    15.035    tsg/cur_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                  3.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg_2/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.563%)  route 0.181ns (52.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X8Y61          FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  vga/v_count_reg_reg[7]/Q
                         net (fo=10, routed)          0.181     1.790    tsg/dp_ram/addr_b[10]
    RAMB36_X0Y12         RAMB36E1                                     r  tsg/dp_ram/ram_reg_2/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.874     2.002    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  tsg/dp_ram/ram_reg_2/CLKBWRCLK
                         clock pessimism             -0.498     1.504    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.687    tsg/dp_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.124%)  route 0.249ns (63.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.564     1.447    tsg/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  tsg/cur_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  tsg/cur_x_reg_reg[0]/Q
                         net (fo=10, routed)          0.249     1.838    tsg/dp_ram/addr_w[0]
    RAMB36_X0Y11         RAMB36E1                                     r  tsg/dp_ram/ram_reg_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.875     2.003    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  tsg/dp_ram/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.478     1.525    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.708    tsg/dp_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.636%)  route 0.255ns (64.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.563     1.446    tsg/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  tsg/cur_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  tsg/cur_x_reg_reg[5]/Q
                         net (fo=10, routed)          0.255     1.842    tsg/dp_ram/addr_w[5]
    RAMB36_X0Y11         RAMB36E1                                     r  tsg/dp_ram/ram_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.875     2.003    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  tsg/dp_ram/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.478     1.525    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.708    tsg/dp_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.753%)  route 0.243ns (63.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X9Y60          FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[4]/Q
                         net (fo=9, routed)           0.243     1.829    tsg/dp_ram/addr_b[7]
    RAMB36_X0Y12         RAMB36E1                                     r  tsg/dp_ram/ram_reg_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.874     2.002    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  tsg/dp_ram/ram_reg_2/CLKBWRCLK
                         clock pessimism             -0.498     1.504    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.687    tsg/dp_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg_2/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.030%)  route 0.226ns (57.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X8Y61          FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  vga/v_count_reg_reg[8]/Q
                         net (fo=9, routed)           0.226     1.835    tsg/dp_ram/addr_b[11]
    RAMB36_X0Y12         RAMB36E1                                     r  tsg/dp_ram/ram_reg_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.874     2.002    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  tsg/dp_ram/ram_reg_2/CLKBWRCLK
                         clock pessimism             -0.498     1.504    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.687    tsg/dp_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.312%)  route 0.253ns (60.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.561     1.444    vga/clk_IBUF_BUFG
    SLICE_X10Y62         FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  vga/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.253     1.861    tsg/dp_ram/addr_b[8]
    RAMB36_X0Y12         RAMB36E1                                     r  tsg/dp_ram/ram_reg_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.874     2.002    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  tsg/dp_ram/ram_reg_2/CLKBWRCLK
                         clock pessimism             -0.478     1.524    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.707    tsg/dp_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg_2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.420%)  route 0.242ns (59.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X8Y61          FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  vga/v_count_reg_reg[6]/Q
                         net (fo=11, routed)          0.242     1.851    tsg/dp_ram/addr_b[9]
    RAMB36_X0Y12         RAMB36E1                                     r  tsg/dp_ram/ram_reg_2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.874     2.002    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  tsg/dp_ram/ram_reg_2/CLKBWRCLK
                         clock pessimism             -0.498     1.504    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.687    tsg/dp_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.587     1.470    tsg/clk_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  tsg/pix_x1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  tsg/pix_x1_reg_reg[1]/Q
                         net (fo=1, routed)           0.110     1.721    tsg/pix_x1_reg[1]
    SLICE_X7Y63          FDCE                                         r  tsg/pix_x2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.856     1.984    tsg/clk_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  tsg/pix_x2_reg_reg[1]/C
                         clock pessimism             -0.514     1.470    
    SLICE_X7Y63          FDCE (Hold_fdce_C_D)         0.072     1.542    tsg/pix_x2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg_2/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.945%)  route 0.257ns (61.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X8Y61          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  vga/h_count_reg_reg[6]/Q
                         net (fo=12, routed)          0.257     1.866    tsg/dp_ram/addr_b[3]
    RAMB36_X0Y12         RAMB36E1                                     r  tsg/dp_ram/ram_reg_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.874     2.002    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  tsg/dp_ram/ram_reg_2/CLKBWRCLK
                         clock pessimism             -0.498     1.504    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.687    tsg/dp_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.755%)  route 0.303ns (68.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[5]/Q
                         net (fo=13, routed)          0.303     1.889    tsg/dp_ram/addr_b[2]
    RAMB36_X0Y12         RAMB36E1                                     r  tsg/dp_ram/ram_reg_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.874     2.002    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  tsg/dp_ram/ram_reg_2/CLKBWRCLK
                         clock pessimism             -0.478     1.524    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.707    tsg/dp_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11   tsg/dp_ram/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11   tsg/dp_ram/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12   tsg/dp_ram/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12   tsg/dp_ram/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14   tsg/dp_ram/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14   tsg/dp_ram/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13   tsg/dp_ram/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13   tsg/dp_ram/ram_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y64    rgb_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y61    tsg/db_left/q_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46   uart2/baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y47   uart2/baudrate_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y47   uart2/baudrate_gen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y47   uart2/baudrate_gen/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y47   uart2/baudrate_gen/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y47   uart2/baudrate_gen/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y47   uart2/baudrate_gen/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45   uart2/baudrate_gen/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45   uart2/baudrate_gen/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y61    vga/v_count_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y60    vga/v_count_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y60    vga/v_sync_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y54    tsg/db_right/q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y56    tsg/db_right/q_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y56    tsg/db_right/q_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y56    tsg/db_right/q_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y56    tsg/db_right/q_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y56    tsg/db_right/q_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y55   tsg/cur_x_reg_reg[0]/C



