
*** Running vivado
    with args -log kyberBD_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kyberBD_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source kyberBD_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/keccak_f1600_bram_ip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_invntt_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_ntt_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/ntt_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/barrett_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/barret_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/dual_bram_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/poly_tomont_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/triple_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/double_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Projects/ip_repo/signal_multiplexer_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_port_selector_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_mm_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/fqmul_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/splitter_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/montgomery_reduction_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/timer2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top kyberBD_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14024 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 742.008 ; gain = 177.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kyberBD_wrapper' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hdl/kyberBD_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'kyberBD' declared at 'C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:3996' bound to instance 'kyberBD_i' of component 'kyberBD' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hdl/kyberBD_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'kyberBD' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4026]
INFO: [Synth 8-3491] module 'kyberBD_axi_bram_ctrl_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_bram_ctrl_0_0_1/synth/kyberBD_axi_bram_ctrl_0_0.vhd:59' bound to instance 'axi_bram_ctrl_0' of component 'kyberBD_axi_bram_ctrl_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:5611]
INFO: [Synth 8-638] synthesizing module 'kyberBD_axi_bram_ctrl_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_bram_ctrl_0_0_1/synth/kyberBD_axi_bram_ctrl_0_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 16384 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31356' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_bram_ctrl_0_0_1/synth/kyberBD_axi_bram_ctrl_0_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31527]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 16384 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30526]
	Parameter C_BRAM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-3919] null assignment ignored [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (1#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24126]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (2#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (4#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (5#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (6#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (7#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (8#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25318]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25596]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (9#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30019]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15207]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15998]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.no_ar_ack_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:19903]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21244]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arsize_pipe_max_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15506]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (10#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (11#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (12#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30526]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (13#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31527]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_axi_bram_ctrl_0_0' (14#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_bram_ctrl_0_0_1/synth/kyberBD_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-3491] module 'kyberBD_axi_bram_ctrl_1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_bram_ctrl_1_0_1/synth/kyberBD_axi_bram_ctrl_1_0.vhd:59' bound to instance 'axi_bram_ctrl_1' of component 'kyberBD_axi_bram_ctrl_1_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'kyberBD_axi_bram_ctrl_1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_bram_ctrl_1_0_1/synth/kyberBD_axi_bram_ctrl_1_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 16384 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31356' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_bram_ctrl_1_0_1/synth/kyberBD_axi_bram_ctrl_1_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_axi_bram_ctrl_1_0' (15#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_bram_ctrl_1_0_1/synth/kyberBD_axi_bram_ctrl_1_0.vhd:104]
INFO: [Synth 8-3491] module 'kyberBD_axi_gpio_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_0_0/synth/kyberBD_axi_gpio_0_0.vhd:59' bound to instance 'axi_gpio_0' of component 'kyberBD_axi_gpio_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:5697]
INFO: [Synth 8-638] synthesizing module 'kyberBD_axi_gpio_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_0_0/synth/kyberBD_axi_gpio_0_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_0_0/synth/kyberBD_axi_gpio_0_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (16#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (16#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (16#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (16#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (17#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (18#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (19#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (20#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[16].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[17].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[18].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[19].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[20].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[21].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[22].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[23].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[24].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[25].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[26].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[27].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[28].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[29].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[30].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[31].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (21#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (22#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_axi_gpio_0_0' (23#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_0_0/synth/kyberBD_axi_gpio_0_0.vhd:86]
INFO: [Synth 8-3491] module 'kyberBD_axi_gpio_1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_1_0/synth/kyberBD_axi_gpio_1_0.vhd:59' bound to instance 'axi_gpio_1' of component 'kyberBD_axi_gpio_1_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:5722]
INFO: [Synth 8-638] synthesizing module 'kyberBD_axi_gpio_1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_1_0/synth/kyberBD_axi_gpio_1_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_1_0/synth/kyberBD_axi_gpio_1_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 3 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (23#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (23#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (23#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_axi_gpio_1_0' (24#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_1_0/synth/kyberBD_axi_gpio_1_0.vhd:86]
INFO: [Synth 8-3491] module 'kyberBD_axi_gpio_2_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_2_0/synth/kyberBD_axi_gpio_2_0.vhd:59' bound to instance 'axi_gpio_2' of component 'kyberBD_axi_gpio_2_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:5747]
INFO: [Synth 8-638] synthesizing module 'kyberBD_axi_gpio_2_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_2_0/synth/kyberBD_axi_gpio_2_0.vhd:89]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_2_0/synth/kyberBD_axi_gpio_2_0.vhd:179]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized3' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (24#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized1' (24#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized3' (24#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_axi_gpio_2_0' (25#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_2_0/synth/kyberBD_axi_gpio_2_0.vhd:89]
INFO: [Synth 8-3491] module 'kyberBD_axi_gpio_3_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_3_0/synth/kyberBD_axi_gpio_3_0.vhd:59' bound to instance 'axi_gpio_3' of component 'kyberBD_axi_gpio_3_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:5775]
INFO: [Synth 8-638] synthesizing module 'kyberBD_axi_gpio_3_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_3_0/synth/kyberBD_axi_gpio_3_0.vhd:89]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_3_0/synth/kyberBD_axi_gpio_3_0.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_axi_gpio_3_0' (26#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_3_0/synth/kyberBD_axi_gpio_3_0.vhd:89]
INFO: [Synth 8-3491] module 'kyberBD_axi_gpio_4_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_4_0/synth/kyberBD_axi_gpio_4_0.vhd:59' bound to instance 'axi_gpio_4' of component 'kyberBD_axi_gpio_4_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:5803]
INFO: [Synth 8-638] synthesizing module 'kyberBD_axi_gpio_4_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_4_0/synth/kyberBD_axi_gpio_4_0.vhd:89]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_4_0/synth/kyberBD_axi_gpio_4_0.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_axi_gpio_4_0' (27#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_4_0/synth/kyberBD_axi_gpio_4_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'kyberBD_axi_interconnect_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:2461]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1QP77VP' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:75]
INFO: [Synth 8-3491] module 'kyberBD_auto_pc_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_0/synth/kyberBD_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'kyberBD_auto_pc_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'kyberBD_auto_pc_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_0/synth/kyberBD_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' (28#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' (29#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' (30#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' (31#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' (32#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' (33#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' (33#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' (34#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' (35#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' (36#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' (36#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' (36#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' (37#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' (38#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' (38#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' (38#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' (38#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (39#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (40#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' (41#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' (41#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' (41#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' (41#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' (41#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (41#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (41#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' (41#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s' (42#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' (43#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'kyberBD_auto_pc_0' (44#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_0/synth/kyberBD_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1QP77VP' (45#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:75]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_SEKJXI' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_SEKJXI' (46#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:382]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_EX380Y' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_EX380Y' (47#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:553]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1DHVX9D' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:714]
INFO: [Synth 8-3491] module 'kyberBD_auto_pc_1' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_1_1/synth/kyberBD_auto_pc_1.v:58' bound to instance 'auto_pc' of component 'kyberBD_auto_pc_1' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:886]
INFO: [Synth 8-6157] synthesizing module 'kyberBD_auto_pc_1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_1_1/synth/kyberBD_auto_pc_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'kyberBD_auto_pc_1' (48#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_1_1/synth/kyberBD_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1DHVX9D' (49#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:714]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_14RS86I' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:1011]
INFO: [Synth 8-3491] module 'kyberBD_auto_pc_2' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_2_1/synth/kyberBD_auto_pc_2.v:58' bound to instance 'auto_pc' of component 'kyberBD_auto_pc_2' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:1183]
INFO: [Synth 8-6157] synthesizing module 'kyberBD_auto_pc_2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_2_1/synth/kyberBD_auto_pc_2.v:58]
INFO: [Synth 8-6155] done synthesizing module 'kyberBD_auto_pc_2' (50#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_2_1/synth/kyberBD_auto_pc_2.v:58]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_14RS86I' (51#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:1011]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_5X6C6H' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:1308]
INFO: [Synth 8-3491] module 'kyberBD_auto_pc_3' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_3_1/synth/kyberBD_auto_pc_3.v:58' bound to instance 'auto_pc' of component 'kyberBD_auto_pc_3' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:1480]
INFO: [Synth 8-6157] synthesizing module 'kyberBD_auto_pc_3' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_3_1/synth/kyberBD_auto_pc_3.v:58]
INFO: [Synth 8-6155] done synthesizing module 'kyberBD_auto_pc_3' (52#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_3_1/synth/kyberBD_auto_pc_3.v:58]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_5X6C6H' (53#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:1308]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_JN7Q99' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:1605]
INFO: [Synth 8-3491] module 'kyberBD_auto_pc_4' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_4_1/synth/kyberBD_auto_pc_4.v:58' bound to instance 'auto_pc' of component 'kyberBD_auto_pc_4' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:1777]
INFO: [Synth 8-6157] synthesizing module 'kyberBD_auto_pc_4' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_4_1/synth/kyberBD_auto_pc_4.v:58]
INFO: [Synth 8-6155] done synthesizing module 'kyberBD_auto_pc_4' (54#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_4_1/synth/kyberBD_auto_pc_4.v:58]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_JN7Q99' (55#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:1605]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_SILQ2H' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:1925]
INFO: [Synth 8-3491] module 'kyberBD_auto_pc_5' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_5_1/synth/kyberBD_auto_pc_5.v:58' bound to instance 'auto_pc' of component 'kyberBD_auto_pc_5' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:2166]
INFO: [Synth 8-6157] synthesizing module 'kyberBD_auto_pc_5' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_5_1/synth/kyberBD_auto_pc_5.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter__parameterized0' (55#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'kyberBD_auto_pc_5' (56#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_5_1/synth/kyberBD_auto_pc_5.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_SILQ2H' (57#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:1925]
INFO: [Synth 8-3491] module 'kyberBD_xbar_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_xbar_0/synth/kyberBD_xbar_0.v:59' bound to instance 'xbar' of component 'kyberBD_xbar_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:3708]
INFO: [Synth 8-6157] synthesizing module 'kyberBD_xbar_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_xbar_0/synth/kyberBD_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001001001000000000000000000000000000000000000000000000000000100000100100011000000000000000000000000000000000000000000000000010000010010001000000000000000000000000000000000000000000000000001000001001000010000000000000000000000000000000000000000000000000100001000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 224'b00000000000000000000000000001100000000000000000000000000000100000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001001001000000000000000000000000000000000000000000000000000100000100100011000000000000000000000000000000000000000000000000010000010010001000000000000000000000000000000000000000000000000001000001001000010000000000000000000000000000000000000000000000000100001000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000001001001000000111111111111000000000000000000000000000000000100000100100011111111111111111100000000000000000000000000000000010000010010001000001111111111110000000000000000000000000000000001000001001000010000111111111111000000000000000000000000000000000100001000000000111111111111111100000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000001000001001000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 8 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 7'b0000000 
	Parameter P_M_AXILITE_MASK bound to: 7'b0000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 7 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001001001000000000000000000000000000000000000000000000000000100000100100011000000000000000000000000000000000000000000000000010000010010001000000000000000000000000000000000000000000000000001000001001000010000000000000000000000000000000000000000000000000100001000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000001001001000000111111111111000000000000000000000000000000000100000100100011111111111111111100000000000000000000000000000000010000010010001000001111111111110000000000000000000000000000000001000001001000010000111111111111000000000000000000000000000000000100001000000000111111111111111100000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000001000001001000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 8'b01111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (58#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (59#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (59#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000100000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (59#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (59#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (59#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (59#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (59#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' (60#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' (61#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 75 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' (62#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter' (63#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' (63#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (64#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (64#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (64#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' (64#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (64#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' (65#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' (66#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'kyberBD_xbar_0' (67#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_xbar_0/synth/kyberBD_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_axi_interconnect_0_0' (68#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:2461]
INFO: [Synth 8-3491] module 'kyberBD_barrett_reduce_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_barrett_reduce_0_0/synth/kyberBD_barrett_reduce_0_0.vhd:59' bound to instance 'barrett_reduce_0' of component 'kyberBD_barrett_reduce_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6037]
INFO: [Synth 8-638] synthesizing module 'kyberBD_barrett_reduce_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_barrett_reduce_0_0/synth/kyberBD_barrett_reduce_0_0.vhd:69]
	Parameter KYBER_Q bound to: 3329 - type: integer 
INFO: [Synth 8-3491] module 'barrett_reduce_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/56a9/hdl/barrett_reduce_v1_0.vhd:50' bound to instance 'U0' of component 'barrett_reduce_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_barrett_reduce_0_0/synth/kyberBD_barrett_reduce_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'barrett_reduce_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/56a9/hdl/barrett_reduce_v1_0.vhd:63]
	Parameter KYBER_Q bound to: 3329 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 't2_reg' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/56a9/hdl/barrett_reduce_v1_0.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'barrett_reduce_v1_0' (69#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/56a9/hdl/barrett_reduce_v1_0.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_barrett_reduce_0_0' (70#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_barrett_reduce_0_0/synth/kyberBD_barrett_reduce_0_0.vhd:69]
INFO: [Synth 8-3491] module 'kyberBD_barrett_reduce_0_1' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_barrett_reduce_0_1/synth/kyberBD_barrett_reduce_0_1.vhd:59' bound to instance 'barrett_reduce_1' of component 'kyberBD_barrett_reduce_0_1' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6045]
INFO: [Synth 8-638] synthesizing module 'kyberBD_barrett_reduce_0_1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_barrett_reduce_0_1/synth/kyberBD_barrett_reduce_0_1.vhd:69]
	Parameter KYBER_Q bound to: 3329 - type: integer 
INFO: [Synth 8-3491] module 'barrett_reduce_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/56a9/hdl/barrett_reduce_v1_0.vhd:50' bound to instance 'U0' of component 'barrett_reduce_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_barrett_reduce_0_1/synth/kyberBD_barrett_reduce_0_1.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_barrett_reduce_0_1' (71#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_barrett_reduce_0_1/synth/kyberBD_barrett_reduce_0_1.vhd:69]
INFO: [Synth 8-3491] module 'kyberBD_bram_port_selector_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_0_0/synth/kyberBD_bram_port_selector_0_0.vhd:56' bound to instance 'bram_port_selector_0' of component 'kyberBD_bram_port_selector_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6053]
INFO: [Synth 8-638] synthesizing module 'kyberBD_bram_port_selector_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_0_0/synth/kyberBD_bram_port_selector_0_0.vhd:101]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'bram_port_selector_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ab6a/hdl/bram_port_selector_v1_0.vhd:5' bound to instance 'U0' of component 'bram_port_selector_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_0_0/synth/kyberBD_bram_port_selector_0_0.vhd:209]
INFO: [Synth 8-638] synthesizing module 'bram_port_selector_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ab6a/hdl/bram_port_selector_v1_0.vhd:70]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bram_port_selector_v1_0' (72#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ab6a/hdl/bram_port_selector_v1_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_bram_port_selector_0_0' (73#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_0_0/synth/kyberBD_bram_port_selector_0_0.vhd:101]
INFO: [Synth 8-3491] module 'kyberBD_bram_port_selector_1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_1_0/synth/kyberBD_bram_port_selector_1_0.vhd:56' bound to instance 'bram_port_selector_1' of component 'kyberBD_bram_port_selector_1_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6096]
INFO: [Synth 8-638] synthesizing module 'kyberBD_bram_port_selector_1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_1_0/synth/kyberBD_bram_port_selector_1_0.vhd:81]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'bram_port_selector_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ab6a/hdl/bram_port_selector_v1_0.vhd:5' bound to instance 'U0' of component 'bram_port_selector_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_1_0/synth/kyberBD_bram_port_selector_1_0.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_bram_port_selector_1_0' (74#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_1_0/synth/kyberBD_bram_port_selector_1_0.vhd:81]
INFO: [Synth 8-3491] module 'kyberBD_bram_port_selector_2_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_2_0/synth/kyberBD_bram_port_selector_2_0.vhd:56' bound to instance 'bram_port_selector_2' of component 'kyberBD_bram_port_selector_2_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6119]
INFO: [Synth 8-638] synthesizing module 'kyberBD_bram_port_selector_2_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_2_0/synth/kyberBD_bram_port_selector_2_0.vhd:86]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'bram_port_selector_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ab6a/hdl/bram_port_selector_v1_0.vhd:5' bound to instance 'U0' of component 'bram_port_selector_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_2_0/synth/kyberBD_bram_port_selector_2_0.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_bram_port_selector_2_0' (75#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_2_0/synth/kyberBD_bram_port_selector_2_0.vhd:86]
INFO: [Synth 8-3491] module 'kyberBD_bram_port_selector_1_1' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_1_1/synth/kyberBD_bram_port_selector_1_1.vhd:56' bound to instance 'bram_port_selector_3' of component 'kyberBD_bram_port_selector_1_1' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6147]
INFO: [Synth 8-638] synthesizing module 'kyberBD_bram_port_selector_1_1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_1_1/synth/kyberBD_bram_port_selector_1_1.vhd:71]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'bram_port_selector_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ab6a/hdl/bram_port_selector_v1_0.vhd:5' bound to instance 'U0' of component 'bram_port_selector_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_1_1/synth/kyberBD_bram_port_selector_1_1.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_bram_port_selector_1_1' (76#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_1_1/synth/kyberBD_bram_port_selector_1_1.vhd:71]
INFO: [Synth 8-3491] module 'kyberBD_dual_bram_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_dual_bram_0_0/synth/kyberBD_dual_bram_0_0.vhd:56' bound to instance 'dual_bram_0' of component 'kyberBD_dual_bram_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6160]
INFO: [Synth 8-638] synthesizing module 'kyberBD_dual_bram_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_dual_bram_0_0/synth/kyberBD_dual_bram_0_0.vhd:123]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'dual_bram_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e5a7/hdl/dual_bram_v1_0.vhd:5' bound to instance 'U0' of component 'dual_bram_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_dual_bram_0_0/synth/kyberBD_dual_bram_0_0.vhd:281]
INFO: [Synth 8-638] synthesizing module 'dual_bram_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e5a7/hdl/dual_bram_v1_0.vhd:101]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'bram_v1_0_S_AXI' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e5a7/hdl/bram_v1_0_S_AXI.vhd:5' bound to instance 'bram_v1_0_S00_AXI_inst' of component 'bram_v1_0_S_AXI' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e5a7/hdl/dual_bram_v1_0.vhd:155]
INFO: [Synth 8-638] synthesizing module 'bram_v1_0_S_AXI' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e5a7/hdl/bram_v1_0_S_AXI.vhd:100]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'true_dual_bram' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e5a7/src/true_dual_bram.vhd:36' bound to instance 'true_dual_bram_inst0' of component 'true_dual_bram' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e5a7/hdl/bram_v1_0_S_AXI.vhd:452]
INFO: [Synth 8-638] synthesizing module 'true_dual_bram' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e5a7/src/true_dual_bram.vhd:57]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'true_dual_bram' (77#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e5a7/src/true_dual_bram.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e5a7/hdl/bram_v1_0_S_AXI.vhd:343]
INFO: [Synth 8-256] done synthesizing module 'bram_v1_0_S_AXI' (78#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e5a7/hdl/bram_v1_0_S_AXI.vhd:100]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'bram_v1_0_S_AXI' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e5a7/hdl/bram_v1_0_S_AXI.vhd:5' bound to instance 'bram_v1_0_S01_AXI_inst' of component 'bram_v1_0_S_AXI' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e5a7/hdl/dual_bram_v1_0.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'dual_bram_v1_0' (79#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e5a7/hdl/dual_bram_v1_0.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_dual_bram_0_0' (80#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_dual_bram_0_0/synth/kyberBD_dual_bram_0_0.vhd:123]
INFO: [Synth 8-3491] module 'kyberBD_fqmul_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_0/synth/kyberBD_fqmul_0_0.vhd:59' bound to instance 'fqmul_0' of component 'kyberBD_fqmul_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6225]
INFO: [Synth 8-638] synthesizing module 'kyberBD_fqmul_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_0/synth/kyberBD_fqmul_0_0.vhd:74]
INFO: [Synth 8-3491] module 'fqmul_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/71a8/hdl/fqmul_v1_0.vhd:5' bound to instance 'U0' of component 'fqmul_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_0/synth/kyberBD_fqmul_0_0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'fqmul_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/71a8/hdl/fqmul_v1_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'fqmul_v1_0' (81#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/71a8/hdl/fqmul_v1_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_fqmul_0_0' (82#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_0/synth/kyberBD_fqmul_0_0.vhd:74]
INFO: [Synth 8-3491] module 'kyberBD_fqmul_0_1' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_1/synth/kyberBD_fqmul_0_1.vhd:59' bound to instance 'fqmul_1' of component 'kyberBD_fqmul_0_1' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6238]
INFO: [Synth 8-638] synthesizing module 'kyberBD_fqmul_0_1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_1/synth/kyberBD_fqmul_0_1.vhd:74]
INFO: [Synth 8-3491] module 'fqmul_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/71a8/hdl/fqmul_v1_0.vhd:5' bound to instance 'U0' of component 'fqmul_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_1/synth/kyberBD_fqmul_0_1.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_fqmul_0_1' (83#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_1/synth/kyberBD_fqmul_0_1.vhd:74]
INFO: [Synth 8-3491] module 'kyberBD_fqmul_0_2' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_2/synth/kyberBD_fqmul_0_2.vhd:59' bound to instance 'fqmul_2' of component 'kyberBD_fqmul_0_2' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6251]
INFO: [Synth 8-638] synthesizing module 'kyberBD_fqmul_0_2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_2/synth/kyberBD_fqmul_0_2.vhd:74]
INFO: [Synth 8-3491] module 'fqmul_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/71a8/hdl/fqmul_v1_0.vhd:5' bound to instance 'U0' of component 'fqmul_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_2/synth/kyberBD_fqmul_0_2.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_fqmul_0_2' (84#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_2/synth/kyberBD_fqmul_0_2.vhd:74]
INFO: [Synth 8-3491] module 'kyberBD_fqmul_0_3' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_3/synth/kyberBD_fqmul_0_3.vhd:59' bound to instance 'fqmul_3' of component 'kyberBD_fqmul_0_3' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6264]
INFO: [Synth 8-638] synthesizing module 'kyberBD_fqmul_0_3' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_3/synth/kyberBD_fqmul_0_3.vhd:74]
INFO: [Synth 8-3491] module 'fqmul_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/71a8/hdl/fqmul_v1_0.vhd:5' bound to instance 'U0' of component 'fqmul_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_3/synth/kyberBD_fqmul_0_3.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_fqmul_0_3' (85#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_3/synth/kyberBD_fqmul_0_3.vhd:74]
INFO: [Synth 8-3491] module 'kyberBD_fqmul_0_4' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_4/synth/kyberBD_fqmul_0_4.vhd:59' bound to instance 'fqmul_4' of component 'kyberBD_fqmul_0_4' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6277]
INFO: [Synth 8-638] synthesizing module 'kyberBD_fqmul_0_4' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_4/synth/kyberBD_fqmul_0_4.vhd:74]
INFO: [Synth 8-3491] module 'fqmul_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/71a8/hdl/fqmul_v1_0.vhd:5' bound to instance 'U0' of component 'fqmul_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_4/synth/kyberBD_fqmul_0_4.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_fqmul_0_4' (86#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_4/synth/kyberBD_fqmul_0_4.vhd:74]
INFO: [Synth 8-3491] module 'kyberBD_fqmul_0_5' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_5/synth/kyberBD_fqmul_0_5.vhd:59' bound to instance 'fqmul_5' of component 'kyberBD_fqmul_0_5' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6290]
INFO: [Synth 8-638] synthesizing module 'kyberBD_fqmul_0_5' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_5/synth/kyberBD_fqmul_0_5.vhd:74]
INFO: [Synth 8-3491] module 'fqmul_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/71a8/hdl/fqmul_v1_0.vhd:5' bound to instance 'U0' of component 'fqmul_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_5/synth/kyberBD_fqmul_0_5.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_fqmul_0_5' (87#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_5/synth/kyberBD_fqmul_0_5.vhd:74]
INFO: [Synth 8-3491] module 'kyberBD_keccak_f1600_bram_ip_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_keccak_f1600_bram_ip_0_0/synth/kyberBD_keccak_f1600_bram_ip_0_0.vhd:59' bound to instance 'keccak_f1600_bram_ip_0' of component 'kyberBD_keccak_f1600_bram_ip_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6303]
INFO: [Synth 8-638] synthesizing module 'kyberBD_keccak_f1600_bram_ip_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_keccak_f1600_bram_ip_0_0/synth/kyberBD_keccak_f1600_bram_ip_0_0.vhd:73]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'keccak_f1600_bram_ip_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/0679/hdl/keccak_f1600_bram_ip_v1_0.vhd:8' bound to instance 'U0' of component 'keccak_f1600_bram_ip_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_keccak_f1600_bram_ip_0_0/synth/kyberBD_keccak_f1600_bram_ip_0_0.vhd:112]
INFO: [Synth 8-638] synthesizing module 'keccak_f1600_bram_ip_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/0679/hdl/keccak_f1600_bram_ip_v1_0.vhd:31]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'keccak_f1600_mm_core_fast' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/0679/src/keccak_f1600_mm_core_fast.vhd:37' bound to instance 'keccak_f1600_mm_core_fast_inst' of component 'keccak_f1600_mm_core_fast' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/0679/hdl/keccak_f1600_bram_ip_v1_0.vhd:251]
INFO: [Synth 8-638] synthesizing module 'keccak_f1600_mm_core_fast' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/0679/src/keccak_f1600_mm_core_fast.vhd:53]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-5856] 3D RAM s_round_out_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM theta_in_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'keccak_f1600_mm_core_fast' (88#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/0679/src/keccak_f1600_mm_core_fast.vhd:53]
WARNING: [Synth 8-5856] 3D RAM round_in_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'keccak_f1600_bram_ip_v1_0' (89#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/0679/hdl/keccak_f1600_bram_ip_v1_0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_keccak_f1600_bram_ip_0_0' (90#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_keccak_f1600_bram_ip_0_0/synth/kyberBD_keccak_f1600_bram_ip_0_0.vhd:73]
INFO: [Synth 8-3491] module 'kyberBD_montgomery_reduction_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_0/synth/kyberBD_montgomery_reduction_0_0.vhd:59' bound to instance 'montgomery_reduction_0' of component 'kyberBD_montgomery_reduction_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6315]
INFO: [Synth 8-638] synthesizing module 'kyberBD_montgomery_reduction_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_0/synth/kyberBD_montgomery_reduction_0_0.vhd:69]
	Parameter QINV bound to: -3327 - type: integer 
	Parameter KYBER_Q bound to: 3329 - type: integer 
INFO: [Synth 8-3491] module 'montgomery_reduction_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/6b7a/hdl/montgomery_reduction_v1_0.vhd:64' bound to instance 'U0' of component 'montgomery_reduction_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_0/synth/kyberBD_montgomery_reduction_0_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'montgomery_reduction_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/6b7a/hdl/montgomery_reduction_v1_0.vhd:78]
	Parameter QINV bound to: -3327 - type: integer 
	Parameter KYBER_Q bound to: 3329 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_data_integer_split_reg[2] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/6b7a/hdl/montgomery_reduction_v1_0.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element s_data_integer_split_reg[1] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/6b7a/hdl/montgomery_reduction_v1_0.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'montgomery_reduction_v1_0' (91#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/6b7a/hdl/montgomery_reduction_v1_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_montgomery_reduction_0_0' (92#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_0/synth/kyberBD_montgomery_reduction_0_0.vhd:69]
INFO: [Synth 8-3491] module 'kyberBD_montgomery_reduction_0_1' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_1/synth/kyberBD_montgomery_reduction_0_1.vhd:59' bound to instance 'montgomery_reduction_1' of component 'kyberBD_montgomery_reduction_0_1' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6323]
INFO: [Synth 8-638] synthesizing module 'kyberBD_montgomery_reduction_0_1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_1/synth/kyberBD_montgomery_reduction_0_1.vhd:69]
	Parameter QINV bound to: -3327 - type: integer 
	Parameter KYBER_Q bound to: 3329 - type: integer 
INFO: [Synth 8-3491] module 'montgomery_reduction_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/6b7a/hdl/montgomery_reduction_v1_0.vhd:64' bound to instance 'U0' of component 'montgomery_reduction_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_1/synth/kyberBD_montgomery_reduction_0_1.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_montgomery_reduction_0_1' (93#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_1/synth/kyberBD_montgomery_reduction_0_1.vhd:69]
INFO: [Synth 8-3491] module 'kyberBD_montgomery_reduction_0_2' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_2/synth/kyberBD_montgomery_reduction_0_2.vhd:59' bound to instance 'montgomery_reduction_2' of component 'kyberBD_montgomery_reduction_0_2' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6331]
INFO: [Synth 8-638] synthesizing module 'kyberBD_montgomery_reduction_0_2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_2/synth/kyberBD_montgomery_reduction_0_2.vhd:69]
	Parameter QINV bound to: -3327 - type: integer 
	Parameter KYBER_Q bound to: 3329 - type: integer 
INFO: [Synth 8-3491] module 'montgomery_reduction_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/6b7a/hdl/montgomery_reduction_v1_0.vhd:64' bound to instance 'U0' of component 'montgomery_reduction_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_2/synth/kyberBD_montgomery_reduction_0_2.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_montgomery_reduction_0_2' (94#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_2/synth/kyberBD_montgomery_reduction_0_2.vhd:69]
INFO: [Synth 8-3491] module 'kyberBD_montgomery_reduction_0_3' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_3/synth/kyberBD_montgomery_reduction_0_3.vhd:59' bound to instance 'montgomery_reduction_3' of component 'kyberBD_montgomery_reduction_0_3' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6339]
INFO: [Synth 8-638] synthesizing module 'kyberBD_montgomery_reduction_0_3' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_3/synth/kyberBD_montgomery_reduction_0_3.vhd:69]
	Parameter QINV bound to: -3327 - type: integer 
	Parameter KYBER_Q bound to: 3329 - type: integer 
INFO: [Synth 8-3491] module 'montgomery_reduction_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/6b7a/hdl/montgomery_reduction_v1_0.vhd:64' bound to instance 'U0' of component 'montgomery_reduction_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_3/synth/kyberBD_montgomery_reduction_0_3.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_montgomery_reduction_0_3' (95#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_3/synth/kyberBD_montgomery_reduction_0_3.vhd:69]
INFO: [Synth 8-3491] module 'kyberBD_montgomery_reduction_0_4' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_4/synth/kyberBD_montgomery_reduction_0_4.vhd:59' bound to instance 'montgomery_reduction_4' of component 'kyberBD_montgomery_reduction_0_4' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6347]
INFO: [Synth 8-638] synthesizing module 'kyberBD_montgomery_reduction_0_4' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_4/synth/kyberBD_montgomery_reduction_0_4.vhd:69]
	Parameter QINV bound to: -3327 - type: integer 
	Parameter KYBER_Q bound to: 3329 - type: integer 
INFO: [Synth 8-3491] module 'montgomery_reduction_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/6b7a/hdl/montgomery_reduction_v1_0.vhd:64' bound to instance 'U0' of component 'montgomery_reduction_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_4/synth/kyberBD_montgomery_reduction_0_4.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_montgomery_reduction_0_4' (96#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_4/synth/kyberBD_montgomery_reduction_0_4.vhd:69]
INFO: [Synth 8-3491] module 'kyberBD_montgomery_reduction_0_5' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_5/synth/kyberBD_montgomery_reduction_0_5.vhd:59' bound to instance 'montgomery_reduction_5' of component 'kyberBD_montgomery_reduction_0_5' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6355]
INFO: [Synth 8-638] synthesizing module 'kyberBD_montgomery_reduction_0_5' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_5/synth/kyberBD_montgomery_reduction_0_5.vhd:69]
	Parameter QINV bound to: -3327 - type: integer 
	Parameter KYBER_Q bound to: 3329 - type: integer 
INFO: [Synth 8-3491] module 'montgomery_reduction_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/6b7a/hdl/montgomery_reduction_v1_0.vhd:64' bound to instance 'U0' of component 'montgomery_reduction_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_5/synth/kyberBD_montgomery_reduction_0_5.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_montgomery_reduction_0_5' (97#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_5/synth/kyberBD_montgomery_reduction_0_5.vhd:69]
INFO: [Synth 8-3491] module 'kyberBD_poly_tomont_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_poly_tomont_0_0/synth/kyberBD_poly_tomont_0_0.vhd:59' bound to instance 'poly_tomont_0' of component 'kyberBD_poly_tomont_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6363]
INFO: [Synth 8-638] synthesizing module 'kyberBD_poly_tomont_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_poly_tomont_0_0/synth/kyberBD_poly_tomont_0_0.vhd:88]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter KYBER_Q bound to: 3329 - type: integer 
INFO: [Synth 8-3491] module 'poly_tomont_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/53ad/hdl/poly_tomont_v1_0.vhd:5' bound to instance 'U0' of component 'poly_tomont_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_poly_tomont_0_0/synth/kyberBD_poly_tomont_0_0.vhd:149]
INFO: [Synth 8-638] synthesizing module 'poly_tomont_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/53ad/hdl/poly_tomont_v1_0.vhd:48]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter KYBER_Q bound to: 3329 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_bram_dob_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/53ad/hdl/poly_tomont_v1_0.vhd:113]
INFO: [Synth 8-4471] merging register 's_en_upper_mont_reg' into 's_en_lower_mont_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/53ad/hdl/poly_tomont_v1_0.vhd:194]
INFO: [Synth 8-4471] merging register 's_valid_out_upper_mont_reg' into 's_valid_out_lower_mont_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/53ad/hdl/poly_tomont_v1_0.vhd:196]
INFO: [Synth 8-4471] merging register 's_bram_web_reg' into 's_bram_enb_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/53ad/hdl/poly_tomont_v1_0.vhd:225]
WARNING: [Synth 8-6014] Unused sequential element s_en_upper_mont_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/53ad/hdl/poly_tomont_v1_0.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element s_valid_out_upper_mont_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/53ad/hdl/poly_tomont_v1_0.vhd:196]
WARNING: [Synth 8-6014] Unused sequential element s_bram_web_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/53ad/hdl/poly_tomont_v1_0.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'poly_tomont_v1_0' (98#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/53ad/hdl/poly_tomont_v1_0.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_poly_tomont_0_0' (99#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_poly_tomont_0_0/synth/kyberBD_poly_tomont_0_0.vhd:88]
INFO: [Synth 8-3491] module 'kyberBD_polyvec_basemul_acc_0_1' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_basemul_acc_0_1/synth/kyberBD_polyvec_basemul_acc_0_1.vhd:59' bound to instance 'polyvec_basemul_acc_0' of component 'kyberBD_polyvec_basemul_acc_0_1' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6390]
INFO: [Synth 8-638] synthesizing module 'kyberBD_polyvec_basemul_acc_0_1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_basemul_acc_0_1/synth/kyberBD_polyvec_basemul_acc_0_1.vhd:128]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'polyvec_basemul_acc_montgomery_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:9' bound to instance 'U0' of component 'polyvec_basemul_acc_montgomery_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_basemul_acc_0_1/synth/kyberBD_polyvec_basemul_acc_0_1.vhd:240]
INFO: [Synth 8-638] synthesizing module 'polyvec_basemul_acc_montgomery_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:95]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_bram_write_doa_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:234]
WARNING: [Synth 8-6014] Unused sequential element s_bram_read_doa_vec_reg[19] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:241]
WARNING: [Synth 8-6014] Unused sequential element s_bram_read_doa_vec_reg[18] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:241]
WARNING: [Synth 8-6014] Unused sequential element s_bram_read_dob_vec_reg[19] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element s_bram_read_dob_vec_reg[18] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:243]
WARNING: [Synth 8-3848] Net s_valid0_to_barrett in module/entity polyvec_basemul_acc_montgomery_v1_0 does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:146]
WARNING: [Synth 8-3848] Net s_valid1_to_barrett in module/entity polyvec_basemul_acc_montgomery_v1_0 does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'polyvec_basemul_acc_montgomery_v1_0' (100#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_polyvec_basemul_acc_0_1' (101#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_basemul_acc_0_1/synth/kyberBD_polyvec_basemul_acc_0_1.vhd:128]
INFO: [Synth 8-3491] module 'kyberBD_polyvec_invntt_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_invntt_0_0/synth/kyberBD_polyvec_invntt_0_0.vhd:59' bound to instance 'polyvec_invntt_0' of component 'kyberBD_polyvec_invntt_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6457]
INFO: [Synth 8-638] synthesizing module 'kyberBD_polyvec_invntt_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_invntt_0_0/synth/kyberBD_polyvec_invntt_0_0.vhd:98]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'polyvec_invntt_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:5' bound to instance 'U0' of component 'polyvec_invntt_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_invntt_0_0/synth/kyberBD_polyvec_invntt_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'polyvec_invntt_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:60]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_bram_doa_vec_reg[5] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element s_bram_doa_vec_reg[4] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element s_bram_doa_vec_reg[3] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element s_bram_doa_vec_reg[2] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element s_bram_doa_vec_reg[1] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element s_bram_doa_vec_reg[0] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element s_bram_dob_vec_reg[5] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element s_bram_dob_vec_reg[4] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element s_bram_dob_vec_reg[3] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element s_bram_dob_vec_reg[2] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element s_bram_dob_vec_reg[1] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element s_bram_dob_vec_reg[0] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element s_valid_from_fqmul1_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:195]
WARNING: [Synth 8-6014] Unused sequential element s_coeff_from_fqmul0_reg[2] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:196]
WARNING: [Synth 8-6014] Unused sequential element s_coeff_from_fqmul0_reg[1] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:196]
WARNING: [Synth 8-6014] Unused sequential element s_coeff_from_fqmul1_reg[2] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element s_coeff_from_fqmul1_reg[1] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element s_idx_zeta_reg[13] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:281]
WARNING: [Synth 8-6014] Unused sequential element s_idx_zeta_reg[12] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:281]
WARNING: [Synth 8-6014] Unused sequential element s_idx_zeta_reg[11] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:281]
WARNING: [Synth 8-6014] Unused sequential element s_idx_zeta_reg[10] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:281]
WARNING: [Synth 8-6014] Unused sequential element s_idx_zeta_reg[9] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:281]
WARNING: [Synth 8-6014] Unused sequential element s_idx_zeta_reg[8] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:281]
WARNING: [Synth 8-6014] Unused sequential element s_idx_zeta_reg[7] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:281]
WARNING: [Synth 8-6014] Unused sequential element s_idx_zeta_reg[6] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:281]
WARNING: [Synth 8-6014] Unused sequential element s_idx_zeta_reg[5] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:281]
WARNING: [Synth 8-6014] Unused sequential element s_idx_zeta_reg[4] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:281]
INFO: [Synth 8-4471] merging register 's_bram_enb_reg' into 's_bram_ena_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:357]
INFO: [Synth 8-4471] merging register 's_valid1_to_barrett_reg' into 's_valid0_to_barrett_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:433]
INFO: [Synth 8-4471] merging register 's_valid_to_fqmul1_reg' into 's_valid_to_fqmul0_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:452]
WARNING: [Synth 8-6014] Unused sequential element s_bram_enb_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:357]
WARNING: [Synth 8-6014] Unused sequential element s_valid1_to_barrett_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:433]
WARNING: [Synth 8-6014] Unused sequential element s_valid_to_fqmul1_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:452]
INFO: [Synth 8-256] done synthesizing module 'polyvec_invntt_v1_0' (102#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_polyvec_invntt_0_0' (103#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_invntt_0_0/synth/kyberBD_polyvec_invntt_0_0.vhd:98]
INFO: [Synth 8-3491] module 'kyberBD_polyvec_ntt_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_ntt_0_0/synth/kyberBD_polyvec_ntt_0_0.vhd:59' bound to instance 'polyvec_ntt_0' of component 'kyberBD_polyvec_ntt_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6494]
INFO: [Synth 8-638] synthesizing module 'kyberBD_polyvec_ntt_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_ntt_0_0/synth/kyberBD_polyvec_ntt_0_0.vhd:98]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'polyvec_ntt_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:6' bound to instance 'U0' of component 'polyvec_ntt_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_ntt_0_0/synth/kyberBD_polyvec_ntt_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'polyvec_ntt_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:61]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_bram_doa_vec_reg[13] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element s_bram_doa_vec_reg[12] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element s_bram_doa_vec_reg[11] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element s_bram_doa_vec_reg[10] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element s_bram_doa_vec_reg[9] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element s_bram_doa_vec_reg[8] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element s_bram_doa_vec_reg[7] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element s_bram_doa_vec_reg[6] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element s_bram_doa_vec_reg[5] was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:152]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 's_bram_enb_reg' into 's_bram_ena_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:334]
INFO: [Synth 8-4471] merging register 's_valid_to_fqmul1_reg' into 's_valid_to_fqmul0_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:428]
INFO: [Synth 8-4471] merging register 's_valid1_to_barrett_reg' into 's_valid0_to_barrett_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'polyvec_ntt_v1_0' (104#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_polyvec_ntt_0_0' (105#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_ntt_0_0/synth/kyberBD_polyvec_ntt_0_0.vhd:98]
INFO: [Synth 8-3491] module 'kyberBD_polyvec_reduce_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_reduce_0_0/synth/kyberBD_polyvec_reduce_0_0.vhd:59' bound to instance 'polyvec_reduce_0' of component 'kyberBD_polyvec_reduce_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6531]
INFO: [Synth 8-638] synthesizing module 'kyberBD_polyvec_reduce_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_reduce_0_0/synth/kyberBD_polyvec_reduce_0_0.vhd:89]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'polyvec_reduce_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a89a/hdl/polyvec_reduce_v1_0.vhd:5' bound to instance 'U0' of component 'polyvec_reduce_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_reduce_0_0/synth/kyberBD_polyvec_reduce_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'polyvec_reduce_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a89a/hdl/polyvec_reduce_v1_0.vhd:48]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-4471] merging register 's_en_upper_barrett_reg' into 's_en_lower_barrett_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a89a/hdl/polyvec_reduce_v1_0.vhd:197]
INFO: [Synth 8-4471] merging register 's_bram_web_reg' into 's_bram_enb_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a89a/hdl/polyvec_reduce_v1_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'polyvec_reduce_v1_0' (106#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a89a/hdl/polyvec_reduce_v1_0.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_polyvec_reduce_0_0' (107#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_reduce_0_0/synth/kyberBD_polyvec_reduce_0_0.vhd:89]
INFO: [Synth 8-3491] module 'kyberBD_proc_sys_reset_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_proc_sys_reset_0_0/synth/kyberBD_proc_sys_reset_0_0.vhd:59' bound to instance 'proc_sys_reset_0' of component 'kyberBD_proc_sys_reset_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6559]
INFO: [Synth 8-638] synthesizing module 'kyberBD_proc_sys_reset_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_proc_sys_reset_0_0/synth/kyberBD_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_proc_sys_reset_0_0/synth/kyberBD_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (108#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (108#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (109#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (110#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (111#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (112#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_proc_sys_reset_0_0' (113#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_proc_sys_reset_0_0/synth/kyberBD_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-3491] module 'kyberBD_processing_system7_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_processing_system7_0_0/synth/kyberBD_processing_system7_0_0.v:60' bound to instance 'processing_system7_0' of component 'kyberBD_processing_system7_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6572]
INFO: [Synth 8-6157] synthesizing module 'kyberBD_processing_system7_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_processing_system7_0_0/synth/kyberBD_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (114#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (115#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (116#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (117#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_processing_system7_0_0/synth/kyberBD_processing_system7_0_0.v:329]
INFO: [Synth 8-6155] done synthesizing module 'kyberBD_processing_system7_0_0' (118#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_processing_system7_0_0/synth/kyberBD_processing_system7_0_0.v:60]
INFO: [Synth 8-3491] module 'kyberBD_signal_multiplexer_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_0_0/synth/kyberBD_signal_multiplexer_0_0.vhd:56' bound to instance 'signal_multiplexer_0' of component 'kyberBD_signal_multiplexer_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6643]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_0_0/synth/kyberBD_signal_multiplexer_0_0.vhd:76]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'signal_multiplexer_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:5' bound to instance 'U0' of component 'signal_multiplexer_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_0_0/synth/kyberBD_signal_multiplexer_0_0.vhd:125]
INFO: [Synth 8-638] synthesizing module 'signal_multiplexer_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:49]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signal_multiplexer_v1_0' (119#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_0_0' (120#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_0_0/synth/kyberBD_signal_multiplexer_0_0.vhd:76]
INFO: [Synth 8-3491] module 'kyberBD_signal_multiplexer_0_1' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_0_1/synth/kyberBD_signal_multiplexer_0_1.vhd:56' bound to instance 'signal_multiplexer_1' of component 'kyberBD_signal_multiplexer_0_1' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6661]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_0_1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_0_1/synth/kyberBD_signal_multiplexer_0_1.vhd:76]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'signal_multiplexer_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:5' bound to instance 'U0' of component 'signal_multiplexer_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_0_1/synth/kyberBD_signal_multiplexer_0_1.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_0_1' (121#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_0_1/synth/kyberBD_signal_multiplexer_0_1.vhd:76]
INFO: [Synth 8-3491] module 'kyberBD_signal_multiplexer_12_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_12_0/synth/kyberBD_signal_multiplexer_12_0.vhd:56' bound to instance 'signal_multiplexer_12' of component 'kyberBD_signal_multiplexer_12_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:6679]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_12_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_12_0/synth/kyberBD_signal_multiplexer_12_0.vhd:69]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'signal_multiplexer_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:5' bound to instance 'U0' of component 'signal_multiplexer_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_12_0/synth/kyberBD_signal_multiplexer_12_0.vhd:118]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_12_0' (122#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_12_0/synth/kyberBD_signal_multiplexer_12_0.vhd:69]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_12_2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_12_2/synth/kyberBD_signal_multiplexer_12_2.vhd:69]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_12_2' (123#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_12_2/synth/kyberBD_signal_multiplexer_12_2.vhd:69]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_12_4' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_12_4/synth/kyberBD_signal_multiplexer_12_4.vhd:73]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_12_4' (124#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_12_4/synth/kyberBD_signal_multiplexer_12_4.vhd:73]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_16_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_16_0/synth/kyberBD_signal_multiplexer_16_0.vhd:73]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_16_0' (125#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_16_0/synth/kyberBD_signal_multiplexer_16_0.vhd:73]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_17_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_17_0/synth/kyberBD_signal_multiplexer_17_0.vhd:73]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_17_0' (126#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_17_0/synth/kyberBD_signal_multiplexer_17_0.vhd:73]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_17_1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_17_1/synth/kyberBD_signal_multiplexer_17_1.vhd:73]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_17_1' (127#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_17_1/synth/kyberBD_signal_multiplexer_17_1.vhd:73]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_2_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_0/synth/kyberBD_signal_multiplexer_2_0.vhd:70]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'signal_multiplexer_v1_0__parameterized2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:49]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signal_multiplexer_v1_0__parameterized2' (127#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_2_0' (128#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_0/synth/kyberBD_signal_multiplexer_2_0.vhd:70]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_2_1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_1/synth/kyberBD_signal_multiplexer_2_1.vhd:70]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_2_1' (129#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_1/synth/kyberBD_signal_multiplexer_2_1.vhd:70]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_2_2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_2/synth/kyberBD_signal_multiplexer_2_2.vhd:70]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_2_2' (130#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_2/synth/kyberBD_signal_multiplexer_2_2.vhd:70]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_2_3' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_3/synth/kyberBD_signal_multiplexer_2_3.vhd:70]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_2_3' (131#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_3/synth/kyberBD_signal_multiplexer_2_3.vhd:70]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_2_4' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_4/synth/kyberBD_signal_multiplexer_2_4.vhd:70]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_2_4' (132#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_4/synth/kyberBD_signal_multiplexer_2_4.vhd:70]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_2_5' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_5/synth/kyberBD_signal_multiplexer_2_5.vhd:70]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_2_5' (133#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_5/synth/kyberBD_signal_multiplexer_2_5.vhd:70]
INFO: [Synth 8-638] synthesizing module 'kyberBD_timer2_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_timer2_0_0/synth/kyberBD_timer2_0_0.vhd:64]
INFO: [Synth 8-638] synthesizing module 'timer2_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/23a6/hdl/timer2_v1_0.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'timer2_v1_0' (134#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/23a6/hdl/timer2_v1_0.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_timer2_0_0' (135#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_timer2_0_0/synth/kyberBD_timer2_0_0.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'kyberBD' (136#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4026]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_wrapper' (137#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hdl/kyberBD_wrapper.vhd:40]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[31]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[30]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[29]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[28]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[27]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[26]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[25]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[24]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[23]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[22]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[21]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[20]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[19]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[18]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[17]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[16]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[15]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[14]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[13]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[12]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[11]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[10]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[9]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[8]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[7]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[6]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[5]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[4]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[3]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 1205.336 ; gain = 641.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 1205.336 ; gain = 641.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 1205.336 ; gain = 641.184
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 277 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_processing_system7_0_0/kyberBD_processing_system7_0_0.xdc] for cell 'kyberBD_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_processing_system7_0_0/kyberBD_processing_system7_0_0.xdc] for cell 'kyberBD_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_processing_system7_0_0/kyberBD_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kyberBD_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kyberBD_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_proc_sys_reset_0_0/kyberBD_proc_sys_reset_0_0_board.xdc] for cell 'kyberBD_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_proc_sys_reset_0_0/kyberBD_proc_sys_reset_0_0_board.xdc] for cell 'kyberBD_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_proc_sys_reset_0_0/kyberBD_proc_sys_reset_0_0.xdc] for cell 'kyberBD_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_proc_sys_reset_0_0/kyberBD_proc_sys_reset_0_0.xdc] for cell 'kyberBD_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_0_0/kyberBD_axi_gpio_0_0_board.xdc] for cell 'kyberBD_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_0_0/kyberBD_axi_gpio_0_0_board.xdc] for cell 'kyberBD_i/axi_gpio_0/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_0_0/kyberBD_axi_gpio_0_0.xdc] for cell 'kyberBD_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_0_0/kyberBD_axi_gpio_0_0.xdc] for cell 'kyberBD_i/axi_gpio_0/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_1_0/kyberBD_axi_gpio_1_0_board.xdc] for cell 'kyberBD_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_1_0/kyberBD_axi_gpio_1_0_board.xdc] for cell 'kyberBD_i/axi_gpio_1/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_1_0/kyberBD_axi_gpio_1_0.xdc] for cell 'kyberBD_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_1_0/kyberBD_axi_gpio_1_0.xdc] for cell 'kyberBD_i/axi_gpio_1/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_2_0/kyberBD_axi_gpio_2_0_board.xdc] for cell 'kyberBD_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_2_0/kyberBD_axi_gpio_2_0_board.xdc] for cell 'kyberBD_i/axi_gpio_2/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_2_0/kyberBD_axi_gpio_2_0.xdc] for cell 'kyberBD_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_2_0/kyberBD_axi_gpio_2_0.xdc] for cell 'kyberBD_i/axi_gpio_2/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_3_0/kyberBD_axi_gpio_3_0_board.xdc] for cell 'kyberBD_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_3_0/kyberBD_axi_gpio_3_0_board.xdc] for cell 'kyberBD_i/axi_gpio_3/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_3_0/kyberBD_axi_gpio_3_0.xdc] for cell 'kyberBD_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_3_0/kyberBD_axi_gpio_3_0.xdc] for cell 'kyberBD_i/axi_gpio_3/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_4_0/kyberBD_axi_gpio_4_0_board.xdc] for cell 'kyberBD_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_4_0/kyberBD_axi_gpio_4_0_board.xdc] for cell 'kyberBD_i/axi_gpio_4/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_4_0/kyberBD_axi_gpio_4_0.xdc] for cell 'kyberBD_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_4_0/kyberBD_axi_gpio_4_0.xdc] for cell 'kyberBD_i/axi_gpio_4/U0'
Parsing XDC File [C:/Projects/kyber-fpga/kyber-fpga.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Projects/kyber-fpga/kyber-fpga.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Projects/kyber-fpga/kyber-fpga.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kyberBD_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kyberBD_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1311.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 269 instances were transformed.
  FDR => FDRE: 260 instances
  MUXCY_L => MUXCY: 8 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.484 . Memory (MB): peak = 1311.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 1311.238 ; gain = 747.086
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 1311.238 ; gain = 747.086
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_20_decerr_slave'
INFO: [Synth 8-5546] ROM "rc" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 's_data_integer_split_reg[0]' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/6b7a/hdl/montgomery_reduction_v1_0.vhd:109]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:597]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:559]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:597]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:560]
WARNING: [Synth 8-3936] Found unconnected internal register 's_bram_read_dob_vec_reg[17]' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:243]
WARNING: [Synth 8-3936] Found unconnected internal register 's_bram_read_dob_vec_reg[16]' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:243]
WARNING: [Synth 8-3936] Found unconnected internal register 's_bram_read_dob_vec_reg[15]' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:243]
WARNING: [Synth 8-3936] Found unconnected internal register 's_bram_read_dob_vec_reg[14]' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:243]
WARNING: [Synth 8-3936] Found unconnected internal register 's_bram_read_dob_vec_reg[13]' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:243]
WARNING: [Synth 8-3936] Found unconnected internal register 's_bram_read_dob_vec_reg[12]' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:243]
WARNING: [Synth 8-3936] Found unconnected internal register 's_bram_read_dob_vec_reg[11]' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:243]
WARNING: [Synth 8-3936] Found unconnected internal register 's_bram_read_dob_vec_reg[10]' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:243]
WARNING: [Synth 8-3936] Found unconnected internal register 's_bram_read_dob_vec_reg[9]' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:243]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:300]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:292]
INFO: [Synth 8-4471] merging register 's_valid_out_upper_barrett_reg' into 's_valid_out_lower_barrett_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a89a/hdl/polyvec_reduce_v1_0.vhd:205]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_20_decerr_slave'
INFO: [Synth 8-3971] The signal "true_dual_bram:/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:54 ; elapsed = 00:02:58 . Memory (MB): peak = 1311.238 ; gain = 747.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |keccak_f1600_bram_ip_v1_0__GB0 |           1|     45402|
|2     |keccak_f1600_bram_ip_v1_0__GB1 |           1|      9168|
|3     |keccak_f1600_bram_ip_v1_0__GB2 |           1|     11233|
|4     |keccak_f1600_bram_ip_v1_0__GB3 |           1|     16386|
|5     |kyberBD__GCB0                  |           1|     37050|
|6     |kyberBD__GCB1                  |           1|     17932|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 9     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 40    
	   2 Input     11 Bit       Adders := 13    
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 10    
	   2 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 14    
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 20    
	   2 Input      4 Bit       Adders := 27    
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 11    
+---XORs : 
	   3 Input      1 Bit         XORs := 1600  
	   5 Input      1 Bit         XORs := 320   
	   2 Input      1 Bit         XORs := 1674  
+---Registers : 
	               75 Bit    Registers := 1     
	               64 Bit    Registers := 50    
	               62 Bit    Registers := 20    
	               38 Bit    Registers := 1     
	               36 Bit    Registers := 12    
	               32 Bit    Registers := 186   
	               16 Bit    Registers := 222   
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 7     
	               12 Bit    Registers := 30    
	               11 Bit    Registers := 14    
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 67    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 48    
	                3 Bit    Registers := 71    
	                2 Bit    Registers := 72    
	                1 Bit    Registers := 819   
+---RAMs : 
	              64K Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     75 Bit        Muxes := 1     
	  25 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 125   
	   2 Input     62 Bit        Muxes := 20    
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 12    
	   2 Input     32 Bit        Muxes := 65    
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 40    
	   5 Input     14 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 30    
	   2 Input     11 Bit        Muxes := 28    
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 26    
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 137   
	   4 Input      4 Bit        Muxes := 5     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 22    
	   8 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 91    
	   4 Input      2 Bit        Muxes := 30    
	   7 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 552   
	   3 Input      1 Bit        Muxes := 41    
	   4 Input      1 Bit        Muxes := 15    
	   9 Input      1 Bit        Muxes := 38    
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module keccak_f1600_mm_core_fast 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1600  
	   5 Input      1 Bit         XORs := 320   
	   2 Input      1 Bit         XORs := 1664  
+---Registers : 
	               64 Bit    Registers := 25    
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  25 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 25    
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module keccak_f1600_bram_ip_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 25    
	               32 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 100   
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module signal_multiplexer_v1_0__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module barrett_reduce_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module barrett_reduce_v1_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module true_dual_bram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module bram_v1_0_S_AXI__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module true_dual_bram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module bram_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module fqmul_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fqmul_v1_0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fqmul_v1_0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fqmul_v1_0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fqmul_v1_0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fqmul_v1_0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module montgomery_reduction_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module montgomery_reduction_v1_0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module montgomery_reduction_v1_0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module montgomery_reduction_v1_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module montgomery_reduction_v1_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module montgomery_reduction_v1_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module poly_tomont_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module polyvec_basemul_acc_montgomery_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 33    
	               16 Bit    Registers := 79    
	               11 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 39    
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
Module polyvec_invntt_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 16    
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 33    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 17    
	                1 Bit    Registers := 9     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 10    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module polyvec_ntt_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 14    
	               16 Bit    Registers := 10    
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                7 Bit    Registers := 33    
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 18    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 10    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
Module polyvec_reduce_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module signal_multiplexer_v1_0__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_19_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_19_axic_register_slice__9 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__8 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_19_axic_register_slice__7 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__6 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_19_axic_register_slice__5 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_19_axic_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module axi_crossbar_v2_1_20_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     75 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_20_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_crossbar_v2_1_20_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_gpio__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module pselect_f__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_gpio__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module pselect_f__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_gpio__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module pselect_f__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module axi_gpio__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pselect_f__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module wrap_brst 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     14 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module wr_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 7     
Module wrap_brst__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     14 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rd_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 2     
Module sng_port_arb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 8     
Module full_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module wrap_brst__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     14 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SRL_FIFO__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module wr_chnl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 7     
Module wrap_brst__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     14 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rd_chnl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 2     
Module sng_port_arb__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 8     
Module full_axi__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'U0/s_valid3_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:94]
INFO: [Synth 8-4471] merging register 'U0/s_valid4_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:95]
INFO: [Synth 8-4471] merging register 'U0/s_valid5_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:96]
INFO: [Synth 8-4471] merging register 'U0/s_en5_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:89]
INFO: [Synth 8-4471] merging register 'U0/s_en4_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:88]
INFO: [Synth 8-4471] merging register 'U0/s_en3_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:87]
INFO: [Synth 8-4471] merging register 'U0/s_en2_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:86]
INFO: [Synth 8-4471] merging register 'U0/s_data3_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:101]
INFO: [Synth 8-4471] merging register 'U0/s_data4_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:102]
INFO: [Synth 8-4471] merging register 'U0/s_data5_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:103]
INFO: [Synth 8-4471] merging register 'U0/s_data0b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:105]
INFO: [Synth 8-4471] merging register 'U0/s_data1b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:106]
INFO: [Synth 8-4471] merging register 'U0/s_data2b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:107]
INFO: [Synth 8-4471] merging register 'U0/s_data3b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:108]
INFO: [Synth 8-4471] merging register 'U0/s_data4b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:109]
INFO: [Synth 8-4471] merging register 'U0/s_data5b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:110]
INFO: [Synth 8-4471] merging register 'U0/s_valid3_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:94]
INFO: [Synth 8-4471] merging register 'U0/s_valid4_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:95]
INFO: [Synth 8-4471] merging register 'U0/s_valid5_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:96]
INFO: [Synth 8-4471] merging register 'U0/s_en5_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:89]
INFO: [Synth 8-4471] merging register 'U0/s_en4_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:88]
INFO: [Synth 8-4471] merging register 'U0/s_en3_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:87]
INFO: [Synth 8-4471] merging register 'U0/s_en2_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:86]
INFO: [Synth 8-4471] merging register 'U0/s_data3_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:101]
INFO: [Synth 8-4471] merging register 'U0/s_data4_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:102]
INFO: [Synth 8-4471] merging register 'U0/s_data5_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:103]
INFO: [Synth 8-4471] merging register 'U0/s_data0b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:105]
INFO: [Synth 8-4471] merging register 'U0/s_data1b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:106]
INFO: [Synth 8-4471] merging register 'U0/s_data2b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:107]
INFO: [Synth 8-4471] merging register 'U0/s_data3b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:108]
INFO: [Synth 8-4471] merging register 'U0/s_data4b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:109]
INFO: [Synth 8-4471] merging register 'U0/s_data5b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:110]
INFO: [Synth 8-4471] merging register 'U0/s_valid3_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:94]
INFO: [Synth 8-4471] merging register 'U0/s_valid4_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:95]
INFO: [Synth 8-4471] merging register 'U0/s_valid5_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:96]
INFO: [Synth 8-4471] merging register 'U0/s_en5_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:89]
INFO: [Synth 8-4471] merging register 'U0/s_en4_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:88]
INFO: [Synth 8-4471] merging register 'U0/s_en3_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:87]
INFO: [Synth 8-4471] merging register 'U0/s_en2_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:86]
INFO: [Synth 8-4471] merging register 'U0/s_data3_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:101]
INFO: [Synth 8-4471] merging register 'U0/s_data4_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:102]
INFO: [Synth 8-4471] merging register 'U0/s_data5_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:103]
INFO: [Synth 8-4471] merging register 'U0/s_data0b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:105]
INFO: [Synth 8-4471] merging register 'U0/s_data1b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:106]
INFO: [Synth 8-4471] merging register 'U0/s_data2b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:107]
INFO: [Synth 8-4471] merging register 'U0/s_data3b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:108]
INFO: [Synth 8-4471] merging register 'U0/s_data4b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:109]
INFO: [Synth 8-4471] merging register 'U0/s_data5b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:110]
INFO: [Synth 8-4471] merging register 'U0/s_valid3_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:94]
INFO: [Synth 8-4471] merging register 'U0/s_valid4_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:95]
INFO: [Synth 8-4471] merging register 'U0/s_valid5_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:96]
INFO: [Synth 8-4471] merging register 'U0/s_en5_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:89]
INFO: [Synth 8-4471] merging register 'U0/s_en4_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:88]
INFO: [Synth 8-4471] merging register 'U0/s_en3_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:87]
INFO: [Synth 8-4471] merging register 'U0/s_en2_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:86]
INFO: [Synth 8-4471] merging register 'U0/s_data3_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:101]
INFO: [Synth 8-4471] merging register 'U0/s_data4_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:102]
INFO: [Synth 8-4471] merging register 'U0/s_data5_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:103]
INFO: [Synth 8-4471] merging register 'U0/s_data0b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:105]
INFO: [Synth 8-4471] merging register 'U0/s_data1b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:106]
INFO: [Synth 8-4471] merging register 'U0/s_data2b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:107]
INFO: [Synth 8-4471] merging register 'U0/s_data3b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:108]
INFO: [Synth 8-4471] merging register 'U0/s_data4b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:109]
INFO: [Synth 8-4471] merging register 'U0/s_data5b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:110]
INFO: [Synth 8-4471] merging register 'U0/s_valid3_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:94]
INFO: [Synth 8-4471] merging register 'U0/s_valid4_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:95]
INFO: [Synth 8-4471] merging register 'U0/s_valid5_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:96]
INFO: [Synth 8-4471] merging register 'U0/s_en5_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:89]
INFO: [Synth 8-4471] merging register 'U0/s_en4_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:88]
INFO: [Synth 8-4471] merging register 'U0/s_en3_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:87]
INFO: [Synth 8-4471] merging register 'U0/s_en2_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:86]
INFO: [Synth 8-4471] merging register 'U0/s_data3_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:101]
INFO: [Synth 8-4471] merging register 'U0/s_data4_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:102]
INFO: [Synth 8-4471] merging register 'U0/s_data5_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:103]
INFO: [Synth 8-4471] merging register 'U0/s_data0b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:105]
INFO: [Synth 8-4471] merging register 'U0/s_data1b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:106]
INFO: [Synth 8-4471] merging register 'U0/s_data2b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:107]
INFO: [Synth 8-4471] merging register 'U0/s_data3b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:108]
INFO: [Synth 8-4471] merging register 'U0/s_data4b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:109]
INFO: [Synth 8-4471] merging register 'U0/s_data5b_reg[31:0]' into 'U0/s_data2_reg[31:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:110]
INFO: [Synth 8-4471] merging register 'U0/s_valid3_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:94]
INFO: [Synth 8-4471] merging register 'U0/s_valid4_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:95]
INFO: [Synth 8-4471] merging register 'U0/s_valid5_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:96]
INFO: [Synth 8-4471] merging register 'U0/s_en5_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:89]
INFO: [Synth 8-4471] merging register 'U0/s_en4_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:88]
INFO: [Synth 8-4471] merging register 'U0/s_en3_reg' into 'U0/s_valid2_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:87]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP U0/ARG, operation Mode is: (C:0x2000000)+((A:0x4ebf)*B)'.
DSP Report: register U0/t_reg is absorbed into DSP U0/ARG.
DSP Report: operator U0/ARG is absorbed into DSP U0/ARG.
DSP Report: operator U0/t0 is absorbed into DSP U0/ARG.
DSP Report: Generating DSP U0/data_out_reg, operation Mode is: (C'-(A2*(B:0xd01))')'.
DSP Report: register U0/t2_reg is absorbed into DSP U0/data_out_reg.
DSP Report: register U0/data_in_vec_reg[2] is absorbed into DSP U0/data_out_reg.
DSP Report: register U0/data_out_reg is absorbed into DSP U0/data_out_reg.
DSP Report: register U0/t3_reg is absorbed into DSP U0/data_out_reg.
DSP Report: operator U0/data_out0 is absorbed into DSP U0/data_out_reg.
DSP Report: operator U0/t30 is absorbed into DSP U0/data_out_reg.
DSP Report: Generating DSP U0/ARG, operation Mode is: (C:0x2000000)+((A:0x4ebf)*B)'.
DSP Report: register U0/t_reg is absorbed into DSP U0/ARG.
DSP Report: operator U0/ARG is absorbed into DSP U0/ARG.
DSP Report: operator U0/t0 is absorbed into DSP U0/ARG.
DSP Report: Generating DSP U0/data_out_reg, operation Mode is: (C'-(A2*(B:0xd01))')'.
DSP Report: register U0/t2_reg is absorbed into DSP U0/data_out_reg.
DSP Report: register U0/data_in_vec_reg[2] is absorbed into DSP U0/data_out_reg.
DSP Report: register U0/data_out_reg is absorbed into DSP U0/data_out_reg.
DSP Report: register U0/t3_reg is absorbed into DSP U0/data_out_reg.
DSP Report: operator U0/data_out0 is absorbed into DSP U0/data_out_reg.
DSP Report: operator U0/t30 is absorbed into DSP U0/data_out_reg.
DSP Report: Generating DSP U0/data_out_mont_reg, operation Mode is: (A*B)'.
DSP Report: register U0/data_out_mont_reg is absorbed into DSP U0/data_out_mont_reg.
DSP Report: operator U0/data_out_integer is absorbed into DSP U0/data_out_mont_reg.
DSP Report: Generating DSP U0/data_out_mont_reg, operation Mode is: (A*B)'.
DSP Report: register U0/data_out_mont_reg is absorbed into DSP U0/data_out_mont_reg.
DSP Report: operator U0/data_out_integer is absorbed into DSP U0/data_out_mont_reg.
DSP Report: Generating DSP U0/data_out_mont_reg, operation Mode is: (A*B)'.
DSP Report: register U0/data_out_mont_reg is absorbed into DSP U0/data_out_mont_reg.
DSP Report: operator U0/data_out_integer is absorbed into DSP U0/data_out_mont_reg.
DSP Report: Generating DSP U0/data_out_mont_reg, operation Mode is: (A*B)'.
DSP Report: register U0/data_out_mont_reg is absorbed into DSP U0/data_out_mont_reg.
DSP Report: operator U0/data_out_integer is absorbed into DSP U0/data_out_mont_reg.
DSP Report: Generating DSP U0/data_out_mont_reg, operation Mode is: (A*B)'.
DSP Report: register U0/data_out_mont_reg is absorbed into DSP U0/data_out_mont_reg.
DSP Report: operator U0/data_out_integer is absorbed into DSP U0/data_out_mont_reg.
DSP Report: Generating DSP U0/data_out_mont_reg, operation Mode is: (A*B)'.
DSP Report: register U0/data_out_mont_reg is absorbed into DSP U0/data_out_mont_reg.
DSP Report: operator U0/data_out_integer is absorbed into DSP U0/data_out_mont_reg.
DSP Report: Generating DSP U0/t_reg, operation Mode is: (A2*(B:0x3f301))'.
DSP Report: register U0/s_data_integer_split_reg[0] is absorbed into DSP U0/t_reg.
DSP Report: register U0/t_reg is absorbed into DSP U0/t_reg.
DSP Report: operator U0/t0 is absorbed into DSP U0/t_reg.
DSP Report: Generating DSP U0/t3_reg, operation Mode is: (C'-(A*(B:0xd01))')'.
DSP Report: register U0/s_data_integer_reg[2] is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t3_reg is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t2_reg is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t30 is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t20 is absorbed into DSP U0/t3_reg.
DSP Report: Generating DSP U0/t_reg, operation Mode is: (A2*(B:0x3f301))'.
DSP Report: register U0/s_data_integer_split_reg[0] is absorbed into DSP U0/t_reg.
DSP Report: register U0/t_reg is absorbed into DSP U0/t_reg.
DSP Report: operator U0/t0 is absorbed into DSP U0/t_reg.
DSP Report: Generating DSP U0/t3_reg, operation Mode is: (C'-(A*(B:0xd01))')'.
DSP Report: register U0/s_data_integer_reg[2] is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t3_reg is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t2_reg is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t30 is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t20 is absorbed into DSP U0/t3_reg.
DSP Report: Generating DSP U0/t_reg, operation Mode is: (A2*(B:0x3f301))'.
DSP Report: register U0/s_data_integer_split_reg[0] is absorbed into DSP U0/t_reg.
DSP Report: register U0/t_reg is absorbed into DSP U0/t_reg.
DSP Report: operator U0/t0 is absorbed into DSP U0/t_reg.
DSP Report: Generating DSP U0/t3_reg, operation Mode is: (C'-(A*(B:0xd01))')'.
DSP Report: register U0/s_data_integer_reg[2] is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t3_reg is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t2_reg is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t30 is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t20 is absorbed into DSP U0/t3_reg.
DSP Report: Generating DSP U0/t_reg, operation Mode is: (A2*(B:0x3f301))'.
DSP Report: register U0/s_data_integer_split_reg[0] is absorbed into DSP U0/t_reg.
DSP Report: register U0/t_reg is absorbed into DSP U0/t_reg.
DSP Report: operator U0/t0 is absorbed into DSP U0/t_reg.
DSP Report: Generating DSP U0/t3_reg, operation Mode is: (C'-(A*(B:0xd01))')'.
DSP Report: register U0/s_data_integer_reg[2] is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t3_reg is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t2_reg is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t30 is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t20 is absorbed into DSP U0/t3_reg.
DSP Report: Generating DSP U0/t_reg, operation Mode is: (A2*(B:0x3f301))'.
DSP Report: register U0/s_data_integer_split_reg[0] is absorbed into DSP U0/t_reg.
DSP Report: register U0/t_reg is absorbed into DSP U0/t_reg.
DSP Report: operator U0/t0 is absorbed into DSP U0/t_reg.
DSP Report: Generating DSP U0/t3_reg, operation Mode is: (C'-(A*(B:0xd01))')'.
DSP Report: register U0/s_data_integer_reg[2] is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t3_reg is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t2_reg is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t30 is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t20 is absorbed into DSP U0/t3_reg.
DSP Report: Generating DSP U0/t_reg, operation Mode is: (A2*(B:0x3f301))'.
DSP Report: register U0/s_data_integer_split_reg[0] is absorbed into DSP U0/t_reg.
DSP Report: register U0/t_reg is absorbed into DSP U0/t_reg.
DSP Report: operator U0/t0 is absorbed into DSP U0/t_reg.
DSP Report: Generating DSP U0/t3_reg, operation Mode is: (C'-(A*(B:0xd01))')'.
DSP Report: register U0/s_data_integer_reg[2] is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t3_reg is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t2_reg is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t30 is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t20 is absorbed into DSP U0/t3_reg.
DSP Report: Generating DSP U0/s_do_lower_mont_reg, operation Mode is: (A2*(B:0x549))'.
DSP Report: register U0/s_bram_doa_reg is absorbed into DSP U0/s_do_lower_mont_reg.
DSP Report: register U0/s_do_lower_mont_reg is absorbed into DSP U0/s_do_lower_mont_reg.
DSP Report: operator U0/s_do_lower_mont0 is absorbed into DSP U0/s_do_lower_mont_reg.
DSP Report: Generating DSP U0/s_do_upper_mont_reg, operation Mode is: (A2*(B:0x549))'.
DSP Report: register U0/s_do_upper_mont_reg is absorbed into DSP U0/s_do_upper_mont_reg.
DSP Report: register U0/s_do_upper_mont_reg is absorbed into DSP U0/s_do_upper_mont_reg.
DSP Report: operator U0/s_do_upper_mont0 is absorbed into DSP U0/s_do_upper_mont_reg.
INFO: [Synth 8-5544] ROM "U0/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "dual_bram_0/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[0]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[1]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[2]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[3]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[4]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[5]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[6]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[7]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[8]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[9]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[10]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[11]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[12]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[13]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[14]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[15]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[16]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[17]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[18]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[19]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[20]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[21]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[22]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[23]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[24]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[25]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[26]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[27]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[28]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[29]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[30]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_7/U0/s_data2_reg[31]' (FD) to 'signal_multiplexer_7/U0/s_valid2_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (signal_multiplexer_7/\U0/s_valid2_reg )
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[0]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[1]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[2]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[3]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[4]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[5]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[6]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[7]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[8]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[9]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[10]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[11]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[12]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[13]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[14]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[15]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[16]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[17]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[18]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[19]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[20]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[21]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[22]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[23]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[24]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[25]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[26]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[27]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[28]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[29]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[30]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_6/U0/s_data2_reg[31]' (FD) to 'signal_multiplexer_6/U0/s_valid2_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (signal_multiplexer_6/\U0/s_valid2_reg )
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[0]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[1]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[2]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[3]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[4]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[5]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[6]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[7]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[8]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[9]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[10]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[11]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[12]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[13]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[14]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[15]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[16]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[17]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[18]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[19]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[20]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[21]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[22]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[23]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[24]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[25]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[26]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[27]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[28]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[29]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[30]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_5/U0/s_data2_reg[31]' (FD) to 'signal_multiplexer_5/U0/s_valid2_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (signal_multiplexer_5/\U0/s_valid2_reg )
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_4/U0/s_data2_reg[0]' (FD) to 'signal_multiplexer_4/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_4/U0/s_data2_reg[1]' (FD) to 'signal_multiplexer_4/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_4/U0/s_data2_reg[2]' (FD) to 'signal_multiplexer_4/U0/s_valid2_reg'
INFO: [Synth 8-3886] merging instance 'signal_multiplexer_4/U0/s_data2_reg[3]' (FD) to 'signal_multiplexer_4/U0/s_valid2_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (signal_multiplexer_4/\U0/s_valid2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (signal_multiplexer_3/\U0/s_valid2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (signal_multiplexer_2/\U0/s_valid2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (signal_multiplexer_19/\U0/s_valid2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (signal_multiplexer_18/\U0/s_valid2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dual_bram_0/\U0/bram_v1_0_S01_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dual_bram_0/\U0/bram_v1_0_S01_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dual_bram_0/\U0/bram_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dual_bram_0/\U0/bram_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (poly_tomont_0/\U0/s_bram_wea_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_write_web_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_dia_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_basemul_acc_0/\U0/s_bram_read_wea_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (polyvec_reduce_0/\U0/s_bram_wea_reg )
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (signal_multiplexer_17/\U0/s_valid2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (signal_multiplexer_0/\U0/s_en5_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (signal_multiplexer_1/\U0/s_en5_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (signal_multiplexer_12/\U0/s_valid1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (signal_multiplexer_14/\U0/s_valid1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (signal_multiplexer_16/\U0/s_valid2_reg )
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_4/U0/\ip2bus_data_i_D1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_4/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_4/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_4/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_3/U0/\ip2bus_data_i_D1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_3/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_3/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_3/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3__2.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3__2.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3__2.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3__2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_2/U0/\ip2bus_data_i_D1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_2/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_2/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_2/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3__1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_bram_ctrl_1/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_b2b_brst_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_bram_ctrl_1/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_bram_ctrl_1/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module kyberBD_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module kyberBD_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module kyberBD_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module kyberBD_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module kyberBD_axi_bram_ctrl_1_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_b2b_brst_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module kyberBD_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module kyberBD_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module kyberBD_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module kyberBD_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module kyberBD_axi_bram_ctrl_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:42 ; elapsed = 00:03:58 . Memory (MB): peak = 1311.238 ; gain = 747.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------------+------------+---------------+----------------+
|Module Name                         | RTL Object | Depth x Width | Implemented As | 
+------------------------------------+------------+---------------+----------------+
|polyvec_basemul_acc_montgomery_v1_0 | p_0_out    | 64x12         | LUT            | 
|polyvec_ntt_v1_0                    | p_0_out    | 128x12        | LUT            | 
+------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|true_dual_bram: | RAM_reg    | 2 K x 32(READ_FIRST)   | W | R | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|true_dual_bram: | RAM_reg    | 2 K x 32(READ_FIRST)   | W | R | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+--------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping                   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|barrett_reduce_v1_0       | (C:0x2000000)+((A:0x4ebf)*B)' | 16     | 16     | 27     | -      | 32     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|barrett_reduce_v1_0       | (C'-(A2*(B:0xd01))')'         | 16     | 13     | 16     | -      | 16     | 1    | 0    | 1    | -    | -     | 1    | 1    | 
|barrett_reduce_v1_0       | (C:0x2000000)+((A:0x4ebf)*B)' | 16     | 16     | 27     | -      | 32     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|barrett_reduce_v1_0       | (C'-(A2*(B:0xd01))')'         | 16     | 13     | 16     | -      | 16     | 1    | 0    | 1    | -    | -     | 1    | 1    | 
|fqmul_v1_0                | (A*B)'                        | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fqmul_v1_0                | (A*B)'                        | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fqmul_v1_0                | (A*B)'                        | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fqmul_v1_0                | (A*B)'                        | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fqmul_v1_0                | (A*B)'                        | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fqmul_v1_0                | (A*B)'                        | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|montgomery_reduction_v1_0 | (A2*(B:0x3f301))'             | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|montgomery_reduction_v1_0 | (C'-(A*(B:0xd01))')'          | 16     | 13     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|montgomery_reduction_v1_0 | (A2*(B:0x3f301))'             | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|montgomery_reduction_v1_0 | (C'-(A*(B:0xd01))')'          | 16     | 13     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|montgomery_reduction_v1_0 | (A2*(B:0x3f301))'             | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|montgomery_reduction_v1_0 | (C'-(A*(B:0xd01))')'          | 16     | 13     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|montgomery_reduction_v1_0 | (A2*(B:0x3f301))'             | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|montgomery_reduction_v1_0 | (C'-(A*(B:0xd01))')'          | 16     | 13     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|montgomery_reduction_v1_0 | (A2*(B:0x3f301))'             | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|montgomery_reduction_v1_0 | (C'-(A*(B:0xd01))')'          | 16     | 13     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|montgomery_reduction_v1_0 | (A2*(B:0x3f301))'             | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|montgomery_reduction_v1_0 | (C'-(A*(B:0xd01))')'          | 16     | 13     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|poly_tomont_v1_0          | (A2*(B:0x549))'               | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|poly_tomont_v1_0          | (A2*(B:0x549))'               | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+--------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_0/dual_bram_0/U0i_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_0/dual_bram_0/U0i_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_0/dual_bram_0/U0i_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_0/dual_bram_0/U0i_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_0/dual_bram_0/U0i_1/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_0/dual_bram_0/U0i_1/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_0/dual_bram_0/U0i_1/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_0/dual_bram_0/U0i_1/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_0/polyvec_invntt_0/U0/s_coeff0_to_fqmul00/U0/s_idx_zeta_reg[3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |keccak_f1600_bram_ip_v1_0__GB0 |           1|     15293|
|2     |keccak_f1600_bram_ip_v1_0__GB1 |           1|       192|
|3     |keccak_f1600_bram_ip_v1_0__GB2 |           1|       217|
|4     |keccak_f1600_bram_ip_v1_0__GB3 |           1|      1487|
|5     |kyberBD__GCB0                  |           1|     14436|
|6     |kyberBD__GCB1                  |           1|     13694|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:01 ; elapsed = 00:04:18 . Memory (MB): peak = 1311.238 ; gain = 747.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:19 ; elapsed = 00:04:35 . Memory (MB): peak = 1335.457 ; gain = 771.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|true_dual_bram: | RAM_reg    | 2 K x 32(READ_FIRST)   | W | R | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|true_dual_bram: | RAM_reg    | 2 K x 32(READ_FIRST)   | W | R | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |keccak_f1600_bram_ip_v1_0__GB0 |           1|     15293|
|2     |keccak_f1600_bram_ip_v1_0__GB1 |           1|       192|
|3     |keccak_f1600_bram_ip_v1_0__GB2 |           1|       217|
|4     |keccak_f1600_bram_ip_v1_0__GB3 |           1|      1487|
|5     |kyberBD_GT0                    |           1|     28130|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kyberBD_i/i_0/polyvec_basemul_acc_0/\U0/s_bram_write_addrb_reg[10] )
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_0/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_0/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_0/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_0/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_0/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_0/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_0/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_0/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_0/polyvec_invntt_0/U0/s_idx_zeta_reg[3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:38 ; elapsed = 00:05:15 . Memory (MB): peak = 1336.547 ; gain = 772.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |keccak_f1600_bram_ip_v1_0__GB0 |           1|      8152|
|2     |keccak_f1600_bram_ip_v1_0__GB1 |           1|        72|
|3     |keccak_f1600_bram_ip_v1_0__GB2 |           1|        82|
|4     |keccak_f1600_bram_ip_v1_0__GB3 |           1|       729|
|5     |kyberBD_GT0                    |           1|     15817|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/true_dual_bram_inst0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/polyvec_invntt_0/U0/s_idx_zeta_reg[3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:46 ; elapsed = 00:05:23 . Memory (MB): peak = 1338.328 ; gain = 774.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:46 ; elapsed = 00:05:23 . Memory (MB): peak = 1338.328 ; gain = 774.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:52 ; elapsed = 00:05:28 . Memory (MB): peak = 1338.328 ; gain = 774.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:52 ; elapsed = 00:05:28 . Memory (MB): peak = 1338.328 ; gain = 774.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:53 ; elapsed = 00:05:30 . Memory (MB): peak = 1339.316 ; gain = 775.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:53 ; elapsed = 00:05:30 . Memory (MB): peak = 1339.316 ; gain = 775.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                      | RTL Name                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|kyberBD_barrett_reduce_0_0       | U0/s_valid_out_reg                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kyberBD_barrett_reduce_0_1       | U0/s_valid_out_reg                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_fqmul1_vec_reg[8][15]         | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_fqmul2_vec_reg[8][15]         | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_fqmul0_vec_reg[8][15]         | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_fqmul4_vec_reg[8][15]         | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_fqmul5_vec_reg[8][15]         | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_fqmul3_vec_reg[8][15]         | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_bram_read_doa_vec_reg[8][15]  | 9      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_bram_read_doa_vec_reg[17][31] | 18     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_bram_read_dob_vec_reg[8][31]  | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_bram_read_dob_vec_reg[17][15] | 18     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_iteration_reg[7][2]           | 6      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|kyberBD_montgomery_reduction_0_0 | U0/s_valid_out_reg                 | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kyberBD_montgomery_reduction_0_1 | U0/s_valid_out_reg                 | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kyberBD_montgomery_reduction_0_2 | U0/s_valid_out_reg                 | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kyberBD_montgomery_reduction_0_3 | U0/s_valid_out_reg                 | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kyberBD_montgomery_reduction_0_4 | U0/s_valid_out_reg                 | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kyberBD_montgomery_reduction_0_5 | U0/s_valid_out_reg                 | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kyberBD_polyvec_invntt_0_0       | U0/s_valid0_from_barrett_reg[3]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kyberBD_polyvec_invntt_0_0       | U0/s_valid1_from_barrett_reg[3]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kyberBD_polyvec_invntt_0_0       | U0/s_data0_from_barrett_reg[3][15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|kyberBD_polyvec_invntt_0_0       | U0/s_data1_from_barrett_reg[3][15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|kyberBD_polyvec_invntt_0_0       | U0/s_kyber_k_it_reg[13][2]         | 12     | 3     | YES          | NO                 | YES               | 3      | 0       | 
|kyberBD_polyvec_invntt_0_0       | U0/s_length_reg[13][6]             | 13     | 7     | YES          | NO                 | YES               | 7      | 0       | 
|kyberBD_polyvec_invntt_0_0       | U0/s_j_reg[13][6]                  | 13     | 7     | YES          | NO                 | YES               | 7      | 0       | 
|kyberBD_polyvec_ntt_0_0          | U0/s_bram_dob_vec_reg[9][31]       | 10     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|kyberBD_polyvec_ntt_0_0          | U0/s_kyber_k_it_reg[13][2]         | 12     | 3     | YES          | NO                 | YES               | 3      | 0       | 
|kyberBD_polyvec_ntt_0_0          | U0/s_length_reg[13][6]             | 13     | 7     | YES          | NO                 | YES               | 7      | 0       | 
|kyberBD_polyvec_ntt_0_0          | U0/s_j_reg[13][6]                  | 13     | 7     | YES          | NO                 | YES               | 7      | 0       | 
+---------------------------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     1|
|3     |CARRY4    |   213|
|4     |DSP48E1_1 |     2|
|5     |DSP48E1_4 |     6|
|6     |DSP48E1_5 |     8|
|7     |DSP48E1_6 |     8|
|8     |LUT1      |   199|
|9     |LUT2      |   801|
|10    |LUT3      |  2994|
|11    |LUT4      |  1206|
|12    |LUT5      |  2263|
|13    |LUT6      |  3902|
|14    |MUXF7     |    29|
|15    |PS7       |     1|
|16    |RAMB18E1  |     1|
|17    |RAMB36E1  |     4|
|18    |SRL16     |     1|
|19    |SRL16E    |   305|
|20    |SRLC32E   |   207|
|21    |FDR       |   172|
|22    |FDRE      | 10062|
|23    |FDSE      |   132|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+-------------------------------------------------------------------+------+
|      |Instance                                           |Module                                                             |Cells |
+------+---------------------------------------------------+-------------------------------------------------------------------+------+
|1     |top                                                |                                                                   | 22647|
|2     |  kyberBD_i                                        |kyberBD                                                            | 22647|
|3     |    keccak_f1600_bram_ip_0                         |kyberBD_keccak_f1600_bram_ip_0_0                                   |  9012|
|4     |      U0                                           |keccak_f1600_bram_ip_v1_0                                          |  9012|
|5     |        keccak_f1600_mm_core_fast_inst             |keccak_f1600_mm_core_fast                                          |  6858|
|6     |    signal_multiplexer_7                           |kyberBD_signal_multiplexer_2_5                                     |   101|
|7     |      U0                                           |signal_multiplexer_v1_0__parameterized2_149                        |   101|
|8     |    signal_multiplexer_6                           |kyberBD_signal_multiplexer_2_4                                     |   101|
|9     |      U0                                           |signal_multiplexer_v1_0__parameterized2_148                        |   101|
|10    |    signal_multiplexer_5                           |kyberBD_signal_multiplexer_2_3                                     |   101|
|11    |      U0                                           |signal_multiplexer_v1_0__parameterized2_147                        |   101|
|12    |    signal_multiplexer_4                           |kyberBD_signal_multiplexer_2_2                                     |   101|
|13    |      U0                                           |signal_multiplexer_v1_0__parameterized2_146                        |   101|
|14    |    signal_multiplexer_3                           |kyberBD_signal_multiplexer_2_1                                     |   101|
|15    |      U0                                           |signal_multiplexer_v1_0__parameterized2_145                        |   101|
|16    |    signal_multiplexer_2                           |kyberBD_signal_multiplexer_2_0                                     |   101|
|17    |      U0                                           |signal_multiplexer_v1_0__parameterized2                            |   101|
|18    |    signal_multiplexer_19                          |kyberBD_signal_multiplexer_17_1                                    |   101|
|19    |      U0                                           |signal_multiplexer_v1_0_144                                        |   101|
|20    |    signal_multiplexer_18                          |kyberBD_signal_multiplexer_17_0                                    |   101|
|21    |      U0                                           |signal_multiplexer_v1_0_143                                        |   101|
|22    |    barrett_reduce_0                               |kyberBD_barrett_reduce_0_0                                         |    36|
|23    |      U0                                           |barrett_reduce_v1_0_142                                            |    36|
|24    |    barrett_reduce_1                               |kyberBD_barrett_reduce_0_1                                         |    36|
|25    |      U0                                           |barrett_reduce_v1_0                                                |    36|
|26    |    bram_port_selector_0                           |kyberBD_bram_port_selector_0_0                                     |   135|
|27    |    bram_port_selector_1                           |kyberBD_bram_port_selector_1_0                                     |    45|
|28    |      U0                                           |bram_port_selector_v1_0                                            |     1|
|29    |    dual_bram_0                                    |kyberBD_dual_bram_0_0                                              |   360|
|30    |      U0                                           |dual_bram_v1_0                                                     |   360|
|31    |        bram_v1_0_S00_AXI_inst                     |bram_v1_0_S_AXI                                                    |   180|
|32    |          true_dual_bram_inst0                     |true_dual_bram_141                                                 |    23|
|33    |        bram_v1_0_S01_AXI_inst                     |bram_v1_0_S_AXI_140                                                |   180|
|34    |          true_dual_bram_inst0                     |true_dual_bram                                                     |    23|
|35    |    polyvec_basemul_acc_0                          |kyberBD_polyvec_basemul_acc_0_1                                    |  1383|
|36    |      U0                                           |polyvec_basemul_acc_montgomery_v1_0                                |  1383|
|37    |    axi_gpio_1                                     |kyberBD_axi_gpio_1_0                                               |   122|
|38    |      U0                                           |axi_gpio__parameterized1                                           |   122|
|39    |        AXI_LITE_IPIF_I                            |axi_lite_ipif_137                                                  |    71|
|40    |          I_SLAVE_ATTACHMENT                       |slave_attachment_138                                               |    71|
|41    |            I_DECODER                              |address_decoder_139                                                |    23|
|42    |        gpio_core_1                                |GPIO_Core__parameterized0                                          |    45|
|43    |          \Not_Dual.INPUT_DOUBLE_REGS3             |cdc_sync__parameterized0                                           |    12|
|44    |    bram_port_selector_2                           |kyberBD_bram_port_selector_2_0                                     |    89|
|45    |    bram_port_selector_3                           |kyberBD_bram_port_selector_1_1                                     |    44|
|46    |    fqmul_0                                        |kyberBD_fqmul_0_0                                                  |     2|
|47    |      U0                                           |fqmul_v1_0_136                                                     |     2|
|48    |    fqmul_1                                        |kyberBD_fqmul_0_1                                                  |     2|
|49    |      U0                                           |fqmul_v1_0_135                                                     |     2|
|50    |    fqmul_2                                        |kyberBD_fqmul_0_2                                                  |     2|
|51    |      U0                                           |fqmul_v1_0_134                                                     |     2|
|52    |    fqmul_3                                        |kyberBD_fqmul_0_3                                                  |     2|
|53    |      U0                                           |fqmul_v1_0_133                                                     |     2|
|54    |    fqmul_4                                        |kyberBD_fqmul_0_4                                                  |     2|
|55    |      U0                                           |fqmul_v1_0_132                                                     |     2|
|56    |    fqmul_5                                        |kyberBD_fqmul_0_5                                                  |     2|
|57    |      U0                                           |fqmul_v1_0                                                         |     2|
|58    |    montgomery_reduction_0                         |kyberBD_montgomery_reduction_0_0                                   |    84|
|59    |      U0                                           |montgomery_reduction_v1_0_131                                      |    84|
|60    |    montgomery_reduction_1                         |kyberBD_montgomery_reduction_0_1                                   |    84|
|61    |      U0                                           |montgomery_reduction_v1_0_130                                      |    84|
|62    |    montgomery_reduction_2                         |kyberBD_montgomery_reduction_0_2                                   |    84|
|63    |      U0                                           |montgomery_reduction_v1_0_129                                      |    84|
|64    |    montgomery_reduction_3                         |kyberBD_montgomery_reduction_0_3                                   |    84|
|65    |      U0                                           |montgomery_reduction_v1_0_128                                      |    84|
|66    |    montgomery_reduction_4                         |kyberBD_montgomery_reduction_0_4                                   |    84|
|67    |      U0                                           |montgomery_reduction_v1_0_127                                      |    84|
|68    |    montgomery_reduction_5                         |kyberBD_montgomery_reduction_0_5                                   |    84|
|69    |      U0                                           |montgomery_reduction_v1_0                                          |    84|
|70    |    poly_tomont_0                                  |kyberBD_poly_tomont_0_0                                            |   127|
|71    |      U0                                           |poly_tomont_v1_0                                                   |   127|
|72    |    polyvec_invntt_0                               |kyberBD_polyvec_invntt_0_0                                         |   853|
|73    |      U0                                           |polyvec_invntt_v1_0                                                |   853|
|74    |    polyvec_ntt_0                                  |kyberBD_polyvec_ntt_0_0                                            |   872|
|75    |      U0                                           |polyvec_ntt_v1_0                                                   |   872|
|76    |    polyvec_reduce_0                               |kyberBD_polyvec_reduce_0_0                                         |   203|
|77    |      U0                                           |polyvec_reduce_v1_0                                                |   203|
|78    |    proc_sys_reset_0                               |kyberBD_proc_sys_reset_0_0                                         |    66|
|79    |      U0                                           |proc_sys_reset                                                     |    66|
|80    |        EXT_LPF                                    |lpf                                                                |    23|
|81    |          \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync__parameterized2                                           |     6|
|82    |          \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync__parameterized2_126                                       |     6|
|83    |        SEQ                                        |sequence_psr                                                       |    38|
|84    |          SEQ_COUNTER                              |upcnt_n                                                            |    13|
|85    |    signal_multiplexer_17                          |kyberBD_signal_multiplexer_16_0                                    |   101|
|86    |      U0                                           |signal_multiplexer_v1_0_125                                        |   101|
|87    |    signal_multiplexer_0                           |kyberBD_signal_multiplexer_0_0                                     |   106|
|88    |      U0                                           |signal_multiplexer_v1_0_124                                        |   106|
|89    |    signal_multiplexer_1                           |kyberBD_signal_multiplexer_0_1                                     |   106|
|90    |      U0                                           |signal_multiplexer_v1_0_123                                        |   106|
|91    |    signal_multiplexer_12                          |kyberBD_signal_multiplexer_12_0                                    |    67|
|92    |      U0                                           |signal_multiplexer_v1_0_122                                        |    67|
|93    |    signal_multiplexer_14                          |kyberBD_signal_multiplexer_12_2                                    |    67|
|94    |      U0                                           |signal_multiplexer_v1_0_121                                        |    67|
|95    |    signal_multiplexer_16                          |kyberBD_signal_multiplexer_12_4                                    |   101|
|96    |      U0                                           |signal_multiplexer_v1_0                                            |   101|
|97    |    processing_system7_0                           |kyberBD_processing_system7_0_0                                     |   244|
|98    |      inst                                         |processing_system7_v5_5_processing_system7                         |   244|
|99    |    axi_interconnect_0                             |kyberBD_axi_interconnect_0_0                                       |  5385|
|100   |      xbar                                         |kyberBD_xbar_0                                                     |   555|
|101   |        inst                                       |axi_crossbar_v2_1_20_axi_crossbar                                  |   555|
|102   |          \gen_sasd.crossbar_sasd_0                |axi_crossbar_v2_1_20_crossbar_sasd                                 |   555|
|103   |            addr_arbiter_inst                      |axi_crossbar_v2_1_20_addr_arbiter_sasd                             |   232|
|104   |            \gen_decerr.decerr_slave_inst          |axi_crossbar_v2_1_20_decerr_slave                                  |    51|
|105   |            reg_slice_r                            |axi_register_slice_v2_1_19_axic_register_slice__parameterized7     |   227|
|106   |            splitter_ar                            |axi_crossbar_v2_1_20_splitter__parameterized0                      |     6|
|107   |            splitter_aw                            |axi_crossbar_v2_1_20_splitter                                      |    18|
|108   |      m00_couplers                                 |m00_couplers_imp_1QP77VP                                           |   966|
|109   |        auto_pc                                    |kyberBD_auto_pc_0                                                  |   966|
|110   |          inst                                     |axi_protocol_converter_v2_1_19_axi_protocol_converter_98           |   966|
|111   |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_19_b2s_99                              |   966|
|112   |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_19_b2s_ar_channel_100                  |   175|
|113   |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm_117                  |    29|
|114   |                cmd_translator_0                   |axi_protocol_converter_v2_1_19_b2s_cmd_translator_118              |   146|
|115   |                  incr_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_incr_cmd_119                    |    79|
|116   |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_120                    |    62|
|117   |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_19_b2s_r_channel_101                   |    69|
|118   |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1_115 |    49|
|119   |                transaction_fifo_0                 |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2_116 |    18|
|120   |              SI_REG                               |axi_register_slice_v2_1_19_axi_register_slice_102                  |   484|
|121   |                \ar.ar_pipe                        |axi_register_slice_v2_1_19_axic_register_slice_111                 |   179|
|122   |                \aw.aw_pipe                        |axi_register_slice_v2_1_19_axic_register_slice_112                 |   183|
|123   |                \b.b_pipe                          |axi_register_slice_v2_1_19_axic_register_slice__parameterized1_113 |    12|
|124   |                \r.r_pipe                          |axi_register_slice_v2_1_19_axic_register_slice__parameterized2_114 |   110|
|125   |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_19_b2s_aw_channel_103                  |   179|
|126   |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm_107                  |    19|
|127   |                cmd_translator_0                   |axi_protocol_converter_v2_1_19_b2s_cmd_translator_108              |   152|
|128   |                  incr_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_incr_cmd_109                    |    76|
|129   |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_110                    |    72|
|130   |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_19_b2s_b_channel_104                   |    57|
|131   |                bid_fifo_0                         |axi_protocol_converter_v2_1_19_b2s_simple_fifo_105                 |    23|
|132   |                bresp_fifo_0                       |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0_106 |     9|
|133   |      m03_couplers                                 |m03_couplers_imp_1DHVX9D                                           |   966|
|134   |        auto_pc                                    |kyberBD_auto_pc_1                                                  |   966|
|135   |          inst                                     |axi_protocol_converter_v2_1_19_axi_protocol_converter_75           |   966|
|136   |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_19_b2s_76                              |   966|
|137   |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_19_b2s_ar_channel_77                   |   175|
|138   |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm_94                   |    29|
|139   |                cmd_translator_0                   |axi_protocol_converter_v2_1_19_b2s_cmd_translator_95               |   146|
|140   |                  incr_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_incr_cmd_96                     |    79|
|141   |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_97                     |    62|
|142   |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_19_b2s_r_channel_78                    |    69|
|143   |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1_92  |    49|
|144   |                transaction_fifo_0                 |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2_93  |    18|
|145   |              SI_REG                               |axi_register_slice_v2_1_19_axi_register_slice_79                   |   484|
|146   |                \ar.ar_pipe                        |axi_register_slice_v2_1_19_axic_register_slice_88                  |   179|
|147   |                \aw.aw_pipe                        |axi_register_slice_v2_1_19_axic_register_slice_89                  |   183|
|148   |                \b.b_pipe                          |axi_register_slice_v2_1_19_axic_register_slice__parameterized1_90  |    12|
|149   |                \r.r_pipe                          |axi_register_slice_v2_1_19_axic_register_slice__parameterized2_91  |   110|
|150   |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_19_b2s_aw_channel_80                   |   179|
|151   |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm_84                   |    19|
|152   |                cmd_translator_0                   |axi_protocol_converter_v2_1_19_b2s_cmd_translator_85               |   152|
|153   |                  incr_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_incr_cmd_86                     |    76|
|154   |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_87                     |    72|
|155   |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_19_b2s_b_channel_81                    |    57|
|156   |                bid_fifo_0                         |axi_protocol_converter_v2_1_19_b2s_simple_fifo_82                  |    23|
|157   |                bresp_fifo_0                       |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0_83  |     9|
|158   |      m04_couplers                                 |m04_couplers_imp_14RS86I                                           |   966|
|159   |        auto_pc                                    |kyberBD_auto_pc_2                                                  |   966|
|160   |          inst                                     |axi_protocol_converter_v2_1_19_axi_protocol_converter_52           |   966|
|161   |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_19_b2s_53                              |   966|
|162   |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_19_b2s_ar_channel_54                   |   175|
|163   |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm_71                   |    29|
|164   |                cmd_translator_0                   |axi_protocol_converter_v2_1_19_b2s_cmd_translator_72               |   146|
|165   |                  incr_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_incr_cmd_73                     |    79|
|166   |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_74                     |    62|
|167   |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_19_b2s_r_channel_55                    |    69|
|168   |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1_69  |    49|
|169   |                transaction_fifo_0                 |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2_70  |    18|
|170   |              SI_REG                               |axi_register_slice_v2_1_19_axi_register_slice_56                   |   484|
|171   |                \ar.ar_pipe                        |axi_register_slice_v2_1_19_axic_register_slice_65                  |   179|
|172   |                \aw.aw_pipe                        |axi_register_slice_v2_1_19_axic_register_slice_66                  |   183|
|173   |                \b.b_pipe                          |axi_register_slice_v2_1_19_axic_register_slice__parameterized1_67  |    12|
|174   |                \r.r_pipe                          |axi_register_slice_v2_1_19_axic_register_slice__parameterized2_68  |   110|
|175   |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_19_b2s_aw_channel_57                   |   179|
|176   |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm_61                   |    19|
|177   |                cmd_translator_0                   |axi_protocol_converter_v2_1_19_b2s_cmd_translator_62               |   152|
|178   |                  incr_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_incr_cmd_63                     |    76|
|179   |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_64                     |    72|
|180   |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_19_b2s_b_channel_58                    |    57|
|181   |                bid_fifo_0                         |axi_protocol_converter_v2_1_19_b2s_simple_fifo_59                  |    23|
|182   |                bresp_fifo_0                       |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0_60  |     9|
|183   |      m05_couplers                                 |m05_couplers_imp_5X6C6H                                            |   966|
|184   |        auto_pc                                    |kyberBD_auto_pc_3                                                  |   966|
|185   |          inst                                     |axi_protocol_converter_v2_1_19_axi_protocol_converter_29           |   966|
|186   |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_19_b2s_30                              |   966|
|187   |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_19_b2s_ar_channel_31                   |   175|
|188   |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm_48                   |    29|
|189   |                cmd_translator_0                   |axi_protocol_converter_v2_1_19_b2s_cmd_translator_49               |   146|
|190   |                  incr_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_incr_cmd_50                     |    79|
|191   |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_51                     |    62|
|192   |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_19_b2s_r_channel_32                    |    69|
|193   |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1_46  |    49|
|194   |                transaction_fifo_0                 |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2_47  |    18|
|195   |              SI_REG                               |axi_register_slice_v2_1_19_axi_register_slice_33                   |   484|
|196   |                \ar.ar_pipe                        |axi_register_slice_v2_1_19_axic_register_slice_42                  |   179|
|197   |                \aw.aw_pipe                        |axi_register_slice_v2_1_19_axic_register_slice_43                  |   183|
|198   |                \b.b_pipe                          |axi_register_slice_v2_1_19_axic_register_slice__parameterized1_44  |    12|
|199   |                \r.r_pipe                          |axi_register_slice_v2_1_19_axic_register_slice__parameterized2_45  |   110|
|200   |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_19_b2s_aw_channel_34                   |   179|
|201   |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm_38                   |    19|
|202   |                cmd_translator_0                   |axi_protocol_converter_v2_1_19_b2s_cmd_translator_39               |   152|
|203   |                  incr_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_incr_cmd_40                     |    76|
|204   |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_41                     |    72|
|205   |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_19_b2s_b_channel_35                    |    57|
|206   |                bid_fifo_0                         |axi_protocol_converter_v2_1_19_b2s_simple_fifo_36                  |    23|
|207   |                bresp_fifo_0                       |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0_37  |     9|
|208   |      m06_couplers                                 |m06_couplers_imp_JN7Q99                                            |   966|
|209   |        auto_pc                                    |kyberBD_auto_pc_4                                                  |   966|
|210   |          inst                                     |axi_protocol_converter_v2_1_19_axi_protocol_converter              |   966|
|211   |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_19_b2s                                 |   966|
|212   |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_19_b2s_ar_channel                      |   175|
|213   |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm                      |    29|
|214   |                cmd_translator_0                   |axi_protocol_converter_v2_1_19_b2s_cmd_translator_26               |   146|
|215   |                  incr_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_incr_cmd_27                     |    79|
|216   |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_28                     |    62|
|217   |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_19_b2s_r_channel                       |    69|
|218   |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1     |    49|
|219   |                transaction_fifo_0                 |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2     |    18|
|220   |              SI_REG                               |axi_register_slice_v2_1_19_axi_register_slice                      |   484|
|221   |                \ar.ar_pipe                        |axi_register_slice_v2_1_19_axic_register_slice                     |   179|
|222   |                \aw.aw_pipe                        |axi_register_slice_v2_1_19_axic_register_slice_25                  |   183|
|223   |                \b.b_pipe                          |axi_register_slice_v2_1_19_axic_register_slice__parameterized1     |    12|
|224   |                \r.r_pipe                          |axi_register_slice_v2_1_19_axic_register_slice__parameterized2     |   110|
|225   |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_19_b2s_aw_channel                      |   179|
|226   |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm                      |    19|
|227   |                cmd_translator_0                   |axi_protocol_converter_v2_1_19_b2s_cmd_translator                  |   152|
|228   |                  incr_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_incr_cmd                        |    76|
|229   |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_wrap_cmd                        |    72|
|230   |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_19_b2s_b_channel                       |    57|
|231   |                bid_fifo_0                         |axi_protocol_converter_v2_1_19_b2s_simple_fifo                     |    23|
|232   |                bresp_fifo_0                       |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0     |     9|
|233   |      s00_couplers                                 |s00_couplers_imp_SILQ2H                                            |     0|
|234   |        auto_pc                                    |kyberBD_auto_pc_5                                                  |     0|
|235   |    axi_gpio_4                                     |kyberBD_axi_gpio_4_0                                               |   102|
|236   |      U0                                           |axi_gpio__parameterized3                                           |   102|
|237   |        AXI_LITE_IPIF_I                            |axi_lite_ipif_19                                                   |    71|
|238   |          I_SLAVE_ATTACHMENT                       |slave_attachment_23                                                |    71|
|239   |            I_DECODER                              |address_decoder_24                                                 |    25|
|240   |        gpio_core_1                                |GPIO_Core__parameterized1_20                                       |    28|
|241   |          \Dual.INPUT_DOUBLE_REGS4                 |cdc_sync__parameterized1_21                                        |     4|
|242   |          \Dual.INPUT_DOUBLE_REGS5                 |cdc_sync__parameterized1_22                                        |     4|
|243   |    axi_gpio_3                                     |kyberBD_axi_gpio_3_0                                               |   102|
|244   |      U0                                           |axi_gpio__parameterized3__2                                        |   102|
|245   |        AXI_LITE_IPIF_I                            |axi_lite_ipif_13                                                   |    71|
|246   |          I_SLAVE_ATTACHMENT                       |slave_attachment_17                                                |    71|
|247   |            I_DECODER                              |address_decoder_18                                                 |    25|
|248   |        gpio_core_1                                |GPIO_Core__parameterized1_14                                       |    28|
|249   |          \Dual.INPUT_DOUBLE_REGS4                 |cdc_sync__parameterized1_15                                        |     4|
|250   |          \Dual.INPUT_DOUBLE_REGS5                 |cdc_sync__parameterized1_16                                        |     4|
|251   |    axi_gpio_2                                     |kyberBD_axi_gpio_2_0                                               |   102|
|252   |      U0                                           |axi_gpio__parameterized3__1                                        |   102|
|253   |        AXI_LITE_IPIF_I                            |axi_lite_ipif_9                                                    |    71|
|254   |          I_SLAVE_ATTACHMENT                       |slave_attachment_11                                                |    71|
|255   |            I_DECODER                              |address_decoder_12                                                 |    25|
|256   |        gpio_core_1                                |GPIO_Core__parameterized1                                          |    28|
|257   |          \Dual.INPUT_DOUBLE_REGS4                 |cdc_sync__parameterized1                                           |     4|
|258   |          \Dual.INPUT_DOUBLE_REGS5                 |cdc_sync__parameterized1_10                                        |     4|
|259   |    axi_gpio_0                                     |kyberBD_axi_gpio_0_0                                               |   522|
|260   |      U0                                           |axi_gpio                                                           |   522|
|261   |        AXI_LITE_IPIF_I                            |axi_lite_ipif                                                      |   131|
|262   |          I_SLAVE_ATTACHMENT                       |slave_attachment                                                   |   131|
|263   |            I_DECODER                              |address_decoder                                                    |    55|
|264   |        gpio_core_1                                |GPIO_Core                                                          |   357|
|265   |          \Not_Dual.INPUT_DOUBLE_REGS3             |cdc_sync                                                           |   128|
|266   |    axi_bram_ctrl_1                                |kyberBD_axi_bram_ctrl_1_0                                          |   447|
|267   |      U0                                           |axi_bram_ctrl_1                                                    |   447|
|268   |        \gext_inst.abcv4_0_ext_inst                |axi_bram_ctrl_top_2                                                |   447|
|269   |          \GEN_AXI4.I_FULL_AXI                     |full_axi_3                                                         |   447|
|270   |            \GEN_ARB.I_SNG_PORT                    |sng_port_arb_4                                                     |    28|
|271   |            I_RD_CHNL                              |rd_chnl_5                                                          |   282|
|272   |              \GEN_NO_RD_CMD_OPT.I_WRAP_BRST       |wrap_brst_8                                                        |    60|
|273   |            I_WR_CHNL                              |wr_chnl_6                                                          |   116|
|274   |              I_WRAP_BRST                          |wrap_brst_7                                                        |    41|
|275   |    axi_bram_ctrl_0                                |kyberBD_axi_bram_ctrl_0_0                                          |   447|
|276   |      U0                                           |axi_bram_ctrl                                                      |   447|
|277   |        \gext_inst.abcv4_0_ext_inst                |axi_bram_ctrl_top                                                  |   447|
|278   |          \GEN_AXI4.I_FULL_AXI                     |full_axi                                                           |   447|
|279   |            \GEN_ARB.I_SNG_PORT                    |sng_port_arb                                                       |    28|
|280   |            I_RD_CHNL                              |rd_chnl                                                            |   282|
|281   |              \GEN_NO_RD_CMD_OPT.I_WRAP_BRST       |wrap_brst_0                                                        |    60|
|282   |            I_WR_CHNL                              |wr_chnl                                                            |   116|
|283   |              I_WRAP_BRST                          |wrap_brst                                                          |    41|
|284   |    timer2_0                                       |kyberBD_timer2_0_0                                                 |    41|
|285   |      U0                                           |timer2_v1_0                                                        |    41|
+------+---------------------------------------------------+-------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:53 ; elapsed = 00:05:30 . Memory (MB): peak = 1339.316 ; gain = 775.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 114 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:46 ; elapsed = 00:05:10 . Memory (MB): peak = 1339.316 ; gain = 669.262
Synthesis Optimization Complete : Time (s): cpu = 00:04:54 ; elapsed = 00:05:31 . Memory (MB): peak = 1339.316 ; gain = 775.164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 444 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1363.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 173 instances were transformed.
  FDR => FDRE: 172 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1045 Infos, 248 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:07 ; elapsed = 00:05:46 . Memory (MB): peak = 1363.832 ; gain = 1061.652
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1363.832 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Projects/kyber-fpga/kyber-fpga.runs/synth_1/kyberBD_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1363.832 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file kyberBD_wrapper_utilization_synth.rpt -pb kyberBD_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 16 19:09:37 2021...
