<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v</a>
time_elapsed: 0.004s
ram usage: 9624 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/utd-sv -e fpu_cnt_lead0_lvl2 <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v</a>
entity @fpu_cnt_lead0_lvl2 (i1$ %din_7_4_eq_0, i1$ %din_7_6_eq_0, i1$ %lead0_4b_0_hi, i1$ %din_3_0_eq_0, i1$ %din_3_2_eq_0, i1$ %lead0_4b_0_lo) -&gt; (i1$ %din_7_0_eq_0, i1$ %lead0_8b_1, i1$ %lead0_8b_0) {
    %0 = const i1 0
    %din_7_0_eq_01 = sig i1 %0
    %1 = const i1 0
    %lead0_8b_11 = sig i1 %1
    %2 = const i1 0
    %lead0_8b_01 = sig i1 %2
    %din_3_0_eq_01 = prb i1$ %din_3_0_eq_0
    %din_7_4_eq_01 = prb i1$ %din_7_4_eq_0
    %3 = and i1 %din_3_0_eq_01, %din_7_4_eq_01
    %4 = const time 0s 1e
    drv i1$ %din_7_0_eq_01, %3, %4
    %din_7_4_eq_02 = prb i1$ %din_7_4_eq_0
    %5 = not i1 %din_7_4_eq_02
    %din_7_6_eq_01 = prb i1$ %din_7_6_eq_0
    %6 = and i1 %5, %din_7_6_eq_01
    %din_7_4_eq_03 = prb i1$ %din_7_4_eq_0
    %din_3_2_eq_01 = prb i1$ %din_3_2_eq_0
    %7 = and i1 %din_7_4_eq_03, %din_3_2_eq_01
    %8 = or i1 %6, %7
    %9 = const time 0s 1e
    drv i1$ %lead0_8b_11, %8, %9
    %din_7_4_eq_04 = prb i1$ %din_7_4_eq_0
    %10 = not i1 %din_7_4_eq_04
    %lead0_4b_0_hi1 = prb i1$ %lead0_4b_0_hi
    %11 = and i1 %10, %lead0_4b_0_hi1
    %din_7_4_eq_05 = prb i1$ %din_7_4_eq_0
    %lead0_4b_0_lo1 = prb i1$ %lead0_4b_0_lo
    %12 = and i1 %din_7_4_eq_05, %lead0_4b_0_lo1
    %13 = or i1 %11, %12
    %14 = const time 0s 1e
    drv i1$ %lead0_8b_01, %13, %14
    %15 = const i1 0
    %16 = const time 0s
    drv i1$ %din_7_0_eq_0, %15, %16
    %17 = const i1 0
    %18 = const time 0s
    drv i1$ %lead0_8b_1, %17, %18
    %19 = const i1 0
    %20 = const time 0s
    drv i1$ %lead0_8b_0, %19, %20
}

</pre>
</body>