
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
   0:	00 64 00 20 cd 61 00 00 81 e4 00 00 85 61 00 00     .d. .a.......a..
  10:	85 61 00 00 85 61 00 00 85 61 00 00 00 00 00 00     .a...a...a......
	...
  2c:	51 59 00 00 85 61 00 00 00 00 00 00 f9 58 00 00     QY...a.......X..
  3c:	85 61 00 00                                         .a..

00000040 <_irq_vector_table>:
  40:	31 5a 00 00 31 5a 00 00 31 5a 00 00 31 5a 00 00     1Z..1Z..1Z..1Z..
  50:	31 5a 00 00 31 5a 00 00 31 5a 00 00 31 5a 00 00     1Z..1Z..1Z..1Z..
  60:	31 5a 00 00 31 5a 00 00 31 5a 00 00 31 5a 00 00     1Z..1Z..1Z..1Z..
  70:	31 5a 00 00 31 5a 00 00 31 5a 00 00 31 5a 00 00     1Z..1Z..1Z..1Z..
  80:	31 5a 00 00 31 5a 00 00 31 5a 00 00 31 5a 00 00     1Z..1Z..1Z..1Z..
  90:	31 5a 00 00 31 5a 00 00 31 5a 00 00 31 5a 00 00     1Z..1Z..1Z..1Z..
  a0:	31 5a 00 00 31 5a 00 00 31 5a 00 00 31 5a 00 00     1Z..1Z..1Z..1Z..
  b0:	31 5a 00 00 31 5a 00 00 31 5a 00 00 31 5a 00 00     1Z..1Z..1Z..1Z..
  c0:	31 5a 00 00 31 5a 00 00 31 5a 00 00 31 5a 00 00     1Z..1Z..1Z..1Z..
  d0:	31 5a 00 00 31 5a 00 00 31 5a 00 00 31 5a 00 00     1Z..1Z..1Z..1Z..
  e0:	31 5a 00 00 31 5a 00 00 31 5a 00 00 31 5a 00 00     1Z..1Z..1Z..1Z..
  f0:	31 5a 00 00 31 5a 00 00 31 5a 00 00 31 5a 00 00     1Z..1Z..1Z..1Z..

Disassembly of section text:

00000100 <memchr>:
     100:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     104:	2a10      	cmp	r2, #16
     106:	db2b      	blt.n	160 <CONFIG_IDLE_STACK_SIZE+0x20>
     108:	f010 0f07 	tst.w	r0, #7
     10c:	d008      	beq.n	120 <memchr+0x20>
     10e:	f810 3b01 	ldrb.w	r3, [r0], #1
     112:	3a01      	subs	r2, #1
     114:	428b      	cmp	r3, r1
     116:	d02d      	beq.n	174 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x7>
     118:	f010 0f07 	tst.w	r0, #7
     11c:	b342      	cbz	r2, 170 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x3>
     11e:	d1f6      	bne.n	10e <memchr+0xe>
     120:	b4f0      	push	{r4, r5, r6, r7}
     122:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
     126:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
     12a:	f022 0407 	bic.w	r4, r2, #7
     12e:	f07f 0700 	mvns.w	r7, #0
     132:	2300      	movs	r3, #0
     134:	e8f0 5602 	ldrd	r5, r6, [r0], #8
     138:	3c08      	subs	r4, #8
     13a:	ea85 0501 	eor.w	r5, r5, r1
     13e:	ea86 0601 	eor.w	r6, r6, r1
     142:	fa85 f547 	uadd8	r5, r5, r7
     146:	faa3 f587 	sel	r5, r3, r7
     14a:	fa86 f647 	uadd8	r6, r6, r7
     14e:	faa5 f687 	sel	r6, r5, r7
     152:	b98e      	cbnz	r6, 178 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xb>
     154:	d1ee      	bne.n	134 <memchr+0x34>
     156:	bcf0      	pop	{r4, r5, r6, r7}
     158:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     15c:	f002 0207 	and.w	r2, r2, #7
     160:	b132      	cbz	r2, 170 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x3>
     162:	f810 3b01 	ldrb.w	r3, [r0], #1
     166:	3a01      	subs	r2, #1
     168:	ea83 0301 	eor.w	r3, r3, r1
     16c:	b113      	cbz	r3, 174 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x7>
     16e:	d1f8      	bne.n	162 <CONFIG_IDLE_STACK_SIZE+0x22>
     170:	2000      	movs	r0, #0
     172:	4770      	bx	lr
     174:	3801      	subs	r0, #1
     176:	4770      	bx	lr
     178:	2d00      	cmp	r5, #0
     17a:	bf06      	itte	eq
     17c:	4635      	moveq	r5, r6
     17e:	3803      	subeq	r0, #3
     180:	3807      	subne	r0, #7
     182:	f015 0f01 	tst.w	r5, #1
     186:	d107      	bne.n	198 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2b>
     188:	3001      	adds	r0, #1
     18a:	f415 7f80 	tst.w	r5, #256	; 0x100
     18e:	bf02      	ittt	eq
     190:	3001      	addeq	r0, #1
     192:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
     196:	3001      	addeq	r0, #1
     198:	bcf0      	pop	{r4, r5, r6, r7}
     19a:	3801      	subs	r0, #1
     19c:	4770      	bx	lr
     19e:	bf00      	nop

000001a0 <__aeabi_drsub>:
     1a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     1a4:	e002      	b.n	1ac <__adddf3>
     1a6:	bf00      	nop

000001a8 <__aeabi_dsub>:
     1a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000001ac <__adddf3>:
     1ac:	b530      	push	{r4, r5, lr}
     1ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
     1b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
     1b6:	ea94 0f05 	teq	r4, r5
     1ba:	bf08      	it	eq
     1bc:	ea90 0f02 	teqeq	r0, r2
     1c0:	bf1f      	itttt	ne
     1c2:	ea54 0c00 	orrsne.w	ip, r4, r0
     1c6:	ea55 0c02 	orrsne.w	ip, r5, r2
     1ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     1ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     1d2:	f000 80e2 	beq.w	39a <__adddf3+0x1ee>
     1d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
     1da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     1de:	bfb8      	it	lt
     1e0:	426d      	neglt	r5, r5
     1e2:	dd0c      	ble.n	1fe <__adddf3+0x52>
     1e4:	442c      	add	r4, r5
     1e6:	ea80 0202 	eor.w	r2, r0, r2
     1ea:	ea81 0303 	eor.w	r3, r1, r3
     1ee:	ea82 0000 	eor.w	r0, r2, r0
     1f2:	ea83 0101 	eor.w	r1, r3, r1
     1f6:	ea80 0202 	eor.w	r2, r0, r2
     1fa:	ea81 0303 	eor.w	r3, r1, r3
     1fe:	2d36      	cmp	r5, #54	; 0x36
     200:	bf88      	it	hi
     202:	bd30      	pophi	{r4, r5, pc}
     204:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     208:	ea4f 3101 	mov.w	r1, r1, lsl #12
     20c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     210:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     214:	d002      	beq.n	21c <__adddf3+0x70>
     216:	4240      	negs	r0, r0
     218:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     21c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     220:	ea4f 3303 	mov.w	r3, r3, lsl #12
     224:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     228:	d002      	beq.n	230 <__adddf3+0x84>
     22a:	4252      	negs	r2, r2
     22c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     230:	ea94 0f05 	teq	r4, r5
     234:	f000 80a7 	beq.w	386 <__adddf3+0x1da>
     238:	f1a4 0401 	sub.w	r4, r4, #1
     23c:	f1d5 0e20 	rsbs	lr, r5, #32
     240:	db0d      	blt.n	25e <__adddf3+0xb2>
     242:	fa02 fc0e 	lsl.w	ip, r2, lr
     246:	fa22 f205 	lsr.w	r2, r2, r5
     24a:	1880      	adds	r0, r0, r2
     24c:	f141 0100 	adc.w	r1, r1, #0
     250:	fa03 f20e 	lsl.w	r2, r3, lr
     254:	1880      	adds	r0, r0, r2
     256:	fa43 f305 	asr.w	r3, r3, r5
     25a:	4159      	adcs	r1, r3
     25c:	e00e      	b.n	27c <__adddf3+0xd0>
     25e:	f1a5 0520 	sub.w	r5, r5, #32
     262:	f10e 0e20 	add.w	lr, lr, #32
     266:	2a01      	cmp	r2, #1
     268:	fa03 fc0e 	lsl.w	ip, r3, lr
     26c:	bf28      	it	cs
     26e:	f04c 0c02 	orrcs.w	ip, ip, #2
     272:	fa43 f305 	asr.w	r3, r3, r5
     276:	18c0      	adds	r0, r0, r3
     278:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     27c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     280:	d507      	bpl.n	292 <__adddf3+0xe6>
     282:	f04f 0e00 	mov.w	lr, #0
     286:	f1dc 0c00 	rsbs	ip, ip, #0
     28a:	eb7e 0000 	sbcs.w	r0, lr, r0
     28e:	eb6e 0101 	sbc.w	r1, lr, r1
     292:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     296:	d31b      	bcc.n	2d0 <__adddf3+0x124>
     298:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     29c:	d30c      	bcc.n	2b8 <__adddf3+0x10c>
     29e:	0849      	lsrs	r1, r1, #1
     2a0:	ea5f 0030 	movs.w	r0, r0, rrx
     2a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
     2a8:	f104 0401 	add.w	r4, r4, #1
     2ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
     2b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     2b4:	f080 809a 	bcs.w	3ec <__adddf3+0x240>
     2b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     2bc:	bf08      	it	eq
     2be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     2c2:	f150 0000 	adcs.w	r0, r0, #0
     2c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     2ca:	ea41 0105 	orr.w	r1, r1, r5
     2ce:	bd30      	pop	{r4, r5, pc}
     2d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     2d4:	4140      	adcs	r0, r0
     2d6:	eb41 0101 	adc.w	r1, r1, r1
     2da:	3c01      	subs	r4, #1
     2dc:	bf28      	it	cs
     2de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     2e2:	d2e9      	bcs.n	2b8 <__adddf3+0x10c>
     2e4:	f091 0f00 	teq	r1, #0
     2e8:	bf04      	itt	eq
     2ea:	4601      	moveq	r1, r0
     2ec:	2000      	moveq	r0, #0
     2ee:	fab1 f381 	clz	r3, r1
     2f2:	bf08      	it	eq
     2f4:	3320      	addeq	r3, #32
     2f6:	f1a3 030b 	sub.w	r3, r3, #11
     2fa:	f1b3 0220 	subs.w	r2, r3, #32
     2fe:	da0c      	bge.n	31a <__adddf3+0x16e>
     300:	320c      	adds	r2, #12
     302:	dd08      	ble.n	316 <__adddf3+0x16a>
     304:	f102 0c14 	add.w	ip, r2, #20
     308:	f1c2 020c 	rsb	r2, r2, #12
     30c:	fa01 f00c 	lsl.w	r0, r1, ip
     310:	fa21 f102 	lsr.w	r1, r1, r2
     314:	e00c      	b.n	330 <__adddf3+0x184>
     316:	f102 0214 	add.w	r2, r2, #20
     31a:	bfd8      	it	le
     31c:	f1c2 0c20 	rsble	ip, r2, #32
     320:	fa01 f102 	lsl.w	r1, r1, r2
     324:	fa20 fc0c 	lsr.w	ip, r0, ip
     328:	bfdc      	itt	le
     32a:	ea41 010c 	orrle.w	r1, r1, ip
     32e:	4090      	lslle	r0, r2
     330:	1ae4      	subs	r4, r4, r3
     332:	bfa2      	ittt	ge
     334:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     338:	4329      	orrge	r1, r5
     33a:	bd30      	popge	{r4, r5, pc}
     33c:	ea6f 0404 	mvn.w	r4, r4
     340:	3c1f      	subs	r4, #31
     342:	da1c      	bge.n	37e <__adddf3+0x1d2>
     344:	340c      	adds	r4, #12
     346:	dc0e      	bgt.n	366 <__adddf3+0x1ba>
     348:	f104 0414 	add.w	r4, r4, #20
     34c:	f1c4 0220 	rsb	r2, r4, #32
     350:	fa20 f004 	lsr.w	r0, r0, r4
     354:	fa01 f302 	lsl.w	r3, r1, r2
     358:	ea40 0003 	orr.w	r0, r0, r3
     35c:	fa21 f304 	lsr.w	r3, r1, r4
     360:	ea45 0103 	orr.w	r1, r5, r3
     364:	bd30      	pop	{r4, r5, pc}
     366:	f1c4 040c 	rsb	r4, r4, #12
     36a:	f1c4 0220 	rsb	r2, r4, #32
     36e:	fa20 f002 	lsr.w	r0, r0, r2
     372:	fa01 f304 	lsl.w	r3, r1, r4
     376:	ea40 0003 	orr.w	r0, r0, r3
     37a:	4629      	mov	r1, r5
     37c:	bd30      	pop	{r4, r5, pc}
     37e:	fa21 f004 	lsr.w	r0, r1, r4
     382:	4629      	mov	r1, r5
     384:	bd30      	pop	{r4, r5, pc}
     386:	f094 0f00 	teq	r4, #0
     38a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     38e:	bf06      	itte	eq
     390:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     394:	3401      	addeq	r4, #1
     396:	3d01      	subne	r5, #1
     398:	e74e      	b.n	238 <__adddf3+0x8c>
     39a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     39e:	bf18      	it	ne
     3a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     3a4:	d029      	beq.n	3fa <__adddf3+0x24e>
     3a6:	ea94 0f05 	teq	r4, r5
     3aa:	bf08      	it	eq
     3ac:	ea90 0f02 	teqeq	r0, r2
     3b0:	d005      	beq.n	3be <__adddf3+0x212>
     3b2:	ea54 0c00 	orrs.w	ip, r4, r0
     3b6:	bf04      	itt	eq
     3b8:	4619      	moveq	r1, r3
     3ba:	4610      	moveq	r0, r2
     3bc:	bd30      	pop	{r4, r5, pc}
     3be:	ea91 0f03 	teq	r1, r3
     3c2:	bf1e      	ittt	ne
     3c4:	2100      	movne	r1, #0
     3c6:	2000      	movne	r0, #0
     3c8:	bd30      	popne	{r4, r5, pc}
     3ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     3ce:	d105      	bne.n	3dc <__adddf3+0x230>
     3d0:	0040      	lsls	r0, r0, #1
     3d2:	4149      	adcs	r1, r1
     3d4:	bf28      	it	cs
     3d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     3da:	bd30      	pop	{r4, r5, pc}
     3dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     3e0:	bf3c      	itt	cc
     3e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     3e6:	bd30      	popcc	{r4, r5, pc}
     3e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     3ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     3f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     3f4:	f04f 0000 	mov.w	r0, #0
     3f8:	bd30      	pop	{r4, r5, pc}
     3fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     3fe:	bf1a      	itte	ne
     400:	4619      	movne	r1, r3
     402:	4610      	movne	r0, r2
     404:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     408:	bf1c      	itt	ne
     40a:	460b      	movne	r3, r1
     40c:	4602      	movne	r2, r0
     40e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     412:	bf06      	itte	eq
     414:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     418:	ea91 0f03 	teqeq	r1, r3
     41c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     420:	bd30      	pop	{r4, r5, pc}
     422:	bf00      	nop

00000424 <__aeabi_ui2d>:
     424:	f090 0f00 	teq	r0, #0
     428:	bf04      	itt	eq
     42a:	2100      	moveq	r1, #0
     42c:	4770      	bxeq	lr
     42e:	b530      	push	{r4, r5, lr}
     430:	f44f 6480 	mov.w	r4, #1024	; 0x400
     434:	f104 0432 	add.w	r4, r4, #50	; 0x32
     438:	f04f 0500 	mov.w	r5, #0
     43c:	f04f 0100 	mov.w	r1, #0
     440:	e750      	b.n	2e4 <__adddf3+0x138>
     442:	bf00      	nop

00000444 <__aeabi_i2d>:
     444:	f090 0f00 	teq	r0, #0
     448:	bf04      	itt	eq
     44a:	2100      	moveq	r1, #0
     44c:	4770      	bxeq	lr
     44e:	b530      	push	{r4, r5, lr}
     450:	f44f 6480 	mov.w	r4, #1024	; 0x400
     454:	f104 0432 	add.w	r4, r4, #50	; 0x32
     458:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     45c:	bf48      	it	mi
     45e:	4240      	negmi	r0, r0
     460:	f04f 0100 	mov.w	r1, #0
     464:	e73e      	b.n	2e4 <__adddf3+0x138>
     466:	bf00      	nop

00000468 <__aeabi_f2d>:
     468:	0042      	lsls	r2, r0, #1
     46a:	ea4f 01e2 	mov.w	r1, r2, asr #3
     46e:	ea4f 0131 	mov.w	r1, r1, rrx
     472:	ea4f 7002 	mov.w	r0, r2, lsl #28
     476:	bf1f      	itttt	ne
     478:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     47c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     480:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     484:	4770      	bxne	lr
     486:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     48a:	bf08      	it	eq
     48c:	4770      	bxeq	lr
     48e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     492:	bf04      	itt	eq
     494:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     498:	4770      	bxeq	lr
     49a:	b530      	push	{r4, r5, lr}
     49c:	f44f 7460 	mov.w	r4, #896	; 0x380
     4a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     4a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     4a8:	e71c      	b.n	2e4 <__adddf3+0x138>
     4aa:	bf00      	nop

000004ac <__aeabi_ul2d>:
     4ac:	ea50 0201 	orrs.w	r2, r0, r1
     4b0:	bf08      	it	eq
     4b2:	4770      	bxeq	lr
     4b4:	b530      	push	{r4, r5, lr}
     4b6:	f04f 0500 	mov.w	r5, #0
     4ba:	e00a      	b.n	4d2 <__aeabi_l2d+0x16>

000004bc <__aeabi_l2d>:
     4bc:	ea50 0201 	orrs.w	r2, r0, r1
     4c0:	bf08      	it	eq
     4c2:	4770      	bxeq	lr
     4c4:	b530      	push	{r4, r5, lr}
     4c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     4ca:	d502      	bpl.n	4d2 <__aeabi_l2d+0x16>
     4cc:	4240      	negs	r0, r0
     4ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     4d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
     4d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
     4da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     4de:	f43f aed8 	beq.w	292 <__adddf3+0xe6>
     4e2:	f04f 0203 	mov.w	r2, #3
     4e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     4ea:	bf18      	it	ne
     4ec:	3203      	addne	r2, #3
     4ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     4f2:	bf18      	it	ne
     4f4:	3203      	addne	r2, #3
     4f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     4fa:	f1c2 0320 	rsb	r3, r2, #32
     4fe:	fa00 fc03 	lsl.w	ip, r0, r3
     502:	fa20 f002 	lsr.w	r0, r0, r2
     506:	fa01 fe03 	lsl.w	lr, r1, r3
     50a:	ea40 000e 	orr.w	r0, r0, lr
     50e:	fa21 f102 	lsr.w	r1, r1, r2
     512:	4414      	add	r4, r2
     514:	e6bd      	b.n	292 <__adddf3+0xe6>
     516:	bf00      	nop

00000518 <__aeabi_dmul>:
     518:	b570      	push	{r4, r5, r6, lr}
     51a:	f04f 0cff 	mov.w	ip, #255	; 0xff
     51e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     522:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     526:	bf1d      	ittte	ne
     528:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     52c:	ea94 0f0c 	teqne	r4, ip
     530:	ea95 0f0c 	teqne	r5, ip
     534:	f000 f8de 	bleq	6f4 <__aeabi_dmul+0x1dc>
     538:	442c      	add	r4, r5
     53a:	ea81 0603 	eor.w	r6, r1, r3
     53e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
     542:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
     546:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
     54a:	bf18      	it	ne
     54c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
     550:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     554:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     558:	d038      	beq.n	5cc <__aeabi_dmul+0xb4>
     55a:	fba0 ce02 	umull	ip, lr, r0, r2
     55e:	f04f 0500 	mov.w	r5, #0
     562:	fbe1 e502 	umlal	lr, r5, r1, r2
     566:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
     56a:	fbe0 e503 	umlal	lr, r5, r0, r3
     56e:	f04f 0600 	mov.w	r6, #0
     572:	fbe1 5603 	umlal	r5, r6, r1, r3
     576:	f09c 0f00 	teq	ip, #0
     57a:	bf18      	it	ne
     57c:	f04e 0e01 	orrne.w	lr, lr, #1
     580:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
     584:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
     588:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
     58c:	d204      	bcs.n	598 <__aeabi_dmul+0x80>
     58e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
     592:	416d      	adcs	r5, r5
     594:	eb46 0606 	adc.w	r6, r6, r6
     598:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
     59c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
     5a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
     5a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
     5a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
     5ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     5b0:	bf88      	it	hi
     5b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     5b6:	d81e      	bhi.n	5f6 <__aeabi_dmul+0xde>
     5b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
     5bc:	bf08      	it	eq
     5be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
     5c2:	f150 0000 	adcs.w	r0, r0, #0
     5c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     5ca:	bd70      	pop	{r4, r5, r6, pc}
     5cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
     5d0:	ea46 0101 	orr.w	r1, r6, r1
     5d4:	ea40 0002 	orr.w	r0, r0, r2
     5d8:	ea81 0103 	eor.w	r1, r1, r3
     5dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
     5e0:	bfc2      	ittt	gt
     5e2:	ebd4 050c 	rsbsgt	r5, r4, ip
     5e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     5ea:	bd70      	popgt	{r4, r5, r6, pc}
     5ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     5f0:	f04f 0e00 	mov.w	lr, #0
     5f4:	3c01      	subs	r4, #1
     5f6:	f300 80ab 	bgt.w	750 <__aeabi_dmul+0x238>
     5fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
     5fe:	bfde      	ittt	le
     600:	2000      	movle	r0, #0
     602:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
     606:	bd70      	pople	{r4, r5, r6, pc}
     608:	f1c4 0400 	rsb	r4, r4, #0
     60c:	3c20      	subs	r4, #32
     60e:	da35      	bge.n	67c <__aeabi_dmul+0x164>
     610:	340c      	adds	r4, #12
     612:	dc1b      	bgt.n	64c <__aeabi_dmul+0x134>
     614:	f104 0414 	add.w	r4, r4, #20
     618:	f1c4 0520 	rsb	r5, r4, #32
     61c:	fa00 f305 	lsl.w	r3, r0, r5
     620:	fa20 f004 	lsr.w	r0, r0, r4
     624:	fa01 f205 	lsl.w	r2, r1, r5
     628:	ea40 0002 	orr.w	r0, r0, r2
     62c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
     630:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     634:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     638:	fa21 f604 	lsr.w	r6, r1, r4
     63c:	eb42 0106 	adc.w	r1, r2, r6
     640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     644:	bf08      	it	eq
     646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     64a:	bd70      	pop	{r4, r5, r6, pc}
     64c:	f1c4 040c 	rsb	r4, r4, #12
     650:	f1c4 0520 	rsb	r5, r4, #32
     654:	fa00 f304 	lsl.w	r3, r0, r4
     658:	fa20 f005 	lsr.w	r0, r0, r5
     65c:	fa01 f204 	lsl.w	r2, r1, r4
     660:	ea40 0002 	orr.w	r0, r0, r2
     664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     668:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     66c:	f141 0100 	adc.w	r1, r1, #0
     670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     674:	bf08      	it	eq
     676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     67a:	bd70      	pop	{r4, r5, r6, pc}
     67c:	f1c4 0520 	rsb	r5, r4, #32
     680:	fa00 f205 	lsl.w	r2, r0, r5
     684:	ea4e 0e02 	orr.w	lr, lr, r2
     688:	fa20 f304 	lsr.w	r3, r0, r4
     68c:	fa01 f205 	lsl.w	r2, r1, r5
     690:	ea43 0302 	orr.w	r3, r3, r2
     694:	fa21 f004 	lsr.w	r0, r1, r4
     698:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     69c:	fa21 f204 	lsr.w	r2, r1, r4
     6a0:	ea20 0002 	bic.w	r0, r0, r2
     6a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
     6a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     6ac:	bf08      	it	eq
     6ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     6b2:	bd70      	pop	{r4, r5, r6, pc}
     6b4:	f094 0f00 	teq	r4, #0
     6b8:	d10f      	bne.n	6da <__aeabi_dmul+0x1c2>
     6ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
     6be:	0040      	lsls	r0, r0, #1
     6c0:	eb41 0101 	adc.w	r1, r1, r1
     6c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     6c8:	bf08      	it	eq
     6ca:	3c01      	subeq	r4, #1
     6cc:	d0f7      	beq.n	6be <__aeabi_dmul+0x1a6>
     6ce:	ea41 0106 	orr.w	r1, r1, r6
     6d2:	f095 0f00 	teq	r5, #0
     6d6:	bf18      	it	ne
     6d8:	4770      	bxne	lr
     6da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
     6de:	0052      	lsls	r2, r2, #1
     6e0:	eb43 0303 	adc.w	r3, r3, r3
     6e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
     6e8:	bf08      	it	eq
     6ea:	3d01      	subeq	r5, #1
     6ec:	d0f7      	beq.n	6de <__aeabi_dmul+0x1c6>
     6ee:	ea43 0306 	orr.w	r3, r3, r6
     6f2:	4770      	bx	lr
     6f4:	ea94 0f0c 	teq	r4, ip
     6f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     6fc:	bf18      	it	ne
     6fe:	ea95 0f0c 	teqne	r5, ip
     702:	d00c      	beq.n	71e <__aeabi_dmul+0x206>
     704:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     708:	bf18      	it	ne
     70a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     70e:	d1d1      	bne.n	6b4 <__aeabi_dmul+0x19c>
     710:	ea81 0103 	eor.w	r1, r1, r3
     714:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     718:	f04f 0000 	mov.w	r0, #0
     71c:	bd70      	pop	{r4, r5, r6, pc}
     71e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     722:	bf06      	itte	eq
     724:	4610      	moveq	r0, r2
     726:	4619      	moveq	r1, r3
     728:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     72c:	d019      	beq.n	762 <__aeabi_dmul+0x24a>
     72e:	ea94 0f0c 	teq	r4, ip
     732:	d102      	bne.n	73a <__aeabi_dmul+0x222>
     734:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
     738:	d113      	bne.n	762 <__aeabi_dmul+0x24a>
     73a:	ea95 0f0c 	teq	r5, ip
     73e:	d105      	bne.n	74c <__aeabi_dmul+0x234>
     740:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
     744:	bf1c      	itt	ne
     746:	4610      	movne	r0, r2
     748:	4619      	movne	r1, r3
     74a:	d10a      	bne.n	762 <__aeabi_dmul+0x24a>
     74c:	ea81 0103 	eor.w	r1, r1, r3
     750:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     754:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     758:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     75c:	f04f 0000 	mov.w	r0, #0
     760:	bd70      	pop	{r4, r5, r6, pc}
     762:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     766:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
     76a:	bd70      	pop	{r4, r5, r6, pc}

0000076c <__aeabi_ddiv>:
     76c:	b570      	push	{r4, r5, r6, lr}
     76e:	f04f 0cff 	mov.w	ip, #255	; 0xff
     772:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     776:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     77a:	bf1d      	ittte	ne
     77c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     780:	ea94 0f0c 	teqne	r4, ip
     784:	ea95 0f0c 	teqne	r5, ip
     788:	f000 f8a7 	bleq	8da <CONFIG_ISR_STACK_SIZE+0xda>
     78c:	eba4 0405 	sub.w	r4, r4, r5
     790:	ea81 0e03 	eor.w	lr, r1, r3
     794:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     798:	ea4f 3101 	mov.w	r1, r1, lsl #12
     79c:	f000 8088 	beq.w	8b0 <CONFIG_ISR_STACK_SIZE+0xb0>
     7a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
     7a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
     7a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
     7ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
     7b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
     7b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
     7b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
     7bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
     7c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
     7c4:	429d      	cmp	r5, r3
     7c6:	bf08      	it	eq
     7c8:	4296      	cmpeq	r6, r2
     7ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
     7ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
     7d2:	d202      	bcs.n	7da <__aeabi_ddiv+0x6e>
     7d4:	085b      	lsrs	r3, r3, #1
     7d6:	ea4f 0232 	mov.w	r2, r2, rrx
     7da:	1ab6      	subs	r6, r6, r2
     7dc:	eb65 0503 	sbc.w	r5, r5, r3
     7e0:	085b      	lsrs	r3, r3, #1
     7e2:	ea4f 0232 	mov.w	r2, r2, rrx
     7e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
     7ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
     7ee:	ebb6 0e02 	subs.w	lr, r6, r2
     7f2:	eb75 0e03 	sbcs.w	lr, r5, r3
     7f6:	bf22      	ittt	cs
     7f8:	1ab6      	subcs	r6, r6, r2
     7fa:	4675      	movcs	r5, lr
     7fc:	ea40 000c 	orrcs.w	r0, r0, ip
     800:	085b      	lsrs	r3, r3, #1
     802:	ea4f 0232 	mov.w	r2, r2, rrx
     806:	ebb6 0e02 	subs.w	lr, r6, r2
     80a:	eb75 0e03 	sbcs.w	lr, r5, r3
     80e:	bf22      	ittt	cs
     810:	1ab6      	subcs	r6, r6, r2
     812:	4675      	movcs	r5, lr
     814:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     818:	085b      	lsrs	r3, r3, #1
     81a:	ea4f 0232 	mov.w	r2, r2, rrx
     81e:	ebb6 0e02 	subs.w	lr, r6, r2
     822:	eb75 0e03 	sbcs.w	lr, r5, r3
     826:	bf22      	ittt	cs
     828:	1ab6      	subcs	r6, r6, r2
     82a:	4675      	movcs	r5, lr
     82c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     830:	085b      	lsrs	r3, r3, #1
     832:	ea4f 0232 	mov.w	r2, r2, rrx
     836:	ebb6 0e02 	subs.w	lr, r6, r2
     83a:	eb75 0e03 	sbcs.w	lr, r5, r3
     83e:	bf22      	ittt	cs
     840:	1ab6      	subcs	r6, r6, r2
     842:	4675      	movcs	r5, lr
     844:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     848:	ea55 0e06 	orrs.w	lr, r5, r6
     84c:	d018      	beq.n	880 <CONFIG_ISR_STACK_SIZE+0x80>
     84e:	ea4f 1505 	mov.w	r5, r5, lsl #4
     852:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
     856:	ea4f 1606 	mov.w	r6, r6, lsl #4
     85a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     85e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
     862:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     866:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
     86a:	d1c0      	bne.n	7ee <__aeabi_ddiv+0x82>
     86c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     870:	d10b      	bne.n	88a <CONFIG_ISR_STACK_SIZE+0x8a>
     872:	ea41 0100 	orr.w	r1, r1, r0
     876:	f04f 0000 	mov.w	r0, #0
     87a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
     87e:	e7b6      	b.n	7ee <__aeabi_ddiv+0x82>
     880:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     884:	bf04      	itt	eq
     886:	4301      	orreq	r1, r0
     888:	2000      	moveq	r0, #0
     88a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     88e:	bf88      	it	hi
     890:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     894:	f63f aeaf 	bhi.w	5f6 <__aeabi_dmul+0xde>
     898:	ebb5 0c03 	subs.w	ip, r5, r3
     89c:	bf04      	itt	eq
     89e:	ebb6 0c02 	subseq.w	ip, r6, r2
     8a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     8a6:	f150 0000 	adcs.w	r0, r0, #0
     8aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     8ae:	bd70      	pop	{r4, r5, r6, pc}
     8b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
     8b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
     8b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
     8bc:	bfc2      	ittt	gt
     8be:	ebd4 050c 	rsbsgt	r5, r4, ip
     8c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     8c6:	bd70      	popgt	{r4, r5, r6, pc}
     8c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     8cc:	f04f 0e00 	mov.w	lr, #0
     8d0:	3c01      	subs	r4, #1
     8d2:	e690      	b.n	5f6 <__aeabi_dmul+0xde>
     8d4:	ea45 0e06 	orr.w	lr, r5, r6
     8d8:	e68d      	b.n	5f6 <__aeabi_dmul+0xde>
     8da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     8de:	ea94 0f0c 	teq	r4, ip
     8e2:	bf08      	it	eq
     8e4:	ea95 0f0c 	teqeq	r5, ip
     8e8:	f43f af3b 	beq.w	762 <__aeabi_dmul+0x24a>
     8ec:	ea94 0f0c 	teq	r4, ip
     8f0:	d10a      	bne.n	908 <CONFIG_ISR_STACK_SIZE+0x108>
     8f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     8f6:	f47f af34 	bne.w	762 <__aeabi_dmul+0x24a>
     8fa:	ea95 0f0c 	teq	r5, ip
     8fe:	f47f af25 	bne.w	74c <__aeabi_dmul+0x234>
     902:	4610      	mov	r0, r2
     904:	4619      	mov	r1, r3
     906:	e72c      	b.n	762 <__aeabi_dmul+0x24a>
     908:	ea95 0f0c 	teq	r5, ip
     90c:	d106      	bne.n	91c <CONFIG_ISR_STACK_SIZE+0x11c>
     90e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     912:	f43f aefd 	beq.w	710 <__aeabi_dmul+0x1f8>
     916:	4610      	mov	r0, r2
     918:	4619      	mov	r1, r3
     91a:	e722      	b.n	762 <__aeabi_dmul+0x24a>
     91c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     920:	bf18      	it	ne
     922:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     926:	f47f aec5 	bne.w	6b4 <__aeabi_dmul+0x19c>
     92a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
     92e:	f47f af0d 	bne.w	74c <__aeabi_dmul+0x234>
     932:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
     936:	f47f aeeb 	bne.w	710 <__aeabi_dmul+0x1f8>
     93a:	e712      	b.n	762 <__aeabi_dmul+0x24a>

0000093c <__aeabi_d2f>:
     93c:	ea4f 0241 	mov.w	r2, r1, lsl #1
     940:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
     944:	bf24      	itt	cs
     946:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
     94a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
     94e:	d90d      	bls.n	96c <__aeabi_d2f+0x30>
     950:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     954:	ea4f 02c0 	mov.w	r2, r0, lsl #3
     958:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
     95c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
     960:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
     964:	bf08      	it	eq
     966:	f020 0001 	biceq.w	r0, r0, #1
     96a:	4770      	bx	lr
     96c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
     970:	d121      	bne.n	9b6 <__aeabi_d2f+0x7a>
     972:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
     976:	bfbc      	itt	lt
     978:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
     97c:	4770      	bxlt	lr
     97e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     982:	ea4f 5252 	mov.w	r2, r2, lsr #21
     986:	f1c2 0218 	rsb	r2, r2, #24
     98a:	f1c2 0c20 	rsb	ip, r2, #32
     98e:	fa10 f30c 	lsls.w	r3, r0, ip
     992:	fa20 f002 	lsr.w	r0, r0, r2
     996:	bf18      	it	ne
     998:	f040 0001 	orrne.w	r0, r0, #1
     99c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     9a0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
     9a4:	fa03 fc0c 	lsl.w	ip, r3, ip
     9a8:	ea40 000c 	orr.w	r0, r0, ip
     9ac:	fa23 f302 	lsr.w	r3, r3, r2
     9b0:	ea4f 0343 	mov.w	r3, r3, lsl #1
     9b4:	e7cc      	b.n	950 <__aeabi_d2f+0x14>
     9b6:	ea7f 5362 	mvns.w	r3, r2, asr #21
     9ba:	d107      	bne.n	9cc <__aeabi_d2f+0x90>
     9bc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
     9c0:	bf1e      	ittt	ne
     9c2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
     9c6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
     9ca:	4770      	bxne	lr
     9cc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
     9d0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     9d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     9d8:	4770      	bx	lr
     9da:	bf00      	nop

000009dc <__aeabi_uldivmod>:
     9dc:	b953      	cbnz	r3, 9f4 <__aeabi_uldivmod+0x18>
     9de:	b94a      	cbnz	r2, 9f4 <__aeabi_uldivmod+0x18>
     9e0:	2900      	cmp	r1, #0
     9e2:	bf08      	it	eq
     9e4:	2800      	cmpeq	r0, #0
     9e6:	bf1c      	itt	ne
     9e8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     9ec:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     9f0:	f000 b80c 	b.w	a0c <__aeabi_idiv0>
     9f4:	f1ad 0c08 	sub.w	ip, sp, #8
     9f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     9fc:	f000 f8ce 	bl	b9c <__udivmoddi4>
     a00:	f8dd e004 	ldr.w	lr, [sp, #4]
     a04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     a08:	b004      	add	sp, #16
     a0a:	4770      	bx	lr

00000a0c <__aeabi_idiv0>:
     a0c:	4770      	bx	lr
     a0e:	bf00      	nop

00000a10 <__gedf2>:
     a10:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
     a14:	e006      	b.n	a24 <__cmpdf2+0x4>
     a16:	bf00      	nop

00000a18 <__ledf2>:
     a18:	f04f 0c01 	mov.w	ip, #1
     a1c:	e002      	b.n	a24 <__cmpdf2+0x4>
     a1e:	bf00      	nop

00000a20 <__cmpdf2>:
     a20:	f04f 0c01 	mov.w	ip, #1
     a24:	f84d cd04 	str.w	ip, [sp, #-4]!
     a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     a34:	bf18      	it	ne
     a36:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
     a3a:	d01b      	beq.n	a74 <__cmpdf2+0x54>
     a3c:	b001      	add	sp, #4
     a3e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
     a42:	bf0c      	ite	eq
     a44:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
     a48:	ea91 0f03 	teqne	r1, r3
     a4c:	bf02      	ittt	eq
     a4e:	ea90 0f02 	teqeq	r0, r2
     a52:	2000      	moveq	r0, #0
     a54:	4770      	bxeq	lr
     a56:	f110 0f00 	cmn.w	r0, #0
     a5a:	ea91 0f03 	teq	r1, r3
     a5e:	bf58      	it	pl
     a60:	4299      	cmppl	r1, r3
     a62:	bf08      	it	eq
     a64:	4290      	cmpeq	r0, r2
     a66:	bf2c      	ite	cs
     a68:	17d8      	asrcs	r0, r3, #31
     a6a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
     a6e:	f040 0001 	orr.w	r0, r0, #1
     a72:	4770      	bx	lr
     a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     a7c:	d102      	bne.n	a84 <__cmpdf2+0x64>
     a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
     a82:	d107      	bne.n	a94 <__cmpdf2+0x74>
     a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     a8c:	d1d6      	bne.n	a3c <__cmpdf2+0x1c>
     a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
     a92:	d0d3      	beq.n	a3c <__cmpdf2+0x1c>
     a94:	f85d 0b04 	ldr.w	r0, [sp], #4
     a98:	4770      	bx	lr
     a9a:	bf00      	nop

00000a9c <__aeabi_cdrcmple>:
     a9c:	4684      	mov	ip, r0
     a9e:	4610      	mov	r0, r2
     aa0:	4662      	mov	r2, ip
     aa2:	468c      	mov	ip, r1
     aa4:	4619      	mov	r1, r3
     aa6:	4663      	mov	r3, ip
     aa8:	e000      	b.n	aac <__aeabi_cdcmpeq>
     aaa:	bf00      	nop

00000aac <__aeabi_cdcmpeq>:
     aac:	b501      	push	{r0, lr}
     aae:	f7ff ffb7 	bl	a20 <__cmpdf2>
     ab2:	2800      	cmp	r0, #0
     ab4:	bf48      	it	mi
     ab6:	f110 0f00 	cmnmi.w	r0, #0
     aba:	bd01      	pop	{r0, pc}

00000abc <__aeabi_dcmpeq>:
     abc:	f84d ed08 	str.w	lr, [sp, #-8]!
     ac0:	f7ff fff4 	bl	aac <__aeabi_cdcmpeq>
     ac4:	bf0c      	ite	eq
     ac6:	2001      	moveq	r0, #1
     ac8:	2000      	movne	r0, #0
     aca:	f85d fb08 	ldr.w	pc, [sp], #8
     ace:	bf00      	nop

00000ad0 <__aeabi_dcmplt>:
     ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
     ad4:	f7ff ffea 	bl	aac <__aeabi_cdcmpeq>
     ad8:	bf34      	ite	cc
     ada:	2001      	movcc	r0, #1
     adc:	2000      	movcs	r0, #0
     ade:	f85d fb08 	ldr.w	pc, [sp], #8
     ae2:	bf00      	nop

00000ae4 <__aeabi_dcmple>:
     ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
     ae8:	f7ff ffe0 	bl	aac <__aeabi_cdcmpeq>
     aec:	bf94      	ite	ls
     aee:	2001      	movls	r0, #1
     af0:	2000      	movhi	r0, #0
     af2:	f85d fb08 	ldr.w	pc, [sp], #8
     af6:	bf00      	nop

00000af8 <__aeabi_dcmpge>:
     af8:	f84d ed08 	str.w	lr, [sp, #-8]!
     afc:	f7ff ffce 	bl	a9c <__aeabi_cdrcmple>
     b00:	bf94      	ite	ls
     b02:	2001      	movls	r0, #1
     b04:	2000      	movhi	r0, #0
     b06:	f85d fb08 	ldr.w	pc, [sp], #8
     b0a:	bf00      	nop

00000b0c <__aeabi_dcmpgt>:
     b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
     b10:	f7ff ffc4 	bl	a9c <__aeabi_cdrcmple>
     b14:	bf34      	ite	cc
     b16:	2001      	movcc	r0, #1
     b18:	2000      	movcs	r0, #0
     b1a:	f85d fb08 	ldr.w	pc, [sp], #8
     b1e:	bf00      	nop

00000b20 <__aeabi_dcmpun>:
     b20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     b24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     b28:	d102      	bne.n	b30 <__aeabi_dcmpun+0x10>
     b2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
     b2e:	d10a      	bne.n	b46 <__aeabi_dcmpun+0x26>
     b30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     b34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     b38:	d102      	bne.n	b40 <__aeabi_dcmpun+0x20>
     b3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
     b3e:	d102      	bne.n	b46 <__aeabi_dcmpun+0x26>
     b40:	f04f 0000 	mov.w	r0, #0
     b44:	4770      	bx	lr
     b46:	f04f 0001 	mov.w	r0, #1
     b4a:	4770      	bx	lr

00000b4c <__aeabi_d2iz>:
     b4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
     b50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
     b54:	d215      	bcs.n	b82 <__aeabi_d2iz+0x36>
     b56:	d511      	bpl.n	b7c <__aeabi_d2iz+0x30>
     b58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
     b5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
     b60:	d912      	bls.n	b88 <__aeabi_d2iz+0x3c>
     b62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     b66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     b6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
     b6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     b72:	fa23 f002 	lsr.w	r0, r3, r2
     b76:	bf18      	it	ne
     b78:	4240      	negne	r0, r0
     b7a:	4770      	bx	lr
     b7c:	f04f 0000 	mov.w	r0, #0
     b80:	4770      	bx	lr
     b82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
     b86:	d105      	bne.n	b94 <__aeabi_d2iz+0x48>
     b88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
     b8c:	bf08      	it	eq
     b8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
     b92:	4770      	bx	lr
     b94:	f04f 0000 	mov.w	r0, #0
     b98:	4770      	bx	lr
     b9a:	bf00      	nop

00000b9c <__udivmoddi4>:
     b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     ba0:	4607      	mov	r7, r0
     ba2:	468c      	mov	ip, r1
     ba4:	4608      	mov	r0, r1
     ba6:	9e09      	ldr	r6, [sp, #36]	; 0x24
     ba8:	4615      	mov	r5, r2
     baa:	463c      	mov	r4, r7
     bac:	4619      	mov	r1, r3
     bae:	2b00      	cmp	r3, #0
     bb0:	f040 80c6 	bne.w	d40 <__udivmoddi4+0x1a4>
     bb4:	4282      	cmp	r2, r0
     bb6:	fab2 f782 	clz	r7, r2
     bba:	d946      	bls.n	c4a <__udivmoddi4+0xae>
     bbc:	b14f      	cbz	r7, bd2 <__udivmoddi4+0x36>
     bbe:	f1c7 0e20 	rsb	lr, r7, #32
     bc2:	fa24 fe0e 	lsr.w	lr, r4, lr
     bc6:	fa00 f307 	lsl.w	r3, r0, r7
     bca:	40bd      	lsls	r5, r7
     bcc:	ea4e 0c03 	orr.w	ip, lr, r3
     bd0:	40bc      	lsls	r4, r7
     bd2:	ea4f 4815 	mov.w	r8, r5, lsr #16
     bd6:	fa1f fe85 	uxth.w	lr, r5
     bda:	fbbc f9f8 	udiv	r9, ip, r8
     bde:	0c22      	lsrs	r2, r4, #16
     be0:	fb08 c319 	mls	r3, r8, r9, ip
     be4:	fb09 fa0e 	mul.w	sl, r9, lr
     be8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
     bec:	459a      	cmp	sl, r3
     bee:	d928      	bls.n	c42 <__udivmoddi4+0xa6>
     bf0:	18eb      	adds	r3, r5, r3
     bf2:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
     bf6:	d204      	bcs.n	c02 <__udivmoddi4+0x66>
     bf8:	459a      	cmp	sl, r3
     bfa:	d902      	bls.n	c02 <__udivmoddi4+0x66>
     bfc:	f1a9 0002 	sub.w	r0, r9, #2
     c00:	442b      	add	r3, r5
     c02:	eba3 030a 	sub.w	r3, r3, sl
     c06:	b2a4      	uxth	r4, r4
     c08:	fbb3 f2f8 	udiv	r2, r3, r8
     c0c:	fb08 3312 	mls	r3, r8, r2, r3
     c10:	fb02 fe0e 	mul.w	lr, r2, lr
     c14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     c18:	45a6      	cmp	lr, r4
     c1a:	d914      	bls.n	c46 <__udivmoddi4+0xaa>
     c1c:	192c      	adds	r4, r5, r4
     c1e:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
     c22:	d203      	bcs.n	c2c <__udivmoddi4+0x90>
     c24:	45a6      	cmp	lr, r4
     c26:	d901      	bls.n	c2c <__udivmoddi4+0x90>
     c28:	1e93      	subs	r3, r2, #2
     c2a:	442c      	add	r4, r5
     c2c:	eba4 040e 	sub.w	r4, r4, lr
     c30:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     c34:	b11e      	cbz	r6, c3e <__udivmoddi4+0xa2>
     c36:	40fc      	lsrs	r4, r7
     c38:	2300      	movs	r3, #0
     c3a:	6034      	str	r4, [r6, #0]
     c3c:	6073      	str	r3, [r6, #4]
     c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     c42:	4648      	mov	r0, r9
     c44:	e7dd      	b.n	c02 <__udivmoddi4+0x66>
     c46:	4613      	mov	r3, r2
     c48:	e7f0      	b.n	c2c <__udivmoddi4+0x90>
     c4a:	b902      	cbnz	r2, c4e <__udivmoddi4+0xb2>
     c4c:	deff      	udf	#255	; 0xff
     c4e:	bb87      	cbnz	r7, cb2 <__udivmoddi4+0x116>
     c50:	1a83      	subs	r3, r0, r2
     c52:	2101      	movs	r1, #1
     c54:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     c58:	b2aa      	uxth	r2, r5
     c5a:	fbb3 fcfe 	udiv	ip, r3, lr
     c5e:	0c20      	lsrs	r0, r4, #16
     c60:	fb0e 331c 	mls	r3, lr, ip, r3
     c64:	fb0c f802 	mul.w	r8, ip, r2
     c68:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     c6c:	4598      	cmp	r8, r3
     c6e:	d963      	bls.n	d38 <__udivmoddi4+0x19c>
     c70:	18eb      	adds	r3, r5, r3
     c72:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     c76:	d204      	bcs.n	c82 <__udivmoddi4+0xe6>
     c78:	4598      	cmp	r8, r3
     c7a:	d902      	bls.n	c82 <__udivmoddi4+0xe6>
     c7c:	f1ac 0002 	sub.w	r0, ip, #2
     c80:	442b      	add	r3, r5
     c82:	eba3 0308 	sub.w	r3, r3, r8
     c86:	b2a4      	uxth	r4, r4
     c88:	fbb3 fcfe 	udiv	ip, r3, lr
     c8c:	fb0e 331c 	mls	r3, lr, ip, r3
     c90:	fb0c f202 	mul.w	r2, ip, r2
     c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     c98:	42a2      	cmp	r2, r4
     c9a:	d94f      	bls.n	d3c <__udivmoddi4+0x1a0>
     c9c:	192c      	adds	r4, r5, r4
     c9e:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
     ca2:	d204      	bcs.n	cae <__udivmoddi4+0x112>
     ca4:	42a2      	cmp	r2, r4
     ca6:	d902      	bls.n	cae <__udivmoddi4+0x112>
     ca8:	f1ac 0302 	sub.w	r3, ip, #2
     cac:	442c      	add	r4, r5
     cae:	1aa4      	subs	r4, r4, r2
     cb0:	e7be      	b.n	c30 <__udivmoddi4+0x94>
     cb2:	f1c7 0c20 	rsb	ip, r7, #32
     cb6:	fa20 f80c 	lsr.w	r8, r0, ip
     cba:	fa00 f307 	lsl.w	r3, r0, r7
     cbe:	fa24 fc0c 	lsr.w	ip, r4, ip
     cc2:	40bd      	lsls	r5, r7
     cc4:	ea4c 0203 	orr.w	r2, ip, r3
     cc8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     ccc:	b2ab      	uxth	r3, r5
     cce:	fbb8 fcfe 	udiv	ip, r8, lr
     cd2:	0c11      	lsrs	r1, r2, #16
     cd4:	fb0e 801c 	mls	r0, lr, ip, r8
     cd8:	fb0c f903 	mul.w	r9, ip, r3
     cdc:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
     ce0:	4581      	cmp	r9, r0
     ce2:	fa04 f407 	lsl.w	r4, r4, r7
     ce6:	d923      	bls.n	d30 <__udivmoddi4+0x194>
     ce8:	1828      	adds	r0, r5, r0
     cea:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
     cee:	d204      	bcs.n	cfa <__udivmoddi4+0x15e>
     cf0:	4581      	cmp	r9, r0
     cf2:	d902      	bls.n	cfa <__udivmoddi4+0x15e>
     cf4:	f1ac 0102 	sub.w	r1, ip, #2
     cf8:	4428      	add	r0, r5
     cfa:	eba0 0009 	sub.w	r0, r0, r9
     cfe:	b292      	uxth	r2, r2
     d00:	fbb0 fcfe 	udiv	ip, r0, lr
     d04:	fb0e 001c 	mls	r0, lr, ip, r0
     d08:	fb0c f803 	mul.w	r8, ip, r3
     d0c:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
     d10:	4598      	cmp	r8, r3
     d12:	d90f      	bls.n	d34 <__udivmoddi4+0x198>
     d14:	18eb      	adds	r3, r5, r3
     d16:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
     d1a:	d204      	bcs.n	d26 <__udivmoddi4+0x18a>
     d1c:	4598      	cmp	r8, r3
     d1e:	d902      	bls.n	d26 <__udivmoddi4+0x18a>
     d20:	f1ac 0202 	sub.w	r2, ip, #2
     d24:	442b      	add	r3, r5
     d26:	eba3 0308 	sub.w	r3, r3, r8
     d2a:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
     d2e:	e791      	b.n	c54 <__udivmoddi4+0xb8>
     d30:	4661      	mov	r1, ip
     d32:	e7e2      	b.n	cfa <__udivmoddi4+0x15e>
     d34:	4662      	mov	r2, ip
     d36:	e7f6      	b.n	d26 <__udivmoddi4+0x18a>
     d38:	4660      	mov	r0, ip
     d3a:	e7a2      	b.n	c82 <__udivmoddi4+0xe6>
     d3c:	4663      	mov	r3, ip
     d3e:	e7b6      	b.n	cae <__udivmoddi4+0x112>
     d40:	4283      	cmp	r3, r0
     d42:	d905      	bls.n	d50 <__udivmoddi4+0x1b4>
     d44:	b10e      	cbz	r6, d4a <__udivmoddi4+0x1ae>
     d46:	e9c6 7000 	strd	r7, r0, [r6]
     d4a:	2100      	movs	r1, #0
     d4c:	4608      	mov	r0, r1
     d4e:	e776      	b.n	c3e <__udivmoddi4+0xa2>
     d50:	fab3 f183 	clz	r1, r3
     d54:	b981      	cbnz	r1, d78 <__udivmoddi4+0x1dc>
     d56:	4283      	cmp	r3, r0
     d58:	d301      	bcc.n	d5e <__udivmoddi4+0x1c2>
     d5a:	42ba      	cmp	r2, r7
     d5c:	d80a      	bhi.n	d74 <__udivmoddi4+0x1d8>
     d5e:	1abc      	subs	r4, r7, r2
     d60:	eb60 0303 	sbc.w	r3, r0, r3
     d64:	2001      	movs	r0, #1
     d66:	469c      	mov	ip, r3
     d68:	2e00      	cmp	r6, #0
     d6a:	d068      	beq.n	e3e <__udivmoddi4+0x2a2>
     d6c:	e9c6 4c00 	strd	r4, ip, [r6]
     d70:	2100      	movs	r1, #0
     d72:	e764      	b.n	c3e <__udivmoddi4+0xa2>
     d74:	4608      	mov	r0, r1
     d76:	e7f7      	b.n	d68 <__udivmoddi4+0x1cc>
     d78:	f1c1 0c20 	rsb	ip, r1, #32
     d7c:	408b      	lsls	r3, r1
     d7e:	fa22 f40c 	lsr.w	r4, r2, ip
     d82:	431c      	orrs	r4, r3
     d84:	fa02 f501 	lsl.w	r5, r2, r1
     d88:	fa00 f301 	lsl.w	r3, r0, r1
     d8c:	fa27 f20c 	lsr.w	r2, r7, ip
     d90:	fa20 fb0c 	lsr.w	fp, r0, ip
     d94:	ea4f 4914 	mov.w	r9, r4, lsr #16
     d98:	4313      	orrs	r3, r2
     d9a:	fbbb f8f9 	udiv	r8, fp, r9
     d9e:	fa1f fe84 	uxth.w	lr, r4
     da2:	fb09 bb18 	mls	fp, r9, r8, fp
     da6:	0c1a      	lsrs	r2, r3, #16
     da8:	fb08 fa0e 	mul.w	sl, r8, lr
     dac:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
     db0:	4592      	cmp	sl, r2
     db2:	fa07 f701 	lsl.w	r7, r7, r1
     db6:	d93e      	bls.n	e36 <__udivmoddi4+0x29a>
     db8:	18a2      	adds	r2, r4, r2
     dba:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
     dbe:	d204      	bcs.n	dca <__udivmoddi4+0x22e>
     dc0:	4592      	cmp	sl, r2
     dc2:	d902      	bls.n	dca <__udivmoddi4+0x22e>
     dc4:	f1a8 0002 	sub.w	r0, r8, #2
     dc8:	4422      	add	r2, r4
     dca:	eba2 020a 	sub.w	r2, r2, sl
     dce:	b29b      	uxth	r3, r3
     dd0:	fbb2 f8f9 	udiv	r8, r2, r9
     dd4:	fb09 2218 	mls	r2, r9, r8, r2
     dd8:	fb08 fe0e 	mul.w	lr, r8, lr
     ddc:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
     de0:	4596      	cmp	lr, r2
     de2:	d92a      	bls.n	e3a <__udivmoddi4+0x29e>
     de4:	18a2      	adds	r2, r4, r2
     de6:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
     dea:	d204      	bcs.n	df6 <__udivmoddi4+0x25a>
     dec:	4596      	cmp	lr, r2
     dee:	d902      	bls.n	df6 <__udivmoddi4+0x25a>
     df0:	f1a8 0302 	sub.w	r3, r8, #2
     df4:	4422      	add	r2, r4
     df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     dfa:	fba0 9305 	umull	r9, r3, r0, r5
     dfe:	eba2 020e 	sub.w	r2, r2, lr
     e02:	429a      	cmp	r2, r3
     e04:	46ce      	mov	lr, r9
     e06:	4698      	mov	r8, r3
     e08:	d302      	bcc.n	e10 <__udivmoddi4+0x274>
     e0a:	d106      	bne.n	e1a <__udivmoddi4+0x27e>
     e0c:	454f      	cmp	r7, r9
     e0e:	d204      	bcs.n	e1a <__udivmoddi4+0x27e>
     e10:	ebb9 0e05 	subs.w	lr, r9, r5
     e14:	eb63 0804 	sbc.w	r8, r3, r4
     e18:	3801      	subs	r0, #1
     e1a:	b186      	cbz	r6, e3e <__udivmoddi4+0x2a2>
     e1c:	ebb7 030e 	subs.w	r3, r7, lr
     e20:	eb62 0708 	sbc.w	r7, r2, r8
     e24:	fa07 fc0c 	lsl.w	ip, r7, ip
     e28:	40cb      	lsrs	r3, r1
     e2a:	ea4c 0303 	orr.w	r3, ip, r3
     e2e:	40cf      	lsrs	r7, r1
     e30:	e9c6 3700 	strd	r3, r7, [r6]
     e34:	e79c      	b.n	d70 <__udivmoddi4+0x1d4>
     e36:	4640      	mov	r0, r8
     e38:	e7c7      	b.n	dca <__udivmoddi4+0x22e>
     e3a:	4643      	mov	r3, r8
     e3c:	e7db      	b.n	df6 <__udivmoddi4+0x25a>
     e3e:	4631      	mov	r1, r6
     e40:	e6fd      	b.n	c3e <__udivmoddi4+0xa2>

00000e42 <strlen>:
     e42:	4603      	mov	r3, r0
     e44:	f813 2b01 	ldrb.w	r2, [r3], #1
     e48:	2a00      	cmp	r2, #0
     e4a:	d1fb      	bne.n	e44 <strlen+0x2>
     e4c:	1a18      	subs	r0, r3, r0
     e4e:	3801      	subs	r0, #1
     e50:	4770      	bx	lr
     e52:	0000      	movs	r0, r0
     e54:	0000      	movs	r0, r0
	...

00000e58 <__ieee754_acos>:
     e58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
     e5c:	4cb2      	ldr	r4, [pc, #712]	; (1128 <CONFIG_FPROTECT_BLOCK_SIZE+0x128>)
     e5e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
     e62:	42a3      	cmp	r3, r4
     e64:	4607      	mov	r7, r0
     e66:	460e      	mov	r6, r1
     e68:	dd16      	ble.n	e98 <__ieee754_acos+0x40>
     e6a:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
     e6e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
     e72:	4303      	orrs	r3, r0
     e74:	d107      	bne.n	e86 <__ieee754_acos+0x2e>
     e76:	2900      	cmp	r1, #0
     e78:	f300 8202 	bgt.w	1280 <CONFIG_FPROTECT_BLOCK_SIZE+0x280>
     e7c:	a190      	add	r1, pc, #576	; (adr r1, 10c0 <CONFIG_FPROTECT_BLOCK_SIZE+0xc0>)
     e7e:	e9d1 0100 	ldrd	r0, r1, [r1]
     e82:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
     e86:	4602      	mov	r2, r0
     e88:	460b      	mov	r3, r1
     e8a:	f7ff f98d 	bl	1a8 <__aeabi_dsub>
     e8e:	4602      	mov	r2, r0
     e90:	460b      	mov	r3, r1
     e92:	f7ff fc6b 	bl	76c <__aeabi_ddiv>
     e96:	e7f4      	b.n	e82 <__ieee754_acos+0x2a>
     e98:	4ca4      	ldr	r4, [pc, #656]	; (112c <CONFIG_FPROTECT_BLOCK_SIZE+0x12c>)
     e9a:	42a3      	cmp	r3, r4
     e9c:	f300 8083 	bgt.w	fa6 <__ieee754_acos+0x14e>
     ea0:	4aa3      	ldr	r2, [pc, #652]	; (1130 <CONFIG_FPROTECT_BLOCK_SIZE+0x130>)
     ea2:	4293      	cmp	r3, r2
     ea4:	f340 81ef 	ble.w	1286 <CONFIG_FPROTECT_BLOCK_SIZE+0x286>
     ea8:	4602      	mov	r2, r0
     eaa:	460b      	mov	r3, r1
     eac:	f7ff fb34 	bl	518 <__aeabi_dmul>
     eb0:	a385      	add	r3, pc, #532	; (adr r3, 10c8 <CONFIG_FPROTECT_BLOCK_SIZE+0xc8>)
     eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
     eb6:	4604      	mov	r4, r0
     eb8:	460d      	mov	r5, r1
     eba:	f7ff fb2d 	bl	518 <__aeabi_dmul>
     ebe:	a384      	add	r3, pc, #528	; (adr r3, 10d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>)
     ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
     ec4:	f7ff f972 	bl	1ac <__adddf3>
     ec8:	4622      	mov	r2, r4
     eca:	462b      	mov	r3, r5
     ecc:	f7ff fb24 	bl	518 <__aeabi_dmul>
     ed0:	a381      	add	r3, pc, #516	; (adr r3, 10d8 <CONFIG_FPROTECT_BLOCK_SIZE+0xd8>)
     ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
     ed6:	f7ff f967 	bl	1a8 <__aeabi_dsub>
     eda:	4622      	mov	r2, r4
     edc:	462b      	mov	r3, r5
     ede:	f7ff fb1b 	bl	518 <__aeabi_dmul>
     ee2:	a37f      	add	r3, pc, #508	; (adr r3, 10e0 <CONFIG_FPROTECT_BLOCK_SIZE+0xe0>)
     ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
     ee8:	f7ff f960 	bl	1ac <__adddf3>
     eec:	4622      	mov	r2, r4
     eee:	462b      	mov	r3, r5
     ef0:	f7ff fb12 	bl	518 <__aeabi_dmul>
     ef4:	a37c      	add	r3, pc, #496	; (adr r3, 10e8 <CONFIG_FPROTECT_BLOCK_SIZE+0xe8>)
     ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
     efa:	f7ff f955 	bl	1a8 <__aeabi_dsub>
     efe:	4622      	mov	r2, r4
     f00:	462b      	mov	r3, r5
     f02:	f7ff fb09 	bl	518 <__aeabi_dmul>
     f06:	a37a      	add	r3, pc, #488	; (adr r3, 10f0 <CONFIG_FPROTECT_BLOCK_SIZE+0xf0>)
     f08:	e9d3 2300 	ldrd	r2, r3, [r3]
     f0c:	f7ff f94e 	bl	1ac <__adddf3>
     f10:	4622      	mov	r2, r4
     f12:	462b      	mov	r3, r5
     f14:	f7ff fb00 	bl	518 <__aeabi_dmul>
     f18:	a377      	add	r3, pc, #476	; (adr r3, 10f8 <CONFIG_FPROTECT_BLOCK_SIZE+0xf8>)
     f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
     f1e:	4680      	mov	r8, r0
     f20:	4689      	mov	r9, r1
     f22:	4620      	mov	r0, r4
     f24:	4629      	mov	r1, r5
     f26:	f7ff faf7 	bl	518 <__aeabi_dmul>
     f2a:	a375      	add	r3, pc, #468	; (adr r3, 1100 <CONFIG_FPROTECT_BLOCK_SIZE+0x100>)
     f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
     f30:	f7ff f93a 	bl	1a8 <__aeabi_dsub>
     f34:	4622      	mov	r2, r4
     f36:	462b      	mov	r3, r5
     f38:	f7ff faee 	bl	518 <__aeabi_dmul>
     f3c:	a372      	add	r3, pc, #456	; (adr r3, 1108 <CONFIG_FPROTECT_BLOCK_SIZE+0x108>)
     f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
     f42:	f7ff f933 	bl	1ac <__adddf3>
     f46:	4622      	mov	r2, r4
     f48:	462b      	mov	r3, r5
     f4a:	f7ff fae5 	bl	518 <__aeabi_dmul>
     f4e:	a370      	add	r3, pc, #448	; (adr r3, 1110 <CONFIG_FPROTECT_BLOCK_SIZE+0x110>)
     f50:	e9d3 2300 	ldrd	r2, r3, [r3]
     f54:	f7ff f928 	bl	1a8 <__aeabi_dsub>
     f58:	4622      	mov	r2, r4
     f5a:	462b      	mov	r3, r5
     f5c:	f7ff fadc 	bl	518 <__aeabi_dmul>
     f60:	4b74      	ldr	r3, [pc, #464]	; (1134 <CONFIG_FPROTECT_BLOCK_SIZE+0x134>)
     f62:	2200      	movs	r2, #0
     f64:	f7ff f922 	bl	1ac <__adddf3>
     f68:	4602      	mov	r2, r0
     f6a:	460b      	mov	r3, r1
     f6c:	4640      	mov	r0, r8
     f6e:	4649      	mov	r1, r9
     f70:	f7ff fbfc 	bl	76c <__aeabi_ddiv>
     f74:	463a      	mov	r2, r7
     f76:	4633      	mov	r3, r6
     f78:	f7ff face 	bl	518 <__aeabi_dmul>
     f7c:	4602      	mov	r2, r0
     f7e:	460b      	mov	r3, r1
     f80:	a165      	add	r1, pc, #404	; (adr r1, 1118 <CONFIG_FPROTECT_BLOCK_SIZE+0x118>)
     f82:	e9d1 0100 	ldrd	r0, r1, [r1]
     f86:	f7ff f90f 	bl	1a8 <__aeabi_dsub>
     f8a:	4602      	mov	r2, r0
     f8c:	460b      	mov	r3, r1
     f8e:	4638      	mov	r0, r7
     f90:	4631      	mov	r1, r6
     f92:	f7ff f909 	bl	1a8 <__aeabi_dsub>
     f96:	4602      	mov	r2, r0
     f98:	460b      	mov	r3, r1
     f9a:	a161      	add	r1, pc, #388	; (adr r1, 1120 <CONFIG_FPROTECT_BLOCK_SIZE+0x120>)
     f9c:	e9d1 0100 	ldrd	r0, r1, [r1]
     fa0:	f7ff f902 	bl	1a8 <__aeabi_dsub>
     fa4:	e76d      	b.n	e82 <__ieee754_acos+0x2a>
     fa6:	2900      	cmp	r1, #0
     fa8:	f280 80c8 	bge.w	113c <CONFIG_FPROTECT_BLOCK_SIZE+0x13c>
     fac:	4b61      	ldr	r3, [pc, #388]	; (1134 <CONFIG_FPROTECT_BLOCK_SIZE+0x134>)
     fae:	2200      	movs	r2, #0
     fb0:	f7ff f8fc 	bl	1ac <__adddf3>
     fb4:	4b60      	ldr	r3, [pc, #384]	; (1138 <CONFIG_FPROTECT_BLOCK_SIZE+0x138>)
     fb6:	2200      	movs	r2, #0
     fb8:	f7ff faae 	bl	518 <__aeabi_dmul>
     fbc:	a342      	add	r3, pc, #264	; (adr r3, 10c8 <CONFIG_FPROTECT_BLOCK_SIZE+0xc8>)
     fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
     fc2:	4604      	mov	r4, r0
     fc4:	460d      	mov	r5, r1
     fc6:	f7ff faa7 	bl	518 <__aeabi_dmul>
     fca:	a341      	add	r3, pc, #260	; (adr r3, 10d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>)
     fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
     fd0:	f7ff f8ec 	bl	1ac <__adddf3>
     fd4:	4622      	mov	r2, r4
     fd6:	462b      	mov	r3, r5
     fd8:	f7ff fa9e 	bl	518 <__aeabi_dmul>
     fdc:	a33e      	add	r3, pc, #248	; (adr r3, 10d8 <CONFIG_FPROTECT_BLOCK_SIZE+0xd8>)
     fde:	e9d3 2300 	ldrd	r2, r3, [r3]
     fe2:	f7ff f8e1 	bl	1a8 <__aeabi_dsub>
     fe6:	4622      	mov	r2, r4
     fe8:	462b      	mov	r3, r5
     fea:	f7ff fa95 	bl	518 <__aeabi_dmul>
     fee:	a33c      	add	r3, pc, #240	; (adr r3, 10e0 <CONFIG_FPROTECT_BLOCK_SIZE+0xe0>)
     ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
     ff4:	f7ff f8da 	bl	1ac <__adddf3>
     ff8:	4622      	mov	r2, r4
     ffa:	462b      	mov	r3, r5
     ffc:	f7ff fa8c 	bl	518 <__aeabi_dmul>
    1000:	a339      	add	r3, pc, #228	; (adr r3, 10e8 <CONFIG_FPROTECT_BLOCK_SIZE+0xe8>)
    1002:	e9d3 2300 	ldrd	r2, r3, [r3]
    1006:	f7ff f8cf 	bl	1a8 <__aeabi_dsub>
    100a:	4622      	mov	r2, r4
    100c:	462b      	mov	r3, r5
    100e:	f7ff fa83 	bl	518 <__aeabi_dmul>
    1012:	a337      	add	r3, pc, #220	; (adr r3, 10f0 <CONFIG_FPROTECT_BLOCK_SIZE+0xf0>)
    1014:	e9d3 2300 	ldrd	r2, r3, [r3]
    1018:	f7ff f8c8 	bl	1ac <__adddf3>
    101c:	4622      	mov	r2, r4
    101e:	462b      	mov	r3, r5
    1020:	f7ff fa7a 	bl	518 <__aeabi_dmul>
    1024:	4680      	mov	r8, r0
    1026:	4689      	mov	r9, r1
    1028:	4620      	mov	r0, r4
    102a:	4629      	mov	r1, r5
    102c:	f00b fb20 	bl	c670 <__ieee754_sqrt>
    1030:	a331      	add	r3, pc, #196	; (adr r3, 10f8 <CONFIG_FPROTECT_BLOCK_SIZE+0xf8>)
    1032:	e9d3 2300 	ldrd	r2, r3, [r3]
    1036:	4606      	mov	r6, r0
    1038:	460f      	mov	r7, r1
    103a:	4620      	mov	r0, r4
    103c:	4629      	mov	r1, r5
    103e:	f7ff fa6b 	bl	518 <__aeabi_dmul>
    1042:	a32f      	add	r3, pc, #188	; (adr r3, 1100 <CONFIG_FPROTECT_BLOCK_SIZE+0x100>)
    1044:	e9d3 2300 	ldrd	r2, r3, [r3]
    1048:	f7ff f8ae 	bl	1a8 <__aeabi_dsub>
    104c:	4622      	mov	r2, r4
    104e:	462b      	mov	r3, r5
    1050:	f7ff fa62 	bl	518 <__aeabi_dmul>
    1054:	a32c      	add	r3, pc, #176	; (adr r3, 1108 <CONFIG_FPROTECT_BLOCK_SIZE+0x108>)
    1056:	e9d3 2300 	ldrd	r2, r3, [r3]
    105a:	f7ff f8a7 	bl	1ac <__adddf3>
    105e:	4622      	mov	r2, r4
    1060:	462b      	mov	r3, r5
    1062:	f7ff fa59 	bl	518 <__aeabi_dmul>
    1066:	a32a      	add	r3, pc, #168	; (adr r3, 1110 <CONFIG_FPROTECT_BLOCK_SIZE+0x110>)
    1068:	e9d3 2300 	ldrd	r2, r3, [r3]
    106c:	f7ff f89c 	bl	1a8 <__aeabi_dsub>
    1070:	4622      	mov	r2, r4
    1072:	462b      	mov	r3, r5
    1074:	f7ff fa50 	bl	518 <__aeabi_dmul>
    1078:	4b2e      	ldr	r3, [pc, #184]	; (1134 <CONFIG_FPROTECT_BLOCK_SIZE+0x134>)
    107a:	2200      	movs	r2, #0
    107c:	f7ff f896 	bl	1ac <__adddf3>
    1080:	4602      	mov	r2, r0
    1082:	460b      	mov	r3, r1
    1084:	4640      	mov	r0, r8
    1086:	4649      	mov	r1, r9
    1088:	f7ff fb70 	bl	76c <__aeabi_ddiv>
    108c:	4632      	mov	r2, r6
    108e:	463b      	mov	r3, r7
    1090:	f7ff fa42 	bl	518 <__aeabi_dmul>
    1094:	a320      	add	r3, pc, #128	; (adr r3, 1118 <CONFIG_FPROTECT_BLOCK_SIZE+0x118>)
    1096:	e9d3 2300 	ldrd	r2, r3, [r3]
    109a:	f7ff f885 	bl	1a8 <__aeabi_dsub>
    109e:	4632      	mov	r2, r6
    10a0:	463b      	mov	r3, r7
    10a2:	f7ff f883 	bl	1ac <__adddf3>
    10a6:	4602      	mov	r2, r0
    10a8:	460b      	mov	r3, r1
    10aa:	f7ff f87f 	bl	1ac <__adddf3>
    10ae:	4602      	mov	r2, r0
    10b0:	460b      	mov	r3, r1
    10b2:	a103      	add	r1, pc, #12	; (adr r1, 10c0 <CONFIG_FPROTECT_BLOCK_SIZE+0xc0>)
    10b4:	e9d1 0100 	ldrd	r0, r1, [r1]
    10b8:	e772      	b.n	fa0 <__ieee754_acos+0x148>
    10ba:	bf00      	nop
    10bc:	f3af 8000 	nop.w
    10c0:	54442d18 	.word	0x54442d18
    10c4:	400921fb 	.word	0x400921fb
    10c8:	0dfdf709 	.word	0x0dfdf709
    10cc:	3f023de1 	.word	0x3f023de1
    10d0:	7501b288 	.word	0x7501b288
    10d4:	3f49efe0 	.word	0x3f49efe0
    10d8:	b5688f3b 	.word	0xb5688f3b
    10dc:	3fa48228 	.word	0x3fa48228
    10e0:	0e884455 	.word	0x0e884455
    10e4:	3fc9c155 	.word	0x3fc9c155
    10e8:	03eb6f7d 	.word	0x03eb6f7d
    10ec:	3fd4d612 	.word	0x3fd4d612
    10f0:	55555555 	.word	0x55555555
    10f4:	3fc55555 	.word	0x3fc55555
    10f8:	b12e9282 	.word	0xb12e9282
    10fc:	3fb3b8c5 	.word	0x3fb3b8c5
    1100:	1b8d0159 	.word	0x1b8d0159
    1104:	3fe6066c 	.word	0x3fe6066c
    1108:	9c598ac8 	.word	0x9c598ac8
    110c:	40002ae5 	.word	0x40002ae5
    1110:	1c8a2d4b 	.word	0x1c8a2d4b
    1114:	40033a27 	.word	0x40033a27
    1118:	33145c07 	.word	0x33145c07
    111c:	3c91a626 	.word	0x3c91a626
    1120:	54442d18 	.word	0x54442d18
    1124:	3ff921fb 	.word	0x3ff921fb
    1128:	3fefffff 	.word	0x3fefffff
    112c:	3fdfffff 	.word	0x3fdfffff
    1130:	3c600000 	.word	0x3c600000
    1134:	3ff00000 	.word	0x3ff00000
    1138:	3fe00000 	.word	0x3fe00000
    113c:	4602      	mov	r2, r0
    113e:	460b      	mov	r3, r1
    1140:	2000      	movs	r0, #0
    1142:	4969      	ldr	r1, [pc, #420]	; (12e8 <CONFIG_FPROTECT_BLOCK_SIZE+0x2e8>)
    1144:	f7ff f830 	bl	1a8 <__aeabi_dsub>
    1148:	4b68      	ldr	r3, [pc, #416]	; (12ec <CONFIG_FPROTECT_BLOCK_SIZE+0x2ec>)
    114a:	2200      	movs	r2, #0
    114c:	f7ff f9e4 	bl	518 <__aeabi_dmul>
    1150:	4604      	mov	r4, r0
    1152:	460d      	mov	r5, r1
    1154:	f00b fa8c 	bl	c670 <__ieee754_sqrt>
    1158:	a34d      	add	r3, pc, #308	; (adr r3, 1290 <CONFIG_FPROTECT_BLOCK_SIZE+0x290>)
    115a:	e9d3 2300 	ldrd	r2, r3, [r3]
    115e:	4689      	mov	r9, r1
    1160:	4680      	mov	r8, r0
    1162:	4629      	mov	r1, r5
    1164:	4620      	mov	r0, r4
    1166:	f7ff f9d7 	bl	518 <__aeabi_dmul>
    116a:	a34b      	add	r3, pc, #300	; (adr r3, 1298 <CONFIG_FPROTECT_BLOCK_SIZE+0x298>)
    116c:	e9d3 2300 	ldrd	r2, r3, [r3]
    1170:	f7ff f81c 	bl	1ac <__adddf3>
    1174:	4622      	mov	r2, r4
    1176:	462b      	mov	r3, r5
    1178:	f7ff f9ce 	bl	518 <__aeabi_dmul>
    117c:	a348      	add	r3, pc, #288	; (adr r3, 12a0 <CONFIG_FPROTECT_BLOCK_SIZE+0x2a0>)
    117e:	e9d3 2300 	ldrd	r2, r3, [r3]
    1182:	f7ff f811 	bl	1a8 <__aeabi_dsub>
    1186:	4622      	mov	r2, r4
    1188:	462b      	mov	r3, r5
    118a:	f7ff f9c5 	bl	518 <__aeabi_dmul>
    118e:	a346      	add	r3, pc, #280	; (adr r3, 12a8 <CONFIG_FPROTECT_BLOCK_SIZE+0x2a8>)
    1190:	e9d3 2300 	ldrd	r2, r3, [r3]
    1194:	f7ff f80a 	bl	1ac <__adddf3>
    1198:	4622      	mov	r2, r4
    119a:	462b      	mov	r3, r5
    119c:	f7ff f9bc 	bl	518 <__aeabi_dmul>
    11a0:	a343      	add	r3, pc, #268	; (adr r3, 12b0 <CONFIG_FPROTECT_BLOCK_SIZE+0x2b0>)
    11a2:	e9d3 2300 	ldrd	r2, r3, [r3]
    11a6:	f7fe ffff 	bl	1a8 <__aeabi_dsub>
    11aa:	4622      	mov	r2, r4
    11ac:	462b      	mov	r3, r5
    11ae:	f7ff f9b3 	bl	518 <__aeabi_dmul>
    11b2:	a341      	add	r3, pc, #260	; (adr r3, 12b8 <CONFIG_FPROTECT_BLOCK_SIZE+0x2b8>)
    11b4:	e9d3 2300 	ldrd	r2, r3, [r3]
    11b8:	f7fe fff8 	bl	1ac <__adddf3>
    11bc:	4622      	mov	r2, r4
    11be:	462b      	mov	r3, r5
    11c0:	f7ff f9aa 	bl	518 <__aeabi_dmul>
    11c4:	a33e      	add	r3, pc, #248	; (adr r3, 12c0 <CONFIG_FPROTECT_BLOCK_SIZE+0x2c0>)
    11c6:	e9d3 2300 	ldrd	r2, r3, [r3]
    11ca:	4682      	mov	sl, r0
    11cc:	468b      	mov	fp, r1
    11ce:	4620      	mov	r0, r4
    11d0:	4629      	mov	r1, r5
    11d2:	f7ff f9a1 	bl	518 <__aeabi_dmul>
    11d6:	a33c      	add	r3, pc, #240	; (adr r3, 12c8 <CONFIG_FPROTECT_BLOCK_SIZE+0x2c8>)
    11d8:	e9d3 2300 	ldrd	r2, r3, [r3]
    11dc:	f7fe ffe4 	bl	1a8 <__aeabi_dsub>
    11e0:	4622      	mov	r2, r4
    11e2:	462b      	mov	r3, r5
    11e4:	f7ff f998 	bl	518 <__aeabi_dmul>
    11e8:	a339      	add	r3, pc, #228	; (adr r3, 12d0 <CONFIG_FPROTECT_BLOCK_SIZE+0x2d0>)
    11ea:	e9d3 2300 	ldrd	r2, r3, [r3]
    11ee:	f7fe ffdd 	bl	1ac <__adddf3>
    11f2:	4622      	mov	r2, r4
    11f4:	462b      	mov	r3, r5
    11f6:	f7ff f98f 	bl	518 <__aeabi_dmul>
    11fa:	a337      	add	r3, pc, #220	; (adr r3, 12d8 <CONFIG_FPROTECT_BLOCK_SIZE+0x2d8>)
    11fc:	e9d3 2300 	ldrd	r2, r3, [r3]
    1200:	f7fe ffd2 	bl	1a8 <__aeabi_dsub>
    1204:	4622      	mov	r2, r4
    1206:	462b      	mov	r3, r5
    1208:	f7ff f986 	bl	518 <__aeabi_dmul>
    120c:	4b36      	ldr	r3, [pc, #216]	; (12e8 <CONFIG_FPROTECT_BLOCK_SIZE+0x2e8>)
    120e:	2200      	movs	r2, #0
    1210:	f7fe ffcc 	bl	1ac <__adddf3>
    1214:	4602      	mov	r2, r0
    1216:	460b      	mov	r3, r1
    1218:	4650      	mov	r0, sl
    121a:	4659      	mov	r1, fp
    121c:	f7ff faa6 	bl	76c <__aeabi_ddiv>
    1220:	4642      	mov	r2, r8
    1222:	464b      	mov	r3, r9
    1224:	f7ff f978 	bl	518 <__aeabi_dmul>
    1228:	2600      	movs	r6, #0
    122a:	4682      	mov	sl, r0
    122c:	468b      	mov	fp, r1
    122e:	4632      	mov	r2, r6
    1230:	464b      	mov	r3, r9
    1232:	4630      	mov	r0, r6
    1234:	4649      	mov	r1, r9
    1236:	f7ff f96f 	bl	518 <__aeabi_dmul>
    123a:	4602      	mov	r2, r0
    123c:	460b      	mov	r3, r1
    123e:	4620      	mov	r0, r4
    1240:	4629      	mov	r1, r5
    1242:	f7fe ffb1 	bl	1a8 <__aeabi_dsub>
    1246:	4632      	mov	r2, r6
    1248:	4604      	mov	r4, r0
    124a:	460d      	mov	r5, r1
    124c:	464b      	mov	r3, r9
    124e:	4640      	mov	r0, r8
    1250:	4649      	mov	r1, r9
    1252:	f7fe ffab 	bl	1ac <__adddf3>
    1256:	4602      	mov	r2, r0
    1258:	460b      	mov	r3, r1
    125a:	4620      	mov	r0, r4
    125c:	4629      	mov	r1, r5
    125e:	f7ff fa85 	bl	76c <__aeabi_ddiv>
    1262:	4602      	mov	r2, r0
    1264:	460b      	mov	r3, r1
    1266:	4650      	mov	r0, sl
    1268:	4659      	mov	r1, fp
    126a:	f7fe ff9f 	bl	1ac <__adddf3>
    126e:	4632      	mov	r2, r6
    1270:	464b      	mov	r3, r9
    1272:	f7fe ff9b 	bl	1ac <__adddf3>
    1276:	4602      	mov	r2, r0
    1278:	460b      	mov	r3, r1
    127a:	f7fe ff97 	bl	1ac <__adddf3>
    127e:	e600      	b.n	e82 <__ieee754_acos+0x2a>
    1280:	2000      	movs	r0, #0
    1282:	2100      	movs	r1, #0
    1284:	e5fd      	b.n	e82 <__ieee754_acos+0x2a>
    1286:	a116      	add	r1, pc, #88	; (adr r1, 12e0 <CONFIG_FPROTECT_BLOCK_SIZE+0x2e0>)
    1288:	e9d1 0100 	ldrd	r0, r1, [r1]
    128c:	e5f9      	b.n	e82 <__ieee754_acos+0x2a>
    128e:	bf00      	nop
    1290:	0dfdf709 	.word	0x0dfdf709
    1294:	3f023de1 	.word	0x3f023de1
    1298:	7501b288 	.word	0x7501b288
    129c:	3f49efe0 	.word	0x3f49efe0
    12a0:	b5688f3b 	.word	0xb5688f3b
    12a4:	3fa48228 	.word	0x3fa48228
    12a8:	0e884455 	.word	0x0e884455
    12ac:	3fc9c155 	.word	0x3fc9c155
    12b0:	03eb6f7d 	.word	0x03eb6f7d
    12b4:	3fd4d612 	.word	0x3fd4d612
    12b8:	55555555 	.word	0x55555555
    12bc:	3fc55555 	.word	0x3fc55555
    12c0:	b12e9282 	.word	0xb12e9282
    12c4:	3fb3b8c5 	.word	0x3fb3b8c5
    12c8:	1b8d0159 	.word	0x1b8d0159
    12cc:	3fe6066c 	.word	0x3fe6066c
    12d0:	9c598ac8 	.word	0x9c598ac8
    12d4:	40002ae5 	.word	0x40002ae5
    12d8:	1c8a2d4b 	.word	0x1c8a2d4b
    12dc:	40033a27 	.word	0x40033a27
    12e0:	54442d18 	.word	0x54442d18
    12e4:	3ff921fb 	.word	0x3ff921fb
    12e8:	3ff00000 	.word	0x3ff00000
    12ec:	3fe00000 	.word	0x3fe00000

000012f0 <__ieee754_pow>:
    12f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    12f4:	b093      	sub	sp, #76	; 0x4c
    12f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
    12fa:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
    12fe:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
    1302:	ea55 0302 	orrs.w	r3, r5, r2
    1306:	4607      	mov	r7, r0
    1308:	4688      	mov	r8, r1
    130a:	f000 84bf 	beq.w	1c8c <__ieee754_pow+0x99c>
    130e:	4b7e      	ldr	r3, [pc, #504]	; (1508 <__ieee754_pow+0x218>)
    1310:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
    1314:	429c      	cmp	r4, r3
    1316:	4689      	mov	r9, r1
    1318:	4682      	mov	sl, r0
    131a:	dc09      	bgt.n	1330 <__ieee754_pow+0x40>
    131c:	d103      	bne.n	1326 <__ieee754_pow+0x36>
    131e:	b978      	cbnz	r0, 1340 <__ieee754_pow+0x50>
    1320:	42a5      	cmp	r5, r4
    1322:	dd02      	ble.n	132a <__ieee754_pow+0x3a>
    1324:	e00c      	b.n	1340 <__ieee754_pow+0x50>
    1326:	429d      	cmp	r5, r3
    1328:	dc02      	bgt.n	1330 <__ieee754_pow+0x40>
    132a:	429d      	cmp	r5, r3
    132c:	d10e      	bne.n	134c <__ieee754_pow+0x5c>
    132e:	b16a      	cbz	r2, 134c <__ieee754_pow+0x5c>
    1330:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
    1334:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
    1338:	ea54 030a 	orrs.w	r3, r4, sl
    133c:	f000 84a6 	beq.w	1c8c <__ieee754_pow+0x99c>
    1340:	4872      	ldr	r0, [pc, #456]	; (150c <__ieee754_pow+0x21c>)
    1342:	b013      	add	sp, #76	; 0x4c
    1344:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1348:	f00b ba40 	b.w	c7cc <nan>
    134c:	f1b9 0f00 	cmp.w	r9, #0
    1350:	da39      	bge.n	13c6 <__ieee754_pow+0xd6>
    1352:	4b6f      	ldr	r3, [pc, #444]	; (1510 <__ieee754_pow+0x220>)
    1354:	429d      	cmp	r5, r3
    1356:	dc54      	bgt.n	1402 <__ieee754_pow+0x112>
    1358:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
    135c:	429d      	cmp	r5, r3
    135e:	f340 84a6 	ble.w	1cae <__ieee754_pow+0x9be>
    1362:	152b      	asrs	r3, r5, #20
    1364:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
    1368:	2b14      	cmp	r3, #20
    136a:	dd0f      	ble.n	138c <__ieee754_pow+0x9c>
    136c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
    1370:	fa22 f103 	lsr.w	r1, r2, r3
    1374:	fa01 f303 	lsl.w	r3, r1, r3
    1378:	4293      	cmp	r3, r2
    137a:	f040 8498 	bne.w	1cae <__ieee754_pow+0x9be>
    137e:	f001 0101 	and.w	r1, r1, #1
    1382:	f1c1 0302 	rsb	r3, r1, #2
    1386:	9300      	str	r3, [sp, #0]
    1388:	b182      	cbz	r2, 13ac <__ieee754_pow+0xbc>
    138a:	e05e      	b.n	144a <__ieee754_pow+0x15a>
    138c:	2a00      	cmp	r2, #0
    138e:	d15a      	bne.n	1446 <__ieee754_pow+0x156>
    1390:	f1c3 0314 	rsb	r3, r3, #20
    1394:	fa45 f103 	asr.w	r1, r5, r3
    1398:	fa01 f303 	lsl.w	r3, r1, r3
    139c:	42ab      	cmp	r3, r5
    139e:	f040 8483 	bne.w	1ca8 <__ieee754_pow+0x9b8>
    13a2:	f001 0101 	and.w	r1, r1, #1
    13a6:	f1c1 0302 	rsb	r3, r1, #2
    13aa:	9300      	str	r3, [sp, #0]
    13ac:	4b59      	ldr	r3, [pc, #356]	; (1514 <__ieee754_pow+0x224>)
    13ae:	429d      	cmp	r5, r3
    13b0:	d130      	bne.n	1414 <__ieee754_pow+0x124>
    13b2:	2e00      	cmp	r6, #0
    13b4:	f280 8474 	bge.w	1ca0 <__ieee754_pow+0x9b0>
    13b8:	4956      	ldr	r1, [pc, #344]	; (1514 <__ieee754_pow+0x224>)
    13ba:	463a      	mov	r2, r7
    13bc:	4643      	mov	r3, r8
    13be:	2000      	movs	r0, #0
    13c0:	f7ff f9d4 	bl	76c <__aeabi_ddiv>
    13c4:	e02f      	b.n	1426 <__ieee754_pow+0x136>
    13c6:	2300      	movs	r3, #0
    13c8:	9300      	str	r3, [sp, #0]
    13ca:	2a00      	cmp	r2, #0
    13cc:	d13d      	bne.n	144a <__ieee754_pow+0x15a>
    13ce:	4b4e      	ldr	r3, [pc, #312]	; (1508 <__ieee754_pow+0x218>)
    13d0:	429d      	cmp	r5, r3
    13d2:	d1eb      	bne.n	13ac <__ieee754_pow+0xbc>
    13d4:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
    13d8:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
    13dc:	ea53 030a 	orrs.w	r3, r3, sl
    13e0:	f000 8454 	beq.w	1c8c <__ieee754_pow+0x99c>
    13e4:	4b4c      	ldr	r3, [pc, #304]	; (1518 <__ieee754_pow+0x228>)
    13e6:	429c      	cmp	r4, r3
    13e8:	dd0d      	ble.n	1406 <__ieee754_pow+0x116>
    13ea:	2e00      	cmp	r6, #0
    13ec:	f280 8454 	bge.w	1c98 <__ieee754_pow+0x9a8>
    13f0:	f04f 0b00 	mov.w	fp, #0
    13f4:	f04f 0c00 	mov.w	ip, #0
    13f8:	4658      	mov	r0, fp
    13fa:	4661      	mov	r1, ip
    13fc:	b013      	add	sp, #76	; 0x4c
    13fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1402:	2302      	movs	r3, #2
    1404:	e7e0      	b.n	13c8 <__ieee754_pow+0xd8>
    1406:	2e00      	cmp	r6, #0
    1408:	daf2      	bge.n	13f0 <__ieee754_pow+0x100>
    140a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
    140e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
    1412:	e7f1      	b.n	13f8 <__ieee754_pow+0x108>
    1414:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
    1418:	d108      	bne.n	142c <__ieee754_pow+0x13c>
    141a:	463a      	mov	r2, r7
    141c:	4643      	mov	r3, r8
    141e:	4638      	mov	r0, r7
    1420:	4641      	mov	r1, r8
    1422:	f7ff f879 	bl	518 <__aeabi_dmul>
    1426:	4683      	mov	fp, r0
    1428:	468c      	mov	ip, r1
    142a:	e7e5      	b.n	13f8 <__ieee754_pow+0x108>
    142c:	4b3b      	ldr	r3, [pc, #236]	; (151c <__ieee754_pow+0x22c>)
    142e:	429e      	cmp	r6, r3
    1430:	d10b      	bne.n	144a <__ieee754_pow+0x15a>
    1432:	f1b9 0f00 	cmp.w	r9, #0
    1436:	db08      	blt.n	144a <__ieee754_pow+0x15a>
    1438:	4638      	mov	r0, r7
    143a:	4641      	mov	r1, r8
    143c:	b013      	add	sp, #76	; 0x4c
    143e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1442:	f00b b915 	b.w	c670 <__ieee754_sqrt>
    1446:	2300      	movs	r3, #0
    1448:	9300      	str	r3, [sp, #0]
    144a:	4638      	mov	r0, r7
    144c:	4641      	mov	r1, r8
    144e:	f00d fe38 	bl	f0c2 <fabs>
    1452:	4683      	mov	fp, r0
    1454:	468c      	mov	ip, r1
    1456:	f1ba 0f00 	cmp.w	sl, #0
    145a:	d129      	bne.n	14b0 <__ieee754_pow+0x1c0>
    145c:	b124      	cbz	r4, 1468 <__ieee754_pow+0x178>
    145e:	4b2d      	ldr	r3, [pc, #180]	; (1514 <__ieee754_pow+0x224>)
    1460:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
    1464:	429a      	cmp	r2, r3
    1466:	d123      	bne.n	14b0 <__ieee754_pow+0x1c0>
    1468:	2e00      	cmp	r6, #0
    146a:	da07      	bge.n	147c <__ieee754_pow+0x18c>
    146c:	465a      	mov	r2, fp
    146e:	4663      	mov	r3, ip
    1470:	4928      	ldr	r1, [pc, #160]	; (1514 <__ieee754_pow+0x224>)
    1472:	2000      	movs	r0, #0
    1474:	f7ff f97a 	bl	76c <__aeabi_ddiv>
    1478:	4683      	mov	fp, r0
    147a:	468c      	mov	ip, r1
    147c:	f1b9 0f00 	cmp.w	r9, #0
    1480:	daba      	bge.n	13f8 <__ieee754_pow+0x108>
    1482:	9b00      	ldr	r3, [sp, #0]
    1484:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
    1488:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
    148c:	4323      	orrs	r3, r4
    148e:	d108      	bne.n	14a2 <__ieee754_pow+0x1b2>
    1490:	465a      	mov	r2, fp
    1492:	4663      	mov	r3, ip
    1494:	4658      	mov	r0, fp
    1496:	4661      	mov	r1, ip
    1498:	f7fe fe86 	bl	1a8 <__aeabi_dsub>
    149c:	4602      	mov	r2, r0
    149e:	460b      	mov	r3, r1
    14a0:	e78e      	b.n	13c0 <__ieee754_pow+0xd0>
    14a2:	9b00      	ldr	r3, [sp, #0]
    14a4:	2b01      	cmp	r3, #1
    14a6:	d1a7      	bne.n	13f8 <__ieee754_pow+0x108>
    14a8:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
    14ac:	469c      	mov	ip, r3
    14ae:	e7a3      	b.n	13f8 <__ieee754_pow+0x108>
    14b0:	ea4f 73d9 	mov.w	r3, r9, lsr #31
    14b4:	3b01      	subs	r3, #1
    14b6:	930c      	str	r3, [sp, #48]	; 0x30
    14b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    14ba:	9b00      	ldr	r3, [sp, #0]
    14bc:	4313      	orrs	r3, r2
    14be:	d104      	bne.n	14ca <__ieee754_pow+0x1da>
    14c0:	463a      	mov	r2, r7
    14c2:	4643      	mov	r3, r8
    14c4:	4638      	mov	r0, r7
    14c6:	4641      	mov	r1, r8
    14c8:	e7e6      	b.n	1498 <__ieee754_pow+0x1a8>
    14ca:	4b15      	ldr	r3, [pc, #84]	; (1520 <__ieee754_pow+0x230>)
    14cc:	429d      	cmp	r5, r3
    14ce:	f340 80f9 	ble.w	16c4 <__ieee754_pow+0x3d4>
    14d2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
    14d6:	429d      	cmp	r5, r3
    14d8:	4b0f      	ldr	r3, [pc, #60]	; (1518 <__ieee754_pow+0x228>)
    14da:	dd09      	ble.n	14f0 <__ieee754_pow+0x200>
    14dc:	429c      	cmp	r4, r3
    14de:	dc0c      	bgt.n	14fa <__ieee754_pow+0x20a>
    14e0:	2e00      	cmp	r6, #0
    14e2:	da85      	bge.n	13f0 <__ieee754_pow+0x100>
    14e4:	a306      	add	r3, pc, #24	; (adr r3, 1500 <__ieee754_pow+0x210>)
    14e6:	e9d3 2300 	ldrd	r2, r3, [r3]
    14ea:	4610      	mov	r0, r2
    14ec:	4619      	mov	r1, r3
    14ee:	e798      	b.n	1422 <__ieee754_pow+0x132>
    14f0:	429c      	cmp	r4, r3
    14f2:	dbf5      	blt.n	14e0 <__ieee754_pow+0x1f0>
    14f4:	4b07      	ldr	r3, [pc, #28]	; (1514 <__ieee754_pow+0x224>)
    14f6:	429c      	cmp	r4, r3
    14f8:	dd14      	ble.n	1524 <__ieee754_pow+0x234>
    14fa:	2e00      	cmp	r6, #0
    14fc:	dcf2      	bgt.n	14e4 <__ieee754_pow+0x1f4>
    14fe:	e777      	b.n	13f0 <__ieee754_pow+0x100>
    1500:	8800759c 	.word	0x8800759c
    1504:	7e37e43c 	.word	0x7e37e43c
    1508:	7ff00000 	.word	0x7ff00000
    150c:	00011cb0 	.word	0x00011cb0
    1510:	433fffff 	.word	0x433fffff
    1514:	3ff00000 	.word	0x3ff00000
    1518:	3fefffff 	.word	0x3fefffff
    151c:	3fe00000 	.word	0x3fe00000
    1520:	41e00000 	.word	0x41e00000
    1524:	4661      	mov	r1, ip
    1526:	4b62      	ldr	r3, [pc, #392]	; (16b0 <__ieee754_pow+0x3c0>)
    1528:	2200      	movs	r2, #0
    152a:	4658      	mov	r0, fp
    152c:	f7fe fe3c 	bl	1a8 <__aeabi_dsub>
    1530:	a355      	add	r3, pc, #340	; (adr r3, 1688 <__ieee754_pow+0x398>)
    1532:	e9d3 2300 	ldrd	r2, r3, [r3]
    1536:	4604      	mov	r4, r0
    1538:	460d      	mov	r5, r1
    153a:	f7fe ffed 	bl	518 <__aeabi_dmul>
    153e:	a354      	add	r3, pc, #336	; (adr r3, 1690 <__ieee754_pow+0x3a0>)
    1540:	e9d3 2300 	ldrd	r2, r3, [r3]
    1544:	4606      	mov	r6, r0
    1546:	460f      	mov	r7, r1
    1548:	4620      	mov	r0, r4
    154a:	4629      	mov	r1, r5
    154c:	f7fe ffe4 	bl	518 <__aeabi_dmul>
    1550:	4b58      	ldr	r3, [pc, #352]	; (16b4 <__ieee754_pow+0x3c4>)
    1552:	4682      	mov	sl, r0
    1554:	468b      	mov	fp, r1
    1556:	2200      	movs	r2, #0
    1558:	4620      	mov	r0, r4
    155a:	4629      	mov	r1, r5
    155c:	f7fe ffdc 	bl	518 <__aeabi_dmul>
    1560:	4602      	mov	r2, r0
    1562:	460b      	mov	r3, r1
    1564:	a14c      	add	r1, pc, #304	; (adr r1, 1698 <__ieee754_pow+0x3a8>)
    1566:	e9d1 0100 	ldrd	r0, r1, [r1]
    156a:	f7fe fe1d 	bl	1a8 <__aeabi_dsub>
    156e:	4622      	mov	r2, r4
    1570:	462b      	mov	r3, r5
    1572:	f7fe ffd1 	bl	518 <__aeabi_dmul>
    1576:	4602      	mov	r2, r0
    1578:	460b      	mov	r3, r1
    157a:	2000      	movs	r0, #0
    157c:	494e      	ldr	r1, [pc, #312]	; (16b8 <__ieee754_pow+0x3c8>)
    157e:	f7fe fe13 	bl	1a8 <__aeabi_dsub>
    1582:	4622      	mov	r2, r4
    1584:	462b      	mov	r3, r5
    1586:	4680      	mov	r8, r0
    1588:	4689      	mov	r9, r1
    158a:	4620      	mov	r0, r4
    158c:	4629      	mov	r1, r5
    158e:	f7fe ffc3 	bl	518 <__aeabi_dmul>
    1592:	4602      	mov	r2, r0
    1594:	460b      	mov	r3, r1
    1596:	4640      	mov	r0, r8
    1598:	4649      	mov	r1, r9
    159a:	f7fe ffbd 	bl	518 <__aeabi_dmul>
    159e:	a340      	add	r3, pc, #256	; (adr r3, 16a0 <__ieee754_pow+0x3b0>)
    15a0:	e9d3 2300 	ldrd	r2, r3, [r3]
    15a4:	f7fe ffb8 	bl	518 <__aeabi_dmul>
    15a8:	4602      	mov	r2, r0
    15aa:	460b      	mov	r3, r1
    15ac:	4650      	mov	r0, sl
    15ae:	4659      	mov	r1, fp
    15b0:	f7fe fdfa 	bl	1a8 <__aeabi_dsub>
    15b4:	4602      	mov	r2, r0
    15b6:	460b      	mov	r3, r1
    15b8:	4604      	mov	r4, r0
    15ba:	460d      	mov	r5, r1
    15bc:	4630      	mov	r0, r6
    15be:	4639      	mov	r1, r7
    15c0:	f7fe fdf4 	bl	1ac <__adddf3>
    15c4:	f04f 0a00 	mov.w	sl, #0
    15c8:	4632      	mov	r2, r6
    15ca:	463b      	mov	r3, r7
    15cc:	4650      	mov	r0, sl
    15ce:	468b      	mov	fp, r1
    15d0:	f7fe fdea 	bl	1a8 <__aeabi_dsub>
    15d4:	4602      	mov	r2, r0
    15d6:	460b      	mov	r3, r1
    15d8:	4620      	mov	r0, r4
    15da:	4629      	mov	r1, r5
    15dc:	f7fe fde4 	bl	1a8 <__aeabi_dsub>
    15e0:	9b00      	ldr	r3, [sp, #0]
    15e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    15e4:	3b01      	subs	r3, #1
    15e6:	4313      	orrs	r3, r2
    15e8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
    15ec:	bf0c      	ite	eq
    15ee:	4b33      	ldreq	r3, [pc, #204]	; (16bc <__ieee754_pow+0x3cc>)
    15f0:	4b2f      	ldrne	r3, [pc, #188]	; (16b0 <__ieee754_pow+0x3c0>)
    15f2:	2600      	movs	r6, #0
    15f4:	2200      	movs	r2, #0
    15f6:	e9cd 2300 	strd	r2, r3, [sp]
    15fa:	4604      	mov	r4, r0
    15fc:	460d      	mov	r5, r1
    15fe:	4632      	mov	r2, r6
    1600:	463b      	mov	r3, r7
    1602:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    1606:	f7fe fdcf 	bl	1a8 <__aeabi_dsub>
    160a:	4652      	mov	r2, sl
    160c:	465b      	mov	r3, fp
    160e:	f7fe ff83 	bl	518 <__aeabi_dmul>
    1612:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    1616:	4680      	mov	r8, r0
    1618:	4689      	mov	r9, r1
    161a:	4620      	mov	r0, r4
    161c:	4629      	mov	r1, r5
    161e:	f7fe ff7b 	bl	518 <__aeabi_dmul>
    1622:	4602      	mov	r2, r0
    1624:	460b      	mov	r3, r1
    1626:	4640      	mov	r0, r8
    1628:	4649      	mov	r1, r9
    162a:	f7fe fdbf 	bl	1ac <__adddf3>
    162e:	4632      	mov	r2, r6
    1630:	463b      	mov	r3, r7
    1632:	4680      	mov	r8, r0
    1634:	4689      	mov	r9, r1
    1636:	4650      	mov	r0, sl
    1638:	4659      	mov	r1, fp
    163a:	f7fe ff6d 	bl	518 <__aeabi_dmul>
    163e:	460b      	mov	r3, r1
    1640:	4604      	mov	r4, r0
    1642:	460d      	mov	r5, r1
    1644:	4602      	mov	r2, r0
    1646:	4649      	mov	r1, r9
    1648:	4640      	mov	r0, r8
    164a:	e9cd 4502 	strd	r4, r5, [sp, #8]
    164e:	f7fe fdad 	bl	1ac <__adddf3>
    1652:	4b1b      	ldr	r3, [pc, #108]	; (16c0 <__ieee754_pow+0x3d0>)
    1654:	4299      	cmp	r1, r3
    1656:	4682      	mov	sl, r0
    1658:	460f      	mov	r7, r1
    165a:	460e      	mov	r6, r1
    165c:	f340 82ef 	ble.w	1c3e <__ieee754_pow+0x94e>
    1660:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
    1664:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
    1668:	4303      	orrs	r3, r0
    166a:	f000 81e9 	beq.w	1a40 <__ieee754_pow+0x750>
    166e:	a30e      	add	r3, pc, #56	; (adr r3, 16a8 <__ieee754_pow+0x3b8>)
    1670:	e9d3 2300 	ldrd	r2, r3, [r3]
    1674:	e9dd 0100 	ldrd	r0, r1, [sp]
    1678:	f7fe ff4e 	bl	518 <__aeabi_dmul>
    167c:	a30a      	add	r3, pc, #40	; (adr r3, 16a8 <__ieee754_pow+0x3b8>)
    167e:	e9d3 2300 	ldrd	r2, r3, [r3]
    1682:	e6ce      	b.n	1422 <__ieee754_pow+0x132>
    1684:	f3af 8000 	nop.w
    1688:	60000000 	.word	0x60000000
    168c:	3ff71547 	.word	0x3ff71547
    1690:	f85ddf44 	.word	0xf85ddf44
    1694:	3e54ae0b 	.word	0x3e54ae0b
    1698:	55555555 	.word	0x55555555
    169c:	3fd55555 	.word	0x3fd55555
    16a0:	652b82fe 	.word	0x652b82fe
    16a4:	3ff71547 	.word	0x3ff71547
    16a8:	8800759c 	.word	0x8800759c
    16ac:	7e37e43c 	.word	0x7e37e43c
    16b0:	3ff00000 	.word	0x3ff00000
    16b4:	3fd00000 	.word	0x3fd00000
    16b8:	3fe00000 	.word	0x3fe00000
    16bc:	bff00000 	.word	0xbff00000
    16c0:	408fffff 	.word	0x408fffff
    16c4:	4bd4      	ldr	r3, [pc, #848]	; (1a18 <__ieee754_pow+0x728>)
    16c6:	ea09 0303 	and.w	r3, r9, r3
    16ca:	2200      	movs	r2, #0
    16cc:	b943      	cbnz	r3, 16e0 <__ieee754_pow+0x3f0>
    16ce:	4658      	mov	r0, fp
    16d0:	4bd2      	ldr	r3, [pc, #840]	; (1a1c <__ieee754_pow+0x72c>)
    16d2:	4661      	mov	r1, ip
    16d4:	f7fe ff20 	bl	518 <__aeabi_dmul>
    16d8:	f06f 0234 	mvn.w	r2, #52	; 0x34
    16dc:	4683      	mov	fp, r0
    16de:	460c      	mov	r4, r1
    16e0:	1523      	asrs	r3, r4, #20
    16e2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
    16e6:	4413      	add	r3, r2
    16e8:	930b      	str	r3, [sp, #44]	; 0x2c
    16ea:	4bcd      	ldr	r3, [pc, #820]	; (1a20 <__ieee754_pow+0x730>)
    16ec:	f3c4 0413 	ubfx	r4, r4, #0, #20
    16f0:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
    16f4:	429c      	cmp	r4, r3
    16f6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
    16fa:	dd08      	ble.n	170e <__ieee754_pow+0x41e>
    16fc:	4bc9      	ldr	r3, [pc, #804]	; (1a24 <__ieee754_pow+0x734>)
    16fe:	429c      	cmp	r4, r3
    1700:	f340 819c 	ble.w	1a3c <__ieee754_pow+0x74c>
    1704:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1706:	3301      	adds	r3, #1
    1708:	930b      	str	r3, [sp, #44]	; 0x2c
    170a:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
    170e:	2600      	movs	r6, #0
    1710:	00f3      	lsls	r3, r6, #3
    1712:	930d      	str	r3, [sp, #52]	; 0x34
    1714:	4bc4      	ldr	r3, [pc, #784]	; (1a28 <__ieee754_pow+0x738>)
    1716:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    171a:	e9d3 3400 	ldrd	r3, r4, [r3]
    171e:	4658      	mov	r0, fp
    1720:	e9cd 3408 	strd	r3, r4, [sp, #32]
    1724:	461a      	mov	r2, r3
    1726:	4629      	mov	r1, r5
    1728:	4623      	mov	r3, r4
    172a:	f7fe fd3d 	bl	1a8 <__aeabi_dsub>
    172e:	46da      	mov	sl, fp
    1730:	4652      	mov	r2, sl
    1732:	462b      	mov	r3, r5
    1734:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
    1738:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    173c:	f7fe fd36 	bl	1ac <__adddf3>
    1740:	4602      	mov	r2, r0
    1742:	460b      	mov	r3, r1
    1744:	2000      	movs	r0, #0
    1746:	49b9      	ldr	r1, [pc, #740]	; (1a2c <__ieee754_pow+0x73c>)
    1748:	f7ff f810 	bl	76c <__aeabi_ddiv>
    174c:	4602      	mov	r2, r0
    174e:	460b      	mov	r3, r1
    1750:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1754:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
    1758:	f7fe fede 	bl	518 <__aeabi_dmul>
    175c:	e9cd 0106 	strd	r0, r1, [sp, #24]
    1760:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
    1764:	e9cd 3404 	strd	r3, r4, [sp, #16]
    1768:	2300      	movs	r3, #0
    176a:	9304      	str	r3, [sp, #16]
    176c:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
    1770:	46ab      	mov	fp, r5
    1772:	106d      	asrs	r5, r5, #1
    1774:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
    1778:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
    177c:	eb05 4386 	add.w	r3, r5, r6, lsl #18
    1780:	2200      	movs	r2, #0
    1782:	4640      	mov	r0, r8
    1784:	4649      	mov	r1, r9
    1786:	4614      	mov	r4, r2
    1788:	461d      	mov	r5, r3
    178a:	f7fe fec5 	bl	518 <__aeabi_dmul>
    178e:	4602      	mov	r2, r0
    1790:	460b      	mov	r3, r1
    1792:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
    1796:	f7fe fd07 	bl	1a8 <__aeabi_dsub>
    179a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    179e:	4606      	mov	r6, r0
    17a0:	460f      	mov	r7, r1
    17a2:	4620      	mov	r0, r4
    17a4:	4629      	mov	r1, r5
    17a6:	f7fe fcff 	bl	1a8 <__aeabi_dsub>
    17aa:	4602      	mov	r2, r0
    17ac:	460b      	mov	r3, r1
    17ae:	4650      	mov	r0, sl
    17b0:	4659      	mov	r1, fp
    17b2:	f7fe fcf9 	bl	1a8 <__aeabi_dsub>
    17b6:	4642      	mov	r2, r8
    17b8:	464b      	mov	r3, r9
    17ba:	f7fe fead 	bl	518 <__aeabi_dmul>
    17be:	4602      	mov	r2, r0
    17c0:	460b      	mov	r3, r1
    17c2:	4630      	mov	r0, r6
    17c4:	4639      	mov	r1, r7
    17c6:	f7fe fcef 	bl	1a8 <__aeabi_dsub>
    17ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    17ce:	f7fe fea3 	bl	518 <__aeabi_dmul>
    17d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    17d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
    17da:	4610      	mov	r0, r2
    17dc:	4619      	mov	r1, r3
    17de:	f7fe fe9b 	bl	518 <__aeabi_dmul>
    17e2:	a37b      	add	r3, pc, #492	; (adr r3, 19d0 <__ieee754_pow+0x6e0>)
    17e4:	e9d3 2300 	ldrd	r2, r3, [r3]
    17e8:	4604      	mov	r4, r0
    17ea:	460d      	mov	r5, r1
    17ec:	f7fe fe94 	bl	518 <__aeabi_dmul>
    17f0:	a379      	add	r3, pc, #484	; (adr r3, 19d8 <__ieee754_pow+0x6e8>)
    17f2:	e9d3 2300 	ldrd	r2, r3, [r3]
    17f6:	f7fe fcd9 	bl	1ac <__adddf3>
    17fa:	4622      	mov	r2, r4
    17fc:	462b      	mov	r3, r5
    17fe:	f7fe fe8b 	bl	518 <__aeabi_dmul>
    1802:	a377      	add	r3, pc, #476	; (adr r3, 19e0 <__ieee754_pow+0x6f0>)
    1804:	e9d3 2300 	ldrd	r2, r3, [r3]
    1808:	f7fe fcd0 	bl	1ac <__adddf3>
    180c:	4622      	mov	r2, r4
    180e:	462b      	mov	r3, r5
    1810:	f7fe fe82 	bl	518 <__aeabi_dmul>
    1814:	a374      	add	r3, pc, #464	; (adr r3, 19e8 <__ieee754_pow+0x6f8>)
    1816:	e9d3 2300 	ldrd	r2, r3, [r3]
    181a:	f7fe fcc7 	bl	1ac <__adddf3>
    181e:	4622      	mov	r2, r4
    1820:	462b      	mov	r3, r5
    1822:	f7fe fe79 	bl	518 <__aeabi_dmul>
    1826:	a372      	add	r3, pc, #456	; (adr r3, 19f0 <__ieee754_pow+0x700>)
    1828:	e9d3 2300 	ldrd	r2, r3, [r3]
    182c:	f7fe fcbe 	bl	1ac <__adddf3>
    1830:	4622      	mov	r2, r4
    1832:	462b      	mov	r3, r5
    1834:	f7fe fe70 	bl	518 <__aeabi_dmul>
    1838:	a36f      	add	r3, pc, #444	; (adr r3, 19f8 <__ieee754_pow+0x708>)
    183a:	e9d3 2300 	ldrd	r2, r3, [r3]
    183e:	f7fe fcb5 	bl	1ac <__adddf3>
    1842:	4622      	mov	r2, r4
    1844:	4606      	mov	r6, r0
    1846:	460f      	mov	r7, r1
    1848:	462b      	mov	r3, r5
    184a:	4620      	mov	r0, r4
    184c:	4629      	mov	r1, r5
    184e:	f7fe fe63 	bl	518 <__aeabi_dmul>
    1852:	4602      	mov	r2, r0
    1854:	460b      	mov	r3, r1
    1856:	4630      	mov	r0, r6
    1858:	4639      	mov	r1, r7
    185a:	f7fe fe5d 	bl	518 <__aeabi_dmul>
    185e:	4642      	mov	r2, r8
    1860:	4604      	mov	r4, r0
    1862:	460d      	mov	r5, r1
    1864:	464b      	mov	r3, r9
    1866:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    186a:	f7fe fc9f 	bl	1ac <__adddf3>
    186e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    1872:	f7fe fe51 	bl	518 <__aeabi_dmul>
    1876:	4622      	mov	r2, r4
    1878:	462b      	mov	r3, r5
    187a:	f7fe fc97 	bl	1ac <__adddf3>
    187e:	4642      	mov	r2, r8
    1880:	4606      	mov	r6, r0
    1882:	460f      	mov	r7, r1
    1884:	464b      	mov	r3, r9
    1886:	4640      	mov	r0, r8
    1888:	4649      	mov	r1, r9
    188a:	f7fe fe45 	bl	518 <__aeabi_dmul>
    188e:	4b68      	ldr	r3, [pc, #416]	; (1a30 <__ieee754_pow+0x740>)
    1890:	2200      	movs	r2, #0
    1892:	4682      	mov	sl, r0
    1894:	468b      	mov	fp, r1
    1896:	f7fe fc89 	bl	1ac <__adddf3>
    189a:	4632      	mov	r2, r6
    189c:	463b      	mov	r3, r7
    189e:	f7fe fc85 	bl	1ac <__adddf3>
    18a2:	2400      	movs	r4, #0
    18a4:	460d      	mov	r5, r1
    18a6:	4622      	mov	r2, r4
    18a8:	460b      	mov	r3, r1
    18aa:	4640      	mov	r0, r8
    18ac:	4649      	mov	r1, r9
    18ae:	f7fe fe33 	bl	518 <__aeabi_dmul>
    18b2:	4b5f      	ldr	r3, [pc, #380]	; (1a30 <__ieee754_pow+0x740>)
    18b4:	4680      	mov	r8, r0
    18b6:	4689      	mov	r9, r1
    18b8:	2200      	movs	r2, #0
    18ba:	4620      	mov	r0, r4
    18bc:	4629      	mov	r1, r5
    18be:	f7fe fc73 	bl	1a8 <__aeabi_dsub>
    18c2:	4652      	mov	r2, sl
    18c4:	465b      	mov	r3, fp
    18c6:	f7fe fc6f 	bl	1a8 <__aeabi_dsub>
    18ca:	4602      	mov	r2, r0
    18cc:	460b      	mov	r3, r1
    18ce:	4630      	mov	r0, r6
    18d0:	4639      	mov	r1, r7
    18d2:	f7fe fc69 	bl	1a8 <__aeabi_dsub>
    18d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    18da:	f7fe fe1d 	bl	518 <__aeabi_dmul>
    18de:	4622      	mov	r2, r4
    18e0:	4606      	mov	r6, r0
    18e2:	460f      	mov	r7, r1
    18e4:	462b      	mov	r3, r5
    18e6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    18ea:	f7fe fe15 	bl	518 <__aeabi_dmul>
    18ee:	4602      	mov	r2, r0
    18f0:	460b      	mov	r3, r1
    18f2:	4630      	mov	r0, r6
    18f4:	4639      	mov	r1, r7
    18f6:	f7fe fc59 	bl	1ac <__adddf3>
    18fa:	4606      	mov	r6, r0
    18fc:	460f      	mov	r7, r1
    18fe:	4602      	mov	r2, r0
    1900:	460b      	mov	r3, r1
    1902:	4640      	mov	r0, r8
    1904:	4649      	mov	r1, r9
    1906:	f7fe fc51 	bl	1ac <__adddf3>
    190a:	2400      	movs	r4, #0
    190c:	a33c      	add	r3, pc, #240	; (adr r3, 1a00 <__ieee754_pow+0x710>)
    190e:	e9d3 2300 	ldrd	r2, r3, [r3]
    1912:	4620      	mov	r0, r4
    1914:	460d      	mov	r5, r1
    1916:	f7fe fdff 	bl	518 <__aeabi_dmul>
    191a:	4642      	mov	r2, r8
    191c:	e9cd 0106 	strd	r0, r1, [sp, #24]
    1920:	464b      	mov	r3, r9
    1922:	4620      	mov	r0, r4
    1924:	4629      	mov	r1, r5
    1926:	f7fe fc3f 	bl	1a8 <__aeabi_dsub>
    192a:	4602      	mov	r2, r0
    192c:	460b      	mov	r3, r1
    192e:	4630      	mov	r0, r6
    1930:	4639      	mov	r1, r7
    1932:	f7fe fc39 	bl	1a8 <__aeabi_dsub>
    1936:	a334      	add	r3, pc, #208	; (adr r3, 1a08 <__ieee754_pow+0x718>)
    1938:	e9d3 2300 	ldrd	r2, r3, [r3]
    193c:	f7fe fdec 	bl	518 <__aeabi_dmul>
    1940:	a333      	add	r3, pc, #204	; (adr r3, 1a10 <__ieee754_pow+0x720>)
    1942:	e9d3 2300 	ldrd	r2, r3, [r3]
    1946:	4606      	mov	r6, r0
    1948:	460f      	mov	r7, r1
    194a:	4620      	mov	r0, r4
    194c:	4629      	mov	r1, r5
    194e:	f7fe fde3 	bl	518 <__aeabi_dmul>
    1952:	4602      	mov	r2, r0
    1954:	460b      	mov	r3, r1
    1956:	4630      	mov	r0, r6
    1958:	4639      	mov	r1, r7
    195a:	f7fe fc27 	bl	1ac <__adddf3>
    195e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    1960:	4b34      	ldr	r3, [pc, #208]	; (1a34 <__ieee754_pow+0x744>)
    1962:	4413      	add	r3, r2
    1964:	e9d3 2300 	ldrd	r2, r3, [r3]
    1968:	f7fe fc20 	bl	1ac <__adddf3>
    196c:	4680      	mov	r8, r0
    196e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    1970:	4689      	mov	r9, r1
    1972:	f7fe fd67 	bl	444 <__aeabi_i2d>
    1976:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    1978:	4b2f      	ldr	r3, [pc, #188]	; (1a38 <__ieee754_pow+0x748>)
    197a:	4413      	add	r3, r2
    197c:	e9d3 6700 	ldrd	r6, r7, [r3]
    1980:	4604      	mov	r4, r0
    1982:	460d      	mov	r5, r1
    1984:	4642      	mov	r2, r8
    1986:	464b      	mov	r3, r9
    1988:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    198c:	f7fe fc0e 	bl	1ac <__adddf3>
    1990:	4632      	mov	r2, r6
    1992:	463b      	mov	r3, r7
    1994:	f7fe fc0a 	bl	1ac <__adddf3>
    1998:	4622      	mov	r2, r4
    199a:	462b      	mov	r3, r5
    199c:	f7fe fc06 	bl	1ac <__adddf3>
    19a0:	f04f 0a00 	mov.w	sl, #0
    19a4:	4622      	mov	r2, r4
    19a6:	462b      	mov	r3, r5
    19a8:	4650      	mov	r0, sl
    19aa:	468b      	mov	fp, r1
    19ac:	f7fe fbfc 	bl	1a8 <__aeabi_dsub>
    19b0:	4632      	mov	r2, r6
    19b2:	463b      	mov	r3, r7
    19b4:	f7fe fbf8 	bl	1a8 <__aeabi_dsub>
    19b8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    19bc:	f7fe fbf4 	bl	1a8 <__aeabi_dsub>
    19c0:	4602      	mov	r2, r0
    19c2:	460b      	mov	r3, r1
    19c4:	4640      	mov	r0, r8
    19c6:	4649      	mov	r1, r9
    19c8:	e608      	b.n	15dc <__ieee754_pow+0x2ec>
    19ca:	bf00      	nop
    19cc:	f3af 8000 	nop.w
    19d0:	4a454eef 	.word	0x4a454eef
    19d4:	3fca7e28 	.word	0x3fca7e28
    19d8:	93c9db65 	.word	0x93c9db65
    19dc:	3fcd864a 	.word	0x3fcd864a
    19e0:	a91d4101 	.word	0xa91d4101
    19e4:	3fd17460 	.word	0x3fd17460
    19e8:	518f264d 	.word	0x518f264d
    19ec:	3fd55555 	.word	0x3fd55555
    19f0:	db6fabff 	.word	0xdb6fabff
    19f4:	3fdb6db6 	.word	0x3fdb6db6
    19f8:	33333303 	.word	0x33333303
    19fc:	3fe33333 	.word	0x3fe33333
    1a00:	e0000000 	.word	0xe0000000
    1a04:	3feec709 	.word	0x3feec709
    1a08:	dc3a03fd 	.word	0xdc3a03fd
    1a0c:	3feec709 	.word	0x3feec709
    1a10:	145b01f5 	.word	0x145b01f5
    1a14:	be3e2fe0 	.word	0xbe3e2fe0
    1a18:	7ff00000 	.word	0x7ff00000
    1a1c:	43400000 	.word	0x43400000
    1a20:	0003988e 	.word	0x0003988e
    1a24:	000bb679 	.word	0x000bb679
    1a28:	0000fa58 	.word	0x0000fa58
    1a2c:	3ff00000 	.word	0x3ff00000
    1a30:	40080000 	.word	0x40080000
    1a34:	0000fa78 	.word	0x0000fa78
    1a38:	0000fa68 	.word	0x0000fa68
    1a3c:	2601      	movs	r6, #1
    1a3e:	e667      	b.n	1710 <__ieee754_pow+0x420>
    1a40:	a39d      	add	r3, pc, #628	; (adr r3, 1cb8 <__ieee754_pow+0x9c8>)
    1a42:	e9d3 2300 	ldrd	r2, r3, [r3]
    1a46:	4640      	mov	r0, r8
    1a48:	4649      	mov	r1, r9
    1a4a:	f7fe fbaf 	bl	1ac <__adddf3>
    1a4e:	4622      	mov	r2, r4
    1a50:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1a54:	462b      	mov	r3, r5
    1a56:	4650      	mov	r0, sl
    1a58:	4639      	mov	r1, r7
    1a5a:	f7fe fba5 	bl	1a8 <__aeabi_dsub>
    1a5e:	4602      	mov	r2, r0
    1a60:	460b      	mov	r3, r1
    1a62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1a66:	f7ff f851 	bl	b0c <__aeabi_dcmpgt>
    1a6a:	2800      	cmp	r0, #0
    1a6c:	f47f adff 	bne.w	166e <__ieee754_pow+0x37e>
    1a70:	4aa5      	ldr	r2, [pc, #660]	; (1d08 <__ieee754_pow+0xa18>)
    1a72:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
    1a76:	4293      	cmp	r3, r2
    1a78:	f340 8103 	ble.w	1c82 <__ieee754_pow+0x992>
    1a7c:	151b      	asrs	r3, r3, #20
    1a7e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
    1a82:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
    1a86:	fa4a f303 	asr.w	r3, sl, r3
    1a8a:	4433      	add	r3, r6
    1a8c:	f3c3 520a 	ubfx	r2, r3, #20, #11
    1a90:	4f9e      	ldr	r7, [pc, #632]	; (1d0c <__ieee754_pow+0xa1c>)
    1a92:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
    1a96:	4117      	asrs	r7, r2
    1a98:	f3c3 0a13 	ubfx	sl, r3, #0, #20
    1a9c:	2000      	movs	r0, #0
    1a9e:	ea23 0107 	bic.w	r1, r3, r7
    1aa2:	f1c2 0214 	rsb	r2, r2, #20
    1aa6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
    1aaa:	fa4a fa02 	asr.w	sl, sl, r2
    1aae:	2e00      	cmp	r6, #0
    1ab0:	4602      	mov	r2, r0
    1ab2:	460b      	mov	r3, r1
    1ab4:	4620      	mov	r0, r4
    1ab6:	4629      	mov	r1, r5
    1ab8:	bfb8      	it	lt
    1aba:	f1ca 0a00 	rsblt	sl, sl, #0
    1abe:	f7fe fb73 	bl	1a8 <__aeabi_dsub>
    1ac2:	e9cd 0102 	strd	r0, r1, [sp, #8]
    1ac6:	4642      	mov	r2, r8
    1ac8:	464b      	mov	r3, r9
    1aca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    1ace:	f7fe fb6d 	bl	1ac <__adddf3>
    1ad2:	2400      	movs	r4, #0
    1ad4:	a37a      	add	r3, pc, #488	; (adr r3, 1cc0 <__ieee754_pow+0x9d0>)
    1ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
    1ada:	4620      	mov	r0, r4
    1adc:	460d      	mov	r5, r1
    1ade:	f7fe fd1b 	bl	518 <__aeabi_dmul>
    1ae2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    1ae6:	4606      	mov	r6, r0
    1ae8:	460f      	mov	r7, r1
    1aea:	4620      	mov	r0, r4
    1aec:	4629      	mov	r1, r5
    1aee:	f7fe fb5b 	bl	1a8 <__aeabi_dsub>
    1af2:	4602      	mov	r2, r0
    1af4:	460b      	mov	r3, r1
    1af6:	4640      	mov	r0, r8
    1af8:	4649      	mov	r1, r9
    1afa:	f7fe fb55 	bl	1a8 <__aeabi_dsub>
    1afe:	a372      	add	r3, pc, #456	; (adr r3, 1cc8 <__ieee754_pow+0x9d8>)
    1b00:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b04:	f7fe fd08 	bl	518 <__aeabi_dmul>
    1b08:	a371      	add	r3, pc, #452	; (adr r3, 1cd0 <__ieee754_pow+0x9e0>)
    1b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b0e:	4680      	mov	r8, r0
    1b10:	4689      	mov	r9, r1
    1b12:	4620      	mov	r0, r4
    1b14:	4629      	mov	r1, r5
    1b16:	f7fe fcff 	bl	518 <__aeabi_dmul>
    1b1a:	4602      	mov	r2, r0
    1b1c:	460b      	mov	r3, r1
    1b1e:	4640      	mov	r0, r8
    1b20:	4649      	mov	r1, r9
    1b22:	f7fe fb43 	bl	1ac <__adddf3>
    1b26:	4604      	mov	r4, r0
    1b28:	460d      	mov	r5, r1
    1b2a:	4602      	mov	r2, r0
    1b2c:	460b      	mov	r3, r1
    1b2e:	4630      	mov	r0, r6
    1b30:	4639      	mov	r1, r7
    1b32:	f7fe fb3b 	bl	1ac <__adddf3>
    1b36:	4632      	mov	r2, r6
    1b38:	463b      	mov	r3, r7
    1b3a:	4680      	mov	r8, r0
    1b3c:	4689      	mov	r9, r1
    1b3e:	f7fe fb33 	bl	1a8 <__aeabi_dsub>
    1b42:	4602      	mov	r2, r0
    1b44:	460b      	mov	r3, r1
    1b46:	4620      	mov	r0, r4
    1b48:	4629      	mov	r1, r5
    1b4a:	f7fe fb2d 	bl	1a8 <__aeabi_dsub>
    1b4e:	4642      	mov	r2, r8
    1b50:	4606      	mov	r6, r0
    1b52:	460f      	mov	r7, r1
    1b54:	464b      	mov	r3, r9
    1b56:	4640      	mov	r0, r8
    1b58:	4649      	mov	r1, r9
    1b5a:	f7fe fcdd 	bl	518 <__aeabi_dmul>
    1b5e:	a35e      	add	r3, pc, #376	; (adr r3, 1cd8 <__ieee754_pow+0x9e8>)
    1b60:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b64:	4604      	mov	r4, r0
    1b66:	460d      	mov	r5, r1
    1b68:	f7fe fcd6 	bl	518 <__aeabi_dmul>
    1b6c:	a35c      	add	r3, pc, #368	; (adr r3, 1ce0 <__ieee754_pow+0x9f0>)
    1b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b72:	f7fe fb19 	bl	1a8 <__aeabi_dsub>
    1b76:	4622      	mov	r2, r4
    1b78:	462b      	mov	r3, r5
    1b7a:	f7fe fccd 	bl	518 <__aeabi_dmul>
    1b7e:	a35a      	add	r3, pc, #360	; (adr r3, 1ce8 <__ieee754_pow+0x9f8>)
    1b80:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b84:	f7fe fb12 	bl	1ac <__adddf3>
    1b88:	4622      	mov	r2, r4
    1b8a:	462b      	mov	r3, r5
    1b8c:	f7fe fcc4 	bl	518 <__aeabi_dmul>
    1b90:	a357      	add	r3, pc, #348	; (adr r3, 1cf0 <__ieee754_pow+0xa00>)
    1b92:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b96:	f7fe fb07 	bl	1a8 <__aeabi_dsub>
    1b9a:	4622      	mov	r2, r4
    1b9c:	462b      	mov	r3, r5
    1b9e:	f7fe fcbb 	bl	518 <__aeabi_dmul>
    1ba2:	a355      	add	r3, pc, #340	; (adr r3, 1cf8 <__ieee754_pow+0xa08>)
    1ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
    1ba8:	f7fe fb00 	bl	1ac <__adddf3>
    1bac:	4622      	mov	r2, r4
    1bae:	462b      	mov	r3, r5
    1bb0:	f7fe fcb2 	bl	518 <__aeabi_dmul>
    1bb4:	4602      	mov	r2, r0
    1bb6:	460b      	mov	r3, r1
    1bb8:	4640      	mov	r0, r8
    1bba:	4649      	mov	r1, r9
    1bbc:	f7fe faf4 	bl	1a8 <__aeabi_dsub>
    1bc0:	4604      	mov	r4, r0
    1bc2:	460d      	mov	r5, r1
    1bc4:	4602      	mov	r2, r0
    1bc6:	460b      	mov	r3, r1
    1bc8:	4640      	mov	r0, r8
    1bca:	4649      	mov	r1, r9
    1bcc:	f7fe fca4 	bl	518 <__aeabi_dmul>
    1bd0:	2200      	movs	r2, #0
    1bd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
    1bd6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1bda:	4620      	mov	r0, r4
    1bdc:	4629      	mov	r1, r5
    1bde:	f7fe fae3 	bl	1a8 <__aeabi_dsub>
    1be2:	4602      	mov	r2, r0
    1be4:	460b      	mov	r3, r1
    1be6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    1bea:	f7fe fdbf 	bl	76c <__aeabi_ddiv>
    1bee:	4632      	mov	r2, r6
    1bf0:	4604      	mov	r4, r0
    1bf2:	460d      	mov	r5, r1
    1bf4:	463b      	mov	r3, r7
    1bf6:	4640      	mov	r0, r8
    1bf8:	4649      	mov	r1, r9
    1bfa:	f7fe fc8d 	bl	518 <__aeabi_dmul>
    1bfe:	4632      	mov	r2, r6
    1c00:	463b      	mov	r3, r7
    1c02:	f7fe fad3 	bl	1ac <__adddf3>
    1c06:	4602      	mov	r2, r0
    1c08:	460b      	mov	r3, r1
    1c0a:	4620      	mov	r0, r4
    1c0c:	4629      	mov	r1, r5
    1c0e:	f7fe facb 	bl	1a8 <__aeabi_dsub>
    1c12:	4642      	mov	r2, r8
    1c14:	464b      	mov	r3, r9
    1c16:	f7fe fac7 	bl	1a8 <__aeabi_dsub>
    1c1a:	4602      	mov	r2, r0
    1c1c:	460b      	mov	r3, r1
    1c1e:	2000      	movs	r0, #0
    1c20:	493b      	ldr	r1, [pc, #236]	; (1d10 <__ieee754_pow+0xa20>)
    1c22:	f7fe fac1 	bl	1a8 <__aeabi_dsub>
    1c26:	eb01 540a 	add.w	r4, r1, sl, lsl #20
    1c2a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    1c2e:	da2b      	bge.n	1c88 <__ieee754_pow+0x998>
    1c30:	4652      	mov	r2, sl
    1c32:	f000 f875 	bl	1d20 <scalbn>
    1c36:	e9dd 2300 	ldrd	r2, r3, [sp]
    1c3a:	f7ff bbf2 	b.w	1422 <__ieee754_pow+0x132>
    1c3e:	4b35      	ldr	r3, [pc, #212]	; (1d14 <__ieee754_pow+0xa24>)
    1c40:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
    1c44:	429f      	cmp	r7, r3
    1c46:	f77f af13 	ble.w	1a70 <__ieee754_pow+0x780>
    1c4a:	4b33      	ldr	r3, [pc, #204]	; (1d18 <__ieee754_pow+0xa28>)
    1c4c:	440b      	add	r3, r1
    1c4e:	4303      	orrs	r3, r0
    1c50:	d00b      	beq.n	1c6a <__ieee754_pow+0x97a>
    1c52:	a32b      	add	r3, pc, #172	; (adr r3, 1d00 <__ieee754_pow+0xa10>)
    1c54:	e9d3 2300 	ldrd	r2, r3, [r3]
    1c58:	e9dd 0100 	ldrd	r0, r1, [sp]
    1c5c:	f7fe fc5c 	bl	518 <__aeabi_dmul>
    1c60:	a327      	add	r3, pc, #156	; (adr r3, 1d00 <__ieee754_pow+0xa10>)
    1c62:	e9d3 2300 	ldrd	r2, r3, [r3]
    1c66:	f7ff bbdc 	b.w	1422 <__ieee754_pow+0x132>
    1c6a:	4622      	mov	r2, r4
    1c6c:	462b      	mov	r3, r5
    1c6e:	f7fe fa9b 	bl	1a8 <__aeabi_dsub>
    1c72:	4642      	mov	r2, r8
    1c74:	464b      	mov	r3, r9
    1c76:	f7fe ff3f 	bl	af8 <__aeabi_dcmpge>
    1c7a:	2800      	cmp	r0, #0
    1c7c:	f43f aef8 	beq.w	1a70 <__ieee754_pow+0x780>
    1c80:	e7e7      	b.n	1c52 <__ieee754_pow+0x962>
    1c82:	f04f 0a00 	mov.w	sl, #0
    1c86:	e71e      	b.n	1ac6 <__ieee754_pow+0x7d6>
    1c88:	4621      	mov	r1, r4
    1c8a:	e7d4      	b.n	1c36 <__ieee754_pow+0x946>
    1c8c:	f8df c080 	ldr.w	ip, [pc, #128]	; 1d10 <__ieee754_pow+0xa20>
    1c90:	f04f 0b00 	mov.w	fp, #0
    1c94:	f7ff bbb0 	b.w	13f8 <__ieee754_pow+0x108>
    1c98:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
    1c9c:	f7ff bbac 	b.w	13f8 <__ieee754_pow+0x108>
    1ca0:	4638      	mov	r0, r7
    1ca2:	4641      	mov	r1, r8
    1ca4:	f7ff bbbf 	b.w	1426 <__ieee754_pow+0x136>
    1ca8:	9200      	str	r2, [sp, #0]
    1caa:	f7ff bb7f 	b.w	13ac <__ieee754_pow+0xbc>
    1cae:	2300      	movs	r3, #0
    1cb0:	f7ff bb69 	b.w	1386 <__ieee754_pow+0x96>
    1cb4:	f3af 8000 	nop.w
    1cb8:	652b82fe 	.word	0x652b82fe
    1cbc:	3c971547 	.word	0x3c971547
    1cc0:	00000000 	.word	0x00000000
    1cc4:	3fe62e43 	.word	0x3fe62e43
    1cc8:	fefa39ef 	.word	0xfefa39ef
    1ccc:	3fe62e42 	.word	0x3fe62e42
    1cd0:	0ca86c39 	.word	0x0ca86c39
    1cd4:	be205c61 	.word	0xbe205c61
    1cd8:	72bea4d0 	.word	0x72bea4d0
    1cdc:	3e663769 	.word	0x3e663769
    1ce0:	c5d26bf1 	.word	0xc5d26bf1
    1ce4:	3ebbbd41 	.word	0x3ebbbd41
    1ce8:	af25de2c 	.word	0xaf25de2c
    1cec:	3f11566a 	.word	0x3f11566a
    1cf0:	16bebd93 	.word	0x16bebd93
    1cf4:	3f66c16c 	.word	0x3f66c16c
    1cf8:	5555553e 	.word	0x5555553e
    1cfc:	3fc55555 	.word	0x3fc55555
    1d00:	c2f8f359 	.word	0xc2f8f359
    1d04:	01a56e1f 	.word	0x01a56e1f
    1d08:	3fe00000 	.word	0x3fe00000
    1d0c:	000fffff 	.word	0x000fffff
    1d10:	3ff00000 	.word	0x3ff00000
    1d14:	4090cbff 	.word	0x4090cbff
    1d18:	3f6f3400 	.word	0x3f6f3400
    1d1c:	00000000 	.word	0x00000000

00001d20 <scalbn>:
    1d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1d22:	f3c1 560a 	ubfx	r6, r1, #20, #11
    1d26:	4604      	mov	r4, r0
    1d28:	460d      	mov	r5, r1
    1d2a:	4617      	mov	r7, r2
    1d2c:	460b      	mov	r3, r1
    1d2e:	b996      	cbnz	r6, 1d56 <scalbn+0x36>
    1d30:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
    1d34:	4303      	orrs	r3, r0
    1d36:	d039      	beq.n	1dac <scalbn+0x8c>
    1d38:	4b33      	ldr	r3, [pc, #204]	; (1e08 <scalbn+0xe8>)
    1d3a:	2200      	movs	r2, #0
    1d3c:	f7fe fbec 	bl	518 <__aeabi_dmul>
    1d40:	4b32      	ldr	r3, [pc, #200]	; (1e0c <scalbn+0xec>)
    1d42:	429f      	cmp	r7, r3
    1d44:	4604      	mov	r4, r0
    1d46:	460d      	mov	r5, r1
    1d48:	da0f      	bge.n	1d6a <scalbn+0x4a>
    1d4a:	a32b      	add	r3, pc, #172	; (adr r3, 1df8 <scalbn+0xd8>)
    1d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
    1d50:	f7fe fbe2 	bl	518 <__aeabi_dmul>
    1d54:	e006      	b.n	1d64 <scalbn+0x44>
    1d56:	f240 72ff 	movw	r2, #2047	; 0x7ff
    1d5a:	4296      	cmp	r6, r2
    1d5c:	d10a      	bne.n	1d74 <scalbn+0x54>
    1d5e:	4602      	mov	r2, r0
    1d60:	f7fe fa24 	bl	1ac <__adddf3>
    1d64:	4604      	mov	r4, r0
    1d66:	460d      	mov	r5, r1
    1d68:	e020      	b.n	1dac <scalbn+0x8c>
    1d6a:	460b      	mov	r3, r1
    1d6c:	f3c1 510a 	ubfx	r1, r1, #20, #11
    1d70:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
    1d74:	19b9      	adds	r1, r7, r6
    1d76:	f240 72fe 	movw	r2, #2046	; 0x7fe
    1d7a:	4291      	cmp	r1, r2
    1d7c:	dd0e      	ble.n	1d9c <scalbn+0x7c>
    1d7e:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
    1d82:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
    1d86:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
    1d8a:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
    1d8e:	a31c      	add	r3, pc, #112	; (adr r3, 1e00 <scalbn+0xe0>)
    1d90:	e9d3 2300 	ldrd	r2, r3, [r3]
    1d94:	481e      	ldr	r0, [pc, #120]	; (1e10 <scalbn+0xf0>)
    1d96:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
    1d9a:	e7d9      	b.n	1d50 <scalbn+0x30>
    1d9c:	2900      	cmp	r1, #0
    1d9e:	dd08      	ble.n	1db2 <scalbn+0x92>
    1da0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
    1da4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
    1da8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
    1dac:	4620      	mov	r0, r4
    1dae:	4629      	mov	r1, r5
    1db0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1db2:	f111 0f35 	cmn.w	r1, #53	; 0x35
    1db6:	da12      	bge.n	1dde <scalbn+0xbe>
    1db8:	f24c 3350 	movw	r3, #50000	; 0xc350
    1dbc:	429f      	cmp	r7, r3
    1dbe:	ea4f 73d5 	mov.w	r3, r5, lsr #31
    1dc2:	ea4f 74c3 	mov.w	r4, r3, lsl #31
    1dc6:	dcdc      	bgt.n	1d82 <scalbn+0x62>
    1dc8:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
    1dcc:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
    1dd0:	a309      	add	r3, pc, #36	; (adr r3, 1df8 <scalbn+0xd8>)
    1dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
    1dd6:	480f      	ldr	r0, [pc, #60]	; (1e14 <scalbn+0xf4>)
    1dd8:	f041 011f 	orr.w	r1, r1, #31
    1ddc:	e7b8      	b.n	1d50 <scalbn+0x30>
    1dde:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
    1de2:	3136      	adds	r1, #54	; 0x36
    1de4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
    1de8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
    1dec:	4620      	mov	r0, r4
    1dee:	4b0a      	ldr	r3, [pc, #40]	; (1e18 <scalbn+0xf8>)
    1df0:	4629      	mov	r1, r5
    1df2:	2200      	movs	r2, #0
    1df4:	e7ac      	b.n	1d50 <scalbn+0x30>
    1df6:	bf00      	nop
    1df8:	c2f8f359 	.word	0xc2f8f359
    1dfc:	01a56e1f 	.word	0x01a56e1f
    1e00:	8800759c 	.word	0x8800759c
    1e04:	7e37e43c 	.word	0x7e37e43c
    1e08:	43500000 	.word	0x43500000
    1e0c:	ffff3cb0 	.word	0xffff3cb0
    1e10:	8800759c 	.word	0x8800759c
    1e14:	c2f8f359 	.word	0xc2f8f359
    1e18:	3c900000 	.word	0x3c900000
    1e1c:	00000000 	.word	0x00000000

00001e20 <_gcvt>:
    1e20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    1e24:	4690      	mov	r8, r2
    1e26:	b08b      	sub	sp, #44	; 0x2c
    1e28:	461c      	mov	r4, r3
    1e2a:	4681      	mov	r9, r0
    1e2c:	2200      	movs	r2, #0
    1e2e:	2300      	movs	r3, #0
    1e30:	4640      	mov	r0, r8
    1e32:	4621      	mov	r1, r4
    1e34:	e9dd 7512 	ldrd	r7, r5, [sp, #72]	; 0x48
    1e38:	9e15      	ldr	r6, [sp, #84]	; 0x54
    1e3a:	f7fe fe49 	bl	ad0 <__aeabi_dcmplt>
    1e3e:	b108      	cbz	r0, 1e44 <_gcvt+0x24>
    1e40:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
    1e44:	2200      	movs	r2, #0
    1e46:	2300      	movs	r3, #0
    1e48:	4640      	mov	r0, r8
    1e4a:	4621      	mov	r1, r4
    1e4c:	f7fe fe36 	bl	abc <__aeabi_dcmpeq>
    1e50:	b138      	cbz	r0, 1e62 <_gcvt+0x42>
    1e52:	2330      	movs	r3, #48	; 0x30
    1e54:	702b      	strb	r3, [r5, #0]
    1e56:	2300      	movs	r3, #0
    1e58:	706b      	strb	r3, [r5, #1]
    1e5a:	4628      	mov	r0, r5
    1e5c:	b00b      	add	sp, #44	; 0x2c
    1e5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    1e62:	a34d      	add	r3, pc, #308	; (adr r3, 1f98 <_gcvt+0x178>)
    1e64:	e9d3 2300 	ldrd	r2, r3, [r3]
    1e68:	4640      	mov	r0, r8
    1e6a:	4621      	mov	r1, r4
    1e6c:	f7fe fe3a 	bl	ae4 <__aeabi_dcmple>
    1e70:	b160      	cbz	r0, 1e8c <_gcvt+0x6c>
    1e72:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
    1e76:	9301      	str	r3, [sp, #4]
    1e78:	3f01      	subs	r7, #1
    1e7a:	9602      	str	r6, [sp, #8]
    1e7c:	9700      	str	r7, [sp, #0]
    1e7e:	4642      	mov	r2, r8
    1e80:	4623      	mov	r3, r4
    1e82:	4629      	mov	r1, r5
    1e84:	4648      	mov	r0, r9
    1e86:	f00d f95a 	bl	f13e <print_e>
    1e8a:	e7e6      	b.n	1e5a <_gcvt+0x3a>
    1e8c:	4638      	mov	r0, r7
    1e8e:	f00b fa07 	bl	d2a0 <_mprec_log10>
    1e92:	4642      	mov	r2, r8
    1e94:	4623      	mov	r3, r4
    1e96:	f7fe fe25 	bl	ae4 <__aeabi_dcmple>
    1e9a:	2800      	cmp	r0, #0
    1e9c:	d1e9      	bne.n	1e72 <_gcvt+0x52>
    1e9e:	ab09      	add	r3, sp, #36	; 0x24
    1ea0:	9304      	str	r3, [sp, #16]
    1ea2:	ab08      	add	r3, sp, #32
    1ea4:	9303      	str	r3, [sp, #12]
    1ea6:	ab07      	add	r3, sp, #28
    1ea8:	e9cd 7301 	strd	r7, r3, [sp, #4]
    1eac:	2302      	movs	r3, #2
    1eae:	9300      	str	r3, [sp, #0]
    1eb0:	4642      	mov	r2, r8
    1eb2:	4623      	mov	r3, r4
    1eb4:	4648      	mov	r0, r9
    1eb6:	f000 f873 	bl	1fa0 <_dtoa_r>
    1eba:	9a07      	ldr	r2, [sp, #28]
    1ebc:	f242 730f 	movw	r3, #9999	; 0x270f
    1ec0:	429a      	cmp	r2, r3
    1ec2:	4601      	mov	r1, r0
    1ec4:	d00f      	beq.n	1ee6 <_gcvt+0xc6>
    1ec6:	462b      	mov	r3, r5
    1ec8:	442f      	add	r7, r5
    1eca:	4608      	mov	r0, r1
    1ecc:	f811 cb01 	ldrb.w	ip, [r1], #1
    1ed0:	9a07      	ldr	r2, [sp, #28]
    1ed2:	1afc      	subs	r4, r7, r3
    1ed4:	f1bc 0f00 	cmp.w	ip, #0
    1ed8:	d001      	beq.n	1ede <_gcvt+0xbe>
    1eda:	2a00      	cmp	r2, #0
    1edc:	dc07      	bgt.n	1eee <_gcvt+0xce>
    1ede:	2100      	movs	r1, #0
    1ee0:	f04f 0c30 	mov.w	ip, #48	; 0x30
    1ee4:	e00c      	b.n	1f00 <_gcvt+0xe0>
    1ee6:	4628      	mov	r0, r5
    1ee8:	f00d fb23 	bl	f532 <strcpy>
    1eec:	e7b5      	b.n	1e5a <_gcvt+0x3a>
    1eee:	3a01      	subs	r2, #1
    1ef0:	f803 cb01 	strb.w	ip, [r3], #1
    1ef4:	9207      	str	r2, [sp, #28]
    1ef6:	e7e8      	b.n	1eca <_gcvt+0xaa>
    1ef8:	f803 cb01 	strb.w	ip, [r3], #1
    1efc:	3c01      	subs	r4, #1
    1efe:	2101      	movs	r1, #1
    1f00:	2a00      	cmp	r2, #0
    1f02:	4617      	mov	r7, r2
    1f04:	dc2a      	bgt.n	1f5c <_gcvt+0x13c>
    1f06:	b101      	cbz	r1, 1f0a <_gcvt+0xea>
    1f08:	9207      	str	r2, [sp, #28]
    1f0a:	b90e      	cbnz	r6, 1f10 <_gcvt+0xf0>
    1f0c:	7802      	ldrb	r2, [r0, #0]
    1f0e:	b312      	cbz	r2, 1f56 <_gcvt+0x136>
    1f10:	42ab      	cmp	r3, r5
    1f12:	bf04      	itt	eq
    1f14:	2230      	moveq	r2, #48	; 0x30
    1f16:	f803 2b01 	strbeq.w	r2, [r3], #1
    1f1a:	222e      	movs	r2, #46	; 0x2e
    1f1c:	701a      	strb	r2, [r3, #0]
    1f1e:	9a07      	ldr	r2, [sp, #28]
    1f20:	4619      	mov	r1, r3
    1f22:	2700      	movs	r7, #0
    1f24:	eba2 0c03 	sub.w	ip, r2, r3
    1f28:	f04f 0e30 	mov.w	lr, #48	; 0x30
    1f2c:	eb1c 0f01 	cmn.w	ip, r1
    1f30:	d41c      	bmi.n	1f6c <_gcvt+0x14c>
    1f32:	2a00      	cmp	r2, #0
    1f34:	f1c2 0100 	rsb	r1, r2, #0
    1f38:	bfc8      	it	gt
    1f3a:	2100      	movgt	r1, #0
    1f3c:	f101 0c01 	add.w	ip, r1, #1
    1f40:	4463      	add	r3, ip
    1f42:	440a      	add	r2, r1
    1f44:	b107      	cbz	r7, 1f48 <_gcvt+0x128>
    1f46:	9207      	str	r2, [sp, #28]
    1f48:	1e42      	subs	r2, r0, #1
    1f4a:	f812 1f01 	ldrb.w	r1, [r2, #1]!
    1f4e:	b109      	cbz	r1, 1f54 <_gcvt+0x134>
    1f50:	2c00      	cmp	r4, #0
    1f52:	dc0f      	bgt.n	1f74 <_gcvt+0x154>
    1f54:	b9de      	cbnz	r6, 1f8e <_gcvt+0x16e>
    1f56:	2200      	movs	r2, #0
    1f58:	701a      	strb	r2, [r3, #0]
    1f5a:	e77e      	b.n	1e5a <_gcvt+0x3a>
    1f5c:	2c00      	cmp	r4, #0
    1f5e:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
    1f62:	dcc9      	bgt.n	1ef8 <_gcvt+0xd8>
    1f64:	2900      	cmp	r1, #0
    1f66:	d0d0      	beq.n	1f0a <_gcvt+0xea>
    1f68:	9707      	str	r7, [sp, #28]
    1f6a:	e7ce      	b.n	1f0a <_gcvt+0xea>
    1f6c:	f801 ef01 	strb.w	lr, [r1, #1]!
    1f70:	2701      	movs	r7, #1
    1f72:	e7db      	b.n	1f2c <_gcvt+0x10c>
    1f74:	f803 1b01 	strb.w	r1, [r3], #1
    1f78:	3c01      	subs	r4, #1
    1f7a:	e7e6      	b.n	1f4a <_gcvt+0x12a>
    1f7c:	f802 6b01 	strb.w	r6, [r2], #1
    1f80:	1a81      	subs	r1, r0, r2
    1f82:	2900      	cmp	r1, #0
    1f84:	dcfa      	bgt.n	1f7c <_gcvt+0x15c>
    1f86:	2c00      	cmp	r4, #0
    1f88:	bfa8      	it	ge
    1f8a:	191b      	addge	r3, r3, r4
    1f8c:	e7e3      	b.n	1f56 <_gcvt+0x136>
    1f8e:	461a      	mov	r2, r3
    1f90:	1918      	adds	r0, r3, r4
    1f92:	2630      	movs	r6, #48	; 0x30
    1f94:	e7f4      	b.n	1f80 <_gcvt+0x160>
    1f96:	bf00      	nop
    1f98:	eb1c432d 	.word	0xeb1c432d
    1f9c:	3f1a36e2 	.word	0x3f1a36e2

00001fa0 <_dtoa_r>:
    1fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1fa4:	6a44      	ldr	r4, [r0, #36]	; 0x24
    1fa6:	b099      	sub	sp, #100	; 0x64
    1fa8:	4616      	mov	r6, r2
    1faa:	461f      	mov	r7, r3
    1fac:	e9cd 6704 	strd	r6, r7, [sp, #16]
    1fb0:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
    1fb4:	4605      	mov	r5, r0
    1fb6:	b974      	cbnz	r4, 1fd6 <_dtoa_r+0x36>
    1fb8:	2010      	movs	r0, #16
    1fba:	f00a fcbd 	bl	c938 <malloc>
    1fbe:	4602      	mov	r2, r0
    1fc0:	6268      	str	r0, [r5, #36]	; 0x24
    1fc2:	b920      	cbnz	r0, 1fce <_dtoa_r+0x2e>
    1fc4:	4ba8      	ldr	r3, [pc, #672]	; (2268 <_dtoa_r+0x2c8>)
    1fc6:	21ea      	movs	r1, #234	; 0xea
    1fc8:	48a8      	ldr	r0, [pc, #672]	; (226c <_dtoa_r+0x2cc>)
    1fca:	f00b fcad 	bl	d928 <__assert_func>
    1fce:	e9c0 4401 	strd	r4, r4, [r0, #4]
    1fd2:	6004      	str	r4, [r0, #0]
    1fd4:	60c4      	str	r4, [r0, #12]
    1fd6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1fd8:	6819      	ldr	r1, [r3, #0]
    1fda:	b151      	cbz	r1, 1ff2 <_dtoa_r+0x52>
    1fdc:	685a      	ldr	r2, [r3, #4]
    1fde:	604a      	str	r2, [r1, #4]
    1fe0:	2301      	movs	r3, #1
    1fe2:	4093      	lsls	r3, r2
    1fe4:	608b      	str	r3, [r1, #8]
    1fe6:	4628      	mov	r0, r5
    1fe8:	f00a fe86 	bl	ccf8 <_Bfree>
    1fec:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1fee:	2200      	movs	r2, #0
    1ff0:	601a      	str	r2, [r3, #0]
    1ff2:	1e3b      	subs	r3, r7, #0
    1ff4:	bfb9      	ittee	lt
    1ff6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
    1ffa:	9305      	strlt	r3, [sp, #20]
    1ffc:	2300      	movge	r3, #0
    1ffe:	f8c8 3000 	strge.w	r3, [r8]
    2002:	f8dd 9014 	ldr.w	r9, [sp, #20]
    2006:	4b9a      	ldr	r3, [pc, #616]	; (2270 <_dtoa_r+0x2d0>)
    2008:	bfbc      	itt	lt
    200a:	2201      	movlt	r2, #1
    200c:	f8c8 2000 	strlt.w	r2, [r8]
    2010:	ea33 0309 	bics.w	r3, r3, r9
    2014:	d119      	bne.n	204a <_dtoa_r+0xaa>
    2016:	9a24      	ldr	r2, [sp, #144]	; 0x90
    2018:	f242 730f 	movw	r3, #9999	; 0x270f
    201c:	6013      	str	r3, [r2, #0]
    201e:	f3c9 0313 	ubfx	r3, r9, #0, #20
    2022:	4333      	orrs	r3, r6
    2024:	f000 8580 	beq.w	2b28 <_dtoa_r+0xb88>
    2028:	9b26      	ldr	r3, [sp, #152]	; 0x98
    202a:	b953      	cbnz	r3, 2042 <_dtoa_r+0xa2>
    202c:	4b91      	ldr	r3, [pc, #580]	; (2274 <_dtoa_r+0x2d4>)
    202e:	e022      	b.n	2076 <_dtoa_r+0xd6>
    2030:	4b91      	ldr	r3, [pc, #580]	; (2278 <_dtoa_r+0x2d8>)
    2032:	9303      	str	r3, [sp, #12]
    2034:	3308      	adds	r3, #8
    2036:	9a26      	ldr	r2, [sp, #152]	; 0x98
    2038:	6013      	str	r3, [r2, #0]
    203a:	9803      	ldr	r0, [sp, #12]
    203c:	b019      	add	sp, #100	; 0x64
    203e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2042:	4b8c      	ldr	r3, [pc, #560]	; (2274 <_dtoa_r+0x2d4>)
    2044:	9303      	str	r3, [sp, #12]
    2046:	3303      	adds	r3, #3
    2048:	e7f5      	b.n	2036 <_dtoa_r+0x96>
    204a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
    204e:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
    2052:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    2056:	2200      	movs	r2, #0
    2058:	2300      	movs	r3, #0
    205a:	f7fe fd2f 	bl	abc <__aeabi_dcmpeq>
    205e:	4680      	mov	r8, r0
    2060:	b158      	cbz	r0, 207a <_dtoa_r+0xda>
    2062:	9a24      	ldr	r2, [sp, #144]	; 0x90
    2064:	2301      	movs	r3, #1
    2066:	6013      	str	r3, [r2, #0]
    2068:	9b26      	ldr	r3, [sp, #152]	; 0x98
    206a:	2b00      	cmp	r3, #0
    206c:	f000 8559 	beq.w	2b22 <_dtoa_r+0xb82>
    2070:	4882      	ldr	r0, [pc, #520]	; (227c <_dtoa_r+0x2dc>)
    2072:	6018      	str	r0, [r3, #0]
    2074:	1e43      	subs	r3, r0, #1
    2076:	9303      	str	r3, [sp, #12]
    2078:	e7df      	b.n	203a <_dtoa_r+0x9a>
    207a:	ab16      	add	r3, sp, #88	; 0x58
    207c:	9301      	str	r3, [sp, #4]
    207e:	ab17      	add	r3, sp, #92	; 0x5c
    2080:	9300      	str	r3, [sp, #0]
    2082:	4628      	mov	r0, r5
    2084:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    2088:	f00b f8ae 	bl	d1e8 <__d2b>
    208c:	f3c9 540a 	ubfx	r4, r9, #20, #11
    2090:	4683      	mov	fp, r0
    2092:	2c00      	cmp	r4, #0
    2094:	d07e      	beq.n	2194 <_dtoa_r+0x1f4>
    2096:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2098:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
    209c:	f3c3 0313 	ubfx	r3, r3, #0, #20
    20a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    20a4:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
    20a8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
    20ac:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
    20b0:	4b73      	ldr	r3, [pc, #460]	; (2280 <_dtoa_r+0x2e0>)
    20b2:	2200      	movs	r2, #0
    20b4:	f7fe f878 	bl	1a8 <__aeabi_dsub>
    20b8:	a365      	add	r3, pc, #404	; (adr r3, 2250 <_dtoa_r+0x2b0>)
    20ba:	e9d3 2300 	ldrd	r2, r3, [r3]
    20be:	f7fe fa2b 	bl	518 <__aeabi_dmul>
    20c2:	a365      	add	r3, pc, #404	; (adr r3, 2258 <_dtoa_r+0x2b8>)
    20c4:	e9d3 2300 	ldrd	r2, r3, [r3]
    20c8:	f7fe f870 	bl	1ac <__adddf3>
    20cc:	4606      	mov	r6, r0
    20ce:	4620      	mov	r0, r4
    20d0:	460f      	mov	r7, r1
    20d2:	f7fe f9b7 	bl	444 <__aeabi_i2d>
    20d6:	a362      	add	r3, pc, #392	; (adr r3, 2260 <_dtoa_r+0x2c0>)
    20d8:	e9d3 2300 	ldrd	r2, r3, [r3]
    20dc:	f7fe fa1c 	bl	518 <__aeabi_dmul>
    20e0:	4602      	mov	r2, r0
    20e2:	460b      	mov	r3, r1
    20e4:	4630      	mov	r0, r6
    20e6:	4639      	mov	r1, r7
    20e8:	f7fe f860 	bl	1ac <__adddf3>
    20ec:	4606      	mov	r6, r0
    20ee:	460f      	mov	r7, r1
    20f0:	f7fe fd2c 	bl	b4c <__aeabi_d2iz>
    20f4:	2200      	movs	r2, #0
    20f6:	4682      	mov	sl, r0
    20f8:	2300      	movs	r3, #0
    20fa:	4630      	mov	r0, r6
    20fc:	4639      	mov	r1, r7
    20fe:	f7fe fce7 	bl	ad0 <__aeabi_dcmplt>
    2102:	b148      	cbz	r0, 2118 <_dtoa_r+0x178>
    2104:	4650      	mov	r0, sl
    2106:	f7fe f99d 	bl	444 <__aeabi_i2d>
    210a:	4632      	mov	r2, r6
    210c:	463b      	mov	r3, r7
    210e:	f7fe fcd5 	bl	abc <__aeabi_dcmpeq>
    2112:	b908      	cbnz	r0, 2118 <_dtoa_r+0x178>
    2114:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
    2118:	f1ba 0f16 	cmp.w	sl, #22
    211c:	d857      	bhi.n	21ce <_dtoa_r+0x22e>
    211e:	4b59      	ldr	r3, [pc, #356]	; (2284 <_dtoa_r+0x2e4>)
    2120:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
    2124:	e9d3 2300 	ldrd	r2, r3, [r3]
    2128:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    212c:	f7fe fcd0 	bl	ad0 <__aeabi_dcmplt>
    2130:	2800      	cmp	r0, #0
    2132:	d04e      	beq.n	21d2 <_dtoa_r+0x232>
    2134:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
    2138:	2300      	movs	r3, #0
    213a:	930f      	str	r3, [sp, #60]	; 0x3c
    213c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    213e:	1b1c      	subs	r4, r3, r4
    2140:	1e63      	subs	r3, r4, #1
    2142:	9309      	str	r3, [sp, #36]	; 0x24
    2144:	bf45      	ittet	mi
    2146:	f1c4 0301 	rsbmi	r3, r4, #1
    214a:	9306      	strmi	r3, [sp, #24]
    214c:	2300      	movpl	r3, #0
    214e:	2300      	movmi	r3, #0
    2150:	bf4c      	ite	mi
    2152:	9309      	strmi	r3, [sp, #36]	; 0x24
    2154:	9306      	strpl	r3, [sp, #24]
    2156:	f1ba 0f00 	cmp.w	sl, #0
    215a:	db3c      	blt.n	21d6 <_dtoa_r+0x236>
    215c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    215e:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    2162:	4453      	add	r3, sl
    2164:	9309      	str	r3, [sp, #36]	; 0x24
    2166:	2300      	movs	r3, #0
    2168:	930a      	str	r3, [sp, #40]	; 0x28
    216a:	9b22      	ldr	r3, [sp, #136]	; 0x88
    216c:	2b09      	cmp	r3, #9
    216e:	f200 808d 	bhi.w	228c <_dtoa_r+0x2ec>
    2172:	2b05      	cmp	r3, #5
    2174:	bfc4      	itt	gt
    2176:	3b04      	subgt	r3, #4
    2178:	9322      	strgt	r3, [sp, #136]	; 0x88
    217a:	9b22      	ldr	r3, [sp, #136]	; 0x88
    217c:	f1a3 0302 	sub.w	r3, r3, #2
    2180:	bfcc      	ite	gt
    2182:	2400      	movgt	r4, #0
    2184:	2401      	movle	r4, #1
    2186:	2b03      	cmp	r3, #3
    2188:	f200 808c 	bhi.w	22a4 <_dtoa_r+0x304>
    218c:	e8df f003 	tbb	[pc, r3]
    2190:	5b4d4f2d 	.word	0x5b4d4f2d
    2194:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
    2198:	441c      	add	r4, r3
    219a:	f204 4332 	addw	r3, r4, #1074	; 0x432
    219e:	2b20      	cmp	r3, #32
    21a0:	bfc3      	ittte	gt
    21a2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
    21a6:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
    21aa:	fa09 f303 	lslgt.w	r3, r9, r3
    21ae:	f1c3 0320 	rsble	r3, r3, #32
    21b2:	bfc6      	itte	gt
    21b4:	fa26 f000 	lsrgt.w	r0, r6, r0
    21b8:	4318      	orrgt	r0, r3
    21ba:	fa06 f003 	lslle.w	r0, r6, r3
    21be:	f7fe f931 	bl	424 <__aeabi_ui2d>
    21c2:	2301      	movs	r3, #1
    21c4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    21c8:	3c01      	subs	r4, #1
    21ca:	9313      	str	r3, [sp, #76]	; 0x4c
    21cc:	e770      	b.n	20b0 <_dtoa_r+0x110>
    21ce:	2301      	movs	r3, #1
    21d0:	e7b3      	b.n	213a <_dtoa_r+0x19a>
    21d2:	900f      	str	r0, [sp, #60]	; 0x3c
    21d4:	e7b2      	b.n	213c <_dtoa_r+0x19c>
    21d6:	9b06      	ldr	r3, [sp, #24]
    21d8:	eba3 030a 	sub.w	r3, r3, sl
    21dc:	9306      	str	r3, [sp, #24]
    21de:	f1ca 0300 	rsb	r3, sl, #0
    21e2:	930a      	str	r3, [sp, #40]	; 0x28
    21e4:	2300      	movs	r3, #0
    21e6:	930e      	str	r3, [sp, #56]	; 0x38
    21e8:	e7bf      	b.n	216a <_dtoa_r+0x1ca>
    21ea:	2300      	movs	r3, #0
    21ec:	930b      	str	r3, [sp, #44]	; 0x2c
    21ee:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    21f0:	2b00      	cmp	r3, #0
    21f2:	dc5a      	bgt.n	22aa <_dtoa_r+0x30a>
    21f4:	f04f 0901 	mov.w	r9, #1
    21f8:	f8cd 9020 	str.w	r9, [sp, #32]
    21fc:	464b      	mov	r3, r9
    21fe:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
    2202:	6a68      	ldr	r0, [r5, #36]	; 0x24
    2204:	2200      	movs	r2, #0
    2206:	6042      	str	r2, [r0, #4]
    2208:	2204      	movs	r2, #4
    220a:	f102 0614 	add.w	r6, r2, #20
    220e:	429e      	cmp	r6, r3
    2210:	6841      	ldr	r1, [r0, #4]
    2212:	d950      	bls.n	22b6 <_dtoa_r+0x316>
    2214:	4628      	mov	r0, r5
    2216:	f00a fd2f 	bl	cc78 <_Balloc>
    221a:	9003      	str	r0, [sp, #12]
    221c:	2800      	cmp	r0, #0
    221e:	d14e      	bne.n	22be <_dtoa_r+0x31e>
    2220:	4b19      	ldr	r3, [pc, #100]	; (2288 <_dtoa_r+0x2e8>)
    2222:	4602      	mov	r2, r0
    2224:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
    2228:	e6ce      	b.n	1fc8 <_dtoa_r+0x28>
    222a:	2301      	movs	r3, #1
    222c:	e7de      	b.n	21ec <_dtoa_r+0x24c>
    222e:	2300      	movs	r3, #0
    2230:	930b      	str	r3, [sp, #44]	; 0x2c
    2232:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    2234:	eb0a 0903 	add.w	r9, sl, r3
    2238:	f109 0301 	add.w	r3, r9, #1
    223c:	2b01      	cmp	r3, #1
    223e:	9308      	str	r3, [sp, #32]
    2240:	bfb8      	it	lt
    2242:	2301      	movlt	r3, #1
    2244:	e7dd      	b.n	2202 <_dtoa_r+0x262>
    2246:	2301      	movs	r3, #1
    2248:	e7f2      	b.n	2230 <_dtoa_r+0x290>
    224a:	bf00      	nop
    224c:	f3af 8000 	nop.w
    2250:	636f4361 	.word	0x636f4361
    2254:	3fd287a7 	.word	0x3fd287a7
    2258:	8b60c8b3 	.word	0x8b60c8b3
    225c:	3fc68a28 	.word	0x3fc68a28
    2260:	509f79fb 	.word	0x509f79fb
    2264:	3fd34413 	.word	0x3fd34413
    2268:	00011bbd 	.word	0x00011bbd
    226c:	00011cc0 	.word	0x00011cc0
    2270:	7ff00000 	.word	0x7ff00000
    2274:	00011cba 	.word	0x00011cba
    2278:	00011cb1 	.word	0x00011cb1
    227c:	00011cbf 	.word	0x00011cbf
    2280:	3ff80000 	.word	0x3ff80000
    2284:	0000fac0 	.word	0x0000fac0
    2288:	00011c31 	.word	0x00011c31
    228c:	2401      	movs	r4, #1
    228e:	2300      	movs	r3, #0
    2290:	9322      	str	r3, [sp, #136]	; 0x88
    2292:	940b      	str	r4, [sp, #44]	; 0x2c
    2294:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
    2298:	2200      	movs	r2, #0
    229a:	f8cd 9020 	str.w	r9, [sp, #32]
    229e:	2312      	movs	r3, #18
    22a0:	9223      	str	r2, [sp, #140]	; 0x8c
    22a2:	e7ae      	b.n	2202 <_dtoa_r+0x262>
    22a4:	2301      	movs	r3, #1
    22a6:	930b      	str	r3, [sp, #44]	; 0x2c
    22a8:	e7f4      	b.n	2294 <_dtoa_r+0x2f4>
    22aa:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
    22ae:	f8cd 9020 	str.w	r9, [sp, #32]
    22b2:	464b      	mov	r3, r9
    22b4:	e7a5      	b.n	2202 <_dtoa_r+0x262>
    22b6:	3101      	adds	r1, #1
    22b8:	6041      	str	r1, [r0, #4]
    22ba:	0052      	lsls	r2, r2, #1
    22bc:	e7a5      	b.n	220a <_dtoa_r+0x26a>
    22be:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    22c0:	9a03      	ldr	r2, [sp, #12]
    22c2:	601a      	str	r2, [r3, #0]
    22c4:	9b08      	ldr	r3, [sp, #32]
    22c6:	2b0e      	cmp	r3, #14
    22c8:	f200 80a8 	bhi.w	241c <_dtoa_r+0x47c>
    22cc:	2c00      	cmp	r4, #0
    22ce:	f000 80a5 	beq.w	241c <_dtoa_r+0x47c>
    22d2:	f1ba 0f00 	cmp.w	sl, #0
    22d6:	dd34      	ble.n	2342 <_dtoa_r+0x3a2>
    22d8:	4a9a      	ldr	r2, [pc, #616]	; (2544 <_dtoa_r+0x5a4>)
    22da:	f00a 030f 	and.w	r3, sl, #15
    22de:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    22e2:	e9d3 3400 	ldrd	r3, r4, [r3]
    22e6:	f41a 7f80 	tst.w	sl, #256	; 0x100
    22ea:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
    22ee:	ea4f 142a 	mov.w	r4, sl, asr #4
    22f2:	d016      	beq.n	2322 <_dtoa_r+0x382>
    22f4:	4b94      	ldr	r3, [pc, #592]	; (2548 <_dtoa_r+0x5a8>)
    22f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    22fa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    22fe:	f7fe fa35 	bl	76c <__aeabi_ddiv>
    2302:	e9cd 0104 	strd	r0, r1, [sp, #16]
    2306:	f004 040f 	and.w	r4, r4, #15
    230a:	2703      	movs	r7, #3
    230c:	4e8e      	ldr	r6, [pc, #568]	; (2548 <_dtoa_r+0x5a8>)
    230e:	b954      	cbnz	r4, 2326 <_dtoa_r+0x386>
    2310:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    2314:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    2318:	f7fe fa28 	bl	76c <__aeabi_ddiv>
    231c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    2320:	e029      	b.n	2376 <_dtoa_r+0x3d6>
    2322:	2702      	movs	r7, #2
    2324:	e7f2      	b.n	230c <_dtoa_r+0x36c>
    2326:	07e1      	lsls	r1, r4, #31
    2328:	d508      	bpl.n	233c <_dtoa_r+0x39c>
    232a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    232e:	e9d6 2300 	ldrd	r2, r3, [r6]
    2332:	f7fe f8f1 	bl	518 <__aeabi_dmul>
    2336:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    233a:	3701      	adds	r7, #1
    233c:	1064      	asrs	r4, r4, #1
    233e:	3608      	adds	r6, #8
    2340:	e7e5      	b.n	230e <_dtoa_r+0x36e>
    2342:	f000 80a5 	beq.w	2490 <_dtoa_r+0x4f0>
    2346:	f1ca 0400 	rsb	r4, sl, #0
    234a:	4b7e      	ldr	r3, [pc, #504]	; (2544 <_dtoa_r+0x5a4>)
    234c:	4e7e      	ldr	r6, [pc, #504]	; (2548 <_dtoa_r+0x5a8>)
    234e:	f004 020f 	and.w	r2, r4, #15
    2352:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    2356:	e9d3 2300 	ldrd	r2, r3, [r3]
    235a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    235e:	f7fe f8db 	bl	518 <__aeabi_dmul>
    2362:	e9cd 0104 	strd	r0, r1, [sp, #16]
    2366:	1124      	asrs	r4, r4, #4
    2368:	2300      	movs	r3, #0
    236a:	2702      	movs	r7, #2
    236c:	2c00      	cmp	r4, #0
    236e:	f040 8084 	bne.w	247a <_dtoa_r+0x4da>
    2372:	2b00      	cmp	r3, #0
    2374:	d1d2      	bne.n	231c <_dtoa_r+0x37c>
    2376:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    2378:	2b00      	cmp	r3, #0
    237a:	f000 808b 	beq.w	2494 <_dtoa_r+0x4f4>
    237e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
    2382:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
    2386:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    238a:	4b70      	ldr	r3, [pc, #448]	; (254c <_dtoa_r+0x5ac>)
    238c:	2200      	movs	r2, #0
    238e:	f7fe fb9f 	bl	ad0 <__aeabi_dcmplt>
    2392:	2800      	cmp	r0, #0
    2394:	d07e      	beq.n	2494 <_dtoa_r+0x4f4>
    2396:	9b08      	ldr	r3, [sp, #32]
    2398:	2b00      	cmp	r3, #0
    239a:	d07b      	beq.n	2494 <_dtoa_r+0x4f4>
    239c:	f1b9 0f00 	cmp.w	r9, #0
    23a0:	dd38      	ble.n	2414 <_dtoa_r+0x474>
    23a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    23a6:	4b6a      	ldr	r3, [pc, #424]	; (2550 <_dtoa_r+0x5b0>)
    23a8:	2200      	movs	r2, #0
    23aa:	f7fe f8b5 	bl	518 <__aeabi_dmul>
    23ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
    23b2:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
    23b6:	3701      	adds	r7, #1
    23b8:	464c      	mov	r4, r9
    23ba:	4638      	mov	r0, r7
    23bc:	f7fe f842 	bl	444 <__aeabi_i2d>
    23c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    23c4:	f7fe f8a8 	bl	518 <__aeabi_dmul>
    23c8:	4b62      	ldr	r3, [pc, #392]	; (2554 <_dtoa_r+0x5b4>)
    23ca:	2200      	movs	r2, #0
    23cc:	f7fd feee 	bl	1ac <__adddf3>
    23d0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
    23d4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    23d8:	9611      	str	r6, [sp, #68]	; 0x44
    23da:	2c00      	cmp	r4, #0
    23dc:	d15d      	bne.n	249a <_dtoa_r+0x4fa>
    23de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    23e2:	4b5d      	ldr	r3, [pc, #372]	; (2558 <_dtoa_r+0x5b8>)
    23e4:	2200      	movs	r2, #0
    23e6:	f7fd fedf 	bl	1a8 <__aeabi_dsub>
    23ea:	4602      	mov	r2, r0
    23ec:	460b      	mov	r3, r1
    23ee:	e9cd 2304 	strd	r2, r3, [sp, #16]
    23f2:	9a10      	ldr	r2, [sp, #64]	; 0x40
    23f4:	4633      	mov	r3, r6
    23f6:	f7fe fb89 	bl	b0c <__aeabi_dcmpgt>
    23fa:	2800      	cmp	r0, #0
    23fc:	f040 829c 	bne.w	2938 <_dtoa_r+0x998>
    2400:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    2404:	9a10      	ldr	r2, [sp, #64]	; 0x40
    2406:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
    240a:	f7fe fb61 	bl	ad0 <__aeabi_dcmplt>
    240e:	2800      	cmp	r0, #0
    2410:	f040 8290 	bne.w	2934 <_dtoa_r+0x994>
    2414:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
    2418:	e9cd 3404 	strd	r3, r4, [sp, #16]
    241c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    241e:	2b00      	cmp	r3, #0
    2420:	f2c0 8152 	blt.w	26c8 <_dtoa_r+0x728>
    2424:	f1ba 0f0e 	cmp.w	sl, #14
    2428:	f300 814e 	bgt.w	26c8 <_dtoa_r+0x728>
    242c:	4b45      	ldr	r3, [pc, #276]	; (2544 <_dtoa_r+0x5a4>)
    242e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
    2432:	e9d3 3400 	ldrd	r3, r4, [r3]
    2436:	e9cd 3406 	strd	r3, r4, [sp, #24]
    243a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    243c:	2b00      	cmp	r3, #0
    243e:	f280 80db 	bge.w	25f8 <_dtoa_r+0x658>
    2442:	9b08      	ldr	r3, [sp, #32]
    2444:	2b00      	cmp	r3, #0
    2446:	f300 80d7 	bgt.w	25f8 <_dtoa_r+0x658>
    244a:	f040 8272 	bne.w	2932 <_dtoa_r+0x992>
    244e:	4b42      	ldr	r3, [pc, #264]	; (2558 <_dtoa_r+0x5b8>)
    2450:	2200      	movs	r2, #0
    2452:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    2456:	f7fe f85f 	bl	518 <__aeabi_dmul>
    245a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    245e:	f7fe fb4b 	bl	af8 <__aeabi_dcmpge>
    2462:	9c08      	ldr	r4, [sp, #32]
    2464:	4626      	mov	r6, r4
    2466:	2800      	cmp	r0, #0
    2468:	f040 8248 	bne.w	28fc <_dtoa_r+0x95c>
    246c:	9f03      	ldr	r7, [sp, #12]
    246e:	2331      	movs	r3, #49	; 0x31
    2470:	f807 3b01 	strb.w	r3, [r7], #1
    2474:	f10a 0a01 	add.w	sl, sl, #1
    2478:	e244      	b.n	2904 <_dtoa_r+0x964>
    247a:	07e2      	lsls	r2, r4, #31
    247c:	d505      	bpl.n	248a <_dtoa_r+0x4ea>
    247e:	e9d6 2300 	ldrd	r2, r3, [r6]
    2482:	f7fe f849 	bl	518 <__aeabi_dmul>
    2486:	3701      	adds	r7, #1
    2488:	2301      	movs	r3, #1
    248a:	1064      	asrs	r4, r4, #1
    248c:	3608      	adds	r6, #8
    248e:	e76d      	b.n	236c <_dtoa_r+0x3cc>
    2490:	2702      	movs	r7, #2
    2492:	e770      	b.n	2376 <_dtoa_r+0x3d6>
    2494:	9c08      	ldr	r4, [sp, #32]
    2496:	46d0      	mov	r8, sl
    2498:	e78f      	b.n	23ba <_dtoa_r+0x41a>
    249a:	9903      	ldr	r1, [sp, #12]
    249c:	4b29      	ldr	r3, [pc, #164]	; (2544 <_dtoa_r+0x5a4>)
    249e:	4421      	add	r1, r4
    24a0:	9112      	str	r1, [sp, #72]	; 0x48
    24a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    24a4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
    24a8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
    24ac:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    24b0:	2900      	cmp	r1, #0
    24b2:	d055      	beq.n	2560 <_dtoa_r+0x5c0>
    24b4:	4929      	ldr	r1, [pc, #164]	; (255c <_dtoa_r+0x5bc>)
    24b6:	2000      	movs	r0, #0
    24b8:	f7fe f958 	bl	76c <__aeabi_ddiv>
    24bc:	463b      	mov	r3, r7
    24be:	4632      	mov	r2, r6
    24c0:	f7fd fe72 	bl	1a8 <__aeabi_dsub>
    24c4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    24c8:	9f03      	ldr	r7, [sp, #12]
    24ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    24ce:	f7fe fb3d 	bl	b4c <__aeabi_d2iz>
    24d2:	4604      	mov	r4, r0
    24d4:	f7fd ffb6 	bl	444 <__aeabi_i2d>
    24d8:	4602      	mov	r2, r0
    24da:	460b      	mov	r3, r1
    24dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    24e0:	f7fd fe62 	bl	1a8 <__aeabi_dsub>
    24e4:	3430      	adds	r4, #48	; 0x30
    24e6:	4602      	mov	r2, r0
    24e8:	460b      	mov	r3, r1
    24ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
    24ee:	f807 4b01 	strb.w	r4, [r7], #1
    24f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    24f6:	f7fe faeb 	bl	ad0 <__aeabi_dcmplt>
    24fa:	2800      	cmp	r0, #0
    24fc:	d174      	bne.n	25e8 <_dtoa_r+0x648>
    24fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    2502:	4912      	ldr	r1, [pc, #72]	; (254c <_dtoa_r+0x5ac>)
    2504:	2000      	movs	r0, #0
    2506:	f7fd fe4f 	bl	1a8 <__aeabi_dsub>
    250a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    250e:	f7fe fadf 	bl	ad0 <__aeabi_dcmplt>
    2512:	2800      	cmp	r0, #0
    2514:	f040 80b7 	bne.w	2686 <_dtoa_r+0x6e6>
    2518:	9b12      	ldr	r3, [sp, #72]	; 0x48
    251a:	429f      	cmp	r7, r3
    251c:	f43f af7a 	beq.w	2414 <_dtoa_r+0x474>
    2520:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    2524:	4b0a      	ldr	r3, [pc, #40]	; (2550 <_dtoa_r+0x5b0>)
    2526:	2200      	movs	r2, #0
    2528:	f7fd fff6 	bl	518 <__aeabi_dmul>
    252c:	4b08      	ldr	r3, [pc, #32]	; (2550 <_dtoa_r+0x5b0>)
    252e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    2532:	2200      	movs	r2, #0
    2534:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    2538:	f7fd ffee 	bl	518 <__aeabi_dmul>
    253c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    2540:	e7c3      	b.n	24ca <_dtoa_r+0x52a>
    2542:	bf00      	nop
    2544:	0000fac0 	.word	0x0000fac0
    2548:	0000fa98 	.word	0x0000fa98
    254c:	3ff00000 	.word	0x3ff00000
    2550:	40240000 	.word	0x40240000
    2554:	401c0000 	.word	0x401c0000
    2558:	40140000 	.word	0x40140000
    255c:	3fe00000 	.word	0x3fe00000
    2560:	4630      	mov	r0, r6
    2562:	4639      	mov	r1, r7
    2564:	f7fd ffd8 	bl	518 <__aeabi_dmul>
    2568:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    256c:	9b12      	ldr	r3, [sp, #72]	; 0x48
    256e:	9c03      	ldr	r4, [sp, #12]
    2570:	9314      	str	r3, [sp, #80]	; 0x50
    2572:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    2576:	f7fe fae9 	bl	b4c <__aeabi_d2iz>
    257a:	9015      	str	r0, [sp, #84]	; 0x54
    257c:	f7fd ff62 	bl	444 <__aeabi_i2d>
    2580:	4602      	mov	r2, r0
    2582:	460b      	mov	r3, r1
    2584:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    2588:	f7fd fe0e 	bl	1a8 <__aeabi_dsub>
    258c:	9b15      	ldr	r3, [sp, #84]	; 0x54
    258e:	3330      	adds	r3, #48	; 0x30
    2590:	f804 3b01 	strb.w	r3, [r4], #1
    2594:	9b12      	ldr	r3, [sp, #72]	; 0x48
    2596:	429c      	cmp	r4, r3
    2598:	4606      	mov	r6, r0
    259a:	460f      	mov	r7, r1
    259c:	f04f 0200 	mov.w	r2, #0
    25a0:	d124      	bne.n	25ec <_dtoa_r+0x64c>
    25a2:	4ba4      	ldr	r3, [pc, #656]	; (2834 <_dtoa_r+0x894>)
    25a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    25a8:	f7fd fe00 	bl	1ac <__adddf3>
    25ac:	4602      	mov	r2, r0
    25ae:	460b      	mov	r3, r1
    25b0:	4630      	mov	r0, r6
    25b2:	4639      	mov	r1, r7
    25b4:	f7fe faaa 	bl	b0c <__aeabi_dcmpgt>
    25b8:	2800      	cmp	r0, #0
    25ba:	d163      	bne.n	2684 <_dtoa_r+0x6e4>
    25bc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    25c0:	499c      	ldr	r1, [pc, #624]	; (2834 <_dtoa_r+0x894>)
    25c2:	2000      	movs	r0, #0
    25c4:	f7fd fdf0 	bl	1a8 <__aeabi_dsub>
    25c8:	4602      	mov	r2, r0
    25ca:	460b      	mov	r3, r1
    25cc:	4630      	mov	r0, r6
    25ce:	4639      	mov	r1, r7
    25d0:	f7fe fa7e 	bl	ad0 <__aeabi_dcmplt>
    25d4:	2800      	cmp	r0, #0
    25d6:	f43f af1d 	beq.w	2414 <_dtoa_r+0x474>
    25da:	9f14      	ldr	r7, [sp, #80]	; 0x50
    25dc:	1e7b      	subs	r3, r7, #1
    25de:	9314      	str	r3, [sp, #80]	; 0x50
    25e0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
    25e4:	2b30      	cmp	r3, #48	; 0x30
    25e6:	d0f8      	beq.n	25da <_dtoa_r+0x63a>
    25e8:	46c2      	mov	sl, r8
    25ea:	e03b      	b.n	2664 <_dtoa_r+0x6c4>
    25ec:	4b92      	ldr	r3, [pc, #584]	; (2838 <_dtoa_r+0x898>)
    25ee:	f7fd ff93 	bl	518 <__aeabi_dmul>
    25f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
    25f6:	e7bc      	b.n	2572 <_dtoa_r+0x5d2>
    25f8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
    25fc:	9f03      	ldr	r7, [sp, #12]
    25fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    2602:	4640      	mov	r0, r8
    2604:	4649      	mov	r1, r9
    2606:	f7fe f8b1 	bl	76c <__aeabi_ddiv>
    260a:	f7fe fa9f 	bl	b4c <__aeabi_d2iz>
    260e:	4604      	mov	r4, r0
    2610:	f7fd ff18 	bl	444 <__aeabi_i2d>
    2614:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    2618:	f7fd ff7e 	bl	518 <__aeabi_dmul>
    261c:	f104 0630 	add.w	r6, r4, #48	; 0x30
    2620:	4602      	mov	r2, r0
    2622:	460b      	mov	r3, r1
    2624:	4640      	mov	r0, r8
    2626:	4649      	mov	r1, r9
    2628:	f7fd fdbe 	bl	1a8 <__aeabi_dsub>
    262c:	f807 6b01 	strb.w	r6, [r7], #1
    2630:	9e03      	ldr	r6, [sp, #12]
    2632:	f8dd c020 	ldr.w	ip, [sp, #32]
    2636:	1bbe      	subs	r6, r7, r6
    2638:	45b4      	cmp	ip, r6
    263a:	4602      	mov	r2, r0
    263c:	460b      	mov	r3, r1
    263e:	d136      	bne.n	26ae <_dtoa_r+0x70e>
    2640:	f7fd fdb4 	bl	1ac <__adddf3>
    2644:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    2648:	4680      	mov	r8, r0
    264a:	4689      	mov	r9, r1
    264c:	f7fe fa5e 	bl	b0c <__aeabi_dcmpgt>
    2650:	bb58      	cbnz	r0, 26aa <_dtoa_r+0x70a>
    2652:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    2656:	4640      	mov	r0, r8
    2658:	4649      	mov	r1, r9
    265a:	f7fe fa2f 	bl	abc <__aeabi_dcmpeq>
    265e:	b108      	cbz	r0, 2664 <_dtoa_r+0x6c4>
    2660:	07e1      	lsls	r1, r4, #31
    2662:	d422      	bmi.n	26aa <_dtoa_r+0x70a>
    2664:	4628      	mov	r0, r5
    2666:	4659      	mov	r1, fp
    2668:	f00a fb46 	bl	ccf8 <_Bfree>
    266c:	2300      	movs	r3, #0
    266e:	703b      	strb	r3, [r7, #0]
    2670:	9b24      	ldr	r3, [sp, #144]	; 0x90
    2672:	f10a 0001 	add.w	r0, sl, #1
    2676:	6018      	str	r0, [r3, #0]
    2678:	9b26      	ldr	r3, [sp, #152]	; 0x98
    267a:	2b00      	cmp	r3, #0
    267c:	f43f acdd 	beq.w	203a <_dtoa_r+0x9a>
    2680:	601f      	str	r7, [r3, #0]
    2682:	e4da      	b.n	203a <_dtoa_r+0x9a>
    2684:	4627      	mov	r7, r4
    2686:	463b      	mov	r3, r7
    2688:	461f      	mov	r7, r3
    268a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    268e:	2a39      	cmp	r2, #57	; 0x39
    2690:	d107      	bne.n	26a2 <_dtoa_r+0x702>
    2692:	9a03      	ldr	r2, [sp, #12]
    2694:	429a      	cmp	r2, r3
    2696:	d1f7      	bne.n	2688 <_dtoa_r+0x6e8>
    2698:	9903      	ldr	r1, [sp, #12]
    269a:	2230      	movs	r2, #48	; 0x30
    269c:	f108 0801 	add.w	r8, r8, #1
    26a0:	700a      	strb	r2, [r1, #0]
    26a2:	781a      	ldrb	r2, [r3, #0]
    26a4:	3201      	adds	r2, #1
    26a6:	701a      	strb	r2, [r3, #0]
    26a8:	e79e      	b.n	25e8 <_dtoa_r+0x648>
    26aa:	46d0      	mov	r8, sl
    26ac:	e7eb      	b.n	2686 <_dtoa_r+0x6e6>
    26ae:	4b62      	ldr	r3, [pc, #392]	; (2838 <_dtoa_r+0x898>)
    26b0:	2200      	movs	r2, #0
    26b2:	f7fd ff31 	bl	518 <__aeabi_dmul>
    26b6:	2200      	movs	r2, #0
    26b8:	2300      	movs	r3, #0
    26ba:	4680      	mov	r8, r0
    26bc:	4689      	mov	r9, r1
    26be:	f7fe f9fd 	bl	abc <__aeabi_dcmpeq>
    26c2:	2800      	cmp	r0, #0
    26c4:	d09b      	beq.n	25fe <_dtoa_r+0x65e>
    26c6:	e7cd      	b.n	2664 <_dtoa_r+0x6c4>
    26c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    26ca:	2a00      	cmp	r2, #0
    26cc:	f000 80d0 	beq.w	2870 <_dtoa_r+0x8d0>
    26d0:	9a22      	ldr	r2, [sp, #136]	; 0x88
    26d2:	2a01      	cmp	r2, #1
    26d4:	f300 80b2 	bgt.w	283c <_dtoa_r+0x89c>
    26d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    26da:	2a00      	cmp	r2, #0
    26dc:	f000 80a6 	beq.w	282c <_dtoa_r+0x88c>
    26e0:	f203 4333 	addw	r3, r3, #1075	; 0x433
    26e4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    26e6:	9f06      	ldr	r7, [sp, #24]
    26e8:	9a06      	ldr	r2, [sp, #24]
    26ea:	441a      	add	r2, r3
    26ec:	9206      	str	r2, [sp, #24]
    26ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
    26f0:	2101      	movs	r1, #1
    26f2:	441a      	add	r2, r3
    26f4:	4628      	mov	r0, r5
    26f6:	9209      	str	r2, [sp, #36]	; 0x24
    26f8:	f00a fb66 	bl	cdc8 <__i2b>
    26fc:	4606      	mov	r6, r0
    26fe:	2f00      	cmp	r7, #0
    2700:	dd0c      	ble.n	271c <_dtoa_r+0x77c>
    2702:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2704:	2b00      	cmp	r3, #0
    2706:	dd09      	ble.n	271c <_dtoa_r+0x77c>
    2708:	42bb      	cmp	r3, r7
    270a:	9a06      	ldr	r2, [sp, #24]
    270c:	bfa8      	it	ge
    270e:	463b      	movge	r3, r7
    2710:	1ad2      	subs	r2, r2, r3
    2712:	9206      	str	r2, [sp, #24]
    2714:	9a09      	ldr	r2, [sp, #36]	; 0x24
    2716:	1aff      	subs	r7, r7, r3
    2718:	1ad3      	subs	r3, r2, r3
    271a:	9309      	str	r3, [sp, #36]	; 0x24
    271c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    271e:	b1f3      	cbz	r3, 275e <_dtoa_r+0x7be>
    2720:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2722:	2b00      	cmp	r3, #0
    2724:	f000 80a8 	beq.w	2878 <_dtoa_r+0x8d8>
    2728:	2c00      	cmp	r4, #0
    272a:	dd10      	ble.n	274e <_dtoa_r+0x7ae>
    272c:	4631      	mov	r1, r6
    272e:	4622      	mov	r2, r4
    2730:	4628      	mov	r0, r5
    2732:	f00a fc07 	bl	cf44 <__pow5mult>
    2736:	465a      	mov	r2, fp
    2738:	4601      	mov	r1, r0
    273a:	4606      	mov	r6, r0
    273c:	4628      	mov	r0, r5
    273e:	f00a fb59 	bl	cdf4 <__multiply>
    2742:	4659      	mov	r1, fp
    2744:	4680      	mov	r8, r0
    2746:	4628      	mov	r0, r5
    2748:	f00a fad6 	bl	ccf8 <_Bfree>
    274c:	46c3      	mov	fp, r8
    274e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2750:	1b1a      	subs	r2, r3, r4
    2752:	d004      	beq.n	275e <_dtoa_r+0x7be>
    2754:	4659      	mov	r1, fp
    2756:	4628      	mov	r0, r5
    2758:	f00a fbf4 	bl	cf44 <__pow5mult>
    275c:	4683      	mov	fp, r0
    275e:	2101      	movs	r1, #1
    2760:	4628      	mov	r0, r5
    2762:	f00a fb31 	bl	cdc8 <__i2b>
    2766:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    2768:	2b00      	cmp	r3, #0
    276a:	4604      	mov	r4, r0
    276c:	f340 8086 	ble.w	287c <_dtoa_r+0x8dc>
    2770:	461a      	mov	r2, r3
    2772:	4601      	mov	r1, r0
    2774:	4628      	mov	r0, r5
    2776:	f00a fbe5 	bl	cf44 <__pow5mult>
    277a:	9b22      	ldr	r3, [sp, #136]	; 0x88
    277c:	2b01      	cmp	r3, #1
    277e:	4604      	mov	r4, r0
    2780:	dd7f      	ble.n	2882 <_dtoa_r+0x8e2>
    2782:	f04f 0800 	mov.w	r8, #0
    2786:	6923      	ldr	r3, [r4, #16]
    2788:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    278c:	6918      	ldr	r0, [r3, #16]
    278e:	f00c fd83 	bl	f298 <__hi0bits>
    2792:	f1c0 0020 	rsb	r0, r0, #32
    2796:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2798:	4418      	add	r0, r3
    279a:	f010 001f 	ands.w	r0, r0, #31
    279e:	f000 8092 	beq.w	28c6 <_dtoa_r+0x926>
    27a2:	f1c0 0320 	rsb	r3, r0, #32
    27a6:	2b04      	cmp	r3, #4
    27a8:	f340 808a 	ble.w	28c0 <_dtoa_r+0x920>
    27ac:	f1c0 001c 	rsb	r0, r0, #28
    27b0:	9b06      	ldr	r3, [sp, #24]
    27b2:	4403      	add	r3, r0
    27b4:	9306      	str	r3, [sp, #24]
    27b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    27b8:	4403      	add	r3, r0
    27ba:	4407      	add	r7, r0
    27bc:	9309      	str	r3, [sp, #36]	; 0x24
    27be:	9b06      	ldr	r3, [sp, #24]
    27c0:	2b00      	cmp	r3, #0
    27c2:	dd05      	ble.n	27d0 <_dtoa_r+0x830>
    27c4:	4659      	mov	r1, fp
    27c6:	461a      	mov	r2, r3
    27c8:	4628      	mov	r0, r5
    27ca:	f00a fc15 	bl	cff8 <__lshift>
    27ce:	4683      	mov	fp, r0
    27d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    27d2:	2b00      	cmp	r3, #0
    27d4:	dd05      	ble.n	27e2 <_dtoa_r+0x842>
    27d6:	4621      	mov	r1, r4
    27d8:	461a      	mov	r2, r3
    27da:	4628      	mov	r0, r5
    27dc:	f00a fc0c 	bl	cff8 <__lshift>
    27e0:	4604      	mov	r4, r0
    27e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    27e4:	2b00      	cmp	r3, #0
    27e6:	d070      	beq.n	28ca <_dtoa_r+0x92a>
    27e8:	4621      	mov	r1, r4
    27ea:	4658      	mov	r0, fp
    27ec:	f00c fda1 	bl	f332 <__mcmp>
    27f0:	2800      	cmp	r0, #0
    27f2:	da6a      	bge.n	28ca <_dtoa_r+0x92a>
    27f4:	2300      	movs	r3, #0
    27f6:	4659      	mov	r1, fp
    27f8:	220a      	movs	r2, #10
    27fa:	4628      	mov	r0, r5
    27fc:	f00a fa9e 	bl	cd3c <__multadd>
    2800:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2802:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
    2806:	4683      	mov	fp, r0
    2808:	2b00      	cmp	r3, #0
    280a:	f000 8194 	beq.w	2b36 <_dtoa_r+0xb96>
    280e:	4631      	mov	r1, r6
    2810:	2300      	movs	r3, #0
    2812:	220a      	movs	r2, #10
    2814:	4628      	mov	r0, r5
    2816:	f00a fa91 	bl	cd3c <__multadd>
    281a:	f1b9 0f00 	cmp.w	r9, #0
    281e:	4606      	mov	r6, r0
    2820:	f300 8093 	bgt.w	294a <_dtoa_r+0x9aa>
    2824:	9b22      	ldr	r3, [sp, #136]	; 0x88
    2826:	2b02      	cmp	r3, #2
    2828:	dc57      	bgt.n	28da <_dtoa_r+0x93a>
    282a:	e08e      	b.n	294a <_dtoa_r+0x9aa>
    282c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    282e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    2832:	e757      	b.n	26e4 <_dtoa_r+0x744>
    2834:	3fe00000 	.word	0x3fe00000
    2838:	40240000 	.word	0x40240000
    283c:	9b08      	ldr	r3, [sp, #32]
    283e:	1e5c      	subs	r4, r3, #1
    2840:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2842:	42a3      	cmp	r3, r4
    2844:	bfbf      	itttt	lt
    2846:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
    2848:	940a      	strlt	r4, [sp, #40]	; 0x28
    284a:	1ae2      	sublt	r2, r4, r3
    284c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
    284e:	bfb6      	itet	lt
    2850:	189b      	addlt	r3, r3, r2
    2852:	1b1c      	subge	r4, r3, r4
    2854:	930e      	strlt	r3, [sp, #56]	; 0x38
    2856:	9b08      	ldr	r3, [sp, #32]
    2858:	bfb8      	it	lt
    285a:	2400      	movlt	r4, #0
    285c:	2b00      	cmp	r3, #0
    285e:	bfb9      	ittee	lt
    2860:	9b06      	ldrlt	r3, [sp, #24]
    2862:	9a08      	ldrlt	r2, [sp, #32]
    2864:	9f06      	ldrge	r7, [sp, #24]
    2866:	9b08      	ldrge	r3, [sp, #32]
    2868:	bfbc      	itt	lt
    286a:	1a9f      	sublt	r7, r3, r2
    286c:	2300      	movlt	r3, #0
    286e:	e73b      	b.n	26e8 <_dtoa_r+0x748>
    2870:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    2872:	9f06      	ldr	r7, [sp, #24]
    2874:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    2876:	e742      	b.n	26fe <_dtoa_r+0x75e>
    2878:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    287a:	e76b      	b.n	2754 <_dtoa_r+0x7b4>
    287c:	9b22      	ldr	r3, [sp, #136]	; 0x88
    287e:	2b01      	cmp	r3, #1
    2880:	dc19      	bgt.n	28b6 <_dtoa_r+0x916>
    2882:	9b04      	ldr	r3, [sp, #16]
    2884:	b9bb      	cbnz	r3, 28b6 <_dtoa_r+0x916>
    2886:	9b05      	ldr	r3, [sp, #20]
    2888:	f3c3 0313 	ubfx	r3, r3, #0, #20
    288c:	b99b      	cbnz	r3, 28b6 <_dtoa_r+0x916>
    288e:	9b05      	ldr	r3, [sp, #20]
    2890:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
    2894:	0d1b      	lsrs	r3, r3, #20
    2896:	051b      	lsls	r3, r3, #20
    2898:	b183      	cbz	r3, 28bc <_dtoa_r+0x91c>
    289a:	9b06      	ldr	r3, [sp, #24]
    289c:	3301      	adds	r3, #1
    289e:	9306      	str	r3, [sp, #24]
    28a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    28a2:	3301      	adds	r3, #1
    28a4:	9309      	str	r3, [sp, #36]	; 0x24
    28a6:	f04f 0801 	mov.w	r8, #1
    28aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    28ac:	2b00      	cmp	r3, #0
    28ae:	f47f af6a 	bne.w	2786 <_dtoa_r+0x7e6>
    28b2:	2001      	movs	r0, #1
    28b4:	e76f      	b.n	2796 <_dtoa_r+0x7f6>
    28b6:	f04f 0800 	mov.w	r8, #0
    28ba:	e7f6      	b.n	28aa <_dtoa_r+0x90a>
    28bc:	4698      	mov	r8, r3
    28be:	e7f4      	b.n	28aa <_dtoa_r+0x90a>
    28c0:	f43f af7d 	beq.w	27be <_dtoa_r+0x81e>
    28c4:	4618      	mov	r0, r3
    28c6:	301c      	adds	r0, #28
    28c8:	e772      	b.n	27b0 <_dtoa_r+0x810>
    28ca:	9b08      	ldr	r3, [sp, #32]
    28cc:	2b00      	cmp	r3, #0
    28ce:	dc36      	bgt.n	293e <_dtoa_r+0x99e>
    28d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
    28d2:	2b02      	cmp	r3, #2
    28d4:	dd33      	ble.n	293e <_dtoa_r+0x99e>
    28d6:	f8dd 9020 	ldr.w	r9, [sp, #32]
    28da:	f1b9 0f00 	cmp.w	r9, #0
    28de:	d10d      	bne.n	28fc <_dtoa_r+0x95c>
    28e0:	4621      	mov	r1, r4
    28e2:	464b      	mov	r3, r9
    28e4:	2205      	movs	r2, #5
    28e6:	4628      	mov	r0, r5
    28e8:	f00a fa28 	bl	cd3c <__multadd>
    28ec:	4601      	mov	r1, r0
    28ee:	4604      	mov	r4, r0
    28f0:	4658      	mov	r0, fp
    28f2:	f00c fd1e 	bl	f332 <__mcmp>
    28f6:	2800      	cmp	r0, #0
    28f8:	f73f adb8 	bgt.w	246c <_dtoa_r+0x4cc>
    28fc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    28fe:	9f03      	ldr	r7, [sp, #12]
    2900:	ea6f 0a03 	mvn.w	sl, r3
    2904:	f04f 0800 	mov.w	r8, #0
    2908:	4621      	mov	r1, r4
    290a:	4628      	mov	r0, r5
    290c:	f00a f9f4 	bl	ccf8 <_Bfree>
    2910:	2e00      	cmp	r6, #0
    2912:	f43f aea7 	beq.w	2664 <_dtoa_r+0x6c4>
    2916:	f1b8 0f00 	cmp.w	r8, #0
    291a:	d005      	beq.n	2928 <_dtoa_r+0x988>
    291c:	45b0      	cmp	r8, r6
    291e:	d003      	beq.n	2928 <_dtoa_r+0x988>
    2920:	4641      	mov	r1, r8
    2922:	4628      	mov	r0, r5
    2924:	f00a f9e8 	bl	ccf8 <_Bfree>
    2928:	4631      	mov	r1, r6
    292a:	4628      	mov	r0, r5
    292c:	f00a f9e4 	bl	ccf8 <_Bfree>
    2930:	e698      	b.n	2664 <_dtoa_r+0x6c4>
    2932:	2400      	movs	r4, #0
    2934:	4626      	mov	r6, r4
    2936:	e7e1      	b.n	28fc <_dtoa_r+0x95c>
    2938:	46c2      	mov	sl, r8
    293a:	4626      	mov	r6, r4
    293c:	e596      	b.n	246c <_dtoa_r+0x4cc>
    293e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2940:	f8dd 9020 	ldr.w	r9, [sp, #32]
    2944:	2b00      	cmp	r3, #0
    2946:	f000 80fd 	beq.w	2b44 <_dtoa_r+0xba4>
    294a:	2f00      	cmp	r7, #0
    294c:	dd05      	ble.n	295a <_dtoa_r+0x9ba>
    294e:	4631      	mov	r1, r6
    2950:	463a      	mov	r2, r7
    2952:	4628      	mov	r0, r5
    2954:	f00a fb50 	bl	cff8 <__lshift>
    2958:	4606      	mov	r6, r0
    295a:	f1b8 0f00 	cmp.w	r8, #0
    295e:	d05c      	beq.n	2a1a <_dtoa_r+0xa7a>
    2960:	6871      	ldr	r1, [r6, #4]
    2962:	4628      	mov	r0, r5
    2964:	f00a f988 	bl	cc78 <_Balloc>
    2968:	4607      	mov	r7, r0
    296a:	b928      	cbnz	r0, 2978 <_dtoa_r+0x9d8>
    296c:	4b80      	ldr	r3, [pc, #512]	; (2b70 <_dtoa_r+0xbd0>)
    296e:	4602      	mov	r2, r0
    2970:	f240 21ea 	movw	r1, #746	; 0x2ea
    2974:	f7ff bb28 	b.w	1fc8 <_dtoa_r+0x28>
    2978:	6932      	ldr	r2, [r6, #16]
    297a:	3202      	adds	r2, #2
    297c:	0092      	lsls	r2, r2, #2
    297e:	f106 010c 	add.w	r1, r6, #12
    2982:	300c      	adds	r0, #12
    2984:	f00c fba6 	bl	f0d4 <memcpy>
    2988:	2201      	movs	r2, #1
    298a:	4639      	mov	r1, r7
    298c:	4628      	mov	r0, r5
    298e:	f00a fb33 	bl	cff8 <__lshift>
    2992:	9b03      	ldr	r3, [sp, #12]
    2994:	3301      	adds	r3, #1
    2996:	9308      	str	r3, [sp, #32]
    2998:	9b03      	ldr	r3, [sp, #12]
    299a:	444b      	add	r3, r9
    299c:	930a      	str	r3, [sp, #40]	; 0x28
    299e:	9b04      	ldr	r3, [sp, #16]
    29a0:	f003 0301 	and.w	r3, r3, #1
    29a4:	46b0      	mov	r8, r6
    29a6:	9309      	str	r3, [sp, #36]	; 0x24
    29a8:	4606      	mov	r6, r0
    29aa:	9b08      	ldr	r3, [sp, #32]
    29ac:	4621      	mov	r1, r4
    29ae:	3b01      	subs	r3, #1
    29b0:	4658      	mov	r0, fp
    29b2:	9304      	str	r3, [sp, #16]
    29b4:	f00c fdc5 	bl	f542 <quorem>
    29b8:	4603      	mov	r3, r0
    29ba:	3330      	adds	r3, #48	; 0x30
    29bc:	9006      	str	r0, [sp, #24]
    29be:	4641      	mov	r1, r8
    29c0:	4658      	mov	r0, fp
    29c2:	930b      	str	r3, [sp, #44]	; 0x2c
    29c4:	f00c fcb5 	bl	f332 <__mcmp>
    29c8:	4632      	mov	r2, r6
    29ca:	4681      	mov	r9, r0
    29cc:	4621      	mov	r1, r4
    29ce:	4628      	mov	r0, r5
    29d0:	f00a fb82 	bl	d0d8 <__mdiff>
    29d4:	68c2      	ldr	r2, [r0, #12]
    29d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    29d8:	4607      	mov	r7, r0
    29da:	bb02      	cbnz	r2, 2a1e <_dtoa_r+0xa7e>
    29dc:	4601      	mov	r1, r0
    29de:	4658      	mov	r0, fp
    29e0:	f00c fca7 	bl	f332 <__mcmp>
    29e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    29e6:	4602      	mov	r2, r0
    29e8:	4639      	mov	r1, r7
    29ea:	4628      	mov	r0, r5
    29ec:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
    29f0:	f00a f982 	bl	ccf8 <_Bfree>
    29f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
    29f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    29f8:	9f08      	ldr	r7, [sp, #32]
    29fa:	ea43 0102 	orr.w	r1, r3, r2
    29fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2a00:	430b      	orrs	r3, r1
    2a02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2a04:	d10d      	bne.n	2a22 <_dtoa_r+0xa82>
    2a06:	2b39      	cmp	r3, #57	; 0x39
    2a08:	d029      	beq.n	2a5e <_dtoa_r+0xabe>
    2a0a:	f1b9 0f00 	cmp.w	r9, #0
    2a0e:	dd01      	ble.n	2a14 <_dtoa_r+0xa74>
    2a10:	9b06      	ldr	r3, [sp, #24]
    2a12:	3331      	adds	r3, #49	; 0x31
    2a14:	9a04      	ldr	r2, [sp, #16]
    2a16:	7013      	strb	r3, [r2, #0]
    2a18:	e776      	b.n	2908 <_dtoa_r+0x968>
    2a1a:	4630      	mov	r0, r6
    2a1c:	e7b9      	b.n	2992 <_dtoa_r+0x9f2>
    2a1e:	2201      	movs	r2, #1
    2a20:	e7e2      	b.n	29e8 <_dtoa_r+0xa48>
    2a22:	f1b9 0f00 	cmp.w	r9, #0
    2a26:	db06      	blt.n	2a36 <_dtoa_r+0xa96>
    2a28:	9922      	ldr	r1, [sp, #136]	; 0x88
    2a2a:	ea41 0909 	orr.w	r9, r1, r9
    2a2e:	9909      	ldr	r1, [sp, #36]	; 0x24
    2a30:	ea59 0101 	orrs.w	r1, r9, r1
    2a34:	d120      	bne.n	2a78 <_dtoa_r+0xad8>
    2a36:	2a00      	cmp	r2, #0
    2a38:	ddec      	ble.n	2a14 <_dtoa_r+0xa74>
    2a3a:	4659      	mov	r1, fp
    2a3c:	2201      	movs	r2, #1
    2a3e:	4628      	mov	r0, r5
    2a40:	9308      	str	r3, [sp, #32]
    2a42:	f00a fad9 	bl	cff8 <__lshift>
    2a46:	4621      	mov	r1, r4
    2a48:	4683      	mov	fp, r0
    2a4a:	f00c fc72 	bl	f332 <__mcmp>
    2a4e:	2800      	cmp	r0, #0
    2a50:	9b08      	ldr	r3, [sp, #32]
    2a52:	dc02      	bgt.n	2a5a <_dtoa_r+0xaba>
    2a54:	d1de      	bne.n	2a14 <_dtoa_r+0xa74>
    2a56:	07da      	lsls	r2, r3, #31
    2a58:	d5dc      	bpl.n	2a14 <_dtoa_r+0xa74>
    2a5a:	2b39      	cmp	r3, #57	; 0x39
    2a5c:	d1d8      	bne.n	2a10 <_dtoa_r+0xa70>
    2a5e:	9a04      	ldr	r2, [sp, #16]
    2a60:	2339      	movs	r3, #57	; 0x39
    2a62:	7013      	strb	r3, [r2, #0]
    2a64:	463b      	mov	r3, r7
    2a66:	461f      	mov	r7, r3
    2a68:	3b01      	subs	r3, #1
    2a6a:	f817 2c01 	ldrb.w	r2, [r7, #-1]
    2a6e:	2a39      	cmp	r2, #57	; 0x39
    2a70:	d050      	beq.n	2b14 <_dtoa_r+0xb74>
    2a72:	3201      	adds	r2, #1
    2a74:	701a      	strb	r2, [r3, #0]
    2a76:	e747      	b.n	2908 <_dtoa_r+0x968>
    2a78:	2a00      	cmp	r2, #0
    2a7a:	dd03      	ble.n	2a84 <_dtoa_r+0xae4>
    2a7c:	2b39      	cmp	r3, #57	; 0x39
    2a7e:	d0ee      	beq.n	2a5e <_dtoa_r+0xabe>
    2a80:	3301      	adds	r3, #1
    2a82:	e7c7      	b.n	2a14 <_dtoa_r+0xa74>
    2a84:	9a08      	ldr	r2, [sp, #32]
    2a86:	990a      	ldr	r1, [sp, #40]	; 0x28
    2a88:	f802 3c01 	strb.w	r3, [r2, #-1]
    2a8c:	428a      	cmp	r2, r1
    2a8e:	d02a      	beq.n	2ae6 <_dtoa_r+0xb46>
    2a90:	4659      	mov	r1, fp
    2a92:	2300      	movs	r3, #0
    2a94:	220a      	movs	r2, #10
    2a96:	4628      	mov	r0, r5
    2a98:	f00a f950 	bl	cd3c <__multadd>
    2a9c:	45b0      	cmp	r8, r6
    2a9e:	4683      	mov	fp, r0
    2aa0:	f04f 0300 	mov.w	r3, #0
    2aa4:	f04f 020a 	mov.w	r2, #10
    2aa8:	4641      	mov	r1, r8
    2aaa:	4628      	mov	r0, r5
    2aac:	d107      	bne.n	2abe <_dtoa_r+0xb1e>
    2aae:	f00a f945 	bl	cd3c <__multadd>
    2ab2:	4680      	mov	r8, r0
    2ab4:	4606      	mov	r6, r0
    2ab6:	9b08      	ldr	r3, [sp, #32]
    2ab8:	3301      	adds	r3, #1
    2aba:	9308      	str	r3, [sp, #32]
    2abc:	e775      	b.n	29aa <_dtoa_r+0xa0a>
    2abe:	f00a f93d 	bl	cd3c <__multadd>
    2ac2:	4631      	mov	r1, r6
    2ac4:	4680      	mov	r8, r0
    2ac6:	2300      	movs	r3, #0
    2ac8:	220a      	movs	r2, #10
    2aca:	4628      	mov	r0, r5
    2acc:	f00a f936 	bl	cd3c <__multadd>
    2ad0:	4606      	mov	r6, r0
    2ad2:	e7f0      	b.n	2ab6 <_dtoa_r+0xb16>
    2ad4:	f1b9 0f00 	cmp.w	r9, #0
    2ad8:	9a03      	ldr	r2, [sp, #12]
    2ada:	bfcc      	ite	gt
    2adc:	464f      	movgt	r7, r9
    2ade:	2701      	movle	r7, #1
    2ae0:	4417      	add	r7, r2
    2ae2:	f04f 0800 	mov.w	r8, #0
    2ae6:	4659      	mov	r1, fp
    2ae8:	2201      	movs	r2, #1
    2aea:	4628      	mov	r0, r5
    2aec:	9308      	str	r3, [sp, #32]
    2aee:	f00a fa83 	bl	cff8 <__lshift>
    2af2:	4621      	mov	r1, r4
    2af4:	4683      	mov	fp, r0
    2af6:	f00c fc1c 	bl	f332 <__mcmp>
    2afa:	2800      	cmp	r0, #0
    2afc:	dcb2      	bgt.n	2a64 <_dtoa_r+0xac4>
    2afe:	d102      	bne.n	2b06 <_dtoa_r+0xb66>
    2b00:	9b08      	ldr	r3, [sp, #32]
    2b02:	07db      	lsls	r3, r3, #31
    2b04:	d4ae      	bmi.n	2a64 <_dtoa_r+0xac4>
    2b06:	463b      	mov	r3, r7
    2b08:	461f      	mov	r7, r3
    2b0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    2b0e:	2a30      	cmp	r2, #48	; 0x30
    2b10:	d0fa      	beq.n	2b08 <_dtoa_r+0xb68>
    2b12:	e6f9      	b.n	2908 <_dtoa_r+0x968>
    2b14:	9a03      	ldr	r2, [sp, #12]
    2b16:	429a      	cmp	r2, r3
    2b18:	d1a5      	bne.n	2a66 <_dtoa_r+0xac6>
    2b1a:	f10a 0a01 	add.w	sl, sl, #1
    2b1e:	2331      	movs	r3, #49	; 0x31
    2b20:	e779      	b.n	2a16 <_dtoa_r+0xa76>
    2b22:	4b14      	ldr	r3, [pc, #80]	; (2b74 <_dtoa_r+0xbd4>)
    2b24:	f7ff baa7 	b.w	2076 <_dtoa_r+0xd6>
    2b28:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2b2a:	2b00      	cmp	r3, #0
    2b2c:	f47f aa80 	bne.w	2030 <_dtoa_r+0x90>
    2b30:	4b11      	ldr	r3, [pc, #68]	; (2b78 <_dtoa_r+0xbd8>)
    2b32:	f7ff baa0 	b.w	2076 <_dtoa_r+0xd6>
    2b36:	f1b9 0f00 	cmp.w	r9, #0
    2b3a:	dc03      	bgt.n	2b44 <_dtoa_r+0xba4>
    2b3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
    2b3e:	2b02      	cmp	r3, #2
    2b40:	f73f aecb 	bgt.w	28da <_dtoa_r+0x93a>
    2b44:	9f03      	ldr	r7, [sp, #12]
    2b46:	4621      	mov	r1, r4
    2b48:	4658      	mov	r0, fp
    2b4a:	f00c fcfa 	bl	f542 <quorem>
    2b4e:	f100 0330 	add.w	r3, r0, #48	; 0x30
    2b52:	f807 3b01 	strb.w	r3, [r7], #1
    2b56:	9a03      	ldr	r2, [sp, #12]
    2b58:	1aba      	subs	r2, r7, r2
    2b5a:	4591      	cmp	r9, r2
    2b5c:	ddba      	ble.n	2ad4 <_dtoa_r+0xb34>
    2b5e:	4659      	mov	r1, fp
    2b60:	2300      	movs	r3, #0
    2b62:	220a      	movs	r2, #10
    2b64:	4628      	mov	r0, r5
    2b66:	f00a f8e9 	bl	cd3c <__multadd>
    2b6a:	4683      	mov	fp, r0
    2b6c:	e7eb      	b.n	2b46 <_dtoa_r+0xba6>
    2b6e:	bf00      	nop
    2b70:	00011c31 	.word	0x00011c31
    2b74:	00011cbe 	.word	0x00011cbe
    2b78:	00011cb1 	.word	0x00011cb1

00002b7c <thread_receive_image_code>:
}

/* Thread code implementation */

void thread_receive_image_code(void *argA, void *argB, void *argC)
{
    2b7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2b80:	b089      	sub	sp, #36	; 0x24
    int64_t release_time=0, fin_time=0, t_prev = 0, t_min = SAMP_PERIOD_MS, t_max = SAMP_PERIOD_MS;

    printk("Thread receive_image init (periodic)\n");
    2b82:	4850      	ldr	r0, [pc, #320]	; (2cc4 <thread_receive_image_code+0x148>)
    2b84:	f00b fa98 	bl	e0b8 <printk>
		(void) arch_syscall_invoke1((uintptr_t)&ret64, K_SYSCALL_K_UPTIME_TICKS);
		return (int64_t) ret64;
	}
#endif
	compiler_barrier();
	return z_impl_k_uptime_ticks();
    2b88:	f00c fa89 	bl	f09e <z_impl_k_uptime_ticks>
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    2b8c:	014a      	lsls	r2, r1, #5
    2b8e:	ea42 62d0 	orr.w	r2, r2, r0, lsr #27
    2b92:	0143      	lsls	r3, r0, #5
    2b94:	1a1b      	subs	r3, r3, r0
    2b96:	eb62 0201 	sbc.w	r2, r2, r1
    2b9a:	0092      	lsls	r2, r2, #2
    2b9c:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
    2ba0:	009b      	lsls	r3, r3, #2
    2ba2:	eb13 0800 	adds.w	r8, r3, r0
    2ba6:	eb42 0301 	adc.w	r3, r2, r1
    2baa:	00db      	lsls	r3, r3, #3
    2bac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
    2bb0:	f3c8 3810 	ubfx	r8, r8, #12, #17
    2bb4:	ea48 4843 	orr.w	r8, r8, r3, lsl #17
    2bb8:	0bdb      	lsrs	r3, r3, #15

    /* Compute next release instant */
    release_time = k_uptime_get() + SAMP_PERIOD_MS;
    2bba:	f518 787a 	adds.w	r8, r8, #1000	; 0x3e8
    2bbe:	f143 0900 	adc.w	r9, r3, #0
    int64_t release_time=0, fin_time=0, t_prev = 0, t_min = SAMP_PERIOD_MS, t_max = SAMP_PERIOD_MS;
    2bc2:	f44f 7b7a 	mov.w	fp, #1000	; 0x3e8
    2bc6:	f8cd b018 	str.w	fp, [sp, #24]
    2bca:	2300      	movs	r3, #0
    2bcc:	461f      	mov	r7, r3
    2bce:	9307      	str	r3, [sp, #28]
    2bd0:	469a      	mov	sl, r3
    2bd2:	461e      	mov	r6, r3
    2bd4:	e02d      	b.n	2c32 <thread_receive_image_code+0xb6>

        /* Wait for next release instant */
        fin_time = k_uptime_get();
        
        if (fin_time - t_prev < t_min)
            t_min = fin_time - t_prev;
    2bd6:	46b3      	mov	fp, r6
    2bd8:	46ba      	mov	sl, r7
    2bda:	f00c fa60 	bl	f09e <z_impl_k_uptime_ticks>
 *
 * @return Current uptime in milliseconds.
 */
static inline int64_t k_uptime_get(void)
{
	return k_ticks_to_ms_floor64(k_uptime_ticks());
    2bde:	4607      	mov	r7, r0
    2be0:	014e      	lsls	r6, r1, #5
    2be2:	ea46 66d0 	orr.w	r6, r6, r0, lsr #27
    2be6:	0140      	lsls	r0, r0, #5
    2be8:	1bc0      	subs	r0, r0, r7
    2bea:	eb66 0201 	sbc.w	r2, r6, r1
    2bee:	0093      	lsls	r3, r2, #2
    2bf0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
    2bf4:	0082      	lsls	r2, r0, #2
    2bf6:	19d2      	adds	r2, r2, r7
    2bf8:	eb43 0301 	adc.w	r3, r3, r1
    2bfc:	00db      	lsls	r3, r3, #3
    2bfe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    2c02:	f3c2 3210 	ubfx	r2, r2, #12, #17
        else if (fin_time - t_prev > t_max)
            t_max = fin_time - t_prev;
            
        t_prev = fin_time;

        printk("Task %s arrived at %lld inter-arrival time (us): min: %lld / max: %lld \n\r", "rcv img", (long long)k_uptime_get(), t_min, t_max);
    2c06:	9906      	ldr	r1, [sp, #24]
    2c08:	9102      	str	r1, [sp, #8]
    2c0a:	9907      	ldr	r1, [sp, #28]
    2c0c:	9103      	str	r1, [sp, #12]
    2c0e:	f8cd b000 	str.w	fp, [sp]
    2c12:	f8cd a004 	str.w	sl, [sp, #4]
    2c16:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    2c1a:	0bdb      	lsrs	r3, r3, #15
    2c1c:	492a      	ldr	r1, [pc, #168]	; (2cc8 <thread_receive_image_code+0x14c>)
    2c1e:	482b      	ldr	r0, [pc, #172]	; (2ccc <thread_receive_image_code+0x150>)
    2c20:	f00b fa4a 	bl	e0b8 <printk>

        if (fin_time < release_time)
    2c24:	9b05      	ldr	r3, [sp, #20]
    2c26:	4543      	cmp	r3, r8
    2c28:	eb75 0309 	sbcs.w	r3, r5, r9
    2c2c:	db2f      	blt.n	2c8e <thread_receive_image_code+0x112>
{
    2c2e:	9e05      	ldr	r6, [sp, #20]
    2c30:	462f      	mov	r7, r5
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    2c32:	4827      	ldr	r0, [pc, #156]	; (2cd0 <thread_receive_image_code+0x154>)
    2c34:	f007 fd42 	bl	a6bc <z_impl_k_sem_give>
    2c38:	4826      	ldr	r0, [pc, #152]	; (2cd4 <thread_receive_image_code+0x158>)
    2c3a:	f007 fd3f 	bl	a6bc <z_impl_k_sem_give>
	return z_impl_k_uptime_ticks();
    2c3e:	f00c fa2e 	bl	f09e <z_impl_k_uptime_ticks>
    2c42:	014b      	lsls	r3, r1, #5
    2c44:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
    2c48:	0144      	lsls	r4, r0, #5
    2c4a:	1a24      	subs	r4, r4, r0
    2c4c:	eb63 0301 	sbc.w	r3, r3, r1
    2c50:	009d      	lsls	r5, r3, #2
    2c52:	ea45 7594 	orr.w	r5, r5, r4, lsr #30
    2c56:	00a4      	lsls	r4, r4, #2
    2c58:	1824      	adds	r4, r4, r0
    2c5a:	eb45 0501 	adc.w	r5, r5, r1
    2c5e:	00ed      	lsls	r5, r5, #3
    2c60:	ea45 7554 	orr.w	r5, r5, r4, lsr #29
    2c64:	f3c4 3410 	ubfx	r4, r4, #12, #17
    2c68:	ea44 4445 	orr.w	r4, r4, r5, lsl #17
    2c6c:	0bed      	lsrs	r5, r5, #15
    2c6e:	9405      	str	r4, [sp, #20]
        if (fin_time - t_prev < t_min)
    2c70:	1ba6      	subs	r6, r4, r6
    2c72:	eb65 0707 	sbc.w	r7, r5, r7
    2c76:	455e      	cmp	r6, fp
    2c78:	eb77 030a 	sbcs.w	r3, r7, sl
    2c7c:	dbab      	blt.n	2bd6 <thread_receive_image_code+0x5a>
        else if (fin_time - t_prev > t_max)
    2c7e:	9b06      	ldr	r3, [sp, #24]
    2c80:	42b3      	cmp	r3, r6
    2c82:	9b07      	ldr	r3, [sp, #28]
    2c84:	41bb      	sbcs	r3, r7
    2c86:	daa8      	bge.n	2bda <thread_receive_image_code+0x5e>
            t_max = fin_time - t_prev;
    2c88:	9606      	str	r6, [sp, #24]
    2c8a:	9707      	str	r7, [sp, #28]
    2c8c:	e7a5      	b.n	2bda <thread_receive_image_code+0x5e>
        {
            k_msleep(release_time - fin_time);
    2c8e:	eba8 0004 	sub.w	r0, r8, r4
	return k_sleep(Z_TIMEOUT_MS(ms));
    2c92:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    2c96:	17c1      	asrs	r1, r0, #31
    2c98:	03c9      	lsls	r1, r1, #15
    2c9a:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    2c9e:	03c0      	lsls	r0, r0, #15
    2ca0:	f240 34e7 	movw	r4, #999	; 0x3e7
    2ca4:	1900      	adds	r0, r0, r4
    2ca6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    2caa:	f04f 0300 	mov.w	r3, #0
    2cae:	f141 0100 	adc.w	r1, r1, #0
    2cb2:	f7fd fe93 	bl	9dc <__aeabi_uldivmod>
	return z_impl_k_sleep(timeout);
    2cb6:	f008 ff27 	bl	bb08 <z_impl_k_sleep>
            release_time += SAMP_PERIOD_MS;
    2cba:	f518 787a 	adds.w	r8, r8, #1000	; 0x3e8
    2cbe:	f149 0900 	adc.w	r9, r9, #0
    2cc2:	e7b4      	b.n	2c2e <thread_receive_image_code+0xb2>
    2cc4:	0000fb88 	.word	0x0000fb88
    2cc8:	0000fbb0 	.word	0x0000fbb0
    2ccc:	0000fbb8 	.word	0x0000fbb8
    2cd0:	20004600 	.word	0x20004600
    2cd4:	20004610 	.word	0x20004610

00002cd8 <thread_near_obstacle_code>:
        
    }
}

void thread_near_obstacle_code(void *argA, void *argB, void *argC)
{
    2cd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    int64_t release_time = 0, fin_time = 0, t_prev = 0, t_min = SAMP_PERIOD_MS, t_max = SAMP_PERIOD_MS;

    printk("Thread near_obstacle init\n");
    2cdc:	4832      	ldr	r0, [pc, #200]	; (2da8 <thread_near_obstacle_code+0xd0>)
    2cde:	f00b f9eb 	bl	e0b8 <printk>
	return z_impl_k_uptime_ticks();
    2ce2:	f00c f9dc 	bl	f09e <z_impl_k_uptime_ticks>
    int64_t release_time = 0, fin_time = 0, t_prev = 0, t_min = SAMP_PERIOD_MS, t_max = SAMP_PERIOD_MS;
    2ce6:	f44f 797a 	mov.w	r9, #1000	; 0x3e8
    2cea:	2400      	movs	r4, #0
    2cec:	46c8      	mov	r8, r9
    2cee:	4627      	mov	r7, r4
    2cf0:	4626      	mov	r6, r4
    2cf2:	4625      	mov	r5, r4
    2cf4:	e04a      	b.n	2d8c <thread_near_obstacle_code+0xb4>
            int inObs = 0;
            for (i = NOB_COL; i < NOB_COL * 3; i++)
            {
                if (vertical_guide_image_data[j][i] == OBSTACLE_COLOR)
                {
                    inObs++;
    2cf6:	3101      	adds	r1, #1
                }
                else if (inObs > 1)
                {
                    inObs = 0;
                }
                if (inObs > 1)
    2cf8:	2901      	cmp	r1, #1
    2cfa:	dd01      	ble.n	2d00 <thread_near_obstacle_code+0x28>
                    res=1;
    2cfc:	f04f 0c01 	mov.w	ip, #1
            for (i = NOB_COL; i < NOB_COL * 3; i++)
    2d00:	3301      	adds	r3, #1
    2d02:	2b5f      	cmp	r3, #95	; 0x5f
    2d04:	dc09      	bgt.n	2d1a <thread_near_obstacle_code+0x42>
                if (vertical_guide_image_data[j][i] == OBSTACLE_COLOR)
    2d06:	4a29      	ldr	r2, [pc, #164]	; (2dac <thread_near_obstacle_code+0xd4>)
    2d08:	eb02 12c0 	add.w	r2, r2, r0, lsl #7
    2d0c:	5cd2      	ldrb	r2, [r2, r3]
    2d0e:	2a80      	cmp	r2, #128	; 0x80
    2d10:	d0f1      	beq.n	2cf6 <thread_near_obstacle_code+0x1e>
                else if (inObs > 1)
    2d12:	2901      	cmp	r1, #1
    2d14:	ddf0      	ble.n	2cf8 <thread_near_obstacle_code+0x20>
                    inObs = 0;
    2d16:	2100      	movs	r1, #0
    2d18:	e7f2      	b.n	2d00 <thread_near_obstacle_code+0x28>
        for (j = 0; j < NOB_ROW; j++)
    2d1a:	3001      	adds	r0, #1
    2d1c:	283f      	cmp	r0, #63	; 0x3f
    2d1e:	dc02      	bgt.n	2d26 <thread_near_obstacle_code+0x4e>
            int inObs = 0;
    2d20:	2100      	movs	r1, #0
            for (i = NOB_COL; i < NOB_COL * 3; i++)
    2d22:	2320      	movs	r3, #32
    2d24:	e7ed      	b.n	2d02 <thread_near_obstacle_code+0x2a>
            }
        }
        
        
        printk("\tCloseby obstacles detected: %s\n\r", res == 1 ? "Yes" : "No");
    2d26:	f1bc 0f00 	cmp.w	ip, #0
    2d2a:	d129      	bne.n	2d80 <thread_near_obstacle_code+0xa8>
    2d2c:	4920      	ldr	r1, [pc, #128]	; (2db0 <thread_near_obstacle_code+0xd8>)
    2d2e:	4821      	ldr	r0, [pc, #132]	; (2db4 <thread_near_obstacle_code+0xdc>)
    2d30:	f00b f9c2 	bl	e0b8 <printk>
    2d34:	f00c f9b3 	bl	f09e <z_impl_k_uptime_ticks>
    2d38:	014a      	lsls	r2, r1, #5
    2d3a:	ea42 62d0 	orr.w	r2, r2, r0, lsr #27
    2d3e:	0143      	lsls	r3, r0, #5
    2d40:	1a1b      	subs	r3, r3, r0
    2d42:	eb62 0201 	sbc.w	r2, r2, r1
    2d46:	0092      	lsls	r2, r2, #2
    2d48:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
    2d4c:	009b      	lsls	r3, r3, #2
    2d4e:	181b      	adds	r3, r3, r0
    2d50:	eb42 0201 	adc.w	r2, r2, r1
    2d54:	00d2      	lsls	r2, r2, #3
    2d56:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
    2d5a:	f3c3 3310 	ubfx	r3, r3, #12, #17
    2d5e:	0bd0      	lsrs	r0, r2, #15
	return k_ticks_to_ms_floor64(k_uptime_ticks());
    2d60:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
        

        /* Wait for next release instant */
        fin_time = k_uptime_get();
        
        if (fin_time - t_prev < t_min)
    2d64:	1b99      	subs	r1, r3, r6
    2d66:	eb60 0205 	sbc.w	r2, r0, r5
    2d6a:	4541      	cmp	r1, r8
    2d6c:	eb72 0507 	sbcs.w	r5, r2, r7
    2d70:	db08      	blt.n	2d84 <thread_near_obstacle_code+0xac>
            t_min = fin_time - t_prev;
        else if (fin_time - t_prev > t_max)
    2d72:	4589      	cmp	r9, r1
    2d74:	eb74 0502 	sbcs.w	r5, r4, r2
    2d78:	da06      	bge.n	2d88 <thread_near_obstacle_code+0xb0>
            t_max = fin_time - t_prev;
    2d7a:	4689      	mov	r9, r1
    2d7c:	4614      	mov	r4, r2
    2d7e:	e003      	b.n	2d88 <thread_near_obstacle_code+0xb0>
        printk("\tCloseby obstacles detected: %s\n\r", res == 1 ? "Yes" : "No");
    2d80:	490d      	ldr	r1, [pc, #52]	; (2db8 <thread_near_obstacle_code+0xe0>)
    2d82:	e7d4      	b.n	2d2e <thread_near_obstacle_code+0x56>
            t_min = fin_time - t_prev;
    2d84:	4688      	mov	r8, r1
    2d86:	4617      	mov	r7, r2
            
        t_prev = fin_time;
    2d88:	461e      	mov	r6, r3
    2d8a:	4605      	mov	r5, r0
	return z_impl_k_sem_take(sem, timeout);
    2d8c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    2d90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2d94:	4809      	ldr	r0, [pc, #36]	; (2dbc <thread_near_obstacle_code+0xe4>)
    2d96:	f007 fcd5 	bl	a744 <z_impl_k_sem_take>
        printk("Detecting closeby obstacles ...\n");
    2d9a:	4809      	ldr	r0, [pc, #36]	; (2dc0 <thread_near_obstacle_code+0xe8>)
    2d9c:	f00b f98c 	bl	e0b8 <printk>
        int res=0;
    2da0:	f04f 0c00 	mov.w	ip, #0
        for (j = 0; j < NOB_ROW; j++)
    2da4:	4660      	mov	r0, ip
    2da6:	e7b9      	b.n	2d1c <thread_near_obstacle_code+0x44>
    2da8:	0000fc0c 	.word	0x0000fc0c
    2dac:	20000000 	.word	0x20000000
    2db0:	0000fc04 	.word	0x0000fc04
    2db4:	0000fc4c 	.word	0x0000fc4c
    2db8:	0000fc08 	.word	0x0000fc08
    2dbc:	20004600 	.word	0x20004600
    2dc0:	0000fc28 	.word	0x0000fc28

00002dc4 <thread_orientation_code>:
        
    }
}

void thread_orientation_code(void *argA, void *argB, void *argC)
{
    2dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2dc8:	b08b      	sub	sp, #44	; 0x2c
    int64_t release_time = 0, fin_time = 0, t_prev = 0, t_min = SAMP_PERIOD_MS, t_max = SAMP_PERIOD_MS;
    int16_t pos = -1;
    float angle = -1;
    printk("Thread orientation init\n");
    2dca:	4858      	ldr	r0, [pc, #352]	; (2f2c <thread_orientation_code+0x168>)
    2dcc:	f00b f974 	bl	e0b8 <printk>
	return z_impl_k_uptime_ticks();
    2dd0:	f00c f965 	bl	f09e <z_impl_k_uptime_ticks>
    int64_t release_time = 0, fin_time = 0, t_prev = 0, t_min = SAMP_PERIOD_MS, t_max = SAMP_PERIOD_MS;
    2dd4:	f44f 797a 	mov.w	r9, #1000	; 0x3e8
    2dd8:	f8cd 9008 	str.w	r9, [sp, #8]
    2ddc:	f04f 0a00 	mov.w	sl, #0
    2de0:	4655      	mov	r5, sl
    2de2:	f8cd a00c 	str.w	sl, [sp, #12]
    2de6:	46d3      	mov	fp, sl
    2de8:	e08a      	b.n	2f00 <thread_orientation_code+0x13c>
        /* Search for guideline pos - Near*/
        for (i = 0; i < IMGWIDTH; i++)
        {
            if (vertical_guide_image_data[GN_ROW][i] == GUIDELINE_COLOR)
            {
                pos = i;
    2dea:	b224      	sxth	r4, r4
                break;
            }
        }

        // /* Search for guideline pos - Far*/
        for (i = 0; i < IMGWIDTH; i++)
    2dec:	2600      	movs	r6, #0
    2dee:	2e7f      	cmp	r6, #127	; 0x7f
    2df0:	dc0b      	bgt.n	2e0a <thread_orientation_code+0x46>
        {
            if (vertical_guide_image_data[GF_ROW][i] == GUIDELINE_COLOR)
    2df2:	4b4f      	ldr	r3, [pc, #316]	; (2f30 <thread_orientation_code+0x16c>)
    2df4:	4433      	add	r3, r6
    2df6:	f503 537e 	add.w	r3, r3, #16256	; 0x3f80
    2dfa:	781b      	ldrb	r3, [r3, #0]
    2dfc:	2bff      	cmp	r3, #255	; 0xff
    2dfe:	d006      	beq.n	2e0e <thread_orientation_code+0x4a>
        for (i = 0; i < IMGWIDTH; i++)
    2e00:	3601      	adds	r6, #1
    2e02:	e7f4      	b.n	2dee <thread_orientation_code+0x2a>
        pos = -1;
    2e04:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    2e08:	e7f0      	b.n	2dec <thread_orientation_code+0x28>
        gf_pos = -1;
    2e0a:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
                gf_pos = i;
                break;
            }
        }

        if (pos == -1 || gf_pos == -1)
    2e0e:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    2e12:	d064      	beq.n	2ede <thread_orientation_code+0x11a>
    2e14:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
    2e18:	d061      	beq.n	2ede <thread_orientation_code+0x11a>
            printf("Failed to find guideline pos=%d, gf_pos=%d", pos, gf_pos);
            // break;
        }

        /* Approach very grossly the angle (NOT a valid solution - just for testing ) */
        if (pos == gf_pos)
    2e1a:	46a0      	mov	r8, r4
    2e1c:	42b4      	cmp	r4, r6
    2e1e:	d069      	beq.n	2ef4 <thread_orientation_code+0x130>
        {
            angle = 0;
        }
        else
        {
            int pos_delta = pos - gf_pos;
    2e20:	1ba4      	subs	r4, r4, r6
            if (pos_delta > 0)
    2e22:	2c00      	cmp	r4, #0
    2e24:	dd61      	ble.n	2eea <thread_orientation_code+0x126>
                pos_delta++;
    2e26:	3401      	adds	r4, #1
            else
                pos_delta--;
            angle = acos(IMGWIDTH / sqrt(pow(IMGWIDTH, 2) + pow(pos_delta, 2)));
    2e28:	2600      	movs	r6, #0
    2e2a:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
    2e2e:	4632      	mov	r2, r6
    2e30:	463b      	mov	r3, r7
    2e32:	2000      	movs	r0, #0
    2e34:	493f      	ldr	r1, [pc, #252]	; (2f34 <thread_orientation_code+0x170>)
    2e36:	f009 fb43 	bl	c4c0 <pow>
    2e3a:	e9cd 0100 	strd	r0, r1, [sp]
    2e3e:	4620      	mov	r0, r4
    2e40:	f7fd fb00 	bl	444 <__aeabi_i2d>
    2e44:	4632      	mov	r2, r6
    2e46:	463b      	mov	r3, r7
    2e48:	f009 fb3a 	bl	c4c0 <pow>
    2e4c:	4602      	mov	r2, r0
    2e4e:	460b      	mov	r3, r1
    2e50:	e9dd 0100 	ldrd	r0, r1, [sp]
    2e54:	f7fd f9aa 	bl	1ac <__adddf3>
    2e58:	f009 fbde 	bl	c618 <sqrt>
    2e5c:	4602      	mov	r2, r0
    2e5e:	460b      	mov	r3, r1
    2e60:	2000      	movs	r0, #0
    2e62:	4934      	ldr	r1, [pc, #208]	; (2f34 <thread_orientation_code+0x170>)
    2e64:	f7fd fc82 	bl	76c <__aeabi_ddiv>
    2e68:	f009 fafc 	bl	c464 <acos>
    2e6c:	f7fd fd66 	bl	93c <__aeabi_d2f>
            if (pos_delta < 0)
    2e70:	2c00      	cmp	r4, #0
    2e72:	db3c      	blt.n	2eee <thread_orientation_code+0x12a>
                angle = -angle;
        }

        char angle_buf[20];
        gcvt (angle, 6, angle_buf);
    2e74:	f7fd faf8 	bl	468 <__aeabi_f2d>
    2e78:	ab05      	add	r3, sp, #20
    2e7a:	2206      	movs	r2, #6
    2e7c:	f009 fd38 	bl	c8f0 <gcvt>

        printf("\tRobot position=%d, guideline angle = %s\n\r", pos, angle_buf);
    2e80:	aa05      	add	r2, sp, #20
    2e82:	4641      	mov	r1, r8
    2e84:	482c      	ldr	r0, [pc, #176]	; (2f38 <thread_orientation_code+0x174>)
    2e86:	f009 fe03 	bl	ca90 <iprintf>
    2e8a:	f00c f908 	bl	f09e <z_impl_k_uptime_ticks>
    2e8e:	4604      	mov	r4, r0
    2e90:	014a      	lsls	r2, r1, #5
    2e92:	ea42 62d0 	orr.w	r2, r2, r0, lsr #27
    2e96:	0140      	lsls	r0, r0, #5
    2e98:	1b00      	subs	r0, r0, r4
    2e9a:	eb62 0301 	sbc.w	r3, r2, r1
    2e9e:	009b      	lsls	r3, r3, #2
    2ea0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
    2ea4:	0080      	lsls	r0, r0, #2
    2ea6:	1900      	adds	r0, r0, r4
    2ea8:	eb43 0301 	adc.w	r3, r3, r1
    2eac:	00db      	lsls	r3, r3, #3
    2eae:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
    2eb2:	f3c0 3010 	ubfx	r0, r0, #12, #17
    2eb6:	0bda      	lsrs	r2, r3, #15
    2eb8:	ea40 4343 	orr.w	r3, r0, r3, lsl #17
        
        /* Wait for next release instant */
        fin_time = k_uptime_get();
        
        if (fin_time - t_prev < t_min)
    2ebc:	ebb3 0b0b 	subs.w	fp, r3, fp
    2ec0:	eb62 0505 	sbc.w	r5, r2, r5
    2ec4:	45cb      	cmp	fp, r9
    2ec6:	eb75 010a 	sbcs.w	r1, r5, sl
    2eca:	db15      	blt.n	2ef8 <thread_orientation_code+0x134>
            t_min = fin_time - t_prev;
        else if (fin_time - t_prev > t_max)
    2ecc:	9902      	ldr	r1, [sp, #8]
    2ece:	4559      	cmp	r1, fp
    2ed0:	9903      	ldr	r1, [sp, #12]
    2ed2:	41a9      	sbcs	r1, r5
    2ed4:	da12      	bge.n	2efc <thread_orientation_code+0x138>
            t_max = fin_time - t_prev;
    2ed6:	f8cd b008 	str.w	fp, [sp, #8]
    2eda:	9503      	str	r5, [sp, #12]
    2edc:	e00e      	b.n	2efc <thread_orientation_code+0x138>
            printf("Failed to find guideline pos=%d, gf_pos=%d", pos, gf_pos);
    2ede:	4632      	mov	r2, r6
    2ee0:	4621      	mov	r1, r4
    2ee2:	4816      	ldr	r0, [pc, #88]	; (2f3c <thread_orientation_code+0x178>)
    2ee4:	f009 fdd4 	bl	ca90 <iprintf>
    2ee8:	e797      	b.n	2e1a <thread_orientation_code+0x56>
                pos_delta--;
    2eea:	3c01      	subs	r4, #1
    2eec:	e79c      	b.n	2e28 <thread_orientation_code+0x64>
                angle = -angle;
    2eee:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
    2ef2:	e7bf      	b.n	2e74 <thread_orientation_code+0xb0>
            angle = 0;
    2ef4:	2000      	movs	r0, #0
    2ef6:	e7bd      	b.n	2e74 <thread_orientation_code+0xb0>
            t_min = fin_time - t_prev;
    2ef8:	46d9      	mov	r9, fp
    2efa:	46aa      	mov	sl, r5
            
        t_prev = fin_time;
    2efc:	469b      	mov	fp, r3
    2efe:	4615      	mov	r5, r2
	return z_impl_k_sem_take(sem, timeout);
    2f00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    2f04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2f08:	480d      	ldr	r0, [pc, #52]	; (2f40 <thread_orientation_code+0x17c>)
    2f0a:	f007 fc1b 	bl	a744 <z_impl_k_sem_take>
        printk("Detecting position and guideline angle...\n");
    2f0e:	480d      	ldr	r0, [pc, #52]	; (2f44 <thread_orientation_code+0x180>)
    2f10:	f00b f8d2 	bl	e0b8 <printk>
        for (i = 0; i < IMGWIDTH; i++)
    2f14:	2400      	movs	r4, #0
    2f16:	2c7f      	cmp	r4, #127	; 0x7f
    2f18:	f73f af74 	bgt.w	2e04 <thread_orientation_code+0x40>
            if (vertical_guide_image_data[GN_ROW][i] == GUIDELINE_COLOR)
    2f1c:	4b04      	ldr	r3, [pc, #16]	; (2f30 <thread_orientation_code+0x16c>)
    2f1e:	5d1b      	ldrb	r3, [r3, r4]
    2f20:	2bff      	cmp	r3, #255	; 0xff
    2f22:	f43f af62 	beq.w	2dea <thread_orientation_code+0x26>
        for (i = 0; i < IMGWIDTH; i++)
    2f26:	3401      	adds	r4, #1
    2f28:	e7f5      	b.n	2f16 <thread_orientation_code+0x152>
    2f2a:	bf00      	nop
    2f2c:	0000fc70 	.word	0x0000fc70
    2f30:	20000000 	.word	0x20000000
    2f34:	40600000 	.word	0x40600000
    2f38:	0000fce4 	.word	0x0000fce4
    2f3c:	0000fcb8 	.word	0x0000fcb8
    2f40:	20004610 	.word	0x20004610
    2f44:	0000fc8c 	.word	0x0000fc8c

00002f48 <main>:
{
    2f48:	b5d0      	push	{r4, r6, r7, lr}
    2f4a:	b088      	sub	sp, #32
	return z_impl_k_sem_init(sem, initial_count, limit);
    2f4c:	2201      	movs	r2, #1
    2f4e:	2100      	movs	r1, #0
    2f50:	481f      	ldr	r0, [pc, #124]	; (2fd0 <main+0x88>)
    2f52:	f00c f84e 	bl	eff2 <z_impl_k_sem_init>
    2f56:	2201      	movs	r2, #1
    2f58:	2100      	movs	r1, #0
    2f5a:	481e      	ldr	r0, [pc, #120]	; (2fd4 <main+0x8c>)
    2f5c:	f00c f849 	bl	eff2 <z_impl_k_sem_init>
                                               NULL, NULL, NULL, thread_near_obstacle_prio, 0, K_NO_WAIT);
    2f60:	2600      	movs	r6, #0
    2f62:	2700      	movs	r7, #0
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    2f64:	e9cd 6706 	strd	r6, r7, [sp, #24]
    2f68:	2400      	movs	r4, #0
    2f6a:	9404      	str	r4, [sp, #16]
    2f6c:	2304      	movs	r3, #4
    2f6e:	9303      	str	r3, [sp, #12]
    2f70:	9402      	str	r4, [sp, #8]
    2f72:	9401      	str	r4, [sp, #4]
    2f74:	9400      	str	r4, [sp, #0]
    2f76:	4b18      	ldr	r3, [pc, #96]	; (2fd8 <main+0x90>)
    2f78:	f44f 6280 	mov.w	r2, #1024	; 0x400
    2f7c:	4917      	ldr	r1, [pc, #92]	; (2fdc <main+0x94>)
    2f7e:	4818      	ldr	r0, [pc, #96]	; (2fe0 <main+0x98>)
    2f80:	f007 f8b0 	bl	a0e4 <z_impl_k_thread_create>
    thread_near_obstacle_tid = k_thread_create(&thread_near_obstacle_data, thread_near_obstacle_stack,
    2f84:	4b17      	ldr	r3, [pc, #92]	; (2fe4 <main+0x9c>)
    2f86:	6018      	str	r0, [r3, #0]
    2f88:	e9cd 6706 	strd	r6, r7, [sp, #24]
    2f8c:	9404      	str	r4, [sp, #16]
    2f8e:	2305      	movs	r3, #5
    2f90:	9303      	str	r3, [sp, #12]
    2f92:	9402      	str	r4, [sp, #8]
    2f94:	9401      	str	r4, [sp, #4]
    2f96:	9400      	str	r4, [sp, #0]
    2f98:	4b13      	ldr	r3, [pc, #76]	; (2fe8 <main+0xa0>)
    2f9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
    2f9e:	4913      	ldr	r1, [pc, #76]	; (2fec <main+0xa4>)
    2fa0:	4813      	ldr	r0, [pc, #76]	; (2ff0 <main+0xa8>)
    2fa2:	f007 f89f 	bl	a0e4 <z_impl_k_thread_create>
    thread_receive_image_tid = k_thread_create(&thread_receive_image_data, thread_receive_image_stack,
    2fa6:	4b13      	ldr	r3, [pc, #76]	; (2ff4 <main+0xac>)
    2fa8:	6018      	str	r0, [r3, #0]
    2faa:	e9cd 6706 	strd	r6, r7, [sp, #24]
    2fae:	9404      	str	r4, [sp, #16]
    2fb0:	2303      	movs	r3, #3
    2fb2:	9303      	str	r3, [sp, #12]
    2fb4:	9402      	str	r4, [sp, #8]
    2fb6:	9401      	str	r4, [sp, #4]
    2fb8:	9400      	str	r4, [sp, #0]
    2fba:	4b0f      	ldr	r3, [pc, #60]	; (2ff8 <main+0xb0>)
    2fbc:	f44f 6280 	mov.w	r2, #1024	; 0x400
    2fc0:	490e      	ldr	r1, [pc, #56]	; (2ffc <main+0xb4>)
    2fc2:	480f      	ldr	r0, [pc, #60]	; (3000 <main+0xb8>)
    2fc4:	f007 f88e 	bl	a0e4 <z_impl_k_thread_create>
    thread_orientation_tid = k_thread_create(&thread_orientation_data, thread_orientation_stack,
    2fc8:	4b0e      	ldr	r3, [pc, #56]	; (3004 <main+0xbc>)
    2fca:	6018      	str	r0, [r3, #0]
}
    2fcc:	b008      	add	sp, #32
    2fce:	bdd0      	pop	{r4, r6, r7, pc}
    2fd0:	20004600 	.word	0x20004600
    2fd4:	20004610 	.word	0x20004610
    2fd8:	00002cd9 	.word	0x00002cd9
    2fdc:	200057c0 	.word	0x200057c0
    2fe0:	20004268 	.word	0x20004268
    2fe4:	20004620 	.word	0x20004620
    2fe8:	00002b7d 	.word	0x00002b7d
    2fec:	200053a0 	.word	0x200053a0
    2ff0:	200043c8 	.word	0x200043c8
    2ff4:	20004628 	.word	0x20004628
    2ff8:	00002dc5 	.word	0x00002dc5
    2ffc:	20005be0 	.word	0x20005be0
    3000:	20004318 	.word	0x20004318
    3004:	20004624 	.word	0x20004624

00003008 <cbvprintf_package>:
	return z_strncpy(buf, str, max);
}

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
    3008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    300c:	b08d      	sub	sp, #52	; 0x34
    300e:	9205      	str	r2, [sp, #20]
    3010:	9303      	str	r3, [sp, #12]
	const char *s;
	bool parsing = false;
	/* Flag indicates that rw strings are stored as array with positions,
	 * instead of appending them to the package.
	 */
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
    3012:	4613      	mov	r3, r2
    3014:	f002 0204 	and.w	r2, r2, #4
    3018:	9201      	str	r2, [sp, #4]
	/* Get number of first read only strings present in the string.
	 * There is always at least 1 (fmt) but flags can indicate more, e.g
	 * fixed prefix appended to all strings.
	 */
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
    301a:	f3c3 02c2 	ubfx	r2, r3, #3, #3

	/* Buffer must be aligned at least to size of a pointer. */
	if ((uintptr_t)packaged % sizeof(void *)) {
    301e:	f010 0303 	ands.w	r3, r0, #3
    3022:	9302      	str	r3, [sp, #8]
    3024:	f040 8293 	bne.w	354e <cbvprintf_package+0x546>
    3028:	4607      	mov	r7, r0
    302a:	468a      	mov	sl, r1
    302c:	3201      	adds	r2, #1
	 *
	 * Given the next value to store is the format string pointer
	 * which is guaranteed to be at least 4 bytes, we just reserve
	 * a pointer size for the above to preserve alignment.
	 */
	buf += sizeof(char *);
    302e:	1d04      	adds	r4, r0, #4
	 * When buf0 is NULL we don't store anything.
	 * Instead we count the needed space to store the data.
	 * In this case, incoming len argument indicates the anticipated
	 * buffer "misalignment" offset.
	 */
	if (buf0 == NULL) {
    3030:	2800      	cmp	r0, #0
    3032:	d041      	beq.n	30b8 <cbvprintf_package+0xb0>

	/*
	 * Otherwise we must ensure we can store at least
	 * the pointer to the format string itself.
	 */
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
    3034:	b127      	cbz	r7, 3040 <cbvprintf_package+0x38>
    3036:	1be3      	subs	r3, r4, r7
    3038:	3304      	adds	r3, #4
    303a:	4553      	cmp	r3, sl
    303c:	f200 828a 	bhi.w	3554 <cbvprintf_package+0x54c>
	 * Here we branch directly into the code processing strings
	 * which is in the middle of the following while() loop. That's the
	 * reason for the post-decrement on fmt as it will be incremented
	 * prior to the next (actually first) round of that loop.
	 */
	s = fmt--;
    3040:	9b03      	ldr	r3, [sp, #12]
    3042:	1e5d      	subs	r5, r3, #1
	unsigned int s_ro_cnt = 0; /* number of ro strings */
    3044:	f8dd b008 	ldr.w	fp, [sp, #8]
    3048:	f8cd b010 	str.w	fp, [sp, #16]
	unsigned int s_rw_cnt = 0; /* number of rw strings */
    304c:	f8cd b018 	str.w	fp, [sp, #24]
	bool parsing = false;
    3050:	2600      	movs	r6, #0
	align = VA_STACK_ALIGN(char *);
    3052:	f04f 0804 	mov.w	r8, #4
	size = sizeof(char *);
    3056:	46c1      	mov	r9, r8

		/* copy va_list data over to our buffer */
		if (*fmt == 's') {
			s = va_arg(ap, char *);
process_string:
			if (buf0 != NULL) {
    3058:	b10f      	cbz	r7, 305e <cbvprintf_package+0x56>
				*(const char **)buf = s;
    305a:	9b03      	ldr	r3, [sp, #12]
    305c:	6023      	str	r3, [r4, #0]
			}

			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    305e:	1e53      	subs	r3, r2, #1
    3060:	9307      	str	r3, [sp, #28]
    3062:	2a00      	cmp	r2, #0
    3064:	f340 80b7 	ble.w	31d6 <cbvprintf_package+0x1ce>
			bool do_ro = !!(flags & CBPRINTF_PACKAGE_ADD_RO_STR_POS);

			if (is_ro && !do_ro) {
    3068:	9b05      	ldr	r3, [sp, #20]
    306a:	f013 0202 	ands.w	r2, r3, #2
    306e:	d021      	beq.n	30b4 <cbvprintf_package+0xac>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    3070:	2001      	movs	r0, #1
				/* nothing to do */
			} else {
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
    3072:	1be1      	subs	r1, r4, r7
    3074:	088b      	lsrs	r3, r1, #2
				 * In the do_ro case we must consider
				 * room for possible STR_POS_RO_FLAG.
				 * Otherwise the index range is 8 bits
				 * and any overflow is caught later.
				 */
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    3076:	b11a      	cbz	r2, 3080 <cbvprintf_package+0x78>
    3078:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    307c:	f080 80bf 	bcs.w	31fe <cbvprintf_package+0x1f6>
					__ASSERT(false, "String with too many arguments");
					return -EINVAL;
				}

				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
    3080:	f1bb 0f0f 	cmp.w	fp, #15
    3084:	f200 80ce 	bhi.w	3224 <cbvprintf_package+0x21c>
					__ASSERT(false, "str_ptr_pos[] too small");
					return -EINVAL;
				}

				if (buf0 != NULL) {
    3088:	2f00      	cmp	r7, #0
    308a:	f000 80e2 	beq.w	3252 <cbvprintf_package+0x24a>
					/*
					 * Remember string pointer location.
					 * We will append non-ro strings later.
					 */
					str_ptr_pos[s_idx] = s_ptr_idx;
    308e:	b2db      	uxtb	r3, r3
    3090:	aa0c      	add	r2, sp, #48	; 0x30
    3092:	445a      	add	r2, fp
    3094:	f802 3c10 	strb.w	r3, [r2, #-16]
					if (is_ro) {
    3098:	2800      	cmp	r0, #0
    309a:	f000 80d6 	beq.w	324a <cbvprintf_package+0x242>
						/* flag read-only string. */
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
    309e:	f063 037f 	orn	r3, r3, #127	; 0x7f
    30a2:	aa0c      	add	r2, sp, #48	; 0x30
    30a4:	445a      	add	r2, fp
    30a6:	f802 3c10 	strb.w	r3, [r2, #-16]
						s_ro_cnt++;
    30aa:	9b04      	ldr	r3, [sp, #16]
    30ac:	3301      	adds	r3, #1
    30ae:	9304      	str	r3, [sp, #16]
					 * and size of the pointer position prefix.
					 */
					len += strlen(s) + 1 + 1;
				}

				s_idx++;
    30b0:	f10b 0b01 	add.w	fp, fp, #1
			}
			buf += sizeof(char *);
    30b4:	3404      	adds	r4, #4
    30b6:	e0f6      	b.n	32a6 <cbvprintf_package+0x29e>
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
    30b8:	f001 0a07 	and.w	sl, r1, #7
    30bc:	4454      	add	r4, sl
		len = CBPRINTF_PACKAGE_ALIGNMENT - (len % CBPRINTF_PACKAGE_ALIGNMENT);
    30be:	f1ca 0a08 	rsb	sl, sl, #8
    30c2:	e7b7      	b.n	3034 <cbvprintf_package+0x2c>
			if (*fmt == '%') {
    30c4:	2b25      	cmp	r3, #37	; 0x25
    30c6:	f040 80ed 	bne.w	32a4 <cbvprintf_package+0x29c>
				parsing = true;
    30ca:	2601      	movs	r6, #1
				align = VA_STACK_ALIGN(int);
    30cc:	f04f 0804 	mov.w	r8, #4
				size = sizeof(int);
    30d0:	46c1      	mov	r9, r8
			continue;
    30d2:	e0e7      	b.n	32a4 <cbvprintf_package+0x29c>
			align = VA_STACK_ALIGN(intmax_t);
    30d4:	f04f 0808 	mov.w	r8, #8
			size = sizeof(intmax_t);
    30d8:	46c1      	mov	r9, r8
			continue;
    30da:	e0e3      	b.n	32a4 <cbvprintf_package+0x29c>
			align = VA_STACK_ALIGN(size_t);
    30dc:	f04f 0804 	mov.w	r8, #4
			size = sizeof(size_t);
    30e0:	46c1      	mov	r9, r8
			continue;
    30e2:	e0df      	b.n	32a4 <cbvprintf_package+0x29c>
			align = VA_STACK_ALIGN(ptrdiff_t);
    30e4:	f04f 0804 	mov.w	r8, #4
			size = sizeof(ptrdiff_t);
    30e8:	46c1      	mov	r9, r8
			continue;
    30ea:	e0db      	b.n	32a4 <cbvprintf_package+0x29c>
			if (fmt[-1] == 'l') {
    30ec:	782a      	ldrb	r2, [r5, #0]
    30ee:	2a6c      	cmp	r2, #108	; 0x6c
    30f0:	d026      	beq.n	3140 <cbvprintf_package+0x138>
			parsing = false;
    30f2:	2600      	movs	r6, #0
		buf = (void *) ROUND_UP(buf, align);
    30f4:	eb04 0208 	add.w	r2, r4, r8
    30f8:	3a01      	subs	r2, #1
    30fa:	f1c8 0100 	rsb	r1, r8, #0
    30fe:	400a      	ands	r2, r1
    3100:	4614      	mov	r4, r2
		if (buf0 != NULL && BUF_OFFSET + size > len) {
    3102:	b127      	cbz	r7, 310e <cbvprintf_package+0x106>
    3104:	1bd1      	subs	r1, r2, r7
    3106:	4449      	add	r1, r9
    3108:	458a      	cmp	sl, r1
    310a:	f0c0 8226 	bcc.w	355a <cbvprintf_package+0x552>
		if (*fmt == 's') {
    310e:	2b73      	cmp	r3, #115	; 0x73
    3110:	d059      	beq.n	31c6 <cbvprintf_package+0x1be>
		} else if (size == sizeof(int)) {
    3112:	f1b9 0f04 	cmp.w	r9, #4
    3116:	f000 80a8 	beq.w	326a <cbvprintf_package+0x262>

			if (buf0 != NULL) {
				*(long *)buf = v;
			}
			buf += sizeof(long);
		} else if (size == sizeof(long long)) {
    311a:	f1b9 0f08 	cmp.w	r9, #8
    311e:	f040 80ac 	bne.w	327a <cbvprintf_package+0x272>
			long long v = va_arg(ap, long long);
    3122:	9b16      	ldr	r3, [sp, #88]	; 0x58
    3124:	3307      	adds	r3, #7
    3126:	f023 0307 	bic.w	r3, r3, #7
    312a:	f103 0108 	add.w	r1, r3, #8
    312e:	9116      	str	r1, [sp, #88]	; 0x58
    3130:	e9d3 0100 	ldrd	r0, r1, [r3]

			if (buf0 != NULL) {
    3134:	b10f      	cbz	r7, 313a <cbvprintf_package+0x132>
				if (Z_CBPRINTF_VA_STACK_LL_DBL_MEMCPY) {
					memcpy(buf, &v, sizeof(long long));
				} else {
					*(long long *)buf = v;
    3136:	e9c2 0100 	strd	r0, r1, [r2]
				}
			}
			buf += sizeof(long long);
    313a:	f102 0408 	add.w	r4, r2, #8
    313e:	e0b1      	b.n	32a4 <cbvprintf_package+0x29c>
				if (fmt[-2] == 'l') {
    3140:	f81c 2c02 	ldrb.w	r2, [ip, #-2]
    3144:	2a6c      	cmp	r2, #108	; 0x6c
    3146:	d004      	beq.n	3152 <cbvprintf_package+0x14a>
			parsing = false;
    3148:	2600      	movs	r6, #0
					align = VA_STACK_ALIGN(long);
    314a:	f04f 0804 	mov.w	r8, #4
					size = sizeof(long);
    314e:	46c1      	mov	r9, r8
    3150:	e7d0      	b.n	30f4 <cbvprintf_package+0xec>
			parsing = false;
    3152:	2600      	movs	r6, #0
					align = VA_STACK_ALIGN(long long);
    3154:	f04f 0808 	mov.w	r8, #8
					size = sizeof(long long);
    3158:	46c1      	mov	r9, r8
    315a:	e7cb      	b.n	30f4 <cbvprintf_package+0xec>
			if (fmt[-1] == 'L') {
    315c:	782b      	ldrb	r3, [r5, #0]
    315e:	2b4c      	cmp	r3, #76	; 0x4c
    3160:	d01c      	beq.n	319c <cbvprintf_package+0x194>
				v.d = va_arg(ap, double);
    3162:	9b16      	ldr	r3, [sp, #88]	; 0x58
    3164:	3307      	adds	r3, #7
    3166:	f023 0307 	bic.w	r3, r3, #7
    316a:	f103 0208 	add.w	r2, r3, #8
    316e:	9216      	str	r2, [sp, #88]	; 0x58
    3170:	e9d3 0100 	ldrd	r0, r1, [r3]
			buf = (void *) ROUND_UP(buf, align);
    3174:	1de2      	adds	r2, r4, #7
    3176:	f022 0207 	bic.w	r2, r2, #7
			if (buf0 != NULL) {
    317a:	b147      	cbz	r7, 318e <cbvprintf_package+0x186>
				if (BUF_OFFSET + size > len) {
    317c:	1bd3      	subs	r3, r2, r7
    317e:	3308      	adds	r3, #8
    3180:	4553      	cmp	r3, sl
    3182:	d815      	bhi.n	31b0 <cbvprintf_package+0x1a8>
				} else if (fmt[-1] == 'L') {
    3184:	782b      	ldrb	r3, [r5, #0]
    3186:	2b4c      	cmp	r3, #76	; 0x4c
    3188:	d015      	beq.n	31b6 <cbvprintf_package+0x1ae>
					*(double *)buf = v.d;
    318a:	e9c2 0100 	strd	r0, r1, [r2]
			buf += size;
    318e:	f102 0408 	add.w	r4, r2, #8
			parsing = false;
    3192:	2600      	movs	r6, #0
			continue;
    3194:	f04f 0808 	mov.w	r8, #8
    3198:	46c1      	mov	r9, r8
    319a:	e083      	b.n	32a4 <cbvprintf_package+0x29c>
				v.ld = va_arg(ap, long double);
    319c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    319e:	3307      	adds	r3, #7
    31a0:	f023 0307 	bic.w	r3, r3, #7
    31a4:	f103 0208 	add.w	r2, r3, #8
    31a8:	9216      	str	r2, [sp, #88]	; 0x58
    31aa:	e9d3 0100 	ldrd	r0, r1, [r3]
				size = sizeof(long double);
    31ae:	e7e1      	b.n	3174 <cbvprintf_package+0x16c>
					return -ENOSPC;
    31b0:	f06f 001b 	mvn.w	r0, #27
    31b4:	e1c8      	b.n	3548 <cbvprintf_package+0x540>
					*(long double *)buf = v.ld;
    31b6:	e9c2 0100 	strd	r0, r1, [r2]
    31ba:	e7e8      	b.n	318e <cbvprintf_package+0x186>
			parsing = false;
    31bc:	2600      	movs	r6, #0
			align = VA_STACK_ALIGN(void *);
    31be:	f04f 0804 	mov.w	r8, #4
			size = sizeof(void *);
    31c2:	46c1      	mov	r9, r8
    31c4:	e796      	b.n	30f4 <cbvprintf_package+0xec>
			s = va_arg(ap, char *);
    31c6:	9b16      	ldr	r3, [sp, #88]	; 0x58
    31c8:	1d1a      	adds	r2, r3, #4
    31ca:	9216      	str	r2, [sp, #88]	; 0x58
    31cc:	681b      	ldr	r3, [r3, #0]
    31ce:	9303      	str	r3, [sp, #12]
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    31d0:	9a07      	ldr	r2, [sp, #28]
	while (*++fmt != '\0') {
    31d2:	4665      	mov	r5, ip
    31d4:	e740      	b.n	3058 <cbvprintf_package+0x50>
#else
	#define RO_START 0
	#define RO_END 0
#endif

	return (((const char *)addr >= (const char *)RO_START) &&
    31d6:	4bbb      	ldr	r3, [pc, #748]	; (34c4 <cbvprintf_package+0x4bc>)
    31d8:	9a03      	ldr	r2, [sp, #12]
    31da:	429a      	cmp	r2, r3
    31dc:	d304      	bcc.n	31e8 <cbvprintf_package+0x1e0>
    31de:	4bba      	ldr	r3, [pc, #744]	; (34c8 <cbvprintf_package+0x4c0>)
    31e0:	429a      	cmp	r2, r3
    31e2:	d30a      	bcc.n	31fa <cbvprintf_package+0x1f2>
    31e4:	2300      	movs	r3, #0
    31e6:	e000      	b.n	31ea <cbvprintf_package+0x1e2>
    31e8:	2300      	movs	r3, #0
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    31ea:	2b00      	cmp	r3, #0
    31ec:	f47f af3c 	bne.w	3068 <cbvprintf_package+0x60>
			bool do_ro = !!(flags & CBPRINTF_PACKAGE_ADD_RO_STR_POS);
    31f0:	9b05      	ldr	r3, [sp, #20]
    31f2:	f003 0202 	and.w	r2, r3, #2
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    31f6:	2000      	movs	r0, #0
    31f8:	e73b      	b.n	3072 <cbvprintf_package+0x6a>
    31fa:	2301      	movs	r3, #1
    31fc:	e7f5      	b.n	31ea <cbvprintf_package+0x1e2>
					__ASSERT(false, "String with too many arguments");
    31fe:	4cb3      	ldr	r4, [pc, #716]	; (34cc <cbvprintf_package+0x4c4>)
    3200:	f44f 73f8 	mov.w	r3, #496	; 0x1f0
    3204:	4622      	mov	r2, r4
    3206:	49b2      	ldr	r1, [pc, #712]	; (34d0 <cbvprintf_package+0x4c8>)
    3208:	48b2      	ldr	r0, [pc, #712]	; (34d4 <cbvprintf_package+0x4cc>)
    320a:	f00b f85e 	bl	e2ca <assert_print>
    320e:	48b2      	ldr	r0, [pc, #712]	; (34d8 <cbvprintf_package+0x4d0>)
    3210:	f00b f85b 	bl	e2ca <assert_print>
    3214:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
    3218:	4620      	mov	r0, r4
    321a:	f00b f84f 	bl	e2bc <assert_post_action>
					return -EINVAL;
    321e:	f06f 0015 	mvn.w	r0, #21
    3222:	e191      	b.n	3548 <cbvprintf_package+0x540>
					__ASSERT(false, "str_ptr_pos[] too small");
    3224:	4ca9      	ldr	r4, [pc, #676]	; (34cc <cbvprintf_package+0x4c4>)
    3226:	f240 13f5 	movw	r3, #501	; 0x1f5
    322a:	4622      	mov	r2, r4
    322c:	49a8      	ldr	r1, [pc, #672]	; (34d0 <cbvprintf_package+0x4c8>)
    322e:	48a9      	ldr	r0, [pc, #676]	; (34d4 <cbvprintf_package+0x4cc>)
    3230:	f00b f84b 	bl	e2ca <assert_print>
    3234:	48a9      	ldr	r0, [pc, #676]	; (34dc <cbvprintf_package+0x4d4>)
    3236:	f00b f848 	bl	e2ca <assert_print>
    323a:	f240 11f5 	movw	r1, #501	; 0x1f5
    323e:	4620      	mov	r0, r4
    3240:	f00b f83c 	bl	e2bc <assert_post_action>
					return -EINVAL;
    3244:	f06f 0015 	mvn.w	r0, #21
    3248:	e17e      	b.n	3548 <cbvprintf_package+0x540>
						s_rw_cnt++;
    324a:	9b06      	ldr	r3, [sp, #24]
    324c:	3301      	adds	r3, #1
    324e:	9306      	str	r3, [sp, #24]
    3250:	e72e      	b.n	30b0 <cbvprintf_package+0xa8>
				} else if (is_ro || rws_pos_en) {
    3252:	b908      	cbnz	r0, 3258 <cbvprintf_package+0x250>
    3254:	9b01      	ldr	r3, [sp, #4]
    3256:	b113      	cbz	r3, 325e <cbvprintf_package+0x256>
					len += 1;
    3258:	f10a 0a01 	add.w	sl, sl, #1
    325c:	e728      	b.n	30b0 <cbvprintf_package+0xa8>
					len += strlen(s) + 1 + 1;
    325e:	9803      	ldr	r0, [sp, #12]
    3260:	f7fd fdef 	bl	e42 <strlen>
    3264:	1c83      	adds	r3, r0, #2
    3266:	449a      	add	sl, r3
    3268:	e722      	b.n	30b0 <cbvprintf_package+0xa8>
			int v = va_arg(ap, int);
    326a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    326c:	1d19      	adds	r1, r3, #4
    326e:	9116      	str	r1, [sp, #88]	; 0x58
    3270:	681b      	ldr	r3, [r3, #0]
			if (buf0 != NULL) {
    3272:	b107      	cbz	r7, 3276 <cbvprintf_package+0x26e>
				*(int *)buf = v;
    3274:	6013      	str	r3, [r2, #0]
			buf += sizeof(int);
    3276:	1d14      	adds	r4, r2, #4
    3278:	e014      	b.n	32a4 <cbvprintf_package+0x29c>
		} else {
			__ASSERT(false, "unexpected size %u", size);
    327a:	4c94      	ldr	r4, [pc, #592]	; (34cc <cbvprintf_package+0x4c4>)
    327c:	f240 2331 	movw	r3, #561	; 0x231
    3280:	4622      	mov	r2, r4
    3282:	4993      	ldr	r1, [pc, #588]	; (34d0 <cbvprintf_package+0x4c8>)
    3284:	4893      	ldr	r0, [pc, #588]	; (34d4 <cbvprintf_package+0x4cc>)
    3286:	f00b f820 	bl	e2ca <assert_print>
    328a:	4649      	mov	r1, r9
    328c:	4894      	ldr	r0, [pc, #592]	; (34e0 <cbvprintf_package+0x4d8>)
    328e:	f00b f81c 	bl	e2ca <assert_print>
    3292:	f240 2131 	movw	r1, #561	; 0x231
    3296:	4620      	mov	r0, r4
    3298:	f00b f810 	bl	e2bc <assert_post_action>
			return -EINVAL;
    329c:	f06f 0015 	mvn.w	r0, #21
    32a0:	e152      	b.n	3548 <cbvprintf_package+0x540>
		switch (*fmt) {
    32a2:	2600      	movs	r6, #0
    32a4:	4665      	mov	r5, ip
	while (*++fmt != '\0') {
    32a6:	f105 0c01 	add.w	ip, r5, #1
    32aa:	786b      	ldrb	r3, [r5, #1]
    32ac:	2b00      	cmp	r3, #0
    32ae:	f000 80c1 	beq.w	3434 <cbvprintf_package+0x42c>
		if (!parsing) {
    32b2:	2e00      	cmp	r6, #0
    32b4:	f43f af06 	beq.w	30c4 <cbvprintf_package+0xbc>
		switch (*fmt) {
    32b8:	f1a3 0120 	sub.w	r1, r3, #32
    32bc:	295a      	cmp	r1, #90	; 0x5a
    32be:	d8f0      	bhi.n	32a2 <cbvprintf_package+0x29a>
    32c0:	a201      	add	r2, pc, #4	; (adr r2, 32c8 <cbvprintf_package+0x2c0>)
    32c2:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
    32c6:	bf00      	nop
    32c8:	000032a5 	.word	0x000032a5
    32cc:	000032a3 	.word	0x000032a3
    32d0:	000032a3 	.word	0x000032a3
    32d4:	000032a5 	.word	0x000032a5
    32d8:	000032a3 	.word	0x000032a3
    32dc:	000032a3 	.word	0x000032a3
    32e0:	000032a3 	.word	0x000032a3
    32e4:	000032a3 	.word	0x000032a3
    32e8:	000032a3 	.word	0x000032a3
    32ec:	000032a3 	.word	0x000032a3
    32f0:	000030f5 	.word	0x000030f5
    32f4:	000032a5 	.word	0x000032a5
    32f8:	000032a3 	.word	0x000032a3
    32fc:	000032a5 	.word	0x000032a5
    3300:	000032a5 	.word	0x000032a5
    3304:	000032a3 	.word	0x000032a3
    3308:	000032a5 	.word	0x000032a5
    330c:	000032a5 	.word	0x000032a5
    3310:	000032a5 	.word	0x000032a5
    3314:	000032a5 	.word	0x000032a5
    3318:	000032a5 	.word	0x000032a5
    331c:	000032a5 	.word	0x000032a5
    3320:	000032a5 	.word	0x000032a5
    3324:	000032a5 	.word	0x000032a5
    3328:	000032a5 	.word	0x000032a5
    332c:	000032a5 	.word	0x000032a5
    3330:	000032a3 	.word	0x000032a3
    3334:	000032a3 	.word	0x000032a3
    3338:	000032a3 	.word	0x000032a3
    333c:	000032a3 	.word	0x000032a3
    3340:	000032a3 	.word	0x000032a3
    3344:	000032a3 	.word	0x000032a3
    3348:	000032a3 	.word	0x000032a3
    334c:	0000315d 	.word	0x0000315d
    3350:	000032a3 	.word	0x000032a3
    3354:	000032a3 	.word	0x000032a3
    3358:	000032a3 	.word	0x000032a3
    335c:	0000315d 	.word	0x0000315d
    3360:	0000315d 	.word	0x0000315d
    3364:	0000315d 	.word	0x0000315d
    3368:	000032a3 	.word	0x000032a3
    336c:	000032a3 	.word	0x000032a3
    3370:	000032a3 	.word	0x000032a3
    3374:	000032a3 	.word	0x000032a3
    3378:	000032a5 	.word	0x000032a5
    337c:	000032a3 	.word	0x000032a3
    3380:	000032a3 	.word	0x000032a3
    3384:	000032a3 	.word	0x000032a3
    3388:	000032a3 	.word	0x000032a3
    338c:	000032a3 	.word	0x000032a3
    3390:	000032a3 	.word	0x000032a3
    3394:	000032a3 	.word	0x000032a3
    3398:	000032a3 	.word	0x000032a3
    339c:	000032a3 	.word	0x000032a3
    33a0:	000032a3 	.word	0x000032a3
    33a4:	000032a3 	.word	0x000032a3
    33a8:	000030ed 	.word	0x000030ed
    33ac:	000032a3 	.word	0x000032a3
    33b0:	000032a3 	.word	0x000032a3
    33b4:	000032a3 	.word	0x000032a3
    33b8:	000032a3 	.word	0x000032a3
    33bc:	000032a3 	.word	0x000032a3
    33c0:	000032a3 	.word	0x000032a3
    33c4:	000032a3 	.word	0x000032a3
    33c8:	000032a3 	.word	0x000032a3
    33cc:	0000315d 	.word	0x0000315d
    33d0:	000032a3 	.word	0x000032a3
    33d4:	000030ed 	.word	0x000030ed
    33d8:	000030ed 	.word	0x000030ed
    33dc:	0000315d 	.word	0x0000315d
    33e0:	0000315d 	.word	0x0000315d
    33e4:	0000315d 	.word	0x0000315d
    33e8:	000032a5 	.word	0x000032a5
    33ec:	000030ed 	.word	0x000030ed
    33f0:	000030d5 	.word	0x000030d5
    33f4:	000032a3 	.word	0x000032a3
    33f8:	000032a5 	.word	0x000032a5
    33fc:	000032a3 	.word	0x000032a3
    3400:	000031bd 	.word	0x000031bd
    3404:	000030ed 	.word	0x000030ed
    3408:	000031bd 	.word	0x000031bd
    340c:	000032a3 	.word	0x000032a3
    3410:	000032a3 	.word	0x000032a3
    3414:	000031bd 	.word	0x000031bd
    3418:	000030e5 	.word	0x000030e5
    341c:	000030ed 	.word	0x000030ed
    3420:	000032a3 	.word	0x000032a3
    3424:	000032a3 	.word	0x000032a3
    3428:	000030ed 	.word	0x000030ed
    342c:	000032a3 	.word	0x000032a3
    3430:	000030dd 	.word	0x000030dd
	 * We remember the size of the argument list as a multiple of
	 * sizeof(int) and limit it to a 8-bit field. That means 1020 bytes
	 * worth of va_list, or about 127 arguments on a 64-bit system
	 * (twice that on 32-bit systems). That ought to be good enough.
	 */
	if (BUF_OFFSET / sizeof(int) > 255) {
    3434:	1be3      	subs	r3, r4, r7
    3436:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    343a:	d211      	bcs.n	3460 <cbvprintf_package+0x458>

	/*
	 * If all we wanted was to count required buffer size
	 * then we have it now.
	 */
	if (buf0 == NULL) {
    343c:	b31f      	cbz	r7, 3486 <cbvprintf_package+0x47e>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
	}

	/* Clear our buffer header. We made room for it initially. */
	*(char **)buf0 = NULL;
    343e:	2200      	movs	r2, #0
    3440:	603a      	str	r2, [r7, #0]

	/* Record end of argument list. */
	buf0[0] = BUF_OFFSET / sizeof(int);
    3442:	089b      	lsrs	r3, r3, #2
    3444:	703b      	strb	r3, [r7, #0]

	if (rws_pos_en) {
    3446:	9b01      	ldr	r3, [sp, #4]
    3448:	b30b      	cbz	r3, 348e <cbvprintf_package+0x486>
		/* Strings are appended, update location counter. */
		buf0[1] = 0;
		buf0[3] = s_rw_cnt;
    344a:	9b06      	ldr	r3, [sp, #24]
    344c:	70fb      	strb	r3, [r7, #3]
		/* Strings are appended, update append counter. */
		buf0[1] = s_rw_cnt;
		buf0[3] = 0;
	}

	buf0[2] = s_ro_cnt;
    344e:	9b04      	ldr	r3, [sp, #16]
    3450:	70bb      	strb	r3, [r7, #2]

	/* Store strings pointer locations of read only strings. */
	if (s_ro_cnt) {
    3452:	bbab      	cbnz	r3, 34c0 <cbvprintf_package+0x4b8>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
			continue;
		}

		if (rws_pos_en) {
			size = 0;
    3454:	9d02      	ldr	r5, [sp, #8]
    3456:	f8dd 9010 	ldr.w	r9, [sp, #16]
    345a:	f8dd 800c 	ldr.w	r8, [sp, #12]
    345e:	e058      	b.n	3512 <cbvprintf_package+0x50a>
		__ASSERT(false, "too many format args");
    3460:	4c1a      	ldr	r4, [pc, #104]	; (34cc <cbvprintf_package+0x4c4>)
    3462:	f240 233d 	movw	r3, #573	; 0x23d
    3466:	4622      	mov	r2, r4
    3468:	4919      	ldr	r1, [pc, #100]	; (34d0 <cbvprintf_package+0x4c8>)
    346a:	481a      	ldr	r0, [pc, #104]	; (34d4 <cbvprintf_package+0x4cc>)
    346c:	f00a ff2d 	bl	e2ca <assert_print>
    3470:	481c      	ldr	r0, [pc, #112]	; (34e4 <cbvprintf_package+0x4dc>)
    3472:	f00a ff2a 	bl	e2ca <assert_print>
    3476:	f240 213d 	movw	r1, #573	; 0x23d
    347a:	4620      	mov	r0, r4
    347c:	f00a ff1e 	bl	e2bc <assert_post_action>
		return -EINVAL;
    3480:	f06f 0015 	mvn.w	r0, #21
    3484:	e060      	b.n	3548 <cbvprintf_package+0x540>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
    3486:	4453      	add	r3, sl
    3488:	f1a3 0008 	sub.w	r0, r3, #8
    348c:	e05c      	b.n	3548 <cbvprintf_package+0x540>
		buf0[1] = s_rw_cnt;
    348e:	9b06      	ldr	r3, [sp, #24]
    3490:	707b      	strb	r3, [r7, #1]
		buf0[3] = 0;
    3492:	e7dc      	b.n	344e <cbvprintf_package+0x446>
			*buf++ = pos;
    3494:	f804 1b01 	strb.w	r1, [r4], #1
		for (i = 0; i < s_idx; i++) {
    3498:	3301      	adds	r3, #1
    349a:	459b      	cmp	fp, r3
    349c:	d9da      	bls.n	3454 <cbvprintf_package+0x44c>
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
    349e:	aa0c      	add	r2, sp, #48	; 0x30
    34a0:	441a      	add	r2, r3
    34a2:	f812 1c10 	ldrb.w	r1, [r2, #-16]
    34a6:	f912 2c10 	ldrsb.w	r2, [r2, #-16]
    34aa:	2a00      	cmp	r2, #0
    34ac:	daf4      	bge.n	3498 <cbvprintf_package+0x490>
			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
    34ae:	f001 017f 	and.w	r1, r1, #127	; 0x7f
			if (BUF_OFFSET + 1 > len) {
    34b2:	1be2      	subs	r2, r4, r7
    34b4:	3201      	adds	r2, #1
    34b6:	4592      	cmp	sl, r2
    34b8:	d2ec      	bcs.n	3494 <cbvprintf_package+0x48c>
				return -ENOSPC;
    34ba:	f06f 001b 	mvn.w	r0, #27
    34be:	e043      	b.n	3548 <cbvprintf_package+0x540>
		for (i = 0; i < s_idx; i++) {
    34c0:	9b02      	ldr	r3, [sp, #8]
    34c2:	e7ea      	b.n	349a <cbvprintf_package+0x492>
    34c4:	0000f708 	.word	0x0000f708
    34c8:	00011d1c 	.word	0x00011d1c
    34cc:	0000fd10 	.word	0x0000fd10
    34d0:	00010414 	.word	0x00010414
    34d4:	0000fd58 	.word	0x0000fd58
    34d8:	0000fd78 	.word	0x0000fd78
    34dc:	0000fd9c 	.word	0x0000fd9c
    34e0:	0000fdb8 	.word	0x0000fdb8
    34e4:	0000fdd0 	.word	0x0000fdd0
		if (rws_pos_en) {
    34e8:	9b01      	ldr	r3, [sp, #4]
    34ea:	b1f3      	cbz	r3, 352a <cbvprintf_package+0x522>
			size = 0;
    34ec:	9e02      	ldr	r6, [sp, #8]
			/* find the string length including terminating '\0' */
			size = strlen(s) + 1;
		}

		/* make sure it fits */
		if (BUF_OFFSET + 1 + size > len) {
    34ee:	1be3      	subs	r3, r4, r7
    34f0:	4433      	add	r3, r6
    34f2:	3301      	adds	r3, #1
    34f4:	459a      	cmp	sl, r3
    34f6:	d333      	bcc.n	3560 <cbvprintf_package+0x558>
			return -ENOSPC;
		}
		/* store the pointer position prefix */
		*buf++ = str_ptr_pos[i];
    34f8:	ab0c      	add	r3, sp, #48	; 0x30
    34fa:	442b      	add	r3, r5
    34fc:	f813 3c10 	ldrb.w	r3, [r3, #-16]
    3500:	f804 3b01 	strb.w	r3, [r4], #1
__ ## fun ## _ichk(type1 __restrict dst, type2 __restrict src) { \
	return __builtin___ ## fun ## _chk(dst, src, __ssp_bos0(dst)); \
}

__BEGIN_DECLS
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    3504:	4632      	mov	r2, r6
    3506:	4641      	mov	r1, r8
    3508:	4620      	mov	r0, r4
    350a:	f00b fde3 	bl	f0d4 <memcpy>
		/* copy the string with its terminating '\0' */
		memcpy(buf, s, size);
		buf += size;
    350e:	4434      	add	r4, r6
	for (i = 0; i < s_idx; i++) {
    3510:	3501      	adds	r5, #1
    3512:	45ab      	cmp	fp, r5
    3514:	d917      	bls.n	3546 <cbvprintf_package+0x53e>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
    3516:	f1b9 0f00 	cmp.w	r9, #0
    351a:	d0e5      	beq.n	34e8 <cbvprintf_package+0x4e0>
    351c:	ab0c      	add	r3, sp, #48	; 0x30
    351e:	442b      	add	r3, r5
    3520:	f913 3c10 	ldrsb.w	r3, [r3, #-16]
    3524:	2b00      	cmp	r3, #0
    3526:	dadf      	bge.n	34e8 <cbvprintf_package+0x4e0>
    3528:	e7f2      	b.n	3510 <cbvprintf_package+0x508>
			s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
    352a:	ab0c      	add	r3, sp, #48	; 0x30
    352c:	442b      	add	r3, r5
    352e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
    3532:	f857 8023 	ldr.w	r8, [r7, r3, lsl #2]
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
    3536:	2200      	movs	r2, #0
    3538:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
			size = strlen(s) + 1;
    353c:	4640      	mov	r0, r8
    353e:	f7fd fc80 	bl	e42 <strlen>
    3542:	1c46      	adds	r6, r0, #1
    3544:	e7d3      	b.n	34ee <cbvprintf_package+0x4e6>
	/*
	 * TODO: remove pointers for appended strings since they're useless.
	 * TODO: explore leveraging same mechanism to remove alignment padding
	 */

	return BUF_OFFSET;
    3546:	1be0      	subs	r0, r4, r7

#undef BUF_OFFSET
#undef STR_POS_RO_FLAG
#undef STR_POS_MASK
}
    3548:	b00d      	add	sp, #52	; 0x34
    354a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return -EFAULT;
    354e:	f06f 000d 	mvn.w	r0, #13
    3552:	e7f9      	b.n	3548 <cbvprintf_package+0x540>
		return -ENOSPC;
    3554:	f06f 001b 	mvn.w	r0, #27
    3558:	e7f6      	b.n	3548 <cbvprintf_package+0x540>
			return -ENOSPC;
    355a:	f06f 001b 	mvn.w	r0, #27
    355e:	e7f3      	b.n	3548 <cbvprintf_package+0x540>
			return -ENOSPC;
    3560:	f06f 001b 	mvn.w	r0, #27
    3564:	e7f0      	b.n	3548 <cbvprintf_package+0x540>
    3566:	bf00      	nop

00003568 <sys_notify_finalize>:
	return rv;
}

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    3568:	b538      	push	{r3, r4, r5, lr}
    356a:	4604      	mov	r4, r0
};

/** @internal */
static inline uint32_t sys_notify_get_method(const struct sys_notify *notify)
{
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    356c:	6843      	ldr	r3, [r0, #4]

	return method & SYS_NOTIFY_METHOD_MASK;
    356e:	f003 0303 	and.w	r3, r3, #3
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    3572:	6081      	str	r1, [r0, #8]
	switch (method) {
    3574:	2b02      	cmp	r3, #2
    3576:	d903      	bls.n	3580 <sys_notify_finalize+0x18>
    3578:	2b03      	cmp	r3, #3
    357a:	d102      	bne.n	3582 <sys_notify_finalize+0x1a>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    357c:	6800      	ldr	r0, [r0, #0]
		break;
    357e:	e00e      	b.n	359e <sys_notify_finalize+0x36>
	switch (method) {
    3580:	b963      	cbnz	r3, 359c <sys_notify_finalize+0x34>
	case SYS_NOTIFY_METHOD_SIGNAL:
		sig = notify->method.signal;
		break;
	default:
		__ASSERT_NO_MSG(false);
    3582:	4d08      	ldr	r5, [pc, #32]	; (35a4 <sys_notify_finalize+0x3c>)
    3584:	2345      	movs	r3, #69	; 0x45
    3586:	462a      	mov	r2, r5
    3588:	4907      	ldr	r1, [pc, #28]	; (35a8 <sys_notify_finalize+0x40>)
    358a:	4808      	ldr	r0, [pc, #32]	; (35ac <sys_notify_finalize+0x44>)
    358c:	f00a fe9d 	bl	e2ca <assert_print>
    3590:	2145      	movs	r1, #69	; 0x45
    3592:	4628      	mov	r0, r5
    3594:	f00a fe92 	bl	e2bc <assert_post_action>
	sys_notify_generic_callback rv = NULL;
    3598:	2000      	movs	r0, #0
    359a:	e000      	b.n	359e <sys_notify_finalize+0x36>
	switch (method) {
    359c:	2000      	movs	r0, #0
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    359e:	2300      	movs	r3, #0
    35a0:	6063      	str	r3, [r4, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    35a2:	bd38      	pop	{r3, r4, r5, pc}
    35a4:	0000fde8 	.word	0x0000fde8
    35a8:	00010414 	.word	0x00010414
    35ac:	0000fd58 	.word	0x0000fd58

000035b0 <__printk_hook_install>:
 * routine that outputs one ASCII character at a time.
 * @param fn putc routine to install
 */
void __printk_hook_install(int (*fn)(int))
{
	_char_out = fn;
    35b0:	4b01      	ldr	r3, [pc, #4]	; (35b8 <__printk_hook_install+0x8>)
    35b2:	6018      	str	r0, [r3, #0]
}
    35b4:	4770      	bx	lr
    35b6:	bf00      	nop
    35b8:	20004000 	.word	0x20004000

000035bc <process_complete>:
 * from the manager to the output list for notification.
 */
static void process_complete(struct onoff_manager *mgr,
			     sys_slist_t *clients,
			     int res)
{
    35bc:	b538      	push	{r3, r4, r5, lr}
    35be:	4604      	mov	r4, r0
    35c0:	468c      	mov	ip, r1
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    35c2:	8b83      	ldrh	r3, [r0, #28]

	if (res < 0) {
    35c4:	2a00      	cmp	r2, #0
    35c6:	db14      	blt.n	35f2 <process_complete+0x36>
    35c8:	f003 0307 	and.w	r3, r3, #7
		/* Enter ERROR state and notify all clients. */
		*clients = mgr->clients;
		sys_slist_init(&mgr->clients);
		set_state(mgr, ONOFF_STATE_ERROR);
	} else if ((state == ONOFF_STATE_TO_ON)
		   || (state == ONOFF_STATE_RESETTING)) {
    35cc:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    35ce:	2a01      	cmp	r2, #1
    35d0:	d91b      	bls.n	360a <process_complete+0x4e>
			set_state(mgr, ONOFF_STATE_OFF);
		}
		if (process_recheck(mgr) != EVT_NOP) {
			mgr->flags |= ONOFF_FLAG_RECHECK;
		}
	} else if (state == ONOFF_STATE_TO_OFF) {
    35d2:	2b04      	cmp	r3, #4
    35d4:	d050      	beq.n	3678 <process_complete+0xbc>
		set_state(mgr, ONOFF_STATE_OFF);
		if (process_recheck(mgr) != EVT_NOP) {
			mgr->flags |= ONOFF_FLAG_RECHECK;
		}
	} else {
		__ASSERT_NO_MSG(false);
    35d6:	4c2f      	ldr	r4, [pc, #188]	; (3694 <process_complete+0xd8>)
    35d8:	f240 131b 	movw	r3, #283	; 0x11b
    35dc:	4622      	mov	r2, r4
    35de:	492e      	ldr	r1, [pc, #184]	; (3698 <process_complete+0xdc>)
    35e0:	482e      	ldr	r0, [pc, #184]	; (369c <process_complete+0xe0>)
    35e2:	f00a fe72 	bl	e2ca <assert_print>
    35e6:	f240 111b 	movw	r1, #283	; 0x11b
    35ea:	4620      	mov	r0, r4
    35ec:	f00a fe66 	bl	e2bc <assert_post_action>
	}
}
    35f0:	bd38      	pop	{r3, r4, r5, pc}
		*clients = mgr->clients;
    35f2:	e9d0 0100 	ldrd	r0, r1, [r0]
    35f6:	e88c 0003 	stmia.w	ip, {r0, r1}
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    35fa:	2300      	movs	r3, #0
    35fc:	6023      	str	r3, [r4, #0]
	list->tail = NULL;
    35fe:	6063      	str	r3, [r4, #4]
		set_state(mgr, ONOFF_STATE_ERROR);
    3600:	2101      	movs	r1, #1
    3602:	4620      	mov	r0, r4
    3604:	f00a fd66 	bl	e0d4 <set_state>
    3608:	e7f2      	b.n	35f0 <process_complete+0x34>
		*clients = mgr->clients;
    360a:	e9d0 0100 	ldrd	r0, r1, [r0]
    360e:	e88c 0003 	stmia.w	ip, {r0, r1}
	list->head = NULL;
    3612:	2200      	movs	r2, #0
    3614:	6022      	str	r2, [r4, #0]
	list->tail = NULL;
    3616:	6062      	str	r2, [r4, #4]
		if (state == ONOFF_STATE_TO_ON) {
    3618:	2b06      	cmp	r3, #6
    361a:	d00f      	beq.n	363c <process_complete+0x80>
			__ASSERT_NO_MSG(state == ONOFF_STATE_RESETTING);
    361c:	2b05      	cmp	r3, #5
    361e:	d11d      	bne.n	365c <process_complete+0xa0>
			set_state(mgr, ONOFF_STATE_OFF);
    3620:	2100      	movs	r1, #0
    3622:	4620      	mov	r0, r4
    3624:	f00a fd56 	bl	e0d4 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    3628:	4620      	mov	r0, r4
    362a:	f00a fd7a 	bl	e122 <process_recheck>
    362e:	2800      	cmp	r0, #0
    3630:	d0de      	beq.n	35f0 <process_complete+0x34>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    3632:	8ba3      	ldrh	r3, [r4, #28]
    3634:	f043 0320 	orr.w	r3, r3, #32
    3638:	83a3      	strh	r3, [r4, #28]
    363a:	e7d9      	b.n	35f0 <process_complete+0x34>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    363c:	f8dc 3000 	ldr.w	r3, [ip]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    3640:	b13b      	cbz	r3, 3652 <process_complete+0x96>
				mgr->refs += 1U;
    3642:	8be2      	ldrh	r2, [r4, #30]
    3644:	3201      	adds	r2, #1
    3646:	83e2      	strh	r2, [r4, #30]
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
    3648:	2b00      	cmp	r3, #0
    364a:	d0f9      	beq.n	3640 <process_complete+0x84>
	return node->next;
    364c:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    364e:	2b00      	cmp	r3, #0
    3650:	d1f6      	bne.n	3640 <process_complete+0x84>
			set_state(mgr, ONOFF_STATE_ON);
    3652:	2102      	movs	r1, #2
    3654:	4620      	mov	r0, r4
    3656:	f00a fd3d 	bl	e0d4 <set_state>
    365a:	e7e5      	b.n	3628 <process_complete+0x6c>
			__ASSERT_NO_MSG(state == ONOFF_STATE_RESETTING);
    365c:	4d0d      	ldr	r5, [pc, #52]	; (3694 <process_complete+0xd8>)
    365e:	f240 1309 	movw	r3, #265	; 0x109
    3662:	462a      	mov	r2, r5
    3664:	490e      	ldr	r1, [pc, #56]	; (36a0 <process_complete+0xe4>)
    3666:	480d      	ldr	r0, [pc, #52]	; (369c <process_complete+0xe0>)
    3668:	f00a fe2f 	bl	e2ca <assert_print>
    366c:	f240 1109 	movw	r1, #265	; 0x109
    3670:	4628      	mov	r0, r5
    3672:	f00a fe23 	bl	e2bc <assert_post_action>
    3676:	e7d3      	b.n	3620 <process_complete+0x64>
		set_state(mgr, ONOFF_STATE_OFF);
    3678:	2100      	movs	r1, #0
    367a:	f00a fd2b 	bl	e0d4 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    367e:	4620      	mov	r0, r4
    3680:	f00a fd4f 	bl	e122 <process_recheck>
    3684:	2800      	cmp	r0, #0
    3686:	d0b3      	beq.n	35f0 <process_complete+0x34>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    3688:	8ba3      	ldrh	r3, [r4, #28]
    368a:	f043 0320 	orr.w	r3, r3, #32
    368e:	83a3      	strh	r3, [r4, #28]
    3690:	e7ae      	b.n	35f0 <process_complete+0x34>
    3692:	bf00      	nop
    3694:	0000fe0c 	.word	0x0000fe0c
    3698:	00010414 	.word	0x00010414
    369c:	0000fd58 	.word	0x0000fd58
    36a0:	0000fe30 	.word	0x0000fe30

000036a4 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    36a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    36a8:	b083      	sub	sp, #12
    36aa:	4604      	mov	r4, r0
    36ac:	4616      	mov	r6, r2
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    36ae:	8b83      	ldrh	r3, [r0, #28]
    36b0:	f003 0707 	and.w	r7, r3, #7
	int res = 0;
	bool processing = ((mgr->flags & ONOFF_FLAG_PROCESSING) != 0);
    36b4:	f003 0808 	and.w	r8, r3, #8

	__ASSERT_NO_MSG(evt != EVT_NOP);
    36b8:	460d      	mov	r5, r1
    36ba:	b131      	cbz	r1, 36ca <process_event+0x26>

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    36bc:	f1b8 0f00 	cmp.w	r8, #0
    36c0:	d112      	bne.n	36e8 <process_event+0x44>
	list->head = NULL;
    36c2:	2300      	movs	r3, #0
    36c4:	9300      	str	r3, [sp, #0]
	list->tail = NULL;
    36c6:	9301      	str	r3, [sp, #4]
}
    36c8:	e0aa      	b.n	3820 <process_event+0x17c>
	__ASSERT_NO_MSG(evt != EVT_NOP);
    36ca:	f8df 92e0 	ldr.w	r9, [pc, #736]	; 39ac <process_event+0x308>
    36ce:	f240 1333 	movw	r3, #307	; 0x133
    36d2:	464a      	mov	r2, r9
    36d4:	49b6      	ldr	r1, [pc, #728]	; (39b0 <process_event+0x30c>)
    36d6:	48b7      	ldr	r0, [pc, #732]	; (39b4 <process_event+0x310>)
    36d8:	f00a fdf7 	bl	e2ca <assert_print>
    36dc:	f240 1133 	movw	r1, #307	; 0x133
    36e0:	4648      	mov	r0, r9
    36e2:	f00a fdeb 	bl	e2bc <assert_post_action>
    36e6:	e7e9      	b.n	36bc <process_event+0x18>
		if (evt == EVT_COMPLETE) {
    36e8:	2d01      	cmp	r5, #1
    36ea:	d013      	beq.n	3714 <process_event+0x70>
			mgr->flags |= ONOFF_FLAG_COMPLETE;
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);
    36ec:	2d02      	cmp	r5, #2
    36ee:	d116      	bne.n	371e <process_event+0x7a>

			mgr->flags |= ONOFF_FLAG_RECHECK;
    36f0:	8ba3      	ldrh	r3, [r4, #28]
    36f2:	f043 0320 	orr.w	r3, r3, #32
    36f6:	83a3      	strh	r3, [r4, #28]

		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
    36f8:	3414      	adds	r4, #20
static ALWAYS_INLINE void k_spin_unlock(struct k_spinlock *l,
					k_spinlock_key_t key)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    36fa:	4620      	mov	r0, r4
    36fc:	f006 fbba 	bl	9e74 <z_spin_unlock_valid>
    3700:	2800      	cmp	r0, #0
    3702:	f000 819c 	beq.w	3a3e <process_event+0x39a>
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    3706:	f386 8811 	msr	BASEPRI, r6
    370a:	f3bf 8f6f 	isb	sy
}
    370e:	b003      	add	sp, #12
    3710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    3714:	8ba3      	ldrh	r3, [r4, #28]
    3716:	f043 0310 	orr.w	r3, r3, #16
    371a:	83a3      	strh	r3, [r4, #28]
    371c:	e7ec      	b.n	36f8 <process_event+0x54>
			__ASSERT_NO_MSG(evt == EVT_RECHECK);
    371e:	4da3      	ldr	r5, [pc, #652]	; (39ac <process_event+0x308>)
    3720:	f44f 739e 	mov.w	r3, #316	; 0x13c
    3724:	462a      	mov	r2, r5
    3726:	49a4      	ldr	r1, [pc, #656]	; (39b8 <process_event+0x314>)
    3728:	48a2      	ldr	r0, [pc, #648]	; (39b4 <process_event+0x310>)
    372a:	f00a fdce 	bl	e2ca <assert_print>
    372e:	f44f 719e 	mov.w	r1, #316	; 0x13c
    3732:	4628      	mov	r0, r5
    3734:	f00a fdc2 	bl	e2bc <assert_post_action>
    3738:	e7da      	b.n	36f0 <process_event+0x4c>
			evt = process_recheck(mgr);
    373a:	4620      	mov	r0, r4
    373c:	f00a fcf1 	bl	e122 <process_recheck>
    3740:	4605      	mov	r5, r0
    3742:	e06f      	b.n	3824 <process_event+0x180>
			res = mgr->last_res;
    3744:	f8d4 9018 	ldr.w	r9, [r4, #24]
			process_complete(mgr, &clients, res);
    3748:	464a      	mov	r2, r9
    374a:	4669      	mov	r1, sp
    374c:	4620      	mov	r0, r4
    374e:	f7ff ff35 	bl	35bc <process_complete>
		onoff_transition_fn transit = NULL;
    3752:	2500      	movs	r5, #0
    3754:	e011      	b.n	377a <process_event+0xd6>
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
    3756:	2f00      	cmp	r7, #0
    3758:	f040 8081 	bne.w	385e <process_event+0x1ba>
	return list->head;
    375c:	6823      	ldr	r3, [r4, #0]
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    375e:	2b00      	cmp	r3, #0
    3760:	f000 808b 	beq.w	387a <process_event+0x1d6>
			transit = mgr->transitions->start;
    3764:	6923      	ldr	r3, [r4, #16]
    3766:	681d      	ldr	r5, [r3, #0]
			__ASSERT_NO_MSG(transit != NULL);
    3768:	2d00      	cmp	r5, #0
    376a:	f000 8094 	beq.w	3896 <process_event+0x1f2>
			set_state(mgr, ONOFF_STATE_TO_ON);
    376e:	2106      	movs	r1, #6
    3770:	4620      	mov	r0, r4
    3772:	f00a fcaf 	bl	e0d4 <set_state>
		res = 0;
    3776:	f04f 0900 	mov.w	r9, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    377a:	8ba3      	ldrh	r3, [r4, #28]
    377c:	f003 0807 	and.w	r8, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    3780:	45b8      	cmp	r8, r7
    3782:	f000 810b 	beq.w	399c <process_event+0x2f8>
    3786:	68a2      	ldr	r2, [r4, #8]
    3788:	2a00      	cmp	r2, #0
    378a:	f000 8109 	beq.w	39a0 <process_event+0x2fc>
    378e:	2201      	movs	r2, #1
		if (do_monitors
    3790:	4617      	mov	r7, r2
    3792:	b91a      	cbnz	r2, 379c <process_event+0xf8>
    3794:	9a00      	ldr	r2, [sp, #0]
		    || !sys_slist_is_empty(&clients)
    3796:	2a00      	cmp	r2, #0
    3798:	f000 8104 	beq.w	39a4 <process_event+0x300>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    379c:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
    37a0:	83a3      	strh	r3, [r4, #28]
			k_spin_unlock(&mgr->lock, key);
    37a2:	f104 0a14 	add.w	sl, r4, #20
    37a6:	4650      	mov	r0, sl
    37a8:	f006 fb64 	bl	9e74 <z_spin_unlock_valid>
    37ac:	2800      	cmp	r0, #0
    37ae:	f000 8115 	beq.w	39dc <process_event+0x338>
    37b2:	f386 8811 	msr	BASEPRI, r6
    37b6:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    37ba:	2f00      	cmp	r7, #0
    37bc:	f040 811f 	bne.w	39fe <process_event+0x35a>
    37c0:	9b00      	ldr	r3, [sp, #0]
			if (!sys_slist_is_empty(&clients)) {
    37c2:	b12b      	cbz	r3, 37d0 <process_event+0x12c>
				notify_all(mgr, &clients, state, res);
    37c4:	464b      	mov	r3, r9
    37c6:	4642      	mov	r2, r8
    37c8:	4669      	mov	r1, sp
    37ca:	4620      	mov	r0, r4
    37cc:	f00a fceb 	bl	e1a6 <notify_all>
			if (transit != NULL) {
    37d0:	b115      	cbz	r5, 37d8 <process_event+0x134>
				transit(mgr, transition_complete);
    37d2:	497a      	ldr	r1, [pc, #488]	; (39bc <process_event+0x318>)
    37d4:	4620      	mov	r0, r4
    37d6:	47a8      	blx	r5
	__asm__ volatile(
    37d8:	f04f 0320 	mov.w	r3, #32
    37dc:	f3ef 8611 	mrs	r6, BASEPRI
    37e0:	f383 8812 	msr	BASEPRI_MAX, r3
    37e4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    37e8:	4650      	mov	r0, sl
    37ea:	f006 fb33 	bl	9e54 <z_spin_lock_valid>
    37ee:	2800      	cmp	r0, #0
    37f0:	f000 810b 	beq.w	3a0a <process_event+0x366>
	z_spin_lock_set_owner(l);
    37f4:	4650      	mov	r0, sl
    37f6:	f006 fb4d 	bl	9e94 <z_spin_lock_set_owner>
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    37fa:	8ba3      	ldrh	r3, [r4, #28]
    37fc:	f023 0308 	bic.w	r3, r3, #8
    3800:	83a3      	strh	r3, [r4, #28]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    3802:	8ba3      	ldrh	r3, [r4, #28]
    3804:	f013 0f10 	tst.w	r3, #16
    3808:	f000 810f 	beq.w	3a2a <process_event+0x386>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    380c:	f023 0310 	bic.w	r3, r3, #16
    3810:	83a3      	strh	r3, [r4, #28]
			evt = EVT_COMPLETE;
    3812:	2501      	movs	r5, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    3814:	8ba7      	ldrh	r7, [r4, #28]
    3816:	f007 0707 	and.w	r7, r7, #7
	} while (evt != EVT_NOP);
    381a:	2d00      	cmp	r5, #0
    381c:	f43f af6c 	beq.w	36f8 <process_event+0x54>
		if (evt == EVT_RECHECK) {
    3820:	2d02      	cmp	r5, #2
    3822:	d08a      	beq.n	373a <process_event+0x96>
		if (evt == EVT_NOP) {
    3824:	2d00      	cmp	r5, #0
    3826:	f43f af67 	beq.w	36f8 <process_event+0x54>
		if (evt == EVT_COMPLETE) {
    382a:	2d01      	cmp	r5, #1
    382c:	d08a      	beq.n	3744 <process_event+0xa0>
		} else if (evt == EVT_START) {
    382e:	2d03      	cmp	r5, #3
    3830:	d091      	beq.n	3756 <process_event+0xb2>
		} else if (evt == EVT_STOP) {
    3832:	2d04      	cmp	r5, #4
    3834:	d03e      	beq.n	38b4 <process_event+0x210>
		} else if (evt == EVT_RESET) {
    3836:	2d05      	cmp	r5, #5
    3838:	f040 80a0 	bne.w	397c <process_event+0x2d8>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    383c:	2f01      	cmp	r7, #1
    383e:	d172      	bne.n	3926 <process_event+0x282>
    3840:	6823      	ldr	r3, [r4, #0]
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    3842:	2b00      	cmp	r3, #0
    3844:	d07d      	beq.n	3942 <process_event+0x29e>
			transit = mgr->transitions->reset;
    3846:	6923      	ldr	r3, [r4, #16]
    3848:	689d      	ldr	r5, [r3, #8]
			__ASSERT_NO_MSG(transit != NULL);
    384a:	2d00      	cmp	r5, #0
    384c:	f000 8087 	beq.w	395e <process_event+0x2ba>
			set_state(mgr, ONOFF_STATE_RESETTING);
    3850:	2105      	movs	r1, #5
    3852:	4620      	mov	r0, r4
    3854:	f00a fc3e 	bl	e0d4 <set_state>
		res = 0;
    3858:	f04f 0900 	mov.w	r9, #0
    385c:	e78d      	b.n	377a <process_event+0xd6>
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
    385e:	4d53      	ldr	r5, [pc, #332]	; (39ac <process_event+0x308>)
    3860:	f44f 73ab 	mov.w	r3, #342	; 0x156
    3864:	462a      	mov	r2, r5
    3866:	4956      	ldr	r1, [pc, #344]	; (39c0 <process_event+0x31c>)
    3868:	4852      	ldr	r0, [pc, #328]	; (39b4 <process_event+0x310>)
    386a:	f00a fd2e 	bl	e2ca <assert_print>
    386e:	f44f 71ab 	mov.w	r1, #342	; 0x156
    3872:	4628      	mov	r0, r5
    3874:	f00a fd22 	bl	e2bc <assert_post_action>
    3878:	e770      	b.n	375c <process_event+0xb8>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    387a:	4d4c      	ldr	r5, [pc, #304]	; (39ac <process_event+0x308>)
    387c:	f240 1357 	movw	r3, #343	; 0x157
    3880:	462a      	mov	r2, r5
    3882:	4950      	ldr	r1, [pc, #320]	; (39c4 <process_event+0x320>)
    3884:	484b      	ldr	r0, [pc, #300]	; (39b4 <process_event+0x310>)
    3886:	f00a fd20 	bl	e2ca <assert_print>
    388a:	f240 1157 	movw	r1, #343	; 0x157
    388e:	4628      	mov	r0, r5
    3890:	f00a fd14 	bl	e2bc <assert_post_action>
    3894:	e766      	b.n	3764 <process_event+0xc0>
			__ASSERT_NO_MSG(transit != NULL);
    3896:	f8df 8114 	ldr.w	r8, [pc, #276]	; 39ac <process_event+0x308>
    389a:	f44f 73ad 	mov.w	r3, #346	; 0x15a
    389e:	4642      	mov	r2, r8
    38a0:	4949      	ldr	r1, [pc, #292]	; (39c8 <process_event+0x324>)
    38a2:	4844      	ldr	r0, [pc, #272]	; (39b4 <process_event+0x310>)
    38a4:	f00a fd11 	bl	e2ca <assert_print>
    38a8:	f44f 71ad 	mov.w	r1, #346	; 0x15a
    38ac:	4640      	mov	r0, r8
    38ae:	f00a fd05 	bl	e2bc <assert_post_action>
    38b2:	e75c      	b.n	376e <process_event+0xca>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
    38b4:	2f02      	cmp	r7, #2
    38b6:	d10b      	bne.n	38d0 <process_event+0x22c>
			__ASSERT_NO_MSG(mgr->refs == 0);
    38b8:	8be3      	ldrh	r3, [r4, #30]
    38ba:	b9bb      	cbnz	r3, 38ec <process_event+0x248>
			transit = mgr->transitions->stop;
    38bc:	6923      	ldr	r3, [r4, #16]
    38be:	685d      	ldr	r5, [r3, #4]
			__ASSERT_NO_MSG(transit != NULL);
    38c0:	b315      	cbz	r5, 3908 <process_event+0x264>
			set_state(mgr, ONOFF_STATE_TO_OFF);
    38c2:	2104      	movs	r1, #4
    38c4:	4620      	mov	r0, r4
    38c6:	f00a fc05 	bl	e0d4 <set_state>
		res = 0;
    38ca:	f04f 0900 	mov.w	r9, #0
    38ce:	e754      	b.n	377a <process_event+0xd6>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
    38d0:	4d36      	ldr	r5, [pc, #216]	; (39ac <process_event+0x308>)
    38d2:	f240 135d 	movw	r3, #349	; 0x15d
    38d6:	462a      	mov	r2, r5
    38d8:	493c      	ldr	r1, [pc, #240]	; (39cc <process_event+0x328>)
    38da:	4836      	ldr	r0, [pc, #216]	; (39b4 <process_event+0x310>)
    38dc:	f00a fcf5 	bl	e2ca <assert_print>
    38e0:	f240 115d 	movw	r1, #349	; 0x15d
    38e4:	4628      	mov	r0, r5
    38e6:	f00a fce9 	bl	e2bc <assert_post_action>
    38ea:	e7e5      	b.n	38b8 <process_event+0x214>
			__ASSERT_NO_MSG(mgr->refs == 0);
    38ec:	4d2f      	ldr	r5, [pc, #188]	; (39ac <process_event+0x308>)
    38ee:	f44f 73af 	mov.w	r3, #350	; 0x15e
    38f2:	462a      	mov	r2, r5
    38f4:	4936      	ldr	r1, [pc, #216]	; (39d0 <process_event+0x32c>)
    38f6:	482f      	ldr	r0, [pc, #188]	; (39b4 <process_event+0x310>)
    38f8:	f00a fce7 	bl	e2ca <assert_print>
    38fc:	f44f 71af 	mov.w	r1, #350	; 0x15e
    3900:	4628      	mov	r0, r5
    3902:	f00a fcdb 	bl	e2bc <assert_post_action>
    3906:	e7d9      	b.n	38bc <process_event+0x218>
			__ASSERT_NO_MSG(transit != NULL);
    3908:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 39ac <process_event+0x308>
    390c:	f240 1361 	movw	r3, #353	; 0x161
    3910:	4642      	mov	r2, r8
    3912:	492d      	ldr	r1, [pc, #180]	; (39c8 <process_event+0x324>)
    3914:	4827      	ldr	r0, [pc, #156]	; (39b4 <process_event+0x310>)
    3916:	f00a fcd8 	bl	e2ca <assert_print>
    391a:	f240 1161 	movw	r1, #353	; 0x161
    391e:	4640      	mov	r0, r8
    3920:	f00a fccc 	bl	e2bc <assert_post_action>
    3924:	e7cd      	b.n	38c2 <process_event+0x21e>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    3926:	4d21      	ldr	r5, [pc, #132]	; (39ac <process_event+0x308>)
    3928:	f44f 73b2 	mov.w	r3, #356	; 0x164
    392c:	462a      	mov	r2, r5
    392e:	4929      	ldr	r1, [pc, #164]	; (39d4 <process_event+0x330>)
    3930:	4820      	ldr	r0, [pc, #128]	; (39b4 <process_event+0x310>)
    3932:	f00a fcca 	bl	e2ca <assert_print>
    3936:	f44f 71b2 	mov.w	r1, #356	; 0x164
    393a:	4628      	mov	r0, r5
    393c:	f00a fcbe 	bl	e2bc <assert_post_action>
    3940:	e77e      	b.n	3840 <process_event+0x19c>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    3942:	4d1a      	ldr	r5, [pc, #104]	; (39ac <process_event+0x308>)
    3944:	f240 1365 	movw	r3, #357	; 0x165
    3948:	462a      	mov	r2, r5
    394a:	491e      	ldr	r1, [pc, #120]	; (39c4 <process_event+0x320>)
    394c:	4819      	ldr	r0, [pc, #100]	; (39b4 <process_event+0x310>)
    394e:	f00a fcbc 	bl	e2ca <assert_print>
    3952:	f240 1165 	movw	r1, #357	; 0x165
    3956:	4628      	mov	r0, r5
    3958:	f00a fcb0 	bl	e2bc <assert_post_action>
    395c:	e773      	b.n	3846 <process_event+0x1a2>
			__ASSERT_NO_MSG(transit != NULL);
    395e:	f8df 804c 	ldr.w	r8, [pc, #76]	; 39ac <process_event+0x308>
    3962:	f44f 73b4 	mov.w	r3, #360	; 0x168
    3966:	4642      	mov	r2, r8
    3968:	4917      	ldr	r1, [pc, #92]	; (39c8 <process_event+0x324>)
    396a:	4812      	ldr	r0, [pc, #72]	; (39b4 <process_event+0x310>)
    396c:	f00a fcad 	bl	e2ca <assert_print>
    3970:	f44f 71b4 	mov.w	r1, #360	; 0x168
    3974:	4640      	mov	r0, r8
    3976:	f00a fca1 	bl	e2bc <assert_post_action>
    397a:	e769      	b.n	3850 <process_event+0x1ac>
			__ASSERT_NO_MSG(false);
    397c:	4d0b      	ldr	r5, [pc, #44]	; (39ac <process_event+0x308>)
    397e:	f240 136b 	movw	r3, #363	; 0x16b
    3982:	462a      	mov	r2, r5
    3984:	4914      	ldr	r1, [pc, #80]	; (39d8 <process_event+0x334>)
    3986:	480b      	ldr	r0, [pc, #44]	; (39b4 <process_event+0x310>)
    3988:	f00a fc9f 	bl	e2ca <assert_print>
    398c:	f240 116b 	movw	r1, #363	; 0x16b
    3990:	4628      	mov	r0, r5
    3992:	f00a fc93 	bl	e2bc <assert_post_action>
		onoff_transition_fn transit = NULL;
    3996:	2500      	movs	r5, #0
		res = 0;
    3998:	46a9      	mov	r9, r5
    399a:	e6ee      	b.n	377a <process_event+0xd6>
				   && !sys_slist_is_empty(&mgr->monitors);
    399c:	2200      	movs	r2, #0
    399e:	e6f7      	b.n	3790 <process_event+0xec>
    39a0:	2200      	movs	r2, #0
    39a2:	e6f5      	b.n	3790 <process_event+0xec>
		    || (transit != NULL)) {
    39a4:	2d00      	cmp	r5, #0
    39a6:	f47f aef9 	bne.w	379c <process_event+0xf8>
    39aa:	e72a      	b.n	3802 <process_event+0x15e>
    39ac:	0000fe0c 	.word	0x0000fe0c
    39b0:	0000fe58 	.word	0x0000fe58
    39b4:	0000fd58 	.word	0x0000fd58
    39b8:	0000fe68 	.word	0x0000fe68
    39bc:	00003a79 	.word	0x00003a79
    39c0:	0000fe7c 	.word	0x0000fe7c
    39c4:	0000fe88 	.word	0x0000fe88
    39c8:	0000feac 	.word	0x0000feac
    39cc:	0000fec4 	.word	0x0000fec4
    39d0:	0000fedc 	.word	0x0000fedc
    39d4:	0000feec 	.word	0x0000feec
    39d8:	00010414 	.word	0x00010414
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    39dc:	f8df b080 	ldr.w	fp, [pc, #128]	; 3a60 <process_event+0x3bc>
    39e0:	23b9      	movs	r3, #185	; 0xb9
    39e2:	465a      	mov	r2, fp
    39e4:	491f      	ldr	r1, [pc, #124]	; (3a64 <process_event+0x3c0>)
    39e6:	4820      	ldr	r0, [pc, #128]	; (3a68 <process_event+0x3c4>)
    39e8:	f00a fc6f 	bl	e2ca <assert_print>
    39ec:	4651      	mov	r1, sl
    39ee:	481f      	ldr	r0, [pc, #124]	; (3a6c <process_event+0x3c8>)
    39f0:	f00a fc6b 	bl	e2ca <assert_print>
    39f4:	21b9      	movs	r1, #185	; 0xb9
    39f6:	4658      	mov	r0, fp
    39f8:	f00a fc60 	bl	e2bc <assert_post_action>
    39fc:	e6d9      	b.n	37b2 <process_event+0x10e>
				notify_monitors(mgr, state, res);
    39fe:	464a      	mov	r2, r9
    3a00:	4641      	mov	r1, r8
    3a02:	4620      	mov	r0, r4
    3a04:	f00a fb6e 	bl	e0e4 <notify_monitors>
    3a08:	e6da      	b.n	37c0 <process_event+0x11c>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    3a0a:	4d15      	ldr	r5, [pc, #84]	; (3a60 <process_event+0x3bc>)
    3a0c:	238e      	movs	r3, #142	; 0x8e
    3a0e:	462a      	mov	r2, r5
    3a10:	4917      	ldr	r1, [pc, #92]	; (3a70 <process_event+0x3cc>)
    3a12:	4815      	ldr	r0, [pc, #84]	; (3a68 <process_event+0x3c4>)
    3a14:	f00a fc59 	bl	e2ca <assert_print>
    3a18:	4651      	mov	r1, sl
    3a1a:	4816      	ldr	r0, [pc, #88]	; (3a74 <process_event+0x3d0>)
    3a1c:	f00a fc55 	bl	e2ca <assert_print>
    3a20:	218e      	movs	r1, #142	; 0x8e
    3a22:	4628      	mov	r0, r5
    3a24:	f00a fc4a 	bl	e2bc <assert_post_action>
    3a28:	e6e4      	b.n	37f4 <process_event+0x150>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    3a2a:	f013 0f20 	tst.w	r3, #32
    3a2e:	d004      	beq.n	3a3a <process_event+0x396>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    3a30:	f023 0320 	bic.w	r3, r3, #32
    3a34:	83a3      	strh	r3, [r4, #28]
			evt = EVT_RECHECK;
    3a36:	2502      	movs	r5, #2
    3a38:	e6ec      	b.n	3814 <process_event+0x170>
		evt = EVT_NOP;
    3a3a:	2500      	movs	r5, #0
    3a3c:	e6ea      	b.n	3814 <process_event+0x170>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    3a3e:	4d08      	ldr	r5, [pc, #32]	; (3a60 <process_event+0x3bc>)
    3a40:	23b9      	movs	r3, #185	; 0xb9
    3a42:	462a      	mov	r2, r5
    3a44:	4907      	ldr	r1, [pc, #28]	; (3a64 <process_event+0x3c0>)
    3a46:	4808      	ldr	r0, [pc, #32]	; (3a68 <process_event+0x3c4>)
    3a48:	f00a fc3f 	bl	e2ca <assert_print>
    3a4c:	4621      	mov	r1, r4
    3a4e:	4807      	ldr	r0, [pc, #28]	; (3a6c <process_event+0x3c8>)
    3a50:	f00a fc3b 	bl	e2ca <assert_print>
    3a54:	21b9      	movs	r1, #185	; 0xb9
    3a56:	4628      	mov	r0, r5
    3a58:	f00a fc30 	bl	e2bc <assert_post_action>
    3a5c:	e653      	b.n	3706 <process_event+0x62>
    3a5e:	bf00      	nop
    3a60:	0000ff04 	.word	0x0000ff04
    3a64:	0000ff34 	.word	0x0000ff34
    3a68:	0000fd58 	.word	0x0000fd58
    3a6c:	0000ff4c 	.word	0x0000ff4c
    3a70:	0000ff64 	.word	0x0000ff64
    3a74:	0000ff7c 	.word	0x0000ff7c

00003a78 <transition_complete>:
{
    3a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3a7c:	4604      	mov	r4, r0
    3a7e:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    3a80:	f100 0614 	add.w	r6, r0, #20
    3a84:	f04f 0320 	mov.w	r3, #32
    3a88:	f3ef 8711 	mrs	r7, BASEPRI
    3a8c:	f383 8812 	msr	BASEPRI_MAX, r3
    3a90:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    3a94:	4630      	mov	r0, r6
    3a96:	f006 f9dd 	bl	9e54 <z_spin_lock_valid>
    3a9a:	b150      	cbz	r0, 3ab2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1a>
	z_spin_lock_set_owner(l);
    3a9c:	4630      	mov	r0, r6
    3a9e:	f006 f9f9 	bl	9e94 <z_spin_lock_set_owner>
	mgr->last_res = res;
    3aa2:	61a5      	str	r5, [r4, #24]
	process_event(mgr, EVT_COMPLETE, key);
    3aa4:	463a      	mov	r2, r7
    3aa6:	2101      	movs	r1, #1
    3aa8:	4620      	mov	r0, r4
    3aaa:	f7ff fdfb 	bl	36a4 <process_event>
}
    3aae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    3ab2:	f8df 8020 	ldr.w	r8, [pc, #32]	; 3ad4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x3c>
    3ab6:	238e      	movs	r3, #142	; 0x8e
    3ab8:	4642      	mov	r2, r8
    3aba:	4907      	ldr	r1, [pc, #28]	; (3ad8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x40>)
    3abc:	4807      	ldr	r0, [pc, #28]	; (3adc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x44>)
    3abe:	f00a fc04 	bl	e2ca <assert_print>
    3ac2:	4631      	mov	r1, r6
    3ac4:	4806      	ldr	r0, [pc, #24]	; (3ae0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x48>)
    3ac6:	f00a fc00 	bl	e2ca <assert_print>
    3aca:	218e      	movs	r1, #142	; 0x8e
    3acc:	4640      	mov	r0, r8
    3ace:	f00a fbf5 	bl	e2bc <assert_post_action>
    3ad2:	e7e3      	b.n	3a9c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x4>
    3ad4:	0000ff04 	.word	0x0000ff04
    3ad8:	0000ff64 	.word	0x0000ff64
    3adc:	0000fd58 	.word	0x0000fd58
    3ae0:	0000ff7c 	.word	0x0000ff7c

00003ae4 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    3ae4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3ae8:	4604      	mov	r4, r0
    3aea:	4688      	mov	r8, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    3aec:	f00a fb32 	bl	e154 <validate_args>

	if (rv < 0) {
    3af0:	1e06      	subs	r6, r0, #0
    3af2:	db58      	blt.n	3ba6 <onoff_request+0xc2>
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    3af4:	f104 0714 	add.w	r7, r4, #20
    3af8:	f04f 0320 	mov.w	r3, #32
    3afc:	f3ef 8911 	mrs	r9, BASEPRI
    3b00:	f383 8812 	msr	BASEPRI_MAX, r3
    3b04:	f3bf 8f6f 	isb	sy
    3b08:	4638      	mov	r0, r7
    3b0a:	f006 f9a3 	bl	9e54 <z_spin_lock_valid>
    3b0e:	b1e8      	cbz	r0, 3b4c <onoff_request+0x68>
	z_spin_lock_set_owner(l);
    3b10:	4638      	mov	r0, r7
    3b12:	f006 f9bf 	bl	9e94 <z_spin_lock_set_owner>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    3b16:	8ba5      	ldrh	r5, [r4, #28]
    3b18:	f005 0507 	and.w	r5, r5, #7

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    3b1c:	8be3      	ldrh	r3, [r4, #30]
    3b1e:	f64f 72ff 	movw	r2, #65535	; 0xffff
    3b22:	4293      	cmp	r3, r2
    3b24:	d056      	beq.n	3bd4 <onoff_request+0xf0>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
    3b26:	462e      	mov	r6, r5
	if (state == ONOFF_STATE_ON) {
    3b28:	2d02      	cmp	r5, #2
    3b2a:	d01f      	beq.n	3b6c <onoff_request+0x88>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
	} else if ((state == ONOFF_STATE_OFF)
    3b2c:	b32d      	cbz	r5, 3b7a <onoff_request+0x96>
		   || (state == ONOFF_STATE_TO_OFF)
    3b2e:	2d04      	cmp	r5, #4
    3b30:	d023      	beq.n	3b7a <onoff_request+0x96>
		   || (state == ONOFF_STATE_TO_ON)) {
    3b32:	2d06      	cmp	r5, #6
    3b34:	d021      	beq.n	3b7a <onoff_request+0x96>
		/* Start if OFF, queue client */
		start = (state == ONOFF_STATE_OFF);
		add_client = true;
	} else if (state == ONOFF_STATE_RESETTING) {
    3b36:	2d05      	cmp	r5, #5
    3b38:	d053      	beq.n	3be2 <onoff_request+0xfe>
		rv = -ENOTSUP;
	} else {
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    3b3a:	2d01      	cmp	r5, #1
    3b3c:	d136      	bne.n	3bac <onoff_request+0xc8>
		rv = -EIO;
    3b3e:	f06f 0604 	mvn.w	r6, #4
	bool notify = false;            /* do client notification */
    3b42:	f04f 0a00 	mov.w	sl, #0
	bool start = false;             /* trigger a start transition */
    3b46:	4653      	mov	r3, sl
	bool add_client = false;        /* add client to pending list */
    3b48:	4652      	mov	r2, sl
    3b4a:	e01c      	b.n	3b86 <onoff_request+0xa2>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    3b4c:	4d3c      	ldr	r5, [pc, #240]	; (3c40 <onoff_request+0x15c>)
    3b4e:	238e      	movs	r3, #142	; 0x8e
    3b50:	462a      	mov	r2, r5
    3b52:	493c      	ldr	r1, [pc, #240]	; (3c44 <onoff_request+0x160>)
    3b54:	483c      	ldr	r0, [pc, #240]	; (3c48 <onoff_request+0x164>)
    3b56:	f00a fbb8 	bl	e2ca <assert_print>
    3b5a:	4639      	mov	r1, r7
    3b5c:	483b      	ldr	r0, [pc, #236]	; (3c4c <onoff_request+0x168>)
    3b5e:	f00a fbb4 	bl	e2ca <assert_print>
    3b62:	218e      	movs	r1, #142	; 0x8e
    3b64:	4628      	mov	r0, r5
    3b66:	f00a fba9 	bl	e2bc <assert_post_action>
    3b6a:	e7d1      	b.n	3b10 <onoff_request+0x2c>
		mgr->refs += 1U;
    3b6c:	3301      	adds	r3, #1
    3b6e:	83e3      	strh	r3, [r4, #30]
		notify = true;
    3b70:	f04f 0a01 	mov.w	sl, #1
	bool start = false;             /* trigger a start transition */
    3b74:	2300      	movs	r3, #0
	bool add_client = false;        /* add client to pending list */
    3b76:	461a      	mov	r2, r3
    3b78:	e005      	b.n	3b86 <onoff_request+0xa2>
		start = (state == ONOFF_STATE_OFF);
    3b7a:	fab5 f385 	clz	r3, r5
    3b7e:	095b      	lsrs	r3, r3, #5
	bool notify = false;            /* do client notification */
    3b80:	f04f 0a00 	mov.w	sl, #0
		add_client = true;
    3b84:	2201      	movs	r2, #1
	}

out:
	if (add_client) {
    3b86:	b142      	cbz	r2, 3b9a <onoff_request+0xb6>
	parent->next = child;
    3b88:	2200      	movs	r2, #0
    3b8a:	f8c8 2000 	str.w	r2, [r8]
	return list->tail;
    3b8e:	6862      	ldr	r2, [r4, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    3b90:	b372      	cbz	r2, 3bf0 <onoff_request+0x10c>
	parent->next = child;
    3b92:	f8c2 8000 	str.w	r8, [r2]
	list->tail = node;
    3b96:	f8c4 8004 	str.w	r8, [r4, #4]
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
    3b9a:	b373      	cbz	r3, 3bfa <onoff_request+0x116>
		process_event(mgr, EVT_RECHECK, key);
    3b9c:	464a      	mov	r2, r9
    3b9e:	2102      	movs	r1, #2
    3ba0:	4620      	mov	r0, r4
    3ba2:	f7ff fd7f 	bl	36a4 <process_event>
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    3ba6:	4630      	mov	r0, r6
    3ba8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    3bac:	4e28      	ldr	r6, [pc, #160]	; (3c50 <onoff_request+0x16c>)
    3bae:	f240 13c9 	movw	r3, #457	; 0x1c9
    3bb2:	4632      	mov	r2, r6
    3bb4:	4927      	ldr	r1, [pc, #156]	; (3c54 <onoff_request+0x170>)
    3bb6:	4824      	ldr	r0, [pc, #144]	; (3c48 <onoff_request+0x164>)
    3bb8:	f00a fb87 	bl	e2ca <assert_print>
    3bbc:	f240 11c9 	movw	r1, #457	; 0x1c9
    3bc0:	4630      	mov	r0, r6
    3bc2:	f00a fb7b 	bl	e2bc <assert_post_action>
		rv = -EIO;
    3bc6:	f06f 0604 	mvn.w	r6, #4
	bool notify = false;            /* do client notification */
    3bca:	f04f 0a00 	mov.w	sl, #0
	bool start = false;             /* trigger a start transition */
    3bce:	4653      	mov	r3, sl
	bool add_client = false;        /* add client to pending list */
    3bd0:	4652      	mov	r2, sl
    3bd2:	e7d8      	b.n	3b86 <onoff_request+0xa2>
		rv = -EAGAIN;
    3bd4:	f06f 060a 	mvn.w	r6, #10
	bool notify = false;            /* do client notification */
    3bd8:	f04f 0a00 	mov.w	sl, #0
	bool start = false;             /* trigger a start transition */
    3bdc:	4653      	mov	r3, sl
	bool add_client = false;        /* add client to pending list */
    3bde:	4652      	mov	r2, sl
    3be0:	e7d1      	b.n	3b86 <onoff_request+0xa2>
		rv = -ENOTSUP;
    3be2:	f06f 0685 	mvn.w	r6, #133	; 0x85
	bool notify = false;            /* do client notification */
    3be6:	f04f 0a00 	mov.w	sl, #0
	bool start = false;             /* trigger a start transition */
    3bea:	4653      	mov	r3, sl
	bool add_client = false;        /* add client to pending list */
    3bec:	4652      	mov	r2, sl
    3bee:	e7ca      	b.n	3b86 <onoff_request+0xa2>
    3bf0:	f8c4 8004 	str.w	r8, [r4, #4]
	list->head = node;
    3bf4:	f8c4 8000 	str.w	r8, [r4]
}
    3bf8:	e7cf      	b.n	3b9a <onoff_request+0xb6>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    3bfa:	4638      	mov	r0, r7
    3bfc:	f006 f93a 	bl	9e74 <z_spin_unlock_valid>
    3c00:	b168      	cbz	r0, 3c1e <onoff_request+0x13a>
	__asm__ volatile(
    3c02:	f389 8811 	msr	BASEPRI, r9
    3c06:	f3bf 8f6f 	isb	sy
		if (notify) {
    3c0a:	f1ba 0f00 	cmp.w	sl, #0
    3c0e:	d0ca      	beq.n	3ba6 <onoff_request+0xc2>
			notify_one(mgr, cli, state, 0);
    3c10:	2300      	movs	r3, #0
    3c12:	462a      	mov	r2, r5
    3c14:	4641      	mov	r1, r8
    3c16:	4620      	mov	r0, r4
    3c18:	f00a fab2 	bl	e180 <notify_one>
    3c1c:	e7c3      	b.n	3ba6 <onoff_request+0xc2>
    3c1e:	f8df b020 	ldr.w	fp, [pc, #32]	; 3c40 <onoff_request+0x15c>
    3c22:	23b9      	movs	r3, #185	; 0xb9
    3c24:	465a      	mov	r2, fp
    3c26:	490c      	ldr	r1, [pc, #48]	; (3c58 <onoff_request+0x174>)
    3c28:	4807      	ldr	r0, [pc, #28]	; (3c48 <onoff_request+0x164>)
    3c2a:	f00a fb4e 	bl	e2ca <assert_print>
    3c2e:	4639      	mov	r1, r7
    3c30:	480a      	ldr	r0, [pc, #40]	; (3c5c <onoff_request+0x178>)
    3c32:	f00a fb4a 	bl	e2ca <assert_print>
    3c36:	21b9      	movs	r1, #185	; 0xb9
    3c38:	4658      	mov	r0, fp
    3c3a:	f00a fb3f 	bl	e2bc <assert_post_action>
    3c3e:	e7e0      	b.n	3c02 <onoff_request+0x11e>
    3c40:	0000ff04 	.word	0x0000ff04
    3c44:	0000ff64 	.word	0x0000ff64
    3c48:	0000fd58 	.word	0x0000fd58
    3c4c:	0000ff7c 	.word	0x0000ff7c
    3c50:	0000fe0c 	.word	0x0000fe0c
    3c54:	0000feec 	.word	0x0000feec
    3c58:	0000ff34 	.word	0x0000ff34
    3c5c:	0000ff4c 	.word	0x0000ff4c

00003c60 <sys_heap_init>:
	}
	return ptr2;
}

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
    3c60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3c64:	4606      	mov	r6, r0
    3c66:	460d      	mov	r5, r1
    3c68:	4614      	mov	r4, r2
	if (IS_ENABLED(CONFIG_SYS_HEAP_SMALL_ONLY)) {
		/* Must fit in a 15 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
    3c6a:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
    3c6e:	d222      	bcs.n	3cb6 <sys_heap_init+0x56>
		/* Must fit in a 31 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
    3c70:	2c04      	cmp	r4, #4
    3c72:	d931      	bls.n	3cd8 <sys_heap_init+0x78>
	bytes -= heap_footer_bytes(bytes);
    3c74:	1f22      	subs	r2, r4, #4

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    3c76:	1dec      	adds	r4, r5, #7
    3c78:	f024 0407 	bic.w	r4, r4, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    3c7c:	4415      	add	r5, r2
    3c7e:	f025 0507 	bic.w	r5, r5, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    3c82:	1b2d      	subs	r5, r5, r4
    3c84:	ea4f 08d5 	mov.w	r8, r5, lsr #3

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
    3c88:	2d17      	cmp	r5, #23
    3c8a:	d936      	bls.n	3cfa <sys_heap_init+0x9a>

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
    3c8c:	6034      	str	r4, [r6, #0]
	h->end_chunk = heap_sz;
    3c8e:	f8c4 8008 	str.w	r8, [r4, #8]
	h->avail_buckets = 0;
    3c92:	2300      	movs	r3, #0
    3c94:	60e3      	str	r3, [r4, #12]
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
    3c96:	fab8 f688 	clz	r6, r8
	h->free_bytes = 0;
	h->allocated_bytes = 0;
	h->max_allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
    3c9a:	f1c6 0720 	rsb	r7, r6, #32
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    3c9e:	f1c6 0624 	rsb	r6, r6, #36	; 0x24
    3ca2:	00b6      	lsls	r6, r6, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    3ca4:	3607      	adds	r6, #7
    3ca6:	ea4f 09d6 	mov.w	r9, r6, lsr #3
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
    3caa:	f109 0301 	add.w	r3, r9, #1
    3cae:	4543      	cmp	r3, r8
    3cb0:	d834      	bhi.n	3d1c <sys_heap_init+0xbc>
{
    3cb2:	2300      	movs	r3, #0
    3cb4:	e049      	b.n	3d4a <sys_heap_init+0xea>
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
    3cb6:	4f38      	ldr	r7, [pc, #224]	; (3d98 <sys_heap_init+0x138>)
    3cb8:	f240 13e3 	movw	r3, #483	; 0x1e3
    3cbc:	463a      	mov	r2, r7
    3cbe:	4937      	ldr	r1, [pc, #220]	; (3d9c <sys_heap_init+0x13c>)
    3cc0:	4837      	ldr	r0, [pc, #220]	; (3da0 <sys_heap_init+0x140>)
    3cc2:	f00a fb02 	bl	e2ca <assert_print>
    3cc6:	4837      	ldr	r0, [pc, #220]	; (3da4 <sys_heap_init+0x144>)
    3cc8:	f00a faff 	bl	e2ca <assert_print>
    3ccc:	f240 11e3 	movw	r1, #483	; 0x1e3
    3cd0:	4638      	mov	r0, r7
    3cd2:	f00a faf3 	bl	e2bc <assert_post_action>
    3cd6:	e7cb      	b.n	3c70 <sys_heap_init+0x10>
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
    3cd8:	4f2f      	ldr	r7, [pc, #188]	; (3d98 <sys_heap_init+0x138>)
    3cda:	f44f 73f5 	mov.w	r3, #490	; 0x1ea
    3cde:	463a      	mov	r2, r7
    3ce0:	4931      	ldr	r1, [pc, #196]	; (3da8 <sys_heap_init+0x148>)
    3ce2:	482f      	ldr	r0, [pc, #188]	; (3da0 <sys_heap_init+0x140>)
    3ce4:	f00a faf1 	bl	e2ca <assert_print>
    3ce8:	4830      	ldr	r0, [pc, #192]	; (3dac <sys_heap_init+0x14c>)
    3cea:	f00a faee 	bl	e2ca <assert_print>
    3cee:	f44f 71f5 	mov.w	r1, #490	; 0x1ea
    3cf2:	4638      	mov	r0, r7
    3cf4:	f00a fae2 	bl	e2bc <assert_post_action>
    3cf8:	e7bc      	b.n	3c74 <sys_heap_init+0x14>
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
    3cfa:	4f27      	ldr	r7, [pc, #156]	; (3d98 <sys_heap_init+0x138>)
    3cfc:	f240 13f3 	movw	r3, #499	; 0x1f3
    3d00:	463a      	mov	r2, r7
    3d02:	492b      	ldr	r1, [pc, #172]	; (3db0 <sys_heap_init+0x150>)
    3d04:	4826      	ldr	r0, [pc, #152]	; (3da0 <sys_heap_init+0x140>)
    3d06:	f00a fae0 	bl	e2ca <assert_print>
    3d0a:	4828      	ldr	r0, [pc, #160]	; (3dac <sys_heap_init+0x14c>)
    3d0c:	f00a fadd 	bl	e2ca <assert_print>
    3d10:	f240 11f3 	movw	r1, #499	; 0x1f3
    3d14:	4638      	mov	r0, r7
    3d16:	f00a fad1 	bl	e2bc <assert_post_action>
    3d1a:	e7b7      	b.n	3c8c <sys_heap_init+0x2c>
	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
    3d1c:	f8df a078 	ldr.w	sl, [pc, #120]	; 3d98 <sys_heap_init+0x138>
    3d20:	f44f 7301 	mov.w	r3, #516	; 0x204
    3d24:	4652      	mov	r2, sl
    3d26:	4923      	ldr	r1, [pc, #140]	; (3db4 <sys_heap_init+0x154>)
    3d28:	481d      	ldr	r0, [pc, #116]	; (3da0 <sys_heap_init+0x140>)
    3d2a:	f00a face 	bl	e2ca <assert_print>
    3d2e:	481f      	ldr	r0, [pc, #124]	; (3dac <sys_heap_init+0x14c>)
    3d30:	f00a facb 	bl	e2ca <assert_print>
    3d34:	f44f 7101 	mov.w	r1, #516	; 0x204
    3d38:	4650      	mov	r0, sl
    3d3a:	f00a fabf 	bl	e2bc <assert_post_action>
    3d3e:	e7b8      	b.n	3cb2 <sys_heap_init+0x52>

	for (int i = 0; i < nb_buckets; i++) {
		h->buckets[i].next = 0;
    3d40:	1d1a      	adds	r2, r3, #4
    3d42:	2100      	movs	r1, #0
    3d44:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
	for (int i = 0; i < nb_buckets; i++) {
    3d48:	3301      	adds	r3, #1
    3d4a:	42bb      	cmp	r3, r7
    3d4c:	dbf8      	blt.n	3d40 <sys_heap_init+0xe0>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    3d4e:	ea4f 0349 	mov.w	r3, r9, lsl #1
		((uint16_t *)cmem)[f] = val;
    3d52:	b29b      	uxth	r3, r3
    3d54:	8063      	strh	r3, [r4, #2]
    3d56:	2200      	movs	r2, #0
    3d58:	8022      	strh	r2, [r4, #0]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    3d5a:	f043 0301 	orr.w	r3, r3, #1
    3d5e:	8063      	strh	r3, [r4, #2]
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
    3d60:	eba8 0809 	sub.w	r8, r8, r9
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    3d64:	ea4f 0148 	mov.w	r1, r8, lsl #1
	void *cmem = &buf[c];
    3d68:	f026 0607 	bic.w	r6, r6, #7
		((uint16_t *)cmem)[f] = val;
    3d6c:	1cb3      	adds	r3, r6, #2
    3d6e:	52e1      	strh	r1, [r4, r3]
    3d70:	f824 9006 	strh.w	r9, [r4, r6]
	void *cmem = &buf[c];
    3d74:	f025 0307 	bic.w	r3, r5, #7
		((uint16_t *)cmem)[f] = val;
    3d78:	1ca9      	adds	r1, r5, #2
    3d7a:	5262      	strh	r2, [r4, r1]
    3d7c:	4425      	add	r5, r4
    3d7e:	f824 8003 	strh.w	r8, [r4, r3]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    3d82:	886b      	ldrh	r3, [r5, #2]
    3d84:	f043 0301 	orr.w	r3, r3, #1
    3d88:	806b      	strh	r3, [r5, #2]
	/* the end marker chunk */
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
    3d8a:	4649      	mov	r1, r9
    3d8c:	4620      	mov	r0, r4
    3d8e:	f00a fa6f 	bl	e270 <free_list_add>
}
    3d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3d96:	bf00      	nop
    3d98:	0000ff94 	.word	0x0000ff94
    3d9c:	00010068 	.word	0x00010068
    3da0:	0000fd58 	.word	0x0000fd58
    3da4:	00010080 	.word	0x00010080
    3da8:	00010098 	.word	0x00010098
    3dac:	000100bc 	.word	0x000100bc
    3db0:	000100d8 	.word	0x000100d8
    3db4:	00010104 	.word	0x00010104

00003db8 <extract_decimal>:
 * the referenced text.
 *
 * @return the decoded integer value.
 */
static size_t extract_decimal(const char **str)
{
    3db8:	4684      	mov	ip, r0
	const char *sp = *str;
    3dba:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
    3dbc:	2000      	movs	r0, #0

	while (isdigit((int)(unsigned char)*sp)) {
    3dbe:	e005      	b.n	3dcc <extract_decimal+0x14>
		val = 10U * val + *sp++ - '0';
    3dc0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    3dc4:	3201      	adds	r2, #1
    3dc6:	eb03 0040 	add.w	r0, r3, r0, lsl #1
    3dca:	3830      	subs	r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    3dcc:	7813      	ldrb	r3, [r2, #0]
    3dce:	4904      	ldr	r1, [pc, #16]	; (3de0 <extract_decimal+0x28>)
    3dd0:	5c59      	ldrb	r1, [r3, r1]
    3dd2:	f011 0f04 	tst.w	r1, #4
    3dd6:	d1f3      	bne.n	3dc0 <extract_decimal+0x8>
	}
	*str = sp;
    3dd8:	f8cc 2000 	str.w	r2, [ip]
	return val;
}
    3ddc:	4770      	bx	lr
    3dde:	bf00      	nop
    3de0:	00011abd 	.word	0x00011abd

00003de4 <extract_conversion>:
 *
 * @return pointer to the first character that follows the specification.
 */
static inline const char *extract_conversion(struct conversion *conv,
					     const char *sp)
{
    3de4:	b570      	push	{r4, r5, r6, lr}
    3de6:	b082      	sub	sp, #8
    3de8:	4604      	mov	r4, r0
	*conv = (struct conversion) {
    3dea:	2300      	movs	r3, #0
    3dec:	6003      	str	r3, [r0, #0]
    3dee:	6043      	str	r3, [r0, #4]
    3df0:	6083      	str	r3, [r0, #8]
	/* Skip over the opening %.  If the conversion specifier is %,
	 * that's the only thing that should be there, so
	 * fast-exit.
	 */
	++sp;
	if (*sp == '%') {
    3df2:	784b      	ldrb	r3, [r1, #1]
    3df4:	2b25      	cmp	r3, #37	; 0x25
    3df6:	d002      	beq.n	3dfe <extract_conversion+0x1a>
    3df8:	1c4e      	adds	r6, r1, #1
	bool loop = true;
    3dfa:	2501      	movs	r5, #1
    3dfc:	e01f      	b.n	3e3e <extract_conversion+0x5a>
		conv->specifier = *sp++;
    3dfe:	1c88      	adds	r0, r1, #2
    3e00:	70e3      	strb	r3, [r4, #3]
		return sp;
    3e02:	e145      	b.n	4090 <extract_conversion+0x2ac>
			conv->flag_dash = true;
    3e04:	7823      	ldrb	r3, [r4, #0]
    3e06:	f043 0304 	orr.w	r3, r3, #4
    3e0a:	7023      	strb	r3, [r4, #0]
		if (loop) {
    3e0c:	b1b5      	cbz	r5, 3e3c <extract_conversion+0x58>
			++sp;
    3e0e:	3601      	adds	r6, #1
    3e10:	e014      	b.n	3e3c <extract_conversion+0x58>
			conv->flag_plus = true;
    3e12:	7823      	ldrb	r3, [r4, #0]
    3e14:	f043 0308 	orr.w	r3, r3, #8
    3e18:	7023      	strb	r3, [r4, #0]
			break;
    3e1a:	e7f7      	b.n	3e0c <extract_conversion+0x28>
			conv->flag_space = true;
    3e1c:	7823      	ldrb	r3, [r4, #0]
    3e1e:	f043 0310 	orr.w	r3, r3, #16
    3e22:	7023      	strb	r3, [r4, #0]
			break;
    3e24:	e7f2      	b.n	3e0c <extract_conversion+0x28>
			conv->flag_hash = true;
    3e26:	7823      	ldrb	r3, [r4, #0]
    3e28:	f043 0320 	orr.w	r3, r3, #32
    3e2c:	7023      	strb	r3, [r4, #0]
			break;
    3e2e:	e7ed      	b.n	3e0c <extract_conversion+0x28>
			conv->flag_zero = true;
    3e30:	7823      	ldrb	r3, [r4, #0]
    3e32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    3e36:	7023      	strb	r3, [r4, #0]
			break;
    3e38:	e7e8      	b.n	3e0c <extract_conversion+0x28>
		switch (*sp) {
    3e3a:	2500      	movs	r5, #0
	} while (loop);
    3e3c:	b345      	cbz	r5, 3e90 <extract_conversion+0xac>
		switch (*sp) {
    3e3e:	7833      	ldrb	r3, [r6, #0]
    3e40:	3b20      	subs	r3, #32
    3e42:	2b10      	cmp	r3, #16
    3e44:	d8f9      	bhi.n	3e3a <extract_conversion+0x56>
    3e46:	a201      	add	r2, pc, #4	; (adr r2, 3e4c <extract_conversion+0x68>)
    3e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    3e4c:	00003e1d 	.word	0x00003e1d
    3e50:	00003e3b 	.word	0x00003e3b
    3e54:	00003e3b 	.word	0x00003e3b
    3e58:	00003e27 	.word	0x00003e27
    3e5c:	00003e3b 	.word	0x00003e3b
    3e60:	00003e3b 	.word	0x00003e3b
    3e64:	00003e3b 	.word	0x00003e3b
    3e68:	00003e3b 	.word	0x00003e3b
    3e6c:	00003e3b 	.word	0x00003e3b
    3e70:	00003e3b 	.word	0x00003e3b
    3e74:	00003e3b 	.word	0x00003e3b
    3e78:	00003e13 	.word	0x00003e13
    3e7c:	00003e3b 	.word	0x00003e3b
    3e80:	00003e05 	.word	0x00003e05
    3e84:	00003e3b 	.word	0x00003e3b
    3e88:	00003e3b 	.word	0x00003e3b
    3e8c:	00003e31 	.word	0x00003e31
	if (conv->flag_zero && conv->flag_dash) {
    3e90:	7823      	ldrb	r3, [r4, #0]
    3e92:	f003 0344 	and.w	r3, r3, #68	; 0x44
    3e96:	2b44      	cmp	r3, #68	; 0x44
    3e98:	d05f      	beq.n	3f5a <extract_conversion+0x176>
	}

	sp = extract_flags(conv, sp);
	sp = extract_width(conv, sp);
    3e9a:	9601      	str	r6, [sp, #4]
	conv->width_present = true;
    3e9c:	7823      	ldrb	r3, [r4, #0]
    3e9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    3ea2:	7023      	strb	r3, [r4, #0]
	if (*sp == '*') {
    3ea4:	7833      	ldrb	r3, [r6, #0]
    3ea6:	2b2a      	cmp	r3, #42	; 0x2a
    3ea8:	d05c      	beq.n	3f64 <extract_conversion+0x180>
	size_t width = extract_decimal(&sp);
    3eaa:	a801      	add	r0, sp, #4
    3eac:	f7ff ff84 	bl	3db8 <extract_decimal>
	if (sp != wp) {
    3eb0:	9b01      	ldr	r3, [sp, #4]
    3eb2:	429e      	cmp	r6, r3
    3eb4:	d00f      	beq.n	3ed6 <extract_conversion+0xf2>
		conv->width_present = true;
    3eb6:	7823      	ldrb	r3, [r4, #0]
    3eb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    3ebc:	7023      	strb	r3, [r4, #0]
		conv->width_value = width;
    3ebe:	6060      	str	r0, [r4, #4]
		conv->unsupported |= ((conv->width_value < 0)
    3ec0:	b2db      	uxtb	r3, r3
    3ec2:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
    3ec6:	2800      	cmp	r0, #0
    3ec8:	db54      	blt.n	3f74 <extract_conversion+0x190>
    3eca:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
    3ecc:	4313      	orrs	r3, r2
    3ece:	7822      	ldrb	r2, [r4, #0]
    3ed0:	f363 0241 	bfi	r2, r3, #1, #1
    3ed4:	7022      	strb	r2, [r4, #0]
	return sp;
    3ed6:	9b01      	ldr	r3, [sp, #4]
	sp = extract_prec(conv, sp);
    3ed8:	9301      	str	r3, [sp, #4]
	conv->prec_present = (*sp == '.');
    3eda:	781b      	ldrb	r3, [r3, #0]
    3edc:	2b2e      	cmp	r3, #46	; 0x2e
    3ede:	bf14      	ite	ne
    3ee0:	2300      	movne	r3, #0
    3ee2:	2301      	moveq	r3, #1
    3ee4:	7862      	ldrb	r2, [r4, #1]
    3ee6:	f363 0241 	bfi	r2, r3, #1, #1
    3eea:	7062      	strb	r2, [r4, #1]
	if (!conv->prec_present) {
    3eec:	2b00      	cmp	r3, #0
    3eee:	d043      	beq.n	3f78 <extract_conversion+0x194>
	++sp;
    3ef0:	9b01      	ldr	r3, [sp, #4]
    3ef2:	1c5a      	adds	r2, r3, #1
    3ef4:	9201      	str	r2, [sp, #4]
	if (*sp == '*') {
    3ef6:	785b      	ldrb	r3, [r3, #1]
    3ef8:	2b2a      	cmp	r3, #42	; 0x2a
    3efa:	d03f      	beq.n	3f7c <extract_conversion+0x198>
	size_t prec = extract_decimal(&sp);
    3efc:	a801      	add	r0, sp, #4
    3efe:	f7ff ff5b 	bl	3db8 <extract_decimal>
	conv->prec_value = prec;
    3f02:	60a0      	str	r0, [r4, #8]
	conv->unsupported |= ((conv->prec_value < 0)
    3f04:	7823      	ldrb	r3, [r4, #0]
    3f06:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
    3f0a:	2800      	cmp	r0, #0
    3f0c:	db3e      	blt.n	3f8c <extract_conversion+0x1a8>
    3f0e:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
    3f10:	4313      	orrs	r3, r2
    3f12:	7822      	ldrb	r2, [r4, #0]
    3f14:	f363 0241 	bfi	r2, r3, #1, #1
    3f18:	7022      	strb	r2, [r4, #0]
	return sp;
    3f1a:	9801      	ldr	r0, [sp, #4]
	switch (*sp) {
    3f1c:	7803      	ldrb	r3, [r0, #0]
    3f1e:	3b4c      	subs	r3, #76	; 0x4c
    3f20:	2b2e      	cmp	r3, #46	; 0x2e
    3f22:	f200 809d 	bhi.w	4060 <extract_conversion+0x27c>
    3f26:	e8df f003 	tbb	[pc, r3]
    3f2a:	9b90      	.short	0x9b90
    3f2c:	9b9b9b9b 	.word	0x9b9b9b9b
    3f30:	9b9b9b9b 	.word	0x9b9b9b9b
    3f34:	9b9b9b9b 	.word	0x9b9b9b9b
    3f38:	9b9b9b9b 	.word	0x9b9b9b9b
    3f3c:	9b9b9b9b 	.word	0x9b9b9b9b
    3f40:	9b9b9b9b 	.word	0x9b9b9b9b
    3f44:	9b339b9b 	.word	0x9b339b9b
    3f48:	9b459b57 	.word	0x9b459b57
    3f4c:	9b9b9b9b 	.word	0x9b9b9b9b
    3f50:	9b899b9b 	.word	0x9b899b9b
    3f54:	9b9b9b9b 	.word	0x9b9b9b9b
    3f58:	82          	.byte	0x82
    3f59:	00          	.byte	0x00
		conv->flag_zero = false;
    3f5a:	7823      	ldrb	r3, [r4, #0]
    3f5c:	f36f 1386 	bfc	r3, #6, #1
    3f60:	7023      	strb	r3, [r4, #0]
    3f62:	e79a      	b.n	3e9a <extract_conversion+0xb6>
		conv->width_star = true;
    3f64:	7863      	ldrb	r3, [r4, #1]
    3f66:	f043 0301 	orr.w	r3, r3, #1
    3f6a:	7063      	strb	r3, [r4, #1]
		return ++sp;
    3f6c:	4633      	mov	r3, r6
    3f6e:	3301      	adds	r3, #1
    3f70:	9301      	str	r3, [sp, #4]
    3f72:	e7b1      	b.n	3ed8 <extract_conversion+0xf4>
				      || (width != (size_t)conv->width_value));
    3f74:	2201      	movs	r2, #1
    3f76:	e7a9      	b.n	3ecc <extract_conversion+0xe8>
		return sp;
    3f78:	9801      	ldr	r0, [sp, #4]
    3f7a:	e7cf      	b.n	3f1c <extract_conversion+0x138>
		conv->prec_star = true;
    3f7c:	7863      	ldrb	r3, [r4, #1]
    3f7e:	f043 0304 	orr.w	r3, r3, #4
    3f82:	7063      	strb	r3, [r4, #1]
		return ++sp;
    3f84:	4610      	mov	r0, r2
    3f86:	3001      	adds	r0, #1
    3f88:	9001      	str	r0, [sp, #4]
    3f8a:	e7c7      	b.n	3f1c <extract_conversion+0x138>
			      || (prec != (size_t)conv->prec_value));
    3f8c:	2201      	movs	r2, #1
    3f8e:	e7bf      	b.n	3f10 <extract_conversion+0x12c>
		if (*++sp == 'h') {
    3f90:	1c42      	adds	r2, r0, #1
    3f92:	7843      	ldrb	r3, [r0, #1]
    3f94:	2b68      	cmp	r3, #104	; 0x68
    3f96:	d006      	beq.n	3fa6 <extract_conversion+0x1c2>
			conv->length_mod = LENGTH_H;
    3f98:	7863      	ldrb	r3, [r4, #1]
    3f9a:	2102      	movs	r1, #2
    3f9c:	f361 03c6 	bfi	r3, r1, #3, #4
    3fa0:	7063      	strb	r3, [r4, #1]
		if (*++sp == 'h') {
    3fa2:	4610      	mov	r0, r2
    3fa4:	e01e      	b.n	3fe4 <extract_conversion+0x200>
			conv->length_mod = LENGTH_HH;
    3fa6:	7863      	ldrb	r3, [r4, #1]
    3fa8:	2201      	movs	r2, #1
    3faa:	f362 03c6 	bfi	r3, r2, #3, #4
    3fae:	7063      	strb	r3, [r4, #1]
			++sp;
    3fb0:	3002      	adds	r0, #2
    3fb2:	e017      	b.n	3fe4 <extract_conversion+0x200>
		if (*++sp == 'l') {
    3fb4:	1c42      	adds	r2, r0, #1
    3fb6:	7843      	ldrb	r3, [r0, #1]
    3fb8:	2b6c      	cmp	r3, #108	; 0x6c
    3fba:	d006      	beq.n	3fca <extract_conversion+0x1e6>
			conv->length_mod = LENGTH_L;
    3fbc:	7863      	ldrb	r3, [r4, #1]
    3fbe:	2103      	movs	r1, #3
    3fc0:	f361 03c6 	bfi	r3, r1, #3, #4
    3fc4:	7063      	strb	r3, [r4, #1]
		if (*++sp == 'l') {
    3fc6:	4610      	mov	r0, r2
    3fc8:	e00c      	b.n	3fe4 <extract_conversion+0x200>
			conv->length_mod = LENGTH_LL;
    3fca:	7863      	ldrb	r3, [r4, #1]
    3fcc:	2204      	movs	r2, #4
    3fce:	f362 03c6 	bfi	r3, r2, #3, #4
    3fd2:	7063      	strb	r3, [r4, #1]
			++sp;
    3fd4:	3002      	adds	r0, #2
    3fd6:	e005      	b.n	3fe4 <extract_conversion+0x200>
		conv->length_mod = LENGTH_J;
    3fd8:	7863      	ldrb	r3, [r4, #1]
    3fda:	2205      	movs	r2, #5
    3fdc:	f362 03c6 	bfi	r3, r2, #3, #4
    3fe0:	7063      	strb	r3, [r4, #1]
		++sp;
    3fe2:	3001      	adds	r0, #1
	conv->specifier = *sp++;
    3fe4:	f810 3b01 	ldrb.w	r3, [r0], #1
    3fe8:	70e3      	strb	r3, [r4, #3]
	switch (conv->specifier) {
    3fea:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
    3fee:	2a37      	cmp	r2, #55	; 0x37
    3ff0:	d87d      	bhi.n	40ee <extract_conversion+0x30a>
    3ff2:	e8df f002 	tbb	[pc, r2]
    3ff6:	7c5e      	.short	0x7c5e
    3ff8:	5e5e7c7c 	.word	0x5e5e7c7c
    3ffc:	7c7c7c5e 	.word	0x7c7c7c5e
    4000:	7c7c7c7c 	.word	0x7c7c7c7c
    4004:	7c7c7c7c 	.word	0x7c7c7c7c
    4008:	7c7c7c7c 	.word	0x7c7c7c7c
    400c:	7c7c4f7c 	.word	0x7c7c4f7c
    4010:	7c7c7c7c 	.word	0x7c7c7c7c
    4014:	7c5e7c7c 	.word	0x7c5e7c7c
    4018:	5e5e3a4f 	.word	0x5e5e3a4f
    401c:	7c3a7c5e 	.word	0x7c3a7c5e
    4020:	657c7c7c 	.word	0x657c7c7c
    4024:	7c7c714f 	.word	0x7c7c714f
    4028:	7c4f7c71 	.word	0x7c4f7c71
    402c:	4f7c      	.short	0x4f7c
		conv->length_mod = LENGTH_Z;
    402e:	7863      	ldrb	r3, [r4, #1]
    4030:	2206      	movs	r2, #6
    4032:	f362 03c6 	bfi	r3, r2, #3, #4
    4036:	7063      	strb	r3, [r4, #1]
		++sp;
    4038:	3001      	adds	r0, #1
		break;
    403a:	e7d3      	b.n	3fe4 <extract_conversion+0x200>
		conv->length_mod = LENGTH_T;
    403c:	7863      	ldrb	r3, [r4, #1]
    403e:	2207      	movs	r2, #7
    4040:	f362 03c6 	bfi	r3, r2, #3, #4
    4044:	7063      	strb	r3, [r4, #1]
		++sp;
    4046:	3001      	adds	r0, #1
		break;
    4048:	e7cc      	b.n	3fe4 <extract_conversion+0x200>
		conv->length_mod = LENGTH_UPPER_L;
    404a:	7863      	ldrb	r3, [r4, #1]
    404c:	2208      	movs	r2, #8
    404e:	f362 03c6 	bfi	r3, r2, #3, #4
    4052:	7063      	strb	r3, [r4, #1]
		++sp;
    4054:	3001      	adds	r0, #1
		conv->unsupported = true;
    4056:	7823      	ldrb	r3, [r4, #0]
    4058:	f043 0302 	orr.w	r3, r3, #2
    405c:	7023      	strb	r3, [r4, #0]
		break;
    405e:	e7c1      	b.n	3fe4 <extract_conversion+0x200>
		conv->length_mod = LENGTH_NONE;
    4060:	7863      	ldrb	r3, [r4, #1]
    4062:	f36f 03c6 	bfc	r3, #3, #4
    4066:	7063      	strb	r3, [r4, #1]
		break;
    4068:	e7bc      	b.n	3fe4 <extract_conversion+0x200>
		conv->specifier_cat = SPECIFIER_SINT;
    406a:	78a2      	ldrb	r2, [r4, #2]
    406c:	2101      	movs	r1, #1
    406e:	f361 0202 	bfi	r2, r1, #0, #3
    4072:	70a2      	strb	r2, [r4, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
    4074:	7862      	ldrb	r2, [r4, #1]
    4076:	f002 0278 	and.w	r2, r2, #120	; 0x78
    407a:	2a40      	cmp	r2, #64	; 0x40
    407c:	d010      	beq.n	40a0 <extract_conversion+0x2bc>
		if (conv->specifier == 'c') {
    407e:	2b63      	cmp	r3, #99	; 0x63
    4080:	d013      	beq.n	40aa <extract_conversion+0x2c6>
	conv->unsupported |= unsupported;
    4082:	7823      	ldrb	r3, [r4, #0]
    4084:	f3c3 0240 	ubfx	r2, r3, #1, #1
    4088:	4315      	orrs	r5, r2
    408a:	f365 0341 	bfi	r3, r5, #1, #1
    408e:	7023      	strb	r3, [r4, #0]
	sp = extract_length(conv, sp);
	sp = extract_specifier(conv, sp);

	return sp;
}
    4090:	b002      	add	sp, #8
    4092:	bd70      	pop	{r4, r5, r6, pc}
		conv->specifier_cat = SPECIFIER_UINT;
    4094:	78a2      	ldrb	r2, [r4, #2]
    4096:	2102      	movs	r1, #2
    4098:	f361 0202 	bfi	r2, r1, #0, #3
    409c:	70a2      	strb	r2, [r4, #2]
    409e:	e7e9      	b.n	4074 <extract_conversion+0x290>
			conv->invalid = true;
    40a0:	7821      	ldrb	r1, [r4, #0]
    40a2:	f041 0101 	orr.w	r1, r1, #1
    40a6:	7021      	strb	r1, [r4, #0]
    40a8:	e7e9      	b.n	407e <extract_conversion+0x29a>
			unsupported = (conv->length_mod != LENGTH_NONE);
    40aa:	1e15      	subs	r5, r2, #0
    40ac:	bf18      	it	ne
    40ae:	2501      	movne	r5, #1
    40b0:	e7e7      	b.n	4082 <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_FP;
    40b2:	78a3      	ldrb	r3, [r4, #2]
    40b4:	2204      	movs	r2, #4
    40b6:	f362 0302 	bfi	r3, r2, #0, #3
    40ba:	70a3      	strb	r3, [r4, #2]
			unsupported = true;
    40bc:	2501      	movs	r5, #1
			break;
    40be:	e7e0      	b.n	4082 <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_PTR;
    40c0:	78a3      	ldrb	r3, [r4, #2]
    40c2:	2203      	movs	r2, #3
    40c4:	f362 0302 	bfi	r3, r2, #0, #3
    40c8:	70a3      	strb	r3, [r4, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
    40ca:	7863      	ldrb	r3, [r4, #1]
    40cc:	f003 0378 	and.w	r3, r3, #120	; 0x78
    40d0:	2b40      	cmp	r3, #64	; 0x40
    40d2:	d1d6      	bne.n	4082 <extract_conversion+0x29e>
			unsupported = true;
    40d4:	2501      	movs	r5, #1
    40d6:	e7d4      	b.n	4082 <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_PTR;
    40d8:	78a3      	ldrb	r3, [r4, #2]
    40da:	2203      	movs	r2, #3
    40dc:	f362 0302 	bfi	r3, r2, #0, #3
    40e0:	70a3      	strb	r3, [r4, #2]
		if (conv->length_mod != LENGTH_NONE) {
    40e2:	7863      	ldrb	r3, [r4, #1]
    40e4:	f013 0f78 	tst.w	r3, #120	; 0x78
    40e8:	d0cb      	beq.n	4082 <extract_conversion+0x29e>
			unsupported = true;
    40ea:	2501      	movs	r5, #1
    40ec:	e7c9      	b.n	4082 <extract_conversion+0x29e>
		conv->invalid = true;
    40ee:	7823      	ldrb	r3, [r4, #0]
    40f0:	f043 0301 	orr.w	r3, r3, #1
    40f4:	7023      	strb	r3, [r4, #0]
		break;
    40f6:	e7c4      	b.n	4082 <extract_conversion+0x29e>

000040f8 <encode_uint>:
 */
static char *encode_uint(uint_value_type value,
			 struct conversion *conv,
			 char *bps,
			 const char *bpe)
{
    40f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    40fc:	b083      	sub	sp, #12
    40fe:	4604      	mov	r4, r0
    4100:	460d      	mov	r5, r1
    4102:	9201      	str	r2, [sp, #4]
    4104:	469a      	mov	sl, r3
    4106:	9e0c      	ldr	r6, [sp, #48]	; 0x30
	bool upcase = isupper((int)conv->specifier);
    4108:	78d3      	ldrb	r3, [r2, #3]
    410a:	4a32      	ldr	r2, [pc, #200]	; (41d4 <__data_size+0x27>)
    410c:	f813 b002 	ldrb.w	fp, [r3, r2]
    4110:	f00b 0b03 	and.w	fp, fp, #3
	switch (specifier) {
    4114:	2b6f      	cmp	r3, #111	; 0x6f
    4116:	d00f      	beq.n	4138 <encode_uint+0x40>
    4118:	d906      	bls.n	4128 <encode_uint+0x30>
    411a:	2b70      	cmp	r3, #112	; 0x70
    411c:	d00f      	beq.n	413e <encode_uint+0x46>
    411e:	2b78      	cmp	r3, #120	; 0x78
    4120:	d110      	bne.n	4144 <encode_uint+0x4c>
		return 16;
    4122:	f04f 0910 	mov.w	r9, #16
    4126:	e023      	b.n	4170 <encode_uint+0x78>
	switch (specifier) {
    4128:	2b58      	cmp	r3, #88	; 0x58
    412a:	d002      	beq.n	4132 <encode_uint+0x3a>
    412c:	f04f 090a 	mov.w	r9, #10
    4130:	e01e      	b.n	4170 <encode_uint+0x78>
		return 16;
    4132:	f04f 0910 	mov.w	r9, #16
    4136:	e01b      	b.n	4170 <encode_uint+0x78>
		return 8;
    4138:	f04f 0908 	mov.w	r9, #8
    413c:	e018      	b.n	4170 <encode_uint+0x78>
		return 16;
    413e:	f04f 0910 	mov.w	r9, #16
    4142:	e015      	b.n	4170 <encode_uint+0x78>
	switch (specifier) {
    4144:	f04f 090a 	mov.w	r9, #10
	const unsigned int radix = conversion_radix(conv->specifier);
	char *bp = bps + (bpe - bps);
    4148:	e012      	b.n	4170 <encode_uint+0x78>

	do {
		unsigned int lsv = (unsigned int)(value % radix);

		*--bp = (lsv <= 9) ? ('0' + lsv)
    414a:	b2d2      	uxtb	r2, r2
    414c:	3230      	adds	r2, #48	; 0x30
    414e:	b2d2      	uxtb	r2, r2
    4150:	f806 2d01 	strb.w	r2, [r6, #-1]!
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
		value /= radix;
    4154:	463a      	mov	r2, r7
    4156:	4643      	mov	r3, r8
    4158:	4620      	mov	r0, r4
    415a:	4629      	mov	r1, r5
    415c:	f7fc fc3e 	bl	9dc <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
    4160:	42bc      	cmp	r4, r7
    4162:	f175 0300 	sbcs.w	r3, r5, #0
    4166:	d319      	bcc.n	419c <encode_uint+0xa4>
    4168:	4556      	cmp	r6, sl
    416a:	d917      	bls.n	419c <encode_uint+0xa4>
		value /= radix;
    416c:	4604      	mov	r4, r0
    416e:	460d      	mov	r5, r1
		unsigned int lsv = (unsigned int)(value % radix);
    4170:	f04f 0800 	mov.w	r8, #0
    4174:	464f      	mov	r7, r9
    4176:	464a      	mov	r2, r9
    4178:	4643      	mov	r3, r8
    417a:	4620      	mov	r0, r4
    417c:	4629      	mov	r1, r5
    417e:	f7fc fc2d 	bl	9dc <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4182:	2a09      	cmp	r2, #9
    4184:	d9e1      	bls.n	414a <encode_uint+0x52>
    4186:	f1bb 0f01 	cmp.w	fp, #1
    418a:	d003      	beq.n	4194 <encode_uint+0x9c>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    418c:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    418e:	3257      	adds	r2, #87	; 0x57
    4190:	b2d2      	uxtb	r2, r2
    4192:	e7dd      	b.n	4150 <encode_uint+0x58>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    4194:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4196:	3237      	adds	r2, #55	; 0x37
    4198:	b2d2      	uxtb	r2, r2
    419a:	e7d9      	b.n	4150 <encode_uint+0x58>

	/* Record required alternate forms.  This can be determined
	 * from the radix without re-checking specifier.
	 */
	if (conv->flag_hash) {
    419c:	9b01      	ldr	r3, [sp, #4]
    419e:	781b      	ldrb	r3, [r3, #0]
    41a0:	f013 0f20 	tst.w	r3, #32
    41a4:	d005      	beq.n	41b2 <__data_size+0x5>
		if (radix == 8) {
    41a6:	f1b9 0f08 	cmp.w	r9, #8
    41aa:	d006      	beq.n	41ba <__data_size+0xd>
			conv->altform_0 = true;
		} else if (radix == 16) {
    41ac:	f1b9 0f10 	cmp.w	r9, #16
    41b0:	d009      	beq.n	41c6 <__data_size+0x19>
			;
		}
	}

	return bp;
}
    41b2:	4630      	mov	r0, r6
    41b4:	b003      	add	sp, #12
    41b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
    41ba:	9a01      	ldr	r2, [sp, #4]
    41bc:	7893      	ldrb	r3, [r2, #2]
    41be:	f043 0308 	orr.w	r3, r3, #8
    41c2:	7093      	strb	r3, [r2, #2]
    41c4:	e7f5      	b.n	41b2 <__data_size+0x5>
			conv->altform_0c = true;
    41c6:	9a01      	ldr	r2, [sp, #4]
    41c8:	7893      	ldrb	r3, [r2, #2]
    41ca:	f043 0310 	orr.w	r3, r3, #16
    41ce:	7093      	strb	r3, [r2, #2]
    41d0:	e7ef      	b.n	41b2 <__data_size+0x5>
    41d2:	bf00      	nop
    41d4:	00011abd 	.word	0x00011abd

000041d8 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    41d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    41dc:	b091      	sub	sp, #68	; 0x44
    41de:	4606      	mov	r6, r0
    41e0:	460d      	mov	r5, r1
    41e2:	4691      	mov	r9, r2
    41e4:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    41e6:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    41e8:	f899 0000 	ldrb.w	r0, [r9]
    41ec:	2800      	cmp	r0, #0
    41ee:	f000 82d5 	beq.w	479c <cbvprintf+0x5c4>
		if (*fp != '%') {
    41f2:	2825      	cmp	r0, #37	; 0x25
    41f4:	d008      	beq.n	4208 <cbvprintf+0x30>
			OUTC(*fp++);
    41f6:	f109 0901 	add.w	r9, r9, #1
    41fa:	4629      	mov	r1, r5
    41fc:	47b0      	blx	r6
    41fe:	2800      	cmp	r0, #0
    4200:	f2c0 82cd 	blt.w	479e <cbvprintf+0x5c6>
    4204:	3401      	adds	r4, #1
			continue;
    4206:	e7ef      	b.n	41e8 <cbvprintf+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
    4208:	2300      	movs	r3, #0
    420a:	9304      	str	r3, [sp, #16]
    420c:	9305      	str	r3, [sp, #20]
    420e:	9306      	str	r3, [sp, #24]
    4210:	9307      	str	r3, [sp, #28]
    4212:	9308      	str	r3, [sp, #32]
    4214:	9309      	str	r3, [sp, #36]	; 0x24
		int precision = -1;
		const char *bps = NULL;
		const char *bpe = buf + sizeof(buf);
		char sign = 0;

		fp = extract_conversion(conv, sp);
    4216:	4649      	mov	r1, r9
    4218:	a806      	add	r0, sp, #24
    421a:	f7ff fde3 	bl	3de4 <extract_conversion>
    421e:	9002      	str	r0, [sp, #8]

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
    4220:	f89d 3019 	ldrb.w	r3, [sp, #25]
    4224:	f013 0f01 	tst.w	r3, #1
    4228:	f000 8097 	beq.w	435a <cbvprintf+0x182>
			width = va_arg(ap, int);
    422c:	9b03      	ldr	r3, [sp, #12]
    422e:	1d1a      	adds	r2, r3, #4
    4230:	9203      	str	r2, [sp, #12]
    4232:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
    4234:	2f00      	cmp	r7, #0
    4236:	f2c0 8088 	blt.w	434a <cbvprintf+0x172>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
    423a:	f89d 3019 	ldrb.w	r3, [sp, #25]
    423e:	f013 0f04 	tst.w	r3, #4
    4242:	f000 809c 	beq.w	437e <cbvprintf+0x1a6>
			int arg = va_arg(ap, int);
    4246:	9b03      	ldr	r3, [sp, #12]
    4248:	1d1a      	adds	r2, r3, #4
    424a:	9203      	str	r2, [sp, #12]
    424c:	f8d3 a000 	ldr.w	sl, [r3]

			if (arg < 0) {
    4250:	f1ba 0f00 	cmp.w	sl, #0
    4254:	f2c0 808a 	blt.w	436c <cbvprintf+0x194>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
    4258:	2300      	movs	r3, #0
    425a:	9307      	str	r3, [sp, #28]
		conv->pad0_pre_exp = 0;
    425c:	9308      	str	r3, [sp, #32]
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
    425e:	f89d 301a 	ldrb.w	r3, [sp, #26]
    4262:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
    4266:	f89d 1019 	ldrb.w	r1, [sp, #25]
    426a:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
    426e:	2b01      	cmp	r3, #1
    4270:	f000 808e 	beq.w	4390 <cbvprintf+0x1b8>
			if (length_mod == LENGTH_HH) {
				value->sint = (char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
    4274:	2b02      	cmp	r3, #2
    4276:	f000 80d3 	beq.w	4420 <cbvprintf+0x248>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
    427a:	2b04      	cmp	r3, #4
    427c:	f000 8124 	beq.w	44c8 <cbvprintf+0x2f0>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
    4280:	2b03      	cmp	r3, #3
    4282:	f000 813b 	beq.w	44fc <cbvprintf+0x324>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
    4286:	f89d 8018 	ldrb.w	r8, [sp, #24]
    428a:	f018 0b03 	ands.w	fp, r8, #3
    428e:	f040 813b 	bne.w	4508 <cbvprintf+0x330>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
    4292:	f89d 301b 	ldrb.w	r3, [sp, #27]
    4296:	3b25      	subs	r3, #37	; 0x25
    4298:	2b53      	cmp	r3, #83	; 0x53
    429a:	f200 81e6 	bhi.w	466a <cbvprintf+0x492>
    429e:	e8df f013 	tbh	[pc, r3, lsl #1]
    42a2:	0140      	.short	0x0140
    42a4:	01e401e4 	.word	0x01e401e4
    42a8:	01e401e4 	.word	0x01e401e4
    42ac:	01e401e4 	.word	0x01e401e4
    42b0:	01e401e4 	.word	0x01e401e4
    42b4:	01e401e4 	.word	0x01e401e4
    42b8:	01e401e4 	.word	0x01e401e4
    42bc:	01e401e4 	.word	0x01e401e4
    42c0:	01e401e4 	.word	0x01e401e4
    42c4:	01e401e4 	.word	0x01e401e4
    42c8:	01e401e4 	.word	0x01e401e4
    42cc:	01e401e4 	.word	0x01e401e4
    42d0:	01e401e4 	.word	0x01e401e4
    42d4:	01e401e4 	.word	0x01e401e4
    42d8:	01e401e4 	.word	0x01e401e4
    42dc:	01e401e4 	.word	0x01e401e4
    42e0:	01e401e4 	.word	0x01e401e4
    42e4:	01e401e4 	.word	0x01e401e4
    42e8:	01e401e4 	.word	0x01e401e4
    42ec:	01e401e4 	.word	0x01e401e4
    42f0:	01e401e4 	.word	0x01e401e4
    42f4:	01e401e4 	.word	0x01e401e4
    42f8:	01e401e4 	.word	0x01e401e4
    42fc:	01e401e4 	.word	0x01e401e4
    4300:	01e401e4 	.word	0x01e401e4
    4304:	01e401e4 	.word	0x01e401e4
    4308:	01e40181 	.word	0x01e40181
    430c:	01e401e4 	.word	0x01e401e4
    4310:	01e401e4 	.word	0x01e401e4
    4314:	01e401e4 	.word	0x01e401e4
    4318:	01e401e4 	.word	0x01e401e4
    431c:	015e01e4 	.word	0x015e01e4
    4320:	01e40167 	.word	0x01e40167
    4324:	01e401e4 	.word	0x01e401e4
    4328:	016701e4 	.word	0x016701e4
    432c:	01e401e4 	.word	0x01e401e4
    4330:	01e401e4 	.word	0x01e401e4
    4334:	018101be 	.word	0x018101be
    4338:	01e401a2 	.word	0x01e401a2
    433c:	014d01e4 	.word	0x014d01e4
    4340:	018101e4 	.word	0x018101e4
    4344:	01e401e4 	.word	0x01e401e4
    4348:	0181      	.short	0x0181
				conv->flag_dash = true;
    434a:	f89d 3018 	ldrb.w	r3, [sp, #24]
    434e:	f043 0304 	orr.w	r3, r3, #4
    4352:	f88d 3018 	strb.w	r3, [sp, #24]
				width = -width;
    4356:	427f      	negs	r7, r7
    4358:	e76f      	b.n	423a <cbvprintf+0x62>
		} else if (conv->width_present) {
    435a:	f99d 3018 	ldrsb.w	r3, [sp, #24]
    435e:	2b00      	cmp	r3, #0
    4360:	db02      	blt.n	4368 <cbvprintf+0x190>
		int width = -1;
    4362:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
    4366:	e768      	b.n	423a <cbvprintf+0x62>
			width = conv->width_value;
    4368:	9f07      	ldr	r7, [sp, #28]
    436a:	e766      	b.n	423a <cbvprintf+0x62>
				conv->prec_present = false;
    436c:	f89d 3019 	ldrb.w	r3, [sp, #25]
    4370:	f36f 0341 	bfc	r3, #1, #1
    4374:	f88d 3019 	strb.w	r3, [sp, #25]
		int precision = -1;
    4378:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
    437c:	e76c      	b.n	4258 <cbvprintf+0x80>
		} else if (conv->prec_present) {
    437e:	f013 0f02 	tst.w	r3, #2
    4382:	d002      	beq.n	438a <cbvprintf+0x1b2>
			precision = conv->prec_value;
    4384:	f8dd a020 	ldr.w	sl, [sp, #32]
    4388:	e766      	b.n	4258 <cbvprintf+0x80>
		int precision = -1;
    438a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
    438e:	e763      	b.n	4258 <cbvprintf+0x80>
			switch (length_mod) {
    4390:	1ecb      	subs	r3, r1, #3
    4392:	2b04      	cmp	r3, #4
    4394:	d804      	bhi.n	43a0 <cbvprintf+0x1c8>
    4396:	e8df f003 	tbb	[pc, r3]
    439a:	1d0b      	.short	0x1d0b
    439c:	3529      	.short	0x3529
    439e:	35          	.byte	0x35
    439f:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
    43a0:	9b03      	ldr	r3, [sp, #12]
    43a2:	1d1a      	adds	r2, r3, #4
    43a4:	9203      	str	r2, [sp, #12]
    43a6:	681b      	ldr	r3, [r3, #0]
    43a8:	17da      	asrs	r2, r3, #31
    43aa:	9304      	str	r3, [sp, #16]
    43ac:	9205      	str	r2, [sp, #20]
				break;
    43ae:	e006      	b.n	43be <cbvprintf+0x1e6>
					value->sint = va_arg(ap, long);
    43b0:	9b03      	ldr	r3, [sp, #12]
    43b2:	1d1a      	adds	r2, r3, #4
    43b4:	9203      	str	r2, [sp, #12]
    43b6:	681b      	ldr	r3, [r3, #0]
    43b8:	17da      	asrs	r2, r3, #31
    43ba:	9304      	str	r3, [sp, #16]
    43bc:	9205      	str	r2, [sp, #20]
			if (length_mod == LENGTH_HH) {
    43be:	2901      	cmp	r1, #1
    43c0:	d028      	beq.n	4414 <cbvprintf+0x23c>
			} else if (length_mod == LENGTH_H) {
    43c2:	2902      	cmp	r1, #2
    43c4:	f47f af5f 	bne.w	4286 <cbvprintf+0xae>
				value->sint = (short)value->sint;
    43c8:	f9bd 3010 	ldrsh.w	r3, [sp, #16]
    43cc:	17da      	asrs	r2, r3, #31
    43ce:	9304      	str	r3, [sp, #16]
    43d0:	9205      	str	r2, [sp, #20]
    43d2:	e758      	b.n	4286 <cbvprintf+0xae>
					(sint_value_type)va_arg(ap, long long);
    43d4:	9b03      	ldr	r3, [sp, #12]
    43d6:	3307      	adds	r3, #7
    43d8:	f023 0307 	bic.w	r3, r3, #7
    43dc:	f103 0208 	add.w	r2, r3, #8
    43e0:	9203      	str	r2, [sp, #12]
    43e2:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
    43e6:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
    43ea:	e7e8      	b.n	43be <cbvprintf+0x1e6>
					(sint_value_type)va_arg(ap, intmax_t);
    43ec:	9b03      	ldr	r3, [sp, #12]
    43ee:	3307      	adds	r3, #7
    43f0:	f023 0307 	bic.w	r3, r3, #7
    43f4:	f103 0208 	add.w	r2, r3, #8
    43f8:	9203      	str	r2, [sp, #12]
    43fa:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
    43fe:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
    4402:	e7dc      	b.n	43be <cbvprintf+0x1e6>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    4404:	9b03      	ldr	r3, [sp, #12]
    4406:	1d1a      	adds	r2, r3, #4
    4408:	9203      	str	r2, [sp, #12]
    440a:	681b      	ldr	r3, [r3, #0]
    440c:	17da      	asrs	r2, r3, #31
				value->sint =
    440e:	9304      	str	r3, [sp, #16]
    4410:	9205      	str	r2, [sp, #20]
				break;
    4412:	e7d4      	b.n	43be <cbvprintf+0x1e6>
				value->sint = (char)value->sint;
    4414:	f89d 3010 	ldrb.w	r3, [sp, #16]
    4418:	9304      	str	r3, [sp, #16]
    441a:	2300      	movs	r3, #0
    441c:	9305      	str	r3, [sp, #20]
    441e:	e732      	b.n	4286 <cbvprintf+0xae>
			switch (length_mod) {
    4420:	1ecb      	subs	r3, r1, #3
    4422:	2b04      	cmp	r3, #4
    4424:	d804      	bhi.n	4430 <cbvprintf+0x258>
    4426:	e8df f003 	tbb	[pc, r3]
    442a:	1f0b      	.short	0x1f0b
    442c:	4135      	.short	0x4135
    442e:	41          	.byte	0x41
    442f:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
    4430:	9b03      	ldr	r3, [sp, #12]
    4432:	1d1a      	adds	r2, r3, #4
    4434:	9203      	str	r2, [sp, #12]
    4436:	681b      	ldr	r3, [r3, #0]
    4438:	9304      	str	r3, [sp, #16]
    443a:	2300      	movs	r3, #0
    443c:	9305      	str	r3, [sp, #20]
				break;
    443e:	e01e      	b.n	447e <cbvprintf+0x2a6>
				    && (conv->specifier == 'c')) {
    4440:	f89d 301b 	ldrb.w	r3, [sp, #27]
				if ((!WCHAR_IS_SIGNED)
    4444:	2b63      	cmp	r3, #99	; 0x63
    4446:	d007      	beq.n	4458 <cbvprintf+0x280>
					value->uint = va_arg(ap, unsigned long);
    4448:	9b03      	ldr	r3, [sp, #12]
    444a:	1d1a      	adds	r2, r3, #4
    444c:	9203      	str	r2, [sp, #12]
    444e:	681b      	ldr	r3, [r3, #0]
    4450:	9304      	str	r3, [sp, #16]
    4452:	2300      	movs	r3, #0
    4454:	9305      	str	r3, [sp, #20]
    4456:	e012      	b.n	447e <cbvprintf+0x2a6>
					value->uint = (wchar_t)va_arg(ap,
    4458:	9b03      	ldr	r3, [sp, #12]
    445a:	1d1a      	adds	r2, r3, #4
    445c:	9203      	str	r2, [sp, #12]
    445e:	681b      	ldr	r3, [r3, #0]
    4460:	9304      	str	r3, [sp, #16]
    4462:	2300      	movs	r3, #0
    4464:	9305      	str	r3, [sp, #20]
    4466:	e00a      	b.n	447e <cbvprintf+0x2a6>
					(uint_value_type)va_arg(ap,
    4468:	9b03      	ldr	r3, [sp, #12]
    446a:	3307      	adds	r3, #7
    446c:	f023 0307 	bic.w	r3, r3, #7
    4470:	f103 0208 	add.w	r2, r3, #8
    4474:	9203      	str	r2, [sp, #12]
    4476:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
    447a:	e9cd 2304 	strd	r2, r3, [sp, #16]
			if (length_mod == LENGTH_HH) {
    447e:	2901      	cmp	r1, #1
    4480:	d01c      	beq.n	44bc <cbvprintf+0x2e4>
			} else if (length_mod == LENGTH_H) {
    4482:	2902      	cmp	r1, #2
    4484:	f47f aeff 	bne.w	4286 <cbvprintf+0xae>
				value->uint = (unsigned short)value->uint;
    4488:	f8bd 3010 	ldrh.w	r3, [sp, #16]
    448c:	9304      	str	r3, [sp, #16]
    448e:	2300      	movs	r3, #0
    4490:	9305      	str	r3, [sp, #20]
    4492:	e6f8      	b.n	4286 <cbvprintf+0xae>
					(uint_value_type)va_arg(ap,
    4494:	9b03      	ldr	r3, [sp, #12]
    4496:	3307      	adds	r3, #7
    4498:	f023 0307 	bic.w	r3, r3, #7
    449c:	f103 0208 	add.w	r2, r3, #8
    44a0:	9203      	str	r2, [sp, #12]
    44a2:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
    44a6:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
    44aa:	e7e8      	b.n	447e <cbvprintf+0x2a6>
					(uint_value_type)va_arg(ap, size_t);
    44ac:	9b03      	ldr	r3, [sp, #12]
    44ae:	1d1a      	adds	r2, r3, #4
    44b0:	9203      	str	r2, [sp, #12]
    44b2:	681b      	ldr	r3, [r3, #0]
				value->uint =
    44b4:	9304      	str	r3, [sp, #16]
    44b6:	2300      	movs	r3, #0
    44b8:	9305      	str	r3, [sp, #20]
				break;
    44ba:	e7e0      	b.n	447e <cbvprintf+0x2a6>
				value->uint = (unsigned char)value->uint;
    44bc:	f89d 3010 	ldrb.w	r3, [sp, #16]
    44c0:	9304      	str	r3, [sp, #16]
    44c2:	2300      	movs	r3, #0
    44c4:	9305      	str	r3, [sp, #20]
    44c6:	e6de      	b.n	4286 <cbvprintf+0xae>
			if (length_mod == LENGTH_UPPER_L) {
    44c8:	2908      	cmp	r1, #8
    44ca:	d00b      	beq.n	44e4 <cbvprintf+0x30c>
				value->dbl = va_arg(ap, double);
    44cc:	9b03      	ldr	r3, [sp, #12]
    44ce:	3307      	adds	r3, #7
    44d0:	f023 0307 	bic.w	r3, r3, #7
    44d4:	f103 0208 	add.w	r2, r3, #8
    44d8:	9203      	str	r2, [sp, #12]
    44da:	e9d3 2300 	ldrd	r2, r3, [r3]
    44de:	e9cd 2304 	strd	r2, r3, [sp, #16]
    44e2:	e6d0      	b.n	4286 <cbvprintf+0xae>
				value->ldbl = va_arg(ap, long double);
    44e4:	9b03      	ldr	r3, [sp, #12]
    44e6:	3307      	adds	r3, #7
    44e8:	f023 0307 	bic.w	r3, r3, #7
    44ec:	f103 0208 	add.w	r2, r3, #8
    44f0:	9203      	str	r2, [sp, #12]
    44f2:	e9d3 2300 	ldrd	r2, r3, [r3]
    44f6:	e9cd 2304 	strd	r2, r3, [sp, #16]
    44fa:	e6c4      	b.n	4286 <cbvprintf+0xae>
			value->ptr = va_arg(ap, void *);
    44fc:	9b03      	ldr	r3, [sp, #12]
    44fe:	1d1a      	adds	r2, r3, #4
    4500:	9203      	str	r2, [sp, #12]
    4502:	681b      	ldr	r3, [r3, #0]
    4504:	9304      	str	r3, [sp, #16]
    4506:	e6be      	b.n	4286 <cbvprintf+0xae>
			OUTS(sp, fp);
    4508:	9f02      	ldr	r7, [sp, #8]
    450a:	463b      	mov	r3, r7
    450c:	464a      	mov	r2, r9
    450e:	4629      	mov	r1, r5
    4510:	4630      	mov	r0, r6
    4512:	f009 feb9 	bl	e288 <outs>
    4516:	2800      	cmp	r0, #0
    4518:	f2c0 8141 	blt.w	479e <cbvprintf+0x5c6>
    451c:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
    451e:	46b9      	mov	r9, r7
			continue;
    4520:	e662      	b.n	41e8 <cbvprintf+0x10>
		case '%':
			OUTC('%');
    4522:	4629      	mov	r1, r5
    4524:	2025      	movs	r0, #37	; 0x25
    4526:	47b0      	blx	r6
    4528:	2800      	cmp	r0, #0
    452a:	f2c0 8138 	blt.w	479e <cbvprintf+0x5c6>
    452e:	3401      	adds	r4, #1
		char sign = 0;
    4530:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
    4532:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
    4536:	f04f 0900 	mov.w	r9, #0
			break;
    453a:	e09b      	b.n	4674 <cbvprintf+0x49c>
		case 's': {
			bps = (const char *)value->ptr;
    453c:	f8dd 9010 	ldr.w	r9, [sp, #16]

			size_t len;

			if (precision >= 0) {
    4540:	f1ba 0f00 	cmp.w	sl, #0
    4544:	db07      	blt.n	4556 <cbvprintf+0x37e>
				len = strnlen(bps, precision);
    4546:	4651      	mov	r1, sl
    4548:	4648      	mov	r0, r9
    454a:	f00a fdec 	bl	f126 <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
    454e:	eb09 0a00 	add.w	sl, r9, r0
		char sign = 0;
    4552:	46d8      	mov	r8, fp
			precision = -1;

			break;
    4554:	e08e      	b.n	4674 <cbvprintf+0x49c>
				len = strlen(bps);
    4556:	4648      	mov	r0, r9
    4558:	f7fc fc73 	bl	e42 <strlen>
    455c:	e7f7      	b.n	454e <cbvprintf+0x376>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    455e:	9b04      	ldr	r3, [sp, #16]
    4560:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
		char sign = 0;
    4564:	46d8      	mov	r8, fp
			bpe = buf + 1;
    4566:	f10d 0a29 	add.w	sl, sp, #41	; 0x29
			bps = buf;
    456a:	f10d 0928 	add.w	r9, sp, #40	; 0x28
			break;
    456e:	e081      	b.n	4674 <cbvprintf+0x49c>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
    4570:	f018 0f08 	tst.w	r8, #8
    4574:	d105      	bne.n	4582 <cbvprintf+0x3aa>
				sign = '+';
			} else if (conv->flag_space) {
    4576:	f018 0810 	ands.w	r8, r8, #16
    457a:	d004      	beq.n	4586 <cbvprintf+0x3ae>
				sign = ' ';
    457c:	f04f 0820 	mov.w	r8, #32
    4580:	e001      	b.n	4586 <cbvprintf+0x3ae>
				sign = '+';
    4582:	f04f 082b 	mov.w	r8, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
    4586:	9a04      	ldr	r2, [sp, #16]
    4588:	9b05      	ldr	r3, [sp, #20]
			if (sint < 0) {
    458a:	2b00      	cmp	r3, #0
    458c:	db02      	blt.n	4594 <cbvprintf+0x3bc>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
    458e:	9204      	str	r2, [sp, #16]
    4590:	9305      	str	r3, [sp, #20]
    4592:	e008      	b.n	45a6 <cbvprintf+0x3ce>
				value->uint = (uint_value_type)-sint;
    4594:	4252      	negs	r2, r2
    4596:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    459a:	9204      	str	r2, [sp, #16]
    459c:	9305      	str	r3, [sp, #20]
				sign = '-';
    459e:	f04f 082d 	mov.w	r8, #45	; 0x2d
    45a2:	e000      	b.n	45a6 <cbvprintf+0x3ce>
		switch (conv->specifier) {
    45a4:	46d8      	mov	r8, fp
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
    45a6:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
    45aa:	9300      	str	r3, [sp, #0]
    45ac:	ab0a      	add	r3, sp, #40	; 0x28
    45ae:	aa06      	add	r2, sp, #24
    45b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    45b4:	f7ff fda0 	bl	40f8 <encode_uint>
    45b8:	4681      	mov	r9, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
    45ba:	f1ba 0f00 	cmp.w	sl, #0
    45be:	f2c0 8088 	blt.w	46d2 <cbvprintf+0x4fa>
				size_t len = bpe - bps;
    45c2:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
    45c6:	eba3 0309 	sub.w	r3, r3, r9

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
    45ca:	f89d 2018 	ldrb.w	r2, [sp, #24]
    45ce:	f36f 1286 	bfc	r2, #6, #1
    45d2:	f88d 2018 	strb.w	r2, [sp, #24]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
    45d6:	459a      	cmp	sl, r3
    45d8:	d97e      	bls.n	46d8 <cbvprintf+0x500>
					conv->pad0_value = precision - (int)len;
    45da:	ebaa 0303 	sub.w	r3, sl, r3
    45de:	9307      	str	r3, [sp, #28]
		const char *bpe = buf + sizeof(buf);
    45e0:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
    45e4:	e046      	b.n	4674 <cbvprintf+0x49c>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
    45e6:	9804      	ldr	r0, [sp, #16]
    45e8:	b928      	cbnz	r0, 45f6 <cbvprintf+0x41e>
		char sign = 0;
    45ea:	46d8      	mov	r8, fp

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
    45ec:	f8df a1b4 	ldr.w	sl, [pc, #436]	; 47a4 <cbvprintf+0x5cc>
			bps = "(nil)";
    45f0:	f1aa 0905 	sub.w	r9, sl, #5
    45f4:	e03e      	b.n	4674 <cbvprintf+0x49c>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    45f6:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
    45fa:	9300      	str	r3, [sp, #0]
    45fc:	ab0a      	add	r3, sp, #40	; 0x28
    45fe:	aa06      	add	r2, sp, #24
    4600:	2100      	movs	r1, #0
    4602:	f7ff fd79 	bl	40f8 <encode_uint>
    4606:	4681      	mov	r9, r0
				conv->altform_0c = true;
    4608:	f89d 301a 	ldrb.w	r3, [sp, #26]
    460c:	f043 0310 	orr.w	r3, r3, #16
    4610:	f88d 301a 	strb.w	r3, [sp, #26]
				conv->specifier = 'x';
    4614:	2378      	movs	r3, #120	; 0x78
    4616:	f88d 301b 	strb.w	r3, [sp, #27]
		char sign = 0;
    461a:	46d8      	mov	r8, fp
				goto prec_int_pad0;
    461c:	e7cd      	b.n	45ba <cbvprintf+0x3e2>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
    461e:	9a04      	ldr	r2, [sp, #16]
	switch ((enum length_mod_enum)conv->length_mod) {
    4620:	f89d 3019 	ldrb.w	r3, [sp, #25]
    4624:	f3c3 03c3 	ubfx	r3, r3, #3, #4
    4628:	2b07      	cmp	r3, #7
    462a:	d806      	bhi.n	463a <cbvprintf+0x462>
    462c:	e8df f003 	tbb	[pc, r3]
    4630:	0f0d0b04 	.word	0x0f0d0b04
    4634:	1b191511 	.word	0x1b191511
		*(int *)dp = count;
    4638:	6014      	str	r4, [r2, #0]
		char sign = 0;
    463a:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
    463c:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
    4640:	f04f 0900 	mov.w	r9, #0
}
    4644:	e016      	b.n	4674 <cbvprintf+0x49c>
		*(signed char *)dp = (signed char)count;
    4646:	7014      	strb	r4, [r2, #0]
		break;
    4648:	e7f7      	b.n	463a <cbvprintf+0x462>
		*(short *)dp = (short)count;
    464a:	8014      	strh	r4, [r2, #0]
		break;
    464c:	e7f5      	b.n	463a <cbvprintf+0x462>
		*(long *)dp = (long)count;
    464e:	6014      	str	r4, [r2, #0]
		break;
    4650:	e7f3      	b.n	463a <cbvprintf+0x462>
		*(long long *)dp = (long long)count;
    4652:	17e3      	asrs	r3, r4, #31
    4654:	6014      	str	r4, [r2, #0]
    4656:	6053      	str	r3, [r2, #4]
		break;
    4658:	e7ef      	b.n	463a <cbvprintf+0x462>
		*(intmax_t *)dp = (intmax_t)count;
    465a:	17e3      	asrs	r3, r4, #31
    465c:	6014      	str	r4, [r2, #0]
    465e:	6053      	str	r3, [r2, #4]
		break;
    4660:	e7eb      	b.n	463a <cbvprintf+0x462>
		*(size_t *)dp = (size_t)count;
    4662:	6014      	str	r4, [r2, #0]
		break;
    4664:	e7e9      	b.n	463a <cbvprintf+0x462>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    4666:	6014      	str	r4, [r2, #0]
		break;
    4668:	e7e7      	b.n	463a <cbvprintf+0x462>
		switch (conv->specifier) {
    466a:	46d8      	mov	r8, fp
    466c:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
    4670:	f04f 0900 	mov.w	r9, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
    4674:	f1b9 0f00 	cmp.w	r9, #0
    4678:	f000 808d 	beq.w	4796 <cbvprintf+0x5be>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
    467c:	ebaa 0209 	sub.w	r2, sl, r9
		int pad_len = 0;

		if (sign != 0) {
    4680:	f1b8 0f00 	cmp.w	r8, #0
    4684:	d000      	beq.n	4688 <cbvprintf+0x4b0>
			nj_len += 1U;
    4686:	3201      	adds	r2, #1
		}

		if (conv->altform_0c) {
    4688:	f89d 101a 	ldrb.w	r1, [sp, #26]
    468c:	f011 0f10 	tst.w	r1, #16
    4690:	d025      	beq.n	46de <cbvprintf+0x506>
			nj_len += 2U;
    4692:	3202      	adds	r2, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
    4694:	9b07      	ldr	r3, [sp, #28]
    4696:	4413      	add	r3, r2
		if (conv->pad_fp) {
    4698:	f011 0f40 	tst.w	r1, #64	; 0x40
    469c:	d001      	beq.n	46a2 <cbvprintf+0x4ca>
			nj_len += conv->pad0_pre_exp;
    469e:	9a08      	ldr	r2, [sp, #32]
    46a0:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
    46a2:	2f00      	cmp	r7, #0
    46a4:	dd31      	ble.n	470a <cbvprintf+0x532>
			width -= (int)nj_len;
    46a6:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
    46a8:	f89d 3018 	ldrb.w	r3, [sp, #24]
    46ac:	f013 0f04 	tst.w	r3, #4
    46b0:	d12b      	bne.n	470a <cbvprintf+0x532>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
    46b2:	f013 0f40 	tst.w	r3, #64	; 0x40
    46b6:	d017      	beq.n	46e8 <cbvprintf+0x510>
					if (sign != 0) {
    46b8:	f1b8 0f00 	cmp.w	r8, #0
    46bc:	d017      	beq.n	46ee <cbvprintf+0x516>
						OUTC(sign);
    46be:	4629      	mov	r1, r5
    46c0:	4640      	mov	r0, r8
    46c2:	47b0      	blx	r6
    46c4:	2800      	cmp	r0, #0
    46c6:	db6a      	blt.n	479e <cbvprintf+0x5c6>
    46c8:	3401      	adds	r4, #1
						sign = 0;
    46ca:	46d8      	mov	r8, fp
					}
					pad = '0';
    46cc:	f04f 0b30 	mov.w	fp, #48	; 0x30
    46d0:	e00f      	b.n	46f2 <cbvprintf+0x51a>
		const char *bpe = buf + sizeof(buf);
    46d2:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
    46d6:	e7cd      	b.n	4674 <cbvprintf+0x49c>
    46d8:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
    46dc:	e7ca      	b.n	4674 <cbvprintf+0x49c>
		} else if (conv->altform_0) {
    46de:	f011 0f08 	tst.w	r1, #8
    46e2:	d0d7      	beq.n	4694 <cbvprintf+0x4bc>
			nj_len += 1U;
    46e4:	3201      	adds	r2, #1
    46e6:	e7d5      	b.n	4694 <cbvprintf+0x4bc>
				char pad = ' ';
    46e8:	f04f 0b20 	mov.w	fp, #32
    46ec:	e001      	b.n	46f2 <cbvprintf+0x51a>
					pad = '0';
    46ee:	f04f 0b30 	mov.w	fp, #48	; 0x30
    46f2:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
    46f4:	1e5f      	subs	r7, r3, #1
    46f6:	2b00      	cmp	r3, #0
    46f8:	dd07      	ble.n	470a <cbvprintf+0x532>
					OUTC(pad);
    46fa:	4629      	mov	r1, r5
    46fc:	4658      	mov	r0, fp
    46fe:	47b0      	blx	r6
    4700:	2800      	cmp	r0, #0
    4702:	db4c      	blt.n	479e <cbvprintf+0x5c6>
    4704:	3401      	adds	r4, #1
				while (width-- > 0) {
    4706:	463b      	mov	r3, r7
    4708:	e7f4      	b.n	46f4 <cbvprintf+0x51c>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
    470a:	f1b8 0f00 	cmp.w	r8, #0
    470e:	d005      	beq.n	471c <cbvprintf+0x544>
			OUTC(sign);
    4710:	4629      	mov	r1, r5
    4712:	4640      	mov	r0, r8
    4714:	47b0      	blx	r6
    4716:	2800      	cmp	r0, #0
    4718:	db41      	blt.n	479e <cbvprintf+0x5c6>
    471a:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
    471c:	f89d 301a 	ldrb.w	r3, [sp, #26]
    4720:	f3c3 1200 	ubfx	r2, r3, #4, #1
    4724:	f3c3 03c0 	ubfx	r3, r3, #3, #1
    4728:	4313      	orrs	r3, r2
    472a:	d005      	beq.n	4738 <cbvprintf+0x560>
				OUTC('0');
    472c:	4629      	mov	r1, r5
    472e:	2030      	movs	r0, #48	; 0x30
    4730:	47b0      	blx	r6
    4732:	2800      	cmp	r0, #0
    4734:	db33      	blt.n	479e <cbvprintf+0x5c6>
    4736:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
    4738:	f89d 301a 	ldrb.w	r3, [sp, #26]
    473c:	f013 0f10 	tst.w	r3, #16
    4740:	d006      	beq.n	4750 <cbvprintf+0x578>
				OUTC(conv->specifier);
    4742:	4629      	mov	r1, r5
    4744:	f89d 001b 	ldrb.w	r0, [sp, #27]
    4748:	47b0      	blx	r6
    474a:	2800      	cmp	r0, #0
    474c:	db27      	blt.n	479e <cbvprintf+0x5c6>
    474e:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
    4750:	9b07      	ldr	r3, [sp, #28]
			while (pad_len-- > 0) {
    4752:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
    4756:	2b00      	cmp	r3, #0
    4758:	dd07      	ble.n	476a <cbvprintf+0x592>
				OUTC('0');
    475a:	4629      	mov	r1, r5
    475c:	2030      	movs	r0, #48	; 0x30
    475e:	47b0      	blx	r6
    4760:	2800      	cmp	r0, #0
    4762:	db1c      	blt.n	479e <cbvprintf+0x5c6>
    4764:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
    4766:	4643      	mov	r3, r8
    4768:	e7f3      	b.n	4752 <cbvprintf+0x57a>
			}

			OUTS(bps, bpe);
    476a:	4653      	mov	r3, sl
    476c:	464a      	mov	r2, r9
    476e:	4629      	mov	r1, r5
    4770:	4630      	mov	r0, r6
    4772:	f009 fd89 	bl	e288 <outs>
    4776:	2800      	cmp	r0, #0
    4778:	db11      	blt.n	479e <cbvprintf+0x5c6>
    477a:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
    477c:	2f00      	cmp	r7, #0
    477e:	dd07      	ble.n	4790 <cbvprintf+0x5b8>
			OUTC(' ');
    4780:	4629      	mov	r1, r5
    4782:	2020      	movs	r0, #32
    4784:	47b0      	blx	r6
    4786:	2800      	cmp	r0, #0
    4788:	db09      	blt.n	479e <cbvprintf+0x5c6>
    478a:	3401      	adds	r4, #1
			--width;
    478c:	3f01      	subs	r7, #1
    478e:	e7f5      	b.n	477c <cbvprintf+0x5a4>
		fp = extract_conversion(conv, sp);
    4790:	f8dd 9008 	ldr.w	r9, [sp, #8]
    4794:	e528      	b.n	41e8 <cbvprintf+0x10>
    4796:	f8dd 9008 	ldr.w	r9, [sp, #8]
    479a:	e525      	b.n	41e8 <cbvprintf+0x10>
		}
	}

	return count;
    479c:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
    479e:	b011      	add	sp, #68	; 0x44
    47a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    47a4:	00010135 	.word	0x00010135

000047a8 <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    47a8:	b508      	push	{r3, lr}
	__asm__ volatile(
    47aa:	f04f 0220 	mov.w	r2, #32
    47ae:	f3ef 8311 	mrs	r3, BASEPRI
    47b2:	f382 8812 	msr	BASEPRI_MAX, r2
    47b6:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
    47ba:	f001 ffff 	bl	67bc <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    47be:	4803      	ldr	r0, [pc, #12]	; (47cc <sys_reboot+0x24>)
    47c0:	f009 fc7a 	bl	e0b8 <printk>
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    47c4:	f000 ffa8 	bl	5718 <arch_cpu_idle>
    47c8:	e7fc      	b.n	47c4 <sys_reboot+0x1c>
    47ca:	bf00      	nop
    47cc:	00010138 	.word	0x00010138

000047d0 <msg_process>:

static void msg_process(union log_msgs msg, bool bypass)
{
	struct log_backend const *backend;

	if (!bypass) {
    47d0:	2900      	cmp	r1, #0
    47d2:	d150      	bne.n	4876 <msg_process+0xa6>
{
    47d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    47d8:	4607      	mov	r7, r0
		    IS_ENABLED(CONFIG_LOG_DETECT_MISSED_STRDUP) &&
		    !panic_mode) {
			detect_missed_strdup(msg.msg);
		}

		for (int i = 0; i < log_backend_count_get(); i++) {
    47da:	2400      	movs	r4, #0
    47dc:	e022      	b.n	4824 <msg_process+0x54>
 * @return True if backend is active, false otherwise.
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
    47de:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4878 <msg_process+0xa8>
    47e2:	f44f 7399 	mov.w	r3, #306	; 0x132
    47e6:	464a      	mov	r2, r9
    47e8:	4924      	ldr	r1, [pc, #144]	; (487c <msg_process+0xac>)
    47ea:	4825      	ldr	r0, [pc, #148]	; (4880 <msg_process+0xb0>)
    47ec:	f009 fd6d 	bl	e2ca <assert_print>
    47f0:	f44f 7199 	mov.w	r1, #306	; 0x132
    47f4:	4648      	mov	r0, r9
    47f6:	f009 fd61 	bl	e2bc <assert_post_action>
    47fa:	e01f      	b.n	483c <msg_process+0x6c>
	__ASSERT_NO_MSG(backend != NULL);
    47fc:	f8df 9078 	ldr.w	r9, [pc, #120]	; 4878 <msg_process+0xa8>
    4800:	2385      	movs	r3, #133	; 0x85
    4802:	464a      	mov	r2, r9
    4804:	491d      	ldr	r1, [pc, #116]	; (487c <msg_process+0xac>)
    4806:	481e      	ldr	r0, [pc, #120]	; (4880 <msg_process+0xb0>)
    4808:	f009 fd5f 	bl	e2ca <assert_print>
    480c:	2185      	movs	r1, #133	; 0x85
    480e:	4648      	mov	r0, r9
    4810:	f009 fd54 	bl	e2bc <assert_post_action>
    4814:	e01e      	b.n	4854 <msg_process+0x84>
	backend->api->process(backend, msg);
    4816:	f858 3005 	ldr.w	r3, [r8, r5]
    481a:	681b      	ldr	r3, [r3, #0]
    481c:	4639      	mov	r1, r7
    481e:	4630      	mov	r0, r6
    4820:	4798      	blx	r3
    4822:	3401      	adds	r4, #1
    4824:	4b17      	ldr	r3, [pc, #92]	; (4884 <msg_process+0xb4>)
    4826:	4a18      	ldr	r2, [pc, #96]	; (4888 <msg_process+0xb8>)
    4828:	1a9b      	subs	r3, r3, r2
    482a:	ebb4 1f23 	cmp.w	r4, r3, asr #4
    482e:	da20      	bge.n	4872 <msg_process+0xa2>
	return &__log_backends_start[idx];
    4830:	ea4f 1804 	mov.w	r8, r4, lsl #4
    4834:	4d14      	ldr	r5, [pc, #80]	; (4888 <msg_process+0xb8>)
	__ASSERT_NO_MSG(backend != NULL);
    4836:	eb15 1604 	adds.w	r6, r5, r4, lsl #4
    483a:	d0d0      	beq.n	47de <msg_process+0xe>
	return backend->cb->active;
    483c:	6873      	ldr	r3, [r6, #4]
    483e:	795b      	ldrb	r3, [r3, #5]
			backend = log_backend_get(i);
			if (log_backend_is_active(backend) &&
    4840:	2b00      	cmp	r3, #0
    4842:	d0ee      	beq.n	4822 <msg_process+0x52>
			    msg_filter_check(backend, msg)) {
    4844:	4639      	mov	r1, r7
    4846:	4630      	mov	r0, r6
    4848:	f009 fd50 	bl	e2ec <msg_filter_check>
			if (log_backend_is_active(backend) &&
    484c:	2800      	cmp	r0, #0
    484e:	d0e8      	beq.n	4822 <msg_process+0x52>
	__ASSERT_NO_MSG(backend != NULL);
    4850:	2e00      	cmp	r6, #0
    4852:	d0d3      	beq.n	47fc <msg_process+0x2c>
	__ASSERT_NO_MSG(msg != NULL);
    4854:	2f00      	cmp	r7, #0
    4856:	d1de      	bne.n	4816 <msg_process+0x46>
    4858:	f8df 901c 	ldr.w	r9, [pc, #28]	; 4878 <msg_process+0xa8>
    485c:	2386      	movs	r3, #134	; 0x86
    485e:	464a      	mov	r2, r9
    4860:	490a      	ldr	r1, [pc, #40]	; (488c <msg_process+0xbc>)
    4862:	4807      	ldr	r0, [pc, #28]	; (4880 <msg_process+0xb0>)
    4864:	f009 fd31 	bl	e2ca <assert_print>
    4868:	2186      	movs	r1, #134	; 0x86
    486a:	4648      	mov	r0, r9
    486c:	f009 fd26 	bl	e2bc <assert_post_action>
    4870:	e7d1      	b.n	4816 <msg_process+0x46>
	if (IS_ENABLED(CONFIG_LOG2_DEFERRED)) {
		z_log_msg2_free(msg.msg2);
	} else if (IS_ENABLED(CONFIG_LOG1_DEFERRED)) {
		log_msg_put(msg.msg);
	}
}
    4872:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    4876:	4770      	bx	lr
    4878:	00010164 	.word	0x00010164
    487c:	0001019c 	.word	0x0001019c
    4880:	0000fd58 	.word	0x0000fd58
    4884:	0000f9e0 	.word	0x0000f9e0
    4888:	0000f9c0 	.word	0x0000f9c0
    488c:	000101b4 	.word	0x000101b4

00004890 <log_format_func_t_get>:
}
    4890:	4b01      	ldr	r3, [pc, #4]	; (4898 <log_format_func_t_get+0x8>)
    4892:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    4896:	4770      	bx	lr
    4898:	00010238 	.word	0x00010238

0000489c <log_init>:
{
    489c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return __log_backends_end - __log_backends_start;
    489e:	4b20      	ldr	r3, [pc, #128]	; (4920 <log_init+0x84>)
    48a0:	4a20      	ldr	r2, [pc, #128]	; (4924 <log_init+0x88>)
    48a2:	1a9b      	subs	r3, r3, r2
    48a4:	111e      	asrs	r6, r3, #4
	__ASSERT_NO_MSG(log_backend_count_get() < LOG_FILTERS_NUM_OF_SLOTS);
    48a6:	2b90      	cmp	r3, #144	; 0x90
    48a8:	d80e      	bhi.n	48c8 <log_init+0x2c>
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_add(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    48aa:	4b1f      	ldr	r3, [pc, #124]	; (4928 <log_init+0x8c>)
    48ac:	f3bf 8f5b 	dmb	ish
    48b0:	e853 2f00 	ldrex	r2, [r3]
    48b4:	1c51      	adds	r1, r2, #1
    48b6:	e843 1000 	strex	r0, r1, [r3]
    48ba:	2800      	cmp	r0, #0
    48bc:	d1f8      	bne.n	48b0 <log_init+0x14>
    48be:	f3bf 8f5b 	dmb	ish
	if (atomic_inc(&initialized) != 0) {
    48c2:	bb5a      	cbnz	r2, 491c <log_init+0x80>
	for (i = 0; i < log_backend_count_get(); i++) {
    48c4:	2400      	movs	r4, #0
    48c6:	e017      	b.n	48f8 <log_init+0x5c>
	__ASSERT_NO_MSG(log_backend_count_get() < LOG_FILTERS_NUM_OF_SLOTS);
    48c8:	4c18      	ldr	r4, [pc, #96]	; (492c <log_init+0x90>)
    48ca:	f240 2373 	movw	r3, #627	; 0x273
    48ce:	4622      	mov	r2, r4
    48d0:	4917      	ldr	r1, [pc, #92]	; (4930 <log_init+0x94>)
    48d2:	4818      	ldr	r0, [pc, #96]	; (4934 <log_init+0x98>)
    48d4:	f009 fcf9 	bl	e2ca <assert_print>
    48d8:	f240 2173 	movw	r1, #627	; 0x273
    48dc:	4620      	mov	r0, r4
    48de:	f009 fced 	bl	e2bc <assert_post_action>
    48e2:	e7e2      	b.n	48aa <log_init+0xe>
					   backend->cb->ctx,
    48e4:	4b0f      	ldr	r3, [pc, #60]	; (4924 <log_init+0x88>)
    48e6:	eb03 1307 	add.w	r3, r3, r7, lsl #4
    48ea:	685b      	ldr	r3, [r3, #4]
			log_backend_enable(backend,
    48ec:	2204      	movs	r2, #4
    48ee:	6819      	ldr	r1, [r3, #0]
    48f0:	4628      	mov	r0, r5
    48f2:	f000 f8d3 	bl	4a9c <log_backend_enable>
	for (i = 0; i < log_backend_count_get(); i++) {
    48f6:	3401      	adds	r4, #1
    48f8:	42b4      	cmp	r4, r6
    48fa:	da0f      	bge.n	491c <log_init+0x80>
		const struct log_backend *backend = log_backend_get(i);
    48fc:	4627      	mov	r7, r4
	return &__log_backends_start[idx];
    48fe:	4d09      	ldr	r5, [pc, #36]	; (4924 <log_init+0x88>)
    4900:	eb05 1504 	add.w	r5, r5, r4, lsl #4
		if (backend->autostart) {
    4904:	7b2b      	ldrb	r3, [r5, #12]
    4906:	2b00      	cmp	r3, #0
    4908:	d0f5      	beq.n	48f6 <log_init+0x5a>
			if (backend->api->init != NULL) {
    490a:	0123      	lsls	r3, r4, #4
    490c:	4a05      	ldr	r2, [pc, #20]	; (4924 <log_init+0x88>)
    490e:	58d3      	ldr	r3, [r2, r3]
    4910:	699b      	ldr	r3, [r3, #24]
    4912:	2b00      	cmp	r3, #0
    4914:	d0e6      	beq.n	48e4 <log_init+0x48>
				backend->api->init(backend);
    4916:	4628      	mov	r0, r5
    4918:	4798      	blx	r3
    491a:	e7e3      	b.n	48e4 <log_init+0x48>
}
    491c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    491e:	bf00      	nop
    4920:	0000f9e0 	.word	0x0000f9e0
    4924:	0000f9c0 	.word	0x0000f9c0
    4928:	20004634 	.word	0x20004634
    492c:	000101c8 	.word	0x000101c8
    4930:	00010210 	.word	0x00010210
    4934:	0000fd58 	.word	0x0000fd58

00004938 <log_set_timestamp_func>:
	if (timestamp_getter == NULL) {
    4938:	b138      	cbz	r0, 494a <log_set_timestamp_func+0x12>
{
    493a:	b508      	push	{r3, lr}
	timestamp_func = timestamp_getter;
    493c:	4a04      	ldr	r2, [pc, #16]	; (4950 <log_set_timestamp_func+0x18>)
    493e:	6010      	str	r0, [r2, #0]
	log_output_timestamp_freq_set(freq);
    4940:	4608      	mov	r0, r1
    4942:	f000 fac3 	bl	4ecc <log_output_timestamp_freq_set>
	return 0;
    4946:	2000      	movs	r0, #0
}
    4948:	bd08      	pop	{r3, pc}
		return -EINVAL;
    494a:	f06f 0015 	mvn.w	r0, #21
}
    494e:	4770      	bx	lr
    4950:	20004004 	.word	0x20004004

00004954 <log_core_init>:
{
    4954:	b508      	push	{r3, lr}
	panic_mode = false;
    4956:	2300      	movs	r3, #0
    4958:	4a04      	ldr	r2, [pc, #16]	; (496c <log_core_init+0x18>)
    495a:	7013      	strb	r3, [r2, #0]
	dropped_cnt = 0;
    495c:	4a04      	ldr	r2, [pc, #16]	; (4970 <log_core_init+0x1c>)
    495e:	6013      	str	r3, [r2, #0]
	log_set_timestamp_func(_timestamp_func, freq);
    4960:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    4964:	4803      	ldr	r0, [pc, #12]	; (4974 <log_core_init+0x20>)
    4966:	f7ff ffe7 	bl	4938 <log_set_timestamp_func>
}
    496a:	bd08      	pop	{r3, pc}
    496c:	20005391 	.word	0x20005391
    4970:	20004630 	.word	0x20004630
    4974:	0000e2f1 	.word	0x0000e2f1

00004978 <z_impl_log_panic>:
	if (panic_mode) {
    4978:	4b20      	ldr	r3, [pc, #128]	; (49fc <z_impl_log_panic+0x84>)
    497a:	781b      	ldrb	r3, [r3, #0]
    497c:	b103      	cbz	r3, 4980 <z_impl_log_panic+0x8>
    497e:	4770      	bx	lr
{
    4980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	log_init();
    4984:	f7ff ff8a 	bl	489c <log_init>
	for (int i = 0; i < log_backend_count_get(); i++) {
    4988:	2400      	movs	r4, #0
    498a:	e013      	b.n	49b4 <z_impl_log_panic+0x3c>
	__ASSERT_NO_MSG(backend != NULL);
    498c:	f8df 8070 	ldr.w	r8, [pc, #112]	; 4a00 <z_impl_log_panic+0x88>
    4990:	f44f 7399 	mov.w	r3, #306	; 0x132
    4994:	4642      	mov	r2, r8
    4996:	491b      	ldr	r1, [pc, #108]	; (4a04 <z_impl_log_panic+0x8c>)
    4998:	481b      	ldr	r0, [pc, #108]	; (4a08 <z_impl_log_panic+0x90>)
    499a:	f009 fc96 	bl	e2ca <assert_print>
    499e:	f44f 7199 	mov.w	r1, #306	; 0x132
    49a2:	4640      	mov	r0, r8
    49a4:	f009 fc8a 	bl	e2bc <assert_post_action>
    49a8:	e00f      	b.n	49ca <z_impl_log_panic+0x52>
	backend->api->panic(backend);
    49aa:	597b      	ldr	r3, [r7, r5]
    49ac:	695b      	ldr	r3, [r3, #20]
    49ae:	4630      	mov	r0, r6
    49b0:	4798      	blx	r3
    49b2:	3401      	adds	r4, #1
    49b4:	4b15      	ldr	r3, [pc, #84]	; (4a0c <z_impl_log_panic+0x94>)
    49b6:	4a16      	ldr	r2, [pc, #88]	; (4a10 <z_impl_log_panic+0x98>)
    49b8:	1a9b      	subs	r3, r3, r2
    49ba:	ebb4 1f23 	cmp.w	r4, r3, asr #4
    49be:	da17      	bge.n	49f0 <z_impl_log_panic+0x78>
	return &__log_backends_start[idx];
    49c0:	0127      	lsls	r7, r4, #4
    49c2:	4d13      	ldr	r5, [pc, #76]	; (4a10 <z_impl_log_panic+0x98>)
	__ASSERT_NO_MSG(backend != NULL);
    49c4:	eb15 1604 	adds.w	r6, r5, r4, lsl #4
    49c8:	d0e0      	beq.n	498c <z_impl_log_panic+0x14>
	return backend->cb->active;
    49ca:	6873      	ldr	r3, [r6, #4]
    49cc:	795b      	ldrb	r3, [r3, #5]
		if (log_backend_is_active(backend)) {
    49ce:	2b00      	cmp	r3, #0
    49d0:	d0ef      	beq.n	49b2 <z_impl_log_panic+0x3a>
	__ASSERT_NO_MSG(backend != NULL);
    49d2:	2e00      	cmp	r6, #0
    49d4:	d1e9      	bne.n	49aa <z_impl_log_panic+0x32>
    49d6:	f8df 8028 	ldr.w	r8, [pc, #40]	; 4a00 <z_impl_log_panic+0x88>
    49da:	23d7      	movs	r3, #215	; 0xd7
    49dc:	4642      	mov	r2, r8
    49de:	4909      	ldr	r1, [pc, #36]	; (4a04 <z_impl_log_panic+0x8c>)
    49e0:	4809      	ldr	r0, [pc, #36]	; (4a08 <z_impl_log_panic+0x90>)
    49e2:	f009 fc72 	bl	e2ca <assert_print>
    49e6:	21d7      	movs	r1, #215	; 0xd7
    49e8:	4640      	mov	r0, r8
    49ea:	f009 fc67 	bl	e2bc <assert_post_action>
    49ee:	e7dc      	b.n	49aa <z_impl_log_panic+0x32>
	panic_mode = true;
    49f0:	4b02      	ldr	r3, [pc, #8]	; (49fc <z_impl_log_panic+0x84>)
    49f2:	2201      	movs	r2, #1
    49f4:	701a      	strb	r2, [r3, #0]
}
    49f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    49fa:	bf00      	nop
    49fc:	20005391 	.word	0x20005391
    4a00:	00010164 	.word	0x00010164
    4a04:	0001019c 	.word	0x0001019c
    4a08:	0000fd58 	.word	0x0000fd58
    4a0c:	0000f9e0 	.word	0x0000f9e0
    4a10:	0000f9c0 	.word	0x0000f9c0

00004a14 <z_log_notify_backend_enabled>:
	 */
	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD) && !backend_attached) {
		k_sem_give(&log_process_thread_sem);
	}

	backend_attached = true;
    4a14:	4b01      	ldr	r3, [pc, #4]	; (4a1c <z_log_notify_backend_enabled+0x8>)
    4a16:	2201      	movs	r2, #1
    4a18:	701a      	strb	r2, [r3, #0]
}
    4a1a:	4770      	bx	lr
    4a1c:	20005390 	.word	0x20005390

00004a20 <z_log_dropped>:
    4a20:	4b0d      	ldr	r3, [pc, #52]	; (4a58 <z_log_dropped+0x38>)
    4a22:	f3bf 8f5b 	dmb	ish
    4a26:	e853 2f00 	ldrex	r2, [r3]
    4a2a:	3201      	adds	r2, #1
    4a2c:	e843 2100 	strex	r1, r2, [r3]
    4a30:	2900      	cmp	r1, #0
    4a32:	d1f8      	bne.n	4a26 <z_log_dropped+0x6>
    4a34:	f3bf 8f5b 	dmb	ish
#endif

void z_log_dropped(bool buffered)
{
	atomic_inc(&dropped_cnt);
	if (buffered) {
    4a38:	b900      	cbnz	r0, 4a3c <z_log_dropped+0x1c>
		atomic_dec(&buffered_cnt);
	}
}
    4a3a:	4770      	bx	lr
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_sub(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    4a3c:	4b07      	ldr	r3, [pc, #28]	; (4a5c <z_log_dropped+0x3c>)
    4a3e:	f3bf 8f5b 	dmb	ish
    4a42:	e853 2f00 	ldrex	r2, [r3]
    4a46:	3a01      	subs	r2, #1
    4a48:	e843 2100 	strex	r1, r2, [r3]
    4a4c:	2900      	cmp	r1, #0
    4a4e:	d1f8      	bne.n	4a42 <z_log_dropped+0x22>
    4a50:	f3bf 8f5b 	dmb	ish
    4a54:	e7f1      	b.n	4a3a <z_log_dropped+0x1a>
    4a56:	bf00      	nop
    4a58:	20004630 	.word	0x20004630
    4a5c:	2000462c 	.word	0x2000462c

00004a60 <z_log_msg2_commit>:
	return (struct log_msg2 *)mpsc_pbuf_alloc(&log_buffer, wlen,
				K_MSEC(CONFIG_LOG_BLOCK_IN_THREAD_TIMEOUT_MS));
}

void z_log_msg2_commit(struct log_msg2 *msg)
{
    4a60:	b510      	push	{r4, lr}
    4a62:	4604      	mov	r4, r0
	msg->hdr.timestamp = timestamp_func();
    4a64:	4b04      	ldr	r3, [pc, #16]	; (4a78 <z_log_msg2_commit+0x18>)
    4a66:	681b      	ldr	r3, [r3, #0]
    4a68:	4798      	blx	r3
    4a6a:	60a0      	str	r0, [r4, #8]
	if (IS_ENABLED(CONFIG_LOG_MODE_IMMEDIATE)) {
		union log_msgs msgs = {
			.msg2 = (union log_msg2_generic *)msg
		};

		msg_process(msgs, false);
    4a6c:	2100      	movs	r1, #0
    4a6e:	4620      	mov	r0, r4
    4a70:	f7ff feae 	bl	47d0 <msg_process>
		return;
	}

	mpsc_pbuf_commit(&log_buffer, (union mpsc_pbuf_generic *)msg);
	z_log_msg_post_finalize();
}
    4a74:	bd10      	pop	{r4, pc}
    4a76:	bf00      	nop
    4a78:	20004004 	.word	0x20004004

00004a7c <log_source_name_get>:
	return __log_const_start[source_id].name;
}

const char *log_source_name_get(uint32_t domain_id, uint32_t src_id)
{
	return src_id < z_log_sources_count() ? log_name_get(src_id) : NULL;
    4a7c:	4b05      	ldr	r3, [pc, #20]	; (4a94 <log_source_name_get+0x18>)
    4a7e:	4a06      	ldr	r2, [pc, #24]	; (4a98 <log_source_name_get+0x1c>)
    4a80:	1a9b      	subs	r3, r3, r2
    4a82:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
    4a86:	d202      	bcs.n	4a8e <log_source_name_get+0x12>
	return __log_const_start[source_id].name;
    4a88:	f852 0031 	ldr.w	r0, [r2, r1, lsl #3]
    4a8c:	4770      	bx	lr
	return src_id < z_log_sources_count() ? log_name_get(src_id) : NULL;
    4a8e:	2000      	movs	r0, #0
}
    4a90:	4770      	bx	lr
    4a92:	bf00      	nop
    4a94:	0000f9c0 	.word	0x0000f9c0
    4a98:	0000f978 	.word	0x0000f978

00004a9c <log_backend_enable>:
}

void log_backend_enable(struct log_backend const *const backend,
			void *ctx,
			uint32_t level)
{
    4a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4a9e:	4604      	mov	r4, r0
    4aa0:	460e      	mov	r6, r1
	/* As first slot in filtering mask is reserved, backend ID has offset.*/
	uint32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);
    4aa2:	4d1e      	ldr	r5, [pc, #120]	; (4b1c <log_backend_enable+0x80>)
    4aa4:	1b45      	subs	r5, r0, r5
    4aa6:	112d      	asrs	r5, r5, #4
    4aa8:	3501      	adds	r5, #1

	if (!IS_ENABLED(CONFIG_LOG1)) {
		__ASSERT(backend->api->process, "Backend does not support v2 API");
    4aaa:	6803      	ldr	r3, [r0, #0]
    4aac:	681b      	ldr	r3, [r3, #0]
    4aae:	b163      	cbz	r3, 4aca <log_backend_enable+0x2e>
	}

	log_backend_id_set(backend, id);
    4ab0:	b2ed      	uxtb	r5, r5
	__ASSERT_NO_MSG(backend != NULL);
    4ab2:	b1cc      	cbz	r4, 4ae8 <log_backend_enable+0x4c>
	backend->cb->id = id;
    4ab4:	6863      	ldr	r3, [r4, #4]
    4ab6:	711d      	strb	r5, [r3, #4]
	__ASSERT_NO_MSG(backend != NULL);
    4ab8:	b314      	cbz	r4, 4b00 <log_backend_enable+0x64>
	backend->cb->ctx = ctx;
    4aba:	6863      	ldr	r3, [r4, #4]
    4abc:	601e      	str	r6, [r3, #0]
	backend->cb->active = true;
    4abe:	6863      	ldr	r3, [r4, #4]
    4ac0:	2201      	movs	r2, #1
    4ac2:	715a      	strb	r2, [r3, #5]
	backend_filter_set(backend, level);
	log_backend_activate(backend, ctx);

	z_log_notify_backend_enabled();
    4ac4:	f7ff ffa6 	bl	4a14 <z_log_notify_backend_enabled>
}
    4ac8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		__ASSERT(backend->api->process, "Backend does not support v2 API");
    4aca:	4f15      	ldr	r7, [pc, #84]	; (4b20 <log_backend_enable+0x84>)
    4acc:	23bb      	movs	r3, #187	; 0xbb
    4ace:	463a      	mov	r2, r7
    4ad0:	4914      	ldr	r1, [pc, #80]	; (4b24 <log_backend_enable+0x88>)
    4ad2:	4815      	ldr	r0, [pc, #84]	; (4b28 <log_backend_enable+0x8c>)
    4ad4:	f009 fbf9 	bl	e2ca <assert_print>
    4ad8:	4814      	ldr	r0, [pc, #80]	; (4b2c <log_backend_enable+0x90>)
    4ada:	f009 fbf6 	bl	e2ca <assert_print>
    4ade:	21bb      	movs	r1, #187	; 0xbb
    4ae0:	4638      	mov	r0, r7
    4ae2:	f009 fbeb 	bl	e2bc <assert_post_action>
    4ae6:	e7e3      	b.n	4ab0 <log_backend_enable+0x14>
	__ASSERT_NO_MSG(backend != NULL);
    4ae8:	4f11      	ldr	r7, [pc, #68]	; (4b30 <log_backend_enable+0x94>)
    4aea:	23e6      	movs	r3, #230	; 0xe6
    4aec:	463a      	mov	r2, r7
    4aee:	4911      	ldr	r1, [pc, #68]	; (4b34 <log_backend_enable+0x98>)
    4af0:	480d      	ldr	r0, [pc, #52]	; (4b28 <log_backend_enable+0x8c>)
    4af2:	f009 fbea 	bl	e2ca <assert_print>
    4af6:	21e6      	movs	r1, #230	; 0xe6
    4af8:	4638      	mov	r0, r7
    4afa:	f009 fbdf 	bl	e2bc <assert_post_action>
    4afe:	e7d9      	b.n	4ab4 <log_backend_enable+0x18>
	__ASSERT_NO_MSG(backend != NULL);
    4b00:	4d0b      	ldr	r5, [pc, #44]	; (4b30 <log_backend_enable+0x94>)
    4b02:	f240 1317 	movw	r3, #279	; 0x117
    4b06:	462a      	mov	r2, r5
    4b08:	490a      	ldr	r1, [pc, #40]	; (4b34 <log_backend_enable+0x98>)
    4b0a:	4807      	ldr	r0, [pc, #28]	; (4b28 <log_backend_enable+0x8c>)
    4b0c:	f009 fbdd 	bl	e2ca <assert_print>
    4b10:	f240 1117 	movw	r1, #279	; 0x117
    4b14:	4628      	mov	r0, r5
    4b16:	f009 fbd1 	bl	e2bc <assert_post_action>
    4b1a:	e7ce      	b.n	4aba <log_backend_enable+0x1e>
    4b1c:	0000f9c0 	.word	0x0000f9c0
    4b20:	00010244 	.word	0x00010244
    4b24:	000102a0 	.word	0x000102a0
    4b28:	0000fd58 	.word	0x0000fd58
    4b2c:	000102b8 	.word	0x000102b8
    4b30:	00010164 	.word	0x00010164
    4b34:	0001019c 	.word	0x0001019c

00004b38 <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *output,
			   const char *fmt, ...)
{
    4b38:	b40e      	push	{r1, r2, r3}
    4b3a:	b500      	push	{lr}
    4b3c:	b082      	sub	sp, #8
    4b3e:	4601      	mov	r1, r0
    4b40:	ab03      	add	r3, sp, #12
    4b42:	f853 2b04 	ldr.w	r2, [r3], #4
	va_list args;
	int length = 0;

	va_start(args, fmt);
    4b46:	9301      	str	r3, [sp, #4]
	length = cbvprintf(out_func, (void *)output, fmt, args);
    4b48:	4803      	ldr	r0, [pc, #12]	; (4b58 <print_formatted+0x20>)
    4b4a:	f7ff fb45 	bl	41d8 <cbvprintf>
	va_end(args);

	return length;
}
    4b4e:	b002      	add	sp, #8
    4b50:	f85d eb04 	ldr.w	lr, [sp], #4
    4b54:	b003      	add	sp, #12
    4b56:	4770      	bx	lr
    4b58:	0000e325 	.word	0x0000e325

00004b5c <timestamp_print>:
	output_date->day += seconds / SECONDS_IN_DAY;
}

static int timestamp_print(const struct log_output *output,
			   uint32_t flags, log_timestamp_t timestamp)
{
    4b5c:	b530      	push	{r4, r5, lr}
    4b5e:	b085      	sub	sp, #20
		(flags & LOG_OUTPUT_FLAG_FORMAT_TIMESTAMP) |
		(flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG) |
		IS_ENABLED(CONFIG_LOG_OUTPUT_FORMAT_LINUX_TIMESTAMP);


	if (!format) {
    4b60:	f011 0f44 	tst.w	r1, #68	; 0x44
    4b64:	d005      	beq.n	4b72 <timestamp_print+0x16>
#ifndef CONFIG_LOG_TIMESTAMP_64BIT
		length = print_formatted(output, "[%08lu] ", timestamp);
#else
		length = print_formatted(output, "[%016llu] ", timestamp);
#endif
	} else if (freq != 0U) {
    4b66:	4b1a      	ldr	r3, [pc, #104]	; (4bd0 <timestamp_print+0x74>)
    4b68:	681c      	ldr	r4, [r3, #0]
    4b6a:	b934      	cbnz	r4, 4b7a <timestamp_print+0x1e>
							"[%02u:%02u:%02u.%03u,%03u] ",
							hours, mins, seconds, ms, us);
			}
		}
	} else {
		length = 0;
    4b6c:	2000      	movs	r0, #0
	}

	return length;
}
    4b6e:	b005      	add	sp, #20
    4b70:	bd30      	pop	{r4, r5, pc}
		length = print_formatted(output, "[%08lu] ", timestamp);
    4b72:	4918      	ldr	r1, [pc, #96]	; (4bd4 <timestamp_print+0x78>)
    4b74:	f7ff ffe0 	bl	4b38 <print_formatted>
    4b78:	e7f9      	b.n	4b6e <timestamp_print+0x12>
		timestamp /= timestamp_div;
    4b7a:	4b17      	ldr	r3, [pc, #92]	; (4bd8 <timestamp_print+0x7c>)
    4b7c:	6819      	ldr	r1, [r3, #0]
    4b7e:	fbb2 f1f1 	udiv	r1, r2, r1
		total_seconds = timestamp / freq;
    4b82:	fbb1 fcf4 	udiv	ip, r1, r4
		hours = seconds / 3600U;
    4b86:	4a15      	ldr	r2, [pc, #84]	; (4bdc <timestamp_print+0x80>)
    4b88:	fba2 320c 	umull	r3, r2, r2, ip
    4b8c:	0ad2      	lsrs	r2, r2, #11
		seconds -= hours * 3600U;
    4b8e:	f44f 6e61 	mov.w	lr, #3600	; 0xe10
    4b92:	fb0e ce12 	mls	lr, lr, r2, ip
		mins = seconds / 60U;
    4b96:	4b12      	ldr	r3, [pc, #72]	; (4be0 <timestamp_print+0x84>)
    4b98:	fba3 530e 	umull	r5, r3, r3, lr
    4b9c:	095b      	lsrs	r3, r3, #5
		remainder = timestamp % freq;
    4b9e:	fb04 111c 	mls	r1, r4, ip, r1
		ms = (remainder * 1000U) / freq;
    4ba2:	f44f 7c7a 	mov.w	ip, #1000	; 0x3e8
    4ba6:	fb0c f101 	mul.w	r1, ip, r1
    4baa:	fbb1 f5f4 	udiv	r5, r1, r4
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    4bae:	fb05 1114 	mls	r1, r5, r4, r1
    4bb2:	fb0c f101 	mul.w	r1, ip, r1
    4bb6:	fbb1 f1f4 	udiv	r1, r1, r4
				length = print_formatted(output,
    4bba:	9102      	str	r1, [sp, #8]
    4bbc:	9501      	str	r5, [sp, #4]
    4bbe:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
    4bc2:	ebae 0181 	sub.w	r1, lr, r1, lsl #2
    4bc6:	9100      	str	r1, [sp, #0]
    4bc8:	4906      	ldr	r1, [pc, #24]	; (4be4 <timestamp_print+0x88>)
    4bca:	f7ff ffb5 	bl	4b38 <print_formatted>
    4bce:	e7ce      	b.n	4b6e <timestamp_print+0x12>
    4bd0:	20004638 	.word	0x20004638
    4bd4:	000102dc 	.word	0x000102dc
    4bd8:	2000463c 	.word	0x2000463c
    4bdc:	91a2b3c5 	.word	0x91a2b3c5
    4be0:	88888889 	.word	0x88888889
    4be4:	000102e8 	.word	0x000102e8

00004be8 <color_print>:

static void color_print(const struct log_output *output,
			bool color, bool start, uint32_t level)
{
	if (color) {
    4be8:	b161      	cbz	r1, 4c04 <color_print+0x1c>
{
    4bea:	b508      	push	{r3, lr}
		const char *log_color = start && (colors[level] != NULL) ?
				colors[level] : LOG_COLOR_CODE_DEFAULT;
    4bec:	b12a      	cbz	r2, 4bfa <color_print+0x12>
		const char *log_color = start && (colors[level] != NULL) ?
    4bee:	4a06      	ldr	r2, [pc, #24]	; (4c08 <color_print+0x20>)
    4bf0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    4bf4:	b912      	cbnz	r2, 4bfc <color_print+0x14>
				colors[level] : LOG_COLOR_CODE_DEFAULT;
    4bf6:	4a05      	ldr	r2, [pc, #20]	; (4c0c <color_print+0x24>)
    4bf8:	e000      	b.n	4bfc <color_print+0x14>
    4bfa:	4a04      	ldr	r2, [pc, #16]	; (4c0c <color_print+0x24>)
		print_formatted(output, "%s", log_color);
    4bfc:	4904      	ldr	r1, [pc, #16]	; (4c10 <color_print+0x28>)
    4bfe:	f7ff ff9b 	bl	4b38 <print_formatted>
	}
}
    4c02:	bd08      	pop	{r3, pc}
    4c04:	4770      	bx	lr
    4c06:	bf00      	nop
    4c08:	000103a8 	.word	0x000103a8
    4c0c:	00010304 	.word	0x00010304
    4c10:	0001030c 	.word	0x0001030c

00004c14 <newline_print>:
	if (IS_ENABLED(CONFIG_LOG_BACKEND_NET) &&
	    flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG) {
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    4c14:	f011 0f10 	tst.w	r1, #16
    4c18:	d10b      	bne.n	4c32 <newline_print+0x1e>
{
    4c1a:	b508      	push	{r3, lr}
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
    4c1c:	f011 0f20 	tst.w	r1, #32
    4c20:	d003      	beq.n	4c2a <newline_print+0x16>
		print_formatted(ctx, "\n");
    4c22:	4904      	ldr	r1, [pc, #16]	; (4c34 <newline_print+0x20>)
    4c24:	f7ff ff88 	bl	4b38 <print_formatted>
	} else {
		print_formatted(ctx, "\r\n");
	}
}
    4c28:	bd08      	pop	{r3, pc}
		print_formatted(ctx, "\r\n");
    4c2a:	4903      	ldr	r1, [pc, #12]	; (4c38 <newline_print+0x24>)
    4c2c:	f7ff ff84 	bl	4b38 <print_formatted>
    4c30:	e7fa      	b.n	4c28 <newline_print+0x14>
    4c32:	4770      	bx	lr
    4c34:	0000fbac 	.word	0x0000fbac
    4c38:	00011a98 	.word	0x00011a98

00004c3c <hexdump_line_print>:
}

static void hexdump_line_print(const struct log_output *output,
			       const uint8_t *data, uint32_t length,
			       int prefix_offset, uint32_t flags)
{
    4c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4c40:	4605      	mov	r5, r0
    4c42:	460f      	mov	r7, r1
    4c44:	4616      	mov	r6, r2
    4c46:	4698      	mov	r8, r3
	newline_print(output, flags);
    4c48:	9906      	ldr	r1, [sp, #24]
    4c4a:	f7ff ffe3 	bl	4c14 <newline_print>

	for (int i = 0; i < prefix_offset; i++) {
    4c4e:	2400      	movs	r4, #0
    4c50:	4544      	cmp	r4, r8
    4c52:	da05      	bge.n	4c60 <hexdump_line_print+0x24>
		print_formatted(output, " ");
    4c54:	4924      	ldr	r1, [pc, #144]	; (4ce8 <hexdump_line_print+0xac>)
    4c56:	4628      	mov	r0, r5
    4c58:	f7ff ff6e 	bl	4b38 <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
    4c5c:	3401      	adds	r4, #1
    4c5e:	e7f7      	b.n	4c50 <hexdump_line_print+0x14>
	}

	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    4c60:	2400      	movs	r4, #0
    4c62:	e009      	b.n	4c78 <hexdump_line_print+0x3c>
		if (i > 0 && !(i % 8)) {
			print_formatted(output, " ");
    4c64:	4920      	ldr	r1, [pc, #128]	; (4ce8 <hexdump_line_print+0xac>)
    4c66:	4628      	mov	r0, r5
    4c68:	f7ff ff66 	bl	4b38 <print_formatted>
    4c6c:	e00b      	b.n	4c86 <hexdump_line_print+0x4a>
		}

		if (i < length) {
			print_formatted(output, "%02x ", data[i]);
		} else {
			print_formatted(output, "   ");
    4c6e:	491f      	ldr	r1, [pc, #124]	; (4cec <hexdump_line_print+0xb0>)
    4c70:	4628      	mov	r0, r5
    4c72:	f7ff ff61 	bl	4b38 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    4c76:	3401      	adds	r4, #1
    4c78:	2c0f      	cmp	r4, #15
    4c7a:	dc0c      	bgt.n	4c96 <hexdump_line_print+0x5a>
		if (i > 0 && !(i % 8)) {
    4c7c:	2c00      	cmp	r4, #0
    4c7e:	dd02      	ble.n	4c86 <hexdump_line_print+0x4a>
    4c80:	f014 0f07 	tst.w	r4, #7
    4c84:	d0ee      	beq.n	4c64 <hexdump_line_print+0x28>
		if (i < length) {
    4c86:	42b4      	cmp	r4, r6
    4c88:	d2f1      	bcs.n	4c6e <hexdump_line_print+0x32>
			print_formatted(output, "%02x ", data[i]);
    4c8a:	5d3a      	ldrb	r2, [r7, r4]
    4c8c:	4918      	ldr	r1, [pc, #96]	; (4cf0 <hexdump_line_print+0xb4>)
    4c8e:	4628      	mov	r0, r5
    4c90:	f7ff ff52 	bl	4b38 <print_formatted>
    4c94:	e7ef      	b.n	4c76 <hexdump_line_print+0x3a>
		}
	}

	print_formatted(output, "|");
    4c96:	4917      	ldr	r1, [pc, #92]	; (4cf4 <hexdump_line_print+0xb8>)
    4c98:	4628      	mov	r0, r5
    4c9a:	f7ff ff4d 	bl	4b38 <print_formatted>

	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    4c9e:	2400      	movs	r4, #0
    4ca0:	e009      	b.n	4cb6 <hexdump_line_print+0x7a>
		if (i > 0 && !(i % 8)) {
			print_formatted(output, " ");
    4ca2:	4911      	ldr	r1, [pc, #68]	; (4ce8 <hexdump_line_print+0xac>)
    4ca4:	4628      	mov	r0, r5
    4ca6:	f7ff ff47 	bl	4b38 <print_formatted>
    4caa:	e00b      	b.n	4cc4 <hexdump_line_print+0x88>
		}

		if (i < length) {
			char c = (char)data[i];

			print_formatted(output, "%c",
    4cac:	4912      	ldr	r1, [pc, #72]	; (4cf8 <hexdump_line_print+0xbc>)
    4cae:	4628      	mov	r0, r5
    4cb0:	f7ff ff42 	bl	4b38 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    4cb4:	3401      	adds	r4, #1
    4cb6:	2c0f      	cmp	r4, #15
    4cb8:	dc13      	bgt.n	4ce2 <hexdump_line_print+0xa6>
		if (i > 0 && !(i % 8)) {
    4cba:	2c00      	cmp	r4, #0
    4cbc:	dd02      	ble.n	4cc4 <hexdump_line_print+0x88>
    4cbe:	f014 0f07 	tst.w	r4, #7
    4cc2:	d0ee      	beq.n	4ca2 <hexdump_line_print+0x66>
		if (i < length) {
    4cc4:	42b4      	cmp	r4, r6
    4cc6:	d207      	bcs.n	4cd8 <hexdump_line_print+0x9c>
			char c = (char)data[i];
    4cc8:	5d3a      	ldrb	r2, [r7, r4]
			      isprint((int)c) ? c : '.');
    4cca:	4b0c      	ldr	r3, [pc, #48]	; (4cfc <hexdump_line_print+0xc0>)
    4ccc:	5cd3      	ldrb	r3, [r2, r3]
			print_formatted(output, "%c",
    4cce:	f013 0f97 	tst.w	r3, #151	; 0x97
    4cd2:	d1eb      	bne.n	4cac <hexdump_line_print+0x70>
    4cd4:	222e      	movs	r2, #46	; 0x2e
    4cd6:	e7e9      	b.n	4cac <hexdump_line_print+0x70>
		} else {
			print_formatted(output, " ");
    4cd8:	4903      	ldr	r1, [pc, #12]	; (4ce8 <hexdump_line_print+0xac>)
    4cda:	4628      	mov	r0, r5
    4cdc:	f7ff ff2c 	bl	4b38 <print_formatted>
    4ce0:	e7e8      	b.n	4cb4 <hexdump_line_print+0x78>
		}
	}
}
    4ce2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4ce6:	bf00      	nop
    4ce8:	00010334 	.word	0x00010334
    4cec:	00010318 	.word	0x00010318
    4cf0:	00010310 	.word	0x00010310
    4cf4:	0001031c 	.word	0x0001031c
    4cf8:	00010320 	.word	0x00010320
    4cfc:	00011abd 	.word	0x00011abd

00004d00 <ids_print>:
{
    4d00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4d04:	4680      	mov	r8, r0
    4d06:	4616      	mov	r6, r2
    4d08:	461d      	mov	r5, r3
    4d0a:	f9bd 7018 	ldrsh.w	r7, [sp, #24]
	if (level_on) {
    4d0e:	b959      	cbnz	r1, 4d28 <ids_print+0x28>
	int total = 0;
    4d10:	2400      	movs	r4, #0
	if (source_id >= 0) {
    4d12:	2f00      	cmp	r7, #0
    4d14:	db1c      	blt.n	4d50 <ids_print+0x50>
		total += print_formatted(output,
    4d16:	b186      	cbz	r6, 4d3a <ids_print+0x3a>
				((1 << level) & LOG_FUNCTION_PREFIX_MASK)) ?
    4d18:	2301      	movs	r3, #1
    4d1a:	9a07      	ldr	r2, [sp, #28]
    4d1c:	4093      	lsls	r3, r2
				(func_on &&
    4d1e:	f013 0f10 	tst.w	r3, #16
    4d22:	d118      	bne.n	4d56 <ids_print+0x56>
		total += print_formatted(output,
    4d24:	4e0d      	ldr	r6, [pc, #52]	; (4d5c <ids_print+0x5c>)
    4d26:	e009      	b.n	4d3c <ids_print+0x3c>
		total += print_formatted(output, "<%s> ", severity[level]);
    4d28:	4b0d      	ldr	r3, [pc, #52]	; (4d60 <ids_print+0x60>)
    4d2a:	9a07      	ldr	r2, [sp, #28]
    4d2c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    4d30:	490c      	ldr	r1, [pc, #48]	; (4d64 <ids_print+0x64>)
    4d32:	f7ff ff01 	bl	4b38 <print_formatted>
    4d36:	4604      	mov	r4, r0
    4d38:	e7eb      	b.n	4d12 <ids_print+0x12>
		total += print_formatted(output,
    4d3a:	4e08      	ldr	r6, [pc, #32]	; (4d5c <ids_print+0x5c>)
    4d3c:	4639      	mov	r1, r7
    4d3e:	4628      	mov	r0, r5
    4d40:	f7ff fe9c 	bl	4a7c <log_source_name_get>
    4d44:	4602      	mov	r2, r0
    4d46:	4631      	mov	r1, r6
    4d48:	4640      	mov	r0, r8
    4d4a:	f7ff fef5 	bl	4b38 <print_formatted>
    4d4e:	4404      	add	r4, r0
}
    4d50:	4620      	mov	r0, r4
    4d52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		total += print_formatted(output,
    4d56:	4e04      	ldr	r6, [pc, #16]	; (4d68 <ids_print+0x68>)
    4d58:	e7f0      	b.n	4d3c <ids_print+0x3c>
    4d5a:	bf00      	nop
    4d5c:	00010324 	.word	0x00010324
    4d60:	000103bc 	.word	0x000103bc
    4d64:	00010330 	.word	0x00010330
    4d68:	0001032c 	.word	0x0001032c

00004d6c <prefix_print>:
}

static uint32_t prefix_print(const struct log_output *output,
			 uint32_t flags, bool func_on, log_timestamp_t timestamp, uint8_t level,
			 uint8_t domain_id, int16_t source_id)
{
    4d6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4d70:	b085      	sub	sp, #20
    4d72:	4605      	mov	r5, r0
    4d74:	460c      	mov	r4, r1
    4d76:	4616      	mov	r6, r2
    4d78:	9303      	str	r3, [sp, #12]
    4d7a:	f89d 8038 	ldrb.w	r8, [sp, #56]	; 0x38
	uint32_t length = 0U;

	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
    4d7e:	f001 0b02 	and.w	fp, r1, #2
	bool colors_on = flags & LOG_OUTPUT_FLAG_COLORS;
    4d82:	f001 0a01 	and.w	sl, r1, #1
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
    4d86:	f3c1 09c0 	ubfx	r9, r1, #3, #1
	const char *tag = z_log_get_tag();
    4d8a:	f009 fac9 	bl	e320 <z_log_get_tag>
			"<%d>1 ",
			facility * 8 +
			level_to_rfc5424_severity(level));
	}

	if (tag) {
    4d8e:	b1e8      	cbz	r0, 4dcc <prefix_print+0x60>
    4d90:	4602      	mov	r2, r0
		length += print_formatted(output, "%s ", tag);
    4d92:	4913      	ldr	r1, [pc, #76]	; (4de0 <prefix_print+0x74>)
    4d94:	4628      	mov	r0, r5
    4d96:	f7ff fecf 	bl	4b38 <print_formatted>
    4d9a:	4607      	mov	r7, r0
	}

	if (stamp) {
    4d9c:	f1bb 0f00 	cmp.w	fp, #0
    4da0:	d116      	bne.n	4dd0 <prefix_print+0x64>
			output, "%s - - - - ",
			output->control_block->hostname ?
			output->control_block->hostname :
			"zephyr");
	} else {
		color_prefix(output, colors_on, level);
    4da2:	4642      	mov	r2, r8
    4da4:	4651      	mov	r1, sl
    4da6:	4628      	mov	r0, r5
    4da8:	f009 fae6 	bl	e378 <color_prefix>
	}

	length += ids_print(output, level_on, func_on,
    4dac:	f8cd 8004 	str.w	r8, [sp, #4]
    4db0:	f9bd 3040 	ldrsh.w	r3, [sp, #64]	; 0x40
    4db4:	9300      	str	r3, [sp, #0]
    4db6:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
    4dba:	4632      	mov	r2, r6
    4dbc:	4649      	mov	r1, r9
    4dbe:	4628      	mov	r0, r5
    4dc0:	f7ff ff9e 	bl	4d00 <ids_print>
			domain_id, source_id, level);


	return length;
}
    4dc4:	4438      	add	r0, r7
    4dc6:	b005      	add	sp, #20
    4dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t length = 0U;
    4dcc:	2700      	movs	r7, #0
    4dce:	e7e5      	b.n	4d9c <prefix_print+0x30>
		length += timestamp_print(output, flags, timestamp);
    4dd0:	9a03      	ldr	r2, [sp, #12]
    4dd2:	4621      	mov	r1, r4
    4dd4:	4628      	mov	r0, r5
    4dd6:	f7ff fec1 	bl	4b5c <timestamp_print>
    4dda:	4407      	add	r7, r0
    4ddc:	e7e1      	b.n	4da2 <prefix_print+0x36>
    4dde:	bf00      	nop
    4de0:	00010338 	.word	0x00010338

00004de4 <log_output_msg2_process>:
	log_output_flush(output);
}

void log_output_msg2_process(const struct log_output *output,
			     struct log_msg2 *msg, uint32_t flags)
{
    4de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4de8:	b084      	sub	sp, #16
    4dea:	4606      	mov	r6, r0
    4dec:	460c      	mov	r4, r1
    4dee:	4617      	mov	r7, r2
 *
 * @return Timestamp.
 */
static inline log_timestamp_t log_msg2_get_timestamp(struct log_msg2 *msg)
{
	return msg->hdr.timestamp;
    4df0:	688b      	ldr	r3, [r1, #8]
	return msg->hdr.desc.level;
    4df2:	880a      	ldrh	r2, [r1, #0]
    4df4:	f3c2 1882 	ubfx	r8, r2, #6, #3
	log_timestamp_t timestamp = log_msg2_get_timestamp(msg);
	uint8_t level = log_msg2_get_level(msg);
	bool raw_string = (level == LOG_LEVEL_INTERNAL_RAW_STRING);
	uint32_t prefix_offset;

	if (!raw_string) {
    4df8:	f412 7fe0 	tst.w	r2, #448	; 0x1c0
    4dfc:	d037      	beq.n	4e6e <log_output_msg2_process+0x8a>
	return msg->hdr.source;
    4dfe:	684a      	ldr	r2, [r1, #4]
	return msg->hdr.desc.domain;
    4e00:	7809      	ldrb	r1, [r1, #0]
    4e02:	f3c1 01c2 	ubfx	r1, r1, #3, #3
		void *source = (void *)log_msg2_get_source(msg);
		uint8_t domain_id = log_msg2_get_domain(msg);
		int16_t source_id = source ?
    4e06:	b37a      	cbz	r2, 4e68 <log_output_msg2_process+0x84>
 * @return Source ID.
 */
static inline uint32_t log_const_source_id(
				const struct log_source_const_data *data)
{
	return ((const uint8_t *)data - (uint8_t *)__log_const_start)/
    4e08:	4829      	ldr	r0, [pc, #164]	; (4eb0 <log_output_msg2_process+0xcc>)
    4e0a:	1a12      	subs	r2, r2, r0
    4e0c:	f342 02cf 	sbfx	r2, r2, #3, #16
			(IS_ENABLED(CONFIG_LOG_RUNTIME_FILTERING) ?
				log_dynamic_source_id(source) :
				log_const_source_id(source)) :
			-1;

		prefix_offset = prefix_print(output, flags, 0, timestamp,
    4e10:	9202      	str	r2, [sp, #8]
    4e12:	9101      	str	r1, [sp, #4]
    4e14:	f8cd 8000 	str.w	r8, [sp]
    4e18:	2200      	movs	r2, #0
    4e1a:	4639      	mov	r1, r7
    4e1c:	4630      	mov	r0, r6
    4e1e:	f7ff ffa5 	bl	4d6c <prefix_print>
    4e22:	4681      	mov	r9, r0
 *
 * @return pointer to the package.
 */
static inline uint8_t *log_msg2_get_package(struct log_msg2 *msg, size_t *len)
{
	*len = msg->hdr.desc.package_len;
    4e24:	4625      	mov	r5, r4
    4e26:	f855 3b10 	ldr.w	r3, [r5], #16
    4e2a:	f3c3 2349 	ubfx	r3, r3, #9, #10
	}

	size_t len;
	uint8_t *data = log_msg2_get_package(msg, &len);

	if (len) {
    4e2e:	b153      	cbz	r3, 4e46 <log_output_msg2_process+0x62>
		int err = cbpprintf(raw_string ? cr_out_func :  out_func,
    4e30:	f1b8 0f00 	cmp.w	r8, #0
    4e34:	d11e      	bne.n	4e74 <log_output_msg2_process+0x90>
    4e36:	481f      	ldr	r0, [pc, #124]	; (4eb4 <log_output_msg2_process+0xd0>)
 * returned from invoking @p out.
 */
static inline
int cbpprintf(cbprintf_cb out, void *ctx, void *packaged)
{
	return cbpprintf_external(out, cbvprintf, ctx, packaged);
    4e38:	462b      	mov	r3, r5
    4e3a:	4632      	mov	r2, r6
    4e3c:	491e      	ldr	r1, [pc, #120]	; (4eb8 <log_output_msg2_process+0xd4>)
    4e3e:	f009 f8ef 	bl	e020 <cbpprintf_external>
				    (void *)output, data);

		(void)err;
		__ASSERT_NO_MSG(err >= 0);
    4e42:	2800      	cmp	r0, #0
    4e44:	db18      	blt.n	4e78 <log_output_msg2_process+0x94>
	*len = msg->hdr.desc.data_len;
    4e46:	8862      	ldrh	r2, [r4, #2]
    4e48:	f3c2 02cb 	ubfx	r2, r2, #3, #12
	return msg->data + msg->hdr.desc.package_len;
    4e4c:	6821      	ldr	r1, [r4, #0]
    4e4e:	f3c1 2149 	ubfx	r1, r1, #9, #10
    4e52:	4429      	add	r1, r5
	}

	data = log_msg2_get_data(msg, &len);
	if (len) {
    4e54:	b9fa      	cbnz	r2, 4e96 <log_output_msg2_process+0xb2>
		log_msg2_hexdump(output, data, len, prefix_offset, flags);
	}

	if (!raw_string) {
    4e56:	f1b8 0f00 	cmp.w	r8, #0
    4e5a:	d122      	bne.n	4ea2 <log_output_msg2_process+0xbe>
		postfix_print(output, flags, level);
	}

	log_output_flush(output);
    4e5c:	4630      	mov	r0, r6
    4e5e:	f009 fabe 	bl	e3de <log_output_flush>
}
    4e62:	b004      	add	sp, #16
    4e64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		int16_t source_id = source ?
    4e68:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    4e6c:	e7d0      	b.n	4e10 <log_output_msg2_process+0x2c>
		prefix_offset = 0;
    4e6e:	f04f 0900 	mov.w	r9, #0
    4e72:	e7d7      	b.n	4e24 <log_output_msg2_process+0x40>
		int err = cbpprintf(raw_string ? cr_out_func :  out_func,
    4e74:	4811      	ldr	r0, [pc, #68]	; (4ebc <log_output_msg2_process+0xd8>)
    4e76:	e7df      	b.n	4e38 <log_output_msg2_process+0x54>
		__ASSERT_NO_MSG(err >= 0);
    4e78:	f8df a044 	ldr.w	sl, [pc, #68]	; 4ec0 <log_output_msg2_process+0xdc>
    4e7c:	f240 23b7 	movw	r3, #695	; 0x2b7
    4e80:	4652      	mov	r2, sl
    4e82:	4910      	ldr	r1, [pc, #64]	; (4ec4 <log_output_msg2_process+0xe0>)
    4e84:	4810      	ldr	r0, [pc, #64]	; (4ec8 <log_output_msg2_process+0xe4>)
    4e86:	f009 fa20 	bl	e2ca <assert_print>
    4e8a:	f240 21b7 	movw	r1, #695	; 0x2b7
    4e8e:	4650      	mov	r0, sl
    4e90:	f009 fa14 	bl	e2bc <assert_post_action>
    4e94:	e7d7      	b.n	4e46 <log_output_msg2_process+0x62>
		log_msg2_hexdump(output, data, len, prefix_offset, flags);
    4e96:	9700      	str	r7, [sp, #0]
    4e98:	464b      	mov	r3, r9
    4e9a:	4630      	mov	r0, r6
    4e9c:	f009 fa84 	bl	e3a8 <log_msg2_hexdump>
    4ea0:	e7d9      	b.n	4e56 <log_output_msg2_process+0x72>
		postfix_print(output, flags, level);
    4ea2:	4642      	mov	r2, r8
    4ea4:	4639      	mov	r1, r7
    4ea6:	4630      	mov	r0, r6
    4ea8:	f009 fa72 	bl	e390 <postfix_print>
    4eac:	e7d6      	b.n	4e5c <log_output_msg2_process+0x78>
    4eae:	bf00      	nop
    4eb0:	0000f978 	.word	0x0000f978
    4eb4:	0000e343 	.word	0x0000e343
    4eb8:	000041d9 	.word	0x000041d9
    4ebc:	0000e325 	.word	0x0000e325
    4ec0:	0001033c 	.word	0x0001033c
    4ec4:	0001037c 	.word	0x0001037c
    4ec8:	0000fd58 	.word	0x0000fd58

00004ecc <log_output_timestamp_freq_set>:
		     output->control_block->ctx);
}

void log_output_timestamp_freq_set(uint32_t frequency)
{
	timestamp_div = 1U;
    4ecc:	4b07      	ldr	r3, [pc, #28]	; (4eec <log_output_timestamp_freq_set+0x20>)
    4ece:	2201      	movs	r2, #1
    4ed0:	601a      	str	r2, [r3, #0]
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
    4ed2:	e004      	b.n	4ede <log_output_timestamp_freq_set+0x12>
		frequency /= 2U;
    4ed4:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
    4ed6:	4a05      	ldr	r2, [pc, #20]	; (4eec <log_output_timestamp_freq_set+0x20>)
    4ed8:	6813      	ldr	r3, [r2, #0]
    4eda:	005b      	lsls	r3, r3, #1
    4edc:	6013      	str	r3, [r2, #0]
	while (frequency > 1000000) {
    4ede:	4b04      	ldr	r3, [pc, #16]	; (4ef0 <log_output_timestamp_freq_set+0x24>)
    4ee0:	4298      	cmp	r0, r3
    4ee2:	d8f7      	bhi.n	4ed4 <log_output_timestamp_freq_set+0x8>
	}

	freq = frequency;
    4ee4:	4b03      	ldr	r3, [pc, #12]	; (4ef4 <log_output_timestamp_freq_set+0x28>)
    4ee6:	6018      	str	r0, [r3, #0]
}
    4ee8:	4770      	bx	lr
    4eea:	bf00      	nop
    4eec:	2000463c 	.word	0x2000463c
    4ef0:	000f4240 	.word	0x000f4240
    4ef4:	20004638 	.word	0x20004638

00004ef8 <z_impl_z_log_msg2_runtime_vcreate>:
#endif

void z_impl_z_log_msg2_runtime_vcreate(uint8_t domain_id, const void *source,
				uint8_t level, const void *data, size_t dlen,
				uint32_t package_flags, const char *fmt, va_list ap)
{
    4ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4efc:	b087      	sub	sp, #28
    4efe:	af02      	add	r7, sp, #8
    4f00:	4682      	mov	sl, r0
    4f02:	6079      	str	r1, [r7, #4]
    4f04:	4691      	mov	r9, r2
    4f06:	4698      	mov	r8, r3
    4f08:	6bbe      	ldr	r6, [r7, #56]	; 0x38
    4f0a:	f8d7 b040 	ldr.w	fp, [r7, #64]	; 0x40
	int plen;

	if (fmt) {
    4f0e:	f1bb 0f00 	cmp.w	fp, #0
    4f12:	d016      	beq.n	4f42 <z_impl_z_log_msg2_runtime_vcreate+0x4a>
		va_list ap2;

		va_copy(ap2, ap);
    4f14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    4f16:	60fb      	str	r3, [r7, #12]
		plen = cbvprintf_package(NULL, Z_LOG_MSG2_ALIGN_OFFSET,
    4f18:	9300      	str	r3, [sp, #0]
    4f1a:	465b      	mov	r3, fp
    4f1c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    4f1e:	2110      	movs	r1, #16
    4f20:	2000      	movs	r0, #0
    4f22:	f7fe f871 	bl	3008 <cbvprintf_package>
					 package_flags, fmt, ap2);
		__ASSERT_NO_MSG(plen >= 0);
    4f26:	1e05      	subs	r5, r0, #0
    4f28:	da0c      	bge.n	4f44 <z_impl_z_log_msg2_runtime_vcreate+0x4c>
    4f2a:	4c26      	ldr	r4, [pc, #152]	; (4fc4 <z_impl_z_log_msg2_runtime_vcreate+0xcc>)
    4f2c:	2367      	movs	r3, #103	; 0x67
    4f2e:	4622      	mov	r2, r4
    4f30:	4925      	ldr	r1, [pc, #148]	; (4fc8 <z_impl_z_log_msg2_runtime_vcreate+0xd0>)
    4f32:	4826      	ldr	r0, [pc, #152]	; (4fcc <z_impl_z_log_msg2_runtime_vcreate+0xd4>)
    4f34:	f009 f9c9 	bl	e2ca <assert_print>
    4f38:	2167      	movs	r1, #103	; 0x67
    4f3a:	4620      	mov	r0, r4
    4f3c:	f009 f9be 	bl	e2bc <assert_post_action>
		va_end(ap2);
    4f40:	e000      	b.n	4f44 <z_impl_z_log_msg2_runtime_vcreate+0x4c>
	} else {
		plen = 0;
    4f42:	2500      	movs	r5, #0
	}

	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
    4f44:	4629      	mov	r1, r5
    4f46:	19ab      	adds	r3, r5, r6
    4f48:	3317      	adds	r3, #23
	struct log_msg2 *msg;
	uint8_t *pkg;
	struct log_msg2_desc desc =
    4f4a:	2400      	movs	r4, #0
    4f4c:	f36f 0400 	bfc	r4, #0, #1
    4f50:	f36f 0441 	bfc	r4, #1, #1
    4f54:	f36f 0482 	bfc	r4, #2, #1
    4f58:	f36a 04c5 	bfi	r4, sl, #3, #3
    4f5c:	f369 1488 	bfi	r4, r9, #6, #3
    4f60:	f365 2452 	bfi	r4, r5, #9, #10
    4f64:	f366 44de 	bfi	r4, r6, #19, #12
    4f68:	f36f 74df 	bfc	r4, #31, #1
			pkg = alloca(plen);
		} else {
			pkg = msg ? msg->data : NULL;
		}
	} else {
		msg = alloca(msg_wlen * sizeof(int));
    4f6c:	f023 0307 	bic.w	r3, r3, #7
    4f70:	ebad 0d03 	sub.w	sp, sp, r3
    4f74:	ad02      	add	r5, sp, #8
		pkg = msg->data;
	}

	if (pkg && fmt) {
    4f76:	466b      	mov	r3, sp
    4f78:	f113 0018 	adds.w	r0, r3, #24
    4f7c:	d00a      	beq.n	4f94 <z_impl_z_log_msg2_runtime_vcreate+0x9c>
    4f7e:	f1bb 0f00 	cmp.w	fp, #0
    4f82:	d007      	beq.n	4f94 <z_impl_z_log_msg2_runtime_vcreate+0x9c>
		plen = cbvprintf_package(pkg, (size_t)plen, package_flags, fmt, ap);
    4f84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    4f86:	9300      	str	r3, [sp, #0]
    4f88:	465b      	mov	r3, fp
    4f8a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    4f8c:	f7fe f83c 	bl	3008 <cbvprintf_package>
		__ASSERT_NO_MSG(plen >= 0);
    4f90:	2800      	cmp	r0, #0
    4f92:	db09      	blt.n	4fa8 <z_impl_z_log_msg2_runtime_vcreate+0xb0>
	if (IS_ENABLED(CONFIG_LOG_FRONTEND)) {
		log_frontend_msg(source, desc, pkg, data);
	}

	if (BACKENDS_IN_USE()) {
		z_log_msg2_finalize(msg, source, desc, data);
    4f94:	4643      	mov	r3, r8
    4f96:	4622      	mov	r2, r4
    4f98:	6879      	ldr	r1, [r7, #4]
    4f9a:	4628      	mov	r0, r5
    4f9c:	f009 fa2c 	bl	e3f8 <z_log_msg2_finalize>
	}
}
    4fa0:	3714      	adds	r7, #20
    4fa2:	46bd      	mov	sp, r7
    4fa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		__ASSERT_NO_MSG(plen >= 0);
    4fa8:	f8df 9018 	ldr.w	r9, [pc, #24]	; 4fc4 <z_impl_z_log_msg2_runtime_vcreate+0xcc>
    4fac:	2381      	movs	r3, #129	; 0x81
    4fae:	464a      	mov	r2, r9
    4fb0:	4905      	ldr	r1, [pc, #20]	; (4fc8 <z_impl_z_log_msg2_runtime_vcreate+0xd0>)
    4fb2:	4806      	ldr	r0, [pc, #24]	; (4fcc <z_impl_z_log_msg2_runtime_vcreate+0xd4>)
    4fb4:	f009 f989 	bl	e2ca <assert_print>
    4fb8:	2181      	movs	r1, #129	; 0x81
    4fba:	4648      	mov	r0, r9
    4fbc:	f009 f97e 	bl	e2bc <assert_post_action>
    4fc0:	e7e8      	b.n	4f94 <z_impl_z_log_msg2_runtime_vcreate+0x9c>
    4fc2:	bf00      	nop
    4fc4:	000103d0 	.word	0x000103d0
    4fc8:	0001040c 	.word	0x0001040c
    4fcc:	0000fd58 	.word	0x0000fd58

00004fd0 <char_out>:
		uart_poll_out(uart_dev, c);
	}
}

static int char_out(uint8_t *data, size_t length, void *ctx)
{
    4fd0:	b570      	push	{r4, r5, r6, lr}
    4fd2:	4606      	mov	r6, r0
    4fd4:	460d      	mov	r5, r1
		dict_char_out_hex(data, length);
		return length;
	}

	if (!IS_ENABLED(CONFIG_LOG_BACKEND_UART_ASYNC) || in_panic || !use_async) {
		for (size_t i = 0; i < length; i++) {
    4fd6:	2400      	movs	r4, #0
    4fd8:	e006      	b.n	4fe8 <char_out+0x18>
			uart_poll_out(uart_dev, data[i]);
    4fda:	4b05      	ldr	r3, [pc, #20]	; (4ff0 <char_out+0x20>)
    4fdc:	6818      	ldr	r0, [r3, #0]
    4fde:	5d31      	ldrb	r1, [r6, r4]
			     unsigned char out_char);

static inline void z_impl_uart_poll_out(const struct device *dev,
					unsigned char out_char)
{
	const struct uart_driver_api *api =
    4fe0:	6883      	ldr	r3, [r0, #8]
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    4fe2:	685b      	ldr	r3, [r3, #4]
    4fe4:	4798      	blx	r3
		for (size_t i = 0; i < length; i++) {
    4fe6:	3401      	adds	r4, #1
    4fe8:	42ac      	cmp	r4, r5
    4fea:	d3f6      	bcc.n	4fda <char_out+0xa>
	__ASSERT_NO_MSG(err == 0);

	(void)err;

	return length;
}
    4fec:	4628      	mov	r0, r5
    4fee:	bd70      	pop	{r4, r5, r6, pc}
    4ff0:	20004658 	.word	0x20004658

00004ff4 <format_set>:
	log_output_func(&log_output_uart, &msg->log, flags);
}

static int format_set(const struct log_backend *const backend, uint32_t log_type)
{
	log_format_current = log_type;
    4ff4:	4b01      	ldr	r3, [pc, #4]	; (4ffc <format_set+0x8>)
    4ff6:	6019      	str	r1, [r3, #0]
	return 0;
}
    4ff8:	2000      	movs	r0, #0
    4ffa:	4770      	bx	lr
    4ffc:	20004648 	.word	0x20004648

00005000 <log_backend_uart_init>:

static void log_backend_uart_init(struct log_backend const *const backend)
{
    5000:	b510      	push	{r4, lr}
	uart_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    5002:	4809      	ldr	r0, [pc, #36]	; (5028 <log_backend_uart_init+0x28>)
    5004:	4b09      	ldr	r3, [pc, #36]	; (502c <log_backend_uart_init+0x2c>)
    5006:	6018      	str	r0, [r3, #0]
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
    5008:	f009 ff5d 	bl	eec6 <z_device_is_ready>
	__ASSERT_NO_MSG(device_is_ready(uart_dev));
    500c:	b100      	cbz	r0, 5010 <log_backend_uart_init+0x10>
		} else {
			LOG_WRN("Failed to initialize asynchronous mode (err:%d). "
				"Fallback to polling.", err);
		}
	}
}
    500e:	bd10      	pop	{r4, pc}
	__ASSERT_NO_MSG(device_is_ready(uart_dev));
    5010:	4c07      	ldr	r4, [pc, #28]	; (5030 <log_backend_uart_init+0x30>)
    5012:	2379      	movs	r3, #121	; 0x79
    5014:	4622      	mov	r2, r4
    5016:	4907      	ldr	r1, [pc, #28]	; (5034 <log_backend_uart_init+0x34>)
    5018:	4807      	ldr	r0, [pc, #28]	; (5038 <log_backend_uart_init+0x38>)
    501a:	f009 f956 	bl	e2ca <assert_print>
    501e:	2179      	movs	r1, #121	; 0x79
    5020:	4620      	mov	r0, r4
    5022:	f009 f94b 	bl	e2bc <assert_post_action>
			LOG_WRN("Failed to initialize asynchronous mode (err:%d). "
    5026:	e7f2      	b.n	500e <log_backend_uart_init+0xe>
    5028:	0000f7e0 	.word	0x0000f7e0
    502c:	20004658 	.word	0x20004658
    5030:	00010418 	.word	0x00010418
    5034:	00010450 	.word	0x00010450
    5038:	0000fd58 	.word	0x0000fd58

0000503c <panic>:

static void panic(struct log_backend const *const backend)
{
    503c:	b508      	push	{r3, lr}
	in_panic = true;
    503e:	4b03      	ldr	r3, [pc, #12]	; (504c <panic+0x10>)
    5040:	2201      	movs	r2, #1
    5042:	701a      	strb	r2, [r3, #0]
 * @param output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const output)
{
	log_output_flush(output);
    5044:	4802      	ldr	r0, [pc, #8]	; (5050 <panic+0x14>)
    5046:	f009 f9ca 	bl	e3de <log_output_flush>
	log_backend_std_panic(&log_output_uart);
}
    504a:	bd08      	pop	{r3, pc}
    504c:	20005392 	.word	0x20005392
    5050:	000104ac 	.word	0x000104ac

00005054 <process>:
{
    5054:	b510      	push	{r4, lr}
    5056:	460c      	mov	r4, r1
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    5058:	4b04      	ldr	r3, [pc, #16]	; (506c <process+0x18>)
    505a:	6818      	ldr	r0, [r3, #0]
    505c:	f7ff fc18 	bl	4890 <log_format_func_t_get>
    5060:	4603      	mov	r3, r0
	log_output_func(&log_output_uart, &msg->log, flags);
    5062:	220f      	movs	r2, #15
    5064:	4621      	mov	r1, r4
    5066:	4802      	ldr	r0, [pc, #8]	; (5070 <process+0x1c>)
    5068:	4798      	blx	r3
}
    506a:	bd10      	pop	{r4, pc}
    506c:	20004648 	.word	0x20004648
    5070:	000104ac 	.word	0x000104ac

00005074 <log_backend_rtt_init>:
{
	if (CONFIG_LOG_BACKEND_RTT_BUFFER > 0) {
		log_backend_rtt_cfg();
	}

	host_present = true;
    5074:	4b03      	ldr	r3, [pc, #12]	; (5084 <log_backend_rtt_init+0x10>)
    5076:	2201      	movs	r2, #1
    5078:	701a      	strb	r2, [r3, #0]
	line_pos = line_buf;
    507a:	4b03      	ldr	r3, [pc, #12]	; (5088 <log_backend_rtt_init+0x14>)
    507c:	4a03      	ldr	r2, [pc, #12]	; (508c <log_backend_rtt_init+0x18>)
    507e:	601a      	str	r2, [r3, #0]
}
    5080:	4770      	bx	lr
    5082:	bf00      	nop
    5084:	20005393 	.word	0x20005393
    5088:	20004684 	.word	0x20004684
    508c:	2000466c 	.word	0x2000466c

00005090 <format_set>:
	log_output_func(&log_output_rtt, &msg->log, flags);
}

static int format_set(const struct log_backend *const backend, uint32_t log_type)
{
	log_format_current = log_type;
    5090:	4b01      	ldr	r3, [pc, #4]	; (5098 <format_set+0x8>)
    5092:	6019      	str	r1, [r3, #0]
	return 0;
}
    5094:	2000      	movs	r0, #0
    5096:	4770      	bx	lr
    5098:	20004688 	.word	0x20004688

0000509c <on_failed_write>:
{
    509c:	b508      	push	{r3, lr}
	if (retry_cnt == 0) {
    509e:	b918      	cbnz	r0, 50a8 <on_failed_write+0xc>
		host_present = false;
    50a0:	4b04      	ldr	r3, [pc, #16]	; (50b4 <on_failed_write+0x18>)
    50a2:	2200      	movs	r2, #0
    50a4:	701a      	strb	r2, [r3, #0]
}
    50a6:	bd08      	pop	{r3, pc}
	z_impl_k_busy_wait(usec_to_wait);
    50a8:	f241 3088 	movw	r0, #5000	; 0x1388
    50ac:	f009 fffb 	bl	f0a6 <z_impl_k_busy_wait>
    50b0:	e7f9      	b.n	50a6 <on_failed_write+0xa>
    50b2:	bf00      	nop
    50b4:	20005393 	.word	0x20005393

000050b8 <on_write>:
{
    50b8:	b538      	push	{r3, r4, r5, lr}
    50ba:	4604      	mov	r4, r0
	host_present = true;
    50bc:	4b0a      	ldr	r3, [pc, #40]	; (50e8 <on_write+0x30>)
    50be:	2201      	movs	r2, #1
    50c0:	701a      	strb	r2, [r3, #0]
	return panic_mode;
    50c2:	4b0a      	ldr	r3, [pc, #40]	; (50ec <on_write+0x34>)
    50c4:	781b      	ldrb	r3, [r3, #0]
	if (is_panic_mode()) {
    50c6:	b92b      	cbnz	r3, 50d4 <on_write+0x1c>
}
    50c8:	bd38      	pop	{r3, r4, r5, pc}
			on_failed_write(retry_cnt--);
    50ca:	1e65      	subs	r5, r4, #1
    50cc:	4620      	mov	r0, r4
    50ce:	f7ff ffe5 	bl	509c <on_failed_write>
    50d2:	462c      	mov	r4, r5
		while (SEGGER_RTT_HasDataUp(CONFIG_LOG_BACKEND_RTT_BUFFER) &&
    50d4:	2000      	movs	r0, #0
    50d6:	f004 fbc3 	bl	9860 <SEGGER_RTT_HasDataUp>
    50da:	2800      	cmp	r0, #0
    50dc:	d0f4      	beq.n	50c8 <on_write+0x10>
    50de:	4b02      	ldr	r3, [pc, #8]	; (50e8 <on_write+0x30>)
    50e0:	781b      	ldrb	r3, [r3, #0]
    50e2:	2b00      	cmp	r3, #0
    50e4:	d1f1      	bne.n	50ca <on_write+0x12>
    50e6:	e7ef      	b.n	50c8 <on_write+0x10>
    50e8:	20005393 	.word	0x20005393
    50ec:	20005394 	.word	0x20005394

000050f0 <data_out_block_mode>:
{
    50f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    50f2:	4606      	mov	r6, r0
    50f4:	460d      	mov	r5, r1
	int retry_cnt = IS_ENABLED(CONFIG_LOG_BACKEND_RTT_MODE_BLOCK) ?
    50f6:	2704      	movs	r7, #4
    50f8:	e006      	b.n	5108 <data_out_block_mode+0x18>
			on_write(retry_cnt);
    50fa:	4638      	mov	r0, r7
    50fc:	f7ff ffdc 	bl	50b8 <on_write>
	} while ((ret == 0) && host_present);
    5100:	b99c      	cbnz	r4, 512a <data_out_block_mode+0x3a>
    5102:	4b0d      	ldr	r3, [pc, #52]	; (5138 <data_out_block_mode+0x48>)
    5104:	781b      	ldrb	r3, [r3, #0]
    5106:	b183      	cbz	r3, 512a <data_out_block_mode+0x3a>
			ret = SEGGER_RTT_WriteSkipNoLock(CONFIG_LOG_BACKEND_RTT_BUFFER,
    5108:	462a      	mov	r2, r5
    510a:	4631      	mov	r1, r6
    510c:	2000      	movs	r0, #0
    510e:	f004 fb43 	bl	9798 <SEGGER_RTT_WriteSkipNoLock>
		if (ret) {
    5112:	4604      	mov	r4, r0
    5114:	2800      	cmp	r0, #0
    5116:	d1f0      	bne.n	50fa <data_out_block_mode+0xa>
		} else if (host_present) {
    5118:	4b07      	ldr	r3, [pc, #28]	; (5138 <data_out_block_mode+0x48>)
    511a:	781b      	ldrb	r3, [r3, #0]
    511c:	2b00      	cmp	r3, #0
    511e:	d0ef      	beq.n	5100 <data_out_block_mode+0x10>
			retry_cnt--;
    5120:	3f01      	subs	r7, #1
			on_failed_write(retry_cnt);
    5122:	4638      	mov	r0, r7
    5124:	f7ff ffba 	bl	509c <on_failed_write>
    5128:	e7ea      	b.n	5100 <data_out_block_mode+0x10>
	return ((ret == 0) && host_present) ? 0 : length;
    512a:	b914      	cbnz	r4, 5132 <data_out_block_mode+0x42>
    512c:	4b02      	ldr	r3, [pc, #8]	; (5138 <data_out_block_mode+0x48>)
    512e:	781b      	ldrb	r3, [r3, #0]
    5130:	b903      	cbnz	r3, 5134 <data_out_block_mode+0x44>
    5132:	462c      	mov	r4, r5
}
    5134:	4620      	mov	r0, r4
    5136:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5138:	20005393 	.word	0x20005393

0000513c <panic>:
{
    513c:	b508      	push	{r3, lr}
	panic_mode = true;
    513e:	4b03      	ldr	r3, [pc, #12]	; (514c <panic+0x10>)
    5140:	2201      	movs	r2, #1
    5142:	701a      	strb	r2, [r3, #0]
    5144:	4802      	ldr	r0, [pc, #8]	; (5150 <panic+0x14>)
    5146:	f009 f94a 	bl	e3de <log_output_flush>
}
    514a:	bd08      	pop	{r3, pc}
    514c:	20005394 	.word	0x20005394
    5150:	000104ec 	.word	0x000104ec

00005154 <process>:
{
    5154:	b510      	push	{r4, lr}
    5156:	460c      	mov	r4, r1
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    5158:	4b04      	ldr	r3, [pc, #16]	; (516c <process+0x18>)
    515a:	6818      	ldr	r0, [r3, #0]
    515c:	f7ff fb98 	bl	4890 <log_format_func_t_get>
    5160:	4603      	mov	r3, r0
	log_output_func(&log_output_rtt, &msg->log, flags);
    5162:	220f      	movs	r2, #15
    5164:	4621      	mov	r1, r4
    5166:	4802      	ldr	r0, [pc, #8]	; (5170 <process+0x1c>)
    5168:	4798      	blx	r3
}
    516a:	bd10      	pop	{r4, pc}
    516c:	20004688 	.word	0x20004688
    5170:	000104ec 	.word	0x000104ec

00005174 <pm_system_resume>:
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}

void pm_system_resume(void)
{
    5174:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = _current_cpu->id;
    5176:	4b40      	ldr	r3, [pc, #256]	; (5278 <pm_system_resume+0x104>)
    5178:	7d1d      	ldrb	r5, [r3, #20]
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    517a:	f005 031f 	and.w	r3, r5, #31
    517e:	2201      	movs	r2, #1
    5180:	409a      	lsls	r2, r3
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    5182:	0969      	lsrs	r1, r5, #5
    5184:	4b3d      	ldr	r3, [pc, #244]	; (527c <pm_system_resume+0x108>)
    5186:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    518a:	43d0      	mvns	r0, r2
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    518c:	f3bf 8f5b 	dmb	ish
    5190:	e853 1f00 	ldrex	r1, [r3]
    5194:	ea01 0400 	and.w	r4, r1, r0
    5198:	e843 4600 	strex	r6, r4, [r3]
    519c:	2e00      	cmp	r6, #0
    519e:	d1f7      	bne.n	5190 <pm_system_resume+0x1c>
    51a0:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    51a4:	420a      	tst	r2, r1
    51a6:	d100      	bne.n	51aa <pm_system_resume+0x36>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
			0, 0};
	}
}
    51a8:	bd70      	pop	{r4, r5, r6, pc}
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
    51aa:	4a35      	ldr	r2, [pc, #212]	; (5280 <pm_system_resume+0x10c>)
    51ac:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    51b0:	0098      	lsls	r0, r3, #2
    51b2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
	if (pm_state_exit_post_ops != NULL) {
    51b6:	4933      	ldr	r1, [pc, #204]	; (5284 <pm_system_resume+0x110>)
    51b8:	b1a9      	cbz	r1, 51e6 <pm_system_resume+0x72>
		pm_state_exit_post_ops(info->state, info->substate_id);
    51ba:	7859      	ldrb	r1, [r3, #1]
    51bc:	5c10      	ldrb	r0, [r2, r0]
    51be:	f009 fa1e 	bl	e5fe <pm_state_exit_post_ops>
    51c2:	f04f 0320 	mov.w	r3, #32
    51c6:	f3ef 8611 	mrs	r6, BASEPRI
    51ca:	f383 8812 	msr	BASEPRI_MAX, r3
    51ce:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    51d2:	482d      	ldr	r0, [pc, #180]	; (5288 <pm_system_resume+0x114>)
    51d4:	f004 fe3e 	bl	9e54 <z_spin_lock_valid>
    51d8:	b158      	cbz	r0, 51f2 <pm_system_resume+0x7e>
	z_spin_lock_set_owner(l);
    51da:	482b      	ldr	r0, [pc, #172]	; (5288 <pm_system_resume+0x114>)
    51dc:	f004 fe5a 	bl	9e94 <z_spin_lock_set_owner>
	return list->head;
    51e0:	4b2a      	ldr	r3, [pc, #168]	; (528c <pm_system_resume+0x118>)
    51e2:	681c      	ldr	r4, [r3, #0]
    51e4:	e020      	b.n	5228 <pm_system_resume+0xb4>
	__asm__ volatile(
    51e6:	2300      	movs	r3, #0
    51e8:	f383 8811 	msr	BASEPRI, r3
    51ec:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    51f0:	e7e7      	b.n	51c2 <pm_system_resume+0x4e>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    51f2:	4c27      	ldr	r4, [pc, #156]	; (5290 <pm_system_resume+0x11c>)
    51f4:	238e      	movs	r3, #142	; 0x8e
    51f6:	4622      	mov	r2, r4
    51f8:	4926      	ldr	r1, [pc, #152]	; (5294 <pm_system_resume+0x120>)
    51fa:	4827      	ldr	r0, [pc, #156]	; (5298 <pm_system_resume+0x124>)
    51fc:	f009 f865 	bl	e2ca <assert_print>
    5200:	4921      	ldr	r1, [pc, #132]	; (5288 <pm_system_resume+0x114>)
    5202:	4826      	ldr	r0, [pc, #152]	; (529c <pm_system_resume+0x128>)
    5204:	f009 f861 	bl	e2ca <assert_print>
    5208:	218e      	movs	r1, #142	; 0x8e
    520a:	4620      	mov	r0, r4
    520c:	f009 f856 	bl	e2bc <assert_post_action>
    5210:	e7e3      	b.n	51da <pm_system_resume+0x66>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    5212:	4b19      	ldr	r3, [pc, #100]	; (5278 <pm_system_resume+0x104>)
    5214:	7d1b      	ldrb	r3, [r3, #20]
    5216:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    521a:	4919      	ldr	r1, [pc, #100]	; (5280 <pm_system_resume+0x10c>)
    521c:	f811 0023 	ldrb.w	r0, [r1, r3, lsl #2]
    5220:	4790      	blx	r2
Z_GENLIST_PEEK_NEXT(slist, snode)
    5222:	b10c      	cbz	r4, 5228 <pm_system_resume+0xb4>
	return node->next;
    5224:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    5226:	b124      	cbz	r4, 5232 <pm_system_resume+0xbe>
    5228:	b11c      	cbz	r4, 5232 <pm_system_resume+0xbe>
			callback = notifier->state_exit;
    522a:	68a2      	ldr	r2, [r4, #8]
		if (callback) {
    522c:	2a00      	cmp	r2, #0
    522e:	d1f0      	bne.n	5212 <pm_system_resume+0x9e>
    5230:	e7f7      	b.n	5222 <pm_system_resume+0xae>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5232:	4815      	ldr	r0, [pc, #84]	; (5288 <pm_system_resume+0x114>)
    5234:	f004 fe1e 	bl	9e74 <z_spin_unlock_valid>
    5238:	b170      	cbz	r0, 5258 <pm_system_resume+0xe4>
	__asm__ volatile(
    523a:	f386 8811 	msr	BASEPRI, r6
    523e:	f3bf 8f6f 	isb	sy
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    5242:	4a0f      	ldr	r2, [pc, #60]	; (5280 <pm_system_resume+0x10c>)
    5244:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    5248:	00a9      	lsls	r1, r5, #2
    524a:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    524e:	2300      	movs	r3, #0
    5250:	5053      	str	r3, [r2, r1]
    5252:	606b      	str	r3, [r5, #4]
    5254:	60ab      	str	r3, [r5, #8]
}
    5256:	e7a7      	b.n	51a8 <pm_system_resume+0x34>
    5258:	4c0d      	ldr	r4, [pc, #52]	; (5290 <pm_system_resume+0x11c>)
    525a:	23b9      	movs	r3, #185	; 0xb9
    525c:	4622      	mov	r2, r4
    525e:	4910      	ldr	r1, [pc, #64]	; (52a0 <pm_system_resume+0x12c>)
    5260:	480d      	ldr	r0, [pc, #52]	; (5298 <pm_system_resume+0x124>)
    5262:	f009 f832 	bl	e2ca <assert_print>
    5266:	4908      	ldr	r1, [pc, #32]	; (5288 <pm_system_resume+0x114>)
    5268:	480e      	ldr	r0, [pc, #56]	; (52a4 <pm_system_resume+0x130>)
    526a:	f009 f82e 	bl	e2ca <assert_print>
    526e:	21b9      	movs	r1, #185	; 0xb9
    5270:	4620      	mov	r0, r4
    5272:	f009 f823 	bl	e2bc <assert_post_action>
    5276:	e7e0      	b.n	523a <pm_system_resume+0xc6>
    5278:	2000515c 	.word	0x2000515c
    527c:	200046b4 	.word	0x200046b4
    5280:	200046a4 	.word	0x200046a4
    5284:	0000e5ff 	.word	0x0000e5ff
    5288:	20004698 	.word	0x20004698
    528c:	2000469c 	.word	0x2000469c
    5290:	0000ff04 	.word	0x0000ff04
    5294:	0000ff64 	.word	0x0000ff64
    5298:	0000fd58 	.word	0x0000fd58
    529c:	0000ff7c 	.word	0x0000ff7c
    52a0:	0000ff34 	.word	0x0000ff34
    52a4:	0000ff4c 	.word	0x0000ff4c

000052a8 <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    52a8:	b570      	push	{r4, r5, r6, lr}
    52aa:	4604      	mov	r4, r0
	bool ret = true;
	uint8_t id = _current_cpu->id;
    52ac:	4b6d      	ldr	r3, [pc, #436]	; (5464 <pm_system_suspend+0x1bc>)
    52ae:	7d1d      	ldrb	r5, [r3, #20]
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
    52b0:	096a      	lsrs	r2, r5, #5
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    52b2:	f3bf 8f5b 	dmb	ish
    52b6:	4b6c      	ldr	r3, [pc, #432]	; (5468 <pm_system_suspend+0x1c0>)
    52b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    52bc:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
    52c0:	f005 021f 	and.w	r2, r5, #31
    52c4:	4113      	asrs	r3, r2

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    52c6:	f013 0f01 	tst.w	r3, #1
    52ca:	d01d      	beq.n	5308 <pm_system_suspend+0x60>
		if (info != NULL) {
			z_cpus_pm_state[id] = *info;
		}
	}

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    52cc:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    52d0:	4a66      	ldr	r2, [pc, #408]	; (546c <pm_system_suspend+0x1c4>)
    52d2:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
    52d6:	b333      	cbz	r3, 5326 <pm_system_suspend+0x7e>
		ret = false;
		atomic_clear_bit(z_cpus_pm_state_forced, id);
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
    52d8:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    52dc:	d139      	bne.n	5352 <pm_system_suspend+0xaa>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    52de:	f005 fbc9 	bl	aa74 <k_sched_lock>
	__asm__ volatile(
    52e2:	f04f 0320 	mov.w	r3, #32
    52e6:	f3ef 8611 	mrs	r6, BASEPRI
    52ea:	f383 8812 	msr	BASEPRI_MAX, r3
    52ee:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    52f2:	485f      	ldr	r0, [pc, #380]	; (5470 <pm_system_suspend+0x1c8>)
    52f4:	f004 fdae 	bl	9e54 <z_spin_lock_valid>
    52f8:	2800      	cmp	r0, #0
    52fa:	d040      	beq.n	537e <pm_system_suspend+0xd6>
	z_spin_lock_set_owner(l);
    52fc:	485c      	ldr	r0, [pc, #368]	; (5470 <pm_system_suspend+0x1c8>)
    52fe:	f004 fdc9 	bl	9e94 <z_spin_lock_set_owner>
	return list->head;
    5302:	4b5c      	ldr	r3, [pc, #368]	; (5474 <pm_system_suspend+0x1cc>)
    5304:	681c      	ldr	r4, [r3, #0]
    5306:	e055      	b.n	53b4 <pm_system_suspend+0x10c>
		info = pm_policy_next_state(id, ticks);
    5308:	4601      	mov	r1, r0
    530a:	4628      	mov	r0, r5
    530c:	f000 f8d6 	bl	54bc <pm_policy_next_state>
		if (info != NULL) {
    5310:	2800      	cmp	r0, #0
    5312:	d0db      	beq.n	52cc <pm_system_suspend+0x24>
			z_cpus_pm_state[id] = *info;
    5314:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    5318:	4a54      	ldr	r2, [pc, #336]	; (546c <pm_system_suspend+0x1c4>)
    531a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    531e:	c807      	ldmia	r0, {r0, r1, r2}
    5320:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    5324:	e7d2      	b.n	52cc <pm_system_suspend+0x24>
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    5326:	f005 021f 	and.w	r2, r5, #31
    532a:	2301      	movs	r3, #1
    532c:	4093      	lsls	r3, r2

	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    532e:	096d      	lsrs	r5, r5, #5
    5330:	4a4d      	ldr	r2, [pc, #308]	; (5468 <pm_system_suspend+0x1c0>)
    5332:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    5336:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    5338:	f3bf 8f5b 	dmb	ish
    533c:	e855 2f00 	ldrex	r2, [r5]
    5340:	401a      	ands	r2, r3
    5342:	e845 2100 	strex	r1, r2, [r5]
    5346:	2900      	cmp	r1, #0
    5348:	d1f8      	bne.n	533c <pm_system_suspend+0x94>
    534a:	f3bf 8f5b 	dmb	ish
		ret = false;
    534e:	2000      	movs	r0, #0
		goto end;
    5350:	e077      	b.n	5442 <pm_system_suspend+0x19a>
		     k_us_to_ticks_ceil32(
    5352:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    5356:	4a45      	ldr	r2, [pc, #276]	; (546c <pm_system_suspend+0x1c4>)
    5358:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    535c:	6898      	ldr	r0, [r3, #8]
			return (uint32_t)((t * to_hz + off) / from_hz);
    535e:	0c41      	lsrs	r1, r0, #17
    5360:	03c0      	lsls	r0, r0, #15
    5362:	4b45      	ldr	r3, [pc, #276]	; (5478 <pm_system_suspend+0x1d0>)
    5364:	18c0      	adds	r0, r0, r3
    5366:	4a45      	ldr	r2, [pc, #276]	; (547c <pm_system_suspend+0x1d4>)
    5368:	f04f 0300 	mov.w	r3, #0
    536c:	f141 0100 	adc.w	r1, r1, #0
    5370:	f7fb fb34 	bl	9dc <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    5374:	2101      	movs	r1, #1
    5376:	1a20      	subs	r0, r4, r0
    5378:	f006 feac 	bl	c0d4 <z_set_timeout_expiry>
    537c:	e7af      	b.n	52de <pm_system_suspend+0x36>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    537e:	4c40      	ldr	r4, [pc, #256]	; (5480 <pm_system_suspend+0x1d8>)
    5380:	238e      	movs	r3, #142	; 0x8e
    5382:	4622      	mov	r2, r4
    5384:	493f      	ldr	r1, [pc, #252]	; (5484 <pm_system_suspend+0x1dc>)
    5386:	4840      	ldr	r0, [pc, #256]	; (5488 <pm_system_suspend+0x1e0>)
    5388:	f008 ff9f 	bl	e2ca <assert_print>
    538c:	4938      	ldr	r1, [pc, #224]	; (5470 <pm_system_suspend+0x1c8>)
    538e:	483f      	ldr	r0, [pc, #252]	; (548c <pm_system_suspend+0x1e4>)
    5390:	f008 ff9b 	bl	e2ca <assert_print>
    5394:	218e      	movs	r1, #142	; 0x8e
    5396:	4620      	mov	r0, r4
    5398:	f008 ff90 	bl	e2bc <assert_post_action>
    539c:	e7ae      	b.n	52fc <pm_system_suspend+0x54>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    539e:	4b31      	ldr	r3, [pc, #196]	; (5464 <pm_system_suspend+0x1bc>)
    53a0:	7d1b      	ldrb	r3, [r3, #20]
    53a2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    53a6:	4931      	ldr	r1, [pc, #196]	; (546c <pm_system_suspend+0x1c4>)
    53a8:	f811 0023 	ldrb.w	r0, [r1, r3, lsl #2]
    53ac:	4790      	blx	r2
Z_GENLIST_PEEK_NEXT(slist, snode)
    53ae:	b10c      	cbz	r4, 53b4 <pm_system_suspend+0x10c>
	return node->next;
    53b0:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    53b2:	b124      	cbz	r4, 53be <pm_system_suspend+0x116>
    53b4:	b11c      	cbz	r4, 53be <pm_system_suspend+0x116>
			callback = notifier->state_entry;
    53b6:	6862      	ldr	r2, [r4, #4]
		if (callback) {
    53b8:	2a00      	cmp	r2, #0
    53ba:	d1f0      	bne.n	539e <pm_system_suspend+0xf6>
    53bc:	e7f7      	b.n	53ae <pm_system_suspend+0x106>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    53be:	482c      	ldr	r0, [pc, #176]	; (5470 <pm_system_suspend+0x1c8>)
    53c0:	f004 fd58 	bl	9e74 <z_spin_unlock_valid>
    53c4:	2800      	cmp	r0, #0
    53c6:	d03d      	beq.n	5444 <pm_system_suspend+0x19c>
	__asm__ volatile(
    53c8:	f386 8811 	msr	BASEPRI, r6
    53cc:	f3bf 8f6f 	isb	sy
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    53d0:	f005 031f 	and.w	r3, r5, #31
    53d4:	2101      	movs	r1, #1
    53d6:	4099      	lsls	r1, r3

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    53d8:	096b      	lsrs	r3, r5, #5
    53da:	4a2d      	ldr	r2, [pc, #180]	; (5490 <pm_system_suspend+0x1e8>)
    53dc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    53e0:	f3bf 8f5b 	dmb	ish
    53e4:	e853 2f00 	ldrex	r2, [r3]
    53e8:	430a      	orrs	r2, r1
    53ea:	e843 2000 	strex	r0, r2, [r3]
    53ee:	2800      	cmp	r0, #0
    53f0:	d1f8      	bne.n	53e4 <pm_system_suspend+0x13c>
    53f2:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
    53f6:	4b27      	ldr	r3, [pc, #156]	; (5494 <pm_system_suspend+0x1ec>)
    53f8:	b14b      	cbz	r3, 540e <pm_system_suspend+0x166>
		pm_state_set(info->state, info->substate_id);
    53fa:	4b1c      	ldr	r3, [pc, #112]	; (546c <pm_system_suspend+0x1c4>)
    53fc:	eb05 0245 	add.w	r2, r5, r5, lsl #1
    5400:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    5404:	7849      	ldrb	r1, [r1, #1]
    5406:	f813 0022 	ldrb.w	r0, [r3, r2, lsl #2]
    540a:	f009 f8ec 	bl	e5e6 <pm_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
    540e:	f7ff feb1 	bl	5174 <pm_system_resume>
	atomic_val_t mask = ATOMIC_MASK(bit);
    5412:	f005 031f 	and.w	r3, r5, #31
    5416:	2401      	movs	r4, #1
    5418:	fa04 f303 	lsl.w	r3, r4, r3
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    541c:	096d      	lsrs	r5, r5, #5
    541e:	4a12      	ldr	r2, [pc, #72]	; (5468 <pm_system_suspend+0x1c0>)
    5420:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    5424:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    5426:	f3bf 8f5b 	dmb	ish
    542a:	e855 2f00 	ldrex	r2, [r5]
    542e:	401a      	ands	r2, r3
    5430:	e845 2100 	strex	r1, r2, [r5]
    5434:	2900      	cmp	r1, #0
    5436:	d1f8      	bne.n	542a <pm_system_suspend+0x182>
    5438:	f3bf 8f5b 	dmb	ish
	atomic_clear_bit(z_cpus_pm_state_forced, id);
	k_sched_unlock();
    543c:	f006 f8a6 	bl	b58c <k_sched_unlock>
	bool ret = true;
    5440:	4620      	mov	r0, r4
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

end:
	return ret;
}
    5442:	bd70      	pop	{r4, r5, r6, pc}
    5444:	4c0e      	ldr	r4, [pc, #56]	; (5480 <pm_system_suspend+0x1d8>)
    5446:	23b9      	movs	r3, #185	; 0xb9
    5448:	4622      	mov	r2, r4
    544a:	4913      	ldr	r1, [pc, #76]	; (5498 <pm_system_suspend+0x1f0>)
    544c:	480e      	ldr	r0, [pc, #56]	; (5488 <pm_system_suspend+0x1e0>)
    544e:	f008 ff3c 	bl	e2ca <assert_print>
    5452:	4907      	ldr	r1, [pc, #28]	; (5470 <pm_system_suspend+0x1c8>)
    5454:	4811      	ldr	r0, [pc, #68]	; (549c <pm_system_suspend+0x1f4>)
    5456:	f008 ff38 	bl	e2ca <assert_print>
    545a:	21b9      	movs	r1, #185	; 0xb9
    545c:	4620      	mov	r0, r4
    545e:	f008 ff2d 	bl	e2bc <assert_post_action>
    5462:	e7b1      	b.n	53c8 <pm_system_suspend+0x120>
    5464:	2000515c 	.word	0x2000515c
    5468:	200046b0 	.word	0x200046b0
    546c:	200046a4 	.word	0x200046a4
    5470:	20004698 	.word	0x20004698
    5474:	2000469c 	.word	0x2000469c
    5478:	000f423f 	.word	0x000f423f
    547c:	000f4240 	.word	0x000f4240
    5480:	0000ff04 	.word	0x0000ff04
    5484:	0000ff64 	.word	0x0000ff64
    5488:	0000fd58 	.word	0x0000fd58
    548c:	0000ff7c 	.word	0x0000ff7c
    5490:	200046b4 	.word	0x200046b4
    5494:	0000e5e7 	.word	0x0000e5e7
    5498:	0000ff34 	.word	0x0000ff34
    549c:	0000ff4c 	.word	0x0000ff4c

000054a0 <pm_policy_state_lock_is_active>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    54a0:	f3bf 8f5b 	dmb	ish
    54a4:	4b04      	ldr	r3, [pc, #16]	; (54b8 <pm_policy_state_lock_is_active+0x18>)
    54a6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    54aa:	f3bf 8f5b 	dmb	ish
}

bool pm_policy_state_lock_is_active(enum pm_state state)
{
	return (atomic_get(&state_lock_cnt[state]) != 0);
}
    54ae:	3800      	subs	r0, #0
    54b0:	bf18      	it	ne
    54b2:	2001      	movne	r0, #1
    54b4:	4770      	bx	lr
    54b6:	bf00      	nop
    54b8:	200046b8 	.word	0x200046b8

000054bc <pm_policy_next_state>:
{
    54bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    54c0:	b082      	sub	sp, #8
    54c2:	460e      	mov	r6, r1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    54c4:	a901      	add	r1, sp, #4
    54c6:	f000 f843 	bl	5550 <pm_state_cpu_get_all>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    54ca:	1e44      	subs	r4, r0, #1
    54cc:	b224      	sxth	r4, r4
    54ce:	e007      	b.n	54e0 <pm_policy_next_state+0x24>
		if ((ticks == K_TICKS_FOREVER) ||
    54d0:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
    54d4:	d032      	beq.n	553c <pm_policy_next_state+0x80>
		    (ticks >= (min_residency + exit_latency))) {
    54d6:	4440      	add	r0, r8
		if ((ticks == K_TICKS_FOREVER) ||
    54d8:	42b0      	cmp	r0, r6
    54da:	d92f      	bls.n	553c <pm_policy_next_state+0x80>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    54dc:	3c01      	subs	r4, #1
    54de:	b224      	sxth	r4, r4
    54e0:	2c00      	cmp	r4, #0
    54e2:	db2a      	blt.n	553a <pm_policy_next_state+0x7e>
		const struct pm_state_info *state = &cpu_states[i];
    54e4:	9b01      	ldr	r3, [sp, #4]
    54e6:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    54ea:	eb03 0582 	add.w	r5, r3, r2, lsl #2
		if (pm_policy_state_lock_is_active(state->state)) {
    54ee:	f813 0022 	ldrb.w	r0, [r3, r2, lsl #2]
    54f2:	f7ff ffd5 	bl	54a0 <pm_policy_state_lock_is_active>
    54f6:	2800      	cmp	r0, #0
    54f8:	d1f0      	bne.n	54dc <pm_policy_next_state+0x20>
		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
    54fa:	6868      	ldr	r0, [r5, #4]
    54fc:	0c41      	lsrs	r1, r0, #17
    54fe:	03c0      	lsls	r0, r0, #15
    5500:	4f10      	ldr	r7, [pc, #64]	; (5544 <pm_policy_next_state+0x88>)
    5502:	19c0      	adds	r0, r0, r7
    5504:	4a10      	ldr	r2, [pc, #64]	; (5548 <pm_policy_next_state+0x8c>)
    5506:	f04f 0300 	mov.w	r3, #0
    550a:	f141 0100 	adc.w	r1, r1, #0
    550e:	f7fb fa65 	bl	9dc <__aeabi_uldivmod>
    5512:	4680      	mov	r8, r0
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);
    5514:	68ab      	ldr	r3, [r5, #8]
    5516:	0c59      	lsrs	r1, r3, #17
    5518:	03db      	lsls	r3, r3, #15
    551a:	19d8      	adds	r0, r3, r7
    551c:	4a0a      	ldr	r2, [pc, #40]	; (5548 <pm_policy_next_state+0x8c>)
    551e:	f04f 0300 	mov.w	r3, #0
    5522:	f141 0100 	adc.w	r1, r1, #0
    5526:	f7fb fa59 	bl	9dc <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    552a:	4b08      	ldr	r3, [pc, #32]	; (554c <pm_policy_next_state+0x90>)
    552c:	681b      	ldr	r3, [r3, #0]
    552e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    5532:	d0cd      	beq.n	54d0 <pm_policy_next_state+0x14>
    5534:	4283      	cmp	r3, r0
    5536:	d8cb      	bhi.n	54d0 <pm_policy_next_state+0x14>
    5538:	e7d0      	b.n	54dc <pm_policy_next_state+0x20>
	return NULL;
    553a:	2500      	movs	r5, #0
}
    553c:	4628      	mov	r0, r5
    553e:	b002      	add	sp, #8
    5540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5544:	000f423f 	.word	0x000f423f
    5548:	000f4240 	.word	0x000f4240
    554c:	20004008 	.word	0x20004008

00005550 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD(DT_PATH(cpus), NUM_CPU_STATES)
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    5550:	b908      	cbnz	r0, 5556 <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    5552:	4b02      	ldr	r3, [pc, #8]	; (555c <pm_state_cpu_get_all+0xc>)
    5554:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    5556:	2000      	movs	r0, #0
    5558:	4770      	bx	lr
    555a:	bf00      	nop
    555c:	00010500 	.word	0x00010500

00005560 <nrf_cc3xx_platform_abort_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
    5560:	b508      	push	{r3, lr}
	nrf_cc3xx_platform_set_abort(&apis);
    5562:	4802      	ldr	r0, [pc, #8]	; (556c <nrf_cc3xx_platform_abort_init+0xc>)
    5564:	f008 fbc6 	bl	dcf4 <nrf_cc3xx_platform_set_abort>
}
    5568:	bd08      	pop	{r3, pc}
    556a:	bf00      	nop
    556c:	00010500 	.word	0x00010500

00005570 <mutex_unlock_platform>:
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    5570:	b1d0      	cbz	r0, 55a8 <mutex_unlock_platform+0x38>
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    5572:	b508      	push	{r3, lr}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    5574:	6842      	ldr	r2, [r0, #4]
    5576:	2a04      	cmp	r2, #4
    5578:	d005      	beq.n	5586 <mutex_unlock_platform+0x16>

#endif /* defined(NRF5340_XXAA_APPLICATION) */

    default:
        /* Ensure that the mutex has been initialized */
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    557a:	b1d2      	cbz	r2, 55b2 <mutex_unlock_platform+0x42>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
        }

        p_mutex = (struct k_mutex *)mutex->mutex;
    557c:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
    557e:	f004 ffc9 	bl	a514 <z_impl_k_mutex_unlock>

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    5582:	2000      	movs	r0, #0
    }
}
    5584:	bd08      	pop	{r3, pc}
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
    5586:	6803      	ldr	r3, [r0, #0]
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    5588:	2200      	movs	r2, #0
    558a:	f3bf 8f5b 	dmb	ish
    558e:	e853 1f00 	ldrex	r1, [r3]
    5592:	2901      	cmp	r1, #1
    5594:	d103      	bne.n	559e <mutex_unlock_platform+0x2e>
    5596:	e843 2000 	strex	r0, r2, [r3]
    559a:	2800      	cmp	r0, #0
    559c:	d1f7      	bne.n	558e <mutex_unlock_platform+0x1e>
    559e:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    55a2:	d104      	bne.n	55ae <mutex_unlock_platform+0x3e>
    55a4:	4610      	mov	r0, r2
    55a6:	e7ed      	b.n	5584 <mutex_unlock_platform+0x14>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    55a8:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    55ac:	4770      	bx	lr
                       NRF_CC3XX_PLATFORM_SUCCESS :
    55ae:	4802      	ldr	r0, [pc, #8]	; (55b8 <mutex_unlock_platform+0x48>)
    55b0:	e7e8      	b.n	5584 <mutex_unlock_platform+0x14>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    55b2:	4802      	ldr	r0, [pc, #8]	; (55bc <mutex_unlock_platform+0x4c>)
    55b4:	e7e6      	b.n	5584 <mutex_unlock_platform+0x14>
    55b6:	bf00      	nop
    55b8:	ffff8fe9 	.word	0xffff8fe9
    55bc:	ffff8fea 	.word	0xffff8fea

000055c0 <mutex_lock_platform>:
    if(mutex == NULL) {
    55c0:	b320      	cbz	r0, 560c <mutex_lock_platform+0x4c>
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    55c2:	b508      	push	{r3, lr}
    switch (mutex->flags) {
    55c4:	6842      	ldr	r2, [r0, #4]
    55c6:	2a04      	cmp	r2, #4
    55c8:	d002      	beq.n	55d0 <mutex_lock_platform+0x10>
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    55ca:	b992      	cbnz	r2, 55f2 <mutex_lock_platform+0x32>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    55cc:	4811      	ldr	r0, [pc, #68]	; (5614 <mutex_lock_platform+0x54>)
    55ce:	e00f      	b.n	55f0 <mutex_lock_platform+0x30>
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
    55d0:	6803      	ldr	r3, [r0, #0]
    55d2:	2201      	movs	r2, #1
    55d4:	f3bf 8f5b 	dmb	ish
    55d8:	e853 1f00 	ldrex	r1, [r3]
    55dc:	2900      	cmp	r1, #0
    55de:	d103      	bne.n	55e8 <mutex_lock_platform+0x28>
    55e0:	e843 2000 	strex	r0, r2, [r3]
    55e4:	2800      	cmp	r0, #0
    55e6:	d1f7      	bne.n	55d8 <mutex_lock_platform+0x18>
    55e8:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    55ec:	d10c      	bne.n	5608 <mutex_lock_platform+0x48>
    55ee:	2000      	movs	r0, #0
}
    55f0:	bd08      	pop	{r3, pc}
        p_mutex = (struct k_mutex *)mutex->mutex;
    55f2:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    55f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    55f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    55fc:	f004 fe6a 	bl	a2d4 <z_impl_k_mutex_lock>
        if (ret == 0) {
    5600:	2800      	cmp	r0, #0
    5602:	d0f5      	beq.n	55f0 <mutex_lock_platform+0x30>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
    5604:	4804      	ldr	r0, [pc, #16]	; (5618 <mutex_lock_platform+0x58>)
    5606:	e7f3      	b.n	55f0 <mutex_lock_platform+0x30>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    5608:	4803      	ldr	r0, [pc, #12]	; (5618 <mutex_lock_platform+0x58>)
    560a:	e7f1      	b.n	55f0 <mutex_lock_platform+0x30>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    560c:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    5610:	4770      	bx	lr
    5612:	bf00      	nop
    5614:	ffff8fea 	.word	0xffff8fea
    5618:	ffff8fe9 	.word	0xffff8fe9

0000561c <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    561c:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    561e:	4604      	mov	r4, r0
    5620:	b190      	cbz	r0, 5648 <mutex_free_platform+0x2c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    5622:	6863      	ldr	r3, [r4, #4]
    5624:	2b04      	cmp	r3, #4
    5626:	d00e      	beq.n	5646 <mutex_free_platform+0x2a>
    5628:	2b08      	cmp	r3, #8
    562a:	d00c      	beq.n	5646 <mutex_free_platform+0x2a>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    562c:	b15b      	cbz	r3, 5646 <mutex_free_platform+0x2a>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    562e:	f013 0f02 	tst.w	r3, #2
    5632:	d10e      	bne.n	5652 <mutex_free_platform+0x36>
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    5634:	6823      	ldr	r3, [r4, #0]
__ssp_bos_icheck3(memmove, void *, const void *)
__ssp_bos_icheck3_restrict(mempcpy, void *, const void *)
__ssp_bos_icheck3(memset, void *, int)
    5636:	2200      	movs	r2, #0
    5638:	601a      	str	r2, [r3, #0]
    563a:	605a      	str	r2, [r3, #4]
    563c:	609a      	str	r2, [r3, #8]
    563e:	60da      	str	r2, [r3, #12]
    5640:	611a      	str	r2, [r3, #16]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    5642:	2300      	movs	r3, #0
    5644:	6063      	str	r3, [r4, #4]
}
    5646:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    5648:	4b05      	ldr	r3, [pc, #20]	; (5660 <mutex_free_platform+0x44>)
    564a:	685b      	ldr	r3, [r3, #4]
    564c:	4805      	ldr	r0, [pc, #20]	; (5664 <mutex_free_platform+0x48>)
    564e:	4798      	blx	r3
    5650:	e7e7      	b.n	5622 <mutex_free_platform+0x6>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    5652:	4621      	mov	r1, r4
    5654:	4804      	ldr	r0, [pc, #16]	; (5668 <mutex_free_platform+0x4c>)
    5656:	f004 fb87 	bl	9d68 <k_mem_slab_free>
        mutex->mutex = NULL;
    565a:	2300      	movs	r3, #0
    565c:	6023      	str	r3, [r4, #0]
    565e:	e7f0      	b.n	5642 <mutex_free_platform+0x26>
    5660:	2000414c 	.word	0x2000414c
    5664:	00010508 	.word	0x00010508
    5668:	200046d4 	.word	0x200046d4

0000566c <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    566c:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    566e:	4604      	mov	r4, r0
    5670:	b178      	cbz	r0, 5692 <mutex_init_platform+0x26>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    5672:	6863      	ldr	r3, [r4, #4]
    5674:	2b04      	cmp	r3, #4
    5676:	d00b      	beq.n	5690 <mutex_init_platform+0x24>
    5678:	2b08      	cmp	r3, #8
    567a:	d009      	beq.n	5690 <mutex_init_platform+0x24>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    567c:	b90b      	cbnz	r3, 5682 <mutex_init_platform+0x16>
        mutex->mutex == NULL) {
    567e:	6823      	ldr	r3, [r4, #0]
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    5680:	b163      	cbz	r3, 569c <mutex_init_platform+0x30>
    p_mutex = (struct k_mutex *)mutex->mutex;
    5682:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    5684:	f009 fcae 	bl	efe4 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    5688:	6863      	ldr	r3, [r4, #4]
    568a:	f043 0301 	orr.w	r3, r3, #1
    568e:	6063      	str	r3, [r4, #4]
}
    5690:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    5692:	4b10      	ldr	r3, [pc, #64]	; (56d4 <mutex_init_platform+0x68>)
    5694:	685b      	ldr	r3, [r3, #4]
    5696:	4810      	ldr	r0, [pc, #64]	; (56d8 <mutex_init_platform+0x6c>)
    5698:	4798      	blx	r3
    569a:	e7ea      	b.n	5672 <mutex_init_platform+0x6>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    569c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    56a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    56a4:	4621      	mov	r1, r4
    56a6:	480d      	ldr	r0, [pc, #52]	; (56dc <mutex_init_platform+0x70>)
    56a8:	f004 fae8 	bl	9c7c <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    56ac:	b908      	cbnz	r0, 56b2 <mutex_init_platform+0x46>
    56ae:	6823      	ldr	r3, [r4, #0]
    56b0:	b91b      	cbnz	r3, 56ba <mutex_init_platform+0x4e>
            platform_abort_apis.abort_fn(
    56b2:	4b08      	ldr	r3, [pc, #32]	; (56d4 <mutex_init_platform+0x68>)
    56b4:	685b      	ldr	r3, [r3, #4]
    56b6:	480a      	ldr	r0, [pc, #40]	; (56e0 <mutex_init_platform+0x74>)
    56b8:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    56ba:	6823      	ldr	r3, [r4, #0]
    56bc:	2200      	movs	r2, #0
    56be:	601a      	str	r2, [r3, #0]
    56c0:	605a      	str	r2, [r3, #4]
    56c2:	609a      	str	r2, [r3, #8]
    56c4:	60da      	str	r2, [r3, #12]
    56c6:	611a      	str	r2, [r3, #16]
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    56c8:	6863      	ldr	r3, [r4, #4]
    56ca:	f043 0302 	orr.w	r3, r3, #2
    56ce:	6063      	str	r3, [r4, #4]
    56d0:	e7d7      	b.n	5682 <mutex_init_platform+0x16>
    56d2:	bf00      	nop
    56d4:	2000414c 	.word	0x2000414c
    56d8:	00010508 	.word	0x00010508
    56dc:	200046d4 	.word	0x200046d4
    56e0:	00010530 	.word	0x00010530

000056e4 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    56e4:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    56e6:	2340      	movs	r3, #64	; 0x40
    56e8:	2214      	movs	r2, #20
    56ea:	4904      	ldr	r1, [pc, #16]	; (56fc <nrf_cc3xx_platform_mutex_init+0x18>)
    56ec:	4804      	ldr	r0, [pc, #16]	; (5700 <nrf_cc3xx_platform_mutex_init+0x1c>)
    56ee:	f009 fc25 	bl	ef3c <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    56f2:	4904      	ldr	r1, [pc, #16]	; (5704 <nrf_cc3xx_platform_mutex_init+0x20>)
    56f4:	4804      	ldr	r0, [pc, #16]	; (5708 <nrf_cc3xx_platform_mutex_init+0x24>)
    56f6:	f008 fb5d 	bl	ddb4 <nrf_cc3xx_platform_set_mutexes>
}
    56fa:	bd08      	pop	{r3, pc}
    56fc:	200046f4 	.word	0x200046f4
    5700:	200046d4 	.word	0x200046d4
    5704:	00010570 	.word	0x00010570
    5708:	00010560 	.word	0x00010560

0000570c <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    570c:	4901      	ldr	r1, [pc, #4]	; (5714 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    570e:	2210      	movs	r2, #16
	str	r2, [r1]
    5710:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    5712:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    5714:	e000ed10 	.word	0xe000ed10

00005718 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    5718:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    571a:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    571c:	f380 8811 	msr	BASEPRI, r0
	isb
    5720:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    5724:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    5728:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    572a:	b662      	cpsie	i
	isb
    572c:	f3bf 8f6f 	isb	sy

	bx	lr
    5730:	4770      	bx	lr
    5732:	bf00      	nop

00005734 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    5734:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    5736:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    5738:	f381 8811 	msr	BASEPRI, r1

	wfe
    573c:	bf20      	wfe

	msr	BASEPRI, r0
    573e:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    5742:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    5744:	4770      	bx	lr
    5746:	bf00      	nop

00005748 <esf_dump>:
#include <kernel_arch_data.h>
#include <logging/log.h>
LOG_MODULE_DECLARE(os, CONFIG_KERNEL_LOG_LEVEL);

static void esf_dump(const z_arch_esf_t *esf)
{
    5748:	b570      	push	{r4, r5, r6, lr}
    574a:	b086      	sub	sp, #24
    574c:	4605      	mov	r5, r0
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
    574e:	4e1e      	ldr	r6, [pc, #120]	; (57c8 <esf_dump+0x80>)
    5750:	6883      	ldr	r3, [r0, #8]
    5752:	9305      	str	r3, [sp, #20]
    5754:	6843      	ldr	r3, [r0, #4]
    5756:	9304      	str	r3, [sp, #16]
    5758:	6803      	ldr	r3, [r0, #0]
    575a:	9303      	str	r3, [sp, #12]
    575c:	4b1b      	ldr	r3, [pc, #108]	; (57cc <esf_dump+0x84>)
    575e:	9302      	str	r3, [sp, #8]
    5760:	2400      	movs	r4, #0
    5762:	9401      	str	r4, [sp, #4]
    5764:	9400      	str	r4, [sp, #0]
    5766:	4623      	mov	r3, r4
    5768:	2201      	movs	r2, #1
    576a:	4631      	mov	r1, r6
    576c:	4620      	mov	r0, r4
    576e:	f008 fe60 	bl	e432 <z_log_msg2_runtime_create>
		esf->basic.a1, esf->basic.a2, esf->basic.a3);
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
    5772:	696b      	ldr	r3, [r5, #20]
    5774:	9305      	str	r3, [sp, #20]
    5776:	692b      	ldr	r3, [r5, #16]
    5778:	9304      	str	r3, [sp, #16]
    577a:	68eb      	ldr	r3, [r5, #12]
    577c:	9303      	str	r3, [sp, #12]
    577e:	4b14      	ldr	r3, [pc, #80]	; (57d0 <esf_dump+0x88>)
    5780:	9302      	str	r3, [sp, #8]
    5782:	9401      	str	r4, [sp, #4]
    5784:	9400      	str	r4, [sp, #0]
    5786:	4623      	mov	r3, r4
    5788:	2201      	movs	r2, #1
    578a:	4631      	mov	r1, r6
    578c:	4620      	mov	r0, r4
    578e:	f008 fe50 	bl	e432 <z_log_msg2_runtime_create>
		esf->basic.a4, esf->basic.ip, esf->basic.lr);
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
    5792:	69eb      	ldr	r3, [r5, #28]
    5794:	9303      	str	r3, [sp, #12]
    5796:	4b0f      	ldr	r3, [pc, #60]	; (57d4 <esf_dump+0x8c>)
    5798:	9302      	str	r3, [sp, #8]
    579a:	9401      	str	r4, [sp, #4]
    579c:	9400      	str	r4, [sp, #0]
    579e:	4623      	mov	r3, r4
    57a0:	2201      	movs	r2, #1
    57a2:	4631      	mov	r1, r6
    57a4:	4620      	mov	r0, r4
    57a6:	f008 fe44 	bl	e432 <z_log_msg2_runtime_create>
	}

	LOG_ERR("EXC_RETURN: 0x%0x", esf->extra_info.exc_return);

#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
    57aa:	69ab      	ldr	r3, [r5, #24]
    57ac:	9303      	str	r3, [sp, #12]
    57ae:	4b0a      	ldr	r3, [pc, #40]	; (57d8 <esf_dump+0x90>)
    57b0:	9302      	str	r3, [sp, #8]
    57b2:	9401      	str	r4, [sp, #4]
    57b4:	9400      	str	r4, [sp, #0]
    57b6:	4623      	mov	r3, r4
    57b8:	2201      	movs	r2, #1
    57ba:	4631      	mov	r1, r6
    57bc:	4620      	mov	r0, r4
    57be:	f008 fe38 	bl	e432 <z_log_msg2_runtime_create>
		esf->basic.pc);
}
    57c2:	b006      	add	sp, #24
    57c4:	bd70      	pop	{r4, r5, r6, pc}
    57c6:	bf00      	nop
    57c8:	0000f9a0 	.word	0x0000f9a0
    57cc:	00010584 	.word	0x00010584
    57d0:	000105b4 	.word	0x000105b4
    57d4:	000105e4 	.word	0x000105e4
    57d8:	000105f4 	.word	0x000105f4

000057dc <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    57dc:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    57de:	2800      	cmp	r0, #0
    57e0:	db07      	blt.n	57f2 <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    57e2:	f000 021f 	and.w	r2, r0, #31
    57e6:	0940      	lsrs	r0, r0, #5
    57e8:	2301      	movs	r3, #1
    57ea:	4093      	lsls	r3, r2
    57ec:	4a01      	ldr	r2, [pc, #4]	; (57f4 <arch_irq_enable+0x18>)
    57ee:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
    57f2:	4770      	bx	lr
    57f4:	e000e100 	.word	0xe000e100

000057f8 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    57f8:	0942      	lsrs	r2, r0, #5
    57fa:	4b05      	ldr	r3, [pc, #20]	; (5810 <arch_irq_is_enabled+0x18>)
    57fc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    5800:	f000 001f 	and.w	r0, r0, #31
    5804:	2301      	movs	r3, #1
    5806:	fa03 f000 	lsl.w	r0, r3, r0
}
    580a:	4010      	ands	r0, r2
    580c:	4770      	bx	lr
    580e:	bf00      	nop
    5810:	e000e100 	.word	0xe000e100

00005814 <z_arm_irq_priority_set>:
 * The priority is verified if ASSERT_ON is enabled. The maximum number
 * of priority levels is a little complex, as there are some hardware
 * priority levels which are reserved.
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
    5814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5816:	4604      	mov	r4, r0
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    5818:	1c4d      	adds	r5, r1, #1
	/* The last priority level is also used by PendSV exception, but
	 * allow other interrupts to use the same level, even if it ends up
	 * affecting performance (can still be useful on systems with a
	 * reduced set of priorities, like Cortex-M0/M0+).
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    581a:	2d07      	cmp	r5, #7
    581c:	d80b      	bhi.n	5836 <z_arm_irq_priority_set+0x22>
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    581e:	b260      	sxtb	r0, r4
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    5820:	2800      	cmp	r0, #0
    5822:	db1b      	blt.n	585c <z_arm_irq_priority_set+0x48>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    5824:	016d      	lsls	r5, r5, #5
    5826:	b2ed      	uxtb	r5, r5
    5828:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
    582c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
    5830:	f880 5300 	strb.w	r5, [r0, #768]	; 0x300
}
    5834:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5836:	460e      	mov	r6, r1
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    5838:	4f0c      	ldr	r7, [pc, #48]	; (586c <z_arm_irq_priority_set+0x58>)
    583a:	2357      	movs	r3, #87	; 0x57
    583c:	463a      	mov	r2, r7
    583e:	490c      	ldr	r1, [pc, #48]	; (5870 <z_arm_irq_priority_set+0x5c>)
    5840:	480c      	ldr	r0, [pc, #48]	; (5874 <z_arm_irq_priority_set+0x60>)
    5842:	f008 fd42 	bl	e2ca <assert_print>
    5846:	2307      	movs	r3, #7
    5848:	4622      	mov	r2, r4
    584a:	4631      	mov	r1, r6
    584c:	480a      	ldr	r0, [pc, #40]	; (5878 <z_arm_irq_priority_set+0x64>)
    584e:	f008 fd3c 	bl	e2ca <assert_print>
    5852:	2157      	movs	r1, #87	; 0x57
    5854:	4638      	mov	r0, r7
    5856:	f008 fd31 	bl	e2bc <assert_post_action>
    585a:	e7e0      	b.n	581e <z_arm_irq_priority_set+0xa>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    585c:	f000 000f 	and.w	r0, r0, #15
    5860:	016d      	lsls	r5, r5, #5
    5862:	b2ed      	uxtb	r5, r5
    5864:	4b05      	ldr	r3, [pc, #20]	; (587c <z_arm_irq_priority_set+0x68>)
    5866:	541d      	strb	r5, [r3, r0]
}
    5868:	e7e4      	b.n	5834 <z_arm_irq_priority_set+0x20>
    586a:	bf00      	nop
    586c:	00010624 	.word	0x00010624
    5870:	0001065c 	.word	0x0001065c
    5874:	0000fd58 	.word	0x0000fd58
    5878:	00010678 	.word	0x00010678
    587c:	e000ed14 	.word	0xe000ed14

00005880 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    5880:	bf30      	wfi
    b z_SysNmiOnReset
    5882:	f7ff bffd 	b.w	5880 <z_SysNmiOnReset>
    5886:	bf00      	nop

00005888 <z_arm_prep_c>:
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    5888:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    588a:	4b0b      	ldr	r3, [pc, #44]	; (58b8 <z_arm_prep_c+0x30>)
    588c:	4a0b      	ldr	r2, [pc, #44]	; (58bc <z_arm_prep_c+0x34>)
    588e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    5892:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    5894:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    5898:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    589c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    58a0:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    58a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    58a8:	f004 f914 	bl	9ad4 <z_bss_zero>
	z_data_copy();
    58ac:	f006 fa20 	bl	bcf0 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    58b0:	f000 fc72 	bl	6198 <z_arm_interrupt_init>
	z_cstart();
    58b4:	f004 f96c 	bl	9b90 <z_cstart>
    58b8:	e000ed00 	.word	0xe000ed00
    58bc:	00000000 	.word	0x00000000

000058c0 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    58c0:	4a0a      	ldr	r2, [pc, #40]	; (58ec <arch_swap+0x2c>)
    58c2:	6893      	ldr	r3, [r2, #8]
    58c4:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	_current->arch.swap_return_value = _k_neg_eagain;
    58c8:	4909      	ldr	r1, [pc, #36]	; (58f0 <arch_swap+0x30>)
    58ca:	6809      	ldr	r1, [r1, #0]
    58cc:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    58d0:	4908      	ldr	r1, [pc, #32]	; (58f4 <arch_swap+0x34>)
    58d2:	684b      	ldr	r3, [r1, #4]
    58d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    58d8:	604b      	str	r3, [r1, #4]
    58da:	2300      	movs	r3, #0
    58dc:	f383 8811 	msr	BASEPRI, r3
    58e0:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    58e4:	6893      	ldr	r3, [r2, #8]
}
    58e6:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
    58ea:	4770      	bx	lr
    58ec:	2000515c 	.word	0x2000515c
    58f0:	00011328 	.word	0x00011328
    58f4:	e000ed00 	.word	0xe000ed00

000058f8 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    58f8:	4913      	ldr	r1, [pc, #76]	; (5948 <z_arm_pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
    58fa:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    58fc:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    5900:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    5902:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    5906:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    590a:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    590c:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    5910:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    5914:	4f0d      	ldr	r7, [pc, #52]	; (594c <z_arm_pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    5916:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    591a:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    591c:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    591e:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    5920:	f8d2 00a8 	ldr.w	r0, [r2, #168]	; 0xa8
    movs r3, #0
    5924:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    5926:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    592a:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    592e:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    5930:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    5932:	f000 fcdb 	bl	62ec <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    5936:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    593a:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    593e:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    5942:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    5946:	4770      	bx	lr
    ldr r1, =_kernel
    5948:	2000515c 	.word	0x2000515c
    ldr v4, =_SCS_ICSR
    594c:	e000ed04 	.word	0xe000ed04

00005950 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    5950:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    5954:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    5956:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    595a:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    595e:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    5960:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    5964:	2902      	cmp	r1, #2
    beq _oops
    5966:	d0ff      	beq.n	5968 <_oops>

00005968 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    5968:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    596a:	f008 fd7d 	bl	e468 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    596e:	bd01      	pop	{r0, pc}

00005970 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
    5970:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    5972:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
    5976:	490e      	ldr	r1, [pc, #56]	; (59b0 <arch_new_thread+0x40>)
    5978:	f842 1c08 	str.w	r1, [r2, #-8]
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
    597c:	f021 0101 	bic.w	r1, r1, #1
    5980:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
    5984:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    5988:	9b01      	ldr	r3, [sp, #4]
    598a:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    598e:	9b02      	ldr	r3, [sp, #8]
    5990:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    5994:	9b03      	ldr	r3, [sp, #12]
    5996:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    599a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    599e:	f842 3c04 	str.w	r3, [r2, #-4]
#if defined(CONFIG_COMPILER_ISA_THUMB2)
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
    59a2:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    59a4:	2300      	movs	r3, #0
    59a6:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    59aa:	bc10      	pop	{r4}
    59ac:	4770      	bx	lr
    59ae:	bf00      	nop
    59b0:	0000e20d 	.word	0x0000e20d

000059b4 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    59b4:	4b12      	ldr	r3, [pc, #72]	; (5a00 <z_check_thread_stack_fail+0x4c>)
    59b6:	689a      	ldr	r2, [r3, #8]

	if (thread == NULL) {
    59b8:	b302      	cbz	r2, 59fc <z_check_thread_stack_fail+0x48>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    59ba:	f110 0f16 	cmn.w	r0, #22
    59be:	d011      	beq.n	59e4 <z_check_thread_stack_fail+0x30>
    59c0:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
    59c4:	f1a3 0c20 	sub.w	ip, r3, #32
    59c8:	4584      	cmp	ip, r0
    59ca:	d805      	bhi.n	59d8 <z_check_thread_stack_fail+0x24>
    59cc:	4283      	cmp	r3, r0
    59ce:	d905      	bls.n	59dc <z_check_thread_stack_fail+0x28>
    59d0:	428b      	cmp	r3, r1
    59d2:	d805      	bhi.n	59e0 <z_check_thread_stack_fail+0x2c>
    59d4:	2100      	movs	r1, #0
    59d6:	e00b      	b.n	59f0 <z_check_thread_stack_fail+0x3c>
    59d8:	2100      	movs	r1, #0
    59da:	e009      	b.n	59f0 <z_check_thread_stack_fail+0x3c>
    59dc:	2100      	movs	r1, #0
    59de:	e007      	b.n	59f0 <z_check_thread_stack_fail+0x3c>
    59e0:	2101      	movs	r1, #1
    59e2:	e005      	b.n	59f0 <z_check_thread_stack_fail+0x3c>
    59e4:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
    59e8:	428b      	cmp	r3, r1
    59ea:	bf94      	ite	ls
    59ec:	2100      	movls	r1, #0
    59ee:	2101      	movhi	r1, #1
    59f0:	b909      	cbnz	r1, 59f6 <z_check_thread_stack_fail+0x42>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    59f2:	2000      	movs	r0, #0
}
    59f4:	4770      	bx	lr
		return thread->stack_info.start;
    59f6:	f8d2 0098 	ldr.w	r0, [r2, #152]	; 0x98
    59fa:	4770      	bx	lr
		return 0;
    59fc:	2000      	movs	r0, #0
    59fe:	4770      	bx	lr
    5a00:	2000515c 	.word	0x2000515c

00005a04 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    5a04:	b508      	push	{r3, lr}
    5a06:	460d      	mov	r5, r1
    5a08:	4614      	mov	r4, r2
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    5a0a:	4b08      	ldr	r3, [pc, #32]	; (5a2c <arch_switch_to_main_thread+0x28>)
    5a0c:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    5a0e:	f000 fc6d 	bl	62ec <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    5a12:	4620      	mov	r0, r4
    5a14:	f385 8809 	msr	PSP, r5
    5a18:	2100      	movs	r1, #0
    5a1a:	b663      	cpsie	if
    5a1c:	f381 8811 	msr	BASEPRI, r1
    5a20:	f3bf 8f6f 	isb	sy
    5a24:	2200      	movs	r2, #0
    5a26:	2300      	movs	r3, #0
    5a28:	f008 fbf0 	bl	e20c <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    5a2c:	2000515c 	.word	0x2000515c

00005a30 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    5a30:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    5a32:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    5a34:	4a0b      	ldr	r2, [pc, #44]	; (5a64 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    5a36:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    5a38:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    5a3a:	bf1e      	ittt	ne
	movne	r1, #0
    5a3c:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    5a3e:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    5a40:	f009 fab4 	blne	efac <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    5a44:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    5a46:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    5a4a:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    5a4e:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    5a52:	4905      	ldr	r1, [pc, #20]	; (5a68 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    5a54:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    5a56:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    5a58:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    5a5a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    5a5e:	4903      	ldr	r1, [pc, #12]	; (5a6c <_isr_wrapper+0x3c>)
	bx r1
    5a60:	4708      	bx	r1
    5a62:	0000      	.short	0x0000
	ldr r2, =_kernel
    5a64:	2000515c 	.word	0x2000515c
	ldr r1, =_sw_isr_table
    5a68:	0000f7f8 	.word	0x0000f7f8
	ldr r1, =z_arm_int_exit
    5a6c:	00005a71 	.word	0x00005a71

00005a70 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    5a70:	4b04      	ldr	r3, [pc, #16]	; (5a84 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    5a72:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    5a74:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    5a76:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    5a78:	d003      	beq.n	5a82 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    5a7a:	4903      	ldr	r1, [pc, #12]	; (5a88 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    5a7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    5a80:	600a      	str	r2, [r1, #0]

00005a82 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    5a82:	4770      	bx	lr
	ldr r3, =_kernel
    5a84:	2000515c 	.word	0x2000515c
	ldr r1, =_SCS_ICSR
    5a88:	e000ed04 	.word	0xe000ed04

00005a8c <bus_fault>:
 *
 * @return error code to identify the fatal error reason.
 *
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
{
    5a8c:	b570      	push	{r4, r5, r6, lr}
    5a8e:	b084      	sub	sp, #16
    5a90:	4605      	mov	r5, r0
    5a92:	460e      	mov	r6, r1
    5a94:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");
    5a96:	4b47      	ldr	r3, [pc, #284]	; (5bb4 <bus_fault+0x128>)
    5a98:	9302      	str	r3, [sp, #8]
    5a9a:	2000      	movs	r0, #0
    5a9c:	9001      	str	r0, [sp, #4]
    5a9e:	9000      	str	r0, [sp, #0]
    5aa0:	4603      	mov	r3, r0
    5aa2:	2201      	movs	r2, #1
    5aa4:	4944      	ldr	r1, [pc, #272]	; (5bb8 <bus_fault+0x12c>)
    5aa6:	f008 fcf3 	bl	e490 <z_log_msg2_runtime_create>

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    5aaa:	4b44      	ldr	r3, [pc, #272]	; (5bbc <bus_fault+0x130>)
    5aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5aae:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    5ab2:	d125      	bne.n	5b00 <bus_fault+0x74>
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    5ab4:	4b41      	ldr	r3, [pc, #260]	; (5bbc <bus_fault+0x130>)
    5ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5ab8:	f413 6f00 	tst.w	r3, #2048	; 0x800
    5abc:	d12b      	bne.n	5b16 <bus_fault+0x8a>
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    5abe:	4b3f      	ldr	r3, [pc, #252]	; (5bbc <bus_fault+0x130>)
    5ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5ac2:	f413 7f00 	tst.w	r3, #512	; 0x200
    5ac6:	d131      	bne.n	5b2c <bus_fault+0xa0>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    5ac8:	4b3c      	ldr	r3, [pc, #240]	; (5bbc <bus_fault+0x130>)
    5aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5acc:	f413 6f80 	tst.w	r3, #1024	; 0x400
    5ad0:	d14f      	bne.n	5b72 <bus_fault+0xe6>
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    5ad2:	4b3a      	ldr	r3, [pc, #232]	; (5bbc <bus_fault+0x130>)
    5ad4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5ad6:	f413 7f80 	tst.w	r3, #256	; 0x100
    5ada:	d155      	bne.n	5b88 <bus_fault+0xfc>
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    5adc:	4b37      	ldr	r3, [pc, #220]	; (5bbc <bus_fault+0x130>)
    5ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5ae0:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    5ae4:	d15b      	bne.n	5b9e <bus_fault+0x112>
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    5ae6:	4a35      	ldr	r2, [pc, #212]	; (5bbc <bus_fault+0x130>)
    5ae8:	6a93      	ldr	r3, [r2, #40]	; 0x28
    5aea:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    5aee:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    5af0:	2101      	movs	r1, #1
    5af2:	4628      	mov	r0, r5
    5af4:	f008 fcca 	bl	e48c <memory_fault_recoverable>
    5af8:	7020      	strb	r0, [r4, #0]

	return reason;
}
    5afa:	2000      	movs	r0, #0
    5afc:	b004      	add	sp, #16
    5afe:	bd70      	pop	{r4, r5, r6, pc}
		PR_FAULT_INFO("  Stacking error");
    5b00:	4b2f      	ldr	r3, [pc, #188]	; (5bc0 <bus_fault+0x134>)
    5b02:	9302      	str	r3, [sp, #8]
    5b04:	2000      	movs	r0, #0
    5b06:	9001      	str	r0, [sp, #4]
    5b08:	9000      	str	r0, [sp, #0]
    5b0a:	4603      	mov	r3, r0
    5b0c:	2201      	movs	r2, #1
    5b0e:	492a      	ldr	r1, [pc, #168]	; (5bb8 <bus_fault+0x12c>)
    5b10:	f008 fcbe 	bl	e490 <z_log_msg2_runtime_create>
    5b14:	e7ce      	b.n	5ab4 <bus_fault+0x28>
		PR_FAULT_INFO("  Unstacking error");
    5b16:	4b2b      	ldr	r3, [pc, #172]	; (5bc4 <bus_fault+0x138>)
    5b18:	9302      	str	r3, [sp, #8]
    5b1a:	2000      	movs	r0, #0
    5b1c:	9001      	str	r0, [sp, #4]
    5b1e:	9000      	str	r0, [sp, #0]
    5b20:	4603      	mov	r3, r0
    5b22:	2201      	movs	r2, #1
    5b24:	4924      	ldr	r1, [pc, #144]	; (5bb8 <bus_fault+0x12c>)
    5b26:	f008 fcb3 	bl	e490 <z_log_msg2_runtime_create>
    5b2a:	e7c8      	b.n	5abe <bus_fault+0x32>
		PR_FAULT_INFO("  Precise data bus error");
    5b2c:	4b26      	ldr	r3, [pc, #152]	; (5bc8 <bus_fault+0x13c>)
    5b2e:	9302      	str	r3, [sp, #8]
    5b30:	2000      	movs	r0, #0
    5b32:	9001      	str	r0, [sp, #4]
    5b34:	9000      	str	r0, [sp, #0]
    5b36:	4603      	mov	r3, r0
    5b38:	2201      	movs	r2, #1
    5b3a:	491f      	ldr	r1, [pc, #124]	; (5bb8 <bus_fault+0x12c>)
    5b3c:	f008 fca8 	bl	e490 <z_log_msg2_runtime_create>
		STORE_xFAR(bfar, SCB->BFAR);
    5b40:	4b1e      	ldr	r3, [pc, #120]	; (5bbc <bus_fault+0x130>)
    5b42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    5b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5b46:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    5b4a:	d0bd      	beq.n	5ac8 <bus_fault+0x3c>
			PR_EXC("  BFAR Address: 0x%x", bfar);
    5b4c:	9203      	str	r2, [sp, #12]
    5b4e:	4b1f      	ldr	r3, [pc, #124]	; (5bcc <bus_fault+0x140>)
    5b50:	9302      	str	r3, [sp, #8]
    5b52:	2000      	movs	r0, #0
    5b54:	9001      	str	r0, [sp, #4]
    5b56:	9000      	str	r0, [sp, #0]
    5b58:	4603      	mov	r3, r0
    5b5a:	2201      	movs	r2, #1
    5b5c:	4916      	ldr	r1, [pc, #88]	; (5bb8 <bus_fault+0x12c>)
    5b5e:	f008 fc97 	bl	e490 <z_log_msg2_runtime_create>
			if (from_hard_fault != 0) {
    5b62:	2e00      	cmp	r6, #0
    5b64:	d0b0      	beq.n	5ac8 <bus_fault+0x3c>
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    5b66:	4a15      	ldr	r2, [pc, #84]	; (5bbc <bus_fault+0x130>)
    5b68:	6a93      	ldr	r3, [r2, #40]	; 0x28
    5b6a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    5b6e:	6293      	str	r3, [r2, #40]	; 0x28
    5b70:	e7aa      	b.n	5ac8 <bus_fault+0x3c>
		PR_FAULT_INFO("  Imprecise data bus error");
    5b72:	4b17      	ldr	r3, [pc, #92]	; (5bd0 <bus_fault+0x144>)
    5b74:	9302      	str	r3, [sp, #8]
    5b76:	2000      	movs	r0, #0
    5b78:	9001      	str	r0, [sp, #4]
    5b7a:	9000      	str	r0, [sp, #0]
    5b7c:	4603      	mov	r3, r0
    5b7e:	2201      	movs	r2, #1
    5b80:	490d      	ldr	r1, [pc, #52]	; (5bb8 <bus_fault+0x12c>)
    5b82:	f008 fc85 	bl	e490 <z_log_msg2_runtime_create>
    5b86:	e7a4      	b.n	5ad2 <bus_fault+0x46>
		PR_FAULT_INFO("  Instruction bus error");
    5b88:	4b12      	ldr	r3, [pc, #72]	; (5bd4 <bus_fault+0x148>)
    5b8a:	9302      	str	r3, [sp, #8]
    5b8c:	2000      	movs	r0, #0
    5b8e:	9001      	str	r0, [sp, #4]
    5b90:	9000      	str	r0, [sp, #0]
    5b92:	4603      	mov	r3, r0
    5b94:	2201      	movs	r2, #1
    5b96:	4908      	ldr	r1, [pc, #32]	; (5bb8 <bus_fault+0x12c>)
    5b98:	f008 fc7a 	bl	e490 <z_log_msg2_runtime_create>
    5b9c:	e7a3      	b.n	5ae6 <bus_fault+0x5a>
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
    5b9e:	4b0e      	ldr	r3, [pc, #56]	; (5bd8 <bus_fault+0x14c>)
    5ba0:	9302      	str	r3, [sp, #8]
    5ba2:	2000      	movs	r0, #0
    5ba4:	9001      	str	r0, [sp, #4]
    5ba6:	9000      	str	r0, [sp, #0]
    5ba8:	4603      	mov	r3, r0
    5baa:	2201      	movs	r2, #1
    5bac:	4902      	ldr	r1, [pc, #8]	; (5bb8 <bus_fault+0x12c>)
    5bae:	f008 fc6f 	bl	e490 <z_log_msg2_runtime_create>
    5bb2:	e798      	b.n	5ae6 <bus_fault+0x5a>
    5bb4:	000106b8 	.word	0x000106b8
    5bb8:	0000f9a0 	.word	0x0000f9a0
    5bbc:	e000ed00 	.word	0xe000ed00
    5bc0:	000106d0 	.word	0x000106d0
    5bc4:	000106e4 	.word	0x000106e4
    5bc8:	000106f8 	.word	0x000106f8
    5bcc:	00010714 	.word	0x00010714
    5bd0:	0001072c 	.word	0x0001072c
    5bd4:	00010748 	.word	0x00010748
    5bd8:	00010760 	.word	0x00010760

00005bdc <usage_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t usage_fault(const z_arch_esf_t *esf)
{
    5bdc:	b500      	push	{lr}
    5bde:	b085      	sub	sp, #20
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");
    5be0:	4b3a      	ldr	r3, [pc, #232]	; (5ccc <usage_fault+0xf0>)
    5be2:	9302      	str	r3, [sp, #8]
    5be4:	2000      	movs	r0, #0
    5be6:	9001      	str	r0, [sp, #4]
    5be8:	9000      	str	r0, [sp, #0]
    5bea:	4603      	mov	r3, r0
    5bec:	2201      	movs	r2, #1
    5bee:	4938      	ldr	r1, [pc, #224]	; (5cd0 <usage_fault+0xf4>)
    5bf0:	f008 fc4e 	bl	e490 <z_log_msg2_runtime_create>

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    5bf4:	4b37      	ldr	r3, [pc, #220]	; (5cd4 <usage_fault+0xf8>)
    5bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5bf8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
    5bfc:	d123      	bne.n	5c46 <usage_fault+0x6a>
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    5bfe:	4b35      	ldr	r3, [pc, #212]	; (5cd4 <usage_fault+0xf8>)
    5c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5c02:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
    5c06:	d129      	bne.n	5c5c <usage_fault+0x80>
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    5c08:	4b32      	ldr	r3, [pc, #200]	; (5cd4 <usage_fault+0xf8>)
    5c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5c0c:	f413 2f00 	tst.w	r3, #524288	; 0x80000
    5c10:	d12f      	bne.n	5c72 <usage_fault+0x96>
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    5c12:	4b30      	ldr	r3, [pc, #192]	; (5cd4 <usage_fault+0xf8>)
    5c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5c16:	f413 2f80 	tst.w	r3, #262144	; 0x40000
    5c1a:	d135      	bne.n	5c88 <usage_fault+0xac>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    5c1c:	4b2d      	ldr	r3, [pc, #180]	; (5cd4 <usage_fault+0xf8>)
    5c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5c20:	f413 3f00 	tst.w	r3, #131072	; 0x20000
    5c24:	d13b      	bne.n	5c9e <usage_fault+0xc2>
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    5c26:	4b2b      	ldr	r3, [pc, #172]	; (5cd4 <usage_fault+0xf8>)
    5c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5c2a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5c2e:	d141      	bne.n	5cb4 <usage_fault+0xd8>
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    5c30:	4a28      	ldr	r2, [pc, #160]	; (5cd4 <usage_fault+0xf8>)
    5c32:	6a93      	ldr	r3, [r2, #40]	; 0x28
    5c34:	ea6f 4303 	mvn.w	r3, r3, lsl #16
    5c38:	ea6f 4313 	mvn.w	r3, r3, lsr #16
    5c3c:	6293      	str	r3, [r2, #40]	; 0x28

	return reason;
}
    5c3e:	2000      	movs	r0, #0
    5c40:	b005      	add	sp, #20
    5c42:	f85d fb04 	ldr.w	pc, [sp], #4
		PR_FAULT_INFO("  Division by zero");
    5c46:	4b24      	ldr	r3, [pc, #144]	; (5cd8 <usage_fault+0xfc>)
    5c48:	9302      	str	r3, [sp, #8]
    5c4a:	2000      	movs	r0, #0
    5c4c:	9001      	str	r0, [sp, #4]
    5c4e:	9000      	str	r0, [sp, #0]
    5c50:	4603      	mov	r3, r0
    5c52:	2201      	movs	r2, #1
    5c54:	491e      	ldr	r1, [pc, #120]	; (5cd0 <usage_fault+0xf4>)
    5c56:	f008 fc1b 	bl	e490 <z_log_msg2_runtime_create>
    5c5a:	e7d0      	b.n	5bfe <usage_fault+0x22>
		PR_FAULT_INFO("  Unaligned memory access");
    5c5c:	4b1f      	ldr	r3, [pc, #124]	; (5cdc <usage_fault+0x100>)
    5c5e:	9302      	str	r3, [sp, #8]
    5c60:	2000      	movs	r0, #0
    5c62:	9001      	str	r0, [sp, #4]
    5c64:	9000      	str	r0, [sp, #0]
    5c66:	4603      	mov	r3, r0
    5c68:	2201      	movs	r2, #1
    5c6a:	4919      	ldr	r1, [pc, #100]	; (5cd0 <usage_fault+0xf4>)
    5c6c:	f008 fc10 	bl	e490 <z_log_msg2_runtime_create>
    5c70:	e7ca      	b.n	5c08 <usage_fault+0x2c>
		PR_FAULT_INFO("  No coprocessor instructions");
    5c72:	4b1b      	ldr	r3, [pc, #108]	; (5ce0 <usage_fault+0x104>)
    5c74:	9302      	str	r3, [sp, #8]
    5c76:	2000      	movs	r0, #0
    5c78:	9001      	str	r0, [sp, #4]
    5c7a:	9000      	str	r0, [sp, #0]
    5c7c:	4603      	mov	r3, r0
    5c7e:	2201      	movs	r2, #1
    5c80:	4913      	ldr	r1, [pc, #76]	; (5cd0 <usage_fault+0xf4>)
    5c82:	f008 fc05 	bl	e490 <z_log_msg2_runtime_create>
    5c86:	e7c4      	b.n	5c12 <usage_fault+0x36>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
    5c88:	4b16      	ldr	r3, [pc, #88]	; (5ce4 <usage_fault+0x108>)
    5c8a:	9302      	str	r3, [sp, #8]
    5c8c:	2000      	movs	r0, #0
    5c8e:	9001      	str	r0, [sp, #4]
    5c90:	9000      	str	r0, [sp, #0]
    5c92:	4603      	mov	r3, r0
    5c94:	2201      	movs	r2, #1
    5c96:	490e      	ldr	r1, [pc, #56]	; (5cd0 <usage_fault+0xf4>)
    5c98:	f008 fbfa 	bl	e490 <z_log_msg2_runtime_create>
    5c9c:	e7be      	b.n	5c1c <usage_fault+0x40>
		PR_FAULT_INFO("  Illegal use of the EPSR");
    5c9e:	4b12      	ldr	r3, [pc, #72]	; (5ce8 <usage_fault+0x10c>)
    5ca0:	9302      	str	r3, [sp, #8]
    5ca2:	2000      	movs	r0, #0
    5ca4:	9001      	str	r0, [sp, #4]
    5ca6:	9000      	str	r0, [sp, #0]
    5ca8:	4603      	mov	r3, r0
    5caa:	2201      	movs	r2, #1
    5cac:	4908      	ldr	r1, [pc, #32]	; (5cd0 <usage_fault+0xf4>)
    5cae:	f008 fbef 	bl	e490 <z_log_msg2_runtime_create>
    5cb2:	e7b8      	b.n	5c26 <usage_fault+0x4a>
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
    5cb4:	4b0d      	ldr	r3, [pc, #52]	; (5cec <usage_fault+0x110>)
    5cb6:	9302      	str	r3, [sp, #8]
    5cb8:	2000      	movs	r0, #0
    5cba:	9001      	str	r0, [sp, #4]
    5cbc:	9000      	str	r0, [sp, #0]
    5cbe:	4603      	mov	r3, r0
    5cc0:	2201      	movs	r2, #1
    5cc2:	4903      	ldr	r1, [pc, #12]	; (5cd0 <usage_fault+0xf4>)
    5cc4:	f008 fbe4 	bl	e490 <z_log_msg2_runtime_create>
    5cc8:	e7b2      	b.n	5c30 <usage_fault+0x54>
    5cca:	bf00      	nop
    5ccc:	00010790 	.word	0x00010790
    5cd0:	0000f9a0 	.word	0x0000f9a0
    5cd4:	e000ed00 	.word	0xe000ed00
    5cd8:	000107a8 	.word	0x000107a8
    5cdc:	000107bc 	.word	0x000107bc
    5ce0:	000107d8 	.word	0x000107d8
    5ce4:	000107f8 	.word	0x000107f8
    5ce8:	00010820 	.word	0x00010820
    5cec:	0001083c 	.word	0x0001083c

00005cf0 <debug_monitor>:
 *
 * See z_arm_fault_dump() for example.
 *
 */
static void debug_monitor(z_arch_esf_t *esf, bool *recoverable)
{
    5cf0:	b500      	push	{lr}
    5cf2:	b085      	sub	sp, #20
	*recoverable = false;
    5cf4:	2000      	movs	r0, #0
    5cf6:	7008      	strb	r0, [r1, #0]

	PR_FAULT_INFO(
    5cf8:	4b05      	ldr	r3, [pc, #20]	; (5d10 <debug_monitor+0x20>)
    5cfa:	9302      	str	r3, [sp, #8]
    5cfc:	9001      	str	r0, [sp, #4]
    5cfe:	9000      	str	r0, [sp, #0]
    5d00:	4603      	mov	r3, r0
    5d02:	2201      	movs	r2, #1
    5d04:	4903      	ldr	r1, [pc, #12]	; (5d14 <debug_monitor+0x24>)
    5d06:	f008 fbc3 	bl	e490 <z_log_msg2_runtime_create>

		*recoverable = memory_fault_recoverable(esf, false);
	}

#endif
}
    5d0a:	b005      	add	sp, #20
    5d0c:	f85d fb04 	ldr.w	pc, [sp], #4
    5d10:	00010868 	.word	0x00010868
    5d14:	0000f9a0 	.word	0x0000f9a0

00005d18 <reserved_exception>:
 *
 * See z_arm_fault_dump() for example.
 *
 */
static void reserved_exception(const z_arch_esf_t *esf, int fault)
{
    5d18:	b500      	push	{lr}
    5d1a:	b087      	sub	sp, #28
	ARG_UNUSED(esf);

	PR_FAULT_INFO("***** %s %d) *****",
    5d1c:	290f      	cmp	r1, #15
    5d1e:	dc10      	bgt.n	5d42 <reserved_exception+0x2a>
    5d20:	4b09      	ldr	r3, [pc, #36]	; (5d48 <reserved_exception+0x30>)
    5d22:	3910      	subs	r1, #16
    5d24:	9104      	str	r1, [sp, #16]
    5d26:	9303      	str	r3, [sp, #12]
    5d28:	4b08      	ldr	r3, [pc, #32]	; (5d4c <reserved_exception+0x34>)
    5d2a:	9302      	str	r3, [sp, #8]
    5d2c:	2000      	movs	r0, #0
    5d2e:	9001      	str	r0, [sp, #4]
    5d30:	9000      	str	r0, [sp, #0]
    5d32:	4603      	mov	r3, r0
    5d34:	2201      	movs	r2, #1
    5d36:	4906      	ldr	r1, [pc, #24]	; (5d50 <reserved_exception+0x38>)
    5d38:	f008 fbaa 	bl	e490 <z_log_msg2_runtime_create>
	       fault < 16 ? "Reserved Exception (" : "Spurious interrupt (IRQ ",
	       fault - 16);
}
    5d3c:	b007      	add	sp, #28
    5d3e:	f85d fb04 	ldr.w	pc, [sp], #4
	PR_FAULT_INFO("***** %s %d) *****",
    5d42:	4b04      	ldr	r3, [pc, #16]	; (5d54 <reserved_exception+0x3c>)
    5d44:	e7ed      	b.n	5d22 <reserved_exception+0xa>
    5d46:	bf00      	nop
    5d48:	000108a8 	.word	0x000108a8
    5d4c:	000108c0 	.word	0x000108c0
    5d50:	0000f9a0 	.word	0x0000f9a0
    5d54:	0001088c 	.word	0x0001088c

00005d58 <mem_manage_fault>:
{
    5d58:	b5f0      	push	{r4, r5, r6, r7, lr}
    5d5a:	b085      	sub	sp, #20
    5d5c:	4605      	mov	r5, r0
    5d5e:	460c      	mov	r4, r1
    5d60:	4616      	mov	r6, r2
	PR_FAULT_INFO("***** MPU FAULT *****");
    5d62:	4b5f      	ldr	r3, [pc, #380]	; (5ee0 <mem_manage_fault+0x188>)
    5d64:	9302      	str	r3, [sp, #8]
    5d66:	2000      	movs	r0, #0
    5d68:	9001      	str	r0, [sp, #4]
    5d6a:	9000      	str	r0, [sp, #0]
    5d6c:	4603      	mov	r3, r0
    5d6e:	2201      	movs	r2, #1
    5d70:	495c      	ldr	r1, [pc, #368]	; (5ee4 <mem_manage_fault+0x18c>)
    5d72:	f008 fb8d 	bl	e490 <z_log_msg2_runtime_create>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    5d76:	4b5c      	ldr	r3, [pc, #368]	; (5ee8 <mem_manage_fault+0x190>)
    5d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5d7a:	f013 0f10 	tst.w	r3, #16
    5d7e:	d13b      	bne.n	5df8 <mem_manage_fault+0xa0>
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    5d80:	4b59      	ldr	r3, [pc, #356]	; (5ee8 <mem_manage_fault+0x190>)
    5d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5d84:	f013 0f08 	tst.w	r3, #8
    5d88:	d141      	bne.n	5e0e <mem_manage_fault+0xb6>
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    5d8a:	4b57      	ldr	r3, [pc, #348]	; (5ee8 <mem_manage_fault+0x190>)
    5d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5d8e:	f013 0f02 	tst.w	r3, #2
    5d92:	d147      	bne.n	5e24 <mem_manage_fault+0xcc>
	uint32_t mmfar = -EINVAL;
    5d94:	f06f 0715 	mvn.w	r7, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    5d98:	4b53      	ldr	r3, [pc, #332]	; (5ee8 <mem_manage_fault+0x190>)
    5d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5d9c:	f013 0f01 	tst.w	r3, #1
    5da0:	d166      	bne.n	5e70 <mem_manage_fault+0x118>
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    5da2:	4b51      	ldr	r3, [pc, #324]	; (5ee8 <mem_manage_fault+0x190>)
    5da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5da6:	f013 0f20 	tst.w	r3, #32
    5daa:	d16c      	bne.n	5e86 <mem_manage_fault+0x12e>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    5dac:	4b4e      	ldr	r3, [pc, #312]	; (5ee8 <mem_manage_fault+0x190>)
    5dae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5db0:	f013 0f10 	tst.w	r3, #16
    5db4:	d104      	bne.n	5dc0 <mem_manage_fault+0x68>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    5db6:	4b4c      	ldr	r3, [pc, #304]	; (5ee8 <mem_manage_fault+0x190>)
    5db8:	6a9c      	ldr	r4, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    5dba:	f014 0402 	ands.w	r4, r4, #2
    5dbe:	d004      	beq.n	5dca <mem_manage_fault+0x72>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    5dc0:	4b49      	ldr	r3, [pc, #292]	; (5ee8 <mem_manage_fault+0x190>)
    5dc2:	685c      	ldr	r4, [r3, #4]
    5dc4:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
    5dc8:	d168      	bne.n	5e9c <mem_manage_fault+0x144>
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    5dca:	4b47      	ldr	r3, [pc, #284]	; (5ee8 <mem_manage_fault+0x190>)
    5dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5dce:	f013 0f20 	tst.w	r3, #32
    5dd2:	d004      	beq.n	5dde <mem_manage_fault+0x86>
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    5dd4:	4a44      	ldr	r2, [pc, #272]	; (5ee8 <mem_manage_fault+0x190>)
    5dd6:	6a53      	ldr	r3, [r2, #36]	; 0x24
    5dd8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    5ddc:	6253      	str	r3, [r2, #36]	; 0x24
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    5dde:	4a42      	ldr	r2, [pc, #264]	; (5ee8 <mem_manage_fault+0x190>)
    5de0:	6a93      	ldr	r3, [r2, #40]	; 0x28
    5de2:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    5de6:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    5de8:	2101      	movs	r1, #1
    5dea:	4628      	mov	r0, r5
    5dec:	f008 fb4e 	bl	e48c <memory_fault_recoverable>
    5df0:	7030      	strb	r0, [r6, #0]
}
    5df2:	4620      	mov	r0, r4
    5df4:	b005      	add	sp, #20
    5df6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		PR_FAULT_INFO("  Stacking error (context area might be"
    5df8:	4b3c      	ldr	r3, [pc, #240]	; (5eec <mem_manage_fault+0x194>)
    5dfa:	9302      	str	r3, [sp, #8]
    5dfc:	2000      	movs	r0, #0
    5dfe:	9001      	str	r0, [sp, #4]
    5e00:	9000      	str	r0, [sp, #0]
    5e02:	4603      	mov	r3, r0
    5e04:	2201      	movs	r2, #1
    5e06:	4937      	ldr	r1, [pc, #220]	; (5ee4 <mem_manage_fault+0x18c>)
    5e08:	f008 fb42 	bl	e490 <z_log_msg2_runtime_create>
    5e0c:	e7b8      	b.n	5d80 <mem_manage_fault+0x28>
		PR_FAULT_INFO("  Unstacking error");
    5e0e:	4b38      	ldr	r3, [pc, #224]	; (5ef0 <mem_manage_fault+0x198>)
    5e10:	9302      	str	r3, [sp, #8]
    5e12:	2000      	movs	r0, #0
    5e14:	9001      	str	r0, [sp, #4]
    5e16:	9000      	str	r0, [sp, #0]
    5e18:	4603      	mov	r3, r0
    5e1a:	2201      	movs	r2, #1
    5e1c:	4931      	ldr	r1, [pc, #196]	; (5ee4 <mem_manage_fault+0x18c>)
    5e1e:	f008 fb37 	bl	e490 <z_log_msg2_runtime_create>
    5e22:	e7b2      	b.n	5d8a <mem_manage_fault+0x32>
		PR_FAULT_INFO("  Data Access Violation");
    5e24:	4b33      	ldr	r3, [pc, #204]	; (5ef4 <mem_manage_fault+0x19c>)
    5e26:	9302      	str	r3, [sp, #8]
    5e28:	2000      	movs	r0, #0
    5e2a:	9001      	str	r0, [sp, #4]
    5e2c:	9000      	str	r0, [sp, #0]
    5e2e:	4603      	mov	r3, r0
    5e30:	2201      	movs	r2, #1
    5e32:	492c      	ldr	r1, [pc, #176]	; (5ee4 <mem_manage_fault+0x18c>)
    5e34:	f008 fb2c 	bl	e490 <z_log_msg2_runtime_create>
		uint32_t temp = SCB->MMFAR;
    5e38:	4b2b      	ldr	r3, [pc, #172]	; (5ee8 <mem_manage_fault+0x190>)
    5e3a:	6b5f      	ldr	r7, [r3, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    5e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5e3e:	f013 0f80 	tst.w	r3, #128	; 0x80
    5e42:	d102      	bne.n	5e4a <mem_manage_fault+0xf2>
	uint32_t mmfar = -EINVAL;
    5e44:	f06f 0715 	mvn.w	r7, #21
    5e48:	e7a6      	b.n	5d98 <mem_manage_fault+0x40>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
    5e4a:	9703      	str	r7, [sp, #12]
    5e4c:	4b2a      	ldr	r3, [pc, #168]	; (5ef8 <mem_manage_fault+0x1a0>)
    5e4e:	9302      	str	r3, [sp, #8]
    5e50:	2000      	movs	r0, #0
    5e52:	9001      	str	r0, [sp, #4]
    5e54:	9000      	str	r0, [sp, #0]
    5e56:	4603      	mov	r3, r0
    5e58:	2201      	movs	r2, #1
    5e5a:	4922      	ldr	r1, [pc, #136]	; (5ee4 <mem_manage_fault+0x18c>)
    5e5c:	f008 fb18 	bl	e490 <z_log_msg2_runtime_create>
			if (from_hard_fault != 0) {
    5e60:	2c00      	cmp	r4, #0
    5e62:	d099      	beq.n	5d98 <mem_manage_fault+0x40>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    5e64:	4a20      	ldr	r2, [pc, #128]	; (5ee8 <mem_manage_fault+0x190>)
    5e66:	6a93      	ldr	r3, [r2, #40]	; 0x28
    5e68:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    5e6c:	6293      	str	r3, [r2, #40]	; 0x28
    5e6e:	e793      	b.n	5d98 <mem_manage_fault+0x40>
		PR_FAULT_INFO("  Instruction Access Violation");
    5e70:	4b22      	ldr	r3, [pc, #136]	; (5efc <mem_manage_fault+0x1a4>)
    5e72:	9302      	str	r3, [sp, #8]
    5e74:	2000      	movs	r0, #0
    5e76:	9001      	str	r0, [sp, #4]
    5e78:	9000      	str	r0, [sp, #0]
    5e7a:	4603      	mov	r3, r0
    5e7c:	2201      	movs	r2, #1
    5e7e:	4919      	ldr	r1, [pc, #100]	; (5ee4 <mem_manage_fault+0x18c>)
    5e80:	f008 fb06 	bl	e490 <z_log_msg2_runtime_create>
    5e84:	e78d      	b.n	5da2 <mem_manage_fault+0x4a>
		PR_FAULT_INFO(
    5e86:	4b1e      	ldr	r3, [pc, #120]	; (5f00 <mem_manage_fault+0x1a8>)
    5e88:	9302      	str	r3, [sp, #8]
    5e8a:	2000      	movs	r0, #0
    5e8c:	9001      	str	r0, [sp, #4]
    5e8e:	9000      	str	r0, [sp, #0]
    5e90:	4603      	mov	r3, r0
    5e92:	2201      	movs	r2, #1
    5e94:	4913      	ldr	r1, [pc, #76]	; (5ee4 <mem_manage_fault+0x18c>)
    5e96:	f008 fafb 	bl	e490 <z_log_msg2_runtime_create>
    5e9a:	e787      	b.n	5dac <mem_manage_fault+0x54>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    5e9c:	4629      	mov	r1, r5
    5e9e:	4638      	mov	r0, r7
    5ea0:	f7ff fd88 	bl	59b4 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    5ea4:	4607      	mov	r7, r0
    5ea6:	b9b0      	cbnz	r0, 5ed6 <mem_manage_fault+0x17e>
				__ASSERT(!(SCB->CFSR & SCB_CFSR_MSTKERR_Msk),
    5ea8:	4b0f      	ldr	r3, [pc, #60]	; (5ee8 <mem_manage_fault+0x190>)
    5eaa:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    5eac:	f014 0410 	ands.w	r4, r4, #16
    5eb0:	d08b      	beq.n	5dca <mem_manage_fault+0x72>
    5eb2:	4c14      	ldr	r4, [pc, #80]	; (5f04 <mem_manage_fault+0x1ac>)
    5eb4:	f240 1349 	movw	r3, #329	; 0x149
    5eb8:	4622      	mov	r2, r4
    5eba:	4913      	ldr	r1, [pc, #76]	; (5f08 <mem_manage_fault+0x1b0>)
    5ebc:	4813      	ldr	r0, [pc, #76]	; (5f0c <mem_manage_fault+0x1b4>)
    5ebe:	f008 fa04 	bl	e2ca <assert_print>
    5ec2:	4813      	ldr	r0, [pc, #76]	; (5f10 <mem_manage_fault+0x1b8>)
    5ec4:	f008 fa01 	bl	e2ca <assert_print>
    5ec8:	f240 1149 	movw	r1, #329	; 0x149
    5ecc:	4620      	mov	r0, r4
    5ece:	f008 f9f5 	bl	e2bc <assert_post_action>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    5ed2:	463c      	mov	r4, r7
    5ed4:	e779      	b.n	5dca <mem_manage_fault+0x72>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    5ed6:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    5eda:	2402      	movs	r4, #2
    5edc:	e775      	b.n	5dca <mem_manage_fault+0x72>
    5ede:	bf00      	nop
    5ee0:	000108d4 	.word	0x000108d4
    5ee4:	0000f9a0 	.word	0x0000f9a0
    5ee8:	e000ed00 	.word	0xe000ed00
    5eec:	000108ec 	.word	0x000108ec
    5ef0:	000106e4 	.word	0x000106e4
    5ef4:	00010920 	.word	0x00010920
    5ef8:	00010938 	.word	0x00010938
    5efc:	00010950 	.word	0x00010950
    5f00:	00010760 	.word	0x00010760
    5f04:	00010970 	.word	0x00010970
    5f08:	000109ac 	.word	0x000109ac
    5f0c:	0000fd58 	.word	0x0000fd58
    5f10:	000109f8 	.word	0x000109f8

00005f14 <hard_fault>:
{
    5f14:	b5f0      	push	{r4, r5, r6, r7, lr}
    5f16:	b085      	sub	sp, #20
    5f18:	4607      	mov	r7, r0
    5f1a:	460e      	mov	r6, r1
	PR_FAULT_INFO("***** HARD FAULT *****");
    5f1c:	4b4b      	ldr	r3, [pc, #300]	; (604c <hard_fault+0x138>)
    5f1e:	9302      	str	r3, [sp, #8]
    5f20:	2400      	movs	r4, #0
    5f22:	9401      	str	r4, [sp, #4]
    5f24:	9400      	str	r4, [sp, #0]
    5f26:	4623      	mov	r3, r4
    5f28:	2201      	movs	r2, #1
    5f2a:	4949      	ldr	r1, [pc, #292]	; (6050 <hard_fault+0x13c>)
    5f2c:	4620      	mov	r0, r4
    5f2e:	f008 faaf 	bl	e490 <z_log_msg2_runtime_create>
	*recoverable = false;
    5f32:	7034      	strb	r4, [r6, #0]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    5f34:	4b47      	ldr	r3, [pc, #284]	; (6054 <hard_fault+0x140>)
    5f36:	6add      	ldr	r5, [r3, #44]	; 0x2c
    5f38:	f015 0502 	ands.w	r5, r5, #2
    5f3c:	d12d      	bne.n	5f9a <hard_fault+0x86>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    5f3e:	4b45      	ldr	r3, [pc, #276]	; (6054 <hard_fault+0x140>)
    5f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    5f42:	2b00      	cmp	r3, #0
    5f44:	db36      	blt.n	5fb4 <hard_fault+0xa0>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    5f46:	4b43      	ldr	r3, [pc, #268]	; (6054 <hard_fault+0x140>)
    5f48:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    5f4a:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
    5f4e:	d06b      	beq.n	6028 <hard_fault+0x114>
		PR_EXC("  Fault escalation (see below)");
    5f50:	4b41      	ldr	r3, [pc, #260]	; (6058 <hard_fault+0x144>)
    5f52:	9302      	str	r3, [sp, #8]
    5f54:	2000      	movs	r0, #0
    5f56:	9001      	str	r0, [sp, #4]
    5f58:	9000      	str	r0, [sp, #0]
    5f5a:	4603      	mov	r3, r0
    5f5c:	2201      	movs	r2, #1
    5f5e:	493c      	ldr	r1, [pc, #240]	; (6050 <hard_fault+0x13c>)
    5f60:	f008 fa96 	bl	e490 <z_log_msg2_runtime_create>
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    5f64:	69bb      	ldr	r3, [r7, #24]
	uint16_t fault_insn = *(ret_addr - 1);
    5f66:	f833 2c02 	ldrh.w	r2, [r3, #-2]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    5f6a:	f64d 7302 	movw	r3, #57090	; 0xdf02
    5f6e:	429a      	cmp	r2, r3
    5f70:	d02c      	beq.n	5fcc <hard_fault+0xb8>
		} else if (SCB_MMFSR != 0) {
    5f72:	4b38      	ldr	r3, [pc, #224]	; (6054 <hard_fault+0x140>)
    5f74:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
    5f78:	2b00      	cmp	r3, #0
    5f7a:	d135      	bne.n	5fe8 <hard_fault+0xd4>
		} else if (SCB_BFSR != 0) {
    5f7c:	4b35      	ldr	r3, [pc, #212]	; (6054 <hard_fault+0x140>)
    5f7e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    5f82:	2b00      	cmp	r3, #0
    5f84:	d137      	bne.n	5ff6 <hard_fault+0xe2>
		} else if (SCB_UFSR != 0) {
    5f86:	4b33      	ldr	r3, [pc, #204]	; (6054 <hard_fault+0x140>)
    5f88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
    5f8a:	b29b      	uxth	r3, r3
    5f8c:	2b00      	cmp	r3, #0
    5f8e:	d039      	beq.n	6004 <hard_fault+0xf0>
			reason = usage_fault(esf);
    5f90:	4638      	mov	r0, r7
    5f92:	f7ff fe23 	bl	5bdc <usage_fault>
    5f96:	4604      	mov	r4, r0
    5f98:	e009      	b.n	5fae <hard_fault+0x9a>
		PR_EXC("  Bus fault on vector table read");
    5f9a:	4b30      	ldr	r3, [pc, #192]	; (605c <hard_fault+0x148>)
    5f9c:	9302      	str	r3, [sp, #8]
    5f9e:	9401      	str	r4, [sp, #4]
    5fa0:	9400      	str	r4, [sp, #0]
    5fa2:	4623      	mov	r3, r4
    5fa4:	2201      	movs	r2, #1
    5fa6:	492a      	ldr	r1, [pc, #168]	; (6050 <hard_fault+0x13c>)
    5fa8:	4620      	mov	r0, r4
    5faa:	f008 fa71 	bl	e490 <z_log_msg2_runtime_create>
}
    5fae:	4620      	mov	r0, r4
    5fb0:	b005      	add	sp, #20
    5fb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		PR_EXC("  Debug event");
    5fb4:	4b2a      	ldr	r3, [pc, #168]	; (6060 <hard_fault+0x14c>)
    5fb6:	9302      	str	r3, [sp, #8]
    5fb8:	2000      	movs	r0, #0
    5fba:	9001      	str	r0, [sp, #4]
    5fbc:	9000      	str	r0, [sp, #0]
    5fbe:	4603      	mov	r3, r0
    5fc0:	2201      	movs	r2, #1
    5fc2:	4923      	ldr	r1, [pc, #140]	; (6050 <hard_fault+0x13c>)
    5fc4:	f008 fa64 	bl	e490 <z_log_msg2_runtime_create>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    5fc8:	462c      	mov	r4, r5
    5fca:	e7f0      	b.n	5fae <hard_fault+0x9a>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
    5fcc:	683b      	ldr	r3, [r7, #0]
    5fce:	9303      	str	r3, [sp, #12]
    5fd0:	4b24      	ldr	r3, [pc, #144]	; (6064 <hard_fault+0x150>)
    5fd2:	9302      	str	r3, [sp, #8]
    5fd4:	2000      	movs	r0, #0
    5fd6:	9001      	str	r0, [sp, #4]
    5fd8:	9000      	str	r0, [sp, #0]
    5fda:	4603      	mov	r3, r0
    5fdc:	2201      	movs	r2, #1
    5fde:	491c      	ldr	r1, [pc, #112]	; (6050 <hard_fault+0x13c>)
    5fe0:	f008 fa56 	bl	e490 <z_log_msg2_runtime_create>
			reason = esf->basic.r0;
    5fe4:	683c      	ldr	r4, [r7, #0]
    5fe6:	e7e2      	b.n	5fae <hard_fault+0x9a>
			reason = mem_manage_fault(esf, 1, recoverable);
    5fe8:	4632      	mov	r2, r6
    5fea:	2101      	movs	r1, #1
    5fec:	4638      	mov	r0, r7
    5fee:	f7ff feb3 	bl	5d58 <mem_manage_fault>
    5ff2:	4604      	mov	r4, r0
    5ff4:	e7db      	b.n	5fae <hard_fault+0x9a>
			reason = bus_fault(esf, 1, recoverable);
    5ff6:	4632      	mov	r2, r6
    5ff8:	2101      	movs	r1, #1
    5ffa:	4638      	mov	r0, r7
    5ffc:	f7ff fd46 	bl	5a8c <bus_fault>
    6000:	4604      	mov	r4, r0
    6002:	e7d4      	b.n	5fae <hard_fault+0x9a>
			__ASSERT(0,
    6004:	4c18      	ldr	r4, [pc, #96]	; (6068 <hard_fault+0x154>)
    6006:	f240 23cd 	movw	r3, #717	; 0x2cd
    600a:	4622      	mov	r2, r4
    600c:	4917      	ldr	r1, [pc, #92]	; (606c <hard_fault+0x158>)
    600e:	4818      	ldr	r0, [pc, #96]	; (6070 <hard_fault+0x15c>)
    6010:	f008 f95b 	bl	e2ca <assert_print>
    6014:	4817      	ldr	r0, [pc, #92]	; (6074 <hard_fault+0x160>)
    6016:	f008 f958 	bl	e2ca <assert_print>
    601a:	f240 21cd 	movw	r1, #717	; 0x2cd
    601e:	4620      	mov	r0, r4
    6020:	f008 f94c 	bl	e2bc <assert_post_action>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    6024:	462c      	mov	r4, r5
    6026:	e7c2      	b.n	5fae <hard_fault+0x9a>
		__ASSERT(0,
    6028:	4d0f      	ldr	r5, [pc, #60]	; (6068 <hard_fault+0x154>)
    602a:	f240 23d1 	movw	r3, #721	; 0x2d1
    602e:	462a      	mov	r2, r5
    6030:	490e      	ldr	r1, [pc, #56]	; (606c <hard_fault+0x158>)
    6032:	480f      	ldr	r0, [pc, #60]	; (6070 <hard_fault+0x15c>)
    6034:	f008 f949 	bl	e2ca <assert_print>
    6038:	480f      	ldr	r0, [pc, #60]	; (6078 <hard_fault+0x164>)
    603a:	f008 f946 	bl	e2ca <assert_print>
    603e:	f240 21d1 	movw	r1, #721	; 0x2d1
    6042:	4628      	mov	r0, r5
    6044:	f008 f93a 	bl	e2bc <assert_post_action>
	return reason;
    6048:	e7b1      	b.n	5fae <hard_fault+0x9a>
    604a:	bf00      	nop
    604c:	00010a1c 	.word	0x00010a1c
    6050:	0000f9a0 	.word	0x0000f9a0
    6054:	e000ed00 	.word	0xe000ed00
    6058:	00010a68 	.word	0x00010a68
    605c:	00010a34 	.word	0x00010a34
    6060:	00010a58 	.word	0x00010a58
    6064:	00010a88 	.word	0x00010a88
    6068:	00010970 	.word	0x00010970
    606c:	00010414 	.word	0x00010414
    6070:	0000fd58 	.word	0x0000fd58
    6074:	00010aa4 	.word	0x00010aa4
    6078:	00010ac8 	.word	0x00010ac8

0000607c <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    607c:	b5f0      	push	{r4, r5, r6, r7, lr}
    607e:	b08f      	sub	sp, #60	; 0x3c
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    6080:	4b35      	ldr	r3, [pc, #212]	; (6158 <z_arm_fault+0xdc>)
    6082:	685d      	ldr	r5, [r3, #4]
    6084:	f3c5 0508 	ubfx	r5, r5, #0, #9
    6088:	2300      	movs	r3, #0
    608a:	f383 8811 	msr	BASEPRI, r3
    608e:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    6092:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    6096:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    609a:	d125      	bne.n	60e8 <z_arm_fault+0x6c>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    609c:	f002 030c 	and.w	r3, r2, #12
    60a0:	2b08      	cmp	r3, #8
    60a2:	d011      	beq.n	60c8 <z_arm_fault+0x4c>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    60a4:	f012 0f08 	tst.w	r2, #8
    60a8:	d01b      	beq.n	60e2 <z_arm_fault+0x66>
			ptr_esf =  (z_arch_esf_t *)psp;
    60aa:	460c      	mov	r4, r1
	*nested_exc = false;
    60ac:	2600      	movs	r6, #0

	/* Retrieve the Exception Stack Frame (ESF) to be supplied
	 * as argument to the remainder of the fault handling process.
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
    60ae:	b1f4      	cbz	r4, 60ee <z_arm_fault+0x72>

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
    60b0:	f10d 0237 	add.w	r2, sp, #55	; 0x37
    60b4:	4629      	mov	r1, r5
    60b6:	4620      	mov	r0, r4
    60b8:	f008 f9f9 	bl	e4ae <fault_handle>
    60bc:	4605      	mov	r5, r0
	if (recoverable) {
    60be:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    60c2:	b32b      	cbz	r3, 6110 <z_arm_fault+0x94>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
    60c4:	b00f      	add	sp, #60	; 0x3c
    60c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		PR_EXC("SPSEL in thread mode does not indicate PSP");
    60c8:	4b24      	ldr	r3, [pc, #144]	; (615c <z_arm_fault+0xe0>)
    60ca:	9302      	str	r3, [sp, #8]
    60cc:	2400      	movs	r4, #0
    60ce:	9401      	str	r4, [sp, #4]
    60d0:	9400      	str	r4, [sp, #0]
    60d2:	4623      	mov	r3, r4
    60d4:	2201      	movs	r2, #1
    60d6:	4922      	ldr	r1, [pc, #136]	; (6160 <z_arm_fault+0xe4>)
    60d8:	4620      	mov	r0, r4
    60da:	f008 f9d9 	bl	e490 <z_log_msg2_runtime_create>
	*nested_exc = false;
    60de:	4626      	mov	r6, r4
		return NULL;
    60e0:	e7e5      	b.n	60ae <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
    60e2:	4604      	mov	r4, r0
			*nested_exc = true;
    60e4:	2601      	movs	r6, #1
    60e6:	e7e2      	b.n	60ae <z_arm_fault+0x32>
	*nested_exc = false;
    60e8:	2600      	movs	r6, #0
		return NULL;
    60ea:	4634      	mov	r4, r6
    60ec:	e7df      	b.n	60ae <z_arm_fault+0x32>
	__ASSERT(esf != NULL,
    60ee:	4f1d      	ldr	r7, [pc, #116]	; (6164 <z_arm_fault+0xe8>)
    60f0:	f240 33fb 	movw	r3, #1019	; 0x3fb
    60f4:	463a      	mov	r2, r7
    60f6:	491c      	ldr	r1, [pc, #112]	; (6168 <z_arm_fault+0xec>)
    60f8:	481c      	ldr	r0, [pc, #112]	; (616c <z_arm_fault+0xf0>)
    60fa:	f008 f8e6 	bl	e2ca <assert_print>
    60fe:	481c      	ldr	r0, [pc, #112]	; (6170 <z_arm_fault+0xf4>)
    6100:	f008 f8e3 	bl	e2ca <assert_print>
    6104:	f240 31fb 	movw	r1, #1019	; 0x3fb
    6108:	4638      	mov	r0, r7
    610a:	f008 f8d7 	bl	e2bc <assert_post_action>
    610e:	e7cf      	b.n	60b0 <z_arm_fault+0x34>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    6110:	f10d 0c14 	add.w	ip, sp, #20
    6114:	6820      	ldr	r0, [r4, #0]
    6116:	6861      	ldr	r1, [r4, #4]
    6118:	68a2      	ldr	r2, [r4, #8]
    611a:	68e3      	ldr	r3, [r4, #12]
    611c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6120:	6920      	ldr	r0, [r4, #16]
    6122:	6961      	ldr	r1, [r4, #20]
    6124:	69a2      	ldr	r2, [r4, #24]
    6126:	69e3      	ldr	r3, [r4, #28]
    6128:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
	if (nested_exc) {
    612c:	b146      	cbz	r6, 6140 <z_arm_fault+0xc4>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    612e:	f3c3 0208 	ubfx	r2, r3, #0, #9
    6132:	b95a      	cbnz	r2, 614c <z_arm_fault+0xd0>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    6134:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    6138:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    613c:	930c      	str	r3, [sp, #48]	; 0x30
    613e:	e005      	b.n	614c <z_arm_fault+0xd0>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    6140:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6142:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    6146:	f023 0301 	bic.w	r3, r3, #1
    614a:	930c      	str	r3, [sp, #48]	; 0x30
	z_arm_fatal_error(reason, &esf_copy);
    614c:	a905      	add	r1, sp, #20
    614e:	4628      	mov	r0, r5
    6150:	f008 f97e 	bl	e450 <z_arm_fatal_error>
    6154:	e7b6      	b.n	60c4 <z_arm_fault+0x48>
    6156:	bf00      	nop
    6158:	e000ed00 	.word	0xe000ed00
    615c:	00010af8 	.word	0x00010af8
    6160:	0000f9a0 	.word	0x0000f9a0
    6164:	00010970 	.word	0x00010970
    6168:	00010b24 	.word	0x00010b24
    616c:	0000fd58 	.word	0x0000fd58
    6170:	00010b38 	.word	0x00010b38

00006174 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    6174:	4a02      	ldr	r2, [pc, #8]	; (6180 <z_arm_fault_init+0xc>)
    6176:	6953      	ldr	r3, [r2, #20]
    6178:	f043 0310 	orr.w	r3, r3, #16
    617c:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    617e:	4770      	bx	lr
    6180:	e000ed00 	.word	0xe000ed00

00006184 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    6184:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    6188:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    618c:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    618e:	4672      	mov	r2, lr
	bl z_arm_fault
    6190:	f7ff ff74 	bl	607c <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    6194:	bd01      	pop	{r0, pc}
    6196:	bf00      	nop

00006198 <z_arm_interrupt_init>:
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    6198:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    619a:	e006      	b.n	61aa <z_arm_interrupt_init+0x12>
    619c:	f002 010f 	and.w	r1, r2, #15
    61a0:	4b09      	ldr	r3, [pc, #36]	; (61c8 <z_arm_interrupt_init+0x30>)
    61a2:	440b      	add	r3, r1
    61a4:	2120      	movs	r1, #32
    61a6:	7619      	strb	r1, [r3, #24]
    61a8:	3201      	adds	r2, #1
    61aa:	2a2f      	cmp	r2, #47	; 0x2f
    61ac:	dc0a      	bgt.n	61c4 <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
    61ae:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    61b0:	2b00      	cmp	r3, #0
    61b2:	dbf3      	blt.n	619c <z_arm_interrupt_init+0x4>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    61b4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    61b8:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    61bc:	2120      	movs	r1, #32
    61be:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    61c2:	e7f1      	b.n	61a8 <z_arm_interrupt_init+0x10>
	}
}
    61c4:	4770      	bx	lr
    61c6:	bf00      	nop
    61c8:	e000ecfc 	.word	0xe000ecfc

000061cc <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    61cc:	2000      	movs	r0, #0
    msr CONTROL, r0
    61ce:	f380 8814 	msr	CONTROL, r0
    isb
    61d2:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    61d6:	f009 fa91 	bl	f6fc <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    61da:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    61dc:	490d      	ldr	r1, [pc, #52]	; (6214 <__start+0x48>)
    str r0, [r1]
    61de:	6008      	str	r0, [r1, #0]
    dsb
    61e0:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    61e4:	480c      	ldr	r0, [pc, #48]	; (6218 <__start+0x4c>)
    msr msp, r0
    61e6:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    61ea:	f000 f82d 	bl	6248 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    61ee:	2020      	movs	r0, #32
    msr BASEPRI, r0
    61f0:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    61f4:	4809      	ldr	r0, [pc, #36]	; (621c <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    61f6:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    61fa:	1840      	adds	r0, r0, r1
    msr PSP, r0
    61fc:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    6200:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    6204:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    6206:	4308      	orrs	r0, r1
    msr CONTROL, r0
    6208:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    620c:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    6210:	f7ff fb3a 	bl	5888 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    6214:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    6218:	20006400 	.word	0x20006400
    ldr r0, =z_interrupt_stacks
    621c:	20006580 	.word	0x20006580

00006220 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    6220:	4b08      	ldr	r3, [pc, #32]	; (6244 <z_arm_clear_arm_mpu_config+0x24>)
    6222:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
	int num_regions =
    6226:	f3c0 2007 	ubfx	r0, r0, #8, #8

	for (i = 0; i < num_regions; i++) {
    622a:	2300      	movs	r3, #0
    622c:	e006      	b.n	623c <z_arm_clear_arm_mpu_config+0x1c>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
    622e:	4a05      	ldr	r2, [pc, #20]	; (6244 <z_arm_clear_arm_mpu_config+0x24>)
    6230:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    6234:	2100      	movs	r1, #0
    6236:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
    623a:	3301      	adds	r3, #1
    623c:	4283      	cmp	r3, r0
    623e:	dbf6      	blt.n	622e <z_arm_clear_arm_mpu_config+0xe>
		ARM_MPU_ClrRegion(i);
	}
}
    6240:	4770      	bx	lr
    6242:	bf00      	nop
    6244:	e000ed00 	.word	0xe000ed00

00006248 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    6248:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    624a:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    624c:	2400      	movs	r4, #0
    624e:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    6252:	f7ff ffe5 	bl	6220 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    6256:	4623      	mov	r3, r4
    6258:	e008      	b.n	626c <z_arm_init_arch_hw_at_boot+0x24>
		NVIC->ICER[i] = 0xFFFFFFFF;
    625a:	f103 0120 	add.w	r1, r3, #32
    625e:	4a0e      	ldr	r2, [pc, #56]	; (6298 <z_arm_init_arch_hw_at_boot+0x50>)
    6260:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    6264:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    6268:	3301      	adds	r3, #1
    626a:	b2db      	uxtb	r3, r3
    626c:	2b07      	cmp	r3, #7
    626e:	d9f4      	bls.n	625a <z_arm_init_arch_hw_at_boot+0x12>
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    6270:	2300      	movs	r3, #0
    6272:	e008      	b.n	6286 <z_arm_init_arch_hw_at_boot+0x3e>
		NVIC->ICPR[i] = 0xFFFFFFFF;
    6274:	f103 0160 	add.w	r1, r3, #96	; 0x60
    6278:	4a07      	ldr	r2, [pc, #28]	; (6298 <z_arm_init_arch_hw_at_boot+0x50>)
    627a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    627e:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    6282:	3301      	adds	r3, #1
    6284:	b2db      	uxtb	r3, r3
    6286:	2b07      	cmp	r3, #7
    6288:	d9f4      	bls.n	6274 <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
    628a:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    628c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    6290:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    6294:	bd10      	pop	{r4, pc}
    6296:	bf00      	nop
    6298:	e000e100 	.word	0xe000e100

0000629c <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    629c:	b508      	push	{r3, lr}
	if (_current == thread) {
    629e:	4b0a      	ldr	r3, [pc, #40]	; (62c8 <z_impl_k_thread_abort+0x2c>)
    62a0:	689b      	ldr	r3, [r3, #8]
    62a2:	4283      	cmp	r3, r0
    62a4:	d002      	beq.n	62ac <z_impl_k_thread_abort+0x10>
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
		}
	}

	z_thread_abort(thread);
    62a6:	f005 fc81 	bl	bbac <z_thread_abort>
}
    62aa:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    62ac:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    62b0:	2b00      	cmp	r3, #0
    62b2:	d0f8      	beq.n	62a6 <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    62b4:	4b05      	ldr	r3, [pc, #20]	; (62cc <z_impl_k_thread_abort+0x30>)
    62b6:	685a      	ldr	r2, [r3, #4]
    62b8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    62bc:	605a      	str	r2, [r3, #4]
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    62be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    62c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    62c4:	625a      	str	r2, [r3, #36]	; 0x24
    62c6:	e7ee      	b.n	62a6 <z_impl_k_thread_abort+0xa>
    62c8:	2000515c 	.word	0x2000515c
    62cc:	e000ed00 	.word	0xe000ed00

000062d0 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    62d0:	b508      	push	{r3, lr}
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    62d2:	4b03      	ldr	r3, [pc, #12]	; (62e0 <z_arm_configure_static_mpu_regions+0x10>)
    62d4:	4a03      	ldr	r2, [pc, #12]	; (62e4 <z_arm_configure_static_mpu_regions+0x14>)
    62d6:	2101      	movs	r1, #1
    62d8:	4803      	ldr	r0, [pc, #12]	; (62e8 <z_arm_configure_static_mpu_regions+0x18>)
    62da:	f000 f8bb 	bl	6454 <arm_core_mpu_configure_static_mpu_regions>
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    62de:	bd08      	pop	{r3, pc}
    62e0:	20040000 	.word	0x20040000
    62e4:	20000000 	.word	0x20000000
    62e8:	00010b7c 	.word	0x00010b7c

000062ec <z_arm_configure_dynamic_mpu_regions>:
 *
 * This function is not inherently thread-safe, but the memory domain
 * spinlock needs to be held anyway.
 */
void z_arm_configure_dynamic_mpu_regions(struct k_thread *thread)
{
    62ec:	b508      	push	{r3, lr}
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    62ee:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
    62f2:	3b20      	subs	r3, #32
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    62f4:	4804      	ldr	r0, [pc, #16]	; (6308 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    62f6:	6003      	str	r3, [r0, #0]
	dynamic_regions[region_num].size = guard_size;
    62f8:	2320      	movs	r3, #32
    62fa:	6043      	str	r3, [r0, #4]
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    62fc:	4b03      	ldr	r3, [pc, #12]	; (630c <z_arm_configure_dynamic_mpu_regions+0x20>)
    62fe:	6083      	str	r3, [r0, #8]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    6300:	2101      	movs	r1, #1
    6302:	f000 f8c9 	bl	6498 <arm_core_mpu_configure_dynamic_mpu_regions>
						   region_num);
}
    6306:	bd08      	pop	{r3, pc}
    6308:	20004bf4 	.word	0x20004bf4
    630c:	150b0000 	.word	0x150b0000

00006310 <region_init>:
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    6310:	4a08      	ldr	r2, [pc, #32]	; (6334 <region_init+0x24>)
    6312:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98

	set_region_base_address(region_conf->base & MPU_RBAR_ADDR_Msk);
	set_region_attributes(region_conf->attr.rasr);
	set_region_size(region_conf->size | MPU_RASR_ENABLE_Msk);
#else
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    6316:	680b      	ldr	r3, [r1, #0]
    6318:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    631c:	4303      	orrs	r3, r0
    631e:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    6322:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    6326:	688b      	ldr	r3, [r1, #8]
    6328:	f043 0301 	orr.w	r3, r3, #1
    632c:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	LOG_DBG("[%d] 0x%08x 0x%08x",
		index, region_conf->base, region_conf->attr.rasr);
#endif
}
    6330:	4770      	bx	lr
    6332:	bf00      	nop
    6334:	e000ed00 	.word	0xe000ed00

00006338 <region_allocate_and_init>:
#error "Unsupported ARM CPU"
#endif

static int region_allocate_and_init(const uint8_t index,
	const struct arm_mpu_region *region_conf)
{
    6338:	b510      	push	{r4, lr}
    633a:	b084      	sub	sp, #16
    633c:	4604      	mov	r4, r0
	/* Attempt to allocate new region index. */
	if (index > (get_num_regions() - 1U)) {
    633e:	2807      	cmp	r0, #7
    6340:	d804      	bhi.n	634c <region_allocate_and_init+0x14>
	}

	LOG_DBG("Program MPU region at index 0x%x", index);

	/* Program region */
	region_init(index, region_conf);
    6342:	f7ff ffe5 	bl	6310 <region_init>

	return index;
    6346:	4620      	mov	r0, r4
}
    6348:	b004      	add	sp, #16
    634a:	bd10      	pop	{r4, pc}
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    634c:	9003      	str	r0, [sp, #12]
    634e:	4b06      	ldr	r3, [pc, #24]	; (6368 <region_allocate_and_init+0x30>)
    6350:	9302      	str	r3, [sp, #8]
    6352:	2000      	movs	r0, #0
    6354:	9001      	str	r0, [sp, #4]
    6356:	9000      	str	r0, [sp, #0]
    6358:	4603      	mov	r3, r0
    635a:	2201      	movs	r2, #1
    635c:	4903      	ldr	r1, [pc, #12]	; (636c <region_allocate_and_init+0x34>)
    635e:	f008 f8dc 	bl	e51a <z_log_msg2_runtime_create>
		return -EINVAL;
    6362:	f06f 0015 	mvn.w	r0, #21
    6366:	e7ef      	b.n	6348 <region_allocate_and_init+0x10>
    6368:	00010b88 	.word	0x00010b88
    636c:	0000f998 	.word	0x0000f998

00006370 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    6370:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    6374:	b085      	sub	sp, #20
    6376:	4680      	mov	r8, r0
    6378:	460f      	mov	r7, r1
    637a:	4699      	mov	r9, r3
	int i;
	int reg_index = start_reg_index;
    637c:	4616      	mov	r6, r2

	for (i = 0; i < regions_num; i++) {
    637e:	2500      	movs	r5, #0
    6380:	e009      	b.n	6396 <mpu_configure_regions+0x26>
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
			return -EINVAL;
		}

		reg_index = mpu_configure_region(reg_index, &regions[i]);
    6382:	4621      	mov	r1, r4
    6384:	b2f0      	uxtb	r0, r6
    6386:	f008 f8d7 	bl	e538 <mpu_configure_region>
    638a:	4606      	mov	r6, r0

		if (reg_index == -EINVAL) {
    638c:	f110 0f16 	cmn.w	r0, #22
    6390:	d01e      	beq.n	63d0 <mpu_configure_regions+0x60>
			return reg_index;
		}

		/* Increment number of programmed MPU indices. */
		reg_index++;
    6392:	3601      	adds	r6, #1
	for (i = 0; i < regions_num; i++) {
    6394:	3501      	adds	r5, #1
    6396:	42bd      	cmp	r5, r7
    6398:	da1a      	bge.n	63d0 <mpu_configure_regions+0x60>
		if (regions[i].size == 0U) {
    639a:	eb05 0445 	add.w	r4, r5, r5, lsl #1
    639e:	eb08 0484 	add.w	r4, r8, r4, lsl #2
    63a2:	6862      	ldr	r2, [r4, #4]
    63a4:	2a00      	cmp	r2, #0
    63a6:	d0f5      	beq.n	6394 <mpu_configure_regions+0x24>
		if (do_sanity_check &&
    63a8:	f1b9 0f00 	cmp.w	r9, #0
    63ac:	d0e9      	beq.n	6382 <mpu_configure_regions+0x12>
				(!mpu_partition_is_valid(&regions[i]))) {
    63ae:	4620      	mov	r0, r4
    63b0:	f008 f8a2 	bl	e4f8 <mpu_partition_is_valid>
		if (do_sanity_check &&
    63b4:	2800      	cmp	r0, #0
    63b6:	d1e4      	bne.n	6382 <mpu_configure_regions+0x12>
			LOG_ERR("Partition %u: sanity check failed.", i);
    63b8:	9503      	str	r5, [sp, #12]
    63ba:	4b07      	ldr	r3, [pc, #28]	; (63d8 <mpu_configure_regions+0x68>)
    63bc:	9302      	str	r3, [sp, #8]
    63be:	9001      	str	r0, [sp, #4]
    63c0:	9000      	str	r0, [sp, #0]
    63c2:	4603      	mov	r3, r0
    63c4:	2201      	movs	r2, #1
    63c6:	4905      	ldr	r1, [pc, #20]	; (63dc <mpu_configure_regions+0x6c>)
    63c8:	f008 f8a7 	bl	e51a <z_log_msg2_runtime_create>
			return -EINVAL;
    63cc:	f06f 0615 	mvn.w	r6, #21
	}

	return reg_index;
}
    63d0:	4630      	mov	r0, r6
    63d2:	b005      	add	sp, #20
    63d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    63d8:	00010bb0 	.word	0x00010bb0
    63dc:	0000f998 	.word	0x0000f998

000063e0 <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
    63e0:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
    63e2:	4c03      	ldr	r4, [pc, #12]	; (63f0 <mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    63e4:	2301      	movs	r3, #1
    63e6:	7822      	ldrb	r2, [r4, #0]
    63e8:	f7ff ffc2 	bl	6370 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    63ec:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
    63ee:	bd10      	pop	{r4, pc}
    63f0:	20005395 	.word	0x20005395

000063f4 <mpu_configure_dynamic_mpu_regions>:
 * If the dynamic MPU regions configuration has not been successfully
 * performed, the error signal is propagated to the caller of the function.
 */
static int mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    63f4:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    63f6:	2300      	movs	r3, #0
    63f8:	4a09      	ldr	r2, [pc, #36]	; (6420 <mpu_configure_dynamic_mpu_regions+0x2c>)
    63fa:	7812      	ldrb	r2, [r2, #0]
    63fc:	f7ff ffb8 	bl	6370 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    6400:	f110 0f16 	cmn.w	r0, #22
    6404:	d00a      	beq.n	641c <mpu_configure_dynamic_mpu_regions+0x28>

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    6406:	4603      	mov	r3, r0
    6408:	e006      	b.n	6418 <mpu_configure_dynamic_mpu_regions+0x24>
  MPU->RNR = rnr;
    640a:	4a06      	ldr	r2, [pc, #24]	; (6424 <mpu_configure_dynamic_mpu_regions+0x30>)
    640c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    6410:	2100      	movs	r1, #0
    6412:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
    6416:	3301      	adds	r3, #1
    6418:	2b07      	cmp	r3, #7
    641a:	ddf6      	ble.n	640a <mpu_configure_dynamic_mpu_regions+0x16>
			ARM_MPU_ClrRegion(i);
		}
	}

	return mpu_reg_index;
}
    641c:	bd08      	pop	{r3, pc}
    641e:	bf00      	nop
    6420:	20005395 	.word	0x20005395
    6424:	e000ed00 	.word	0xe000ed00

00006428 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    6428:	4b04      	ldr	r3, [pc, #16]	; (643c <arm_core_mpu_enable+0x14>)
    642a:	2205      	movs	r2, #5
    642c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    6430:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    6434:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    6438:	4770      	bx	lr
    643a:	bf00      	nop
    643c:	e000ed00 	.word	0xe000ed00

00006440 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    6440:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    6444:	4b02      	ldr	r3, [pc, #8]	; (6450 <arm_core_mpu_disable+0x10>)
    6446:	2200      	movs	r2, #0
    6448:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    644c:	4770      	bx	lr
    644e:	bf00      	nop
    6450:	e000ed00 	.word	0xe000ed00

00006454 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    6454:	b538      	push	{r3, r4, r5, lr}
    6456:	460c      	mov	r4, r1
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    6458:	f7ff ffc2 	bl	63e0 <mpu_configure_static_mpu_regions>
    645c:	f110 0f16 	cmn.w	r0, #22
    6460:	d000      	beq.n	6464 <arm_core_mpu_configure_static_mpu_regions+0x10>
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    6462:	bd38      	pop	{r3, r4, r5, pc}
		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    6464:	4d08      	ldr	r5, [pc, #32]	; (6488 <arm_core_mpu_configure_static_mpu_regions+0x34>)
    6466:	f240 1311 	movw	r3, #273	; 0x111
    646a:	462a      	mov	r2, r5
    646c:	4907      	ldr	r1, [pc, #28]	; (648c <arm_core_mpu_configure_static_mpu_regions+0x38>)
    646e:	4808      	ldr	r0, [pc, #32]	; (6490 <arm_core_mpu_configure_static_mpu_regions+0x3c>)
    6470:	f007 ff2b 	bl	e2ca <assert_print>
    6474:	4621      	mov	r1, r4
    6476:	4807      	ldr	r0, [pc, #28]	; (6494 <arm_core_mpu_configure_static_mpu_regions+0x40>)
    6478:	f007 ff27 	bl	e2ca <assert_print>
    647c:	f240 1111 	movw	r1, #273	; 0x111
    6480:	4628      	mov	r0, r5
    6482:	f007 ff1b 	bl	e2bc <assert_post_action>
}
    6486:	e7ec      	b.n	6462 <arm_core_mpu_configure_static_mpu_regions+0xe>
    6488:	00010bd4 	.word	0x00010bd4
    648c:	00010414 	.word	0x00010414
    6490:	0000fd58 	.word	0x0000fd58
    6494:	00010c0c 	.word	0x00010c0c

00006498 <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    6498:	b538      	push	{r3, r4, r5, lr}
    649a:	460c      	mov	r4, r1
	if (mpu_configure_dynamic_mpu_regions(dynamic_regions, regions_num)
    649c:	f7ff ffaa 	bl	63f4 <mpu_configure_dynamic_mpu_regions>
    64a0:	f110 0f16 	cmn.w	r0, #22
    64a4:	d000      	beq.n	64a8 <arm_core_mpu_configure_dynamic_mpu_regions+0x10>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    64a6:	bd38      	pop	{r3, r4, r5, pc}
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    64a8:	4d08      	ldr	r5, [pc, #32]	; (64cc <arm_core_mpu_configure_dynamic_mpu_regions+0x34>)
    64aa:	f44f 7398 	mov.w	r3, #304	; 0x130
    64ae:	462a      	mov	r2, r5
    64b0:	4907      	ldr	r1, [pc, #28]	; (64d0 <arm_core_mpu_configure_dynamic_mpu_regions+0x38>)
    64b2:	4808      	ldr	r0, [pc, #32]	; (64d4 <arm_core_mpu_configure_dynamic_mpu_regions+0x3c>)
    64b4:	f007 ff09 	bl	e2ca <assert_print>
    64b8:	4621      	mov	r1, r4
    64ba:	4807      	ldr	r0, [pc, #28]	; (64d8 <arm_core_mpu_configure_dynamic_mpu_regions+0x40>)
    64bc:	f007 ff05 	bl	e2ca <assert_print>
    64c0:	f44f 7198 	mov.w	r1, #304	; 0x130
    64c4:	4628      	mov	r0, r5
    64c6:	f007 fef9 	bl	e2bc <assert_post_action>
}
    64ca:	e7ec      	b.n	64a6 <arm_core_mpu_configure_dynamic_mpu_regions+0xe>
    64cc:	00010bd4 	.word	0x00010bd4
    64d0:	00010414 	.word	0x00010414
    64d4:	0000fd58 	.word	0x0000fd58
    64d8:	00010c38 	.word	0x00010c38

000064dc <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    64dc:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    64de:	4b24      	ldr	r3, [pc, #144]	; (6570 <z_arm_mpu_init+0x94>)
    64e0:	681d      	ldr	r5, [r3, #0]
    64e2:	2d08      	cmp	r5, #8
    64e4:	d803      	bhi.n	64ee <z_arm_mpu_init+0x12>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    64e6:	f7ff ffab 	bl	6440 <arm_core_mpu_disable>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    64ea:	2400      	movs	r4, #0
    64ec:	e01e      	b.n	652c <z_arm_mpu_init+0x50>
		__ASSERT(0,
    64ee:	4c21      	ldr	r4, [pc, #132]	; (6574 <z_arm_mpu_init+0x98>)
    64f0:	f44f 73a4 	mov.w	r3, #328	; 0x148
    64f4:	4622      	mov	r2, r4
    64f6:	4920      	ldr	r1, [pc, #128]	; (6578 <z_arm_mpu_init+0x9c>)
    64f8:	4820      	ldr	r0, [pc, #128]	; (657c <z_arm_mpu_init+0xa0>)
    64fa:	f007 fee6 	bl	e2ca <assert_print>
    64fe:	2208      	movs	r2, #8
    6500:	4629      	mov	r1, r5
    6502:	481f      	ldr	r0, [pc, #124]	; (6580 <z_arm_mpu_init+0xa4>)
    6504:	f007 fee1 	bl	e2ca <assert_print>
    6508:	f44f 71a4 	mov.w	r1, #328	; 0x148
    650c:	4620      	mov	r0, r4
    650e:	f007 fed5 	bl	e2bc <assert_post_action>
		return -1;
    6512:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    6516:	e017      	b.n	6548 <z_arm_mpu_init+0x6c>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    6518:	4b15      	ldr	r3, [pc, #84]	; (6570 <z_arm_mpu_init+0x94>)
    651a:	6859      	ldr	r1, [r3, #4]
    651c:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    6520:	0093      	lsls	r3, r2, #2
    6522:	4419      	add	r1, r3
    6524:	4620      	mov	r0, r4
    6526:	f7ff fef3 	bl	6310 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    652a:	3401      	adds	r4, #1
    652c:	42a5      	cmp	r5, r4
    652e:	d8f3      	bhi.n	6518 <z_arm_mpu_init+0x3c>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    6530:	4b14      	ldr	r3, [pc, #80]	; (6584 <z_arm_mpu_init+0xa8>)
    6532:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    6534:	f7ff ff78 	bl	6428 <arm_core_mpu_enable>

	/* Sanity check for number of regions in Cortex-M0+, M3, and M4. */
#if defined(CONFIG_CPU_CORTEX_M0PLUS) || \
	defined(CONFIG_CPU_CORTEX_M3) || \
	defined(CONFIG_CPU_CORTEX_M4)
	__ASSERT(
    6538:	4b13      	ldr	r3, [pc, #76]	; (6588 <z_arm_mpu_init+0xac>)
    653a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    653e:	f3c3 2307 	ubfx	r3, r3, #8, #8
    6542:	2b08      	cmp	r3, #8
    6544:	d101      	bne.n	654a <z_arm_mpu_init+0x6e>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    6546:	2000      	movs	r0, #0
}
    6548:	bd38      	pop	{r3, r4, r5, pc}
	__ASSERT(
    654a:	4c0a      	ldr	r4, [pc, #40]	; (6574 <z_arm_mpu_init+0x98>)
    654c:	f44f 73d4 	mov.w	r3, #424	; 0x1a8
    6550:	4622      	mov	r2, r4
    6552:	490e      	ldr	r1, [pc, #56]	; (658c <z_arm_mpu_init+0xb0>)
    6554:	4809      	ldr	r0, [pc, #36]	; (657c <z_arm_mpu_init+0xa0>)
    6556:	f007 feb8 	bl	e2ca <assert_print>
    655a:	480d      	ldr	r0, [pc, #52]	; (6590 <z_arm_mpu_init+0xb4>)
    655c:	f007 feb5 	bl	e2ca <assert_print>
    6560:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
    6564:	4620      	mov	r0, r4
    6566:	f007 fea9 	bl	e2bc <assert_post_action>
	return 0;
    656a:	2000      	movs	r0, #0
    656c:	e7ec      	b.n	6548 <z_arm_mpu_init+0x6c>
    656e:	bf00      	nop
    6570:	00010ea0 	.word	0x00010ea0
    6574:	00010bd4 	.word	0x00010bd4
    6578:	00010414 	.word	0x00010414
    657c:	0000fd58 	.word	0x0000fd58
    6580:	00010c68 	.word	0x00010c68
    6584:	20005395 	.word	0x20005395
    6588:	e000ed00 	.word	0xe000ed00
    658c:	00010c9c 	.word	0x00010c9c
    6590:	00010cec 	.word	0x00010cec

00006594 <malloc_prepare>:

	/*
	 * Validate that the memory space available for the newlib heap is
	 * greater than the minimum required size.
	 */
	__ASSERT(MAX_HEAP_SIZE >= CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE,
    6594:	4b0d      	ldr	r3, [pc, #52]	; (65cc <malloc_prepare+0x38>)
    6596:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
    659a:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
    659e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    65a2:	d301      	bcc.n	65a8 <malloc_prepare+0x14>
		 "memory space available for newlib heap is less than the "
		 "minimum required size specified by "
		 "CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE");

	return 0;
}
    65a4:	2000      	movs	r0, #0
    65a6:	4770      	bx	lr
{
    65a8:	b510      	push	{r4, lr}
	__ASSERT(MAX_HEAP_SIZE >= CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE,
    65aa:	4c09      	ldr	r4, [pc, #36]	; (65d0 <malloc_prepare+0x3c>)
    65ac:	2381      	movs	r3, #129	; 0x81
    65ae:	4622      	mov	r2, r4
    65b0:	4908      	ldr	r1, [pc, #32]	; (65d4 <malloc_prepare+0x40>)
    65b2:	4809      	ldr	r0, [pc, #36]	; (65d8 <malloc_prepare+0x44>)
    65b4:	f007 fe89 	bl	e2ca <assert_print>
    65b8:	4808      	ldr	r0, [pc, #32]	; (65dc <malloc_prepare+0x48>)
    65ba:	f007 fe86 	bl	e2ca <assert_print>
    65be:	2181      	movs	r1, #129	; 0x81
    65c0:	4620      	mov	r0, r4
    65c2:	f007 fe7b 	bl	e2bc <assert_post_action>
}
    65c6:	2000      	movs	r0, #0
    65c8:	bd10      	pop	{r4, pc}
    65ca:	bf00      	nop
    65cc:	20006ea0 	.word	0x20006ea0
    65d0:	00010d10 	.word	0x00010d10
    65d4:	00010d40 	.word	0x00010d40
    65d8:	0000fd58 	.word	0x0000fd58
    65dc:	00010d88 	.word	0x00010d88

000065e0 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    65e0:	4b01      	ldr	r3, [pc, #4]	; (65e8 <__stdout_hook_install+0x8>)
    65e2:	6018      	str	r0, [r3, #0]
}
    65e4:	4770      	bx	lr
    65e6:	bf00      	nop
    65e8:	20004030 	.word	0x20004030

000065ec <z_impl_zephyr_read_stdin>:
{
	_stdin_hook = hook;
}

int z_impl_zephyr_read_stdin(char *buf, int nbytes)
{
    65ec:	b570      	push	{r4, r5, r6, lr}
    65ee:	4606      	mov	r6, r0
    65f0:	460d      	mov	r5, r1
	int i = 0;

	for (i = 0; i < nbytes; i++) {
    65f2:	2400      	movs	r4, #0
    65f4:	e000      	b.n	65f8 <z_impl_zephyr_read_stdin+0xc>
    65f6:	3401      	adds	r4, #1
    65f8:	42ac      	cmp	r4, r5
    65fa:	da08      	bge.n	660e <z_impl_zephyr_read_stdin+0x22>
		*(buf + i) = _stdin_hook();
    65fc:	4b05      	ldr	r3, [pc, #20]	; (6614 <z_impl_zephyr_read_stdin+0x28>)
    65fe:	681b      	ldr	r3, [r3, #0]
    6600:	4798      	blx	r3
    6602:	5530      	strb	r0, [r6, r4]
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
    6604:	280a      	cmp	r0, #10
    6606:	d001      	beq.n	660c <z_impl_zephyr_read_stdin+0x20>
    6608:	280d      	cmp	r0, #13
    660a:	d1f4      	bne.n	65f6 <z_impl_zephyr_read_stdin+0xa>
			i++;
    660c:	3401      	adds	r4, #1
			break;
		}
	}
	return i;
}
    660e:	4620      	mov	r0, r4
    6610:	bd70      	pop	{r4, r5, r6, pc}
    6612:	bf00      	nop
    6614:	2000402c 	.word	0x2000402c

00006618 <z_impl_zephyr_write_stdout>:
}
#include <syscalls/zephyr_read_stdin_mrsh.c>
#endif

int z_impl_zephyr_write_stdout(const void *buffer, int nbytes)
{
    6618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    661a:	4605      	mov	r5, r0
    661c:	460f      	mov	r7, r1
	const char *buf = buffer;
	int i;

	for (i = 0; i < nbytes; i++) {
    661e:	2400      	movs	r4, #0
    6620:	e004      	b.n	662c <z_impl_zephyr_write_stdout+0x14>
		if (*(buf + i) == '\n') {
			_stdout_hook('\r');
		}
		_stdout_hook(*(buf + i));
    6622:	4b09      	ldr	r3, [pc, #36]	; (6648 <z_impl_zephyr_write_stdout+0x30>)
    6624:	681b      	ldr	r3, [r3, #0]
    6626:	7830      	ldrb	r0, [r6, #0]
    6628:	4798      	blx	r3
	for (i = 0; i < nbytes; i++) {
    662a:	3401      	adds	r4, #1
    662c:	42bc      	cmp	r4, r7
    662e:	da08      	bge.n	6642 <z_impl_zephyr_write_stdout+0x2a>
		if (*(buf + i) == '\n') {
    6630:	192e      	adds	r6, r5, r4
    6632:	5d2b      	ldrb	r3, [r5, r4]
    6634:	2b0a      	cmp	r3, #10
    6636:	d1f4      	bne.n	6622 <z_impl_zephyr_write_stdout+0xa>
			_stdout_hook('\r');
    6638:	4b03      	ldr	r3, [pc, #12]	; (6648 <z_impl_zephyr_write_stdout+0x30>)
    663a:	681b      	ldr	r3, [r3, #0]
    663c:	200d      	movs	r0, #13
    663e:	4798      	blx	r3
    6640:	e7ef      	b.n	6622 <z_impl_zephyr_write_stdout+0xa>
	}
	return nbytes;
}
    6642:	4638      	mov	r0, r7
    6644:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6646:	bf00      	nop
    6648:	20004030 	.word	0x20004030

0000664c <_exit>:
	return 0;
}
__weak FUNC_ALIAS(_fstat, fstat, int);

__weak void _exit(int status)
{
    664c:	b508      	push	{r3, lr}
	_write(1, "exit\n", 5);
    664e:	2205      	movs	r2, #5
    6650:	4902      	ldr	r1, [pc, #8]	; (665c <_exit+0x10>)
    6652:	2001      	movs	r0, #1
    6654:	f007 ff9a 	bl	e58c <_write>
	while (1) {
    6658:	e7fe      	b.n	6658 <_exit+0xc>
    665a:	bf00      	nop
    665c:	00010e10 	.word	0x00010e10

00006660 <_sbrk>:
		;
	}
}

void *_sbrk(intptr_t count)
{
    6660:	4602      	mov	r2, r0
	void *ret, *ptr;

	ptr = ((char *)HEAP_BASE) + heap_sz;
    6662:	4b08      	ldr	r3, [pc, #32]	; (6684 <_sbrk+0x24>)
    6664:	6819      	ldr	r1, [r3, #0]
    6666:	4b08      	ldr	r3, [pc, #32]	; (6688 <_sbrk+0x28>)
    6668:	18c8      	adds	r0, r1, r3

	if ((heap_sz + count) < MAX_HEAP_SIZE) {
    666a:	440a      	add	r2, r1
    666c:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
    6670:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
    6674:	429a      	cmp	r2, r3
    6676:	d202      	bcs.n	667e <_sbrk+0x1e>
		heap_sz += count;
    6678:	4b02      	ldr	r3, [pc, #8]	; (6684 <_sbrk+0x24>)
    667a:	601a      	str	r2, [r3, #0]
		ret = ptr;
    667c:	4770      	bx	lr

#ifdef CONFIG_NEWLIB_LIBC_HEAP_LISTENER
		heap_listener_notify_resize(HEAP_ID_LIBC, ptr, (char *)ptr + count);
#endif
	} else {
		ret = (void *)-1;
    667e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}

	return ret;
}
    6682:	4770      	bx	lr
    6684:	20004c00 	.word	0x20004c00
    6688:	20006ea0 	.word	0x20006ea0

0000668c <__retarget_lock_init_recursive>:
	k_sem_init((struct k_sem *)*lock, 1, 1);
}

/* Create a new dynamic recursive lock */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
    668c:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(lock != NULL);
    668e:	4604      	mov	r4, r0
    6690:	b140      	cbz	r0, 66a4 <__retarget_lock_init_recursive+0x18>

	/* Allocate mutex object */
#ifndef CONFIG_USERSPACE
	*lock = malloc(sizeof(struct k_mutex));
    6692:	2014      	movs	r0, #20
    6694:	f006 f950 	bl	c938 <malloc>
    6698:	6020      	str	r0, [r4, #0]
#else
	*lock = k_object_alloc(K_OBJ_MUTEX);
#endif /* !CONFIG_USERSPACE */
	__ASSERT(*lock != NULL, "recursive lock allocation failed");
    669a:	b188      	cbz	r0, 66c0 <__retarget_lock_init_recursive+0x34>

	k_mutex_init((struct k_mutex *)*lock);
    669c:	6820      	ldr	r0, [r4, #0]
    669e:	f008 fca1 	bl	efe4 <z_impl_k_mutex_init>
}
    66a2:	bd38      	pop	{r3, r4, r5, pc}
	__ASSERT_NO_MSG(lock != NULL);
    66a4:	4d0f      	ldr	r5, [pc, #60]	; (66e4 <__retarget_lock_init_recursive+0x58>)
    66a6:	f240 1377 	movw	r3, #375	; 0x177
    66aa:	462a      	mov	r2, r5
    66ac:	490e      	ldr	r1, [pc, #56]	; (66e8 <__retarget_lock_init_recursive+0x5c>)
    66ae:	480f      	ldr	r0, [pc, #60]	; (66ec <__retarget_lock_init_recursive+0x60>)
    66b0:	f007 fe0b 	bl	e2ca <assert_print>
    66b4:	f240 1177 	movw	r1, #375	; 0x177
    66b8:	4628      	mov	r0, r5
    66ba:	f007 fdff 	bl	e2bc <assert_post_action>
    66be:	e7e8      	b.n	6692 <__retarget_lock_init_recursive+0x6>
	__ASSERT(*lock != NULL, "recursive lock allocation failed");
    66c0:	4d08      	ldr	r5, [pc, #32]	; (66e4 <__retarget_lock_init_recursive+0x58>)
    66c2:	f240 137f 	movw	r3, #383	; 0x17f
    66c6:	462a      	mov	r2, r5
    66c8:	4909      	ldr	r1, [pc, #36]	; (66f0 <__retarget_lock_init_recursive+0x64>)
    66ca:	4808      	ldr	r0, [pc, #32]	; (66ec <__retarget_lock_init_recursive+0x60>)
    66cc:	f007 fdfd 	bl	e2ca <assert_print>
    66d0:	4808      	ldr	r0, [pc, #32]	; (66f4 <__retarget_lock_init_recursive+0x68>)
    66d2:	f007 fdfa 	bl	e2ca <assert_print>
    66d6:	f240 117f 	movw	r1, #383	; 0x17f
    66da:	4628      	mov	r0, r5
    66dc:	f007 fdee 	bl	e2bc <assert_post_action>
    66e0:	e7dc      	b.n	669c <__retarget_lock_init_recursive+0x10>
    66e2:	bf00      	nop
    66e4:	00010d10 	.word	0x00010d10
    66e8:	00010e18 	.word	0x00010e18
    66ec:	0000fd58 	.word	0x0000fd58
    66f0:	00010e2c 	.word	0x00010e2c
    66f4:	00010e6c 	.word	0x00010e6c

000066f8 <__retarget_lock_acquire_recursive>:
	k_sem_take((struct k_sem *)lock, K_FOREVER);
}

/* Acquiure recursive lock */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
    66f8:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(lock != NULL);
    66fa:	4604      	mov	r4, r0
    66fc:	b138      	cbz	r0, 670e <__retarget_lock_acquire_recursive+0x16>
	return z_impl_k_mutex_lock(mutex, timeout);
    66fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    6702:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    6706:	4620      	mov	r0, r4
    6708:	f003 fde4 	bl	a2d4 <z_impl_k_mutex_lock>
	k_mutex_lock((struct k_mutex *)lock, K_FOREVER);
}
    670c:	bd38      	pop	{r3, r4, r5, pc}
	__ASSERT_NO_MSG(lock != NULL);
    670e:	4d07      	ldr	r5, [pc, #28]	; (672c <__retarget_lock_acquire_recursive+0x34>)
    6710:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
    6714:	462a      	mov	r2, r5
    6716:	4906      	ldr	r1, [pc, #24]	; (6730 <__retarget_lock_acquire_recursive+0x38>)
    6718:	4806      	ldr	r0, [pc, #24]	; (6734 <__retarget_lock_acquire_recursive+0x3c>)
    671a:	f007 fdd6 	bl	e2ca <assert_print>
    671e:	f44f 71d2 	mov.w	r1, #420	; 0x1a4
    6722:	4628      	mov	r0, r5
    6724:	f007 fdca 	bl	e2bc <assert_post_action>
    6728:	e7e9      	b.n	66fe <__retarget_lock_acquire_recursive+0x6>
    672a:	bf00      	nop
    672c:	00010d10 	.word	0x00010d10
    6730:	00010e18 	.word	0x00010e18
    6734:	0000fd58 	.word	0x0000fd58

00006738 <__retarget_lock_release_recursive>:
	k_sem_give((struct k_sem *)lock);
}

/* Release recursive lock */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
    6738:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(lock != NULL);
    673a:	4604      	mov	r4, r0
    673c:	b118      	cbz	r0, 6746 <__retarget_lock_release_recursive+0xe>
	return z_impl_k_mutex_unlock(mutex);
    673e:	4620      	mov	r0, r4
    6740:	f003 fee8 	bl	a514 <z_impl_k_mutex_unlock>
	k_mutex_unlock((struct k_mutex *)lock);
}
    6744:	bd38      	pop	{r3, r4, r5, pc}
	__ASSERT_NO_MSG(lock != NULL);
    6746:	4d07      	ldr	r5, [pc, #28]	; (6764 <__retarget_lock_release_recursive+0x2c>)
    6748:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
    674c:	462a      	mov	r2, r5
    674e:	4906      	ldr	r1, [pc, #24]	; (6768 <__retarget_lock_release_recursive+0x30>)
    6750:	4806      	ldr	r0, [pc, #24]	; (676c <__retarget_lock_release_recursive+0x34>)
    6752:	f007 fdba 	bl	e2ca <assert_print>
    6756:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
    675a:	4628      	mov	r0, r5
    675c:	f007 fdae 	bl	e2bc <assert_post_action>
    6760:	e7ed      	b.n	673e <__retarget_lock_release_recursive+0x6>
    6762:	bf00      	nop
    6764:	00010d10 	.word	0x00010d10
    6768:	00010e18 	.word	0x00010e18
    676c:	0000fd58 	.word	0x0000fd58

00006770 <nordicsemi_nrf52_init>:
	nrf_power_gpregret_set(NRF_POWER, (uint8_t)type);
	NVIC_SystemReset();
}

static int nordicsemi_nrf52_init(const struct device *arg)
{
    6770:	b510      	push	{r4, lr}
	__asm__ volatile(
    6772:	f04f 0320 	mov.w	r3, #32
    6776:	f3ef 8411 	mrs	r4, BASEPRI
    677a:	f383 8812 	msr	BASEPRI_MAX, r3
    677e:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    6782:	2301      	movs	r3, #1
    6784:	4a0c      	ldr	r2, [pc, #48]	; (67b8 <nordicsemi_nrf52_init+0x48>)
    6786:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    678a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    678e:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    6792:	f007 ff18 	bl	e5c6 <nrf52_errata_197>
    6796:	b120      	cbz	r0, 67a2 <nordicsemi_nrf52_init+0x32>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    6798:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    679c:	2201      	movs	r2, #1
    679e:	f8c3 2638 	str.w	r2, [r3, #1592]	; 0x638
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    67a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    67a6:	2201      	movs	r2, #1
    67a8:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    67ac:	f384 8811 	msr	BASEPRI, r4
    67b0:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    67b4:	2000      	movs	r0, #0
    67b6:	bd10      	pop	{r4, pc}
    67b8:	4001e000 	.word	0x4001e000

000067bc <sys_arch_reboot>:
    *p_gpregret = val;
    67bc:	b2c0      	uxtb	r0, r0
    67be:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    67c2:	f8c2 051c 	str.w	r0, [r2, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    67c6:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    67ca:	4905      	ldr	r1, [pc, #20]	; (67e0 <sys_arch_reboot+0x24>)
    67cc:	68ca      	ldr	r2, [r1, #12]
    67ce:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    67d2:	4b04      	ldr	r3, [pc, #16]	; (67e4 <sys_arch_reboot+0x28>)
    67d4:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    67d6:	60cb      	str	r3, [r1, #12]
    67d8:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    67dc:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    67de:	e7fd      	b.n	67dc <sys_arch_reboot+0x20>
    67e0:	e000ed00 	.word	0xe000ed00
    67e4:	05fa0004 	.word	0x05fa0004

000067e8 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    67e8:	b130      	cbz	r0, 67f8 <arch_busy_wait+0x10>

void arch_busy_wait(uint32_t time_us)
{
    67ea:	b508      	push	{r3, lr}
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    67ec:	0180      	lsls	r0, r0, #6
    67ee:	4b03      	ldr	r3, [pc, #12]	; (67fc <arch_busy_wait+0x14>)
    67f0:	f043 0301 	orr.w	r3, r3, #1
    67f4:	4798      	blx	r3
	nrfx_coredep_delay_us(time_us);
}
    67f6:	bd08      	pop	{r3, pc}
    67f8:	4770      	bx	lr
    67fa:	bf00      	nop
    67fc:	0000fa50 	.word	0x0000fa50

00006800 <get_hf_flags>:
static uint32_t *get_hf_flags(void)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;

	return &data->subsys[CLOCK_CONTROL_NRF_TYPE_HFCLK].flags;
}
    6800:	4800      	ldr	r0, [pc, #0]	; (6804 <get_hf_flags+0x4>)
    6802:	4770      	bx	lr
    6804:	20004c5c 	.word	0x20004c5c

00006808 <get_subsys>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    6808:	4b01      	ldr	r3, [pc, #4]	; (6810 <get_subsys+0x8>)
    680a:	1ac0      	subs	r0, r0, r3

	return (clock_control_subsys_t)offset;
}
    680c:	1140      	asrs	r0, r0, #5
    680e:	4770      	bx	lr
    6810:	20004c14 	.word	0x20004c14

00006814 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    6814:	b530      	push	{r4, r5, lr}
    6816:	b083      	sub	sp, #12
    6818:	4605      	mov	r5, r0
    681a:	460c      	mov	r4, r1
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    681c:	f7ff fff4 	bl	6808 <get_subsys>
    6820:	4601      	mov	r1, r0
    6822:	2340      	movs	r3, #64	; 0x40
    6824:	9300      	str	r3, [sp, #0]
    6826:	4623      	mov	r3, r4
    6828:	4a05      	ldr	r2, [pc, #20]	; (6840 <onoff_start+0x2c>)
    682a:	4806      	ldr	r0, [pc, #24]	; (6844 <onoff_start+0x30>)
    682c:	f007 ff5a 	bl	e6e4 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    6830:	1e01      	subs	r1, r0, #0
    6832:	db01      	blt.n	6838 <onoff_start+0x24>
		notify(mgr, err);
	}
}
    6834:	b003      	add	sp, #12
    6836:	bd30      	pop	{r4, r5, pc}
		notify(mgr, err);
    6838:	4628      	mov	r0, r5
    683a:	47a0      	blx	r4
}
    683c:	e7fa      	b.n	6834 <onoff_start+0x20>
    683e:	bf00      	nop
    6840:	0000e72d 	.word	0x0000e72d
    6844:	0000f780 	.word	0x0000f780

00006848 <generic_hfclk_stop>:
{
    6848:	b508      	push	{r3, lr}
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    684a:	4b0a      	ldr	r3, [pc, #40]	; (6874 <generic_hfclk_stop+0x2c>)
    684c:	f3bf 8f5b 	dmb	ish
    6850:	e853 2f00 	ldrex	r2, [r3]
    6854:	f022 0102 	bic.w	r1, r2, #2
    6858:	e843 1000 	strex	r0, r1, [r3]
    685c:	2800      	cmp	r0, #0
    685e:	d1f7      	bne.n	6850 <generic_hfclk_stop+0x8>
    6860:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    6864:	f012 0f01 	tst.w	r2, #1
    6868:	d000      	beq.n	686c <generic_hfclk_stop+0x24>
}
    686a:	bd08      	pop	{r3, pc}
	hfclk_stop();
    686c:	f007 ff70 	bl	e750 <hfclk_stop>
    6870:	e7fb      	b.n	686a <generic_hfclk_stop+0x22>
    6872:	bf00      	nop
    6874:	20004c6c 	.word	0x20004c6c

00006878 <get_status>:
{
    6878:	b570      	push	{r4, r5, r6, lr}
    687a:	4605      	mov	r5, r0
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    687c:	b2cc      	uxtb	r4, r1
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    687e:	2c01      	cmp	r4, #1
    6880:	d807      	bhi.n	6892 <get_status+0x1a>
	return GET_STATUS(get_sub_data(dev, type)->flags);
    6882:	4621      	mov	r1, r4
    6884:	4628      	mov	r0, r5
    6886:	f007 fec0 	bl	e60a <get_sub_data>
    688a:	6880      	ldr	r0, [r0, #8]
}
    688c:	f000 0007 	and.w	r0, r0, #7
    6890:	bd70      	pop	{r4, r5, r6, pc}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    6892:	4e06      	ldr	r6, [pc, #24]	; (68ac <get_status+0x34>)
    6894:	2379      	movs	r3, #121	; 0x79
    6896:	4632      	mov	r2, r6
    6898:	4905      	ldr	r1, [pc, #20]	; (68b0 <get_status+0x38>)
    689a:	4806      	ldr	r0, [pc, #24]	; (68b4 <get_status+0x3c>)
    689c:	f007 fd15 	bl	e2ca <assert_print>
    68a0:	2179      	movs	r1, #121	; 0x79
    68a2:	4630      	mov	r0, r6
    68a4:	f007 fd0a 	bl	e2bc <assert_post_action>
    68a8:	e7eb      	b.n	6882 <get_status+0xa>
    68aa:	bf00      	nop
    68ac:	00010ec4 	.word	0x00010ec4
    68b0:	00010f04 	.word	0x00010f04
    68b4:	0000fd58 	.word	0x0000fd58

000068b8 <stop>:
{
    68b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    68bc:	4607      	mov	r7, r0
    68be:	4616      	mov	r6, r2
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    68c0:	b2cc      	uxtb	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    68c2:	4621      	mov	r1, r4
    68c4:	f007 fea1 	bl	e60a <get_sub_data>
    68c8:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    68ca:	2c01      	cmp	r4, #1
    68cc:	d80f      	bhi.n	68ee <stop+0x36>
	err = set_off_state(&subdata->flags, ctx);
    68ce:	4631      	mov	r1, r6
    68d0:	f105 0008 	add.w	r0, r5, #8
    68d4:	f007 feaa 	bl	e62c <set_off_state>
	if (err < 0) {
    68d8:	2800      	cmp	r0, #0
    68da:	db06      	blt.n	68ea <stop+0x32>
	get_sub_config(dev, type)->stop();
    68dc:	4621      	mov	r1, r4
    68de:	4638      	mov	r0, r7
    68e0:	f007 fe9a 	bl	e618 <get_sub_config>
    68e4:	6843      	ldr	r3, [r0, #4]
    68e6:	4798      	blx	r3
	return 0;
    68e8:	2000      	movs	r0, #0
}
    68ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    68ee:	f8df 801c 	ldr.w	r8, [pc, #28]	; 690c <stop+0x54>
    68f2:	f240 134d 	movw	r3, #333	; 0x14d
    68f6:	4642      	mov	r2, r8
    68f8:	4905      	ldr	r1, [pc, #20]	; (6910 <stop+0x58>)
    68fa:	4806      	ldr	r0, [pc, #24]	; (6914 <stop+0x5c>)
    68fc:	f007 fce5 	bl	e2ca <assert_print>
    6900:	f240 114d 	movw	r1, #333	; 0x14d
    6904:	4640      	mov	r0, r8
    6906:	f007 fcd9 	bl	e2bc <assert_post_action>
    690a:	e7e0      	b.n	68ce <stop+0x16>
    690c:	00010ec4 	.word	0x00010ec4
    6910:	00010f04 	.word	0x00010f04
    6914:	0000fd58 	.word	0x0000fd58

00006918 <onoff_stop>:
{
    6918:	b538      	push	{r3, r4, r5, lr}
    691a:	4605      	mov	r5, r0
    691c:	460c      	mov	r4, r1
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    691e:	f7ff ff73 	bl	6808 <get_subsys>
    6922:	4601      	mov	r1, r0
    6924:	2240      	movs	r2, #64	; 0x40
    6926:	4803      	ldr	r0, [pc, #12]	; (6934 <onoff_stop+0x1c>)
    6928:	f7ff ffc6 	bl	68b8 <stop>
    692c:	4601      	mov	r1, r0
	notify(mgr, res);
    692e:	4628      	mov	r0, r5
    6930:	47a0      	blx	r4
}
    6932:	bd38      	pop	{r3, r4, r5, pc}
    6934:	0000f780 	.word	0x0000f780

00006938 <clock_event_handler>:
		__ASSERT_NO_MSG(false);
	}
}

static void clock_event_handler(nrfx_clock_evt_type_t event)
{
    6938:	b510      	push	{r4, lr}
	const struct device *dev = CLOCK_DEVICE;

	switch (event) {
    693a:	2801      	cmp	r0, #1
    693c:	d01d      	beq.n	697a <clock_event_handler+0x42>
    693e:	2803      	cmp	r0, #3
    6940:	d020      	beq.n	6984 <clock_event_handler+0x4c>
    6942:	b168      	cbz	r0, 6960 <clock_event_handler+0x28>
			/* Should not happen when calibration is disabled. */
			__ASSERT_NO_MSG(false);
		}
		break;
	default:
		__ASSERT_NO_MSG(0);
    6944:	4c16      	ldr	r4, [pc, #88]	; (69a0 <clock_event_handler+0x68>)
    6946:	f240 2362 	movw	r3, #610	; 0x262
    694a:	4622      	mov	r2, r4
    694c:	4915      	ldr	r1, [pc, #84]	; (69a4 <clock_event_handler+0x6c>)
    694e:	4816      	ldr	r0, [pc, #88]	; (69a8 <clock_event_handler+0x70>)
    6950:	f007 fcbb 	bl	e2ca <assert_print>
    6954:	f240 2162 	movw	r1, #610	; 0x262
    6958:	4620      	mov	r0, r4
    695a:	f007 fcaf 	bl	e2bc <assert_post_action>
		break;
	}
}
    695e:	e010      	b.n	6982 <clock_event_handler+0x4a>
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    6960:	2100      	movs	r1, #0
    6962:	4812      	ldr	r0, [pc, #72]	; (69ac <clock_event_handler+0x74>)
    6964:	f007 fe51 	bl	e60a <get_sub_data>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    6968:	6883      	ldr	r3, [r0, #8]
    696a:	f013 0f07 	tst.w	r3, #7
    696e:	d108      	bne.n	6982 <clock_event_handler+0x4a>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    6970:	2100      	movs	r1, #0
    6972:	480e      	ldr	r0, [pc, #56]	; (69ac <clock_event_handler+0x74>)
    6974:	f007 fea4 	bl	e6c0 <clkstarted_handle>
    6978:	e003      	b.n	6982 <clock_event_handler+0x4a>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    697a:	2101      	movs	r1, #1
    697c:	480b      	ldr	r0, [pc, #44]	; (69ac <clock_event_handler+0x74>)
    697e:	f007 fe9f 	bl	e6c0 <clkstarted_handle>
}
    6982:	bd10      	pop	{r4, pc}
			__ASSERT_NO_MSG(false);
    6984:	4c06      	ldr	r4, [pc, #24]	; (69a0 <clock_event_handler+0x68>)
    6986:	f240 235e 	movw	r3, #606	; 0x25e
    698a:	4622      	mov	r2, r4
    698c:	4905      	ldr	r1, [pc, #20]	; (69a4 <clock_event_handler+0x6c>)
    698e:	4806      	ldr	r0, [pc, #24]	; (69a8 <clock_event_handler+0x70>)
    6990:	f007 fc9b 	bl	e2ca <assert_print>
    6994:	f240 215e 	movw	r1, #606	; 0x25e
    6998:	4620      	mov	r0, r4
    699a:	f007 fc8f 	bl	e2bc <assert_post_action>
		break;
    699e:	e7f0      	b.n	6982 <clock_event_handler+0x4a>
    69a0:	00010ec4 	.word	0x00010ec4
    69a4:	00010414 	.word	0x00010414
    69a8:	0000fd58 	.word	0x0000fd58
    69ac:	0000f780 	.word	0x0000f780

000069b0 <api_blocking_start>:
{
    69b0:	b500      	push	{lr}
    69b2:	b085      	sub	sp, #20
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    69b4:	f8cd d000 	str.w	sp, [sp]
    69b8:	f8cd d004 	str.w	sp, [sp, #4]
    69bc:	2300      	movs	r3, #0
    69be:	9302      	str	r3, [sp, #8]
    69c0:	2301      	movs	r3, #1
    69c2:	9303      	str	r3, [sp, #12]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    69c4:	466b      	mov	r3, sp
    69c6:	4a07      	ldr	r2, [pc, #28]	; (69e4 <api_blocking_start+0x34>)
    69c8:	f007 fea8 	bl	e71c <api_start>
	if (err < 0) {
    69cc:	2800      	cmp	r0, #0
    69ce:	db05      	blt.n	69dc <api_blocking_start+0x2c>
	return z_impl_k_sem_take(sem, timeout);
    69d0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    69d4:	2300      	movs	r3, #0
    69d6:	4668      	mov	r0, sp
    69d8:	f003 feb4 	bl	a744 <z_impl_k_sem_take>
}
    69dc:	b005      	add	sp, #20
    69de:	f85d fb04 	ldr.w	pc, [sp], #4
    69e2:	bf00      	nop
    69e4:	0000e76f 	.word	0x0000e76f

000069e8 <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
    69e8:	b570      	push	{r4, r5, r6, lr}
    69ea:	4606      	mov	r6, r0
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    69ec:	2200      	movs	r2, #0
    69ee:	2101      	movs	r1, #1
    69f0:	4610      	mov	r0, r2
    69f2:	f7fe ff0f 	bl	5814 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    69f6:	4811      	ldr	r0, [pc, #68]	; (6a3c <clk_init+0x54>)
    69f8:	f001 fd8c 	bl	8514 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    69fc:	4b10      	ldr	r3, [pc, #64]	; (6a40 <clk_init+0x58>)
    69fe:	4298      	cmp	r0, r3
    6a00:	d119      	bne.n	6a36 <clk_init+0x4e>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    6a02:	f001 fdb1 	bl	8568 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
    6a06:	2400      	movs	r4, #0
    6a08:	2c01      	cmp	r4, #1
    6a0a:	d812      	bhi.n	6a32 <clk_init+0x4a>
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    6a0c:	4621      	mov	r1, r4
    6a0e:	4630      	mov	r0, r6
    6a10:	f007 fdfb 	bl	e60a <get_sub_data>
    6a14:	4605      	mov	r5, r0

		err = onoff_manager_init(get_onoff_manager(dev, i),
    6a16:	4621      	mov	r1, r4
    6a18:	4630      	mov	r0, r6
    6a1a:	f007 fe03 	bl	e624 <get_onoff_manager>
    6a1e:	4909      	ldr	r1, [pc, #36]	; (6a44 <clk_init+0x5c>)
    6a20:	f007 fbd8 	bl	e1d4 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    6a24:	2800      	cmp	r0, #0
    6a26:	db05      	blt.n	6a34 <clk_init+0x4c>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    6a28:	2301      	movs	r3, #1
    6a2a:	60ab      	str	r3, [r5, #8]
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    6a2c:	441c      	add	r4, r3
    6a2e:	b2e4      	uxtb	r4, r4
    6a30:	e7ea      	b.n	6a08 <clk_init+0x20>
	}

	return 0;
    6a32:	2000      	movs	r0, #0
}
    6a34:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    6a36:	f06f 0004 	mvn.w	r0, #4
    6a3a:	e7fb      	b.n	6a34 <clk_init+0x4c>
    6a3c:	00006939 	.word	0x00006939
    6a40:	0bad0000 	.word	0x0bad0000
    6a44:	00010f80 	.word	0x00010f80

00006a48 <lfclk_spinwait>:
{
    6a48:	b570      	push	{r4, r5, r6, lr}
    6a4a:	4605      	mov	r5, r0
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    6a4c:	2801      	cmp	r0, #1
    6a4e:	d107      	bne.n	6a60 <lfclk_spinwait+0x18>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    6a50:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6a54:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    6a58:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    6a5c:	2b01      	cmp	r3, #1
    6a5e:	d05a      	beq.n	6b16 <lfclk_spinwait+0xce>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    6a60:	f008 fa8d 	bl	ef7e <k_is_in_isr>
    6a64:	b928      	cbnz	r0, 6a72 <lfclk_spinwait+0x2a>
	return !z_sys_post_kernel;
    6a66:	4b2f      	ldr	r3, [pc, #188]	; (6b24 <lfclk_spinwait+0xdc>)
    6a68:	781b      	ldrb	r3, [r3, #0]
    6a6a:	2b00      	cmp	r3, #0
    6a6c:	d043      	beq.n	6af6 <lfclk_spinwait+0xae>
    6a6e:	2300      	movs	r3, #0
    6a70:	e000      	b.n	6a74 <lfclk_spinwait+0x2c>
    6a72:	2301      	movs	r3, #1
	int key = isr_mode ? irq_lock() : 0;
    6a74:	461c      	mov	r4, r3
    6a76:	2b00      	cmp	r3, #0
    6a78:	d03f      	beq.n	6afa <lfclk_spinwait+0xb2>
	__asm__ volatile(
    6a7a:	f04f 0320 	mov.w	r3, #32
    6a7e:	f3ef 8611 	mrs	r6, BASEPRI
    6a82:	f383 8812 	msr	BASEPRI_MAX, r3
    6a86:	f3bf 8f6f 	isb	sy
	if (!isr_mode) {
    6a8a:	b924      	cbnz	r4, 6a96 <lfclk_spinwait+0x4e>
    p_reg->INTENCLR = mask;
    6a8c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6a90:	2202      	movs	r2, #2
    6a92:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    6a96:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    6a9a:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    6a9e:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    6aa2:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    6aa6:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    6aaa:	d12d      	bne.n	6b08 <lfclk_spinwait+0xc0>
    return false;
    6aac:	2200      	movs	r2, #0
	while (!(nrfx_clock_is_running(d, (void *)&type)
    6aae:	b11a      	cbz	r2, 6ab8 <lfclk_spinwait+0x70>
    6ab0:	2b01      	cmp	r3, #1
    6ab2:	d02b      	beq.n	6b0c <lfclk_spinwait+0xc4>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    6ab4:	2d01      	cmp	r5, #1
    6ab6:	d029      	beq.n	6b0c <lfclk_spinwait+0xc4>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    6ab8:	b30c      	cbz	r4, 6afe <lfclk_spinwait+0xb6>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    6aba:	4630      	mov	r0, r6
    6abc:	f7fe fe3a 	bl	5734 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    6ac0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6ac4:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    6ac8:	2b00      	cmp	r3, #0
    6aca:	d1e4      	bne.n	6a96 <lfclk_spinwait+0x4e>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    6acc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6ad0:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    6ad4:	2b00      	cmp	r3, #0
    6ad6:	d0de      	beq.n	6a96 <lfclk_spinwait+0x4e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6ad8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6adc:	2200      	movs	r2, #0
    6ade:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    6ae2:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    6ae6:	2201      	movs	r2, #1
    6ae8:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6aec:	490e      	ldr	r1, [pc, #56]	; (6b28 <lfclk_spinwait+0xe0>)
    6aee:	f8c1 2180 	str.w	r2, [r1, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6af2:	609a      	str	r2, [r3, #8]
}
    6af4:	e7cf      	b.n	6a96 <lfclk_spinwait+0x4e>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    6af6:	2301      	movs	r3, #1
    6af8:	e7bc      	b.n	6a74 <lfclk_spinwait+0x2c>
	int key = isr_mode ? irq_lock() : 0;
    6afa:	2600      	movs	r6, #0
    6afc:	e7c5      	b.n	6a8a <lfclk_spinwait+0x42>
	return z_impl_k_sleep(timeout);
    6afe:	2021      	movs	r0, #33	; 0x21
    6b00:	2100      	movs	r1, #0
    6b02:	f005 f801 	bl	bb08 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    6b06:	e7db      	b.n	6ac0 <lfclk_spinwait+0x78>
                return true;
    6b08:	2201      	movs	r2, #1
    6b0a:	e7d0      	b.n	6aae <lfclk_spinwait+0x66>
	if (isr_mode) {
    6b0c:	b124      	cbz	r4, 6b18 <lfclk_spinwait+0xd0>
	__asm__ volatile(
    6b0e:	f386 8811 	msr	BASEPRI, r6
    6b12:	f3bf 8f6f 	isb	sy
}
    6b16:	bd70      	pop	{r4, r5, r6, pc}
    p_reg->INTENSET = mask;
    6b18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6b1c:	2202      	movs	r2, #2
    6b1e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    6b22:	e7f8      	b.n	6b16 <lfclk_spinwait+0xce>
    6b24:	20005396 	.word	0x20005396
    6b28:	e000e100 	.word	0xe000e100

00006b2c <generic_hfclk_start>:
{
    6b2c:	b510      	push	{r4, lr}
	__asm__ volatile(
    6b2e:	f04f 0320 	mov.w	r3, #32
    6b32:	f3ef 8411 	mrs	r4, BASEPRI
    6b36:	f383 8812 	msr	BASEPRI_MAX, r3
    6b3a:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    6b3e:	4a13      	ldr	r2, [pc, #76]	; (6b8c <generic_hfclk_start+0x60>)
    6b40:	6813      	ldr	r3, [r2, #0]
    6b42:	f043 0302 	orr.w	r3, r3, #2
    6b46:	6013      	str	r3, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    6b48:	f013 0f01 	tst.w	r3, #1
    6b4c:	d108      	bne.n	6b60 <generic_hfclk_start+0x34>
	bool already_started = false;
    6b4e:	2300      	movs	r3, #0
	__asm__ volatile(
    6b50:	f384 8811 	msr	BASEPRI, r4
    6b54:	f3bf 8f6f 	isb	sy
	if (already_started) {
    6b58:	b99b      	cbnz	r3, 6b82 <generic_hfclk_start+0x56>
	hfclk_start();
    6b5a:	f007 fdef 	bl	e73c <hfclk_start>
}
    6b5e:	bd10      	pop	{r4, pc}
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    6b60:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6b64:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    6b68:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    6b6c:	f012 0f01 	tst.w	r2, #1
    6b70:	d101      	bne.n	6b76 <generic_hfclk_start+0x4a>
	bool already_started = false;
    6b72:	2300      	movs	r3, #0
    6b74:	e7ec      	b.n	6b50 <generic_hfclk_start+0x24>
			set_on_state(get_hf_flags());
    6b76:	f7ff fe43 	bl	6800 <get_hf_flags>
    6b7a:	f007 fd8e 	bl	e69a <set_on_state>
			already_started = true;
    6b7e:	2301      	movs	r3, #1
    6b80:	e7e6      	b.n	6b50 <generic_hfclk_start+0x24>
		clkstarted_handle(CLOCK_DEVICE,
    6b82:	2100      	movs	r1, #0
    6b84:	4802      	ldr	r0, [pc, #8]	; (6b90 <generic_hfclk_start+0x64>)
    6b86:	f007 fd9b 	bl	e6c0 <clkstarted_handle>
		return;
    6b8a:	e7e8      	b.n	6b5e <generic_hfclk_start+0x32>
    6b8c:	20004c6c 	.word	0x20004c6c
    6b90:	0000f780 	.word	0x0000f780

00006b94 <z_nrf_clock_control_lf_on>:
{
    6b94:	b538      	push	{r3, r4, r5, lr}
    6b96:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    6b98:	4b1f      	ldr	r3, [pc, #124]	; (6c18 <z_nrf_clock_control_lf_on+0x84>)
    6b9a:	2101      	movs	r1, #1
    6b9c:	f3bf 8f5b 	dmb	ish
    6ba0:	e853 2f00 	ldrex	r2, [r3]
    6ba4:	e843 1000 	strex	r0, r1, [r3]
    6ba8:	2800      	cmp	r0, #0
    6baa:	d1f9      	bne.n	6ba0 <z_nrf_clock_control_lf_on+0xc>
    6bac:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    6bb0:	b142      	cbz	r2, 6bc4 <z_nrf_clock_control_lf_on+0x30>
	switch (start_mode) {
    6bb2:	b134      	cbz	r4, 6bc2 <z_nrf_clock_control_lf_on+0x2e>
    6bb4:	1e63      	subs	r3, r4, #1
    6bb6:	b2db      	uxtb	r3, r3
    6bb8:	2b01      	cmp	r3, #1
    6bba:	d81f      	bhi.n	6bfc <z_nrf_clock_control_lf_on+0x68>
		lfclk_spinwait(start_mode);
    6bbc:	4620      	mov	r0, r4
    6bbe:	f7ff ff43 	bl	6a48 <lfclk_spinwait>
}
    6bc2:	bd38      	pop	{r3, r4, r5, pc}
				get_onoff_manager(CLOCK_DEVICE,
    6bc4:	4815      	ldr	r0, [pc, #84]	; (6c1c <z_nrf_clock_control_lf_on+0x88>)
    6bc6:	f007 fd2d 	bl	e624 <get_onoff_manager>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    6bca:	4915      	ldr	r1, [pc, #84]	; (6c20 <z_nrf_clock_control_lf_on+0x8c>)
    6bcc:	2300      	movs	r3, #0
    6bce:	604b      	str	r3, [r1, #4]
    6bd0:	608b      	str	r3, [r1, #8]
    6bd2:	60cb      	str	r3, [r1, #12]
    6bd4:	2301      	movs	r3, #1
    6bd6:	608b      	str	r3, [r1, #8]
		err = onoff_request(mgr, &cli);
    6bd8:	f7fc ff84 	bl	3ae4 <onoff_request>
		__ASSERT_NO_MSG(err >= 0);
    6bdc:	2800      	cmp	r0, #0
    6bde:	dae8      	bge.n	6bb2 <z_nrf_clock_control_lf_on+0x1e>
    6be0:	4d10      	ldr	r5, [pc, #64]	; (6c24 <z_nrf_clock_control_lf_on+0x90>)
    6be2:	f44f 7308 	mov.w	r3, #544	; 0x220
    6be6:	462a      	mov	r2, r5
    6be8:	490f      	ldr	r1, [pc, #60]	; (6c28 <z_nrf_clock_control_lf_on+0x94>)
    6bea:	4810      	ldr	r0, [pc, #64]	; (6c2c <z_nrf_clock_control_lf_on+0x98>)
    6bec:	f007 fb6d 	bl	e2ca <assert_print>
    6bf0:	f44f 7108 	mov.w	r1, #544	; 0x220
    6bf4:	4628      	mov	r0, r5
    6bf6:	f007 fb61 	bl	e2bc <assert_post_action>
    6bfa:	e7da      	b.n	6bb2 <z_nrf_clock_control_lf_on+0x1e>
		__ASSERT_NO_MSG(false);
    6bfc:	4c09      	ldr	r4, [pc, #36]	; (6c24 <z_nrf_clock_control_lf_on+0x90>)
    6bfe:	f240 2332 	movw	r3, #562	; 0x232
    6c02:	4622      	mov	r2, r4
    6c04:	490a      	ldr	r1, [pc, #40]	; (6c30 <z_nrf_clock_control_lf_on+0x9c>)
    6c06:	4809      	ldr	r0, [pc, #36]	; (6c2c <z_nrf_clock_control_lf_on+0x98>)
    6c08:	f007 fb5f 	bl	e2ca <assert_print>
    6c0c:	f240 2132 	movw	r1, #562	; 0x232
    6c10:	4620      	mov	r0, r4
    6c12:	f007 fb53 	bl	e2bc <assert_post_action>
    6c16:	e7d4      	b.n	6bc2 <z_nrf_clock_control_lf_on+0x2e>
    6c18:	20004c70 	.word	0x20004c70
    6c1c:	0000f780 	.word	0x0000f780
    6c20:	20004c04 	.word	0x20004c04
    6c24:	00010ec4 	.word	0x00010ec4
    6c28:	0001037c 	.word	0x0001037c
    6c2c:	0000fd58 	.word	0x0000fd58
    6c30:	00010414 	.word	0x00010414

00006c34 <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
    6c34:	b510      	push	{r4, lr}
    6c36:	4604      	mov	r4, r0
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    6c38:	280a      	cmp	r0, #10
    6c3a:	d007      	beq.n	6c4c <console_out+0x18>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
    6c3c:	4b07      	ldr	r3, [pc, #28]	; (6c5c <console_out+0x28>)
    6c3e:	6818      	ldr	r0, [r3, #0]
    6c40:	b2e1      	uxtb	r1, r4
	const struct uart_driver_api *api =
    6c42:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    6c44:	685b      	ldr	r3, [r3, #4]
    6c46:	4798      	blx	r3

	return c;
}
    6c48:	4620      	mov	r0, r4
    6c4a:	bd10      	pop	{r4, pc}
		uart_poll_out(uart_console_dev, '\r');
    6c4c:	4b03      	ldr	r3, [pc, #12]	; (6c5c <console_out+0x28>)
    6c4e:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    6c50:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    6c52:	685b      	ldr	r3, [r3, #4]
    6c54:	210d      	movs	r1, #13
    6c56:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
    6c58:	e7f0      	b.n	6c3c <console_out+0x8>
    6c5a:	bf00      	nop
    6c5c:	20004c74 	.word	0x20004c74

00006c60 <uart_console_hook_install>:
/**
 * @brief Install printk/stdout hook for UART console output
 */

static void uart_console_hook_install(void)
{
    6c60:	b510      	push	{r4, lr}
#if defined(CONFIG_STDOUT_CONSOLE)
	__stdout_hook_install(console_out);
    6c62:	4c04      	ldr	r4, [pc, #16]	; (6c74 <uart_console_hook_install+0x14>)
    6c64:	4620      	mov	r0, r4
    6c66:	f7ff fcbb 	bl	65e0 <__stdout_hook_install>
#endif
#if defined(CONFIG_PRINTK)
	__printk_hook_install(console_out);
    6c6a:	4620      	mov	r0, r4
    6c6c:	f7fc fca0 	bl	35b0 <__printk_hook_install>
#endif
}
    6c70:	bd10      	pop	{r4, pc}
    6c72:	bf00      	nop
    6c74:	00006c35 	.word	0x00006c35

00006c78 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    6c78:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    6c7a:	4806      	ldr	r0, [pc, #24]	; (6c94 <uart_console_init+0x1c>)
    6c7c:	4b06      	ldr	r3, [pc, #24]	; (6c98 <uart_console_init+0x20>)
    6c7e:	6018      	str	r0, [r3, #0]
    6c80:	f008 f921 	bl	eec6 <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
    6c84:	b118      	cbz	r0, 6c8e <uart_console_init+0x16>
		return -ENODEV;
	}

	uart_console_hook_install();
    6c86:	f7ff ffeb 	bl	6c60 <uart_console_hook_install>

	return 0;
    6c8a:	2000      	movs	r0, #0
}
    6c8c:	bd08      	pop	{r3, pc}
		return -ENODEV;
    6c8e:	f06f 0012 	mvn.w	r0, #18
    6c92:	e7fb      	b.n	6c8c <uart_console_init+0x14>
    6c94:	0000f7e0 	.word	0x0000f7e0
    6c98:	20004c74 	.word	0x20004c74

00006c9c <get_dev>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    6c9c:	b128      	cbz	r0, 6caa <get_dev+0xe>
    6c9e:	2801      	cmp	r0, #1
    6ca0:	d101      	bne.n	6ca6 <get_dev+0xa>
    6ca2:	4803      	ldr	r0, [pc, #12]	; (6cb0 <get_dev+0x14>)
	#undef GPIO_NRF_GET_DEV

	return dev;
}
    6ca4:	4770      	bx	lr
	const struct device *dev = NULL;
    6ca6:	2000      	movs	r0, #0
    6ca8:	4770      	bx	lr
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    6caa:	4802      	ldr	r0, [pc, #8]	; (6cb4 <get_dev+0x18>)
    6cac:	4770      	bx	lr
    6cae:	bf00      	nop
    6cb0:	0000f798 	.word	0x0000f798
    6cb4:	0000f7b0 	.word	0x0000f7b0

00006cb8 <gpio_nrfx_manage_callback>:
{
    6cb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6cbc:	4616      	mov	r6, r2
	return port->data;
    6cbe:	6905      	ldr	r5, [r0, #16]
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    6cc0:	1d2f      	adds	r7, r5, #4
 */
static inline int gpio_manage_callback(sys_slist_t *callbacks,
					struct gpio_callback *callback,
					bool set)
{
	__ASSERT(callback, "No callback!");
    6cc2:	460c      	mov	r4, r1
    6cc4:	b131      	cbz	r1, 6cd4 <gpio_nrfx_manage_callback+0x1c>
	__ASSERT(callback->handler, "No callback handler!");
    6cc6:	6863      	ldr	r3, [r4, #4]
    6cc8:	b1a3      	cbz	r3, 6cf4 <gpio_nrfx_manage_callback+0x3c>
	return list->head;
    6cca:	686b      	ldr	r3, [r5, #4]

	if (!sys_slist_is_empty(callbacks)) {
    6ccc:	2b00      	cmp	r3, #0
    6cce:	d03b      	beq.n	6d48 <gpio_nrfx_manage_callback+0x90>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    6cd0:	2100      	movs	r1, #0
    6cd2:	e02a      	b.n	6d2a <gpio_nrfx_manage_callback+0x72>
	__ASSERT(callback, "No callback!");
    6cd4:	f8df 8094 	ldr.w	r8, [pc, #148]	; 6d6c <gpio_nrfx_manage_callback+0xb4>
    6cd8:	2324      	movs	r3, #36	; 0x24
    6cda:	4642      	mov	r2, r8
    6cdc:	4924      	ldr	r1, [pc, #144]	; (6d70 <gpio_nrfx_manage_callback+0xb8>)
    6cde:	4825      	ldr	r0, [pc, #148]	; (6d74 <gpio_nrfx_manage_callback+0xbc>)
    6ce0:	f007 faf3 	bl	e2ca <assert_print>
    6ce4:	4824      	ldr	r0, [pc, #144]	; (6d78 <gpio_nrfx_manage_callback+0xc0>)
    6ce6:	f007 faf0 	bl	e2ca <assert_print>
    6cea:	2124      	movs	r1, #36	; 0x24
    6cec:	4640      	mov	r0, r8
    6cee:	f007 fae5 	bl	e2bc <assert_post_action>
    6cf2:	e7e8      	b.n	6cc6 <gpio_nrfx_manage_callback+0xe>
	__ASSERT(callback->handler, "No callback handler!");
    6cf4:	f8df 8074 	ldr.w	r8, [pc, #116]	; 6d6c <gpio_nrfx_manage_callback+0xb4>
    6cf8:	2325      	movs	r3, #37	; 0x25
    6cfa:	4642      	mov	r2, r8
    6cfc:	491f      	ldr	r1, [pc, #124]	; (6d7c <gpio_nrfx_manage_callback+0xc4>)
    6cfe:	481d      	ldr	r0, [pc, #116]	; (6d74 <gpio_nrfx_manage_callback+0xbc>)
    6d00:	f007 fae3 	bl	e2ca <assert_print>
    6d04:	481e      	ldr	r0, [pc, #120]	; (6d80 <gpio_nrfx_manage_callback+0xc8>)
    6d06:	f007 fae0 	bl	e2ca <assert_print>
    6d0a:	2125      	movs	r1, #37	; 0x25
    6d0c:	4640      	mov	r0, r8
    6d0e:	f007 fad5 	bl	e2bc <assert_post_action>
    6d12:	e7da      	b.n	6cca <gpio_nrfx_manage_callback+0x12>
	return node->next;
    6d14:	6823      	ldr	r3, [r4, #0]
	list->head = node;
    6d16:	606b      	str	r3, [r5, #4]
	return list->tail;
    6d18:	687a      	ldr	r2, [r7, #4]
Z_GENLIST_REMOVE(slist, snode)
    6d1a:	4294      	cmp	r4, r2
    6d1c:	d10f      	bne.n	6d3e <gpio_nrfx_manage_callback+0x86>
	list->tail = node;
    6d1e:	607b      	str	r3, [r7, #4]
}
    6d20:	e00d      	b.n	6d3e <gpio_nrfx_manage_callback+0x86>
	list->tail = node;
    6d22:	6079      	str	r1, [r7, #4]
}
    6d24:	e00b      	b.n	6d3e <gpio_nrfx_manage_callback+0x86>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    6d26:	4619      	mov	r1, r3
    6d28:	681b      	ldr	r3, [r3, #0]
    6d2a:	b15b      	cbz	r3, 6d44 <gpio_nrfx_manage_callback+0x8c>
    6d2c:	429c      	cmp	r4, r3
    6d2e:	d1fa      	bne.n	6d26 <gpio_nrfx_manage_callback+0x6e>
Z_GENLIST_REMOVE(slist, snode)
    6d30:	2900      	cmp	r1, #0
    6d32:	d0ef      	beq.n	6d14 <gpio_nrfx_manage_callback+0x5c>
	return node->next;
    6d34:	6823      	ldr	r3, [r4, #0]
	parent->next = child;
    6d36:	600b      	str	r3, [r1, #0]
	return list->tail;
    6d38:	687b      	ldr	r3, [r7, #4]
Z_GENLIST_REMOVE(slist, snode)
    6d3a:	429c      	cmp	r4, r3
    6d3c:	d0f1      	beq.n	6d22 <gpio_nrfx_manage_callback+0x6a>
	parent->next = child;
    6d3e:	2300      	movs	r3, #0
    6d40:	6023      	str	r3, [r4, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    6d42:	2301      	movs	r3, #1
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
    6d44:	b903      	cbnz	r3, 6d48 <gpio_nrfx_manage_callback+0x90>
			if (!set) {
    6d46:	b156      	cbz	r6, 6d5e <gpio_nrfx_manage_callback+0xa6>
				return -EINVAL;
			}
		}
	}

	if (set) {
    6d48:	b166      	cbz	r6, 6d64 <gpio_nrfx_manage_callback+0xac>
	return list->head;
    6d4a:	686b      	ldr	r3, [r5, #4]
	parent->next = child;
    6d4c:	6023      	str	r3, [r4, #0]
	list->head = node;
    6d4e:	606c      	str	r4, [r5, #4]
	return list->tail;
    6d50:	687b      	ldr	r3, [r7, #4]
Z_GENLIST_PREPEND(slist, snode)
    6d52:	b10b      	cbz	r3, 6d58 <gpio_nrfx_manage_callback+0xa0>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    6d54:	2000      	movs	r0, #0
    6d56:	e006      	b.n	6d66 <gpio_nrfx_manage_callback+0xae>
	list->tail = node;
    6d58:	607c      	str	r4, [r7, #4]
    6d5a:	2000      	movs	r0, #0
}
    6d5c:	e003      	b.n	6d66 <gpio_nrfx_manage_callback+0xae>
				return -EINVAL;
    6d5e:	f06f 0015 	mvn.w	r0, #21
    6d62:	e000      	b.n	6d66 <gpio_nrfx_manage_callback+0xae>
	return 0;
    6d64:	2000      	movs	r0, #0
}
    6d66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6d6a:	bf00      	nop
    6d6c:	00010f8c 	.word	0x00010f8c
    6d70:	00010fbc 	.word	0x00010fbc
    6d74:	0000fd58 	.word	0x0000fd58
    6d78:	00010fc8 	.word	0x00010fc8
    6d7c:	00010fd8 	.word	0x00010fd8
    6d80:	00010fec 	.word	0x00010fec

00006d84 <nrfx_gpio_handler>:

static void nrfx_gpio_handler(nrfx_gpiote_pin_t abs_pin,
			      nrfx_gpiote_trigger_t trigger,
			      void *context)
{
    6d84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    6d88:	f000 041f 	and.w	r4, r0, #31
	uint32_t pin = abs_pin;
	uint32_t port_id = nrf_gpio_pin_port_number_extract(&pin);
	const struct device *port = get_dev(port_id);
    6d8c:	0940      	lsrs	r0, r0, #5
    6d8e:	f7ff ff85 	bl	6c9c <get_dev>

	/* If given port is handled directly by nrfx driver it might not be enabled in DT. */
	if (port == NULL) {
    6d92:	b380      	cbz	r0, 6df6 <nrfx_gpio_handler+0x72>
    6d94:	4607      	mov	r7, r0
	return port->data;
    6d96:	6903      	ldr	r3, [r0, #16]
	}

	struct gpio_nrfx_data *data = get_port_data(port);
	sys_slist_t *list = &data->callbacks;

	gpio_fire_callbacks(list, port, BIT(pin));
    6d98:	2601      	movs	r6, #1
    6d9a:	40a6      	lsls	r6, r4
	return list->head;
    6d9c:	685c      	ldr	r4, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    6d9e:	b11c      	cbz	r4, 6da8 <nrfx_gpio_handler+0x24>
    6da0:	4625      	mov	r5, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    6da2:	b17c      	cbz	r4, 6dc4 <nrfx_gpio_handler+0x40>
	return node->next;
    6da4:	6825      	ldr	r5, [r4, #0]
    6da6:	e00d      	b.n	6dc4 <nrfx_gpio_handler+0x40>
    6da8:	4625      	mov	r5, r4
    6daa:	e00b      	b.n	6dc4 <nrfx_gpio_handler+0x40>
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    6dac:	6863      	ldr	r3, [r4, #4]
    6dae:	68a2      	ldr	r2, [r4, #8]
    6db0:	4032      	ands	r2, r6
    6db2:	4621      	mov	r1, r4
    6db4:	4638      	mov	r0, r7
    6db6:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    6db8:	b1dd      	cbz	r5, 6df2 <nrfx_gpio_handler+0x6e>
    6dba:	462b      	mov	r3, r5
Z_GENLIST_PEEK_NEXT(slist, snode)
    6dbc:	b105      	cbz	r5, 6dc0 <nrfx_gpio_handler+0x3c>
	return node->next;
    6dbe:	682b      	ldr	r3, [r5, #0]
    6dc0:	462c      	mov	r4, r5
    6dc2:	461d      	mov	r5, r3
    6dc4:	b1bc      	cbz	r4, 6df6 <nrfx_gpio_handler+0x72>
		if (cb->pin_mask & pins) {
    6dc6:	68a3      	ldr	r3, [r4, #8]
    6dc8:	421e      	tst	r6, r3
    6dca:	d0f5      	beq.n	6db8 <nrfx_gpio_handler+0x34>
			__ASSERT(cb->handler, "No callback handler!");
    6dcc:	6863      	ldr	r3, [r4, #4]
    6dce:	2b00      	cmp	r3, #0
    6dd0:	d1ec      	bne.n	6dac <nrfx_gpio_handler+0x28>
    6dd2:	f8df 8028 	ldr.w	r8, [pc, #40]	; 6dfc <nrfx_gpio_handler+0x78>
    6dd6:	2345      	movs	r3, #69	; 0x45
    6dd8:	4642      	mov	r2, r8
    6dda:	4909      	ldr	r1, [pc, #36]	; (6e00 <nrfx_gpio_handler+0x7c>)
    6ddc:	4809      	ldr	r0, [pc, #36]	; (6e04 <nrfx_gpio_handler+0x80>)
    6dde:	f007 fa74 	bl	e2ca <assert_print>
    6de2:	4809      	ldr	r0, [pc, #36]	; (6e08 <nrfx_gpio_handler+0x84>)
    6de4:	f007 fa71 	bl	e2ca <assert_print>
    6de8:	2145      	movs	r1, #69	; 0x45
    6dea:	4640      	mov	r0, r8
    6dec:	f007 fa66 	bl	e2bc <assert_post_action>
    6df0:	e7dc      	b.n	6dac <nrfx_gpio_handler+0x28>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    6df2:	462b      	mov	r3, r5
    6df4:	e7e4      	b.n	6dc0 <nrfx_gpio_handler+0x3c>
}
    6df6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6dfa:	bf00      	nop
    6dfc:	00010f8c 	.word	0x00010f8c
    6e00:	00011004 	.word	0x00011004
    6e04:	0000fd58 	.word	0x0000fd58
    6e08:	00010fec 	.word	0x00010fec

00006e0c <gpio_nrfx_pin_interrupt_configure>:
{
    6e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    6e0e:	b085      	sub	sp, #20
    6e10:	460e      	mov	r6, r1
    6e12:	4619      	mov	r1, r3
	return port->config;
    6e14:	6843      	ldr	r3, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    6e16:	7b1b      	ldrb	r3, [r3, #12]
    6e18:	f006 041f 	and.w	r4, r6, #31
    6e1c:	ea44 1443 	orr.w	r4, r4, r3, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    6e20:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
    6e24:	d022      	beq.n	6e6c <gpio_nrfx_pin_interrupt_configure+0x60>
    6e26:	4607      	mov	r7, r0
    6e28:	4615      	mov	r5, r2
	nrfx_gpiote_trigger_config_t trigger_config = {
    6e2a:	2300      	movs	r3, #0
    6e2c:	9302      	str	r3, [sp, #8]
    6e2e:	9303      	str	r3, [sp, #12]
		.trigger = get_trigger(mode, trig),
    6e30:	4610      	mov	r0, r2
    6e32:	f007 fd1a 	bl	e86a <get_trigger>
	nrfx_gpiote_trigger_config_t trigger_config = {
    6e36:	f88d 0008 	strb.w	r0, [sp, #8]
	return port->config;
    6e3a:	687b      	ldr	r3, [r7, #4]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    6e3c:	6899      	ldr	r1, [r3, #8]
    6e3e:	40f1      	lsrs	r1, r6
    6e40:	f011 0101 	ands.w	r1, r1, #1
    6e44:	d102      	bne.n	6e4c <gpio_nrfx_pin_interrupt_configure+0x40>
    6e46:	f1b5 7fa0 	cmp.w	r5, #20971520	; 0x1400000
    6e4a:	d014      	beq.n	6e76 <gpio_nrfx_pin_interrupt_configure+0x6a>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    6e4c:	2300      	movs	r3, #0
    6e4e:	aa02      	add	r2, sp, #8
    6e50:	4619      	mov	r1, r3
    6e52:	4620      	mov	r0, r4
    6e54:	f002 f802 	bl	8e5c <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    6e58:	4b32      	ldr	r3, [pc, #200]	; (6f24 <gpio_nrfx_pin_interrupt_configure+0x118>)
    6e5a:	4298      	cmp	r0, r3
    6e5c:	d15f      	bne.n	6f1e <gpio_nrfx_pin_interrupt_configure+0x112>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    6e5e:	2101      	movs	r1, #1
    6e60:	4620      	mov	r0, r4
    6e62:	f002 fa5f 	bl	9324 <nrfx_gpiote_trigger_enable>
	return 0;
    6e66:	2000      	movs	r0, #0
}
    6e68:	b005      	add	sp, #20
    6e6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrfx_gpiote_trigger_disable(abs_pin);
    6e6c:	4620      	mov	r0, r4
    6e6e:	f002 fb65 	bl	953c <nrfx_gpiote_trigger_disable>
		return 0;
    6e72:	2000      	movs	r0, #0
    6e74:	e7f8      	b.n	6e68 <gpio_nrfx_pin_interrupt_configure+0x5c>
    switch (port)
    6e76:	0963      	lsrs	r3, r4, #5
    6e78:	d01f      	beq.n	6eba <gpio_nrfx_pin_interrupt_configure+0xae>
    6e7a:	2b01      	cmp	r3, #1
    6e7c:	d101      	bne.n	6e82 <gpio_nrfx_pin_interrupt_configure+0x76>
            mask = P1_FEATURE_PINS_PRESENT;
    6e7e:	f64f 71ff 	movw	r1, #65535	; 0xffff
    pin_number &= 0x1F;
    6e82:	f004 031f 	and.w	r3, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    6e86:	40d9      	lsrs	r1, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    6e88:	f011 0f01 	tst.w	r1, #1
    6e8c:	d018      	beq.n	6ec0 <gpio_nrfx_pin_interrupt_configure+0xb4>
    *p_pin = pin_number & 0x1F;
    6e8e:	f004 051f 	and.w	r5, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    6e92:	0963      	lsrs	r3, r4, #5
    6e94:	d022      	beq.n	6edc <gpio_nrfx_pin_interrupt_configure+0xd0>
    6e96:	2b01      	cmp	r3, #1
    6e98:	d023      	beq.n	6ee2 <gpio_nrfx_pin_interrupt_configure+0xd6>
            NRFX_ASSERT(0);
    6e9a:	4e23      	ldr	r6, [pc, #140]	; (6f28 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    6e9c:	f240 232e 	movw	r3, #558	; 0x22e
    6ea0:	4632      	mov	r2, r6
    6ea2:	4922      	ldr	r1, [pc, #136]	; (6f2c <gpio_nrfx_pin_interrupt_configure+0x120>)
    6ea4:	4822      	ldr	r0, [pc, #136]	; (6f30 <gpio_nrfx_pin_interrupt_configure+0x124>)
    6ea6:	f007 fa10 	bl	e2ca <assert_print>
    6eaa:	f240 212e 	movw	r1, #558	; 0x22e
    6eae:	4630      	mov	r0, r6
    6eb0:	f007 fa04 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    6eb4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    6eb8:	e014      	b.n	6ee4 <gpio_nrfx_pin_interrupt_configure+0xd8>
            mask = P0_FEATURE_PINS_PRESENT;
    6eba:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    6ebe:	e7e0      	b.n	6e82 <gpio_nrfx_pin_interrupt_configure+0x76>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    6ec0:	4d19      	ldr	r5, [pc, #100]	; (6f28 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    6ec2:	f240 2329 	movw	r3, #553	; 0x229
    6ec6:	462a      	mov	r2, r5
    6ec8:	491a      	ldr	r1, [pc, #104]	; (6f34 <gpio_nrfx_pin_interrupt_configure+0x128>)
    6eca:	4819      	ldr	r0, [pc, #100]	; (6f30 <gpio_nrfx_pin_interrupt_configure+0x124>)
    6ecc:	f007 f9fd 	bl	e2ca <assert_print>
    6ed0:	f240 2129 	movw	r1, #553	; 0x229
    6ed4:	4628      	mov	r0, r5
    6ed6:	f007 f9f1 	bl	e2bc <assert_post_action>
    6eda:	e7d8      	b.n	6e8e <gpio_nrfx_pin_interrupt_configure+0x82>
        case 0: return NRF_P0;
    6edc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    6ee0:	e000      	b.n	6ee4 <gpio_nrfx_pin_interrupt_configure+0xd8>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    6ee2:	4b15      	ldr	r3, [pc, #84]	; (6f38 <gpio_nrfx_pin_interrupt_configure+0x12c>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    6ee4:	f505 75e0 	add.w	r5, r5, #448	; 0x1c0
    6ee8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    6eec:	f013 0f01 	tst.w	r3, #1
    6ef0:	d1ac      	bne.n	6e4c <gpio_nrfx_pin_interrupt_configure+0x40>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    6ef2:	f10d 0107 	add.w	r1, sp, #7
    6ef6:	4620      	mov	r0, r4
    6ef8:	f002 f9a4 	bl	9244 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    6efc:	4b0f      	ldr	r3, [pc, #60]	; (6f3c <gpio_nrfx_pin_interrupt_configure+0x130>)
    6efe:	4298      	cmp	r0, r3
    6f00:	d003      	beq.n	6f0a <gpio_nrfx_pin_interrupt_configure+0xfe>
		trigger_config.p_in_channel = &ch;
    6f02:	f10d 0307 	add.w	r3, sp, #7
    6f06:	9303      	str	r3, [sp, #12]
    6f08:	e7a0      	b.n	6e4c <gpio_nrfx_pin_interrupt_configure+0x40>
			err = nrfx_gpiote_channel_alloc(&ch);
    6f0a:	f10d 0007 	add.w	r0, sp, #7
    6f0e:	f002 fa01 	bl	9314 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    6f12:	4b04      	ldr	r3, [pc, #16]	; (6f24 <gpio_nrfx_pin_interrupt_configure+0x118>)
    6f14:	4298      	cmp	r0, r3
    6f16:	d0f4      	beq.n	6f02 <gpio_nrfx_pin_interrupt_configure+0xf6>
				return -ENOMEM;
    6f18:	f06f 000b 	mvn.w	r0, #11
    6f1c:	e7a4      	b.n	6e68 <gpio_nrfx_pin_interrupt_configure+0x5c>
		return -EIO;
    6f1e:	f06f 0004 	mvn.w	r0, #4
    6f22:	e7a1      	b.n	6e68 <gpio_nrfx_pin_interrupt_configure+0x5c>
    6f24:	0bad0000 	.word	0x0bad0000
    6f28:	00011010 	.word	0x00011010
    6f2c:	00010414 	.word	0x00010414
    6f30:	0000fd58 	.word	0x0000fd58
    6f34:	00011044 	.word	0x00011044
    6f38:	50000300 	.word	0x50000300
    6f3c:	0bad0004 	.word	0x0bad0004

00006f40 <pin_uninit>:
{
    6f40:	b530      	push	{r4, r5, lr}
    6f42:	b083      	sub	sp, #12
    6f44:	4604      	mov	r4, r0
	err = nrfx_gpiote_channel_get(pin, &ch);
    6f46:	f10d 0107 	add.w	r1, sp, #7
    6f4a:	f002 f97b 	bl	9244 <nrfx_gpiote_channel_get>
    6f4e:	4605      	mov	r5, r0
	err = nrfx_gpiote_pin_uninit(pin);
    6f50:	4620      	mov	r0, r4
    6f52:	f002 fb5b 	bl	960c <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    6f56:	4b0b      	ldr	r3, [pc, #44]	; (6f84 <pin_uninit+0x44>)
    6f58:	4298      	cmp	r0, r3
    6f5a:	d10f      	bne.n	6f7c <pin_uninit+0x3c>
	if (free_ch) {
    6f5c:	429d      	cmp	r5, r3
    6f5e:	d005      	beq.n	6f6c <pin_uninit+0x2c>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    6f60:	4b08      	ldr	r3, [pc, #32]	; (6f84 <pin_uninit+0x44>)
    6f62:	4298      	cmp	r0, r3
    6f64:	d107      	bne.n	6f76 <pin_uninit+0x36>
    6f66:	2000      	movs	r0, #0
}
    6f68:	b003      	add	sp, #12
    6f6a:	bd30      	pop	{r4, r5, pc}
		err = nrfx_gpiote_channel_free(ch);
    6f6c:	f89d 0007 	ldrb.w	r0, [sp, #7]
    6f70:	f002 f9c8 	bl	9304 <nrfx_gpiote_channel_free>
    6f74:	e7f4      	b.n	6f60 <pin_uninit+0x20>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    6f76:	f06f 0004 	mvn.w	r0, #4
    6f7a:	e7f5      	b.n	6f68 <pin_uninit+0x28>
		return -EIO;
    6f7c:	f06f 0004 	mvn.w	r0, #4
    6f80:	e7f2      	b.n	6f68 <pin_uninit+0x28>
    6f82:	bf00      	nop
    6f84:	0bad0000 	.word	0x0bad0000

00006f88 <gpio_nrfx_pin_configure>:
{
    6f88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    6f8c:	b087      	sub	sp, #28
	return port->config;
    6f8e:	f8d0 8004 	ldr.w	r8, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    6f92:	f898 300c 	ldrb.w	r3, [r8, #12]
    6f96:	f001 051f 	and.w	r5, r1, #31
    6f9a:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    6f9e:	2a00      	cmp	r2, #0
    6fa0:	d044      	beq.n	702c <gpio_nrfx_pin_configure+0xa4>
    6fa2:	460c      	mov	r4, r1
    6fa4:	4617      	mov	r7, r2
	nrfx_gpiote_trigger_config_t trigger_config = {
    6fa6:	2600      	movs	r6, #0
    6fa8:	9603      	str	r6, [sp, #12]
    6faa:	9604      	str	r6, [sp, #16]
	err = nrfx_gpiote_channel_get(pin, &ch);
    6fac:	f10d 0117 	add.w	r1, sp, #23
    6fb0:	4620      	mov	r0, r4
    6fb2:	f002 f947 	bl	9244 <nrfx_gpiote_channel_get>
    6fb6:	4681      	mov	r9, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    6fb8:	4633      	mov	r3, r6
    6fba:	aa03      	add	r2, sp, #12
    6fbc:	4631      	mov	r1, r6
    6fbe:	4628      	mov	r0, r5
    6fc0:	f001 ff4c 	bl	8e5c <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    6fc4:	4b30      	ldr	r3, [pc, #192]	; (7088 <gpio_nrfx_pin_configure+0x100>)
    6fc6:	4298      	cmp	r0, r3
    6fc8:	d15b      	bne.n	7082 <gpio_nrfx_pin_configure+0xfa>
	if (free_ch) {
    6fca:	4599      	cmp	r9, r3
    6fcc:	d036      	beq.n	703c <gpio_nrfx_pin_configure+0xb4>
	if (flags & GPIO_OUTPUT) {
    6fce:	f417 3f00 	tst.w	r7, #131072	; 0x20000
    6fd2:	d043      	beq.n	705c <gpio_nrfx_pin_configure+0xd4>
		int rv = get_drive(flags, &drive);
    6fd4:	f10d 0103 	add.w	r1, sp, #3
    6fd8:	4638      	mov	r0, r7
    6fda:	f007 fbcd 	bl	e778 <get_drive>
		if (rv != 0) {
    6fde:	4606      	mov	r6, r0
    6fe0:	bb40      	cbnz	r0, 7034 <gpio_nrfx_pin_configure+0xac>
		nrfx_gpiote_output_config_t output_config = {
    6fe2:	f89d 3003 	ldrb.w	r3, [sp, #3]
    6fe6:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    6fea:	f417 3f80 	tst.w	r7, #65536	; 0x10000
    6fee:	bf0c      	ite	eq
    6ff0:	2301      	moveq	r3, #1
    6ff2:	2300      	movne	r3, #0
		nrfx_gpiote_output_config_t output_config = {
    6ff4:	f88d 3005 	strb.w	r3, [sp, #5]
			.pull = get_pull(flags)
    6ff8:	4638      	mov	r0, r7
    6ffa:	f007 fc03 	bl	e804 <get_pull>
		nrfx_gpiote_output_config_t output_config = {
    6ffe:	f88d 0006 	strb.w	r0, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    7002:	f417 2f00 	tst.w	r7, #524288	; 0x80000
    7006:	d01e      	beq.n	7046 <gpio_nrfx_pin_configure+0xbe>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    7008:	f8d8 3004 	ldr.w	r3, [r8, #4]
    700c:	2101      	movs	r1, #1
    700e:	fa01 f404 	lsl.w	r4, r1, r4
    p_reg->OUTSET = set_mask;
    7012:	f8c3 4508 	str.w	r4, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    7016:	2200      	movs	r2, #0
    7018:	a901      	add	r1, sp, #4
    701a:	4628      	mov	r0, r5
    701c:	f002 f812 	bl	9044 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    7020:	4b19      	ldr	r3, [pc, #100]	; (7088 <gpio_nrfx_pin_configure+0x100>)
    7022:	4298      	cmp	r0, r3
    7024:	d006      	beq.n	7034 <gpio_nrfx_pin_configure+0xac>
    7026:	f06f 0615 	mvn.w	r6, #21
    702a:	e003      	b.n	7034 <gpio_nrfx_pin_configure+0xac>
		return pin_uninit(abs_pin);
    702c:	4628      	mov	r0, r5
    702e:	f7ff ff87 	bl	6f40 <pin_uninit>
    7032:	4606      	mov	r6, r0
}
    7034:	4630      	mov	r0, r6
    7036:	b007      	add	sp, #28
    7038:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		err = nrfx_gpiote_channel_free(ch);
    703c:	f89d 0017 	ldrb.w	r0, [sp, #23]
    7040:	f002 f960 	bl	9304 <nrfx_gpiote_channel_free>
    7044:	e7c3      	b.n	6fce <gpio_nrfx_pin_configure+0x46>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    7046:	f417 2f80 	tst.w	r7, #262144	; 0x40000
    704a:	d0e4      	beq.n	7016 <gpio_nrfx_pin_configure+0x8e>
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    704c:	f8d8 2004 	ldr.w	r2, [r8, #4]
    7050:	2301      	movs	r3, #1
    7052:	fa03 f404 	lsl.w	r4, r3, r4
    p_reg->OUTCLR = clr_mask;
    7056:	f8c2 450c 	str.w	r4, [r2, #1292]	; 0x50c
}
    705a:	e7dc      	b.n	7016 <gpio_nrfx_pin_configure+0x8e>
		.pull = get_pull(flags)
    705c:	4638      	mov	r0, r7
    705e:	f007 fbd1 	bl	e804 <get_pull>
	nrfx_gpiote_input_config_t input_config = {
    7062:	f88d 0008 	strb.w	r0, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    7066:	2300      	movs	r3, #0
    7068:	461a      	mov	r2, r3
    706a:	a902      	add	r1, sp, #8
    706c:	4628      	mov	r0, r5
    706e:	f001 fef5 	bl	8e5c <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    7072:	4b05      	ldr	r3, [pc, #20]	; (7088 <gpio_nrfx_pin_configure+0x100>)
    7074:	4298      	cmp	r0, r3
    7076:	d101      	bne.n	707c <gpio_nrfx_pin_configure+0xf4>
    7078:	2600      	movs	r6, #0
    707a:	e7db      	b.n	7034 <gpio_nrfx_pin_configure+0xac>
    707c:	f06f 0615 	mvn.w	r6, #21
    7080:	e7d8      	b.n	7034 <gpio_nrfx_pin_configure+0xac>
		return -EINVAL;
    7082:	f06f 0615 	mvn.w	r6, #21
    7086:	e7d5      	b.n	7034 <gpio_nrfx_pin_configure+0xac>
    7088:	0bad0000 	.word	0x0bad0000

0000708c <gpio_nrfx_init>:

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    708c:	b508      	push	{r3, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    708e:	f002 f92f 	bl	92f0 <nrfx_gpiote_is_init>
    7092:	b108      	cbz	r0, 7098 <gpio_nrfx_init+0xc>
		return 0;
    7094:	2000      	movs	r0, #0

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    7096:	bd08      	pop	{r3, pc}
	err = nrfx_gpiote_init(0/*not used*/);
    7098:	f002 f900 	bl	929c <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    709c:	4b08      	ldr	r3, [pc, #32]	; (70c0 <gpio_nrfx_init+0x34>)
    709e:	4298      	cmp	r0, r3
    70a0:	d10a      	bne.n	70b8 <gpio_nrfx_init+0x2c>
	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    70a2:	2100      	movs	r1, #0
    70a4:	4807      	ldr	r0, [pc, #28]	; (70c4 <gpio_nrfx_init+0x38>)
    70a6:	f002 f8c7 	bl	9238 <nrfx_gpiote_global_callback_set>
	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    70aa:	2200      	movs	r2, #0
    70ac:	2105      	movs	r1, #5
    70ae:	2006      	movs	r0, #6
    70b0:	f7fe fbb0 	bl	5814 <z_arm_irq_priority_set>
	return 0;
    70b4:	2000      	movs	r0, #0
    70b6:	e7ee      	b.n	7096 <gpio_nrfx_init+0xa>
		return -EIO;
    70b8:	f06f 0004 	mvn.w	r0, #4
    70bc:	e7eb      	b.n	7096 <gpio_nrfx_init+0xa>
    70be:	bf00      	nop
    70c0:	0bad0000 	.word	0x0bad0000
    70c4:	00006d85 	.word	0x00006d85

000070c8 <baudrate_set>:
#endif
};

static inline NRF_UARTE_Type *get_uarte_instance(const struct device *dev)
{
	const struct uarte_nrfx_config *config = dev->config;
    70c8:	6843      	ldr	r3, [r0, #4]

	return config->uarte_regs;
    70ca:	681a      	ldr	r2, [r3, #0]
static int baudrate_set(const struct device *dev, uint32_t baudrate)
{
	nrf_uarte_baudrate_t nrf_baudrate; /* calculated baudrate divisor */
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	switch (baudrate) {
    70cc:	f5b1 4f16 	cmp.w	r1, #38400	; 0x9600
    70d0:	d06f      	beq.n	71b2 <baudrate_set+0xea>
    70d2:	d83a      	bhi.n	714a <baudrate_set+0x82>
    70d4:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
    70d8:	d06e      	beq.n	71b8 <baudrate_set+0xf0>
    70da:	d90a      	bls.n	70f2 <baudrate_set+0x2a>
    70dc:	f5b1 4fe1 	cmp.w	r1, #28800	; 0x7080
    70e0:	d075      	beq.n	71ce <baudrate_set+0x106>
    70e2:	d924      	bls.n	712e <baudrate_set+0x66>
    70e4:	f647 2312 	movw	r3, #31250	; 0x7a12
    70e8:	4299      	cmp	r1, r3
    70ea:	d12b      	bne.n	7144 <baudrate_set+0x7c>
		break;
	case 28800:
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
		break;
	case 31250:
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    70ec:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    70f0:	e013      	b.n	711a <baudrate_set+0x52>
	switch (baudrate) {
    70f2:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
    70f6:	d061      	beq.n	71bc <baudrate_set+0xf4>
    70f8:	d907      	bls.n	710a <baudrate_set+0x42>
    70fa:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
    70fe:	d063      	beq.n	71c8 <baudrate_set+0x100>
    7100:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
    7104:	d110      	bne.n	7128 <baudrate_set+0x60>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    7106:	4b3c      	ldr	r3, [pc, #240]	; (71f8 <baudrate_set+0x130>)
    7108:	e007      	b.n	711a <baudrate_set+0x52>
	switch (baudrate) {
    710a:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
    710e:	d058      	beq.n	71c2 <baudrate_set+0xfa>
    7110:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
    7114:	d105      	bne.n	7122 <baudrate_set+0x5a>
		nrf_baudrate = 0x00027000;
    7116:	f44f 331c 	mov.w	r3, #159744	; 0x27000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    711a:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
		return -EINVAL;
	}

	nrf_uarte_baudrate_set(uarte, nrf_baudrate);

	return 0;
    711e:	2000      	movs	r0, #0
    7120:	4770      	bx	lr
	switch (baudrate) {
    7122:	f06f 0015 	mvn.w	r0, #21
    7126:	4770      	bx	lr
    7128:	f06f 0015 	mvn.w	r0, #21
    712c:	4770      	bx	lr
    712e:	f5b1 5f61 	cmp.w	r1, #14400	; 0x3840
    7132:	d04e      	beq.n	71d2 <baudrate_set+0x10a>
    7134:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
    7138:	d101      	bne.n	713e <baudrate_set+0x76>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    713a:	4b30      	ldr	r3, [pc, #192]	; (71fc <baudrate_set+0x134>)
    713c:	e7ed      	b.n	711a <baudrate_set+0x52>
	switch (baudrate) {
    713e:	f06f 0015 	mvn.w	r0, #21
    7142:	4770      	bx	lr
    7144:	f06f 0015 	mvn.w	r0, #21
    7148:	4770      	bx	lr
    714a:	f5b1 3f61 	cmp.w	r1, #230400	; 0x38400
    714e:	d042      	beq.n	71d6 <baudrate_set+0x10e>
    7150:	d909      	bls.n	7166 <baudrate_set+0x9e>
    7152:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    7156:	d046      	beq.n	71e6 <baudrate_set+0x11e>
    7158:	d91f      	bls.n	719a <baudrate_set+0xd2>
    715a:	4b29      	ldr	r3, [pc, #164]	; (7200 <baudrate_set+0x138>)
    715c:	4299      	cmp	r1, r3
    715e:	d148      	bne.n	71f2 <baudrate_set+0x12a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    7160:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    7164:	e7d9      	b.n	711a <baudrate_set+0x52>
	switch (baudrate) {
    7166:	f5b1 3f96 	cmp.w	r1, #76800	; 0x12c00
    716a:	d037      	beq.n	71dc <baudrate_set+0x114>
    716c:	d905      	bls.n	717a <baudrate_set+0xb2>
    716e:	f5b1 3fe1 	cmp.w	r1, #115200	; 0x1c200
    7172:	d10f      	bne.n	7194 <baudrate_set+0xcc>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    7174:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    7178:	e7cf      	b.n	711a <baudrate_set+0x52>
	switch (baudrate) {
    717a:	f64d 23c0 	movw	r3, #56000	; 0xdac0
    717e:	4299      	cmp	r1, r3
    7180:	d02e      	beq.n	71e0 <baudrate_set+0x118>
    7182:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
    7186:	d102      	bne.n	718e <baudrate_set+0xc6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    7188:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    718c:	e7c5      	b.n	711a <baudrate_set+0x52>
	switch (baudrate) {
    718e:	f06f 0015 	mvn.w	r0, #21
    7192:	4770      	bx	lr
    7194:	f06f 0015 	mvn.w	r0, #21
    7198:	4770      	bx	lr
    719a:	4b1a      	ldr	r3, [pc, #104]	; (7204 <baudrate_set+0x13c>)
    719c:	4299      	cmp	r1, r3
    719e:	d025      	beq.n	71ec <baudrate_set+0x124>
    71a0:	f5b1 2fe1 	cmp.w	r1, #460800	; 0x70800
    71a4:	d102      	bne.n	71ac <baudrate_set+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    71a6:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    71aa:	e7b6      	b.n	711a <baudrate_set+0x52>
	switch (baudrate) {
    71ac:	f06f 0015 	mvn.w	r0, #21
    71b0:	4770      	bx	lr
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    71b2:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    71b6:	e7b0      	b.n	711a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    71b8:	4b13      	ldr	r3, [pc, #76]	; (7208 <baudrate_set+0x140>)
    71ba:	e7ae      	b.n	711a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    71bc:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    71c0:	e7ab      	b.n	711a <baudrate_set+0x52>
	switch (baudrate) {
    71c2:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    71c6:	e7a8      	b.n	711a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    71c8:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    71cc:	e7a5      	b.n	711a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    71ce:	4b0f      	ldr	r3, [pc, #60]	; (720c <baudrate_set+0x144>)
    71d0:	e7a3      	b.n	711a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    71d2:	4b0f      	ldr	r3, [pc, #60]	; (7210 <baudrate_set+0x148>)
    71d4:	e7a1      	b.n	711a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    71d6:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    71da:	e79e      	b.n	711a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    71dc:	4b0d      	ldr	r3, [pc, #52]	; (7214 <baudrate_set+0x14c>)
    71de:	e79c      	b.n	711a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    71e0:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    71e4:	e799      	b.n	711a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    71e6:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    71ea:	e796      	b.n	711a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    71ec:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    71f0:	e793      	b.n	711a <baudrate_set+0x52>
	switch (baudrate) {
    71f2:	f06f 0015 	mvn.w	r0, #21
}
    71f6:	4770      	bx	lr
    71f8:	0013b000 	.word	0x0013b000
    71fc:	004ea000 	.word	0x004ea000
    7200:	000f4240 	.word	0x000f4240
    7204:	0003d090 	.word	0x0003d090
    7208:	00275000 	.word	0x00275000
    720c:	0075c000 	.word	0x0075c000
    7210:	003af000 	.word	0x003af000
    7214:	013a9000 	.word	0x013a9000

00007218 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    7218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    721c:	4605      	mov	r5, r0
    721e:	460f      	mov	r7, r1
	struct uarte_nrfx_data *data = dev->data;
    7220:	f8d0 8010 	ldr.w	r8, [r0, #16]
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    7224:	f007 feab 	bl	ef7e <k_is_in_isr>
    7228:	b920      	cbnz	r0, 7234 <uarte_nrfx_poll_out+0x1c>
	return !z_sys_post_kernel;
    722a:	4b16      	ldr	r3, [pc, #88]	; (7284 <uarte_nrfx_poll_out+0x6c>)
    722c:	781b      	ldrb	r3, [r3, #0]
    722e:	b143      	cbz	r3, 7242 <uarte_nrfx_poll_out+0x2a>
    7230:	2300      	movs	r3, #0
    7232:	e000      	b.n	7236 <uarte_nrfx_poll_out+0x1e>
    7234:	2301      	movs	r3, #1
	int key;

	if (isr_mode) {
    7236:	b953      	cbnz	r3, 724e <uarte_nrfx_poll_out+0x36>
			}

			irq_unlock(key);
		}
	} else {
		key = wait_tx_ready(dev);
    7238:	4628      	mov	r0, r5
    723a:	f007 fc1f 	bl	ea7c <wait_tx_ready>
    723e:	4606      	mov	r6, r0
    7240:	e013      	b.n	726a <uarte_nrfx_poll_out+0x52>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    7242:	2301      	movs	r3, #1
    7244:	e7f7      	b.n	7236 <uarte_nrfx_poll_out+0x1e>
    7246:	f384 8811 	msr	BASEPRI, r4
    724a:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
    724e:	f04f 0320 	mov.w	r3, #32
    7252:	f3ef 8411 	mrs	r4, BASEPRI
    7256:	f383 8812 	msr	BASEPRI_MAX, r3
    725a:	f3bf 8f6f 	isb	sy
			key = irq_lock();
    725e:	4626      	mov	r6, r4
			if (is_tx_ready(dev)) {
    7260:	4628      	mov	r0, r5
    7262:	f007 fbbd 	bl	e9e0 <is_tx_ready>
    7266:	2800      	cmp	r0, #0
    7268:	d0ed      	beq.n	7246 <uarte_nrfx_poll_out+0x2e>
	}

	data->char_out = c;
    726a:	4641      	mov	r1, r8
    726c:	f801 7f10 	strb.w	r7, [r1, #16]!
	tx_start(dev, &data->char_out, 1);
    7270:	2201      	movs	r2, #1
    7272:	4628      	mov	r0, r5
    7274:	f007 fbce 	bl	ea14 <tx_start>
	__asm__ volatile(
    7278:	f386 8811 	msr	BASEPRI, r6
    727c:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    7280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7284:	20005396 	.word	0x20005396

00007288 <endtx_stoptx_ppi_init>:
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int endtx_stoptx_ppi_init(NRF_UARTE_Type *uarte,
				 struct uarte_nrfx_data *data)
{
    7288:	b530      	push	{r4, r5, lr}
    728a:	b085      	sub	sp, #20
    728c:	4604      	mov	r4, r0
    728e:	460d      	mov	r5, r1
	nrfx_err_t ret;

	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    7290:	f101 0012 	add.w	r0, r1, #18
    7294:	f002 fa46 	bl	9724 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    7298:	4b11      	ldr	r3, [pc, #68]	; (72e0 <endtx_stoptx_ppi_init+0x58>)
    729a:	4298      	cmp	r0, r3
    729c:	d112      	bne.n	72c4 <endtx_stoptx_ppi_init+0x3c>
		LOG_ERR("Failed to allocate PPI Channel");
		return -EIO;
	}

	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    729e:	7cab      	ldrb	r3, [r5, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    72a0:	f504 7190 	add.w	r1, r4, #288	; 0x120
    return (uint32_t)p_reg + (uint32_t)task;
    72a4:	340c      	adds	r4, #12
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    72a6:	4a0f      	ldr	r2, [pc, #60]	; (72e4 <endtx_stoptx_ppi_init+0x5c>)
    72a8:	33a2      	adds	r3, #162	; 0xa2
    72aa:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
    p_reg->CH[(uint32_t) channel].TEP = tep;
    72ae:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    72b2:	605c      	str	r4, [r3, #4]
		nrf_uarte_event_address_get(uarte, NRF_UARTE_EVENT_ENDTX),
		nrf_uarte_task_address_get(uarte, NRF_UARTE_TASK_STOPTX));
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    72b4:	7ca9      	ldrb	r1, [r5, #18]
    72b6:	2301      	movs	r3, #1
    72b8:	408b      	lsls	r3, r1
    p_reg->CHENSET = mask;
    72ba:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504

	return 0;
    72be:	2000      	movs	r0, #0
}
    72c0:	b005      	add	sp, #20
    72c2:	bd30      	pop	{r4, r5, pc}
		LOG_ERR("Failed to allocate PPI Channel");
    72c4:	4b08      	ldr	r3, [pc, #32]	; (72e8 <endtx_stoptx_ppi_init+0x60>)
    72c6:	9302      	str	r3, [sp, #8]
    72c8:	2000      	movs	r0, #0
    72ca:	9001      	str	r0, [sp, #4]
    72cc:	9000      	str	r0, [sp, #0]
    72ce:	4603      	mov	r3, r0
    72d0:	2201      	movs	r2, #1
    72d2:	4906      	ldr	r1, [pc, #24]	; (72ec <endtx_stoptx_ppi_init+0x64>)
    72d4:	f007 fbf9 	bl	eaca <z_log_msg2_runtime_create>
		return -EIO;
    72d8:	f06f 0004 	mvn.w	r0, #4
    72dc:	e7f0      	b.n	72c0 <endtx_stoptx_ppi_init+0x38>
    72de:	bf00      	nop
    72e0:	0bad0000 	.word	0x0bad0000
    72e4:	4001f000 	.word	0x4001f000
    72e8:	000110bc 	.word	0x000110bc
    72ec:	0000f9b8 	.word	0x0000f9b8

000072f0 <set_comparator>:
	return (a - b) & COUNTER_MAX;
}

static void set_comparator(int32_t chan, uint32_t cyc)
{
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    72f0:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
    72f4:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    72f8:	4b01      	ldr	r3, [pc, #4]	; (7300 <set_comparator+0x10>)
    72fa:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
}
    72fe:	4770      	bx	lr
    7300:	40011000 	.word	0x40011000

00007304 <get_comparator>:
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    7304:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    7308:	4b01      	ldr	r3, [pc, #4]	; (7310 <get_comparator+0xc>)
    730a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

static uint32_t get_comparator(int32_t chan)
{
	return nrf_rtc_cc_get(RTC, chan);
}
    730e:	4770      	bx	lr
    7310:	40011000 	.word	0x40011000

00007314 <event_enable>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
}

static void event_enable(int32_t chan)
{
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    7314:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    7318:	4083      	lsls	r3, r0
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    731a:	4a02      	ldr	r2, [pc, #8]	; (7324 <event_enable+0x10>)
    731c:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
}
    7320:	4770      	bx	lr
    7322:	bf00      	nop
    7324:	40011000 	.word	0x40011000

00007328 <event_disable>:

static void event_disable(int32_t chan)
{
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    7328:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    732c:	4083      	lsls	r3, r0
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    732e:	4a02      	ldr	r2, [pc, #8]	; (7338 <event_disable+0x10>)
    7330:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
}
    7334:	4770      	bx	lr
    7336:	bf00      	nop
    7338:	40011000 	.word	0x40011000

0000733c <counter>:
     return p_reg->COUNTER;
    733c:	4b01      	ldr	r3, [pc, #4]	; (7344 <counter+0x8>)
    733e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

static uint32_t counter(void)
{
	return nrf_rtc_counter_get(RTC);
}
    7342:	4770      	bx	lr
    7344:	40011000 	.word	0x40011000

00007348 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    7348:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    734a:	2301      	movs	r3, #1
    734c:	4083      	lsls	r3, r0
    734e:	ea6f 0c03 	mvn.w	ip, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    7352:	4a10      	ldr	r2, [pc, #64]	; (7394 <compare_int_lock+0x4c>)
    7354:	f3bf 8f5b 	dmb	ish
    7358:	e852 1f00 	ldrex	r1, [r2]
    735c:	ea01 0e0c 	and.w	lr, r1, ip
    7360:	e842 e400 	strex	r4, lr, [r2]
    7364:	2c00      	cmp	r4, #0
    7366:	d1f7      	bne.n	7358 <compare_int_lock+0x10>
    7368:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    736c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    7370:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    7374:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    7378:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    737c:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    7380:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    7384:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    7388:	420b      	tst	r3, r1
}
    738a:	bf14      	ite	ne
    738c:	2001      	movne	r0, #1
    738e:	2000      	moveq	r0, #0
    7390:	bd10      	pop	{r4, pc}
    7392:	bf00      	nop
    7394:	20004c94 	.word	0x20004c94

00007398 <channel_processing_check_and_clear>:
		event_enable(chan);
	}
}

static bool channel_processing_check_and_clear(int32_t chan)
{
    7398:	b570      	push	{r4, r5, r6, lr}
    739a:	4604      	mov	r4, r0
	bool result = false;

	uint32_t mcu_critical_state = full_int_lock();
    739c:	f007 fc37 	bl	ec0e <full_int_lock>
    73a0:	4605      	mov	r5, r0

	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    73a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    73a6:	40a3      	lsls	r3, r4
    return p_reg->INTENSET & mask;
    73a8:	4a17      	ldr	r2, [pc, #92]	; (7408 <channel_processing_check_and_clear+0x70>)
    73aa:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    73ae:	4213      	tst	r3, r2
    73b0:	d105      	bne.n	73be <channel_processing_check_and_clear+0x26>
	bool result = false;
    73b2:	2600      	movs	r6, #0
		if (result) {
			event_clear(chan);
		}
	}

	full_int_unlock(mcu_critical_state);
    73b4:	4628      	mov	r0, r5
    73b6:	f007 fc33 	bl	ec20 <full_int_unlock>

	return result;
}
    73ba:	4630      	mov	r0, r6
    73bc:	bd70      	pop	{r4, r5, r6, pc}
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    73be:	2301      	movs	r3, #1
    73c0:	40a3      	lsls	r3, r4
    73c2:	43db      	mvns	r3, r3
    73c4:	4a11      	ldr	r2, [pc, #68]	; (740c <channel_processing_check_and_clear+0x74>)
    73c6:	f3bf 8f5b 	dmb	ish
    73ca:	e852 1f00 	ldrex	r1, [r2]
    73ce:	ea01 0003 	and.w	r0, r1, r3
    73d2:	e842 0600 	strex	r6, r0, [r2]
    73d6:	2e00      	cmp	r6, #0
    73d8:	d1f7      	bne.n	73ca <channel_processing_check_and_clear+0x32>
    73da:	f3bf 8f5b 	dmb	ish
    73de:	b959      	cbnz	r1, 73f8 <channel_processing_check_and_clear+0x60>
			 nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    73e0:	f104 0350 	add.w	r3, r4, #80	; 0x50
    73e4:	009b      	lsls	r3, r3, #2
    73e6:	b29b      	uxth	r3, r3
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    73e8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    73ec:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    73f0:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    73f2:	b113      	cbz	r3, 73fa <channel_processing_check_and_clear+0x62>
    73f4:	2301      	movs	r3, #1
    73f6:	e000      	b.n	73fa <channel_processing_check_and_clear+0x62>
    73f8:	2301      	movs	r3, #1
		if (result) {
    73fa:	461e      	mov	r6, r3
    73fc:	2b00      	cmp	r3, #0
    73fe:	d0d9      	beq.n	73b4 <channel_processing_check_and_clear+0x1c>
			event_clear(chan);
    7400:	4620      	mov	r0, r4
    7402:	f007 fbf5 	bl	ebf0 <event_clear>
    7406:	e7d5      	b.n	73b4 <channel_processing_check_and_clear+0x1c>
    7408:	40011000 	.word	0x40011000
    740c:	20004c90 	.word	0x20004c90

00007410 <compare_int_unlock>:
	if (key) {
    7410:	b901      	cbnz	r1, 7414 <compare_int_unlock+0x4>
}
    7412:	4770      	bx	lr
		atomic_or(&int_mask, BIT(chan));
    7414:	2301      	movs	r3, #1
    7416:	4083      	lsls	r3, r0
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    7418:	4a11      	ldr	r2, [pc, #68]	; (7460 <compare_int_unlock+0x50>)
    741a:	f3bf 8f5b 	dmb	ish
    741e:	e852 1f00 	ldrex	r1, [r2]
    7422:	4319      	orrs	r1, r3
    7424:	e842 1c00 	strex	ip, r1, [r2]
    7428:	f1bc 0f00 	cmp.w	ip, #0
    742c:	d1f7      	bne.n	741e <compare_int_unlock+0xe>
    742e:	f3bf 8f5b 	dmb	ish
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    7432:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    7436:	4083      	lsls	r3, r0
    p_reg->INTENSET = mask;
    7438:	4a0a      	ldr	r2, [pc, #40]	; (7464 <compare_int_unlock+0x54>)
    743a:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    743e:	f3bf 8f5b 	dmb	ish
    7442:	4b09      	ldr	r3, [pc, #36]	; (7468 <compare_int_unlock+0x58>)
    7444:	681b      	ldr	r3, [r3, #0]
    7446:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    744a:	fa23 f000 	lsr.w	r0, r3, r0
    744e:	f010 0f01 	tst.w	r0, #1
    7452:	d0de      	beq.n	7412 <compare_int_unlock+0x2>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7454:	4b05      	ldr	r3, [pc, #20]	; (746c <compare_int_unlock+0x5c>)
    7456:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    745a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    745e:	e7d8      	b.n	7412 <compare_int_unlock+0x2>
    7460:	20004c94 	.word	0x20004c94
    7464:	40011000 	.word	0x40011000
    7468:	20004c90 	.word	0x20004c90
    746c:	e000e100 	.word	0xe000e100

00007470 <sys_clock_timeout_handler>:
{
    7470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7474:	4607      	mov	r7, r0
    7476:	4614      	mov	r4, r2
    7478:	461e      	mov	r6, r3
	uint32_t cc_value = absolute_time_to_cc(expire_time);
    747a:	4610      	mov	r0, r2
    747c:	4619      	mov	r1, r3
    747e:	f007 fbc3 	bl	ec08 <absolute_time_to_cc>
    7482:	4605      	mov	r5, r0
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    7484:	4b15      	ldr	r3, [pc, #84]	; (74dc <sys_clock_timeout_handler+0x6c>)
    7486:	681a      	ldr	r2, [r3, #0]
    7488:	1aa0      	subs	r0, r4, r2
	last_count += dticks * CYC_PER_TICK;
    748a:	601c      	str	r4, [r3, #0]
    748c:	605e      	str	r6, [r3, #4]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    748e:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    7492:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    7496:	d309      	bcc.n	74ac <sys_clock_timeout_handler+0x3c>
	return false;
    7498:	2400      	movs	r4, #0
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    749a:	f004 fe81 	bl	c1a0 <sys_clock_announce>
	if (cc_value == get_comparator(chan)) {
    749e:	4638      	mov	r0, r7
    74a0:	f7ff ff30 	bl	7304 <get_comparator>
    74a4:	42a8      	cmp	r0, r5
    74a6:	d00e      	beq.n	74c6 <sys_clock_timeout_handler+0x56>
}
    74a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    74ac:	4b0c      	ldr	r3, [pc, #48]	; (74e0 <sys_clock_timeout_handler+0x70>)
    74ae:	681b      	ldr	r3, [r3, #0]
    74b0:	0a1a      	lsrs	r2, r3, #8
    74b2:	061b      	lsls	r3, r3, #24
    74b4:	eb15 0803 	adds.w	r8, r5, r3
    74b8:	f142 0900 	adc.w	r9, r2, #0
    74bc:	4b09      	ldr	r3, [pc, #36]	; (74e4 <sys_clock_timeout_handler+0x74>)
    74be:	e9c3 8900 	strd	r8, r9, [r3]
		return true;
    74c2:	2401      	movs	r4, #1
    74c4:	e7e9      	b.n	749a <sys_clock_timeout_handler+0x2a>
		if (!anchor_updated) {
    74c6:	b11c      	cbz	r4, 74d0 <sys_clock_timeout_handler+0x60>
		event_enable(chan);
    74c8:	4638      	mov	r0, r7
    74ca:	f7ff ff23 	bl	7314 <event_enable>
}
    74ce:	e7eb      	b.n	74a8 <sys_clock_timeout_handler+0x38>
			set_comparator(chan, COUNTER_HALF_SPAN);
    74d0:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
    74d4:	4638      	mov	r0, r7
    74d6:	f7ff ff0b 	bl	72f0 <set_comparator>
    74da:	e7f5      	b.n	74c8 <sys_clock_timeout_handler+0x58>
    74dc:	20004490 	.word	0x20004490
    74e0:	20004c98 	.word	0x20004c98
    74e4:	20004478 	.word	0x20004478

000074e8 <z_nrf_rtc_timer_read>:
{
    74e8:	b538      	push	{r3, r4, r5, lr}
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    74ea:	4b0d      	ldr	r3, [pc, #52]	; (7520 <z_nrf_rtc_timer_read+0x38>)
    74ec:	681c      	ldr	r4, [r3, #0]
    74ee:	0a25      	lsrs	r5, r4, #8
    74f0:	0624      	lsls	r4, r4, #24
  __ASM volatile ("dmb 0xF":::"memory");
    74f2:	f3bf 8f5f 	dmb	sy
	uint32_t cntr = counter();
    74f6:	f7ff ff21 	bl	733c <counter>
    74fa:	4603      	mov	r3, r0
	val += cntr;
    74fc:	1900      	adds	r0, r0, r4
    74fe:	f145 0100 	adc.w	r1, r5, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    7502:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    7506:	d20a      	bcs.n	751e <z_nrf_rtc_timer_read+0x36>
		if (val < anchor) {
    7508:	4b06      	ldr	r3, [pc, #24]	; (7524 <z_nrf_rtc_timer_read+0x3c>)
    750a:	e9d3 2300 	ldrd	r2, r3, [r3]
    750e:	4290      	cmp	r0, r2
    7510:	eb71 0303 	sbcs.w	r3, r1, r3
    7514:	d203      	bcs.n	751e <z_nrf_rtc_timer_read+0x36>
			val += COUNTER_SPAN;
    7516:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    751a:	f141 0100 	adc.w	r1, r1, #0
}
    751e:	bd38      	pop	{r3, r4, r5, pc}
    7520:	20004c98 	.word	0x20004c98
    7524:	20004478 	.word	0x20004478

00007528 <compare_set_nolocks>:
{
    7528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    752a:	4606      	mov	r6, r0
    752c:	4614      	mov	r4, r2
    752e:	461d      	mov	r5, r3
	uint32_t cc_value = absolute_time_to_cc(target_time);
    7530:	4610      	mov	r0, r2
    7532:	4619      	mov	r1, r3
    7534:	f007 fb68 	bl	ec08 <absolute_time_to_cc>
    7538:	4607      	mov	r7, r0
	uint64_t curr_time = z_nrf_rtc_timer_read();
    753a:	f7ff ffd5 	bl	74e8 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    753e:	42a0      	cmp	r0, r4
    7540:	eb71 0305 	sbcs.w	r3, r1, r5
    7544:	d21d      	bcs.n	7582 <compare_set_nolocks+0x5a>
		if (target_time - curr_time > COUNTER_SPAN) {
    7546:	1a23      	subs	r3, r4, r0
    7548:	eb65 0101 	sbc.w	r1, r5, r1
    754c:	4a1b      	ldr	r2, [pc, #108]	; (75bc <compare_set_nolocks+0x94>)
    754e:	4293      	cmp	r3, r2
    7550:	f171 0300 	sbcs.w	r3, r1, #0
    7554:	d22f      	bcs.n	75b6 <compare_set_nolocks+0x8e>
		if (target_time != cc_data[chan].target_time) {
    7556:	4b1a      	ldr	r3, [pc, #104]	; (75c0 <compare_set_nolocks+0x98>)
    7558:	eb03 1306 	add.w	r3, r3, r6, lsl #4
    755c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    7560:	42ab      	cmp	r3, r5
    7562:	bf08      	it	eq
    7564:	42a2      	cmpeq	r2, r4
    7566:	d01a      	beq.n	759e <compare_set_nolocks+0x76>
			uint32_t cc_set = set_absolute_alarm(chan, cc_value);
    7568:	4639      	mov	r1, r7
    756a:	4630      	mov	r0, r6
    756c:	f007 fb5d 	bl	ec2a <set_absolute_alarm>
			target_time += counter_sub(cc_set, cc_value);
    7570:	4639      	mov	r1, r7
    7572:	f007 fb39 	bl	ebe8 <counter_sub>
    7576:	1900      	adds	r0, r0, r4
    7578:	f145 0300 	adc.w	r3, r5, #0
    757c:	4604      	mov	r4, r0
    757e:	461d      	mov	r5, r3
    7580:	e00d      	b.n	759e <compare_set_nolocks+0x76>
		atomic_or(&force_isr_mask, BIT(chan));
    7582:	2301      	movs	r3, #1
    7584:	40b3      	lsls	r3, r6
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    7586:	4a0f      	ldr	r2, [pc, #60]	; (75c4 <compare_set_nolocks+0x9c>)
    7588:	f3bf 8f5b 	dmb	ish
    758c:	e852 1f00 	ldrex	r1, [r2]
    7590:	4319      	orrs	r1, r3
    7592:	e842 1000 	strex	r0, r1, [r2]
    7596:	2800      	cmp	r0, #0
    7598:	d1f8      	bne.n	758c <compare_set_nolocks+0x64>
    759a:	f3bf 8f5b 	dmb	ish
	cc_data[chan].target_time = target_time;
    759e:	4b08      	ldr	r3, [pc, #32]	; (75c0 <compare_set_nolocks+0x98>)
    75a0:	0132      	lsls	r2, r6, #4
    75a2:	eb03 1606 	add.w	r6, r3, r6, lsl #4
    75a6:	e9c6 4502 	strd	r4, r5, [r6, #8]
	cc_data[chan].callback = handler;
    75aa:	9906      	ldr	r1, [sp, #24]
    75ac:	5099      	str	r1, [r3, r2]
	cc_data[chan].user_context = user_data;
    75ae:	9b07      	ldr	r3, [sp, #28]
    75b0:	6073      	str	r3, [r6, #4]
	return ret;
    75b2:	2000      	movs	r0, #0
}
    75b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -EINVAL;
    75b6:	f06f 0015 	mvn.w	r0, #21
    75ba:	e7fb      	b.n	75b4 <compare_set_nolocks+0x8c>
    75bc:	01000001 	.word	0x01000001
    75c0:	20004480 	.word	0x20004480
    75c4:	20004c90 	.word	0x20004c90

000075c8 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    75c8:	b530      	push	{r4, r5, lr}
    75ca:	b083      	sub	sp, #12
    p_reg->PRESCALER = val;
    75cc:	2300      	movs	r3, #0
    75ce:	4a1d      	ldr	r2, [pc, #116]	; (7644 <sys_clock_driver_init+0x7c>)
    75d0:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			CLOCK_CONTROL_NRF_LF_START_AVAILABLE :
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    75d4:	2b00      	cmp	r3, #0
    75d6:	dd24      	ble.n	7622 <sys_clock_driver_init+0x5a>
    p_reg->INTENSET = mask;
    75d8:	4c1a      	ldr	r4, [pc, #104]	; (7644 <sys_clock_driver_init+0x7c>)
    75da:	2502      	movs	r5, #2
    75dc:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    75e0:	4b19      	ldr	r3, [pc, #100]	; (7648 <sys_clock_driver_init+0x80>)
    75e2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    75e6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    75ea:	2200      	movs	r2, #0
    75ec:	2101      	movs	r1, #1
    75ee:	2011      	movs	r0, #17
    75f0:	f7fe f910 	bl	5814 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    75f4:	2011      	movs	r0, #17
    75f6:	f7fe f8f1 	bl	57dc <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    75fa:	2301      	movs	r3, #1
    75fc:	60a3      	str	r3, [r4, #8]
    75fe:	6023      	str	r3, [r4, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    7600:	4a12      	ldr	r2, [pc, #72]	; (764c <sys_clock_driver_init+0x84>)
    7602:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    7604:	2400      	movs	r4, #0
    7606:	9401      	str	r4, [sp, #4]
    7608:	4b11      	ldr	r3, [pc, #68]	; (7650 <sys_clock_driver_init+0x88>)
    760a:	9300      	str	r3, [sp, #0]
    760c:	4a11      	ldr	r2, [pc, #68]	; (7654 <sys_clock_driver_init+0x8c>)
    760e:	2300      	movs	r3, #0
    7610:	4620      	mov	r0, r4
    7612:	f007 fb45 	bl	eca0 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    7616:	4628      	mov	r0, r5
    7618:	f7ff fabc 	bl	6b94 <z_nrf_clock_control_lf_on>

	return 0;
}
    761c:	4620      	mov	r0, r4
    761e:	b003      	add	sp, #12
    7620:	bd30      	pop	{r4, r5, pc}
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    7622:	4a0d      	ldr	r2, [pc, #52]	; (7658 <sys_clock_driver_init+0x90>)
    7624:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    7628:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    762c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    7630:	e9c2 0102 	strd	r0, r1, [r2, #8]
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    7634:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    7638:	409a      	lsls	r2, r3
    p_reg->INTENSET = mask;
    763a:	4902      	ldr	r1, [pc, #8]	; (7644 <sys_clock_driver_init+0x7c>)
    763c:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    7640:	3301      	adds	r3, #1
    7642:	e7c7      	b.n	75d4 <sys_clock_driver_init+0xc>
    7644:	40011000 	.word	0x40011000
    7648:	e000e100 	.word	0xe000e100
    764c:	20004c94 	.word	0x20004c94
    7650:	00007471 	.word	0x00007471
    7654:	007fffff 	.word	0x007fffff
    7658:	20004480 	.word	0x20004480

0000765c <process_channel>:
{
    765c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7660:	b082      	sub	sp, #8
    7662:	4604      	mov	r4, r0
	if (channel_processing_check_and_clear(chan)) {
    7664:	f7ff fe98 	bl	7398 <channel_processing_check_and_clear>
    7668:	b910      	cbnz	r0, 7670 <process_channel+0x14>
}
    766a:	b002      	add	sp, #8
    766c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		curr_time = z_nrf_rtc_timer_read();
    7670:	f7ff ff3a 	bl	74e8 <z_nrf_rtc_timer_read>
    7674:	4682      	mov	sl, r0
    7676:	460e      	mov	r6, r1
		mcu_critical_state = full_int_lock();
    7678:	f007 fac9 	bl	ec0e <full_int_lock>
    767c:	4605      	mov	r5, r0
		expire_time = cc_data[chan].target_time;
    767e:	4b13      	ldr	r3, [pc, #76]	; (76cc <process_channel+0x70>)
    7680:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    7684:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    7688:	45c2      	cmp	sl, r8
    768a:	eb76 0309 	sbcs.w	r3, r6, r9
    768e:	d20b      	bcs.n	76a8 <process_channel+0x4c>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    7690:	2600      	movs	r6, #0
		full_int_unlock(mcu_critical_state);
    7692:	4628      	mov	r0, r5
    7694:	f007 fac4 	bl	ec20 <full_int_unlock>
		if (handler) {
    7698:	2e00      	cmp	r6, #0
    769a:	d0e6      	beq.n	766a <process_channel+0xe>
			handler(chan, expire_time, user_context);
    769c:	9700      	str	r7, [sp, #0]
    769e:	4642      	mov	r2, r8
    76a0:	464b      	mov	r3, r9
    76a2:	4620      	mov	r0, r4
    76a4:	47b0      	blx	r6
}
    76a6:	e7e0      	b.n	766a <process_channel+0xe>
			handler = cc_data[chan].callback;
    76a8:	4a08      	ldr	r2, [pc, #32]	; (76cc <process_channel+0x70>)
    76aa:	0123      	lsls	r3, r4, #4
    76ac:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    76b0:	58d6      	ldr	r6, [r2, r3]
			user_context = cc_data[chan].user_context;
    76b2:	684f      	ldr	r7, [r1, #4]
			cc_data[chan].callback = NULL;
    76b4:	2000      	movs	r0, #0
    76b6:	50d0      	str	r0, [r2, r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    76b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    76bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    76c0:	e9c1 2302 	strd	r2, r3, [r1, #8]
			event_disable(chan);
    76c4:	4620      	mov	r0, r4
    76c6:	f7ff fe2f 	bl	7328 <event_disable>
    76ca:	e7e2      	b.n	7692 <process_channel+0x36>
    76cc:	20004480 	.word	0x20004480

000076d0 <rtc_nrf_isr>:
{
    76d0:	b510      	push	{r4, lr}
    return p_reg->INTENSET & mask;
    76d2:	4b0e      	ldr	r3, [pc, #56]	; (770c <rtc_nrf_isr+0x3c>)
    76d4:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    76d8:	f013 0f02 	tst.w	r3, #2
    76dc:	d00d      	beq.n	76fa <rtc_nrf_isr+0x2a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    76de:	4b0b      	ldr	r3, [pc, #44]	; (770c <rtc_nrf_isr+0x3c>)
    76e0:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    76e4:	b14b      	cbz	r3, 76fa <rtc_nrf_isr+0x2a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    76e6:	4b09      	ldr	r3, [pc, #36]	; (770c <rtc_nrf_isr+0x3c>)
    76e8:	2200      	movs	r2, #0
    76ea:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    76ee:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
		overflow_cnt++;
    76f2:	4a07      	ldr	r2, [pc, #28]	; (7710 <rtc_nrf_isr+0x40>)
    76f4:	6813      	ldr	r3, [r2, #0]
    76f6:	3301      	adds	r3, #1
    76f8:	6013      	str	r3, [r2, #0]
{
    76fa:	2400      	movs	r4, #0
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    76fc:	2c00      	cmp	r4, #0
    76fe:	dd00      	ble.n	7702 <rtc_nrf_isr+0x32>
}
    7700:	bd10      	pop	{r4, pc}
		process_channel(chan);
    7702:	4620      	mov	r0, r4
    7704:	f7ff ffaa 	bl	765c <process_channel>
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    7708:	3401      	adds	r4, #1
    770a:	e7f7      	b.n	76fc <rtc_nrf_isr+0x2c>
    770c:	40011000 	.word	0x40011000
    7710:	20004c98 	.word	0x20004c98

00007714 <sys_clock_set_timeout>:
{
    7714:	b510      	push	{r4, lr}
    7716:	b082      	sub	sp, #8
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    7718:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    771c:	d006      	beq.n	772c <sys_clock_set_timeout+0x18>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    771e:	2801      	cmp	r0, #1
    7720:	dd06      	ble.n	7730 <sys_clock_set_timeout+0x1c>
    7722:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    7726:	da05      	bge.n	7734 <sys_clock_set_timeout+0x20>
    7728:	1e44      	subs	r4, r0, #1
    772a:	e004      	b.n	7736 <sys_clock_set_timeout+0x22>
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    772c:	480f      	ldr	r0, [pc, #60]	; (776c <sys_clock_set_timeout+0x58>)
    772e:	e7f8      	b.n	7722 <sys_clock_set_timeout+0xe>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    7730:	2400      	movs	r4, #0
    7732:	e000      	b.n	7736 <sys_clock_set_timeout+0x22>
    7734:	4c0d      	ldr	r4, [pc, #52]	; (776c <sys_clock_set_timeout+0x58>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    7736:	f7ff fed7 	bl	74e8 <z_nrf_rtc_timer_read>
    773a:	4b0d      	ldr	r3, [pc, #52]	; (7770 <sys_clock_set_timeout+0x5c>)
    773c:	6819      	ldr	r1, [r3, #0]
    773e:	685b      	ldr	r3, [r3, #4]
    7740:	1a40      	subs	r0, r0, r1
	if (unannounced >= COUNTER_HALF_SPAN) {
    7742:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    7746:	d300      	bcc.n	774a <sys_clock_set_timeout+0x36>
		ticks = 0;
    7748:	2400      	movs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    774a:	4420      	add	r0, r4
    774c:	1c42      	adds	r2, r0, #1
	if (cyc > MAX_CYCLES) {
    774e:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
    7752:	d300      	bcc.n	7756 <sys_clock_set_timeout+0x42>
		cyc = MAX_CYCLES;
    7754:	4a05      	ldr	r2, [pc, #20]	; (776c <sys_clock_set_timeout+0x58>)
	uint64_t target_time = cyc + last_count;
    7756:	2000      	movs	r0, #0
    7758:	188a      	adds	r2, r1, r2
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    775a:	9001      	str	r0, [sp, #4]
    775c:	4905      	ldr	r1, [pc, #20]	; (7774 <sys_clock_set_timeout+0x60>)
    775e:	9100      	str	r1, [sp, #0]
    7760:	f143 0300 	adc.w	r3, r3, #0
    7764:	f007 fa9c 	bl	eca0 <compare_set>
}
    7768:	b002      	add	sp, #8
    776a:	bd10      	pop	{r4, pc}
    776c:	007fffff 	.word	0x007fffff
    7770:	20004490 	.word	0x20004490
    7774:	00007471 	.word	0x00007471

00007778 <sys_clock_elapsed>:
{
    7778:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    777a:	f7ff feb5 	bl	74e8 <z_nrf_rtc_timer_read>
    777e:	4b02      	ldr	r3, [pc, #8]	; (7788 <sys_clock_elapsed+0x10>)
    7780:	681b      	ldr	r3, [r3, #0]
}
    7782:	1ac0      	subs	r0, r0, r3
    7784:	bd08      	pop	{r3, pc}
    7786:	bf00      	nop
    7788:	20004490 	.word	0x20004490

0000778c <nrf_pin_configure>:
 * @param input Pin input buffer connection.
 */
__unused static void nrf_pin_configure(pinctrl_soc_pin_t pin,
				       nrf_gpio_pin_dir_t dir,
				       nrf_gpio_pin_input_t input)
{
    778c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7790:	460c      	mov	r4, r1
    7792:	4691      	mov	r9, r2
	/* force input direction and disconnected buffer for low power */
	if (NRF_GET_LP(pin) == NRF_LP_ENABLE) {
    7794:	f410 5f80 	tst.w	r0, #4096	; 0x1000
    7798:	d002      	beq.n	77a0 <nrf_pin_configure+0x14>
		dir = NRF_GPIO_PIN_DIR_INPUT;
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    779a:	f04f 0901 	mov.w	r9, #1
		dir = NRF_GPIO_PIN_DIR_INPUT;
    779e:	2400      	movs	r4, #0
	}

	nrf_gpio_cfg(NRF_GET_PIN(pin), dir, input, NRF_GET_PULL(pin),
    77a0:	f000 053f 	and.w	r5, r0, #63	; 0x3f
    77a4:	f3c0 1881 	ubfx	r8, r0, #6, #2
		     NRF_GET_DRIVE(pin), NRF_GPIO_PIN_NOSENSE);
    77a8:	f3c0 2703 	ubfx	r7, r0, #8, #4
    uint32_t port = pin_number >> 5;
    77ac:	f3c0 1340 	ubfx	r3, r0, #5, #1
    switch (port)
    77b0:	f010 0f20 	tst.w	r0, #32
    77b4:	d01d      	beq.n	77f2 <nrf_pin_configure+0x66>
    77b6:	b1fb      	cbz	r3, 77f8 <nrf_pin_configure+0x6c>
            mask = P1_FEATURE_PINS_PRESENT;
    77b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    77bc:	f005 021f 	and.w	r2, r5, #31
    return (mask & (1UL << pin_number)) ? true : false;
    77c0:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    77c2:	f013 0f01 	tst.w	r3, #1
    77c6:	d019      	beq.n	77fc <nrf_pin_configure+0x70>
    *p_pin = pin_number & 0x1F;
    77c8:	f005 061f 	and.w	r6, r5, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    77cc:	096d      	lsrs	r5, r5, #5
    77ce:	d023      	beq.n	7818 <nrf_pin_configure+0x8c>
    77d0:	bb2d      	cbnz	r5, 781e <nrf_pin_configure+0x92>
            NRFX_ASSERT(0);
    77d2:	4d19      	ldr	r5, [pc, #100]	; (7838 <nrf_pin_configure+0xac>)
    77d4:	f240 232e 	movw	r3, #558	; 0x22e
    77d8:	462a      	mov	r2, r5
    77da:	4918      	ldr	r1, [pc, #96]	; (783c <nrf_pin_configure+0xb0>)
    77dc:	4818      	ldr	r0, [pc, #96]	; (7840 <nrf_pin_configure+0xb4>)
    77de:	f006 fd74 	bl	e2ca <assert_print>
    77e2:	f240 212e 	movw	r1, #558	; 0x22e
    77e6:	4628      	mov	r0, r5
    77e8:	f006 fd68 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    77ec:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    77f0:	e016      	b.n	7820 <nrf_pin_configure+0x94>
            mask = P0_FEATURE_PINS_PRESENT;
    77f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    77f6:	e7e1      	b.n	77bc <nrf_pin_configure+0x30>
    switch (port)
    77f8:	2300      	movs	r3, #0
    77fa:	e7df      	b.n	77bc <nrf_pin_configure+0x30>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    77fc:	4e0e      	ldr	r6, [pc, #56]	; (7838 <nrf_pin_configure+0xac>)
    77fe:	f240 2329 	movw	r3, #553	; 0x229
    7802:	4632      	mov	r2, r6
    7804:	490f      	ldr	r1, [pc, #60]	; (7844 <nrf_pin_configure+0xb8>)
    7806:	480e      	ldr	r0, [pc, #56]	; (7840 <nrf_pin_configure+0xb4>)
    7808:	f006 fd5f 	bl	e2ca <assert_print>
    780c:	f240 2129 	movw	r1, #553	; 0x229
    7810:	4630      	mov	r0, r6
    7812:	f006 fd53 	bl	e2bc <assert_post_action>
    7816:	e7d7      	b.n	77c8 <nrf_pin_configure+0x3c>
        case 0: return NRF_P0;
    7818:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    781c:	e000      	b.n	7820 <nrf_pin_configure+0x94>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    781e:	4b0a      	ldr	r3, [pc, #40]	; (7848 <nrf_pin_configure+0xbc>)
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    7820:	ea44 0449 	orr.w	r4, r4, r9, lsl #1
           ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos) |
    7824:	ea44 0488 	orr.w	r4, r4, r8, lsl #2
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    7828:	ea44 2407 	orr.w	r4, r4, r7, lsl #8
    reg->PIN_CNF[pin_number] = cnf;
    782c:	f506 76e0 	add.w	r6, r6, #448	; 0x1c0
    7830:	f843 4026 	str.w	r4, [r3, r6, lsl #2]
}
    7834:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    7838:	00011010 	.word	0x00011010
    783c:	00010414 	.word	0x00010414
    7840:	0000fd58 	.word	0x0000fd58
    7844:	00011044 	.word	0x00011044
    7848:	50000300 	.word	0x50000300

0000784c <pinctrl_configure_pins>:

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    784c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7850:	4605      	mov	r5, r0
    7852:	460e      	mov	r6, r1
    7854:	4617      	mov	r7, r2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    7856:	2400      	movs	r4, #0
    7858:	e04e      	b.n	78f8 <pinctrl_configure_pins+0xac>
		switch (NRF_GET_FUN(pins[i])) {
#if defined(NRF_PSEL_UART)
		case NRF_FUN_UART_TX:
			NRF_PSEL_UART(reg, TXD) = NRF_GET_PIN(pins[i]);
    785a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    785e:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
    7862:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    7866:	f003 093f 	and.w	r9, r3, #63	; 0x3f
    uint32_t port = pin_number >> 5;
    786a:	f3c3 1140 	ubfx	r1, r3, #5, #1
    switch (port)
    786e:	f013 0f20 	tst.w	r3, #32
    7872:	d01f      	beq.n	78b4 <pinctrl_configure_pins+0x68>
    7874:	b109      	cbz	r1, 787a <pinctrl_configure_pins+0x2e>
            mask = P1_FEATURE_PINS_PRESENT;
    7876:	f64f 72ff 	movw	r2, #65535	; 0xffff
    pin_number &= 0x1F;
    787a:	f009 031f 	and.w	r3, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    787e:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7880:	f012 0f01 	tst.w	r2, #1
    7884:	d019      	beq.n	78ba <pinctrl_configure_pins+0x6e>
    *p_pin = pin_number & 0x1F;
    7886:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    788a:	ea5f 1359 	movs.w	r3, r9, lsr #5
    788e:	d023      	beq.n	78d8 <pinctrl_configure_pins+0x8c>
    7890:	bb2b      	cbnz	r3, 78de <pinctrl_configure_pins+0x92>
            NRFX_ASSERT(0);
    7892:	f8df 9344 	ldr.w	r9, [pc, #836]	; 7bd8 <pinctrl_configure_pins+0x38c>
    7896:	f240 232e 	movw	r3, #558	; 0x22e
    789a:	464a      	mov	r2, r9
    789c:	49cf      	ldr	r1, [pc, #828]	; (7bdc <pinctrl_configure_pins+0x390>)
    789e:	48d0      	ldr	r0, [pc, #832]	; (7be0 <pinctrl_configure_pins+0x394>)
    78a0:	f006 fd13 	bl	e2ca <assert_print>
    78a4:	f240 212e 	movw	r1, #558	; 0x22e
    78a8:	4648      	mov	r0, r9
    78aa:	f006 fd07 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    78ae:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    78b2:	e015      	b.n	78e0 <pinctrl_configure_pins+0x94>
            mask = P0_FEATURE_PINS_PRESENT;
    78b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    78b8:	e7df      	b.n	787a <pinctrl_configure_pins+0x2e>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    78ba:	f8df a31c 	ldr.w	sl, [pc, #796]	; 7bd8 <pinctrl_configure_pins+0x38c>
    78be:	f240 2329 	movw	r3, #553	; 0x229
    78c2:	4652      	mov	r2, sl
    78c4:	49c7      	ldr	r1, [pc, #796]	; (7be4 <pinctrl_configure_pins+0x398>)
    78c6:	48c6      	ldr	r0, [pc, #792]	; (7be0 <pinctrl_configure_pins+0x394>)
    78c8:	f006 fcff 	bl	e2ca <assert_print>
    78cc:	f240 2129 	movw	r1, #553	; 0x229
    78d0:	4650      	mov	r0, sl
    78d2:	f006 fcf3 	bl	e2bc <assert_post_action>
    78d6:	e7d6      	b.n	7886 <pinctrl_configure_pins+0x3a>
        case 0: return NRF_P0;
    78d8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    78dc:	e000      	b.n	78e0 <pinctrl_configure_pins+0x94>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    78de:	4ac2      	ldr	r2, [pc, #776]	; (7be8 <pinctrl_configure_pins+0x39c>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    78e0:	2101      	movs	r1, #1
    78e2:	fa01 f30a 	lsl.w	r3, r1, sl
    p_reg->OUTSET = set_mask;
    78e6:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    78ea:	460a      	mov	r2, r1
    78ec:	f855 0008 	ldr.w	r0, [r5, r8]
    78f0:	f7ff ff4c 	bl	778c <nrf_pin_configure>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    78f4:	3401      	adds	r4, #1
    78f6:	b2e4      	uxtb	r4, r4
    78f8:	42b4      	cmp	r4, r6
    78fa:	f080 841e 	bcs.w	813a <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x13a>
		switch (NRF_GET_FUN(pins[i])) {
    78fe:	ea4f 0884 	mov.w	r8, r4, lsl #2
    7902:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    7906:	0c1a      	lsrs	r2, r3, #16
    7908:	2a22      	cmp	r2, #34	; 0x22
    790a:	f200 8418 	bhi.w	813e <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x13e>
    790e:	a101      	add	r1, pc, #4	; (adr r1, 7914 <pinctrl_configure_pins+0xc8>)
    7910:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
    7914:	0000785b 	.word	0x0000785b
    7918:	000079a1 	.word	0x000079a1
    791c:	000079b7 	.word	0x000079b7
    7920:	00007a57 	.word	0x00007a57
    7924:	00007a6d 	.word	0x00007a6d
    7928:	00007b0d 	.word	0x00007b0d
    792c:	00007bad 	.word	0x00007bad
    7930:	0000813f 	.word	0x0000813f
    7934:	0000813f 	.word	0x0000813f
    7938:	0000813f 	.word	0x0000813f
    793c:	0000813f 	.word	0x0000813f
    7940:	00007bc3 	.word	0x00007bc3
    7944:	00007bed 	.word	0x00007bed
    7948:	0000813f 	.word	0x0000813f
    794c:	0000813f 	.word	0x0000813f
    7950:	0000813f 	.word	0x0000813f
    7954:	0000813f 	.word	0x0000813f
    7958:	0000813f 	.word	0x0000813f
    795c:	0000813f 	.word	0x0000813f
    7960:	0000813f 	.word	0x0000813f
    7964:	0000813f 	.word	0x0000813f
    7968:	0000813f 	.word	0x0000813f
    796c:	00007c03 	.word	0x00007c03
    7970:	00007d29 	.word	0x00007d29
    7974:	00007e4f 	.word	0x00007e4f
    7978:	00007f8b 	.word	0x00007f8b
    797c:	0000813f 	.word	0x0000813f
    7980:	0000813f 	.word	0x0000813f
    7984:	0000813f 	.word	0x0000813f
    7988:	000080b1 	.word	0x000080b1
    798c:	000080c7 	.word	0x000080c7
    7990:	000080dd 	.word	0x000080dd
    7994:	000080f3 	.word	0x000080f3
    7998:	0000810b 	.word	0x0000810b
    799c:	00008123 	.word	0x00008123
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
		case NRF_FUN_UART_RX:
			NRF_PSEL_UART(reg, RXD) = NRF_GET_PIN(pins[i]);
    79a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    79a4:	f8c7 3514 	str.w	r3, [r7, #1300]	; 0x514
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    79a8:	2200      	movs	r2, #0
    79aa:	4611      	mov	r1, r2
    79ac:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    79b0:	f7ff feec 	bl	778c <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
    79b4:	e79e      	b.n	78f4 <pinctrl_configure_pins+0xa8>
		case NRF_FUN_UART_RTS:
			NRF_PSEL_UART(reg, RTS) = NRF_GET_PIN(pins[i]);
    79b6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    79ba:	f8c7 3508 	str.w	r3, [r7, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
    79be:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    79c2:	f003 093f 	and.w	r9, r3, #63	; 0x3f
    uint32_t port = pin_number >> 5;
    79c6:	f3c3 1240 	ubfx	r2, r3, #5, #1
    switch (port)
    79ca:	f013 0f20 	tst.w	r3, #32
    79ce:	d01f      	beq.n	7a10 <pinctrl_configure_pins+0x1c4>
    79d0:	b30a      	cbz	r2, 7a16 <pinctrl_configure_pins+0x1ca>
            mask = P1_FEATURE_PINS_PRESENT;
    79d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    79d6:	f009 021f 	and.w	r2, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    79da:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    79dc:	f013 0f01 	tst.w	r3, #1
    79e0:	d01b      	beq.n	7a1a <pinctrl_configure_pins+0x1ce>
    *p_pin = pin_number & 0x1F;
    79e2:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    79e6:	ea5f 1359 	movs.w	r3, r9, lsr #5
    79ea:	d025      	beq.n	7a38 <pinctrl_configure_pins+0x1ec>
    79ec:	bb3b      	cbnz	r3, 7a3e <pinctrl_configure_pins+0x1f2>
            NRFX_ASSERT(0);
    79ee:	f8df 91e8 	ldr.w	r9, [pc, #488]	; 7bd8 <pinctrl_configure_pins+0x38c>
    79f2:	f240 232e 	movw	r3, #558	; 0x22e
    79f6:	464a      	mov	r2, r9
    79f8:	4978      	ldr	r1, [pc, #480]	; (7bdc <pinctrl_configure_pins+0x390>)
    79fa:	4879      	ldr	r0, [pc, #484]	; (7be0 <pinctrl_configure_pins+0x394>)
    79fc:	f006 fc65 	bl	e2ca <assert_print>
    7a00:	f240 212e 	movw	r1, #558	; 0x22e
    7a04:	4648      	mov	r0, r9
    7a06:	f006 fc59 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    7a0a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7a0e:	e017      	b.n	7a40 <pinctrl_configure_pins+0x1f4>
            mask = P0_FEATURE_PINS_PRESENT;
    7a10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    7a14:	e7df      	b.n	79d6 <pinctrl_configure_pins+0x18a>
    switch (port)
    7a16:	2300      	movs	r3, #0
    7a18:	e7dd      	b.n	79d6 <pinctrl_configure_pins+0x18a>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7a1a:	f8df a1bc 	ldr.w	sl, [pc, #444]	; 7bd8 <pinctrl_configure_pins+0x38c>
    7a1e:	f240 2329 	movw	r3, #553	; 0x229
    7a22:	4652      	mov	r2, sl
    7a24:	496f      	ldr	r1, [pc, #444]	; (7be4 <pinctrl_configure_pins+0x398>)
    7a26:	486e      	ldr	r0, [pc, #440]	; (7be0 <pinctrl_configure_pins+0x394>)
    7a28:	f006 fc4f 	bl	e2ca <assert_print>
    7a2c:	f240 2129 	movw	r1, #553	; 0x229
    7a30:	4650      	mov	r0, sl
    7a32:	f006 fc43 	bl	e2bc <assert_post_action>
    7a36:	e7d4      	b.n	79e2 <pinctrl_configure_pins+0x196>
        case 0: return NRF_P0;
    7a38:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7a3c:	e000      	b.n	7a40 <pinctrl_configure_pins+0x1f4>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7a3e:	4a6a      	ldr	r2, [pc, #424]	; (7be8 <pinctrl_configure_pins+0x39c>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    7a40:	2101      	movs	r1, #1
    7a42:	fa01 f30a 	lsl.w	r3, r1, sl
    p_reg->OUTSET = set_mask;
    7a46:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    7a4a:	460a      	mov	r2, r1
    7a4c:	f855 0008 	ldr.w	r0, [r5, r8]
    7a50:	f7ff fe9c 	bl	778c <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    7a54:	e74e      	b.n	78f4 <pinctrl_configure_pins+0xa8>
		case NRF_FUN_UART_CTS:
			NRF_PSEL_UART(reg, CTS) = NRF_GET_PIN(pins[i]);
    7a56:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    7a5a:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    7a5e:	2200      	movs	r2, #0
    7a60:	4611      	mov	r1, r2
    7a62:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    7a66:	f7ff fe91 	bl	778c <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
    7a6a:	e743      	b.n	78f4 <pinctrl_configure_pins+0xa8>
#endif /* defined(NRF_PSEL_UART) */
#if defined(NRF_PSEL_SPIM)
		case NRF_FUN_SPIM_SCK:
			NRF_PSEL_SPIM(reg, SCK) = NRF_GET_PIN(pins[i]);
    7a6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    7a70:	f8c7 3508 	str.w	r3, [r7, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    7a74:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    7a78:	f003 093f 	and.w	r9, r3, #63	; 0x3f
    uint32_t port = pin_number >> 5;
    7a7c:	f3c3 1240 	ubfx	r2, r3, #5, #1
    switch (port)
    7a80:	f013 0f20 	tst.w	r3, #32
    7a84:	d01f      	beq.n	7ac6 <pinctrl_configure_pins+0x27a>
    7a86:	b30a      	cbz	r2, 7acc <pinctrl_configure_pins+0x280>
            mask = P1_FEATURE_PINS_PRESENT;
    7a88:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    7a8c:	f009 021f 	and.w	r2, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    7a90:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7a92:	f013 0f01 	tst.w	r3, #1
    7a96:	d01b      	beq.n	7ad0 <pinctrl_configure_pins+0x284>
    *p_pin = pin_number & 0x1F;
    7a98:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7a9c:	ea5f 1359 	movs.w	r3, r9, lsr #5
    7aa0:	d025      	beq.n	7aee <pinctrl_configure_pins+0x2a2>
    7aa2:	bb3b      	cbnz	r3, 7af4 <pinctrl_configure_pins+0x2a8>
            NRFX_ASSERT(0);
    7aa4:	f8df 9130 	ldr.w	r9, [pc, #304]	; 7bd8 <pinctrl_configure_pins+0x38c>
    7aa8:	f240 232e 	movw	r3, #558	; 0x22e
    7aac:	464a      	mov	r2, r9
    7aae:	494b      	ldr	r1, [pc, #300]	; (7bdc <pinctrl_configure_pins+0x390>)
    7ab0:	484b      	ldr	r0, [pc, #300]	; (7be0 <pinctrl_configure_pins+0x394>)
    7ab2:	f006 fc0a 	bl	e2ca <assert_print>
    7ab6:	f240 212e 	movw	r1, #558	; 0x22e
    7aba:	4648      	mov	r0, r9
    7abc:	f006 fbfe 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    7ac0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7ac4:	e017      	b.n	7af6 <pinctrl_configure_pins+0x2aa>
            mask = P0_FEATURE_PINS_PRESENT;
    7ac6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    7aca:	e7df      	b.n	7a8c <pinctrl_configure_pins+0x240>
    switch (port)
    7acc:	2300      	movs	r3, #0
    7ace:	e7dd      	b.n	7a8c <pinctrl_configure_pins+0x240>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7ad0:	f8df a104 	ldr.w	sl, [pc, #260]	; 7bd8 <pinctrl_configure_pins+0x38c>
    7ad4:	f240 2329 	movw	r3, #553	; 0x229
    7ad8:	4652      	mov	r2, sl
    7ada:	4942      	ldr	r1, [pc, #264]	; (7be4 <pinctrl_configure_pins+0x398>)
    7adc:	4840      	ldr	r0, [pc, #256]	; (7be0 <pinctrl_configure_pins+0x394>)
    7ade:	f006 fbf4 	bl	e2ca <assert_print>
    7ae2:	f240 2129 	movw	r1, #553	; 0x229
    7ae6:	4650      	mov	r0, sl
    7ae8:	f006 fbe8 	bl	e2bc <assert_post_action>
    7aec:	e7d4      	b.n	7a98 <pinctrl_configure_pins+0x24c>
        case 0: return NRF_P0;
    7aee:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7af2:	e000      	b.n	7af6 <pinctrl_configure_pins+0x2aa>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7af4:	4a3c      	ldr	r2, [pc, #240]	; (7be8 <pinctrl_configure_pins+0x39c>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    7af6:	2101      	movs	r1, #1
    7af8:	fa01 f30a 	lsl.w	r3, r1, sl
    p_reg->OUTCLR = clr_mask;
    7afc:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    7b00:	2200      	movs	r2, #0
    7b02:	f855 0008 	ldr.w	r0, [r5, r8]
    7b06:	f7ff fe41 	bl	778c <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
    7b0a:	e6f3      	b.n	78f4 <pinctrl_configure_pins+0xa8>
		case NRF_FUN_SPIM_MOSI:
			NRF_PSEL_SPIM(reg, MOSI) = NRF_GET_PIN(pins[i]);
    7b0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    7b10:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    7b14:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    7b18:	f003 093f 	and.w	r9, r3, #63	; 0x3f
    uint32_t port = pin_number >> 5;
    7b1c:	f3c3 1240 	ubfx	r2, r3, #5, #1
    switch (port)
    7b20:	f013 0f20 	tst.w	r3, #32
    7b24:	d01f      	beq.n	7b66 <pinctrl_configure_pins+0x31a>
    7b26:	b30a      	cbz	r2, 7b6c <pinctrl_configure_pins+0x320>
            mask = P1_FEATURE_PINS_PRESENT;
    7b28:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    7b2c:	f009 021f 	and.w	r2, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    7b30:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7b32:	f013 0f01 	tst.w	r3, #1
    7b36:	d01b      	beq.n	7b70 <pinctrl_configure_pins+0x324>
    *p_pin = pin_number & 0x1F;
    7b38:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7b3c:	ea5f 1359 	movs.w	r3, r9, lsr #5
    7b40:	d025      	beq.n	7b8e <pinctrl_configure_pins+0x342>
    7b42:	bb3b      	cbnz	r3, 7b94 <pinctrl_configure_pins+0x348>
            NRFX_ASSERT(0);
    7b44:	f8df 9090 	ldr.w	r9, [pc, #144]	; 7bd8 <pinctrl_configure_pins+0x38c>
    7b48:	f240 232e 	movw	r3, #558	; 0x22e
    7b4c:	464a      	mov	r2, r9
    7b4e:	4923      	ldr	r1, [pc, #140]	; (7bdc <pinctrl_configure_pins+0x390>)
    7b50:	4823      	ldr	r0, [pc, #140]	; (7be0 <pinctrl_configure_pins+0x394>)
    7b52:	f006 fbba 	bl	e2ca <assert_print>
    7b56:	f240 212e 	movw	r1, #558	; 0x22e
    7b5a:	4648      	mov	r0, r9
    7b5c:	f006 fbae 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    7b60:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7b64:	e017      	b.n	7b96 <pinctrl_configure_pins+0x34a>
            mask = P0_FEATURE_PINS_PRESENT;
    7b66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    7b6a:	e7df      	b.n	7b2c <pinctrl_configure_pins+0x2e0>
    switch (port)
    7b6c:	2300      	movs	r3, #0
    7b6e:	e7dd      	b.n	7b2c <pinctrl_configure_pins+0x2e0>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7b70:	f8df a064 	ldr.w	sl, [pc, #100]	; 7bd8 <pinctrl_configure_pins+0x38c>
    7b74:	f240 2329 	movw	r3, #553	; 0x229
    7b78:	4652      	mov	r2, sl
    7b7a:	491a      	ldr	r1, [pc, #104]	; (7be4 <pinctrl_configure_pins+0x398>)
    7b7c:	4818      	ldr	r0, [pc, #96]	; (7be0 <pinctrl_configure_pins+0x394>)
    7b7e:	f006 fba4 	bl	e2ca <assert_print>
    7b82:	f240 2129 	movw	r1, #553	; 0x229
    7b86:	4650      	mov	r0, sl
    7b88:	f006 fb98 	bl	e2bc <assert_post_action>
    7b8c:	e7d4      	b.n	7b38 <pinctrl_configure_pins+0x2ec>
        case 0: return NRF_P0;
    7b8e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7b92:	e000      	b.n	7b96 <pinctrl_configure_pins+0x34a>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7b94:	4a14      	ldr	r2, [pc, #80]	; (7be8 <pinctrl_configure_pins+0x39c>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    7b96:	2101      	movs	r1, #1
    7b98:	fa01 f30a 	lsl.w	r3, r1, sl
    p_reg->OUTCLR = clr_mask;
    7b9c:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    7ba0:	460a      	mov	r2, r1
    7ba2:	f855 0008 	ldr.w	r0, [r5, r8]
    7ba6:	f7ff fdf1 	bl	778c <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    7baa:	e6a3      	b.n	78f4 <pinctrl_configure_pins+0xa8>
		case NRF_FUN_SPIM_MISO:
			NRF_PSEL_SPIM(reg, MISO) = NRF_GET_PIN(pins[i]);
    7bac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    7bb0:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    7bb4:	2200      	movs	r2, #0
    7bb6:	4611      	mov	r1, r2
    7bb8:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    7bbc:	f7ff fde6 	bl	778c <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
    7bc0:	e698      	b.n	78f4 <pinctrl_configure_pins+0xa8>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
#endif /* defined(NRF_PSEL_SPIS) */
#if defined(NRF_PSEL_TWIM)
		case NRF_FUN_TWIM_SCL:
			NRF_PSEL_TWIM(reg, SCL) = NRF_GET_PIN(pins[i]);
    7bc2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    7bc6:	f8c7 3508 	str.w	r3, [r7, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    7bca:	2200      	movs	r2, #0
    7bcc:	4611      	mov	r1, r2
    7bce:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    7bd2:	f7ff fddb 	bl	778c <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
    7bd6:	e68d      	b.n	78f4 <pinctrl_configure_pins+0xa8>
    7bd8:	00011010 	.word	0x00011010
    7bdc:	00010414 	.word	0x00010414
    7be0:	0000fd58 	.word	0x0000fd58
    7be4:	00011044 	.word	0x00011044
    7be8:	50000300 	.word	0x50000300
		case NRF_FUN_TWIM_SDA:
			NRF_PSEL_TWIM(reg, SDA) = NRF_GET_PIN(pins[i]);
    7bec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    7bf0:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    7bf4:	2200      	movs	r2, #0
    7bf6:	4611      	mov	r1, r2
    7bf8:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    7bfc:	f7ff fdc6 	bl	778c <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
    7c00:	e678      	b.n	78f4 <pinctrl_configure_pins+0xa8>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
#endif /* defined(NRF_PSEL_PDM) */
#if defined(NRF_PSEL_PWM)
		case NRF_FUN_PWM_OUT0:
			NRF_PSEL_PWM(reg, OUT[0]) = NRF_GET_PIN(pins[i]);
    7c02:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    7c06:	f8c7 3560 	str.w	r3, [r7, #1376]	; 0x560
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    7c0a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    7c0e:	f003 093f 	and.w	r9, r3, #63	; 0x3f
    7c12:	f3c3 3240 	ubfx	r2, r3, #13, #1
    if (value == 0)
    7c16:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    7c1a:	d144      	bne.n	7ca6 <pinctrl_configure_pins+0x45a>
    switch (port)
    7c1c:	ea5f 1359 	movs.w	r3, r9, lsr #5
    7c20:	d01f      	beq.n	7c62 <pinctrl_configure_pins+0x416>
    7c22:	b10b      	cbz	r3, 7c28 <pinctrl_configure_pins+0x3dc>
            mask = P1_FEATURE_PINS_PRESENT;
    7c24:	f64f 72ff 	movw	r2, #65535	; 0xffff
    pin_number &= 0x1F;
    7c28:	f009 031f 	and.w	r3, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    7c2c:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7c2e:	f012 0f01 	tst.w	r2, #1
    7c32:	d019      	beq.n	7c68 <pinctrl_configure_pins+0x41c>
    *p_pin = pin_number & 0x1F;
    7c34:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7c38:	ea5f 1359 	movs.w	r3, r9, lsr #5
    7c3c:	d023      	beq.n	7c86 <pinctrl_configure_pins+0x43a>
    7c3e:	bb2b      	cbnz	r3, 7c8c <pinctrl_configure_pins+0x440>
            NRFX_ASSERT(0);
    7c40:	f8df 9300 	ldr.w	r9, [pc, #768]	; 7f44 <pinctrl_configure_pins+0x6f8>
    7c44:	f240 232e 	movw	r3, #558	; 0x22e
    7c48:	464a      	mov	r2, r9
    7c4a:	49bf      	ldr	r1, [pc, #764]	; (7f48 <pinctrl_configure_pins+0x6fc>)
    7c4c:	48bf      	ldr	r0, [pc, #764]	; (7f4c <pinctrl_configure_pins+0x700>)
    7c4e:	f006 fb3c 	bl	e2ca <assert_print>
    7c52:	f240 212e 	movw	r1, #558	; 0x22e
    7c56:	4648      	mov	r0, r9
    7c58:	f006 fb30 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    7c5c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7c60:	e015      	b.n	7c8e <pinctrl_configure_pins+0x442>
            mask = P0_FEATURE_PINS_PRESENT;
    7c62:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    7c66:	e7df      	b.n	7c28 <pinctrl_configure_pins+0x3dc>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7c68:	f8df a2d8 	ldr.w	sl, [pc, #728]	; 7f44 <pinctrl_configure_pins+0x6f8>
    7c6c:	f240 2329 	movw	r3, #553	; 0x229
    7c70:	4652      	mov	r2, sl
    7c72:	49b7      	ldr	r1, [pc, #732]	; (7f50 <pinctrl_configure_pins+0x704>)
    7c74:	48b5      	ldr	r0, [pc, #724]	; (7f4c <pinctrl_configure_pins+0x700>)
    7c76:	f006 fb28 	bl	e2ca <assert_print>
    7c7a:	f240 2129 	movw	r1, #553	; 0x229
    7c7e:	4650      	mov	r0, sl
    7c80:	f006 fb1c 	bl	e2bc <assert_post_action>
    7c84:	e7d6      	b.n	7c34 <pinctrl_configure_pins+0x3e8>
        case 0: return NRF_P0;
    7c86:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7c8a:	e000      	b.n	7c8e <pinctrl_configure_pins+0x442>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7c8c:	4ab1      	ldr	r2, [pc, #708]	; (7f54 <pinctrl_configure_pins+0x708>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    7c8e:	2301      	movs	r3, #1
    7c90:	fa03 f30a 	lsl.w	r3, r3, sl
    p_reg->OUTCLR = clr_mask;
    7c94:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    7c98:	2201      	movs	r2, #1
    7c9a:	4611      	mov	r1, r2
    7c9c:	f855 0008 	ldr.w	r0, [r5, r8]
    7ca0:	f7ff fd74 	bl	778c <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    7ca4:	e626      	b.n	78f4 <pinctrl_configure_pins+0xa8>
    switch (port)
    7ca6:	ea5f 1359 	movs.w	r3, r9, lsr #5
    7caa:	d01f      	beq.n	7cec <pinctrl_configure_pins+0x4a0>
    7cac:	b30b      	cbz	r3, 7cf2 <pinctrl_configure_pins+0x4a6>
            mask = P1_FEATURE_PINS_PRESENT;
    7cae:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    7cb2:	f009 021f 	and.w	r2, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    7cb6:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7cb8:	f013 0f01 	tst.w	r3, #1
    7cbc:	d01b      	beq.n	7cf6 <pinctrl_configure_pins+0x4aa>
    *p_pin = pin_number & 0x1F;
    7cbe:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7cc2:	ea5f 1359 	movs.w	r3, r9, lsr #5
    7cc6:	d025      	beq.n	7d14 <pinctrl_configure_pins+0x4c8>
    7cc8:	bb3b      	cbnz	r3, 7d1a <pinctrl_configure_pins+0x4ce>
            NRFX_ASSERT(0);
    7cca:	f8df 9278 	ldr.w	r9, [pc, #632]	; 7f44 <pinctrl_configure_pins+0x6f8>
    7cce:	f240 232e 	movw	r3, #558	; 0x22e
    7cd2:	464a      	mov	r2, r9
    7cd4:	499c      	ldr	r1, [pc, #624]	; (7f48 <pinctrl_configure_pins+0x6fc>)
    7cd6:	489d      	ldr	r0, [pc, #628]	; (7f4c <pinctrl_configure_pins+0x700>)
    7cd8:	f006 faf7 	bl	e2ca <assert_print>
    7cdc:	f240 212e 	movw	r1, #558	; 0x22e
    7ce0:	4648      	mov	r0, r9
    7ce2:	f006 faeb 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    7ce6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7cea:	e017      	b.n	7d1c <pinctrl_configure_pins+0x4d0>
            mask = P0_FEATURE_PINS_PRESENT;
    7cec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    7cf0:	e7df      	b.n	7cb2 <pinctrl_configure_pins+0x466>
    switch (port)
    7cf2:	2300      	movs	r3, #0
    7cf4:	e7dd      	b.n	7cb2 <pinctrl_configure_pins+0x466>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7cf6:	f8df a24c 	ldr.w	sl, [pc, #588]	; 7f44 <pinctrl_configure_pins+0x6f8>
    7cfa:	f240 2329 	movw	r3, #553	; 0x229
    7cfe:	4652      	mov	r2, sl
    7d00:	4993      	ldr	r1, [pc, #588]	; (7f50 <pinctrl_configure_pins+0x704>)
    7d02:	4892      	ldr	r0, [pc, #584]	; (7f4c <pinctrl_configure_pins+0x700>)
    7d04:	f006 fae1 	bl	e2ca <assert_print>
    7d08:	f240 2129 	movw	r1, #553	; 0x229
    7d0c:	4650      	mov	r0, sl
    7d0e:	f006 fad5 	bl	e2bc <assert_post_action>
    7d12:	e7d4      	b.n	7cbe <pinctrl_configure_pins+0x472>
        case 0: return NRF_P0;
    7d14:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7d18:	e000      	b.n	7d1c <pinctrl_configure_pins+0x4d0>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7d1a:	4a8e      	ldr	r2, [pc, #568]	; (7f54 <pinctrl_configure_pins+0x708>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    7d1c:	2301      	movs	r3, #1
    7d1e:	fa03 f30a 	lsl.w	r3, r3, sl
    p_reg->OUTSET = set_mask;
    7d22:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
    7d26:	e7b7      	b.n	7c98 <pinctrl_configure_pins+0x44c>
		case NRF_FUN_PWM_OUT1:
			NRF_PSEL_PWM(reg, OUT[1]) = NRF_GET_PIN(pins[i]);
    7d28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    7d2c:	f8c7 3564 	str.w	r3, [r7, #1380]	; 0x564
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    7d30:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    7d34:	f003 093f 	and.w	r9, r3, #63	; 0x3f
    7d38:	f3c3 3240 	ubfx	r2, r3, #13, #1
    if (value == 0)
    7d3c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    7d40:	d144      	bne.n	7dcc <pinctrl_configure_pins+0x580>
    switch (port)
    7d42:	ea5f 1359 	movs.w	r3, r9, lsr #5
    7d46:	d01f      	beq.n	7d88 <pinctrl_configure_pins+0x53c>
    7d48:	b10b      	cbz	r3, 7d4e <pinctrl_configure_pins+0x502>
            mask = P1_FEATURE_PINS_PRESENT;
    7d4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
    pin_number &= 0x1F;
    7d4e:	f009 031f 	and.w	r3, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    7d52:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7d54:	f012 0f01 	tst.w	r2, #1
    7d58:	d019      	beq.n	7d8e <pinctrl_configure_pins+0x542>
    *p_pin = pin_number & 0x1F;
    7d5a:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7d5e:	ea5f 1359 	movs.w	r3, r9, lsr #5
    7d62:	d023      	beq.n	7dac <pinctrl_configure_pins+0x560>
    7d64:	bb2b      	cbnz	r3, 7db2 <pinctrl_configure_pins+0x566>
            NRFX_ASSERT(0);
    7d66:	f8df 91dc 	ldr.w	r9, [pc, #476]	; 7f44 <pinctrl_configure_pins+0x6f8>
    7d6a:	f240 232e 	movw	r3, #558	; 0x22e
    7d6e:	464a      	mov	r2, r9
    7d70:	4975      	ldr	r1, [pc, #468]	; (7f48 <pinctrl_configure_pins+0x6fc>)
    7d72:	4876      	ldr	r0, [pc, #472]	; (7f4c <pinctrl_configure_pins+0x700>)
    7d74:	f006 faa9 	bl	e2ca <assert_print>
    7d78:	f240 212e 	movw	r1, #558	; 0x22e
    7d7c:	4648      	mov	r0, r9
    7d7e:	f006 fa9d 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    7d82:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7d86:	e015      	b.n	7db4 <pinctrl_configure_pins+0x568>
            mask = P0_FEATURE_PINS_PRESENT;
    7d88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    7d8c:	e7df      	b.n	7d4e <pinctrl_configure_pins+0x502>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7d8e:	f8df a1b4 	ldr.w	sl, [pc, #436]	; 7f44 <pinctrl_configure_pins+0x6f8>
    7d92:	f240 2329 	movw	r3, #553	; 0x229
    7d96:	4652      	mov	r2, sl
    7d98:	496d      	ldr	r1, [pc, #436]	; (7f50 <pinctrl_configure_pins+0x704>)
    7d9a:	486c      	ldr	r0, [pc, #432]	; (7f4c <pinctrl_configure_pins+0x700>)
    7d9c:	f006 fa95 	bl	e2ca <assert_print>
    7da0:	f240 2129 	movw	r1, #553	; 0x229
    7da4:	4650      	mov	r0, sl
    7da6:	f006 fa89 	bl	e2bc <assert_post_action>
    7daa:	e7d6      	b.n	7d5a <pinctrl_configure_pins+0x50e>
        case 0: return NRF_P0;
    7dac:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7db0:	e000      	b.n	7db4 <pinctrl_configure_pins+0x568>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7db2:	4a68      	ldr	r2, [pc, #416]	; (7f54 <pinctrl_configure_pins+0x708>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    7db4:	2301      	movs	r3, #1
    7db6:	fa03 f30a 	lsl.w	r3, r3, sl
    p_reg->OUTCLR = clr_mask;
    7dba:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    7dbe:	2201      	movs	r2, #1
    7dc0:	4611      	mov	r1, r2
    7dc2:	f855 0008 	ldr.w	r0, [r5, r8]
    7dc6:	f7ff fce1 	bl	778c <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    7dca:	e593      	b.n	78f4 <pinctrl_configure_pins+0xa8>
    switch (port)
    7dcc:	ea5f 1359 	movs.w	r3, r9, lsr #5
    7dd0:	d01f      	beq.n	7e12 <pinctrl_configure_pins+0x5c6>
    7dd2:	b30b      	cbz	r3, 7e18 <pinctrl_configure_pins+0x5cc>
            mask = P1_FEATURE_PINS_PRESENT;
    7dd4:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    7dd8:	f009 021f 	and.w	r2, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    7ddc:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7dde:	f013 0f01 	tst.w	r3, #1
    7de2:	d01b      	beq.n	7e1c <pinctrl_configure_pins+0x5d0>
    *p_pin = pin_number & 0x1F;
    7de4:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7de8:	ea5f 1359 	movs.w	r3, r9, lsr #5
    7dec:	d025      	beq.n	7e3a <pinctrl_configure_pins+0x5ee>
    7dee:	bb3b      	cbnz	r3, 7e40 <pinctrl_configure_pins+0x5f4>
            NRFX_ASSERT(0);
    7df0:	f8df 9150 	ldr.w	r9, [pc, #336]	; 7f44 <pinctrl_configure_pins+0x6f8>
    7df4:	f240 232e 	movw	r3, #558	; 0x22e
    7df8:	464a      	mov	r2, r9
    7dfa:	4953      	ldr	r1, [pc, #332]	; (7f48 <pinctrl_configure_pins+0x6fc>)
    7dfc:	4853      	ldr	r0, [pc, #332]	; (7f4c <pinctrl_configure_pins+0x700>)
    7dfe:	f006 fa64 	bl	e2ca <assert_print>
    7e02:	f240 212e 	movw	r1, #558	; 0x22e
    7e06:	4648      	mov	r0, r9
    7e08:	f006 fa58 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    7e0c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7e10:	e017      	b.n	7e42 <pinctrl_configure_pins+0x5f6>
            mask = P0_FEATURE_PINS_PRESENT;
    7e12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    7e16:	e7df      	b.n	7dd8 <pinctrl_configure_pins+0x58c>
    switch (port)
    7e18:	2300      	movs	r3, #0
    7e1a:	e7dd      	b.n	7dd8 <pinctrl_configure_pins+0x58c>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7e1c:	f8df a124 	ldr.w	sl, [pc, #292]	; 7f44 <pinctrl_configure_pins+0x6f8>
    7e20:	f240 2329 	movw	r3, #553	; 0x229
    7e24:	4652      	mov	r2, sl
    7e26:	494a      	ldr	r1, [pc, #296]	; (7f50 <pinctrl_configure_pins+0x704>)
    7e28:	4848      	ldr	r0, [pc, #288]	; (7f4c <pinctrl_configure_pins+0x700>)
    7e2a:	f006 fa4e 	bl	e2ca <assert_print>
    7e2e:	f240 2129 	movw	r1, #553	; 0x229
    7e32:	4650      	mov	r0, sl
    7e34:	f006 fa42 	bl	e2bc <assert_post_action>
    7e38:	e7d4      	b.n	7de4 <pinctrl_configure_pins+0x598>
        case 0: return NRF_P0;
    7e3a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7e3e:	e000      	b.n	7e42 <pinctrl_configure_pins+0x5f6>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7e40:	4a44      	ldr	r2, [pc, #272]	; (7f54 <pinctrl_configure_pins+0x708>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    7e42:	2301      	movs	r3, #1
    7e44:	fa03 f30a 	lsl.w	r3, r3, sl
    p_reg->OUTSET = set_mask;
    7e48:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
    7e4c:	e7b7      	b.n	7dbe <pinctrl_configure_pins+0x572>
		case NRF_FUN_PWM_OUT2:
			NRF_PSEL_PWM(reg, OUT[2]) = NRF_GET_PIN(pins[i]);
    7e4e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    7e52:	f8c7 3568 	str.w	r3, [r7, #1384]	; 0x568
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    7e56:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    7e5a:	f003 093f 	and.w	r9, r3, #63	; 0x3f
    7e5e:	f3c3 3240 	ubfx	r2, r3, #13, #1
    if (value == 0)
    7e62:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    7e66:	d144      	bne.n	7ef2 <pinctrl_configure_pins+0x6a6>
    switch (port)
    7e68:	ea5f 1359 	movs.w	r3, r9, lsr #5
    7e6c:	d01f      	beq.n	7eae <pinctrl_configure_pins+0x662>
    7e6e:	b10b      	cbz	r3, 7e74 <pinctrl_configure_pins+0x628>
            mask = P1_FEATURE_PINS_PRESENT;
    7e70:	f64f 72ff 	movw	r2, #65535	; 0xffff
    pin_number &= 0x1F;
    7e74:	f009 031f 	and.w	r3, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    7e78:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7e7a:	f012 0f01 	tst.w	r2, #1
    7e7e:	d019      	beq.n	7eb4 <pinctrl_configure_pins+0x668>
    *p_pin = pin_number & 0x1F;
    7e80:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7e84:	ea5f 1359 	movs.w	r3, r9, lsr #5
    7e88:	d023      	beq.n	7ed2 <pinctrl_configure_pins+0x686>
    7e8a:	bb2b      	cbnz	r3, 7ed8 <pinctrl_configure_pins+0x68c>
            NRFX_ASSERT(0);
    7e8c:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 7f44 <pinctrl_configure_pins+0x6f8>
    7e90:	f240 232e 	movw	r3, #558	; 0x22e
    7e94:	464a      	mov	r2, r9
    7e96:	492c      	ldr	r1, [pc, #176]	; (7f48 <pinctrl_configure_pins+0x6fc>)
    7e98:	482c      	ldr	r0, [pc, #176]	; (7f4c <pinctrl_configure_pins+0x700>)
    7e9a:	f006 fa16 	bl	e2ca <assert_print>
    7e9e:	f240 212e 	movw	r1, #558	; 0x22e
    7ea2:	4648      	mov	r0, r9
    7ea4:	f006 fa0a 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    7ea8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7eac:	e015      	b.n	7eda <pinctrl_configure_pins+0x68e>
            mask = P0_FEATURE_PINS_PRESENT;
    7eae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    7eb2:	e7df      	b.n	7e74 <pinctrl_configure_pins+0x628>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7eb4:	f8df a08c 	ldr.w	sl, [pc, #140]	; 7f44 <pinctrl_configure_pins+0x6f8>
    7eb8:	f240 2329 	movw	r3, #553	; 0x229
    7ebc:	4652      	mov	r2, sl
    7ebe:	4924      	ldr	r1, [pc, #144]	; (7f50 <pinctrl_configure_pins+0x704>)
    7ec0:	4822      	ldr	r0, [pc, #136]	; (7f4c <pinctrl_configure_pins+0x700>)
    7ec2:	f006 fa02 	bl	e2ca <assert_print>
    7ec6:	f240 2129 	movw	r1, #553	; 0x229
    7eca:	4650      	mov	r0, sl
    7ecc:	f006 f9f6 	bl	e2bc <assert_post_action>
    7ed0:	e7d6      	b.n	7e80 <pinctrl_configure_pins+0x634>
        case 0: return NRF_P0;
    7ed2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7ed6:	e000      	b.n	7eda <pinctrl_configure_pins+0x68e>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7ed8:	4a1e      	ldr	r2, [pc, #120]	; (7f54 <pinctrl_configure_pins+0x708>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    7eda:	2301      	movs	r3, #1
    7edc:	fa03 f30a 	lsl.w	r3, r3, sl
    p_reg->OUTCLR = clr_mask;
    7ee0:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    7ee4:	2201      	movs	r2, #1
    7ee6:	4611      	mov	r1, r2
    7ee8:	f855 0008 	ldr.w	r0, [r5, r8]
    7eec:	f7ff fc4e 	bl	778c <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    7ef0:	e500      	b.n	78f4 <pinctrl_configure_pins+0xa8>
    switch (port)
    7ef2:	ea5f 1359 	movs.w	r3, r9, lsr #5
    7ef6:	d01f      	beq.n	7f38 <pinctrl_configure_pins+0x6ec>
    7ef8:	b30b      	cbz	r3, 7f3e <pinctrl_configure_pins+0x6f2>
            mask = P1_FEATURE_PINS_PRESENT;
    7efa:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    7efe:	f009 021f 	and.w	r2, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    7f02:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7f04:	f013 0f01 	tst.w	r3, #1
    7f08:	d026      	beq.n	7f58 <pinctrl_configure_pins+0x70c>
    *p_pin = pin_number & 0x1F;
    7f0a:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7f0e:	ea5f 1359 	movs.w	r3, r9, lsr #5
    7f12:	d030      	beq.n	7f76 <pinctrl_configure_pins+0x72a>
    7f14:	bb93      	cbnz	r3, 7f7c <pinctrl_configure_pins+0x730>
            NRFX_ASSERT(0);
    7f16:	f8df 902c 	ldr.w	r9, [pc, #44]	; 7f44 <pinctrl_configure_pins+0x6f8>
    7f1a:	f240 232e 	movw	r3, #558	; 0x22e
    7f1e:	464a      	mov	r2, r9
    7f20:	4909      	ldr	r1, [pc, #36]	; (7f48 <pinctrl_configure_pins+0x6fc>)
    7f22:	480a      	ldr	r0, [pc, #40]	; (7f4c <pinctrl_configure_pins+0x700>)
    7f24:	f006 f9d1 	bl	e2ca <assert_print>
    7f28:	f240 212e 	movw	r1, #558	; 0x22e
    7f2c:	4648      	mov	r0, r9
    7f2e:	f006 f9c5 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    7f32:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7f36:	e022      	b.n	7f7e <pinctrl_configure_pins+0x732>
            mask = P0_FEATURE_PINS_PRESENT;
    7f38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    7f3c:	e7df      	b.n	7efe <pinctrl_configure_pins+0x6b2>
    switch (port)
    7f3e:	2300      	movs	r3, #0
    7f40:	e7dd      	b.n	7efe <pinctrl_configure_pins+0x6b2>
    7f42:	bf00      	nop
    7f44:	00011010 	.word	0x00011010
    7f48:	00010414 	.word	0x00010414
    7f4c:	0000fd58 	.word	0x0000fd58
    7f50:	00011044 	.word	0x00011044
    7f54:	50000300 	.word	0x50000300
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7f58:	f8df a1ec 	ldr.w	sl, [pc, #492]	; 8148 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x148>
    7f5c:	f240 2329 	movw	r3, #553	; 0x229
    7f60:	4652      	mov	r2, sl
    7f62:	497a      	ldr	r1, [pc, #488]	; (814c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x14c>)
    7f64:	487a      	ldr	r0, [pc, #488]	; (8150 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x150>)
    7f66:	f006 f9b0 	bl	e2ca <assert_print>
    7f6a:	f240 2129 	movw	r1, #553	; 0x229
    7f6e:	4650      	mov	r0, sl
    7f70:	f006 f9a4 	bl	e2bc <assert_post_action>
    7f74:	e7c9      	b.n	7f0a <pinctrl_configure_pins+0x6be>
        case 0: return NRF_P0;
    7f76:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7f7a:	e000      	b.n	7f7e <pinctrl_configure_pins+0x732>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7f7c:	4a75      	ldr	r2, [pc, #468]	; (8154 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x154>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    7f7e:	2301      	movs	r3, #1
    7f80:	fa03 f30a 	lsl.w	r3, r3, sl
    p_reg->OUTSET = set_mask;
    7f84:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
    7f88:	e7ac      	b.n	7ee4 <pinctrl_configure_pins+0x698>
		case NRF_FUN_PWM_OUT3:
			NRF_PSEL_PWM(reg, OUT[3]) = NRF_GET_PIN(pins[i]);
    7f8a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    7f8e:	f8c7 356c 	str.w	r3, [r7, #1388]	; 0x56c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    7f92:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    7f96:	f003 093f 	and.w	r9, r3, #63	; 0x3f
    7f9a:	f3c3 3240 	ubfx	r2, r3, #13, #1
    if (value == 0)
    7f9e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    7fa2:	d144      	bne.n	802e <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x2e>
    switch (port)
    7fa4:	ea5f 1359 	movs.w	r3, r9, lsr #5
    7fa8:	d01f      	beq.n	7fea <pinctrl_configure_pins+0x79e>
    7faa:	b10b      	cbz	r3, 7fb0 <pinctrl_configure_pins+0x764>
            mask = P1_FEATURE_PINS_PRESENT;
    7fac:	f64f 72ff 	movw	r2, #65535	; 0xffff
    pin_number &= 0x1F;
    7fb0:	f009 031f 	and.w	r3, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    7fb4:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7fb6:	f012 0f01 	tst.w	r2, #1
    7fba:	d019      	beq.n	7ff0 <pinctrl_configure_pins+0x7a4>
    *p_pin = pin_number & 0x1F;
    7fbc:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7fc0:	ea5f 1359 	movs.w	r3, r9, lsr #5
    7fc4:	d023      	beq.n	800e <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xe>
    7fc6:	bb2b      	cbnz	r3, 8014 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x14>
            NRFX_ASSERT(0);
    7fc8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8148 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x148>
    7fcc:	f240 232e 	movw	r3, #558	; 0x22e
    7fd0:	464a      	mov	r2, r9
    7fd2:	4961      	ldr	r1, [pc, #388]	; (8158 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x158>)
    7fd4:	485e      	ldr	r0, [pc, #376]	; (8150 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x150>)
    7fd6:	f006 f978 	bl	e2ca <assert_print>
    7fda:	f240 212e 	movw	r1, #558	; 0x22e
    7fde:	4648      	mov	r0, r9
    7fe0:	f006 f96c 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    7fe4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7fe8:	e015      	b.n	8016 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x16>
            mask = P0_FEATURE_PINS_PRESENT;
    7fea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    7fee:	e7df      	b.n	7fb0 <pinctrl_configure_pins+0x764>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7ff0:	f8df a154 	ldr.w	sl, [pc, #340]	; 8148 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x148>
    7ff4:	f240 2329 	movw	r3, #553	; 0x229
    7ff8:	4652      	mov	r2, sl
    7ffa:	4954      	ldr	r1, [pc, #336]	; (814c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x14c>)
    7ffc:	4854      	ldr	r0, [pc, #336]	; (8150 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x150>)
    7ffe:	f006 f964 	bl	e2ca <assert_print>
    8002:	f240 2129 	movw	r1, #553	; 0x229
    8006:	4650      	mov	r0, sl
    8008:	f006 f958 	bl	e2bc <assert_post_action>
    800c:	e7d6      	b.n	7fbc <pinctrl_configure_pins+0x770>
        case 0: return NRF_P0;
    800e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    8012:	e000      	b.n	8016 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x16>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8014:	4a4f      	ldr	r2, [pc, #316]	; (8154 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x154>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    8016:	2301      	movs	r3, #1
    8018:	fa03 f30a 	lsl.w	r3, r3, sl
    p_reg->OUTCLR = clr_mask;
    801c:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    8020:	2201      	movs	r2, #1
    8022:	4611      	mov	r1, r2
    8024:	f855 0008 	ldr.w	r0, [r5, r8]
    8028:	f7ff fbb0 	bl	778c <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    802c:	e462      	b.n	78f4 <pinctrl_configure_pins+0xa8>
    switch (port)
    802e:	ea5f 1359 	movs.w	r3, r9, lsr #5
    8032:	d01f      	beq.n	8074 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x74>
    8034:	b30b      	cbz	r3, 807a <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x7a>
            mask = P1_FEATURE_PINS_PRESENT;
    8036:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    803a:	f009 021f 	and.w	r2, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    803e:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8040:	f013 0f01 	tst.w	r3, #1
    8044:	d01b      	beq.n	807e <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x7e>
    *p_pin = pin_number & 0x1F;
    8046:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    804a:	ea5f 1359 	movs.w	r3, r9, lsr #5
    804e:	d025      	beq.n	809c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x9c>
    8050:	bb3b      	cbnz	r3, 80a2 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xa2>
            NRFX_ASSERT(0);
    8052:	f8df 90f4 	ldr.w	r9, [pc, #244]	; 8148 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x148>
    8056:	f240 232e 	movw	r3, #558	; 0x22e
    805a:	464a      	mov	r2, r9
    805c:	493e      	ldr	r1, [pc, #248]	; (8158 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x158>)
    805e:	483c      	ldr	r0, [pc, #240]	; (8150 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x150>)
    8060:	f006 f933 	bl	e2ca <assert_print>
    8064:	f240 212e 	movw	r1, #558	; 0x22e
    8068:	4648      	mov	r0, r9
    806a:	f006 f927 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    806e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    8072:	e017      	b.n	80a4 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xa4>
            mask = P0_FEATURE_PINS_PRESENT;
    8074:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    8078:	e7df      	b.n	803a <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x3a>
    switch (port)
    807a:	2300      	movs	r3, #0
    807c:	e7dd      	b.n	803a <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x3a>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    807e:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8148 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x148>
    8082:	f240 2329 	movw	r3, #553	; 0x229
    8086:	4652      	mov	r2, sl
    8088:	4930      	ldr	r1, [pc, #192]	; (814c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x14c>)
    808a:	4831      	ldr	r0, [pc, #196]	; (8150 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x150>)
    808c:	f006 f91d 	bl	e2ca <assert_print>
    8090:	f240 2129 	movw	r1, #553	; 0x229
    8094:	4650      	mov	r0, sl
    8096:	f006 f911 	bl	e2bc <assert_post_action>
    809a:	e7d4      	b.n	8046 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x46>
        case 0: return NRF_P0;
    809c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    80a0:	e000      	b.n	80a4 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xa4>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    80a2:	4a2c      	ldr	r2, [pc, #176]	; (8154 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x154>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    80a4:	2301      	movs	r3, #1
    80a6:	fa03 f30a 	lsl.w	r3, r3, sl
    p_reg->OUTSET = set_mask;
    80aa:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
    80ae:	e7b7      	b.n	8020 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x20>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
#endif /* defined(NRF_PSEL_QDEC) */
#if defined(NRF_PSEL_QSPI)
		case NRF_FUN_QSPI_SCK:
			NRF_PSEL_QSPI(reg, SCK) = NRF_GET_PIN(pins[i]);
    80b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    80b4:	f8c7 3524 	str.w	r3, [r7, #1316]	; 0x524
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    80b8:	2201      	movs	r2, #1
    80ba:	2100      	movs	r1, #0
    80bc:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    80c0:	f7ff fb64 	bl	778c <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    80c4:	e416      	b.n	78f4 <pinctrl_configure_pins+0xa8>
		case NRF_FUN_QSPI_CSN:
			NRF_PSEL_QSPI(reg, CSN) = NRF_GET_PIN(pins[i]);
    80c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    80ca:	f8c7 3528 	str.w	r3, [r7, #1320]	; 0x528
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    80ce:	2201      	movs	r2, #1
    80d0:	2100      	movs	r1, #0
    80d2:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    80d6:	f7ff fb59 	bl	778c <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    80da:	e40b      	b.n	78f4 <pinctrl_configure_pins+0xa8>
		case NRF_FUN_QSPI_IO0:
			NRF_PSEL_QSPI(reg, IO0) = NRF_GET_PIN(pins[i]);
    80dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    80e0:	f8c7 3530 	str.w	r3, [r7, #1328]	; 0x530
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    80e4:	2201      	movs	r2, #1
    80e6:	2100      	movs	r1, #0
    80e8:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    80ec:	f7ff fb4e 	bl	778c <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    80f0:	e400      	b.n	78f4 <pinctrl_configure_pins+0xa8>
		case NRF_FUN_QSPI_IO1:
			NRF_PSEL_QSPI(reg, IO1) = NRF_GET_PIN(pins[i]);
    80f2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    80f6:	f8c7 3534 	str.w	r3, [r7, #1332]	; 0x534
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    80fa:	2201      	movs	r2, #1
    80fc:	2100      	movs	r1, #0
    80fe:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    8102:	f7ff fb43 	bl	778c <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    8106:	f7ff bbf5 	b.w	78f4 <pinctrl_configure_pins+0xa8>
		case NRF_FUN_QSPI_IO2:
			NRF_PSEL_QSPI(reg, IO2) = NRF_GET_PIN(pins[i]);
    810a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    810e:	f8c7 3538 	str.w	r3, [r7, #1336]	; 0x538
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    8112:	2201      	movs	r2, #1
    8114:	2100      	movs	r1, #0
    8116:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    811a:	f7ff fb37 	bl	778c <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    811e:	f7ff bbe9 	b.w	78f4 <pinctrl_configure_pins+0xa8>
		case NRF_FUN_QSPI_IO3:
			NRF_PSEL_QSPI(reg, IO3) = NRF_GET_PIN(pins[i]);
    8122:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    8126:	f8c7 353c 	str.w	r3, [r7, #1340]	; 0x53c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    812a:	2201      	movs	r2, #1
    812c:	2100      	movs	r1, #0
    812e:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    8132:	f7ff fb2b 	bl	778c <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    8136:	f7ff bbdd 	b.w	78f4 <pinctrl_configure_pins+0xa8>
		default:
			return -ENOTSUP;
		}
	}

	return 0;
    813a:	2000      	movs	r0, #0
    813c:	e001      	b.n	8142 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x142>
		switch (NRF_GET_FUN(pins[i])) {
    813e:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    8142:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8146:	bf00      	nop
    8148:	00011010 	.word	0x00011010
    814c:	00011044 	.word	0x00011044
    8150:	0000fd58 	.word	0x0000fd58
    8154:	50000300 	.word	0x50000300
    8158:	00010414 	.word	0x00010414

0000815c <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    815c:	b510      	push	{r4, lr}
    815e:	b084      	sub	sp, #16
		(void) arch_syscall_invoke0(K_SYSCALL_LOG_PANIC);
		return;
	}
#endif
	compiler_barrier();
	z_impl_log_panic();
    8160:	f7fc fc0a 	bl	4978 <z_impl_log_panic>
	defined(CONFIG_SPM_SERVICE_NS_HANDLER_FROM_SPM_FAULT)
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
    8164:	4b06      	ldr	r3, [pc, #24]	; (8180 <k_sys_fatal_error_handler+0x24>)
    8166:	9302      	str	r3, [sp, #8]
    8168:	2400      	movs	r4, #0
    816a:	9401      	str	r4, [sp, #4]
    816c:	9400      	str	r4, [sp, #0]
    816e:	4623      	mov	r3, r4
    8170:	2201      	movs	r2, #1
    8172:	4904      	ldr	r1, [pc, #16]	; (8184 <k_sys_fatal_error_handler+0x28>)
    8174:	4620      	mov	r0, r4
    8176:	f006 fdca 	bl	ed0e <z_log_msg2_runtime_create>
		sys_arch_reboot(0);
    817a:	4620      	mov	r0, r4
    817c:	f7fe fb1e 	bl	67bc <sys_arch_reboot>
		for (;;) {
			/* Spin endlessly */
		}
	}

	CODE_UNREACHABLE;
    8180:	00011170 	.word	0x00011170
    8184:	0000f980 	.word	0x0000f980

00008188 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    8188:	4b02      	ldr	r3, [pc, #8]	; (8194 <nvmc_wait+0xc>)
    818a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    818e:	2b00      	cmp	r3, #0
    8190:	d0fa      	beq.n	8188 <nvmc_wait>
}
    8192:	4770      	bx	lr
    8194:	4001e000 	.word	0x4001e000

00008198 <nvmc_config>:

/*  Configure the NVMC to "mode".
    Mode must be an enumerator of field NVMC_CONFIG_WEN */
void nvmc_config(uint32_t mode)
{
    8198:	b508      	push	{r3, lr}
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    819a:	4b03      	ldr	r3, [pc, #12]	; (81a8 <nvmc_config+0x10>)
    819c:	f8c3 0504 	str.w	r0, [r3, #1284]	; 0x504
    nvmc_wait();
    81a0:	f7ff fff2 	bl	8188 <nvmc_wait>
}
    81a4:	bd08      	pop	{r3, pc}
    81a6:	bf00      	nop
    81a8:	4001e000 	.word	0x4001e000

000081ac <SystemCoreClockUpdate>:

void SystemCoreClockUpdate(void)
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    81ac:	4b01      	ldr	r3, [pc, #4]	; (81b4 <SystemCoreClockUpdate+0x8>)
    81ae:	4a02      	ldr	r2, [pc, #8]	; (81b8 <SystemCoreClockUpdate+0xc>)
    81b0:	601a      	str	r2, [r3, #0]
}
    81b2:	4770      	bx	lr
    81b4:	2000405c 	.word	0x2000405c
    81b8:	03d09000 	.word	0x03d09000

000081bc <SystemInit>:

void SystemInit(void)
{
    81bc:	b538      	push	{r3, r4, r5, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    81be:	f006 fdc3 	bl	ed48 <nrf52_errata_36>
    81c2:	b140      	cbz	r0, 81d6 <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    81c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    81c8:	2200      	movs	r2, #0
    81ca:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    81ce:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    81d2:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    81d6:	f006 fdc1 	bl	ed5c <nrf52_errata_66>
    81da:	2800      	cmp	r0, #0
    81dc:	d046      	beq.n	826c <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    81de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    81e2:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    81e6:	4b59      	ldr	r3, [pc, #356]	; (834c <SystemInit+0x190>)
    81e8:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    81ec:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    81f0:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    81f4:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    81f8:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    81fc:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    8200:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    8204:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    8208:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    820c:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    8210:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    8214:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    8218:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    821c:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    8220:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    8224:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    8228:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    822c:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    8230:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    8234:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    8238:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    823c:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    8240:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    8244:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    8248:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    824c:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    8250:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    8254:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    8258:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    825c:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    8260:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    8264:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    8268:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    826c:	f006 fd80 	bl	ed70 <nrf52_errata_98>
    8270:	b118      	cbz	r0, 827a <SystemInit+0xbe>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    8272:	4b37      	ldr	r3, [pc, #220]	; (8350 <SystemInit+0x194>)
    8274:	4a37      	ldr	r2, [pc, #220]	; (8354 <SystemInit+0x198>)
    8276:	f8c3 268c 	str.w	r2, [r3, #1676]	; 0x68c
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    827a:	f006 fd8c 	bl	ed96 <nrf52_errata_103>
    827e:	b118      	cbz	r0, 8288 <SystemInit+0xcc>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    8280:	4b35      	ldr	r3, [pc, #212]	; (8358 <SystemInit+0x19c>)
    8282:	22fb      	movs	r2, #251	; 0xfb
    8284:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    8288:	f006 fd98 	bl	edbc <nrf52_errata_115>
    828c:	b170      	cbz	r0, 82ac <SystemInit+0xf0>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    828e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    8292:	f8d1 3ee4 	ldr.w	r3, [r1, #3812]	; 0xee4
    8296:	f023 030f 	bic.w	r3, r3, #15
    829a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    829e:	f8d2 2258 	ldr.w	r2, [r2, #600]	; 0x258
    82a2:	f002 020f 	and.w	r2, r2, #15
    82a6:	4313      	orrs	r3, r2
    82a8:	f8c1 3ee4 	str.w	r3, [r1, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    82ac:	f006 fd99 	bl	ede2 <nrf52_errata_120>
    82b0:	b120      	cbz	r0, 82bc <SystemInit+0x100>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    82b2:	4b2a      	ldr	r3, [pc, #168]	; (835c <SystemInit+0x1a0>)
    82b4:	f44f 7200 	mov.w	r2, #512	; 0x200
    82b8:	f8c3 2640 	str.w	r2, [r3, #1600]	; 0x640
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    82bc:	f006 fda4 	bl	ee08 <nrf52_errata_136>
    82c0:	b160      	cbz	r0, 82dc <SystemInit+0x120>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    82c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    82c6:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    82ca:	f013 0f01 	tst.w	r3, #1
    82ce:	d005      	beq.n	82dc <SystemInit+0x120>
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    82d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    82d4:	f06f 0201 	mvn.w	r2, #1
    82d8:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    82dc:	f006 fd9e 	bl	ee1c <nrf52_configuration_249>
    82e0:	b138      	cbz	r0, 82f2 <SystemInit+0x136>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    82e2:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    82e6:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    82ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    82ee:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    82f2:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    82f6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    82fa:	2b00      	cmp	r3, #0
    82fc:	db08      	blt.n	8310 <SystemInit+0x154>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    82fe:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    8302:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    8306:	2b00      	cmp	r3, #0
    8308:	db02      	blt.n	8310 <SystemInit+0x154>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
    830a:	f7ff ff4f 	bl	81ac <SystemCoreClockUpdate>
}
    830e:	bd38      	pop	{r3, r4, r5, pc}
            nvmc_config(NVMC_CONFIG_WEN_Wen);
    8310:	2001      	movs	r0, #1
    8312:	f7ff ff41 	bl	8198 <nvmc_config>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    8316:	f04f 2410 	mov.w	r4, #268439552	; 0x10001000
    831a:	2512      	movs	r5, #18
    831c:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
            nvmc_wait();
    8320:	f7ff ff32 	bl	8188 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    8324:	f8c4 5204 	str.w	r5, [r4, #516]	; 0x204
            nvmc_wait();
    8328:	f7ff ff2e 	bl	8188 <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
    832c:	2000      	movs	r0, #0
    832e:	f7ff ff33 	bl	8198 <nvmc_config>
  __ASM volatile ("dsb 0xF":::"memory");
    8332:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    8336:	490a      	ldr	r1, [pc, #40]	; (8360 <SystemInit+0x1a4>)
    8338:	68ca      	ldr	r2, [r1, #12]
    833a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    833e:	4b09      	ldr	r3, [pc, #36]	; (8364 <SystemInit+0x1a8>)
    8340:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    8342:	60cb      	str	r3, [r1, #12]
    8344:	f3bf 8f4f 	dsb	sy
    __NOP();
    8348:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    834a:	e7fd      	b.n	8348 <SystemInit+0x18c>
    834c:	4000c000 	.word	0x4000c000
    8350:	40005000 	.word	0x40005000
    8354:	00038148 	.word	0x00038148
    8358:	4000f000 	.word	0x4000f000
    835c:	40029000 	.word	0x40029000
    8360:	e000ed00 	.word	0xe000ed00
    8364:	05fa0004 	.word	0x05fa0004

00008368 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    8368:	b510      	push	{r4, lr}
    int8_t idx;
    uint32_t new_mask, prev_mask;

    do {
        prev_mask = *p_mask;
    836a:	6804      	ldr	r4, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    836c:	fab4 f384 	clz	r3, r4
    8370:	f1c3 031f 	rsb	r3, r3, #31
    8374:	fa5f fc83 	uxtb.w	ip, r3
        if (idx < 0) {
    8378:	2b00      	cmp	r3, #0
    837a:	db16      	blt.n	83aa <nrfx_flag32_alloc+0x42>
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    837c:	2201      	movs	r2, #1
    837e:	fa02 f303 	lsl.w	r3, r2, r3
    8382:	ea24 0303 	bic.w	r3, r4, r3
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    8386:	f3bf 8f5b 	dmb	ish
    838a:	e850 2f00 	ldrex	r2, [r0]
    838e:	42a2      	cmp	r2, r4
    8390:	d104      	bne.n	839c <nrfx_flag32_alloc+0x34>
    8392:	e840 3e00 	strex	lr, r3, [r0]
    8396:	f1be 0f00 	cmp.w	lr, #0
    839a:	d1f6      	bne.n	838a <nrfx_flag32_alloc+0x22>
    839c:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    83a0:	d1e3      	bne.n	836a <nrfx_flag32_alloc+0x2>

    *p_flag = idx;
    83a2:	f881 c000 	strb.w	ip, [r1]

    return NRFX_SUCCESS;
    83a6:	4802      	ldr	r0, [pc, #8]	; (83b0 <nrfx_flag32_alloc+0x48>)
}
    83a8:	bd10      	pop	{r4, pc}
            return NRFX_ERROR_NO_MEM;
    83aa:	4802      	ldr	r0, [pc, #8]	; (83b4 <nrfx_flag32_alloc+0x4c>)
    83ac:	e7fc      	b.n	83a8 <nrfx_flag32_alloc+0x40>
    83ae:	bf00      	nop
    83b0:	0bad0000 	.word	0x0bad0000
    83b4:	0bad0002 	.word	0x0bad0002

000083b8 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    83b8:	6803      	ldr	r3, [r0, #0]
    83ba:	40cb      	lsrs	r3, r1
    83bc:	f013 0f01 	tst.w	r3, #1
    83c0:	d115      	bne.n	83ee <nrfx_flag32_free+0x36>
{
    83c2:	b500      	push	{lr}
    {
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
    83c4:	6802      	ldr	r2, [r0, #0]
        new_mask = prev_mask | NRFX_BIT(flag);
    83c6:	2301      	movs	r3, #1
    83c8:	408b      	lsls	r3, r1
    83ca:	4313      	orrs	r3, r2
    83cc:	f3bf 8f5b 	dmb	ish
    83d0:	e850 cf00 	ldrex	ip, [r0]
    83d4:	4594      	cmp	ip, r2
    83d6:	d104      	bne.n	83e2 <nrfx_flag32_free+0x2a>
    83d8:	e840 3e00 	strex	lr, r3, [r0]
    83dc:	f1be 0f00 	cmp.w	lr, #0
    83e0:	d1f6      	bne.n	83d0 <nrfx_flag32_free+0x18>
    83e2:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    83e6:	d1ed      	bne.n	83c4 <nrfx_flag32_free+0xc>

    return NRFX_SUCCESS;
    83e8:	4802      	ldr	r0, [pc, #8]	; (83f4 <nrfx_flag32_free+0x3c>)
}
    83ea:	f85d fb04 	ldr.w	pc, [sp], #4
        return NRFX_ERROR_INVALID_PARAM;
    83ee:	4802      	ldr	r0, [pc, #8]	; (83f8 <nrfx_flag32_free+0x40>)
}
    83f0:	4770      	bx	lr
    83f2:	bf00      	nop
    83f4:	0bad0000 	.word	0x0bad0000
    83f8:	0bad0004 	.word	0x0bad0004

000083fc <clock_stop>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

static void clock_stop(nrf_clock_domain_t domain)
{
    83fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    83fe:	b083      	sub	sp, #12
    switch (domain)
    8400:	4605      	mov	r5, r0
    8402:	b168      	cbz	r0, 8420 <clock_stop+0x24>
    8404:	2801      	cmp	r0, #1
    8406:	d020      	beq.n	844a <clock_stop+0x4e>
            nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTOP);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    8408:	4c3d      	ldr	r4, [pc, #244]	; (8500 <clock_stop+0x104>)
    840a:	23d8      	movs	r3, #216	; 0xd8
    840c:	4622      	mov	r2, r4
    840e:	493d      	ldr	r1, [pc, #244]	; (8504 <clock_stop+0x108>)
    8410:	483d      	ldr	r0, [pc, #244]	; (8508 <clock_stop+0x10c>)
    8412:	f005 ff5a 	bl	e2ca <assert_print>
    8416:	21d8      	movs	r1, #216	; 0xd8
    8418:	4620      	mov	r0, r4
    841a:	f005 ff4f 	bl	e2bc <assert_post_action>
            return;
    841e:	e068      	b.n	84f2 <clock_stop+0xf6>
    p_reg->INTENCLR = mask;
    8420:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8424:	2202      	movs	r2, #2
    8426:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    842a:	2200      	movs	r2, #0
    842c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    8430:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    8434:	2201      	movs	r2, #1
    8436:	60da      	str	r2, [r3, #12]
    }

    bool stopped;
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    8438:	2301      	movs	r3, #1
    843a:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    843e:	429d      	cmp	r5, r3
    8440:	d00f      	beq.n	8462 <clock_stop+0x66>
    8442:	2600      	movs	r6, #0
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    8444:	f242 7410 	movw	r4, #10000	; 0x2710
    8448:	e029      	b.n	849e <clock_stop+0xa2>
    p_reg->INTENCLR = mask;
    844a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    844e:	2201      	movs	r2, #1
    8450:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8454:	2100      	movs	r1, #0
    8456:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    845a:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    845e:	605a      	str	r2, [r3, #4]
}
    8460:	e7ea      	b.n	8438 <clock_stop+0x3c>
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    8462:	f10d 0607 	add.w	r6, sp, #7
    8466:	e7ed      	b.n	8444 <clock_stop+0x48>
            if (p_clk_src != NULL)
    8468:	b136      	cbz	r6, 8478 <clock_stop+0x7c>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    846a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    846e:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    8472:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    8476:	6033      	str	r3, [r6, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    8478:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    847c:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    8480:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    8484:	d12f      	bne.n	84e6 <clock_stop+0xea>
    return false;
    8486:	2300      	movs	r3, #0
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    8488:	b38b      	cbz	r3, 84ee <clock_stop+0xf2>
    848a:	b11e      	cbz	r6, 8494 <clock_stop+0x98>
    848c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8490:	2b01      	cmp	r3, #1
    8492:	d12c      	bne.n	84ee <clock_stop+0xf2>
    8494:	2001      	movs	r0, #1
    8496:	f006 fcd4 	bl	ee42 <nrfx_busy_wait>
    849a:	3c01      	subs	r4, #1
    849c:	d027      	beq.n	84ee <clock_stop+0xf2>
    switch (domain)
    849e:	2d00      	cmp	r5, #0
    84a0:	d0e2      	beq.n	8468 <clock_stop+0x6c>
    84a2:	2d01      	cmp	r5, #1
    84a4:	d00e      	beq.n	84c4 <clock_stop+0xc8>
            NRFX_ASSERT(0);
    84a6:	4f19      	ldr	r7, [pc, #100]	; (850c <clock_stop+0x110>)
    84a8:	f44f 734f 	mov.w	r3, #828	; 0x33c
    84ac:	463a      	mov	r2, r7
    84ae:	4915      	ldr	r1, [pc, #84]	; (8504 <clock_stop+0x108>)
    84b0:	4815      	ldr	r0, [pc, #84]	; (8508 <clock_stop+0x10c>)
    84b2:	f005 ff0a 	bl	e2ca <assert_print>
    84b6:	f44f 714f 	mov.w	r1, #828	; 0x33c
    84ba:	4638      	mov	r0, r7
    84bc:	f005 fefe 	bl	e2bc <assert_post_action>
            return false;
    84c0:	2300      	movs	r3, #0
    84c2:	e7e1      	b.n	8488 <clock_stop+0x8c>
            if (p_clk_src != NULL)
    84c4:	b136      	cbz	r6, 84d4 <clock_stop+0xd8>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    84c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    84ca:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    84ce:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    84d2:	7033      	strb	r3, [r6, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    84d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    84d8:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    84dc:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    84e0:	d103      	bne.n	84ea <clock_stop+0xee>
    return false;
    84e2:	2300      	movs	r3, #0
    84e4:	e7d0      	b.n	8488 <clock_stop+0x8c>
                return true;
    84e6:	2301      	movs	r3, #1
    84e8:	e7ce      	b.n	8488 <clock_stop+0x8c>
                return true;
    84ea:	2301      	movs	r3, #1
    84ec:	e7cc      	b.n	8488 <clock_stop+0x8c>
    {
        NRFX_LOG_ERROR("Failed to stop clock domain: %d.", domain);
    }

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    84ee:	2d01      	cmp	r5, #1
    84f0:	d001      	beq.n	84f6 <clock_stop+0xfa>
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    84f2:	b003      	add	sp, #12
    84f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
            m_clock_cb.hfclk_started = false;
    84f6:	4b06      	ldr	r3, [pc, #24]	; (8510 <clock_stop+0x114>)
    84f8:	2200      	movs	r2, #0
    84fa:	715a      	strb	r2, [r3, #5]
    84fc:	e7f9      	b.n	84f2 <clock_stop+0xf6>
    84fe:	bf00      	nop
    8500:	00011190 	.word	0x00011190
    8504:	00010414 	.word	0x00010414
    8508:	0000fd58 	.word	0x0000fd58
    850c:	000111d0 	.word	0x000111d0
    8510:	20004c9c 	.word	0x20004c9c

00008514 <nrfx_clock_init>:
    }
    return is_correct_clk;
}

nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    8514:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(event_handler);
    8516:	4604      	mov	r4, r0
    8518:	b150      	cbz	r0, 8530 <nrfx_clock_init+0x1c>

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    851a:	4b0d      	ldr	r3, [pc, #52]	; (8550 <nrfx_clock_init+0x3c>)
    851c:	791b      	ldrb	r3, [r3, #4]
    851e:	b9ab      	cbnz	r3, 854c <nrfx_clock_init+0x38>
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
    8520:	4b0b      	ldr	r3, [pc, #44]	; (8550 <nrfx_clock_init+0x3c>)
    8522:	601c      	str	r4, [r3, #0]
        m_clock_cb.module_initialized = true;
    8524:	2201      	movs	r2, #1
    8526:	711a      	strb	r2, [r3, #4]
#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        m_clock_cb.hfclk_started = false;
    8528:	2200      	movs	r2, #0
    852a:	715a      	strb	r2, [r3, #5]
    nrfx_err_t err_code = NRFX_SUCCESS;
    852c:	4809      	ldr	r0, [pc, #36]	; (8554 <nrfx_clock_init+0x40>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    852e:	bd38      	pop	{r3, r4, r5, pc}
    NRFX_ASSERT(event_handler);
    8530:	4d09      	ldr	r5, [pc, #36]	; (8558 <nrfx_clock_init+0x44>)
    8532:	f240 1315 	movw	r3, #277	; 0x115
    8536:	462a      	mov	r2, r5
    8538:	4908      	ldr	r1, [pc, #32]	; (855c <nrfx_clock_init+0x48>)
    853a:	4809      	ldr	r0, [pc, #36]	; (8560 <nrfx_clock_init+0x4c>)
    853c:	f005 fec5 	bl	e2ca <assert_print>
    8540:	f240 1115 	movw	r1, #277	; 0x115
    8544:	4628      	mov	r0, r5
    8546:	f005 feb9 	bl	e2bc <assert_post_action>
    854a:	e7e6      	b.n	851a <nrfx_clock_init+0x6>
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    854c:	4805      	ldr	r0, [pc, #20]	; (8564 <nrfx_clock_init+0x50>)
    return err_code;
    854e:	e7ee      	b.n	852e <nrfx_clock_init+0x1a>
    8550:	20004c9c 	.word	0x20004c9c
    8554:	0bad0000 	.word	0x0bad0000
    8558:	00011190 	.word	0x00011190
    855c:	00011204 	.word	0x00011204
    8560:	0000fd58 	.word	0x0000fd58
    8564:	0bad000c 	.word	0x0bad000c

00008568 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    8568:	b510      	push	{r4, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    856a:	4b0f      	ldr	r3, [pc, #60]	; (85a8 <nrfx_clock_enable+0x40>)
    856c:	791b      	ldrb	r3, [r3, #4]
    856e:	b153      	cbz	r3, 8586 <nrfx_clock_enable+0x1e>
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    8570:	2000      	movs	r0, #0
    8572:	f7fd f941 	bl	57f8 <arch_irq_is_enabled>
    8576:	b1a0      	cbz	r0, 85a2 <nrfx_clock_enable+0x3a>
    nrfx_power_clock_irq_init();
    nrf_clock_lf_src_set(NRF_CLOCK, clock_initial_lfclksrc_get());
    8578:	f006 fc67 	bl	ee4a <clock_initial_lfclksrc_get>
    p_reg->LFCLKSRC = (uint32_t)(source);
    857c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8580:	f8c3 0518 	str.w	r0, [r3, #1304]	; 0x518
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    8584:	bd10      	pop	{r4, pc}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    8586:	4c09      	ldr	r4, [pc, #36]	; (85ac <nrfx_clock_enable+0x44>)
    8588:	f44f 7397 	mov.w	r3, #302	; 0x12e
    858c:	4622      	mov	r2, r4
    858e:	4908      	ldr	r1, [pc, #32]	; (85b0 <nrfx_clock_enable+0x48>)
    8590:	4808      	ldr	r0, [pc, #32]	; (85b4 <nrfx_clock_enable+0x4c>)
    8592:	f005 fe9a 	bl	e2ca <assert_print>
    8596:	f44f 7197 	mov.w	r1, #302	; 0x12e
    859a:	4620      	mov	r0, r4
    859c:	f005 fe8e 	bl	e2bc <assert_post_action>
    85a0:	e7e6      	b.n	8570 <nrfx_clock_enable+0x8>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    85a2:	f7fd f91b 	bl	57dc <arch_irq_enable>
    85a6:	e7e7      	b.n	8578 <nrfx_clock_enable+0x10>
    85a8:	20004c9c 	.word	0x20004c9c
    85ac:	00011190 	.word	0x00011190
    85b0:	00011214 	.word	0x00011214
    85b4:	0000fd58 	.word	0x0000fd58

000085b8 <nrfx_clock_start>:
    m_clock_cb.module_initialized = false;
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    85b8:	b530      	push	{r4, r5, lr}
    85ba:	b083      	sub	sp, #12
    85bc:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    85be:	4b34      	ldr	r3, [pc, #208]	; (8690 <nrfx_clock_start+0xd8>)
    85c0:	791b      	ldrb	r3, [r3, #4]
    85c2:	b183      	cbz	r3, 85e6 <nrfx_clock_start+0x2e>
    switch (domain)
    85c4:	b1ec      	cbz	r4, 8602 <nrfx_clock_start+0x4a>
    85c6:	2c01      	cmp	r4, #1
    85c8:	d055      	beq.n	8676 <nrfx_clock_start+0xbe>
            nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTART);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    85ca:	4c32      	ldr	r4, [pc, #200]	; (8694 <nrfx_clock_start+0xdc>)
    85cc:	f44f 73d3 	mov.w	r3, #422	; 0x1a6
    85d0:	4622      	mov	r2, r4
    85d2:	4931      	ldr	r1, [pc, #196]	; (8698 <nrfx_clock_start+0xe0>)
    85d4:	4831      	ldr	r0, [pc, #196]	; (869c <nrfx_clock_start+0xe4>)
    85d6:	f005 fe78 	bl	e2ca <assert_print>
    85da:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
    85de:	4620      	mov	r0, r4
    85e0:	f005 fe6c 	bl	e2bc <assert_post_action>
            break;
    }
}
    85e4:	e052      	b.n	868c <nrfx_clock_start+0xd4>
    NRFX_ASSERT(m_clock_cb.module_initialized);
    85e6:	4d2b      	ldr	r5, [pc, #172]	; (8694 <nrfx_clock_start+0xdc>)
    85e8:	f44f 73b4 	mov.w	r3, #360	; 0x168
    85ec:	462a      	mov	r2, r5
    85ee:	492c      	ldr	r1, [pc, #176]	; (86a0 <nrfx_clock_start+0xe8>)
    85f0:	482a      	ldr	r0, [pc, #168]	; (869c <nrfx_clock_start+0xe4>)
    85f2:	f005 fe6a 	bl	e2ca <assert_print>
    85f6:	f44f 71b4 	mov.w	r1, #360	; 0x168
    85fa:	4628      	mov	r0, r5
    85fc:	f005 fe5e 	bl	e2bc <assert_post_action>
    8600:	e7e0      	b.n	85c4 <nrfx_clock_start+0xc>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    8602:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    8606:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    860a:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    860e:	9301      	str	r3, [sp, #4]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    8610:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    8614:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    8618:	d117      	bne.n	864a <nrfx_clock_start+0x92>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    861a:	f8d2 3414 	ldr.w	r3, [r2, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    861e:	f013 0f01 	tst.w	r3, #1
    8622:	d116      	bne.n	8652 <nrfx_clock_start+0x9a>
                    lfclksrc = clock_initial_lfclksrc_get();
    8624:	f006 fc11 	bl	ee4a <clock_initial_lfclksrc_get>
    8628:	9001      	str	r0, [sp, #4]
    p_reg->LFCLKSRC = (uint32_t)(source);
    862a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    862e:	9a01      	ldr	r2, [sp, #4]
    8630:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8634:	2200      	movs	r2, #0
    8636:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    863a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->INTENSET = mask;
    863e:	2202      	movs	r2, #2
    8640:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    8644:	2201      	movs	r2, #1
    8646:	609a      	str	r2, [r3, #8]
}
    8648:	e020      	b.n	868c <nrfx_clock_start+0xd4>
                    (void)clock_lfclksrc_tweak(&lfclksrc);
    864a:	a801      	add	r0, sp, #4
    864c:	f006 fbff 	bl	ee4e <clock_lfclksrc_tweak>
    8650:	e7eb      	b.n	862a <nrfx_clock_start+0x72>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    8652:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8656:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    865a:	f003 0303 	and.w	r3, r3, #3
                    lfclksrc = nrf_clock_lf_srccopy_get(NRF_CLOCK);
    865e:	9301      	str	r3, [sp, #4]
                    if (clock_lfclksrc_tweak(&lfclksrc))
    8660:	a801      	add	r0, sp, #4
    8662:	f006 fbf4 	bl	ee4e <clock_lfclksrc_tweak>
    8666:	2800      	cmp	r0, #0
    8668:	d0df      	beq.n	862a <nrfx_clock_start+0x72>
    p_reg->INTENSET = mask;
    866a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    866e:	2202      	movs	r2, #2
    8670:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
                        break;
    8674:	e00a      	b.n	868c <nrfx_clock_start+0xd4>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8676:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    867a:	2200      	movs	r2, #0
    867c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    8680:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    8684:	2201      	movs	r2, #1
    8686:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    868a:	601a      	str	r2, [r3, #0]
}
    868c:	b003      	add	sp, #12
    868e:	bd30      	pop	{r4, r5, pc}
    8690:	20004c9c 	.word	0x20004c9c
    8694:	00011190 	.word	0x00011190
    8698:	00010414 	.word	0x00010414
    869c:	0000fd58 	.word	0x0000fd58
    86a0:	00011214 	.word	0x00011214

000086a4 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    86a4:	b538      	push	{r3, r4, r5, lr}
    86a6:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    86a8:	4b0a      	ldr	r3, [pc, #40]	; (86d4 <nrfx_clock_stop+0x30>)
    86aa:	791b      	ldrb	r3, [r3, #4]
    86ac:	b11b      	cbz	r3, 86b6 <nrfx_clock_stop+0x12>
    clock_stop(domain);
    86ae:	4620      	mov	r0, r4
    86b0:	f7ff fea4 	bl	83fc <clock_stop>
}
    86b4:	bd38      	pop	{r3, r4, r5, pc}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    86b6:	4d08      	ldr	r5, [pc, #32]	; (86d8 <nrfx_clock_stop+0x34>)
    86b8:	f240 13ad 	movw	r3, #429	; 0x1ad
    86bc:	462a      	mov	r2, r5
    86be:	4907      	ldr	r1, [pc, #28]	; (86dc <nrfx_clock_stop+0x38>)
    86c0:	4807      	ldr	r0, [pc, #28]	; (86e0 <nrfx_clock_stop+0x3c>)
    86c2:	f005 fe02 	bl	e2ca <assert_print>
    86c6:	f240 11ad 	movw	r1, #429	; 0x1ad
    86ca:	4628      	mov	r0, r5
    86cc:	f005 fdf6 	bl	e2bc <assert_post_action>
    86d0:	e7ed      	b.n	86ae <nrfx_clock_stop+0xa>
    86d2:	bf00      	nop
    86d4:	20004c9c 	.word	0x20004c9c
    86d8:	00011190 	.word	0x00011190
    86dc:	00011214 	.word	0x00011214
    86e0:	0000fd58 	.word	0x0000fd58

000086e4 <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    86e4:	b508      	push	{r3, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    86e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    86ea:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    86ee:	b18b      	cbz	r3, 8714 <nrfx_power_clock_irq_handler+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    86f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    86f4:	2200      	movs	r2, #0
    86f6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    86fa:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    86fe:	2201      	movs	r2, #1
    8700:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    8704:	4b15      	ldr	r3, [pc, #84]	; (875c <nrfx_power_clock_irq_handler+0x78>)
    8706:	795b      	ldrb	r3, [r3, #5]
    8708:	b923      	cbnz	r3, 8714 <nrfx_power_clock_irq_handler+0x30>
        {
            m_clock_cb.hfclk_started = true;
    870a:	4b14      	ldr	r3, [pc, #80]	; (875c <nrfx_power_clock_irq_handler+0x78>)
    870c:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    870e:	681b      	ldr	r3, [r3, #0]
    8710:	2000      	movs	r0, #0
    8712:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    8714:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8718:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    871c:	b19b      	cbz	r3, 8746 <nrfx_power_clock_irq_handler+0x62>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    871e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8722:	2200      	movs	r2, #0
    8724:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    8728:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    872c:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    8730:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    8734:	f012 0f03 	tst.w	r2, #3
    8738:	d106      	bne.n	8748 <nrfx_power_clock_irq_handler+0x64>
    p_reg->LFCLKSRC = (uint32_t)(source);
    873a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    873e:	2201      	movs	r2, #1
    8740:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    8744:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    8746:	bd08      	pop	{r3, pc}
    p_reg->INTENCLR = mask;
    8748:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    874c:	2202      	movs	r2, #2
    874e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    8752:	4b02      	ldr	r3, [pc, #8]	; (875c <nrfx_power_clock_irq_handler+0x78>)
    8754:	681b      	ldr	r3, [r3, #0]
    8756:	2001      	movs	r0, #1
    8758:	4798      	blx	r3
}
    875a:	e7f4      	b.n	8746 <nrfx_power_clock_irq_handler+0x62>
    875c:	20004c9c 	.word	0x20004c9c

00008760 <pin_in_use>:
 *
 * @return True if pin is in use.
 */
static bool pin_in_use(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    8760:	3008      	adds	r0, #8
    8762:	4b03      	ldr	r3, [pc, #12]	; (8770 <pin_in_use+0x10>)
    8764:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    8768:	f000 0001 	and.w	r0, r0, #1
    876c:	4770      	bx	lr
    876e:	bf00      	nop
    8770:	20004060 	.word	0x20004060

00008774 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    8774:	3008      	adds	r0, #8
    8776:	4b03      	ldr	r3, [pc, #12]	; (8784 <pin_in_use_by_te+0x10>)
    8778:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    877c:	f3c0 1040 	ubfx	r0, r0, #5, #1
    8780:	4770      	bx	lr
    8782:	bf00      	nop
    8784:	20004060 	.word	0x20004060

00008788 <pin_has_trigger>:
 *
 * @return True if pin has trigger.
 */
static bool pin_has_trigger(uint32_t pin)
{
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    8788:	3008      	adds	r0, #8
    878a:	4b04      	ldr	r3, [pc, #16]	; (879c <pin_has_trigger+0x14>)
    878c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    8790:	f010 001c 	ands.w	r0, r0, #28
    8794:	bf18      	it	ne
    8796:	2001      	movne	r0, #1
    8798:	4770      	bx	lr
    879a:	bf00      	nop
    879c:	20004060 	.word	0x20004060

000087a0 <pin_is_output>:
 *
 * @return True if pin is output.
 */
static bool pin_is_output(uint32_t pin)
{
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    87a0:	3008      	adds	r0, #8
    87a2:	4b03      	ldr	r3, [pc, #12]	; (87b0 <pin_is_output+0x10>)
    87a4:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    87a8:	f3c0 0040 	ubfx	r0, r0, #1, #1
    87ac:	4770      	bx	lr
    87ae:	bf00      	nop
    87b0:	20004060 	.word	0x20004060

000087b4 <pin_te_get>:
}

/* Returns gpiote TE channel associated with the pin */
static uint8_t pin_te_get(nrfx_gpiote_pin_t pin)
{
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    87b4:	3008      	adds	r0, #8
    87b6:	4b02      	ldr	r3, [pc, #8]	; (87c0 <pin_te_get+0xc>)
    87b8:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    87bc:	0b40      	lsrs	r0, r0, #13
    87be:	4770      	bx	lr
    87c0:	20004060 	.word	0x20004060

000087c4 <handler_in_use>:
}

static bool handler_in_use(int32_t handler_id)
{

    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    87c4:	2200      	movs	r2, #0
    87c6:	e004      	b.n	87d2 <handler_in_use+0xe>
    {
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    87c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    87cc:	4283      	cmp	r3, r0
    87ce:	d00f      	beq.n	87f0 <handler_in_use+0x2c>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    87d0:	3201      	adds	r2, #1
    87d2:	2a2f      	cmp	r2, #47	; 0x2f
    87d4:	d80a      	bhi.n	87ec <handler_in_use+0x28>
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    87d6:	f102 0308 	add.w	r3, r2, #8
    87da:	4906      	ldr	r1, [pc, #24]	; (87f4 <handler_in_use+0x30>)
    87dc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    87e0:	f413 7f80 	tst.w	r3, #256	; 0x100
    87e4:	d0f0      	beq.n	87c8 <handler_in_use+0x4>
    87e6:	f3c3 2343 	ubfx	r3, r3, #9, #4
    87ea:	e7ef      	b.n	87cc <handler_in_use+0x8>
        {
            return true;
        }
    }

    return false;
    87ec:	2000      	movs	r0, #0
    87ee:	4770      	bx	lr
            return true;
    87f0:	2001      	movs	r0, #1
}
    87f2:	4770      	bx	lr
    87f4:	20004060 	.word	0x20004060

000087f8 <find_handler>:
    return NRFX_SUCCESS;
}

static int32_t find_handler(nrfx_gpiote_interrupt_handler_t handler, void * p_context)
{
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
    87f8:	2300      	movs	r3, #0
    87fa:	b113      	cbz	r3, 8802 <find_handler+0xa>
        {
            return i;
        }
    }

    return -1;
    87fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    8800:	4770      	bx	lr
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    8802:	4a07      	ldr	r2, [pc, #28]	; (8820 <find_handler+0x28>)
    8804:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
    8808:	4282      	cmp	r2, r0
    880a:	d001      	beq.n	8810 <find_handler+0x18>
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
    880c:	3301      	adds	r3, #1
    880e:	e7f4      	b.n	87fa <find_handler+0x2>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    8810:	4a03      	ldr	r2, [pc, #12]	; (8820 <find_handler+0x28>)
    8812:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    8816:	6852      	ldr	r2, [r2, #4]
    8818:	428a      	cmp	r2, r1
    881a:	d1f7      	bne.n	880c <find_handler+0x14>
            return i;
    881c:	4618      	mov	r0, r3
    881e:	4770      	bx	lr
    8820:	20004060 	.word	0x20004060

00008824 <channel_handler_get>:
}

/* Return handler associated with given pin or null. */
static nrfx_gpiote_handler_config_t const * channel_handler_get(nrfx_gpiote_pin_t pin)
{
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    8824:	3008      	adds	r0, #8
    8826:	4b06      	ldr	r3, [pc, #24]	; (8840 <channel_handler_get+0x1c>)
    8828:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    882c:	f410 7f80 	tst.w	r0, #256	; 0x100
    8830:	d004      	beq.n	883c <channel_handler_get+0x18>
    8832:	f3c0 2043 	ubfx	r0, r0, #9, #4
    if (handler_id == PIN_FLAG_NO_HANDLER)
    {
        return NULL;
    }

    return &m_cb.handlers[handler_id];
    8836:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    883a:	4770      	bx	lr
        return NULL;
    883c:	2000      	movs	r0, #0
}
    883e:	4770      	bx	lr
    8840:	20004060 	.word	0x20004060

00008844 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    8844:	b570      	push	{r4, r5, r6, lr}
    8846:	4604      	mov	r4, r0
    8848:	460d      	mov	r5, r1
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);
    884a:	f7ff ffeb 	bl	8824 <channel_handler_get>

    if (handler)
    884e:	b120      	cbz	r0, 885a <call_handler+0x16>
    {
        handler->handler(pin, trigger, handler->p_context);
    8850:	6806      	ldr	r6, [r0, #0]
    8852:	6842      	ldr	r2, [r0, #4]
    8854:	4629      	mov	r1, r5
    8856:	4620      	mov	r0, r4
    8858:	47b0      	blx	r6
    }
    if (m_cb.global_handler.handler)
    885a:	4b04      	ldr	r3, [pc, #16]	; (886c <call_handler+0x28>)
    885c:	689b      	ldr	r3, [r3, #8]
    885e:	b123      	cbz	r3, 886a <call_handler+0x26>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    8860:	4a02      	ldr	r2, [pc, #8]	; (886c <call_handler+0x28>)
    8862:	68d2      	ldr	r2, [r2, #12]
    8864:	4629      	mov	r1, r5
    8866:	4620      	mov	r0, r4
    8868:	4798      	blx	r3
    }
}
    886a:	bd70      	pop	{r4, r5, r6, pc}
    886c:	20004060 	.word	0x20004060

00008870 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    8870:	f100 0208 	add.w	r2, r0, #8
    8874:	4b16      	ldr	r3, [pc, #88]	; (88d0 <release_handler+0x60>)
    8876:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    887a:	f413 7f80 	tst.w	r3, #256	; 0x100
    887e:	d026      	beq.n	88ce <release_handler+0x5e>
{
    8880:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    8882:	f3c3 2443 	ubfx	r4, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    8886:	4610      	mov	r0, r2
    8888:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    888c:	4a10      	ldr	r2, [pc, #64]	; (88d0 <release_handler+0x60>)
    888e:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    if (!handler_in_use(handler_id))
    8892:	4620      	mov	r0, r4
    8894:	f7ff ff96 	bl	87c4 <handler_in_use>
    8898:	b100      	cbz	r0, 889c <release_handler+0x2c>
}
    889a:	bd10      	pop	{r4, pc}
        m_cb.handlers[handler_id].handler = NULL;
    889c:	480c      	ldr	r0, [pc, #48]	; (88d0 <release_handler+0x60>)
    889e:	2300      	movs	r3, #0
    88a0:	f840 3034 	str.w	r3, [r0, r4, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    88a4:	4621      	mov	r1, r4
    88a6:	3074      	adds	r0, #116	; 0x74
    88a8:	f7ff fd86 	bl	83b8 <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    88ac:	4b09      	ldr	r3, [pc, #36]	; (88d4 <release_handler+0x64>)
    88ae:	4298      	cmp	r0, r3
    88b0:	d0f3      	beq.n	889a <release_handler+0x2a>
    88b2:	4c09      	ldr	r4, [pc, #36]	; (88d8 <release_handler+0x68>)
    88b4:	f44f 7399 	mov.w	r3, #306	; 0x132
    88b8:	4622      	mov	r2, r4
    88ba:	4908      	ldr	r1, [pc, #32]	; (88dc <release_handler+0x6c>)
    88bc:	4808      	ldr	r0, [pc, #32]	; (88e0 <release_handler+0x70>)
    88be:	f005 fd04 	bl	e2ca <assert_print>
    88c2:	f44f 7199 	mov.w	r1, #306	; 0x132
    88c6:	4620      	mov	r0, r4
    88c8:	f005 fcf8 	bl	e2bc <assert_post_action>
    88cc:	e7e5      	b.n	889a <release_handler+0x2a>
    88ce:	4770      	bx	lr
    88d0:	20004060 	.word	0x20004060
    88d4:	0bad0000 	.word	0x0bad0000
    88d8:	00011234 	.word	0x00011234
    88dc:	00011274 	.word	0x00011274
    88e0:	0000fd58 	.word	0x0000fd58

000088e4 <pin_handler_trigger_uninit>:
{
    88e4:	b510      	push	{r4, lr}
    88e6:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin))
    88e8:	f7ff ff44 	bl	8774 <pin_in_use_by_te>
    88ec:	b140      	cbz	r0, 8900 <pin_handler_trigger_uninit+0x1c>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    88ee:	4620      	mov	r0, r4
    88f0:	f7ff ff60 	bl	87b4 <pin_te_get>
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    88f4:	f500 70a2 	add.w	r0, r0, #324	; 0x144
    88f8:	4b06      	ldr	r3, [pc, #24]	; (8914 <pin_handler_trigger_uninit+0x30>)
    88fa:	2200      	movs	r2, #0
    88fc:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    release_handler(pin);
    8900:	4620      	mov	r0, r4
    8902:	f7ff ffb5 	bl	8870 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    8906:	3408      	adds	r4, #8
    8908:	4b03      	ldr	r3, [pc, #12]	; (8918 <pin_handler_trigger_uninit+0x34>)
    890a:	2200      	movs	r2, #0
    890c:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
}
    8910:	bd10      	pop	{r4, pc}
    8912:	bf00      	nop
    8914:	40006000 	.word	0x40006000
    8918:	20004060 	.word	0x20004060

0000891c <pin_handler_set>:
{
    891c:	b570      	push	{r4, r5, r6, lr}
    891e:	b082      	sub	sp, #8
    8920:	4606      	mov	r6, r0
    8922:	460c      	mov	r4, r1
    8924:	4615      	mov	r5, r2
    release_handler(pin);
    8926:	f7ff ffa3 	bl	8870 <release_handler>
    if (!handler)
    892a:	b324      	cbz	r4, 8976 <pin_handler_set+0x5a>
    handler_id = find_handler(handler, p_context);
    892c:	4629      	mov	r1, r5
    892e:	4620      	mov	r0, r4
    8930:	f7ff ff62 	bl	87f8 <find_handler>
    if (handler_id < 0)
    8934:	1e03      	subs	r3, r0, #0
    8936:	db13      	blt.n	8960 <pin_handler_set+0x44>
    m_cb.handlers[handler_id].handler = handler;
    8938:	4a10      	ldr	r2, [pc, #64]	; (897c <pin_handler_set+0x60>)
    893a:	f842 4033 	str.w	r4, [r2, r3, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    893e:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
    8942:	604d      	str	r5, [r1, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    8944:	025b      	lsls	r3, r3, #9
    8946:	b29b      	uxth	r3, r3
    8948:	f106 0008 	add.w	r0, r6, #8
    894c:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
    8950:	430b      	orrs	r3, r1
    8952:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    8956:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    return NRFX_SUCCESS;
    895a:	4809      	ldr	r0, [pc, #36]	; (8980 <pin_handler_set+0x64>)
}
    895c:	b002      	add	sp, #8
    895e:	bd70      	pop	{r4, r5, r6, pc}
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    8960:	f10d 0107 	add.w	r1, sp, #7
    8964:	4807      	ldr	r0, [pc, #28]	; (8984 <pin_handler_set+0x68>)
    8966:	f7ff fcff 	bl	8368 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    896a:	4b05      	ldr	r3, [pc, #20]	; (8980 <pin_handler_set+0x64>)
    896c:	4298      	cmp	r0, r3
    896e:	d1f5      	bne.n	895c <pin_handler_set+0x40>
        handler_id = (int32_t)id;
    8970:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8974:	e7e0      	b.n	8938 <pin_handler_set+0x1c>
        return NRFX_SUCCESS;
    8976:	4802      	ldr	r0, [pc, #8]	; (8980 <pin_handler_set+0x64>)
    8978:	e7f0      	b.n	895c <pin_handler_set+0x40>
    897a:	bf00      	nop
    897c:	20004060 	.word	0x20004060
    8980:	0bad0000 	.word	0x0bad0000
    8984:	200040d4 	.word	0x200040d4

00008988 <gpiote_evt_handle>:
    } while (input_read_and_check(input, pins_to_check));
}
#endif // defined(NRF_GPIO_LATCH_PRESENT)

static void gpiote_evt_handle(uint32_t mask)
{
    8988:	b538      	push	{r3, r4, r5, lr}
    898a:	4604      	mov	r4, r0
    while (mask)
    898c:	e018      	b.n	89c0 <gpiote_evt_handle+0x38>
    {
        uint32_t ch = NRF_CTZ(mask);
    898e:	fa94 f3a4 	rbit	r3, r4
    8992:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    8996:	2201      	movs	r2, #1
    8998:	409a      	lsls	r2, r3
    899a:	ea24 0402 	bic.w	r4, r4, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    899e:	4a0a      	ldr	r2, [pc, #40]	; (89c8 <gpiote_evt_handle+0x40>)
    89a0:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    89a4:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
    89a8:	f3c5 2505 	ubfx	r5, r5, #8, #6
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    89ac:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        nrfx_gpiote_pin_t pin = nrf_gpiote_event_pin_get(NRF_GPIOTE, ch);
        nrf_gpiote_polarity_t polarity = nrf_gpiote_event_polarity_get(NRF_GPIOTE, ch);

        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    89b0:	f3c0 4001 	ubfx	r0, r0, #16, #2
    89b4:	f006 fa77 	bl	eea6 <gpiote_polarity_to_trigger>
    89b8:	4601      	mov	r1, r0
    89ba:	4628      	mov	r0, r5
    89bc:	f7ff ff42 	bl	8844 <call_handler>
    while (mask)
    89c0:	2c00      	cmp	r4, #0
    89c2:	d1e4      	bne.n	898e <gpiote_evt_handle+0x6>
    }
}
    89c4:	bd38      	pop	{r3, r4, r5, pc}
    89c6:	bf00      	nop
    89c8:	40006000 	.word	0x40006000

000089cc <latch_pending_read_and_check>:
{
    89cc:	b082      	sub	sp, #8
    89ce:	4684      	mov	ip, r0
    NRF_GPIO_Type * gpio_regs[GPIO_COUNT] = GPIO_REG_LIST;
    89d0:	4b11      	ldr	r3, [pc, #68]	; (8a18 <latch_pending_read_and_check+0x4c>)
    89d2:	e893 0003 	ldmia.w	r3, {r0, r1}
    89d6:	ab02      	add	r3, sp, #8
    89d8:	e903 0003 	stmdb	r3, {r0, r1}
    for (i = start_port; i < (start_port + length); i++)
    89dc:	4660      	mov	r0, ip
    89de:	2300      	movs	r3, #0
    89e0:	e00b      	b.n	89fa <latch_pending_read_and_check+0x2e>
        *p_masks = gpio_regs[i]->LATCH;
    89e2:	aa02      	add	r2, sp, #8
    89e4:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    89e8:	f852 2c08 	ldr.w	r2, [r2, #-8]
    89ec:	f8d2 1520 	ldr.w	r1, [r2, #1312]	; 0x520
    89f0:	f840 1b04 	str.w	r1, [r0], #4
        gpio_regs[i]->LATCH = *p_masks;
    89f4:	f8c2 1520 	str.w	r1, [r2, #1312]	; 0x520
    for (i = start_port; i < (start_port + length); i++)
    89f8:	3301      	adds	r3, #1
    89fa:	2b01      	cmp	r3, #1
    89fc:	d9f1      	bls.n	89e2 <latch_pending_read_and_check+0x16>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
    89fe:	2300      	movs	r3, #0
    8a00:	2b01      	cmp	r3, #1
    8a02:	d804      	bhi.n	8a0e <latch_pending_read_and_check+0x42>
        if (latch[port_idx])
    8a04:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
    8a08:	b922      	cbnz	r2, 8a14 <latch_pending_read_and_check+0x48>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
    8a0a:	3301      	adds	r3, #1
    8a0c:	e7f8      	b.n	8a00 <latch_pending_read_and_check+0x34>
    return false;
    8a0e:	2000      	movs	r0, #0
}
    8a10:	b002      	add	sp, #8
    8a12:	4770      	bx	lr
            return true;
    8a14:	2001      	movs	r0, #1
    8a16:	e7fb      	b.n	8a10 <latch_pending_read_and_check+0x44>
    8a18:	0000fa40 	.word	0x0000fa40

00008a1c <next_sense_cond_call_handler>:
{
    8a1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8a20:	4604      	mov	r4, r0
    8a22:	460d      	mov	r5, r1
    8a24:	4616      	mov	r6, r2
    if (is_level(trigger))
    8a26:	4608      	mov	r0, r1
    8a28:	f006 fa3f 	bl	eeaa <is_level>
    8a2c:	bb60      	cbnz	r0, 8a88 <next_sense_cond_call_handler+0x6c>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    8a2e:	2e02      	cmp	r6, #2
    8a30:	f000 80f5 	beq.w	8c1e <next_sense_cond_call_handler+0x202>
    8a34:	f04f 0802 	mov.w	r8, #2
    switch (port)
    8a38:	0963      	lsrs	r3, r4, #5
    8a3a:	f000 80f3 	beq.w	8c24 <next_sense_cond_call_handler+0x208>
    8a3e:	2b01      	cmp	r3, #1
    8a40:	f040 80f3 	bne.w	8c2a <next_sense_cond_call_handler+0x20e>
            mask = P1_FEATURE_PINS_PRESENT;
    8a44:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    8a48:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    8a4c:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8a4e:	f013 0f01 	tst.w	r3, #1
    8a52:	f000 80ec 	beq.w	8c2e <next_sense_cond_call_handler+0x212>
    *p_pin = pin_number & 0x1F;
    8a56:	f004 071f 	and.w	r7, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8a5a:	0963      	lsrs	r3, r4, #5
    8a5c:	f000 80f5 	beq.w	8c4a <next_sense_cond_call_handler+0x22e>
    8a60:	2b01      	cmp	r3, #1
    8a62:	f000 80f5 	beq.w	8c50 <next_sense_cond_call_handler+0x234>
            NRFX_ASSERT(0);
    8a66:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8c8c <next_sense_cond_call_handler+0x270>
    8a6a:	f240 232e 	movw	r3, #558	; 0x22e
    8a6e:	464a      	mov	r2, r9
    8a70:	4987      	ldr	r1, [pc, #540]	; (8c90 <next_sense_cond_call_handler+0x274>)
    8a72:	4888      	ldr	r0, [pc, #544]	; (8c94 <next_sense_cond_call_handler+0x278>)
    8a74:	f005 fc29 	bl	e2ca <assert_print>
    8a78:	f240 212e 	movw	r1, #558	; 0x22e
    8a7c:	4648      	mov	r0, r9
    8a7e:	f005 fc1d 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    8a82:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    8a86:	e0e4      	b.n	8c52 <next_sense_cond_call_handler+0x236>
        call_handler(pin, trigger);
    8a88:	4629      	mov	r1, r5
    8a8a:	4620      	mov	r0, r4
    8a8c:	f7ff feda 	bl	8844 <call_handler>
    switch (port)
    8a90:	0963      	lsrs	r3, r4, #5
    8a92:	d01f      	beq.n	8ad4 <next_sense_cond_call_handler+0xb8>
    8a94:	2b01      	cmp	r3, #1
    8a96:	d120      	bne.n	8ada <next_sense_cond_call_handler+0xbe>
            mask = P1_FEATURE_PINS_PRESENT;
    8a98:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    8a9c:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    8aa0:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8aa2:	f013 0f01 	tst.w	r3, #1
    8aa6:	d01a      	beq.n	8ade <next_sense_cond_call_handler+0xc2>
    *p_pin = pin_number & 0x1F;
    8aa8:	f004 051f 	and.w	r5, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8aac:	0963      	lsrs	r3, r4, #5
    8aae:	d024      	beq.n	8afa <next_sense_cond_call_handler+0xde>
    8ab0:	2b01      	cmp	r3, #1
    8ab2:	d025      	beq.n	8b00 <next_sense_cond_call_handler+0xe4>
            NRFX_ASSERT(0);
    8ab4:	4f75      	ldr	r7, [pc, #468]	; (8c8c <next_sense_cond_call_handler+0x270>)
    8ab6:	f240 232e 	movw	r3, #558	; 0x22e
    8aba:	463a      	mov	r2, r7
    8abc:	4974      	ldr	r1, [pc, #464]	; (8c90 <next_sense_cond_call_handler+0x274>)
    8abe:	4875      	ldr	r0, [pc, #468]	; (8c94 <next_sense_cond_call_handler+0x278>)
    8ac0:	f005 fc03 	bl	e2ca <assert_print>
    8ac4:	f240 212e 	movw	r1, #558	; 0x22e
    8ac8:	4638      	mov	r0, r7
    8aca:	f005 fbf7 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    8ace:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    8ad2:	e016      	b.n	8b02 <next_sense_cond_call_handler+0xe6>
            mask = P0_FEATURE_PINS_PRESENT;
    8ad4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    8ad8:	e7e0      	b.n	8a9c <next_sense_cond_call_handler+0x80>
    switch (port)
    8ada:	2300      	movs	r3, #0
    8adc:	e7de      	b.n	8a9c <next_sense_cond_call_handler+0x80>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8ade:	4d6b      	ldr	r5, [pc, #428]	; (8c8c <next_sense_cond_call_handler+0x270>)
    8ae0:	f240 2329 	movw	r3, #553	; 0x229
    8ae4:	462a      	mov	r2, r5
    8ae6:	496c      	ldr	r1, [pc, #432]	; (8c98 <next_sense_cond_call_handler+0x27c>)
    8ae8:	486a      	ldr	r0, [pc, #424]	; (8c94 <next_sense_cond_call_handler+0x278>)
    8aea:	f005 fbee 	bl	e2ca <assert_print>
    8aee:	f240 2129 	movw	r1, #553	; 0x229
    8af2:	4628      	mov	r0, r5
    8af4:	f005 fbe2 	bl	e2bc <assert_post_action>
    8af8:	e7d6      	b.n	8aa8 <next_sense_cond_call_handler+0x8c>
        case 0: return NRF_P0;
    8afa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    8afe:	e000      	b.n	8b02 <next_sense_cond_call_handler+0xe6>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8b00:	4b66      	ldr	r3, [pc, #408]	; (8c9c <next_sense_cond_call_handler+0x280>)
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    8b02:	f505 75e0 	add.w	r5, r5, #448	; 0x1c0
    8b06:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
    8b0a:	f3c3 4301 	ubfx	r3, r3, #16, #2
        if (nrf_gpio_pin_sense_get(pin) == sense)
    8b0e:	429e      	cmp	r6, r3
    8b10:	f040 80af 	bne.w	8c72 <next_sense_cond_call_handler+0x256>
    switch (port)
    8b14:	0963      	lsrs	r3, r4, #5
    8b16:	d01f      	beq.n	8b58 <next_sense_cond_call_handler+0x13c>
    8b18:	2b01      	cmp	r3, #1
    8b1a:	d120      	bne.n	8b5e <next_sense_cond_call_handler+0x142>
            mask = P1_FEATURE_PINS_PRESENT;
    8b1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    8b20:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    8b24:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8b26:	f013 0f01 	tst.w	r3, #1
    8b2a:	d01a      	beq.n	8b62 <next_sense_cond_call_handler+0x146>
    *p_pin = pin_number & 0x1F;
    8b2c:	f004 051f 	and.w	r5, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8b30:	0963      	lsrs	r3, r4, #5
    8b32:	d024      	beq.n	8b7e <next_sense_cond_call_handler+0x162>
    8b34:	2b01      	cmp	r3, #1
    8b36:	d025      	beq.n	8b84 <next_sense_cond_call_handler+0x168>
            NRFX_ASSERT(0);
    8b38:	4f54      	ldr	r7, [pc, #336]	; (8c8c <next_sense_cond_call_handler+0x270>)
    8b3a:	f240 232e 	movw	r3, #558	; 0x22e
    8b3e:	463a      	mov	r2, r7
    8b40:	4953      	ldr	r1, [pc, #332]	; (8c90 <next_sense_cond_call_handler+0x274>)
    8b42:	4854      	ldr	r0, [pc, #336]	; (8c94 <next_sense_cond_call_handler+0x278>)
    8b44:	f005 fbc1 	bl	e2ca <assert_print>
    8b48:	f240 212e 	movw	r1, #558	; 0x22e
    8b4c:	4638      	mov	r0, r7
    8b4e:	f005 fbb5 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    8b52:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    8b56:	e016      	b.n	8b86 <next_sense_cond_call_handler+0x16a>
            mask = P0_FEATURE_PINS_PRESENT;
    8b58:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    8b5c:	e7e0      	b.n	8b20 <next_sense_cond_call_handler+0x104>
    switch (port)
    8b5e:	2300      	movs	r3, #0
    8b60:	e7de      	b.n	8b20 <next_sense_cond_call_handler+0x104>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8b62:	4d4a      	ldr	r5, [pc, #296]	; (8c8c <next_sense_cond_call_handler+0x270>)
    8b64:	f240 2329 	movw	r3, #553	; 0x229
    8b68:	462a      	mov	r2, r5
    8b6a:	494b      	ldr	r1, [pc, #300]	; (8c98 <next_sense_cond_call_handler+0x27c>)
    8b6c:	4849      	ldr	r0, [pc, #292]	; (8c94 <next_sense_cond_call_handler+0x278>)
    8b6e:	f005 fbac 	bl	e2ca <assert_print>
    8b72:	f240 2129 	movw	r1, #553	; 0x229
    8b76:	4628      	mov	r0, r5
    8b78:	f005 fba0 	bl	e2bc <assert_post_action>
    8b7c:	e7d6      	b.n	8b2c <next_sense_cond_call_handler+0x110>
        case 0: return NRF_P0;
    8b7e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    8b82:	e000      	b.n	8b86 <next_sense_cond_call_handler+0x16a>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8b84:	4945      	ldr	r1, [pc, #276]	; (8c9c <next_sense_cond_call_handler+0x280>)
    uint32_t cnf = reg->PIN_CNF[pin_number];
    8b86:	f505 73e0 	add.w	r3, r5, #448	; 0x1c0
    8b8a:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
    8b8e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf;
    8b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    switch (port)
    8b96:	0963      	lsrs	r3, r4, #5
    8b98:	d01f      	beq.n	8bda <next_sense_cond_call_handler+0x1be>
    8b9a:	2b01      	cmp	r3, #1
    8b9c:	d120      	bne.n	8be0 <next_sense_cond_call_handler+0x1c4>
            mask = P1_FEATURE_PINS_PRESENT;
    8b9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    8ba2:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    8ba6:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8ba8:	f013 0f01 	tst.w	r3, #1
    8bac:	d01a      	beq.n	8be4 <next_sense_cond_call_handler+0x1c8>
    *p_pin = pin_number & 0x1F;
    8bae:	f004 051f 	and.w	r5, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8bb2:	0964      	lsrs	r4, r4, #5
    8bb4:	d024      	beq.n	8c00 <next_sense_cond_call_handler+0x1e4>
    8bb6:	2c01      	cmp	r4, #1
    8bb8:	d025      	beq.n	8c06 <next_sense_cond_call_handler+0x1ea>
            NRFX_ASSERT(0);
    8bba:	4c34      	ldr	r4, [pc, #208]	; (8c8c <next_sense_cond_call_handler+0x270>)
    8bbc:	f240 232e 	movw	r3, #558	; 0x22e
    8bc0:	4622      	mov	r2, r4
    8bc2:	4933      	ldr	r1, [pc, #204]	; (8c90 <next_sense_cond_call_handler+0x274>)
    8bc4:	4833      	ldr	r0, [pc, #204]	; (8c94 <next_sense_cond_call_handler+0x278>)
    8bc6:	f005 fb80 	bl	e2ca <assert_print>
    8bca:	f240 212e 	movw	r1, #558	; 0x22e
    8bce:	4620      	mov	r0, r4
    8bd0:	f005 fb74 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    8bd4:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    8bd8:	e016      	b.n	8c08 <next_sense_cond_call_handler+0x1ec>
            mask = P0_FEATURE_PINS_PRESENT;
    8bda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    8bde:	e7e0      	b.n	8ba2 <next_sense_cond_call_handler+0x186>
    switch (port)
    8be0:	2300      	movs	r3, #0
    8be2:	e7de      	b.n	8ba2 <next_sense_cond_call_handler+0x186>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8be4:	4d29      	ldr	r5, [pc, #164]	; (8c8c <next_sense_cond_call_handler+0x270>)
    8be6:	f240 2329 	movw	r3, #553	; 0x229
    8bea:	462a      	mov	r2, r5
    8bec:	492a      	ldr	r1, [pc, #168]	; (8c98 <next_sense_cond_call_handler+0x27c>)
    8bee:	4829      	ldr	r0, [pc, #164]	; (8c94 <next_sense_cond_call_handler+0x278>)
    8bf0:	f005 fb6b 	bl	e2ca <assert_print>
    8bf4:	f240 2129 	movw	r1, #553	; 0x229
    8bf8:	4628      	mov	r0, r5
    8bfa:	f005 fb5f 	bl	e2bc <assert_post_action>
    8bfe:	e7d6      	b.n	8bae <next_sense_cond_call_handler+0x192>
        case 0: return NRF_P0;
    8c00:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    8c04:	e000      	b.n	8c08 <next_sense_cond_call_handler+0x1ec>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8c06:	4925      	ldr	r1, [pc, #148]	; (8c9c <next_sense_cond_call_handler+0x280>)
    uint32_t cnf = reg->PIN_CNF[pin_number];
    8c08:	f505 73e0 	add.w	r3, r5, #448	; 0x1c0
    8c0c:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
    8c10:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    8c14:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    8c18:	f841 6023 	str.w	r6, [r1, r3, lsl #2]
    8c1c:	e029      	b.n	8c72 <next_sense_cond_call_handler+0x256>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    8c1e:	f04f 0803 	mov.w	r8, #3
    8c22:	e709      	b.n	8a38 <next_sense_cond_call_handler+0x1c>
            mask = P0_FEATURE_PINS_PRESENT;
    8c24:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    8c28:	e70e      	b.n	8a48 <next_sense_cond_call_handler+0x2c>
    switch (port)
    8c2a:	2300      	movs	r3, #0
    8c2c:	e70c      	b.n	8a48 <next_sense_cond_call_handler+0x2c>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8c2e:	4f17      	ldr	r7, [pc, #92]	; (8c8c <next_sense_cond_call_handler+0x270>)
    8c30:	f240 2329 	movw	r3, #553	; 0x229
    8c34:	463a      	mov	r2, r7
    8c36:	4918      	ldr	r1, [pc, #96]	; (8c98 <next_sense_cond_call_handler+0x27c>)
    8c38:	4816      	ldr	r0, [pc, #88]	; (8c94 <next_sense_cond_call_handler+0x278>)
    8c3a:	f005 fb46 	bl	e2ca <assert_print>
    8c3e:	f240 2129 	movw	r1, #553	; 0x229
    8c42:	4638      	mov	r0, r7
    8c44:	f005 fb3a 	bl	e2bc <assert_post_action>
    8c48:	e705      	b.n	8a56 <next_sense_cond_call_handler+0x3a>
        case 0: return NRF_P0;
    8c4a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    8c4e:	e000      	b.n	8c52 <next_sense_cond_call_handler+0x236>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8c50:	4912      	ldr	r1, [pc, #72]	; (8c9c <next_sense_cond_call_handler+0x280>)
    uint32_t cnf = reg->PIN_CNF[pin_number];
    8c52:	f507 72e0 	add.w	r2, r7, #448	; 0x1c0
    8c56:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    cnf &= ~to_update;
    8c5a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    8c5e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    8c62:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    8c66:	2d03      	cmp	r5, #3
    8c68:	d007      	beq.n	8c7a <next_sense_cond_call_handler+0x25e>
    8c6a:	2e02      	cmp	r6, #2
    8c6c:	d003      	beq.n	8c76 <next_sense_cond_call_handler+0x25a>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    8c6e:	2e03      	cmp	r6, #3
    8c70:	d008      	beq.n	8c84 <next_sense_cond_call_handler+0x268>
}
    8c72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    8c76:	2d01      	cmp	r5, #1
    8c78:	d1f9      	bne.n	8c6e <next_sense_cond_call_handler+0x252>
            call_handler(pin, trigger);
    8c7a:	4629      	mov	r1, r5
    8c7c:	4620      	mov	r0, r4
    8c7e:	f7ff fde1 	bl	8844 <call_handler>
}
    8c82:	e7f6      	b.n	8c72 <next_sense_cond_call_handler+0x256>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    8c84:	2d02      	cmp	r5, #2
    8c86:	d1f4      	bne.n	8c72 <next_sense_cond_call_handler+0x256>
    8c88:	e7f7      	b.n	8c7a <next_sense_cond_call_handler+0x25e>
    8c8a:	bf00      	nop
    8c8c:	00011010 	.word	0x00011010
    8c90:	00010414 	.word	0x00010414
    8c94:	0000fd58 	.word	0x0000fd58
    8c98:	00011044 	.word	0x00011044
    8c9c:	50000300 	.word	0x50000300

00008ca0 <port_event_handle>:
{
    8ca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8ca4:	b084      	sub	sp, #16
    NRF_GPIO_Type * gpio_regs[GPIO_COUNT] = GPIO_REG_LIST;
    8ca6:	4a65      	ldr	r2, [pc, #404]	; (8e3c <port_event_handle+0x19c>)
    8ca8:	466b      	mov	r3, sp
    8caa:	e892 0003 	ldmia.w	r2, {r0, r1}
    8cae:	e883 0003 	stmia.w	r3, {r0, r1}
    for (i = start_port; i < (start_port + length); i++)
    8cb2:	2300      	movs	r3, #0
    8cb4:	a802      	add	r0, sp, #8
    8cb6:	e00b      	b.n	8cd0 <port_event_handle+0x30>
        *p_masks = gpio_regs[i]->LATCH;
    8cb8:	aa04      	add	r2, sp, #16
    8cba:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    8cbe:	f852 2c10 	ldr.w	r2, [r2, #-16]
    8cc2:	f8d2 1520 	ldr.w	r1, [r2, #1312]	; 0x520
    8cc6:	f840 1b04 	str.w	r1, [r0], #4
        gpio_regs[i]->LATCH = *p_masks;
    8cca:	f8c2 1520 	str.w	r1, [r2, #1312]	; 0x520
    for (i = start_port; i < (start_port + length); i++)
    8cce:	3301      	adds	r3, #1
    8cd0:	2b01      	cmp	r3, #1
    8cd2:	d9f1      	bls.n	8cb8 <port_event_handle+0x18>
    8cd4:	e0ad      	b.n	8e32 <port_event_handle+0x192>
            mask = P0_FEATURE_PINS_PRESENT;
    8cd6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    8cda:	e07f      	b.n	8ddc <port_event_handle+0x13c>
    switch (port)
    8cdc:	2300      	movs	r3, #0
    8cde:	e07d      	b.n	8ddc <port_event_handle+0x13c>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8ce0:	4f57      	ldr	r7, [pc, #348]	; (8e40 <port_event_handle+0x1a0>)
    8ce2:	f240 2329 	movw	r3, #553	; 0x229
    8ce6:	463a      	mov	r2, r7
    8ce8:	4956      	ldr	r1, [pc, #344]	; (8e44 <port_event_handle+0x1a4>)
    8cea:	4857      	ldr	r0, [pc, #348]	; (8e48 <port_event_handle+0x1a8>)
    8cec:	f005 faed 	bl	e2ca <assert_print>
    8cf0:	f240 2129 	movw	r1, #553	; 0x229
    8cf4:	4638      	mov	r0, r7
    8cf6:	f005 fae1 	bl	e2bc <assert_post_action>
    8cfa:	e076      	b.n	8dea <port_event_handle+0x14a>
        case 0: return NRF_P0;
    8cfc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    8d00:	e000      	b.n	8d04 <port_event_handle+0x64>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8d02:	4b52      	ldr	r3, [pc, #328]	; (8e4c <port_event_handle+0x1ac>)
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    8d04:	f507 77e0 	add.w	r7, r7, #448	; 0x1c0
    8d08:	f853 2027 	ldr.w	r2, [r3, r7, lsl #2]
                next_sense_cond_call_handler(pin, trigger, sense);
    8d0c:	f3c2 4201 	ubfx	r2, r2, #16, #2
    8d10:	4631      	mov	r1, r6
    8d12:	4620      	mov	r0, r4
    8d14:	f7ff fe82 	bl	8a1c <next_sense_cond_call_handler>
    switch (port)
    8d18:	0963      	lsrs	r3, r4, #5
    8d1a:	d01f      	beq.n	8d5c <port_event_handle+0xbc>
    8d1c:	2b01      	cmp	r3, #1
    8d1e:	d120      	bne.n	8d62 <port_event_handle+0xc2>
            mask = P1_FEATURE_PINS_PRESENT;
    8d20:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    8d24:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    8d28:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8d2a:	f013 0f01 	tst.w	r3, #1
    8d2e:	d01a      	beq.n	8d66 <port_event_handle+0xc6>
    *p_pin = pin_number & 0x1F;
    8d30:	f004 061f 	and.w	r6, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8d34:	0964      	lsrs	r4, r4, #5
    8d36:	d024      	beq.n	8d82 <port_event_handle+0xe2>
    8d38:	2c01      	cmp	r4, #1
    8d3a:	d025      	beq.n	8d88 <port_event_handle+0xe8>
            NRFX_ASSERT(0);
    8d3c:	4c40      	ldr	r4, [pc, #256]	; (8e40 <port_event_handle+0x1a0>)
    8d3e:	f240 232e 	movw	r3, #558	; 0x22e
    8d42:	4622      	mov	r2, r4
    8d44:	4942      	ldr	r1, [pc, #264]	; (8e50 <port_event_handle+0x1b0>)
    8d46:	4840      	ldr	r0, [pc, #256]	; (8e48 <port_event_handle+0x1a8>)
    8d48:	f005 fabf 	bl	e2ca <assert_print>
    8d4c:	f240 212e 	movw	r1, #558	; 0x22e
    8d50:	4620      	mov	r0, r4
    8d52:	f005 fab3 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    8d56:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    8d5a:	e016      	b.n	8d8a <port_event_handle+0xea>
            mask = P0_FEATURE_PINS_PRESENT;
    8d5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    8d60:	e7e0      	b.n	8d24 <port_event_handle+0x84>
    switch (port)
    8d62:	2300      	movs	r3, #0
    8d64:	e7de      	b.n	8d24 <port_event_handle+0x84>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8d66:	4e36      	ldr	r6, [pc, #216]	; (8e40 <port_event_handle+0x1a0>)
    8d68:	f240 2329 	movw	r3, #553	; 0x229
    8d6c:	4632      	mov	r2, r6
    8d6e:	4935      	ldr	r1, [pc, #212]	; (8e44 <port_event_handle+0x1a4>)
    8d70:	4835      	ldr	r0, [pc, #212]	; (8e48 <port_event_handle+0x1a8>)
    8d72:	f005 faaa 	bl	e2ca <assert_print>
    8d76:	f240 2129 	movw	r1, #553	; 0x229
    8d7a:	4630      	mov	r0, r6
    8d7c:	f005 fa9e 	bl	e2bc <assert_post_action>
    8d80:	e7d6      	b.n	8d30 <port_event_handle+0x90>
        case 0: return NRF_P0;
    8d82:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    8d86:	e000      	b.n	8d8a <port_event_handle+0xea>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8d88:	4a30      	ldr	r2, [pc, #192]	; (8e4c <port_event_handle+0x1ac>)
    reg->LATCH = (1 << pin_number);
    8d8a:	2301      	movs	r3, #1
    8d8c:	40b3      	lsls	r3, r6
    8d8e:	f8c2 3520 	str.w	r3, [r2, #1312]	; 0x520
            while (latch[i])
    8d92:	ab04      	add	r3, sp, #16
    8d94:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    8d98:	f853 4c08 	ldr.w	r4, [r3, #-8]
    8d9c:	2c00      	cmp	r4, #0
    8d9e:	d03b      	beq.n	8e18 <port_event_handle+0x178>
                uint32_t pin = NRF_CTZ(latch[i]);
    8da0:	fa94 f4a4 	rbit	r4, r4
    8da4:	fab4 f484 	clz	r4, r4
                pin += 32 * i;
    8da8:	eb04 1445 	add.w	r4, r4, r5, lsl #5
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    8dac:	f104 0208 	add.w	r2, r4, #8
    8db0:	4b28      	ldr	r3, [pc, #160]	; (8e54 <port_event_handle+0x1b4>)
    8db2:	f833 6012 	ldrh.w	r6, [r3, r2, lsl #1]
    8db6:	f3c6 0682 	ubfx	r6, r6, #2, #3
 * @param[in,out] p_mask Pointer to mask with bit fields.
 */
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    8dba:	08e1      	lsrs	r1, r4, #3
    bit = BITMASK_RELBIT_GET(bit);
    8dbc:	f004 0207 	and.w	r2, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    8dc0:	a802      	add	r0, sp, #8
    8dc2:	2301      	movs	r3, #1
    8dc4:	fa03 f202 	lsl.w	r2, r3, r2
    8dc8:	5c43      	ldrb	r3, [r0, r1]
    8dca:	ea23 0302 	bic.w	r3, r3, r2
    8dce:	5443      	strb	r3, [r0, r1]
    switch (port)
    8dd0:	0963      	lsrs	r3, r4, #5
    8dd2:	d080      	beq.n	8cd6 <port_event_handle+0x36>
    8dd4:	2b01      	cmp	r3, #1
    8dd6:	d181      	bne.n	8cdc <port_event_handle+0x3c>
            mask = P1_FEATURE_PINS_PRESENT;
    8dd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    8ddc:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    8de0:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8de2:	f013 0f01 	tst.w	r3, #1
    8de6:	f43f af7b 	beq.w	8ce0 <port_event_handle+0x40>
    *p_pin = pin_number & 0x1F;
    8dea:	f004 071f 	and.w	r7, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8dee:	0963      	lsrs	r3, r4, #5
    8df0:	d084      	beq.n	8cfc <port_event_handle+0x5c>
    8df2:	2b01      	cmp	r3, #1
    8df4:	d085      	beq.n	8d02 <port_event_handle+0x62>
            NRFX_ASSERT(0);
    8df6:	f8df 8048 	ldr.w	r8, [pc, #72]	; 8e40 <port_event_handle+0x1a0>
    8dfa:	f240 232e 	movw	r3, #558	; 0x22e
    8dfe:	4642      	mov	r2, r8
    8e00:	4913      	ldr	r1, [pc, #76]	; (8e50 <port_event_handle+0x1b0>)
    8e02:	4811      	ldr	r0, [pc, #68]	; (8e48 <port_event_handle+0x1a8>)
    8e04:	f005 fa61 	bl	e2ca <assert_print>
    8e08:	f240 212e 	movw	r1, #558	; 0x22e
    8e0c:	4640      	mov	r0, r8
    8e0e:	f005 fa55 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    8e12:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    8e16:	e775      	b.n	8d04 <port_event_handle+0x64>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    8e18:	3501      	adds	r5, #1
    8e1a:	2d01      	cmp	r5, #1
    8e1c:	d9b9      	bls.n	8d92 <port_event_handle+0xf2>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    8e1e:	4b0e      	ldr	r3, [pc, #56]	; (8e58 <port_event_handle+0x1b8>)
    8e20:	2200      	movs	r2, #0
    8e22:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    8e26:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
    } while (latch_pending_read_and_check(latch));
    8e2a:	a802      	add	r0, sp, #8
    8e2c:	f7ff fdce 	bl	89cc <latch_pending_read_and_check>
    8e30:	b108      	cbz	r0, 8e36 <port_event_handle+0x196>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    8e32:	2500      	movs	r5, #0
    8e34:	e7f1      	b.n	8e1a <port_event_handle+0x17a>
}
    8e36:	b004      	add	sp, #16
    8e38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8e3c:	0000fa40 	.word	0x0000fa40
    8e40:	00011010 	.word	0x00011010
    8e44:	00011044 	.word	0x00011044
    8e48:	0000fd58 	.word	0x0000fd58
    8e4c:	50000300 	.word	0x50000300
    8e50:	00010414 	.word	0x00010414
    8e54:	20004060 	.word	0x20004060
    8e58:	40006000 	.word	0x40006000

00008e5c <nrfx_gpiote_input_configure>:
{
    8e5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8e60:	4604      	mov	r4, r0
    8e62:	4615      	mov	r5, r2
    8e64:	461e      	mov	r6, r3
    if (p_input_config)
    8e66:	2900      	cmp	r1, #0
    8e68:	d064      	beq.n	8f34 <nrfx_gpiote_input_configure+0xd8>
    8e6a:	4688      	mov	r8, r1
        if (pin_is_task_output(pin))
    8e6c:	f006 f805 	bl	ee7a <pin_is_task_output>
    8e70:	2800      	cmp	r0, #0
    8e72:	f040 80cd 	bne.w	9010 <nrfx_gpiote_input_configure+0x1b4>
    switch (port)
    8e76:	0963      	lsrs	r3, r4, #5
    8e78:	d020      	beq.n	8ebc <nrfx_gpiote_input_configure+0x60>
    8e7a:	2b01      	cmp	r3, #1
    8e7c:	d121      	bne.n	8ec2 <nrfx_gpiote_input_configure+0x66>
            mask = P1_FEATURE_PINS_PRESENT;
    8e7e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    8e82:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    8e86:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8e88:	f013 0f01 	tst.w	r3, #1
    8e8c:	d01b      	beq.n	8ec6 <nrfx_gpiote_input_configure+0x6a>
    *p_pin = pin_number & 0x1F;
    8e8e:	f004 071f 	and.w	r7, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8e92:	0963      	lsrs	r3, r4, #5
    8e94:	d025      	beq.n	8ee2 <nrfx_gpiote_input_configure+0x86>
    8e96:	2b01      	cmp	r3, #1
    8e98:	d026      	beq.n	8ee8 <nrfx_gpiote_input_configure+0x8c>
            NRFX_ASSERT(0);
    8e9a:	f8df 9184 	ldr.w	r9, [pc, #388]	; 9020 <nrfx_gpiote_input_configure+0x1c4>
    8e9e:	f240 232e 	movw	r3, #558	; 0x22e
    8ea2:	464a      	mov	r2, r9
    8ea4:	495f      	ldr	r1, [pc, #380]	; (9024 <nrfx_gpiote_input_configure+0x1c8>)
    8ea6:	4860      	ldr	r0, [pc, #384]	; (9028 <nrfx_gpiote_input_configure+0x1cc>)
    8ea8:	f005 fa0f 	bl	e2ca <assert_print>
    8eac:	f240 212e 	movw	r1, #558	; 0x22e
    8eb0:	4648      	mov	r0, r9
    8eb2:	f005 fa03 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    8eb6:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    8eba:	e016      	b.n	8eea <nrfx_gpiote_input_configure+0x8e>
            mask = P0_FEATURE_PINS_PRESENT;
    8ebc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    8ec0:	e7df      	b.n	8e82 <nrfx_gpiote_input_configure+0x26>
    switch (port)
    8ec2:	2300      	movs	r3, #0
    8ec4:	e7dd      	b.n	8e82 <nrfx_gpiote_input_configure+0x26>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8ec6:	4f56      	ldr	r7, [pc, #344]	; (9020 <nrfx_gpiote_input_configure+0x1c4>)
    8ec8:	f240 2329 	movw	r3, #553	; 0x229
    8ecc:	463a      	mov	r2, r7
    8ece:	4957      	ldr	r1, [pc, #348]	; (902c <nrfx_gpiote_input_configure+0x1d0>)
    8ed0:	4855      	ldr	r0, [pc, #340]	; (9028 <nrfx_gpiote_input_configure+0x1cc>)
    8ed2:	f005 f9fa 	bl	e2ca <assert_print>
    8ed6:	f240 2129 	movw	r1, #553	; 0x229
    8eda:	4638      	mov	r0, r7
    8edc:	f005 f9ee 	bl	e2bc <assert_post_action>
    8ee0:	e7d5      	b.n	8e8e <nrfx_gpiote_input_configure+0x32>
        case 0: return NRF_P0;
    8ee2:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    8ee6:	e000      	b.n	8eea <nrfx_gpiote_input_configure+0x8e>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8ee8:	4951      	ldr	r1, [pc, #324]	; (9030 <nrfx_gpiote_input_configure+0x1d4>)
    uint32_t cnf = reg->PIN_CNF[pin_number];
    8eea:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
    8eee:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    8ef2:	f1b8 0f00 	cmp.w	r8, #0
    8ef6:	d03f      	beq.n	8f78 <nrfx_gpiote_input_configure+0x11c>
    8ef8:	220c      	movs	r2, #12
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    8efa:	f042 0203 	orr.w	r2, r2, #3
    cnf &= ~to_update;
    8efe:	ea23 0302 	bic.w	r3, r3, r2
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    8f02:	f1b8 0f00 	cmp.w	r8, #0
    8f06:	d039      	beq.n	8f7c <nrfx_gpiote_input_configure+0x120>
    8f08:	f898 2000 	ldrb.w	r2, [r8]
    8f0c:	0092      	lsls	r2, r2, #2
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    8f0e:	4313      	orrs	r3, r2
    reg->PIN_CNF[pin_number] = cnf;
    8f10:	f507 77e0 	add.w	r7, r7, #448	; 0x1c0
    8f14:	f841 3027 	str.w	r3, [r1, r7, lsl #2]
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    8f18:	4a46      	ldr	r2, [pc, #280]	; (9034 <nrfx_gpiote_input_configure+0x1d8>)
    8f1a:	f104 0108 	add.w	r1, r4, #8
    8f1e:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    8f22:	f023 0302 	bic.w	r3, r3, #2
    8f26:	b29b      	uxth	r3, r3
    8f28:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    8f2c:	f043 0301 	orr.w	r3, r3, #1
    8f30:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    8f34:	b1bd      	cbz	r5, 8f66 <nrfx_gpiote_input_configure+0x10a>
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    8f36:	782f      	ldrb	r7, [r5, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    8f38:	f8d5 8004 	ldr.w	r8, [r5, #4]
        if (pin_is_output(pin))
    8f3c:	4620      	mov	r0, r4
    8f3e:	f7ff fc2f 	bl	87a0 <pin_is_output>
    8f42:	b1e8      	cbz	r0, 8f80 <nrfx_gpiote_input_configure+0x124>
            if (use_evt)
    8f44:	f1b8 0f00 	cmp.w	r8, #0
    8f48:	d164      	bne.n	9014 <nrfx_gpiote_input_configure+0x1b8>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    8f4a:	4a3a      	ldr	r2, [pc, #232]	; (9034 <nrfx_gpiote_input_configure+0x1d8>)
    8f4c:	f104 0108 	add.w	r1, r4, #8
    8f50:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    8f54:	f023 031c 	bic.w	r3, r3, #28
    8f58:	b29b      	uxth	r3, r3
    8f5a:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    8f5e:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
    8f62:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_handler_config)
    8f66:	2e00      	cmp	r6, #0
    8f68:	d058      	beq.n	901c <nrfx_gpiote_input_configure+0x1c0>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    8f6a:	6872      	ldr	r2, [r6, #4]
    8f6c:	6831      	ldr	r1, [r6, #0]
    8f6e:	4620      	mov	r0, r4
    8f70:	f7ff fcd4 	bl	891c <pin_handler_set>
}
    8f74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    8f78:	2200      	movs	r2, #0
    8f7a:	e7be      	b.n	8efa <nrfx_gpiote_input_configure+0x9e>
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    8f7c:	2200      	movs	r2, #0
    8f7e:	e7c6      	b.n	8f0e <nrfx_gpiote_input_configure+0xb2>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    8f80:	4a2c      	ldr	r2, [pc, #176]	; (9034 <nrfx_gpiote_input_configure+0x1d8>)
    8f82:	f104 0108 	add.w	r1, r4, #8
    8f86:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    8f8a:	f023 0320 	bic.w	r3, r3, #32
    8f8e:	04db      	lsls	r3, r3, #19
    8f90:	0cdb      	lsrs	r3, r3, #19
    8f92:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
            if (use_evt)
    8f96:	f1b8 0f00 	cmp.w	r8, #0
    8f9a:	d0d6      	beq.n	8f4a <nrfx_gpiote_input_configure+0xee>
                if (!edge)
    8f9c:	2f03      	cmp	r7, #3
    8f9e:	d83b      	bhi.n	9018 <nrfx_gpiote_input_configure+0x1bc>
                uint8_t ch = *p_trigger_config->p_in_channel;
    8fa0:	686b      	ldr	r3, [r5, #4]
    8fa2:	781d      	ldrb	r5, [r3, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    8fa4:	b937      	cbnz	r7, 8fb4 <nrfx_gpiote_input_configure+0x158>
    p_reg->CONFIG[idx] = 0;
    8fa6:	f505 75a2 	add.w	r5, r5, #324	; 0x144
    8faa:	4b23      	ldr	r3, [pc, #140]	; (9038 <nrfx_gpiote_input_configure+0x1dc>)
    8fac:	2200      	movs	r2, #0
    8fae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    8fb2:	e7ca      	b.n	8f4a <nrfx_gpiote_input_configure+0xee>
                    nrf_gpiote_polarity_t polarity = gpiote_trigger_to_polarity(trigger);
    8fb4:	4638      	mov	r0, r7
    8fb6:	f005 ff77 	bl	eea8 <gpiote_trigger_to_polarity>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    8fba:	4b1f      	ldr	r3, [pc, #124]	; (9038 <nrfx_gpiote_input_configure+0x1dc>)
    8fbc:	f505 72a2 	add.w	r2, r5, #324	; 0x144
    8fc0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    8fc4:	f021 0103 	bic.w	r1, r1, #3
    8fc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    8fcc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    8fd0:	f421 314f 	bic.w	r1, r1, #211968	; 0x33c00
    8fd4:	f421 7140 	bic.w	r1, r1, #768	; 0x300
    8fd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    8fdc:	f853 c022 	ldr.w	ip, [r3, r2, lsl #2]
    8fe0:	0221      	lsls	r1, r4, #8
    8fe2:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
    8fe6:	0400      	lsls	r0, r0, #16
    8fe8:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    8fec:	4301      	orrs	r1, r0
    8fee:	ea4c 0101 	orr.w	r1, ip, r1
    8ff2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    8ff6:	036b      	lsls	r3, r5, #13
    8ff8:	b29b      	uxth	r3, r3
    8ffa:	4a0e      	ldr	r2, [pc, #56]	; (9034 <nrfx_gpiote_input_configure+0x1d8>)
    8ffc:	f104 0108 	add.w	r1, r4, #8
    9000:	f832 0011 	ldrh.w	r0, [r2, r1, lsl #1]
    9004:	4303      	orrs	r3, r0
    9006:	f043 0320 	orr.w	r3, r3, #32
    900a:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    900e:	e79c      	b.n	8f4a <nrfx_gpiote_input_configure+0xee>
            return NRFX_ERROR_INVALID_PARAM;
    9010:	480a      	ldr	r0, [pc, #40]	; (903c <nrfx_gpiote_input_configure+0x1e0>)
    9012:	e7af      	b.n	8f74 <nrfx_gpiote_input_configure+0x118>
                return NRFX_ERROR_INVALID_PARAM;
    9014:	4809      	ldr	r0, [pc, #36]	; (903c <nrfx_gpiote_input_configure+0x1e0>)
    9016:	e7ad      	b.n	8f74 <nrfx_gpiote_input_configure+0x118>
                    return NRFX_ERROR_INVALID_PARAM;
    9018:	4808      	ldr	r0, [pc, #32]	; (903c <nrfx_gpiote_input_configure+0x1e0>)
    901a:	e7ab      	b.n	8f74 <nrfx_gpiote_input_configure+0x118>
        err = NRFX_SUCCESS;
    901c:	4808      	ldr	r0, [pc, #32]	; (9040 <nrfx_gpiote_input_configure+0x1e4>)
    901e:	e7a9      	b.n	8f74 <nrfx_gpiote_input_configure+0x118>
    9020:	00011010 	.word	0x00011010
    9024:	00010414 	.word	0x00010414
    9028:	0000fd58 	.word	0x0000fd58
    902c:	00011044 	.word	0x00011044
    9030:	50000300 	.word	0x50000300
    9034:	20004060 	.word	0x20004060
    9038:	40006000 	.word	0x40006000
    903c:	0bad0004 	.word	0x0bad0004
    9040:	0bad0000 	.word	0x0bad0000

00009044 <nrfx_gpiote_output_configure>:
{
    9044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    9048:	4604      	mov	r4, r0
    904a:	4615      	mov	r5, r2
    if (p_config)
    904c:	2900      	cmp	r1, #0
    904e:	f000 8086 	beq.w	915e <nrfx_gpiote_output_configure+0x11a>
    9052:	460f      	mov	r7, r1
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    9054:	f005 ff20 	bl	ee98 <pin_is_input>
    9058:	b128      	cbz	r0, 9066 <nrfx_gpiote_output_configure+0x22>
    905a:	4620      	mov	r0, r4
    905c:	f7ff fb8a 	bl	8774 <pin_in_use_by_te>
    9060:	2800      	cmp	r0, #0
    9062:	f040 80ce 	bne.w	9202 <nrfx_gpiote_output_configure+0x1be>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    9066:	4620      	mov	r0, r4
    9068:	f7ff fb8e 	bl	8788 <pin_has_trigger>
    906c:	b118      	cbz	r0, 9076 <nrfx_gpiote_output_configure+0x32>
    906e:	787b      	ldrb	r3, [r7, #1]
    9070:	2b01      	cmp	r3, #1
    9072:	f000 80c8 	beq.w	9206 <nrfx_gpiote_output_configure+0x1c2>
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    9076:	f107 0901 	add.w	r9, r7, #1
    907a:	f107 0802 	add.w	r8, r7, #2
    switch (port)
    907e:	0963      	lsrs	r3, r4, #5
    9080:	d020      	beq.n	90c4 <nrfx_gpiote_output_configure+0x80>
    9082:	2b01      	cmp	r3, #1
    9084:	d121      	bne.n	90ca <nrfx_gpiote_output_configure+0x86>
            mask = P1_FEATURE_PINS_PRESENT;
    9086:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    908a:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    908e:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    9090:	f013 0f01 	tst.w	r3, #1
    9094:	d01b      	beq.n	90ce <nrfx_gpiote_output_configure+0x8a>
    *p_pin = pin_number & 0x1F;
    9096:	f004 061f 	and.w	r6, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    909a:	0963      	lsrs	r3, r4, #5
    909c:	d025      	beq.n	90ea <nrfx_gpiote_output_configure+0xa6>
    909e:	2b01      	cmp	r3, #1
    90a0:	d026      	beq.n	90f0 <nrfx_gpiote_output_configure+0xac>
            NRFX_ASSERT(0);
    90a2:	f8df a170 	ldr.w	sl, [pc, #368]	; 9214 <nrfx_gpiote_output_configure+0x1d0>
    90a6:	f240 232e 	movw	r3, #558	; 0x22e
    90aa:	4652      	mov	r2, sl
    90ac:	495a      	ldr	r1, [pc, #360]	; (9218 <nrfx_gpiote_output_configure+0x1d4>)
    90ae:	485b      	ldr	r0, [pc, #364]	; (921c <nrfx_gpiote_output_configure+0x1d8>)
    90b0:	f005 f90b 	bl	e2ca <assert_print>
    90b4:	f240 212e 	movw	r1, #558	; 0x22e
    90b8:	4650      	mov	r0, sl
    90ba:	f005 f8ff 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    90be:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    90c2:	e016      	b.n	90f2 <nrfx_gpiote_output_configure+0xae>
            mask = P0_FEATURE_PINS_PRESENT;
    90c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    90c8:	e7df      	b.n	908a <nrfx_gpiote_output_configure+0x46>
    switch (port)
    90ca:	2300      	movs	r3, #0
    90cc:	e7dd      	b.n	908a <nrfx_gpiote_output_configure+0x46>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    90ce:	4e51      	ldr	r6, [pc, #324]	; (9214 <nrfx_gpiote_output_configure+0x1d0>)
    90d0:	f240 2329 	movw	r3, #553	; 0x229
    90d4:	4632      	mov	r2, r6
    90d6:	4952      	ldr	r1, [pc, #328]	; (9220 <nrfx_gpiote_output_configure+0x1dc>)
    90d8:	4850      	ldr	r0, [pc, #320]	; (921c <nrfx_gpiote_output_configure+0x1d8>)
    90da:	f005 f8f6 	bl	e2ca <assert_print>
    90de:	f240 2129 	movw	r1, #553	; 0x229
    90e2:	4630      	mov	r0, r6
    90e4:	f005 f8ea 	bl	e2bc <assert_post_action>
    90e8:	e7d5      	b.n	9096 <nrfx_gpiote_output_configure+0x52>
        case 0: return NRF_P0;
    90ea:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    90ee:	e000      	b.n	90f2 <nrfx_gpiote_output_configure+0xae>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    90f0:	4a4c      	ldr	r2, [pc, #304]	; (9224 <nrfx_gpiote_output_configure+0x1e0>)
    uint32_t cnf = reg->PIN_CNF[pin_number];
    90f2:	f506 73e0 	add.w	r3, r6, #448	; 0x1c0
    90f6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    90fa:	f1b9 0f00 	cmp.w	r9, #0
    90fe:	d04b      	beq.n	9198 <nrfx_gpiote_output_configure+0x154>
    9100:	2302      	movs	r3, #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    9102:	f043 0301 	orr.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    9106:	f1b8 0f00 	cmp.w	r8, #0
    910a:	d047      	beq.n	919c <nrfx_gpiote_output_configure+0x158>
    910c:	200c      	movs	r0, #12
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    910e:	4303      	orrs	r3, r0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    9110:	2f00      	cmp	r7, #0
    9112:	d045      	beq.n	91a0 <nrfx_gpiote_output_configure+0x15c>
    9114:	f44f 60e0 	mov.w	r0, #1792	; 0x700
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    9118:	4303      	orrs	r3, r0
    cnf &= ~to_update;
    911a:	ea21 0103 	bic.w	r1, r1, r3
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    911e:	f1b9 0f00 	cmp.w	r9, #0
    9122:	d03f      	beq.n	91a4 <nrfx_gpiote_output_configure+0x160>
    9124:	787b      	ldrb	r3, [r7, #1]
    9126:	005b      	lsls	r3, r3, #1
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    9128:	f043 0301 	orr.w	r3, r3, #1
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    912c:	f1b8 0f00 	cmp.w	r8, #0
    9130:	d03a      	beq.n	91a8 <nrfx_gpiote_output_configure+0x164>
    9132:	78b8      	ldrb	r0, [r7, #2]
    9134:	0080      	lsls	r0, r0, #2
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    9136:	4303      	orrs	r3, r0
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    9138:	2f00      	cmp	r7, #0
    913a:	d037      	beq.n	91ac <nrfx_gpiote_output_configure+0x168>
    913c:	7838      	ldrb	r0, [r7, #0]
    913e:	0200      	lsls	r0, r0, #8
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    9140:	4303      	orrs	r3, r0
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    9142:	430b      	orrs	r3, r1
    reg->PIN_CNF[pin_number] = cnf;
    9144:	f506 76e0 	add.w	r6, r6, #448	; 0x1c0
    9148:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    914c:	4a36      	ldr	r2, [pc, #216]	; (9228 <nrfx_gpiote_output_configure+0x1e4>)
    914e:	f104 0108 	add.w	r1, r4, #8
    9152:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    9156:	f043 0303 	orr.w	r3, r3, #3
    915a:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_task_config)
    915e:	2d00      	cmp	r5, #0
    9160:	d053      	beq.n	920a <nrfx_gpiote_output_configure+0x1c6>
        if (pin_is_input(pin))
    9162:	4620      	mov	r0, r4
    9164:	f005 fe98 	bl	ee98 <pin_is_input>
    9168:	2800      	cmp	r0, #0
    916a:	d150      	bne.n	920e <nrfx_gpiote_output_configure+0x1ca>
        uint32_t ch = p_task_config->task_ch;
    916c:	782b      	ldrb	r3, [r5, #0]
    p_reg->CONFIG[idx] = 0;
    916e:	f503 71a2 	add.w	r1, r3, #324	; 0x144
    9172:	4a2e      	ldr	r2, [pc, #184]	; (922c <nrfx_gpiote_output_configure+0x1e8>)
    9174:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    9178:	492b      	ldr	r1, [pc, #172]	; (9228 <nrfx_gpiote_output_configure+0x1e4>)
    917a:	f104 0008 	add.w	r0, r4, #8
    917e:	f831 2010 	ldrh.w	r2, [r1, r0, lsl #1]
    9182:	f022 0220 	bic.w	r2, r2, #32
    9186:	04d2      	lsls	r2, r2, #19
    9188:	0cd2      	lsrs	r2, r2, #19
    918a:	f821 2010 	strh.w	r2, [r1, r0, lsl #1]
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    918e:	786a      	ldrb	r2, [r5, #1]
    9190:	b972      	cbnz	r2, 91b0 <nrfx_gpiote_output_configure+0x16c>
    return NRFX_SUCCESS;
    9192:	4827      	ldr	r0, [pc, #156]	; (9230 <nrfx_gpiote_output_configure+0x1ec>)
}
    9194:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    9198:	2300      	movs	r3, #0
    919a:	e7b2      	b.n	9102 <nrfx_gpiote_output_configure+0xbe>
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    919c:	2000      	movs	r0, #0
    919e:	e7b6      	b.n	910e <nrfx_gpiote_output_configure+0xca>
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    91a0:	2000      	movs	r0, #0
    91a2:	e7b9      	b.n	9118 <nrfx_gpiote_output_configure+0xd4>
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    91a4:	2300      	movs	r3, #0
    91a6:	e7bf      	b.n	9128 <nrfx_gpiote_output_configure+0xe4>
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    91a8:	2000      	movs	r0, #0
    91aa:	e7c4      	b.n	9136 <nrfx_gpiote_output_configure+0xf2>
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    91ac:	2000      	movs	r0, #0
    91ae:	e7c7      	b.n	9140 <nrfx_gpiote_output_configure+0xfc>
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    91b0:	78af      	ldrb	r7, [r5, #2]
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    91b2:	481e      	ldr	r0, [pc, #120]	; (922c <nrfx_gpiote_output_configure+0x1e8>)
    91b4:	f503 75a2 	add.w	r5, r3, #324	; 0x144
    91b8:	f850 1025 	ldr.w	r1, [r0, r5, lsl #2]
    91bc:	f421 1199 	bic.w	r1, r1, #1253376	; 0x132000
    91c0:	f421 51f8 	bic.w	r1, r1, #7936	; 0x1f00
    91c4:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    91c8:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
    91cc:	0221      	lsls	r1, r4, #8
    91ce:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    91d2:	0412      	lsls	r2, r2, #16
    91d4:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    91d8:	430a      	orrs	r2, r1
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    91da:	0539      	lsls	r1, r7, #20
    91dc:	f401 1180 	and.w	r1, r1, #1048576	; 0x100000
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    91e0:	430a      	orrs	r2, r1
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    91e2:	4332      	orrs	r2, r6
    91e4:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    91e8:	035b      	lsls	r3, r3, #13
    91ea:	b29b      	uxth	r3, r3
    91ec:	4a0e      	ldr	r2, [pc, #56]	; (9228 <nrfx_gpiote_output_configure+0x1e4>)
    91ee:	3408      	adds	r4, #8
    91f0:	f832 1014 	ldrh.w	r1, [r2, r4, lsl #1]
    91f4:	430b      	orrs	r3, r1
    91f6:	f043 0320 	orr.w	r3, r3, #32
    91fa:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
    return NRFX_SUCCESS;
    91fe:	480c      	ldr	r0, [pc, #48]	; (9230 <nrfx_gpiote_output_configure+0x1ec>)
    9200:	e7c8      	b.n	9194 <nrfx_gpiote_output_configure+0x150>
    9202:	480c      	ldr	r0, [pc, #48]	; (9234 <nrfx_gpiote_output_configure+0x1f0>)
    9204:	e7c6      	b.n	9194 <nrfx_gpiote_output_configure+0x150>
    9206:	480b      	ldr	r0, [pc, #44]	; (9234 <nrfx_gpiote_output_configure+0x1f0>)
    9208:	e7c4      	b.n	9194 <nrfx_gpiote_output_configure+0x150>
    920a:	4809      	ldr	r0, [pc, #36]	; (9230 <nrfx_gpiote_output_configure+0x1ec>)
    920c:	e7c2      	b.n	9194 <nrfx_gpiote_output_configure+0x150>
            return NRFX_ERROR_INVALID_PARAM;
    920e:	4809      	ldr	r0, [pc, #36]	; (9234 <nrfx_gpiote_output_configure+0x1f0>)
    9210:	e7c0      	b.n	9194 <nrfx_gpiote_output_configure+0x150>
    9212:	bf00      	nop
    9214:	00011010 	.word	0x00011010
    9218:	00010414 	.word	0x00010414
    921c:	0000fd58 	.word	0x0000fd58
    9220:	00011044 	.word	0x00011044
    9224:	50000300 	.word	0x50000300
    9228:	20004060 	.word	0x20004060
    922c:	40006000 	.word	0x40006000
    9230:	0bad0000 	.word	0x0bad0000
    9234:	0bad0004 	.word	0x0bad0004

00009238 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    9238:	4b01      	ldr	r3, [pc, #4]	; (9240 <nrfx_gpiote_global_callback_set+0x8>)
    923a:	6098      	str	r0, [r3, #8]
    m_cb.global_handler.p_context = p_context;
    923c:	60d9      	str	r1, [r3, #12]
}
    923e:	4770      	bx	lr
    9240:	20004060 	.word	0x20004060

00009244 <nrfx_gpiote_channel_get>:
{
    9244:	b570      	push	{r4, r5, r6, lr}
    9246:	4604      	mov	r4, r0
    NRFX_ASSERT(p_channel);
    9248:	460d      	mov	r5, r1
    924a:	b159      	cbz	r1, 9264 <nrfx_gpiote_channel_get+0x20>
    if (pin_in_use_by_te(pin))
    924c:	4620      	mov	r0, r4
    924e:	f7ff fa91 	bl	8774 <pin_in_use_by_te>
    9252:	b1a8      	cbz	r0, 9280 <nrfx_gpiote_channel_get+0x3c>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    9254:	3408      	adds	r4, #8
    9256:	4b0b      	ldr	r3, [pc, #44]	; (9284 <nrfx_gpiote_channel_get+0x40>)
    9258:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    925c:	0b5b      	lsrs	r3, r3, #13
    925e:	702b      	strb	r3, [r5, #0]
        return NRFX_SUCCESS;
    9260:	4809      	ldr	r0, [pc, #36]	; (9288 <nrfx_gpiote_channel_get+0x44>)
}
    9262:	bd70      	pop	{r4, r5, r6, pc}
    NRFX_ASSERT(p_channel);
    9264:	4e09      	ldr	r6, [pc, #36]	; (928c <nrfx_gpiote_channel_get+0x48>)
    9266:	f240 2335 	movw	r3, #565	; 0x235
    926a:	4632      	mov	r2, r6
    926c:	4908      	ldr	r1, [pc, #32]	; (9290 <nrfx_gpiote_channel_get+0x4c>)
    926e:	4809      	ldr	r0, [pc, #36]	; (9294 <nrfx_gpiote_channel_get+0x50>)
    9270:	f005 f82b 	bl	e2ca <assert_print>
    9274:	f240 2135 	movw	r1, #565	; 0x235
    9278:	4630      	mov	r0, r6
    927a:	f005 f81f 	bl	e2bc <assert_post_action>
    927e:	e7e5      	b.n	924c <nrfx_gpiote_channel_get+0x8>
        return NRFX_ERROR_INVALID_PARAM;
    9280:	4805      	ldr	r0, [pc, #20]	; (9298 <nrfx_gpiote_channel_get+0x54>)
    9282:	e7ee      	b.n	9262 <nrfx_gpiote_channel_get+0x1e>
    9284:	20004060 	.word	0x20004060
    9288:	0bad0000 	.word	0x0bad0000
    928c:	00011234 	.word	0x00011234
    9290:	00011288 	.word	0x00011288
    9294:	0000fd58 	.word	0x0000fd58
    9298:	0bad0004 	.word	0x0bad0004

0000929c <nrfx_gpiote_init>:
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    929c:	4b10      	ldr	r3, [pc, #64]	; (92e0 <nrfx_gpiote_init+0x44>)
    929e:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
    92a2:	b10b      	cbz	r3, 92a8 <nrfx_gpiote_init+0xc>
        return err_code;
    92a4:	480f      	ldr	r0, [pc, #60]	; (92e4 <nrfx_gpiote_init+0x48>)
}
    92a6:	4770      	bx	lr
{
    92a8:	b510      	push	{r4, lr}
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    92aa:	4c0d      	ldr	r4, [pc, #52]	; (92e0 <nrfx_gpiote_init+0x44>)
    92ac:	2260      	movs	r2, #96	; 0x60
    92ae:	2100      	movs	r1, #0
    92b0:	f104 0010 	add.w	r0, r4, #16
    92b4:	f005 ff1c 	bl	f0f0 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    92b8:	2006      	movs	r0, #6
    92ba:	f7fc fa8f 	bl	57dc <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    92be:	4b0a      	ldr	r3, [pc, #40]	; (92e8 <nrfx_gpiote_init+0x4c>)
    92c0:	2200      	movs	r2, #0
    92c2:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    92c6:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    92ca:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    92ce:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    92d2:	2301      	movs	r3, #1
    92d4:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    92d8:	6763      	str	r3, [r4, #116]	; 0x74
    return err_code;
    92da:	4804      	ldr	r0, [pc, #16]	; (92ec <nrfx_gpiote_init+0x50>)
}
    92dc:	bd10      	pop	{r4, pc}
    92de:	bf00      	nop
    92e0:	20004060 	.word	0x20004060
    92e4:	0bad0005 	.word	0x0bad0005
    92e8:	40006000 	.word	0x40006000
    92ec:	0bad0000 	.word	0x0bad0000

000092f0 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    92f0:	4b03      	ldr	r3, [pc, #12]	; (9300 <nrfx_gpiote_is_init+0x10>)
    92f2:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    92f6:	3800      	subs	r0, #0
    92f8:	bf18      	it	ne
    92fa:	2001      	movne	r0, #1
    92fc:	4770      	bx	lr
    92fe:	bf00      	nop
    9300:	20004060 	.word	0x20004060

00009304 <nrfx_gpiote_channel_free>:
{
    9304:	b508      	push	{r3, lr}
    9306:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    9308:	4801      	ldr	r0, [pc, #4]	; (9310 <nrfx_gpiote_channel_free+0xc>)
    930a:	f7ff f855 	bl	83b8 <nrfx_flag32_free>
}
    930e:	bd08      	pop	{r3, pc}
    9310:	200040d0 	.word	0x200040d0

00009314 <nrfx_gpiote_channel_alloc>:
{
    9314:	b508      	push	{r3, lr}
    9316:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    9318:	4801      	ldr	r0, [pc, #4]	; (9320 <nrfx_gpiote_channel_alloc+0xc>)
    931a:	f7ff f825 	bl	8368 <nrfx_flag32_alloc>
}
    931e:	bd08      	pop	{r3, pc}
    9320:	200040d0 	.word	0x200040d0

00009324 <nrfx_gpiote_trigger_enable>:
{
    9324:	b570      	push	{r4, r5, r6, lr}
    9326:	4604      	mov	r4, r0
    9328:	460d      	mov	r5, r1
    NRFX_ASSERT(pin_has_trigger(pin));
    932a:	f7ff fa2d 	bl	8788 <pin_has_trigger>
    932e:	b1b8      	cbz	r0, 9360 <nrfx_gpiote_trigger_enable+0x3c>
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    9330:	4620      	mov	r0, r4
    9332:	f7ff fa1f 	bl	8774 <pin_in_use_by_te>
    9336:	b118      	cbz	r0, 9340 <nrfx_gpiote_trigger_enable+0x1c>
    9338:	4620      	mov	r0, r4
    933a:	f005 fdad 	bl	ee98 <pin_is_input>
    933e:	b9e8      	cbnz	r0, 937c <nrfx_gpiote_trigger_enable+0x58>
        NRFX_ASSERT(int_enable);
    9340:	2d00      	cmp	r5, #0
    9342:	d04c      	beq.n	93de <nrfx_gpiote_trigger_enable+0xba>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    9344:	f104 0308 	add.w	r3, r4, #8
    9348:	4a70      	ldr	r2, [pc, #448]	; (950c <nrfx_gpiote_trigger_enable+0x1e8>)
    934a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    934e:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    9352:	2b04      	cmp	r3, #4
    9354:	f000 8092 	beq.w	947c <nrfx_gpiote_trigger_enable+0x158>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    9358:	2b05      	cmp	r3, #5
    935a:	d14e      	bne.n	93fa <nrfx_gpiote_trigger_enable+0xd6>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    935c:	2602      	movs	r6, #2
    935e:	e08e      	b.n	947e <nrfx_gpiote_trigger_enable+0x15a>
    NRFX_ASSERT(pin_has_trigger(pin));
    9360:	4e6b      	ldr	r6, [pc, #428]	; (9510 <nrfx_gpiote_trigger_enable+0x1ec>)
    9362:	f240 33df 	movw	r3, #991	; 0x3df
    9366:	4632      	mov	r2, r6
    9368:	496a      	ldr	r1, [pc, #424]	; (9514 <nrfx_gpiote_trigger_enable+0x1f0>)
    936a:	486b      	ldr	r0, [pc, #428]	; (9518 <nrfx_gpiote_trigger_enable+0x1f4>)
    936c:	f004 ffad 	bl	e2ca <assert_print>
    9370:	f240 31df 	movw	r1, #991	; 0x3df
    9374:	4630      	mov	r0, r6
    9376:	f004 ffa1 	bl	e2bc <assert_post_action>
    937a:	e7d9      	b.n	9330 <nrfx_gpiote_trigger_enable+0xc>
        uint8_t ch = pin_te_get(pin);
    937c:	4620      	mov	r0, r4
    937e:	f7ff fa19 	bl	87b4 <pin_te_get>
    9382:	4604      	mov	r4, r0
}
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    9384:	2807      	cmp	r0, #7
    9386:	d81c      	bhi.n	93c2 <nrfx_gpiote_trigger_enable+0x9e>
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    9388:	00a3      	lsls	r3, r4, #2
    938a:	f503 7380 	add.w	r3, r3, #256	; 0x100
    938e:	b29b      	uxth	r3, r3
    return ((uint32_t)p_reg + event);
    9390:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    9394:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    9398:	2200      	movs	r2, #0
    939a:	601a      	str	r2, [r3, #0]
    939c:	681b      	ldr	r3, [r3, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    939e:	4a5f      	ldr	r2, [pc, #380]	; (951c <nrfx_gpiote_trigger_enable+0x1f8>)
    93a0:	f504 71a2 	add.w	r1, r4, #324	; 0x144
    93a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    93a8:	f043 0301 	orr.w	r3, r3, #1
    93ac:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        if (int_enable)
    93b0:	2d00      	cmp	r5, #0
    93b2:	f000 80a9 	beq.w	9508 <nrfx_gpiote_trigger_enable+0x1e4>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    93b6:	2001      	movs	r0, #1
    93b8:	fa00 f404 	lsl.w	r4, r0, r4
    p_reg->INTENSET = mask;
    93bc:	f8c2 4304 	str.w	r4, [r2, #772]	; 0x304
}
    93c0:	e0a2      	b.n	9508 <nrfx_gpiote_trigger_enable+0x1e4>
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    93c2:	4e57      	ldr	r6, [pc, #348]	; (9520 <nrfx_gpiote_trigger_enable+0x1fc>)
    93c4:	f44f 7323 	mov.w	r3, #652	; 0x28c
    93c8:	4632      	mov	r2, r6
    93ca:	4956      	ldr	r1, [pc, #344]	; (9524 <nrfx_gpiote_trigger_enable+0x200>)
    93cc:	4852      	ldr	r0, [pc, #328]	; (9518 <nrfx_gpiote_trigger_enable+0x1f4>)
    93ce:	f004 ff7c 	bl	e2ca <assert_print>
    93d2:	f44f 7123 	mov.w	r1, #652	; 0x28c
    93d6:	4630      	mov	r0, r6
    93d8:	f004 ff70 	bl	e2bc <assert_post_action>
    93dc:	e7d4      	b.n	9388 <nrfx_gpiote_trigger_enable+0x64>
        NRFX_ASSERT(int_enable);
    93de:	4d4c      	ldr	r5, [pc, #304]	; (9510 <nrfx_gpiote_trigger_enable+0x1ec>)
    93e0:	f240 33ee 	movw	r3, #1006	; 0x3ee
    93e4:	462a      	mov	r2, r5
    93e6:	4950      	ldr	r1, [pc, #320]	; (9528 <nrfx_gpiote_trigger_enable+0x204>)
    93e8:	484b      	ldr	r0, [pc, #300]	; (9518 <nrfx_gpiote_trigger_enable+0x1f4>)
    93ea:	f004 ff6e 	bl	e2ca <assert_print>
    93ee:	f240 31ee 	movw	r1, #1006	; 0x3ee
    93f2:	4628      	mov	r0, r5
    93f4:	f004 ff62 	bl	e2bc <assert_post_action>
    93f8:	e7a4      	b.n	9344 <nrfx_gpiote_trigger_enable+0x20>
    switch (port)
    93fa:	0963      	lsrs	r3, r4, #5
    93fc:	d01f      	beq.n	943e <nrfx_gpiote_trigger_enable+0x11a>
    93fe:	2b01      	cmp	r3, #1
    9400:	d120      	bne.n	9444 <nrfx_gpiote_trigger_enable+0x120>
            mask = P1_FEATURE_PINS_PRESENT;
    9402:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    9406:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    940a:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    940c:	f013 0f01 	tst.w	r3, #1
    9410:	d01a      	beq.n	9448 <nrfx_gpiote_trigger_enable+0x124>
    *p_pin = pin_number & 0x1F;
    9412:	f004 051f 	and.w	r5, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    9416:	0963      	lsrs	r3, r4, #5
    9418:	d024      	beq.n	9464 <nrfx_gpiote_trigger_enable+0x140>
    941a:	2b01      	cmp	r3, #1
    941c:	d025      	beq.n	946a <nrfx_gpiote_trigger_enable+0x146>
            NRFX_ASSERT(0);
    941e:	4e43      	ldr	r6, [pc, #268]	; (952c <nrfx_gpiote_trigger_enable+0x208>)
    9420:	f240 232e 	movw	r3, #558	; 0x22e
    9424:	4632      	mov	r2, r6
    9426:	4942      	ldr	r1, [pc, #264]	; (9530 <nrfx_gpiote_trigger_enable+0x20c>)
    9428:	483b      	ldr	r0, [pc, #236]	; (9518 <nrfx_gpiote_trigger_enable+0x1f4>)
    942a:	f004 ff4e 	bl	e2ca <assert_print>
    942e:	f240 212e 	movw	r1, #558	; 0x22e
    9432:	4630      	mov	r0, r6
    9434:	f004 ff42 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    9438:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    943c:	e016      	b.n	946c <nrfx_gpiote_trigger_enable+0x148>
            mask = P0_FEATURE_PINS_PRESENT;
    943e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    9442:	e7e0      	b.n	9406 <nrfx_gpiote_trigger_enable+0xe2>
    switch (port)
    9444:	2300      	movs	r3, #0
    9446:	e7de      	b.n	9406 <nrfx_gpiote_trigger_enable+0xe2>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    9448:	4d38      	ldr	r5, [pc, #224]	; (952c <nrfx_gpiote_trigger_enable+0x208>)
    944a:	f240 2329 	movw	r3, #553	; 0x229
    944e:	462a      	mov	r2, r5
    9450:	4938      	ldr	r1, [pc, #224]	; (9534 <nrfx_gpiote_trigger_enable+0x210>)
    9452:	4831      	ldr	r0, [pc, #196]	; (9518 <nrfx_gpiote_trigger_enable+0x1f4>)
    9454:	f004 ff39 	bl	e2ca <assert_print>
    9458:	f240 2129 	movw	r1, #553	; 0x229
    945c:	4628      	mov	r0, r5
    945e:	f004 ff2d 	bl	e2bc <assert_post_action>
    9462:	e7d6      	b.n	9412 <nrfx_gpiote_trigger_enable+0xee>
        case 0: return NRF_P0;
    9464:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    9468:	e000      	b.n	946c <nrfx_gpiote_trigger_enable+0x148>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    946a:	4b33      	ldr	r3, [pc, #204]	; (9538 <nrfx_gpiote_trigger_enable+0x214>)
    return p_reg->IN;
    946c:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    9470:	40eb      	lsrs	r3, r5
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    9472:	f013 0f01 	tst.w	r3, #1
    9476:	d024      	beq.n	94c2 <nrfx_gpiote_trigger_enable+0x19e>
    9478:	2603      	movs	r6, #3
    947a:	e000      	b.n	947e <nrfx_gpiote_trigger_enable+0x15a>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    947c:	2603      	movs	r6, #3
    switch (port)
    947e:	0963      	lsrs	r3, r4, #5
    9480:	d021      	beq.n	94c6 <nrfx_gpiote_trigger_enable+0x1a2>
    9482:	2b01      	cmp	r3, #1
    9484:	d122      	bne.n	94cc <nrfx_gpiote_trigger_enable+0x1a8>
            mask = P1_FEATURE_PINS_PRESENT;
    9486:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    948a:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    948e:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    9490:	f013 0f01 	tst.w	r3, #1
    9494:	d01c      	beq.n	94d0 <nrfx_gpiote_trigger_enable+0x1ac>
    *p_pin = pin_number & 0x1F;
    9496:	f004 051f 	and.w	r5, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    949a:	0964      	lsrs	r4, r4, #5
    949c:	d026      	beq.n	94ec <nrfx_gpiote_trigger_enable+0x1c8>
    949e:	2c01      	cmp	r4, #1
    94a0:	d027      	beq.n	94f2 <nrfx_gpiote_trigger_enable+0x1ce>
            NRFX_ASSERT(0);
    94a2:	4c22      	ldr	r4, [pc, #136]	; (952c <nrfx_gpiote_trigger_enable+0x208>)
    94a4:	f240 232e 	movw	r3, #558	; 0x22e
    94a8:	4622      	mov	r2, r4
    94aa:	4921      	ldr	r1, [pc, #132]	; (9530 <nrfx_gpiote_trigger_enable+0x20c>)
    94ac:	481a      	ldr	r0, [pc, #104]	; (9518 <nrfx_gpiote_trigger_enable+0x1f4>)
    94ae:	f004 ff0c 	bl	e2ca <assert_print>
    94b2:	f240 212e 	movw	r1, #558	; 0x22e
    94b6:	4620      	mov	r0, r4
    94b8:	f004 ff00 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    94bc:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    94c0:	e018      	b.n	94f4 <nrfx_gpiote_trigger_enable+0x1d0>
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    94c2:	2602      	movs	r6, #2
    94c4:	e7db      	b.n	947e <nrfx_gpiote_trigger_enable+0x15a>
            mask = P0_FEATURE_PINS_PRESENT;
    94c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    94ca:	e7de      	b.n	948a <nrfx_gpiote_trigger_enable+0x166>
    switch (port)
    94cc:	2300      	movs	r3, #0
    94ce:	e7dc      	b.n	948a <nrfx_gpiote_trigger_enable+0x166>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    94d0:	4d16      	ldr	r5, [pc, #88]	; (952c <nrfx_gpiote_trigger_enable+0x208>)
    94d2:	f240 2329 	movw	r3, #553	; 0x229
    94d6:	462a      	mov	r2, r5
    94d8:	4916      	ldr	r1, [pc, #88]	; (9534 <nrfx_gpiote_trigger_enable+0x210>)
    94da:	480f      	ldr	r0, [pc, #60]	; (9518 <nrfx_gpiote_trigger_enable+0x1f4>)
    94dc:	f004 fef5 	bl	e2ca <assert_print>
    94e0:	f240 2129 	movw	r1, #553	; 0x229
    94e4:	4628      	mov	r0, r5
    94e6:	f004 fee9 	bl	e2bc <assert_post_action>
    94ea:	e7d4      	b.n	9496 <nrfx_gpiote_trigger_enable+0x172>
        case 0: return NRF_P0;
    94ec:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    94f0:	e000      	b.n	94f4 <nrfx_gpiote_trigger_enable+0x1d0>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    94f2:	4911      	ldr	r1, [pc, #68]	; (9538 <nrfx_gpiote_trigger_enable+0x214>)
    uint32_t cnf = reg->PIN_CNF[pin_number];
    94f4:	f505 72e0 	add.w	r2, r5, #448	; 0x1c0
    94f8:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    cnf &= ~to_update;
    94fc:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    9500:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    9504:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
}
    9508:	bd70      	pop	{r4, r5, r6, pc}
    950a:	bf00      	nop
    950c:	20004060 	.word	0x20004060
    9510:	00011234 	.word	0x00011234
    9514:	000112d8 	.word	0x000112d8
    9518:	0000fd58 	.word	0x0000fd58
    951c:	40006000 	.word	0x40006000
    9520:	00011294 	.word	0x00011294
    9524:	000112cc 	.word	0x000112cc
    9528:	000112f0 	.word	0x000112f0
    952c:	00011010 	.word	0x00011010
    9530:	00010414 	.word	0x00010414
    9534:	00011044 	.word	0x00011044
    9538:	50000300 	.word	0x50000300

0000953c <nrfx_gpiote_trigger_disable>:
{
    953c:	b538      	push	{r3, r4, r5, lr}
    953e:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    9540:	f7ff f918 	bl	8774 <pin_in_use_by_te>
    9544:	b1a0      	cbz	r0, 9570 <nrfx_gpiote_trigger_disable+0x34>
    9546:	4620      	mov	r0, r4
    9548:	f005 fca6 	bl	ee98 <pin_is_input>
    954c:	b180      	cbz	r0, 9570 <nrfx_gpiote_trigger_disable+0x34>
        uint8_t ch = pin_te_get(pin);
    954e:	4620      	mov	r0, r4
    9550:	f7ff f930 	bl	87b4 <pin_te_get>
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    9554:	2201      	movs	r2, #1
    9556:	4082      	lsls	r2, r0
    p_reg->INTENCLR = mask;
    9558:	4b26      	ldr	r3, [pc, #152]	; (95f4 <nrfx_gpiote_trigger_disable+0xb8>)
    955a:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    955e:	f500 70a2 	add.w	r0, r0, #324	; 0x144
    9562:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
    9566:	f022 0203 	bic.w	r2, r2, #3
    956a:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
    956e:	e040      	b.n	95f2 <nrfx_gpiote_trigger_disable+0xb6>
    switch (port)
    9570:	0963      	lsrs	r3, r4, #5
    9572:	d01f      	beq.n	95b4 <nrfx_gpiote_trigger_disable+0x78>
    9574:	2b01      	cmp	r3, #1
    9576:	d120      	bne.n	95ba <nrfx_gpiote_trigger_disable+0x7e>
            mask = P1_FEATURE_PINS_PRESENT;
    9578:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    957c:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    9580:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    9582:	f013 0f01 	tst.w	r3, #1
    9586:	d01a      	beq.n	95be <nrfx_gpiote_trigger_disable+0x82>
    *p_pin = pin_number & 0x1F;
    9588:	f004 051f 	and.w	r5, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    958c:	0964      	lsrs	r4, r4, #5
    958e:	d024      	beq.n	95da <nrfx_gpiote_trigger_disable+0x9e>
    9590:	2c01      	cmp	r4, #1
    9592:	d025      	beq.n	95e0 <nrfx_gpiote_trigger_disable+0xa4>
            NRFX_ASSERT(0);
    9594:	4c18      	ldr	r4, [pc, #96]	; (95f8 <nrfx_gpiote_trigger_disable+0xbc>)
    9596:	f240 232e 	movw	r3, #558	; 0x22e
    959a:	4622      	mov	r2, r4
    959c:	4917      	ldr	r1, [pc, #92]	; (95fc <nrfx_gpiote_trigger_disable+0xc0>)
    959e:	4818      	ldr	r0, [pc, #96]	; (9600 <nrfx_gpiote_trigger_disable+0xc4>)
    95a0:	f004 fe93 	bl	e2ca <assert_print>
    95a4:	f240 212e 	movw	r1, #558	; 0x22e
    95a8:	4620      	mov	r0, r4
    95aa:	f004 fe87 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    95ae:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    95b2:	e016      	b.n	95e2 <nrfx_gpiote_trigger_disable+0xa6>
            mask = P0_FEATURE_PINS_PRESENT;
    95b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    95b8:	e7e0      	b.n	957c <nrfx_gpiote_trigger_disable+0x40>
    switch (port)
    95ba:	2300      	movs	r3, #0
    95bc:	e7de      	b.n	957c <nrfx_gpiote_trigger_disable+0x40>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    95be:	4d0e      	ldr	r5, [pc, #56]	; (95f8 <nrfx_gpiote_trigger_disable+0xbc>)
    95c0:	f240 2329 	movw	r3, #553	; 0x229
    95c4:	462a      	mov	r2, r5
    95c6:	490f      	ldr	r1, [pc, #60]	; (9604 <nrfx_gpiote_trigger_disable+0xc8>)
    95c8:	480d      	ldr	r0, [pc, #52]	; (9600 <nrfx_gpiote_trigger_disable+0xc4>)
    95ca:	f004 fe7e 	bl	e2ca <assert_print>
    95ce:	f240 2129 	movw	r1, #553	; 0x229
    95d2:	4628      	mov	r0, r5
    95d4:	f004 fe72 	bl	e2bc <assert_post_action>
    95d8:	e7d6      	b.n	9588 <nrfx_gpiote_trigger_disable+0x4c>
        case 0: return NRF_P0;
    95da:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    95de:	e000      	b.n	95e2 <nrfx_gpiote_trigger_disable+0xa6>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    95e0:	4909      	ldr	r1, [pc, #36]	; (9608 <nrfx_gpiote_trigger_disable+0xcc>)
    uint32_t cnf = reg->PIN_CNF[pin_number];
    95e2:	f505 73e0 	add.w	r3, r5, #448	; 0x1c0
    95e6:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
    95ea:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf;
    95ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    95f2:	bd38      	pop	{r3, r4, r5, pc}
    95f4:	40006000 	.word	0x40006000
    95f8:	00011010 	.word	0x00011010
    95fc:	00010414 	.word	0x00010414
    9600:	0000fd58 	.word	0x0000fd58
    9604:	00011044 	.word	0x00011044
    9608:	50000300 	.word	0x50000300

0000960c <nrfx_gpiote_pin_uninit>:
{
    960c:	b538      	push	{r3, r4, r5, lr}
    960e:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    9610:	f7ff f8a6 	bl	8760 <pin_in_use>
    9614:	b908      	cbnz	r0, 961a <nrfx_gpiote_pin_uninit+0xe>
        return NRFX_ERROR_INVALID_PARAM;
    9616:	4824      	ldr	r0, [pc, #144]	; (96a8 <nrfx_gpiote_pin_uninit+0x9c>)
}
    9618:	bd38      	pop	{r3, r4, r5, pc}
    nrfx_gpiote_trigger_disable(pin);
    961a:	4620      	mov	r0, r4
    961c:	f7ff ff8e 	bl	953c <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    9620:	4620      	mov	r0, r4
    9622:	f7ff f95f 	bl	88e4 <pin_handler_trigger_uninit>
    switch (port)
    9626:	0963      	lsrs	r3, r4, #5
    9628:	d01f      	beq.n	966a <nrfx_gpiote_pin_uninit+0x5e>
    962a:	2b01      	cmp	r3, #1
    962c:	d120      	bne.n	9670 <nrfx_gpiote_pin_uninit+0x64>
            mask = P1_FEATURE_PINS_PRESENT;
    962e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    9632:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    9636:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    9638:	f013 0f01 	tst.w	r3, #1
    963c:	d01a      	beq.n	9674 <nrfx_gpiote_pin_uninit+0x68>
    *p_pin = pin_number & 0x1F;
    963e:	f004 051f 	and.w	r5, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    9642:	0964      	lsrs	r4, r4, #5
    9644:	d024      	beq.n	9690 <nrfx_gpiote_pin_uninit+0x84>
    9646:	2c01      	cmp	r4, #1
    9648:	d025      	beq.n	9696 <nrfx_gpiote_pin_uninit+0x8a>
            NRFX_ASSERT(0);
    964a:	4c18      	ldr	r4, [pc, #96]	; (96ac <nrfx_gpiote_pin_uninit+0xa0>)
    964c:	f240 232e 	movw	r3, #558	; 0x22e
    9650:	4622      	mov	r2, r4
    9652:	4917      	ldr	r1, [pc, #92]	; (96b0 <nrfx_gpiote_pin_uninit+0xa4>)
    9654:	4817      	ldr	r0, [pc, #92]	; (96b4 <nrfx_gpiote_pin_uninit+0xa8>)
    9656:	f004 fe38 	bl	e2ca <assert_print>
    965a:	f240 212e 	movw	r1, #558	; 0x22e
    965e:	4620      	mov	r0, r4
    9660:	f004 fe2c 	bl	e2bc <assert_post_action>
        case 0: return NRF_P0;
    9664:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    9668:	e016      	b.n	9698 <nrfx_gpiote_pin_uninit+0x8c>
            mask = P0_FEATURE_PINS_PRESENT;
    966a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    966e:	e7e0      	b.n	9632 <nrfx_gpiote_pin_uninit+0x26>
    switch (port)
    9670:	2300      	movs	r3, #0
    9672:	e7de      	b.n	9632 <nrfx_gpiote_pin_uninit+0x26>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    9674:	4d0d      	ldr	r5, [pc, #52]	; (96ac <nrfx_gpiote_pin_uninit+0xa0>)
    9676:	f240 2329 	movw	r3, #553	; 0x229
    967a:	462a      	mov	r2, r5
    967c:	490e      	ldr	r1, [pc, #56]	; (96b8 <nrfx_gpiote_pin_uninit+0xac>)
    967e:	480d      	ldr	r0, [pc, #52]	; (96b4 <nrfx_gpiote_pin_uninit+0xa8>)
    9680:	f004 fe23 	bl	e2ca <assert_print>
    9684:	f240 2129 	movw	r1, #553	; 0x229
    9688:	4628      	mov	r0, r5
    968a:	f004 fe17 	bl	e2bc <assert_post_action>
    968e:	e7d6      	b.n	963e <nrfx_gpiote_pin_uninit+0x32>
        case 0: return NRF_P0;
    9690:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    9694:	e000      	b.n	9698 <nrfx_gpiote_pin_uninit+0x8c>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    9696:	4b09      	ldr	r3, [pc, #36]	; (96bc <nrfx_gpiote_pin_uninit+0xb0>)
    reg->PIN_CNF[pin_number] = cnf;
    9698:	f505 75e0 	add.w	r5, r5, #448	; 0x1c0
    969c:	2202      	movs	r2, #2
    969e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
    return NRFX_SUCCESS;
    96a2:	4807      	ldr	r0, [pc, #28]	; (96c0 <nrfx_gpiote_pin_uninit+0xb4>)
}
    96a4:	e7b8      	b.n	9618 <nrfx_gpiote_pin_uninit+0xc>
    96a6:	bf00      	nop
    96a8:	0bad0004 	.word	0x0bad0004
    96ac:	00011010 	.word	0x00011010
    96b0:	00010414 	.word	0x00010414
    96b4:	0000fd58 	.word	0x0000fd58
    96b8:	00011044 	.word	0x00011044
    96bc:	50000300 	.word	0x50000300
    96c0:	0bad0000 	.word	0x0bad0000

000096c4 <nrfx_gpiote_irq_handler>:

void nrfx_gpiote_irq_handler(void)
{
    96c4:	b538      	push	{r3, r4, r5, lr}
    uint32_t status = 0;
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    96c6:	2001      	movs	r0, #1
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    96c8:	f44f 7380 	mov.w	r3, #256	; 0x100

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    96cc:	2100      	movs	r1, #0
    uint32_t status = 0;
    96ce:	460c      	mov	r4, r1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    96d0:	e003      	b.n	96da <nrfx_gpiote_irq_handler+0x16>
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
        }
        mask <<= 1;
    96d2:	0040      	lsls	r0, r0, #1
        /* Incrementing to next event, utilizing the fact that events are grouped together
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    96d4:	3304      	adds	r3, #4
    96d6:	b29b      	uxth	r3, r3
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    96d8:	3101      	adds	r1, #1
    96da:	2907      	cmp	r1, #7
    96dc:	d814      	bhi.n	9708 <nrfx_gpiote_irq_handler+0x44>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    96de:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    96e2:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    96e6:	6812      	ldr	r2, [r2, #0]
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    96e8:	2a00      	cmp	r2, #0
    96ea:	d0f2      	beq.n	96d2 <nrfx_gpiote_irq_handler+0xe>
    return p_reg->INTENSET & mask;
    96ec:	4a0c      	ldr	r2, [pc, #48]	; (9720 <nrfx_gpiote_irq_handler+0x5c>)
    96ee:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    96f2:	4210      	tst	r0, r2
    96f4:	d0ed      	beq.n	96d2 <nrfx_gpiote_irq_handler+0xe>
    return ((uint32_t)p_reg + event);
    96f6:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    96fa:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    96fe:	2500      	movs	r5, #0
    9700:	6015      	str	r5, [r2, #0]
    9702:	6812      	ldr	r2, [r2, #0]
            status |= mask;
    9704:	4304      	orrs	r4, r0
    9706:	e7e4      	b.n	96d2 <nrfx_gpiote_irq_handler+0xe>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9708:	4b05      	ldr	r3, [pc, #20]	; (9720 <nrfx_gpiote_irq_handler+0x5c>)
    970a:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    970e:	b91b      	cbnz	r3, 9718 <nrfx_gpiote_irq_handler+0x54>
    {
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
    9710:	4620      	mov	r0, r4
    9712:	f7ff f939 	bl	8988 <gpiote_evt_handle>
}
    9716:	bd38      	pop	{r3, r4, r5, pc}
        port_event_handle();
    9718:	f7ff fac2 	bl	8ca0 <port_event_handle>
    971c:	e7f8      	b.n	9710 <nrfx_gpiote_irq_handler+0x4c>
    971e:	bf00      	nop
    9720:	40006000 	.word	0x40006000

00009724 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    9724:	b508      	push	{r3, lr}
    9726:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    9728:	4801      	ldr	r0, [pc, #4]	; (9730 <nrfx_ppi_channel_alloc+0xc>)
    972a:	f7fe fe1d 	bl	8368 <nrfx_flag32_alloc>
}
    972e:	bd08      	pop	{r3, pc}
    9730:	200040dc 	.word	0x200040dc

00009734 <_DoInit>:
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    9734:	4b12      	ldr	r3, [pc, #72]	; (9780 <_DoInit+0x4c>)
    9736:	2203      	movs	r2, #3
    9738:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    973a:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    973c:	4911      	ldr	r1, [pc, #68]	; (9784 <_DoInit+0x50>)
    973e:	6199      	str	r1, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    9740:	4a11      	ldr	r2, [pc, #68]	; (9788 <_DoInit+0x54>)
    9742:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    9744:	f44f 6280 	mov.w	r2, #1024	; 0x400
    9748:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
    974a:	2200      	movs	r2, #0
    974c:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    974e:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    9750:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
    9752:	6619      	str	r1, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    9754:	490d      	ldr	r1, [pc, #52]	; (978c <_DoInit+0x58>)
    9756:	6659      	str	r1, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    9758:	2110      	movs	r1, #16
    975a:	6699      	str	r1, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    975c:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    975e:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    9760:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    9762:	4a0b      	ldr	r2, [pc, #44]	; (9790 <_DoInit+0x5c>)
    9764:	6810      	ldr	r0, [r2, #0]
    9766:	f8c3 0007 	str.w	r0, [r3, #7]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  STRCPY((char*)&p->acID[0], "SEGGER");
    976a:	4a0a      	ldr	r2, [pc, #40]	; (9794 <_DoInit+0x60>)
    976c:	e892 0003 	ldmia.w	r2, {r0, r1}
    9770:	6018      	str	r0, [r3, #0]
    9772:	8099      	strh	r1, [r3, #4]
    9774:	0c09      	lsrs	r1, r1, #16
    9776:	7199      	strb	r1, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  p->acID[6] = ' ';
    9778:	2220      	movs	r2, #32
    977a:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
}
    977c:	4770      	bx	lr
    977e:	bf00      	nop
    9780:	20004ca4 	.word	0x20004ca4
    9784:	000112fc 	.word	0x000112fc
    9788:	20004d5c 	.word	0x20004d5c
    978c:	20004d4c 	.word	0x20004d4c
    9790:	00011308 	.word	0x00011308
    9794:	0001130c 	.word	0x0001130c

00009798 <SEGGER_RTT_WriteSkipNoLock>:
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
#if (RTT_USE_ASM == 0)
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    9798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    979c:	4604      	mov	r4, r0
    979e:	460e      	mov	r6, r1
    97a0:	4615      	mov	r5, r2
  //
  // 1) is the most common case for large buffers and assuming that J-Link reads the data fast enough
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  RdOff = pRing->RdOff;
    97a2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    97a6:	4a2d      	ldr	r2, [pc, #180]	; (985c <SEGGER_RTT_WriteSkipNoLock+0xc4>)
    97a8:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    97ac:	6a93      	ldr	r3, [r2, #40]	; 0x28
  WrOff = pRing->WrOff;
    97ae:	6a57      	ldr	r7, [r2, #36]	; 0x24
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
    97b0:	42bb      	cmp	r3, r7
    97b2:	d84b      	bhi.n	984c <SEGGER_RTT_WriteSkipNoLock+0xb4>
    Avail = pRing->SizeOfBuffer - WrOff - 1u;           // Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
    97b4:	eb00 0240 	add.w	r2, r0, r0, lsl #1
    97b8:	4928      	ldr	r1, [pc, #160]	; (985c <SEGGER_RTT_WriteSkipNoLock+0xc4>)
    97ba:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
    97be:	f8d2 8020 	ldr.w	r8, [r2, #32]
    97c2:	eba8 0907 	sub.w	r9, r8, r7
    97c6:	f109 32ff 	add.w	r2, r9, #4294967295	; 0xffffffff
    if (Avail >= NumBytes) {                            // Case 1)?
    97ca:	4295      	cmp	r5, r2
    97cc:	d904      	bls.n	97d8 <SEGGER_RTT_WriteSkipNoLock+0x40>
      memcpy((void*)pDst, pData, NumBytes);
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = WrOff + NumBytes;
      return 1;
    }
    Avail += RdOff;                                     // Space incl. wrap-around
    97ce:	4413      	add	r3, r2
    if (Avail >= NumBytes) {                            // Case 2? => If not, we have case 3) (does not fit)
    97d0:	429d      	cmp	r5, r3
    97d2:	d917      	bls.n	9804 <SEGGER_RTT_WriteSkipNoLock+0x6c>
    Avail = RdOff - WrOff - 1u;
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
      goto CopyStraight;
    }
  }
  return 0;     // No space in buffer
    97d4:	2000      	movs	r0, #0
    97d6:	e03e      	b.n	9856 <SEGGER_RTT_WriteSkipNoLock+0xbe>
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    97d8:	f8df 8080 	ldr.w	r8, [pc, #128]	; 985c <SEGGER_RTT_WriteSkipNoLock+0xc4>
    97dc:	1c63      	adds	r3, r4, #1
    97de:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    97e2:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
    97e6:	6858      	ldr	r0, [r3, #4]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    97e8:	462a      	mov	r2, r5
    97ea:	4631      	mov	r1, r6
    97ec:	4438      	add	r0, r7
    97ee:	f005 fc71 	bl	f0d4 <memcpy>
      pRing->WrOff = WrOff + NumBytes;
    97f2:	443d      	add	r5, r7
    97f4:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    97f8:	eb08 08c4 	add.w	r8, r8, r4, lsl #3
    97fc:	f8c8 5024 	str.w	r5, [r8, #36]	; 0x24
      return 1;
    9800:	2001      	movs	r0, #1
    9802:	e028      	b.n	9856 <SEGGER_RTT_WriteSkipNoLock+0xbe>
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    9804:	1c43      	adds	r3, r0, #1
    9806:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    980a:	4a14      	ldr	r2, [pc, #80]	; (985c <SEGGER_RTT_WriteSkipNoLock+0xc4>)
    980c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    9810:	6858      	ldr	r0, [r3, #4]
    9812:	464a      	mov	r2, r9
    9814:	4631      	mov	r1, r6
    9816:	4438      	add	r0, r7
    9818:	f005 fc5c 	bl	f0d4 <memcpy>
      NumBytes -= Rem;
    981c:	eba7 0708 	sub.w	r7, r7, r8
      if (NumBytes) {
    9820:	197f      	adds	r7, r7, r5
    9822:	d00b      	beq.n	983c <SEGGER_RTT_WriteSkipNoLock+0xa4>
        pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
    9824:	1c63      	adds	r3, r4, #1
    9826:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    982a:	4a0c      	ldr	r2, [pc, #48]	; (985c <SEGGER_RTT_WriteSkipNoLock+0xc4>)
    982c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    9830:	463a      	mov	r2, r7
    9832:	eb06 0109 	add.w	r1, r6, r9
    9836:	6858      	ldr	r0, [r3, #4]
    9838:	f005 fc4c 	bl	f0d4 <memcpy>
      pRing->WrOff = NumBytes;
    983c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    9840:	4b06      	ldr	r3, [pc, #24]	; (985c <SEGGER_RTT_WriteSkipNoLock+0xc4>)
    9842:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
    9846:	6267      	str	r7, [r4, #36]	; 0x24
      return 1;
    9848:	2001      	movs	r0, #1
    984a:	e004      	b.n	9856 <SEGGER_RTT_WriteSkipNoLock+0xbe>
    Avail = RdOff - WrOff - 1u;
    984c:	1bdb      	subs	r3, r3, r7
    984e:	3b01      	subs	r3, #1
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
    9850:	42ab      	cmp	r3, r5
    9852:	d2c1      	bcs.n	97d8 <SEGGER_RTT_WriteSkipNoLock+0x40>
  return 0;     // No space in buffer
    9854:	2000      	movs	r0, #0
}
    9856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    985a:	bf00      	nop
    985c:	20004ca4 	.word	0x20004ca4

00009860 <SEGGER_RTT_HasDataUp>:
unsigned SEGGER_RTT_HasDataUp(unsigned BufferIndex) {
  SEGGER_RTT_BUFFER_UP* pRing;
  unsigned                v;

  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  v = pRing->RdOff;
    9860:	4b06      	ldr	r3, [pc, #24]	; (987c <SEGGER_RTT_HasDataUp+0x1c>)
    9862:	eb00 0240 	add.w	r2, r0, r0, lsl #1
    9866:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    986a:	6a92      	ldr	r2, [r2, #40]	; 0x28
  return pRing->WrOff - v;
    986c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    9870:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    9874:	6a40      	ldr	r0, [r0, #36]	; 0x24
}
    9876:	1a80      	subs	r0, r0, r2
    9878:	4770      	bx	lr
    987a:	bf00      	nop
    987c:	20004ca4 	.word	0x20004ca4

00009880 <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
    9880:	4b03      	ldr	r3, [pc, #12]	; (9890 <z_device_state_init+0x10>)

	while (dev < __device_end) {
    9882:	e000      	b.n	9886 <z_device_state_init+0x6>
		z_object_init(dev);
		++dev;
    9884:	3318      	adds	r3, #24
	while (dev < __device_end) {
    9886:	4a03      	ldr	r2, [pc, #12]	; (9894 <z_device_state_init+0x14>)
    9888:	4293      	cmp	r3, r2
    988a:	d3fb      	bcc.n	9884 <z_device_state_init+0x4>
	}
}
    988c:	4770      	bx	lr
    988e:	bf00      	nop
    9890:	0000f780 	.word	0x0000f780
    9894:	0000f7f8 	.word	0x0000f7f8

00009898 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
    9898:	b570      	push	{r4, r5, r6, lr}
    989a:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    989c:	4b11      	ldr	r3, [pc, #68]	; (98e4 <z_sys_init_run_level+0x4c>)
    989e:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    98a2:	e009      	b.n	98b8 <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
    98a4:	4240      	negs	r0, r0
    98a6:	e017      	b.n	98d8 <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
    98a8:	68eb      	ldr	r3, [r5, #12]
    98aa:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
    98ac:	68ea      	ldr	r2, [r5, #12]
    98ae:	7853      	ldrb	r3, [r2, #1]
    98b0:	f043 0301 	orr.w	r3, r3, #1
    98b4:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    98b6:	3408      	adds	r4, #8
    98b8:	1c73      	adds	r3, r6, #1
    98ba:	4a0a      	ldr	r2, [pc, #40]	; (98e4 <z_sys_init_run_level+0x4c>)
    98bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    98c0:	42a3      	cmp	r3, r4
    98c2:	d90d      	bls.n	98e0 <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
    98c4:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
    98c6:	6823      	ldr	r3, [r4, #0]
    98c8:	4628      	mov	r0, r5
    98ca:	4798      	blx	r3
		if (dev != NULL) {
    98cc:	2d00      	cmp	r5, #0
    98ce:	d0f2      	beq.n	98b6 <z_sys_init_run_level+0x1e>
			if (rc != 0) {
    98d0:	2800      	cmp	r0, #0
    98d2:	d0eb      	beq.n	98ac <z_sys_init_run_level+0x14>
				if (rc < 0) {
    98d4:	2800      	cmp	r0, #0
    98d6:	dbe5      	blt.n	98a4 <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
    98d8:	28ff      	cmp	r0, #255	; 0xff
    98da:	dde5      	ble.n	98a8 <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
    98dc:	20ff      	movs	r0, #255	; 0xff
    98de:	e7e3      	b.n	98a8 <z_sys_init_run_level+0x10>
		}
	}
}
    98e0:	bd70      	pop	{r4, r5, r6, pc}
    98e2:	bf00      	nop
    98e4:	00011314 	.word	0x00011314

000098e8 <z_impl_z_errno>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
    98e8:	4b01      	ldr	r3, [pc, #4]	; (98f0 <z_impl_z_errno+0x8>)
    98ea:	6898      	ldr	r0, [r3, #8]
}
    98ec:	3094      	adds	r0, #148	; 0x94
    98ee:	4770      	bx	lr
    98f0:	2000515c 	.word	0x2000515c

000098f4 <reason_to_str>:
	return thread_name;
}

static const char *reason_to_str(unsigned int reason)
{
	switch (reason) {
    98f4:	2804      	cmp	r0, #4
    98f6:	d80c      	bhi.n	9912 <reason_to_str+0x1e>
    98f8:	e8df f000 	tbb	[pc, r0]
    98fc:	07050d03 	.word	0x07050d03
    9900:	09          	.byte	0x09
    9901:	00          	.byte	0x00
    9902:	4806      	ldr	r0, [pc, #24]	; (991c <reason_to_str+0x28>)
    9904:	4770      	bx	lr
	case K_ERR_CPU_EXCEPTION:
		return "CPU exception";
	case K_ERR_SPURIOUS_IRQ:
		return "Unhandled interrupt";
	case K_ERR_STACK_CHK_FAIL:
		return "Stack overflow";
    9906:	4806      	ldr	r0, [pc, #24]	; (9920 <reason_to_str+0x2c>)
    9908:	4770      	bx	lr
	case K_ERR_KERNEL_OOPS:
		return "Kernel oops";
    990a:	4806      	ldr	r0, [pc, #24]	; (9924 <reason_to_str+0x30>)
    990c:	4770      	bx	lr
	case K_ERR_KERNEL_PANIC:
		return "Kernel panic";
    990e:	4806      	ldr	r0, [pc, #24]	; (9928 <reason_to_str+0x34>)
    9910:	4770      	bx	lr
	default:
		return "Unknown error";
    9912:	4806      	ldr	r0, [pc, #24]	; (992c <reason_to_str+0x38>)
    9914:	4770      	bx	lr
		return "Unhandled interrupt";
    9916:	4806      	ldr	r0, [pc, #24]	; (9930 <reason_to_str+0x3c>)
	}
}
    9918:	4770      	bx	lr
    991a:	bf00      	nop
    991c:	0001137c 	.word	0x0001137c
    9920:	00011350 	.word	0x00011350
    9924:	00011360 	.word	0x00011360
    9928:	0001136c 	.word	0x0001136c
    992c:	0001132c 	.word	0x0001132c
    9930:	0001133c 	.word	0x0001133c

00009934 <thread_name_get>:
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
    9934:	b130      	cbz	r0, 9944 <thread_name_get+0x10>
{
    9936:	b508      	push	{r3, lr}
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
    9938:	f005 fb27 	bl	ef8a <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
    993c:	b120      	cbz	r0, 9948 <thread_name_get+0x14>
    993e:	7803      	ldrb	r3, [r0, #0]
    9940:	b123      	cbz	r3, 994c <thread_name_get+0x18>
}
    9942:	bd08      	pop	{r3, pc}
		thread_name = "unknown";
    9944:	4802      	ldr	r0, [pc, #8]	; (9950 <thread_name_get+0x1c>)
}
    9946:	4770      	bx	lr
		thread_name = "unknown";
    9948:	4801      	ldr	r0, [pc, #4]	; (9950 <thread_name_get+0x1c>)
    994a:	e7fa      	b.n	9942 <thread_name_get+0xe>
    994c:	4800      	ldr	r0, [pc, #0]	; (9950 <thread_name_get+0x1c>)
	return thread_name;
    994e:	e7f8      	b.n	9942 <thread_name_get+0xe>
    9950:	0001138c 	.word	0x0001138c

00009954 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    9954:	b5f0      	push	{r4, r5, r6, r7, lr}
    9956:	b087      	sub	sp, #28
    9958:	4604      	mov	r4, r0
    995a:	460e      	mov	r6, r1
	__asm__ volatile(
    995c:	f04f 0320 	mov.w	r3, #32
    9960:	f3ef 8711 	mrs	r7, BASEPRI
    9964:	f383 8812 	msr	BASEPRI_MAX, r3
    9968:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    996c:	f002 f918 	bl	bba0 <z_impl_z_current_get>
    9970:	4605      	mov	r5, r0
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
    9972:	4620      	mov	r0, r4
    9974:	f7ff ffbe 	bl	98f4 <reason_to_str>
    9978:	2300      	movs	r3, #0
    997a:	9305      	str	r3, [sp, #20]
    997c:	9004      	str	r0, [sp, #16]
    997e:	9403      	str	r4, [sp, #12]
    9980:	4a22      	ldr	r2, [pc, #136]	; (9a0c <z_fatal_error+0xb8>)
    9982:	9202      	str	r2, [sp, #8]
    9984:	9301      	str	r3, [sp, #4]
    9986:	9300      	str	r3, [sp, #0]
    9988:	2201      	movs	r2, #1
    998a:	4921      	ldr	r1, [pc, #132]	; (9a10 <z_fatal_error+0xbc>)
    998c:	4618      	mov	r0, r3
    998e:	f005 faa7 	bl	eee0 <z_log_msg2_runtime_create>
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
    9992:	b11e      	cbz	r6, 999c <z_fatal_error+0x48>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
    9994:	69f3      	ldr	r3, [r6, #28]
    9996:	f3c3 0308 	ubfx	r3, r3, #0, #9
    999a:	b9eb      	cbnz	r3, 99d8 <z_fatal_error+0x84>
		LOG_ERR("Fault during interrupt handling\n");
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
    999c:	4628      	mov	r0, r5
    999e:	f7ff ffc9 	bl	9934 <thread_name_get>
    99a2:	9004      	str	r0, [sp, #16]
    99a4:	9503      	str	r5, [sp, #12]
    99a6:	4b1b      	ldr	r3, [pc, #108]	; (9a14 <z_fatal_error+0xc0>)
    99a8:	9302      	str	r3, [sp, #8]
    99aa:	2000      	movs	r0, #0
    99ac:	9001      	str	r0, [sp, #4]
    99ae:	9000      	str	r0, [sp, #0]
    99b0:	4603      	mov	r3, r0
    99b2:	2201      	movs	r2, #1
    99b4:	4916      	ldr	r1, [pc, #88]	; (9a10 <z_fatal_error+0xbc>)
    99b6:	f005 fa93 	bl	eee0 <z_log_msg2_runtime_create>
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    99ba:	4631      	mov	r1, r6
    99bc:	4620      	mov	r0, r4
    99be:	f7fe fbcd 	bl	815c <k_sys_fatal_error_handler>
	 *
	 * Note that k_thread_abort() returns on some architectures but
	 * not others; e.g. on ARC, x86_64, Xtensa with ASM2, ARM
	 */
	if (!IS_ENABLED(CONFIG_TEST)) {
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
    99c2:	2c04      	cmp	r4, #4
    99c4:	d013      	beq.n	99ee <z_fatal_error+0x9a>
	__asm__ volatile(
    99c6:	f387 8811 	msr	BASEPRI, r7
    99ca:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    99ce:	4628      	mov	r0, r5
    99d0:	f7fc fc64 	bl	629c <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    99d4:	b007      	add	sp, #28
    99d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		LOG_ERR("Fault during interrupt handling\n");
    99d8:	4b0f      	ldr	r3, [pc, #60]	; (9a18 <z_fatal_error+0xc4>)
    99da:	9302      	str	r3, [sp, #8]
    99dc:	2000      	movs	r0, #0
    99de:	9001      	str	r0, [sp, #4]
    99e0:	9000      	str	r0, [sp, #0]
    99e2:	4603      	mov	r3, r0
    99e4:	2201      	movs	r2, #1
    99e6:	490a      	ldr	r1, [pc, #40]	; (9a10 <z_fatal_error+0xbc>)
    99e8:	f005 fa7a 	bl	eee0 <z_log_msg2_runtime_create>
    99ec:	e7d6      	b.n	999c <z_fatal_error+0x48>
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
    99ee:	4c0b      	ldr	r4, [pc, #44]	; (9a1c <z_fatal_error+0xc8>)
    99f0:	238f      	movs	r3, #143	; 0x8f
    99f2:	4622      	mov	r2, r4
    99f4:	490a      	ldr	r1, [pc, #40]	; (9a20 <z_fatal_error+0xcc>)
    99f6:	480b      	ldr	r0, [pc, #44]	; (9a24 <z_fatal_error+0xd0>)
    99f8:	f004 fc67 	bl	e2ca <assert_print>
    99fc:	480a      	ldr	r0, [pc, #40]	; (9a28 <z_fatal_error+0xd4>)
    99fe:	f004 fc64 	bl	e2ca <assert_print>
    9a02:	218f      	movs	r1, #143	; 0x8f
    9a04:	4620      	mov	r0, r4
    9a06:	f004 fc59 	bl	e2bc <assert_post_action>
    9a0a:	e7dc      	b.n	99c6 <z_fatal_error+0x72>
    9a0c:	00011394 	.word	0x00011394
    9a10:	0000f9a0 	.word	0x0000f9a0
    9a14:	000113e0 	.word	0x000113e0
    9a18:	000113bc 	.word	0x000113bc
    9a1c:	000113f8 	.word	0x000113f8
    9a20:	0001141c 	.word	0x0001141c
    9a24:	0000fd58 	.word	0x0000fd58
    9a28:	0001143c 	.word	0x0001143c

00009a2c <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    9a2c:	b510      	push	{r4, lr}
    9a2e:	b086      	sub	sp, #24
	struct k_thread *thread = &z_idle_threads[i];
    9a30:	4c11      	ldr	r4, [pc, #68]	; (9a78 <init_idle_thread+0x4c>)
    9a32:	23b0      	movs	r3, #176	; 0xb0
    9a34:	fb03 4400 	mla	r4, r3, r0, r4
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    9a38:	eb00 0240 	add.w	r2, r0, r0, lsl #1
    9a3c:	4b0f      	ldr	r3, [pc, #60]	; (9a7c <init_idle_thread+0x50>)
    9a3e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
	z_setup_new_thread(thread, stack,
    9a42:	4a0f      	ldr	r2, [pc, #60]	; (9a80 <init_idle_thread+0x54>)
    9a44:	9205      	str	r2, [sp, #20]
    9a46:	2201      	movs	r2, #1
    9a48:	9204      	str	r2, [sp, #16]
    9a4a:	220f      	movs	r2, #15
    9a4c:	9203      	str	r2, [sp, #12]
    9a4e:	2200      	movs	r2, #0
    9a50:	9202      	str	r2, [sp, #8]
    9a52:	9201      	str	r2, [sp, #4]
    9a54:	9300      	str	r3, [sp, #0]
    9a56:	4b0b      	ldr	r3, [pc, #44]	; (9a84 <init_idle_thread+0x58>)
    9a58:	f44f 72a0 	mov.w	r2, #320	; 0x140
    9a5c:	490a      	ldr	r1, [pc, #40]	; (9a88 <init_idle_thread+0x5c>)
    9a5e:	f44f 7cb0 	mov.w	ip, #352	; 0x160
    9a62:	fb0c 1100 	mla	r1, ip, r0, r1
    9a66:	4620      	mov	r0, r4
    9a68:	f000 fa76 	bl	9f58 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    9a6c:	7b63      	ldrb	r3, [r4, #13]
    9a6e:	f023 0304 	bic.w	r3, r3, #4
    9a72:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    9a74:	b006      	add	sp, #24
    9a76:	bd10      	pop	{r4, pc}
    9a78:	20004498 	.word	0x20004498
    9a7c:	2000515c 	.word	0x2000515c
    9a80:	00011474 	.word	0x00011474
    9a84:	0000a26d 	.word	0x0000a26d
    9a88:	20006420 	.word	0x20006420

00009a8c <bg_thread_main>:
{
    9a8c:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    9a8e:	4b0a      	ldr	r3, [pc, #40]	; (9ab8 <bg_thread_main+0x2c>)
    9a90:	2201      	movs	r2, #1
    9a92:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    9a94:	2002      	movs	r0, #2
    9a96:	f7ff feff 	bl	9898 <z_sys_init_run_level>
	boot_banner();
    9a9a:	f002 fca9 	bl	c3f0 <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    9a9e:	2003      	movs	r0, #3
    9aa0:	f7ff fefa 	bl	9898 <z_sys_init_run_level>
	z_init_static_threads();
    9aa4:	f000 fb68 	bl	a178 <z_init_static_threads>
	main();
    9aa8:	f7f9 fa4e 	bl	2f48 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    9aac:	4a03      	ldr	r2, [pc, #12]	; (9abc <bg_thread_main+0x30>)
    9aae:	7b13      	ldrb	r3, [r2, #12]
    9ab0:	f023 0301 	bic.w	r3, r3, #1
    9ab4:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    9ab6:	bd08      	pop	{r3, pc}
    9ab8:	20005396 	.word	0x20005396
    9abc:	20004548 	.word	0x20004548

00009ac0 <switch_to_main_thread>:
	return stack_ptr;
}

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
    9ac0:	b508      	push	{r3, lr}
    9ac2:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    9ac4:	4a01      	ldr	r2, [pc, #4]	; (9acc <switch_to_main_thread+0xc>)
    9ac6:	4802      	ldr	r0, [pc, #8]	; (9ad0 <switch_to_main_thread+0x10>)
    9ac8:	f7fb ff9c 	bl	5a04 <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    9acc:	00009a8d 	.word	0x00009a8d
    9ad0:	20004548 	.word	0x20004548

00009ad4 <z_bss_zero>:
{
    9ad4:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    9ad6:	4803      	ldr	r0, [pc, #12]	; (9ae4 <z_bss_zero+0x10>)
    9ad8:	4a03      	ldr	r2, [pc, #12]	; (9ae8 <z_bss_zero+0x14>)
    9ada:	1a12      	subs	r2, r2, r0
    9adc:	2100      	movs	r1, #0
    9ade:	f005 fa0e 	bl	eefe <z_early_memset>
}
    9ae2:	bd08      	pop	{r3, pc}
    9ae4:	20004268 	.word	0x20004268
    9ae8:	20005398 	.word	0x20005398

00009aec <z_init_cpu>:
{
    9aec:	b510      	push	{r4, lr}
    9aee:	4604      	mov	r4, r0
	init_idle_thread(id);
    9af0:	f7ff ff9c 	bl	9a2c <init_idle_thread>
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    9af4:	490b      	ldr	r1, [pc, #44]	; (9b24 <z_init_cpu+0x38>)
    9af6:	23b0      	movs	r3, #176	; 0xb0
    9af8:	fb03 1104 	mla	r1, r3, r4, r1
    9afc:	4a0a      	ldr	r2, [pc, #40]	; (9b28 <z_init_cpu+0x3c>)
    9afe:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    9b02:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    9b06:	60d9      	str	r1, [r3, #12]
	_kernel.cpus[id].id = id;
    9b08:	751c      	strb	r4, [r3, #20]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    9b0a:	eb04 1184 	add.w	r1, r4, r4, lsl #6
    9b0e:	4b07      	ldr	r3, [pc, #28]	; (9b2c <z_init_cpu+0x40>)
    9b10:	eb03 1341 	add.w	r3, r3, r1, lsl #5
    9b14:	f503 6302 	add.w	r3, r3, #2080	; 0x820
	_kernel.cpus[id].irq_stack =
    9b18:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    9b1c:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
    9b20:	6063      	str	r3, [r4, #4]
}
    9b22:	bd10      	pop	{r4, pc}
    9b24:	20004498 	.word	0x20004498
    9b28:	2000515c 	.word	0x2000515c
    9b2c:	20006580 	.word	0x20006580

00009b30 <prepare_multithreading>:
{
    9b30:	b570      	push	{r4, r5, r6, lr}
    9b32:	b086      	sub	sp, #24
	z_sched_init();
    9b34:	f001 fe70 	bl	b818 <z_sched_init>
	_kernel.ready_q.cache = &z_main_thread;
    9b38:	4d10      	ldr	r5, [pc, #64]	; (9b7c <prepare_multithreading+0x4c>)
    9b3a:	4b11      	ldr	r3, [pc, #68]	; (9b80 <prepare_multithreading+0x50>)
    9b3c:	61dd      	str	r5, [r3, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    9b3e:	4b11      	ldr	r3, [pc, #68]	; (9b84 <prepare_multithreading+0x54>)
    9b40:	9305      	str	r3, [sp, #20]
    9b42:	2301      	movs	r3, #1
    9b44:	9304      	str	r3, [sp, #16]
    9b46:	2400      	movs	r4, #0
    9b48:	9403      	str	r4, [sp, #12]
    9b4a:	9402      	str	r4, [sp, #8]
    9b4c:	9401      	str	r4, [sp, #4]
    9b4e:	9400      	str	r4, [sp, #0]
    9b50:	4b0d      	ldr	r3, [pc, #52]	; (9b88 <prepare_multithreading+0x58>)
    9b52:	f44f 6280 	mov.w	r2, #1024	; 0x400
    9b56:	490d      	ldr	r1, [pc, #52]	; (9b8c <prepare_multithreading+0x5c>)
    9b58:	4628      	mov	r0, r5
    9b5a:	f000 f9fd 	bl	9f58 <z_setup_new_thread>
    9b5e:	4606      	mov	r6, r0
    9b60:	7b6b      	ldrb	r3, [r5, #13]
    9b62:	f023 0304 	bic.w	r3, r3, #4
    9b66:	736b      	strb	r3, [r5, #13]
	z_ready_thread(&z_main_thread);
    9b68:	4628      	mov	r0, r5
    9b6a:	f001 f9d9 	bl	af20 <z_ready_thread>
	z_init_cpu(0);
    9b6e:	4620      	mov	r0, r4
    9b70:	f7ff ffbc 	bl	9aec <z_init_cpu>
}
    9b74:	4630      	mov	r0, r6
    9b76:	b006      	add	sp, #24
    9b78:	bd70      	pop	{r4, r5, r6, pc}
    9b7a:	bf00      	nop
    9b7c:	20004548 	.word	0x20004548
    9b80:	2000515c 	.word	0x2000515c
    9b84:	0001147c 	.word	0x0001147c
    9b88:	00009a8d 	.word	0x00009a8d
    9b8c:	20006000 	.word	0x20006000

00009b90 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    9b90:	b500      	push	{lr}
    9b92:	b0ad      	sub	sp, #180	; 0xb4
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    9b94:	4b1f      	ldr	r3, [pc, #124]	; (9c14 <z_cstart+0x84>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    9b96:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    9b9a:	4c1f      	ldr	r4, [pc, #124]	; (9c18 <z_cstart+0x88>)
    9b9c:	6963      	ldr	r3, [r4, #20]
    9b9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    9ba2:	6163      	str	r3, [r4, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    9ba4:	23e0      	movs	r3, #224	; 0xe0
    9ba6:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    9baa:	2500      	movs	r5, #0
    9bac:	77e5      	strb	r5, [r4, #31]
    9bae:	7625      	strb	r5, [r4, #24]
    9bb0:	7665      	strb	r5, [r4, #25]
    9bb2:	76a5      	strb	r5, [r4, #26]
    9bb4:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    9bb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    9bba:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    9bbe:	6263      	str	r3, [r4, #36]	; 0x24
    9bc0:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    9bc4:	f7fc fad6 	bl	6174 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    9bc8:	f7fb fda0 	bl	570c <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    9bcc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    9bd0:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    9bd2:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    9bd4:	f7fc fc82 	bl	64dc <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    9bd8:	f7fc fb7a 	bl	62d0 <z_arm_configure_static_mpu_regions>
	gcov_static_init();

	/* perform any architecture-specific initialization */
	arch_kernel_init();

	LOG_CORE_INIT();
    9bdc:	f7fa feba 	bl	4954 <log_core_init>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
    9be0:	2401      	movs	r4, #1
    9be2:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    9be6:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
    9bea:	9526      	str	r5, [sp, #152]	; 0x98
	dummy_thread->stack_info.size = 0U;
    9bec:	9527      	str	r5, [sp, #156]	; 0x9c
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif
#if (CONFIG_HEAP_MEM_POOL_SIZE > 0)
	k_thread_system_pool_assign(dummy_thread);
    9bee:	4668      	mov	r0, sp
    9bf0:	f002 fbf8 	bl	c3e4 <k_thread_system_pool_assign>
#else
	dummy_thread->resource_pool = NULL;
#endif

	_current_cpu->current = dummy_thread;
    9bf4:	4b09      	ldr	r3, [pc, #36]	; (9c1c <z_cstart+0x8c>)
    9bf6:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    9bfa:	f7ff fe41 	bl	9880 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    9bfe:	4628      	mov	r0, r5
    9c00:	f7ff fe4a 	bl	9898 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    9c04:	4620      	mov	r0, r4
    9c06:	f7ff fe47 	bl	9898 <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
    9c0a:	f7ff ff91 	bl	9b30 <prepare_multithreading>
    9c0e:	f7ff ff57 	bl	9ac0 <switch_to_main_thread>
    9c12:	bf00      	nop
    9c14:	20006da0 	.word	0x20006da0
    9c18:	e000ed00 	.word	0xe000ed00
    9c1c:	2000515c 	.word	0x2000515c

00009c20 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
    9c20:	b570      	push	{r4, r5, r6, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    9c22:	4c10      	ldr	r4, [pc, #64]	; (9c64 <init_mem_slab_module+0x44>)
	int rc = 0;
    9c24:	2500      	movs	r5, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    9c26:	e008      	b.n	9c3a <init_mem_slab_module+0x1a>
    9c28:	4b0f      	ldr	r3, [pc, #60]	; (9c68 <init_mem_slab_module+0x48>)
    9c2a:	429c      	cmp	r4, r3
    9c2c:	d217      	bcs.n	9c5e <init_mem_slab_module+0x3e>
		rc = create_free_list(slab);
    9c2e:	4620      	mov	r0, r4
    9c30:	f005 f96d 	bl	ef0e <create_free_list>
		if (rc < 0) {
    9c34:	1e05      	subs	r5, r0, #0
    9c36:	db12      	blt.n	9c5e <init_mem_slab_module+0x3e>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    9c38:	3420      	adds	r4, #32
    9c3a:	4b0b      	ldr	r3, [pc, #44]	; (9c68 <init_mem_slab_module+0x48>)
    9c3c:	429c      	cmp	r4, r3
    9c3e:	d9f3      	bls.n	9c28 <init_mem_slab_module+0x8>
    9c40:	4e0a      	ldr	r6, [pc, #40]	; (9c6c <init_mem_slab_module+0x4c>)
    9c42:	233d      	movs	r3, #61	; 0x3d
    9c44:	4632      	mov	r2, r6
    9c46:	490a      	ldr	r1, [pc, #40]	; (9c70 <init_mem_slab_module+0x50>)
    9c48:	480a      	ldr	r0, [pc, #40]	; (9c74 <init_mem_slab_module+0x54>)
    9c4a:	f004 fb3e 	bl	e2ca <assert_print>
    9c4e:	480a      	ldr	r0, [pc, #40]	; (9c78 <init_mem_slab_module+0x58>)
    9c50:	f004 fb3b 	bl	e2ca <assert_print>
    9c54:	213d      	movs	r1, #61	; 0x3d
    9c56:	4630      	mov	r0, r6
    9c58:	f004 fb30 	bl	e2bc <assert_post_action>
    9c5c:	e7e4      	b.n	9c28 <init_mem_slab_module+0x8>
		z_object_init(slab);
	}

out:
	return rc;
}
    9c5e:	4628      	mov	r0, r5
    9c60:	bd70      	pop	{r4, r5, r6, pc}
    9c62:	bf00      	nop
    9c64:	200041c4 	.word	0x200041c4
    9c68:	200041c4 	.word	0x200041c4
    9c6c:	00011488 	.word	0x00011488
    9c70:	000114b0 	.word	0x000114b0
    9c74:	0000fd58 	.word	0x0000fd58
    9c78:	000114d0 	.word	0x000114d0

00009c7c <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    9c7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    9c80:	b082      	sub	sp, #8
    9c82:	4604      	mov	r4, r0
    9c84:	460e      	mov	r6, r1
    9c86:	4690      	mov	r8, r2
    9c88:	4699      	mov	r9, r3
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    9c8a:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
    9c8e:	f04f 0320 	mov.w	r3, #32
    9c92:	f3ef 8711 	mrs	r7, BASEPRI
    9c96:	f383 8812 	msr	BASEPRI_MAX, r3
    9c9a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    9c9e:	4628      	mov	r0, r5
    9ca0:	f000 f8d8 	bl	9e54 <z_spin_lock_valid>
    9ca4:	b1c0      	cbz	r0, 9cd8 <k_mem_slab_alloc+0x5c>
	z_spin_lock_set_owner(l);
    9ca6:	4628      	mov	r0, r5
    9ca8:	f000 f8f4 	bl	9e94 <z_spin_lock_set_owner>
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    9cac:	69a1      	ldr	r1, [r4, #24]
    9cae:	b321      	cbz	r1, 9cfa <k_mem_slab_alloc+0x7e>
		/* take a free block */
		*mem = slab->free_list;
    9cb0:	6031      	str	r1, [r6, #0]
		slab->free_list = *(char **)(slab->free_list);
    9cb2:	69a3      	ldr	r3, [r4, #24]
    9cb4:	681b      	ldr	r3, [r3, #0]
    9cb6:	61a3      	str	r3, [r4, #24]
		slab->num_used++;
    9cb8:	69e3      	ldr	r3, [r4, #28]
    9cba:	3301      	adds	r3, #1
    9cbc:	61e3      	str	r3, [r4, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    9cbe:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    9cc0:	4628      	mov	r0, r5
    9cc2:	f000 f8d7 	bl	9e74 <z_spin_unlock_valid>
    9cc6:	b388      	cbz	r0, 9d2c <k_mem_slab_alloc+0xb0>
	__asm__ volatile(
    9cc8:	f387 8811 	msr	BASEPRI, r7
    9ccc:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
}
    9cd0:	4620      	mov	r0, r4
    9cd2:	b002      	add	sp, #8
    9cd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    9cd8:	f8df a070 	ldr.w	sl, [pc, #112]	; 9d4c <k_mem_slab_alloc+0xd0>
    9cdc:	238e      	movs	r3, #142	; 0x8e
    9cde:	4652      	mov	r2, sl
    9ce0:	491b      	ldr	r1, [pc, #108]	; (9d50 <k_mem_slab_alloc+0xd4>)
    9ce2:	481c      	ldr	r0, [pc, #112]	; (9d54 <k_mem_slab_alloc+0xd8>)
    9ce4:	f004 faf1 	bl	e2ca <assert_print>
    9ce8:	4629      	mov	r1, r5
    9cea:	481b      	ldr	r0, [pc, #108]	; (9d58 <k_mem_slab_alloc+0xdc>)
    9cec:	f004 faed 	bl	e2ca <assert_print>
    9cf0:	218e      	movs	r1, #142	; 0x8e
    9cf2:	4650      	mov	r0, sl
    9cf4:	f004 fae2 	bl	e2bc <assert_post_action>
    9cf8:	e7d5      	b.n	9ca6 <k_mem_slab_alloc+0x2a>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    9cfa:	ea59 0308 	orrs.w	r3, r9, r8
    9cfe:	d104      	bne.n	9d0a <k_mem_slab_alloc+0x8e>
		*mem = NULL;
    9d00:	2300      	movs	r3, #0
    9d02:	6033      	str	r3, [r6, #0]
		result = -ENOMEM;
    9d04:	f06f 040b 	mvn.w	r4, #11
    9d08:	e7da      	b.n	9cc0 <k_mem_slab_alloc+0x44>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    9d0a:	f8cd 8000 	str.w	r8, [sp]
    9d0e:	f8cd 9004 	str.w	r9, [sp, #4]
    9d12:	4622      	mov	r2, r4
    9d14:	4639      	mov	r1, r7
    9d16:	4628      	mov	r0, r5
    9d18:	f001 fade 	bl	b2d8 <z_pend_curr>
		if (result == 0) {
    9d1c:	4604      	mov	r4, r0
    9d1e:	2800      	cmp	r0, #0
    9d20:	d1d6      	bne.n	9cd0 <k_mem_slab_alloc+0x54>
			*mem = _current->base.swap_data;
    9d22:	4b0e      	ldr	r3, [pc, #56]	; (9d5c <k_mem_slab_alloc+0xe0>)
    9d24:	689b      	ldr	r3, [r3, #8]
    9d26:	695b      	ldr	r3, [r3, #20]
    9d28:	6033      	str	r3, [r6, #0]
		return result;
    9d2a:	e7d1      	b.n	9cd0 <k_mem_slab_alloc+0x54>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    9d2c:	4e07      	ldr	r6, [pc, #28]	; (9d4c <k_mem_slab_alloc+0xd0>)
    9d2e:	23b9      	movs	r3, #185	; 0xb9
    9d30:	4632      	mov	r2, r6
    9d32:	490b      	ldr	r1, [pc, #44]	; (9d60 <k_mem_slab_alloc+0xe4>)
    9d34:	4807      	ldr	r0, [pc, #28]	; (9d54 <k_mem_slab_alloc+0xd8>)
    9d36:	f004 fac8 	bl	e2ca <assert_print>
    9d3a:	4629      	mov	r1, r5
    9d3c:	4809      	ldr	r0, [pc, #36]	; (9d64 <k_mem_slab_alloc+0xe8>)
    9d3e:	f004 fac4 	bl	e2ca <assert_print>
    9d42:	21b9      	movs	r1, #185	; 0xb9
    9d44:	4630      	mov	r0, r6
    9d46:	f004 fab9 	bl	e2bc <assert_post_action>
    9d4a:	e7bd      	b.n	9cc8 <k_mem_slab_alloc+0x4c>
    9d4c:	0000ff04 	.word	0x0000ff04
    9d50:	0000ff64 	.word	0x0000ff64
    9d54:	0000fd58 	.word	0x0000fd58
    9d58:	0000ff7c 	.word	0x0000ff7c
    9d5c:	2000515c 	.word	0x2000515c
    9d60:	0000ff34 	.word	0x0000ff34
    9d64:	0000ff4c 	.word	0x0000ff4c

00009d68 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    9d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9d6c:	4604      	mov	r4, r0
    9d6e:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    9d70:	f100 0608 	add.w	r6, r0, #8
	__asm__ volatile(
    9d74:	f04f 0320 	mov.w	r3, #32
    9d78:	f3ef 8711 	mrs	r7, BASEPRI
    9d7c:	f383 8812 	msr	BASEPRI_MAX, r3
    9d80:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    9d84:	4630      	mov	r0, r6
    9d86:	f000 f865 	bl	9e54 <z_spin_lock_valid>
    9d8a:	b1b0      	cbz	r0, 9dba <k_mem_slab_free+0x52>
	z_spin_lock_set_owner(l);
    9d8c:	4630      	mov	r0, r6
    9d8e:	f000 f881 	bl	9e94 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    9d92:	69a3      	ldr	r3, [r4, #24]
    9d94:	b313      	cbz	r3, 9ddc <k_mem_slab_free+0x74>
			z_ready_thread(pending_thread);
			z_reschedule(&slab->lock, key);
			return;
		}
	}
	**(char ***) mem = slab->free_list;
    9d96:	682b      	ldr	r3, [r5, #0]
    9d98:	69a2      	ldr	r2, [r4, #24]
    9d9a:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    9d9c:	682b      	ldr	r3, [r5, #0]
    9d9e:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
    9da0:	69e3      	ldr	r3, [r4, #28]
    9da2:	3b01      	subs	r3, #1
    9da4:	61e3      	str	r3, [r4, #28]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    9da6:	4630      	mov	r0, r6
    9da8:	f000 f864 	bl	9e74 <z_spin_unlock_valid>
    9dac:	b338      	cbz	r0, 9dfe <k_mem_slab_free+0x96>
	__asm__ volatile(
    9dae:	f387 8811 	msr	BASEPRI, r7
    9db2:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    9db6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    9dba:	f8df 8064 	ldr.w	r8, [pc, #100]	; 9e20 <k_mem_slab_free+0xb8>
    9dbe:	238e      	movs	r3, #142	; 0x8e
    9dc0:	4642      	mov	r2, r8
    9dc2:	4918      	ldr	r1, [pc, #96]	; (9e24 <k_mem_slab_free+0xbc>)
    9dc4:	4818      	ldr	r0, [pc, #96]	; (9e28 <k_mem_slab_free+0xc0>)
    9dc6:	f004 fa80 	bl	e2ca <assert_print>
    9dca:	4631      	mov	r1, r6
    9dcc:	4817      	ldr	r0, [pc, #92]	; (9e2c <k_mem_slab_free+0xc4>)
    9dce:	f004 fa7c 	bl	e2ca <assert_print>
    9dd2:	218e      	movs	r1, #142	; 0x8e
    9dd4:	4640      	mov	r0, r8
    9dd6:	f004 fa71 	bl	e2bc <assert_post_action>
    9dda:	e7d7      	b.n	9d8c <k_mem_slab_free+0x24>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    9ddc:	4620      	mov	r0, r4
    9dde:	f001 fcb7 	bl	b750 <z_unpend_first_thread>
		if (pending_thread != NULL) {
    9de2:	2800      	cmp	r0, #0
    9de4:	d0d7      	beq.n	9d96 <k_mem_slab_free+0x2e>
			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    9de6:	682a      	ldr	r2, [r5, #0]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    9de8:	2100      	movs	r1, #0
    9dea:	f8c0 10ac 	str.w	r1, [r0, #172]	; 0xac
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    9dee:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
    9df0:	f001 f896 	bl	af20 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    9df4:	4639      	mov	r1, r7
    9df6:	4630      	mov	r0, r6
    9df8:	f000 fdee 	bl	a9d8 <z_reschedule>
			return;
    9dfc:	e7db      	b.n	9db6 <k_mem_slab_free+0x4e>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    9dfe:	4c08      	ldr	r4, [pc, #32]	; (9e20 <k_mem_slab_free+0xb8>)
    9e00:	23b9      	movs	r3, #185	; 0xb9
    9e02:	4622      	mov	r2, r4
    9e04:	490a      	ldr	r1, [pc, #40]	; (9e30 <k_mem_slab_free+0xc8>)
    9e06:	4808      	ldr	r0, [pc, #32]	; (9e28 <k_mem_slab_free+0xc0>)
    9e08:	f004 fa5f 	bl	e2ca <assert_print>
    9e0c:	4631      	mov	r1, r6
    9e0e:	4809      	ldr	r0, [pc, #36]	; (9e34 <k_mem_slab_free+0xcc>)
    9e10:	f004 fa5b 	bl	e2ca <assert_print>
    9e14:	21b9      	movs	r1, #185	; 0xb9
    9e16:	4620      	mov	r0, r4
    9e18:	f004 fa50 	bl	e2bc <assert_post_action>
    9e1c:	e7c7      	b.n	9dae <k_mem_slab_free+0x46>
    9e1e:	bf00      	nop
    9e20:	0000ff04 	.word	0x0000ff04
    9e24:	0000ff64 	.word	0x0000ff64
    9e28:	0000fd58 	.word	0x0000fd58
    9e2c:	0000ff7c 	.word	0x0000ff7c
    9e30:	0000ff34 	.word	0x0000ff34
    9e34:	0000ff4c 	.word	0x0000ff4c

00009e38 <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
    9e38:	b508      	push	{r3, lr}
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    9e3a:	ea53 0102 	orrs.w	r1, r3, r2
    9e3e:	d102      	bne.n	9e46 <schedule_new_thread+0xe>
	z_impl_k_thread_start(thread);
    9e40:	f005 f8a5 	bl	ef8e <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
    9e44:	bd08      	pop	{r3, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    9e46:	4902      	ldr	r1, [pc, #8]	; (9e50 <schedule_new_thread+0x18>)
    9e48:	3018      	adds	r0, #24
    9e4a:	f001 ffb3 	bl	bdb4 <z_add_timeout>
    9e4e:	e7f9      	b.n	9e44 <schedule_new_thread+0xc>
    9e50:	0000b07d 	.word	0x0000b07d

00009e54 <z_spin_lock_valid>:
 * them in spinlock.h is a giant header ordering headache.
 */
#ifdef CONFIG_SPIN_VALIDATE
bool z_spin_lock_valid(struct k_spinlock *l)
{
	uintptr_t thread_cpu = l->thread_cpu;
    9e54:	6803      	ldr	r3, [r0, #0]

	if (thread_cpu != 0U) {
    9e56:	b13b      	cbz	r3, 9e68 <z_spin_lock_valid+0x14>
		if ((thread_cpu & 3U) == _current_cpu->id) {
    9e58:	f003 0303 	and.w	r3, r3, #3
    9e5c:	4a04      	ldr	r2, [pc, #16]	; (9e70 <z_spin_lock_valid+0x1c>)
    9e5e:	7d12      	ldrb	r2, [r2, #20]
    9e60:	4293      	cmp	r3, r2
    9e62:	d003      	beq.n	9e6c <z_spin_lock_valid+0x18>
			return false;
		}
	}
	return true;
    9e64:	2001      	movs	r0, #1
    9e66:	4770      	bx	lr
    9e68:	2001      	movs	r0, #1
    9e6a:	4770      	bx	lr
			return false;
    9e6c:	2000      	movs	r0, #0
}
    9e6e:	4770      	bx	lr
    9e70:	2000515c 	.word	0x2000515c

00009e74 <z_spin_unlock_valid>:

bool z_spin_unlock_valid(struct k_spinlock *l)
{
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    9e74:	6801      	ldr	r1, [r0, #0]
    9e76:	4a06      	ldr	r2, [pc, #24]	; (9e90 <z_spin_unlock_valid+0x1c>)
    9e78:	7d13      	ldrb	r3, [r2, #20]
    9e7a:	6892      	ldr	r2, [r2, #8]
    9e7c:	4313      	orrs	r3, r2
    9e7e:	4299      	cmp	r1, r3
    9e80:	d103      	bne.n	9e8a <z_spin_unlock_valid+0x16>
		return false;
	}
	l->thread_cpu = 0;
    9e82:	2300      	movs	r3, #0
    9e84:	6003      	str	r3, [r0, #0]
	return true;
    9e86:	2001      	movs	r0, #1
    9e88:	4770      	bx	lr
		return false;
    9e8a:	2000      	movs	r0, #0
}
    9e8c:	4770      	bx	lr
    9e8e:	bf00      	nop
    9e90:	2000515c 	.word	0x2000515c

00009e94 <z_spin_lock_set_owner>:

void z_spin_lock_set_owner(struct k_spinlock *l)
{
	l->thread_cpu = _current_cpu->id | (uintptr_t)_current;
    9e94:	4a02      	ldr	r2, [pc, #8]	; (9ea0 <z_spin_lock_set_owner+0xc>)
    9e96:	7d13      	ldrb	r3, [r2, #20]
    9e98:	6892      	ldr	r2, [r2, #8]
    9e9a:	4313      	orrs	r3, r2
    9e9c:	6003      	str	r3, [r0, #0]
}
    9e9e:	4770      	bx	lr
    9ea0:	2000515c 	.word	0x2000515c

00009ea4 <z_thread_monitor_exit>:
{
    9ea4:	b570      	push	{r4, r5, r6, lr}
    9ea6:	4604      	mov	r4, r0
	__asm__ volatile(
    9ea8:	f04f 0320 	mov.w	r3, #32
    9eac:	f3ef 8511 	mrs	r5, BASEPRI
    9eb0:	f383 8812 	msr	BASEPRI_MAX, r3
    9eb4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    9eb8:	481f      	ldr	r0, [pc, #124]	; (9f38 <z_thread_monitor_exit+0x94>)
    9eba:	f7ff ffcb 	bl	9e54 <z_spin_lock_valid>
    9ebe:	b150      	cbz	r0, 9ed6 <z_thread_monitor_exit+0x32>
	z_spin_lock_set_owner(l);
    9ec0:	481d      	ldr	r0, [pc, #116]	; (9f38 <z_thread_monitor_exit+0x94>)
    9ec2:	f7ff ffe7 	bl	9e94 <z_spin_lock_set_owner>
	if (thread == _kernel.threads) {
    9ec6:	4b1d      	ldr	r3, [pc, #116]	; (9f3c <z_thread_monitor_exit+0x98>)
    9ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    9eca:	42a3      	cmp	r3, r4
    9ecc:	d114      	bne.n	9ef8 <z_thread_monitor_exit+0x54>
		_kernel.threads = _kernel.threads->next_thread;
    9ece:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    9ed0:	4b1a      	ldr	r3, [pc, #104]	; (9f3c <z_thread_monitor_exit+0x98>)
    9ed2:	629a      	str	r2, [r3, #40]	; 0x28
    9ed4:	e017      	b.n	9f06 <z_thread_monitor_exit+0x62>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    9ed6:	4e1a      	ldr	r6, [pc, #104]	; (9f40 <z_thread_monitor_exit+0x9c>)
    9ed8:	238e      	movs	r3, #142	; 0x8e
    9eda:	4632      	mov	r2, r6
    9edc:	4919      	ldr	r1, [pc, #100]	; (9f44 <z_thread_monitor_exit+0xa0>)
    9ede:	481a      	ldr	r0, [pc, #104]	; (9f48 <z_thread_monitor_exit+0xa4>)
    9ee0:	f004 f9f3 	bl	e2ca <assert_print>
    9ee4:	4914      	ldr	r1, [pc, #80]	; (9f38 <z_thread_monitor_exit+0x94>)
    9ee6:	4819      	ldr	r0, [pc, #100]	; (9f4c <z_thread_monitor_exit+0xa8>)
    9ee8:	f004 f9ef 	bl	e2ca <assert_print>
    9eec:	218e      	movs	r1, #142	; 0x8e
    9eee:	4630      	mov	r0, r6
    9ef0:	f004 f9e4 	bl	e2bc <assert_post_action>
    9ef4:	e7e4      	b.n	9ec0 <z_thread_monitor_exit+0x1c>
			prev_thread = prev_thread->next_thread;
    9ef6:	4613      	mov	r3, r2
		while ((prev_thread != NULL) &&
    9ef8:	b113      	cbz	r3, 9f00 <z_thread_monitor_exit+0x5c>
			(thread != prev_thread->next_thread)) {
    9efa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
		while ((prev_thread != NULL) &&
    9efc:	42a2      	cmp	r2, r4
    9efe:	d1fa      	bne.n	9ef6 <z_thread_monitor_exit+0x52>
		if (prev_thread != NULL) {
    9f00:	b10b      	cbz	r3, 9f06 <z_thread_monitor_exit+0x62>
			prev_thread->next_thread = thread->next_thread;
    9f02:	6f22      	ldr	r2, [r4, #112]	; 0x70
    9f04:	671a      	str	r2, [r3, #112]	; 0x70
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    9f06:	480c      	ldr	r0, [pc, #48]	; (9f38 <z_thread_monitor_exit+0x94>)
    9f08:	f7ff ffb4 	bl	9e74 <z_spin_unlock_valid>
    9f0c:	b120      	cbz	r0, 9f18 <z_thread_monitor_exit+0x74>
	__asm__ volatile(
    9f0e:	f385 8811 	msr	BASEPRI, r5
    9f12:	f3bf 8f6f 	isb	sy
}
    9f16:	bd70      	pop	{r4, r5, r6, pc}
    9f18:	4c09      	ldr	r4, [pc, #36]	; (9f40 <z_thread_monitor_exit+0x9c>)
    9f1a:	23b9      	movs	r3, #185	; 0xb9
    9f1c:	4622      	mov	r2, r4
    9f1e:	490c      	ldr	r1, [pc, #48]	; (9f50 <z_thread_monitor_exit+0xac>)
    9f20:	4809      	ldr	r0, [pc, #36]	; (9f48 <z_thread_monitor_exit+0xa4>)
    9f22:	f004 f9d2 	bl	e2ca <assert_print>
    9f26:	4904      	ldr	r1, [pc, #16]	; (9f38 <z_thread_monitor_exit+0x94>)
    9f28:	480a      	ldr	r0, [pc, #40]	; (9f54 <z_thread_monitor_exit+0xb0>)
    9f2a:	f004 f9ce 	bl	e2ca <assert_print>
    9f2e:	21b9      	movs	r1, #185	; 0xb9
    9f30:	4620      	mov	r0, r4
    9f32:	f004 f9c3 	bl	e2bc <assert_post_action>
    9f36:	e7ea      	b.n	9f0e <z_thread_monitor_exit+0x6a>
    9f38:	20005188 	.word	0x20005188
    9f3c:	2000515c 	.word	0x2000515c
    9f40:	0000ff04 	.word	0x0000ff04
    9f44:	0000ff64 	.word	0x0000ff64
    9f48:	0000fd58 	.word	0x0000fd58
    9f4c:	0000ff7c 	.word	0x0000ff7c
    9f50:	0000ff34 	.word	0x0000ff34
    9f54:	0000ff4c 	.word	0x0000ff4c

00009f58 <z_setup_new_thread>:
{
    9f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9f5c:	b085      	sub	sp, #20
    9f5e:	4604      	mov	r4, r0
    9f60:	460e      	mov	r6, r1
    9f62:	4690      	mov	r8, r2
    9f64:	461d      	mov	r5, r3
    9f66:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
    9f6a:	f8dd a03c 	ldr.w	sl, [sp, #60]	; 0x3c
    9f6e:	9f11      	ldr	r7, [sp, #68]	; 0x44
	Z_ASSERT_VALID_PRIO(prio, entry);
    9f70:	2f0f      	cmp	r7, #15
    9f72:	d05e      	beq.n	a032 <z_setup_new_thread+0xda>
    9f74:	f107 0310 	add.w	r3, r7, #16
    9f78:	2b1e      	cmp	r3, #30
    9f7a:	d85e      	bhi.n	a03a <z_setup_new_thread+0xe2>
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    9f7c:	f104 0358 	add.w	r3, r4, #88	; 0x58
 * @param list the doubly-linked list
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    9f80:	65a3      	str	r3, [r4, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
    9f82:	65e3      	str	r3, [r4, #92]	; 0x5c
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
    9f84:	9b12      	ldr	r3, [sp, #72]	; 0x48
    9f86:	2204      	movs	r2, #4
    9f88:	4639      	mov	r1, r7
    9f8a:	4620      	mov	r0, r4
    9f8c:	f005 f803 	bl	ef96 <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
    9f90:	4642      	mov	r2, r8
    9f92:	4631      	mov	r1, r6
    9f94:	4620      	mov	r0, r4
    9f96:	f004 ffe0 	bl	ef5a <setup_thread_stack>
    9f9a:	4607      	mov	r7, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    9f9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    9f9e:	9302      	str	r3, [sp, #8]
    9fa0:	f8cd a004 	str.w	sl, [sp, #4]
    9fa4:	f8cd b000 	str.w	fp, [sp]
    9fa8:	462b      	mov	r3, r5
    9faa:	4602      	mov	r2, r0
    9fac:	4631      	mov	r1, r6
    9fae:	4620      	mov	r0, r4
    9fb0:	f7fb fcde 	bl	5970 <arch_new_thread>
	new_thread->init_data = NULL;
    9fb4:	2300      	movs	r3, #0
    9fb6:	6563      	str	r3, [r4, #84]	; 0x54
	new_thread->entry.pEntry = entry;
    9fb8:	6625      	str	r5, [r4, #96]	; 0x60
	new_thread->entry.parameter1 = p1;
    9fba:	f8c4 b064 	str.w	fp, [r4, #100]	; 0x64
	new_thread->entry.parameter2 = p2;
    9fbe:	f8c4 a068 	str.w	sl, [r4, #104]	; 0x68
	new_thread->entry.parameter3 = p3;
    9fc2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    9fc4:	66e3      	str	r3, [r4, #108]	; 0x6c
	__asm__ volatile(
    9fc6:	f04f 0320 	mov.w	r3, #32
    9fca:	f3ef 8611 	mrs	r6, BASEPRI
    9fce:	f383 8812 	msr	BASEPRI_MAX, r3
    9fd2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    9fd6:	4837      	ldr	r0, [pc, #220]	; (a0b4 <z_setup_new_thread+0x15c>)
    9fd8:	f7ff ff3c 	bl	9e54 <z_spin_lock_valid>
    9fdc:	2800      	cmp	r0, #0
    9fde:	d042      	beq.n	a066 <z_setup_new_thread+0x10e>
	z_spin_lock_set_owner(l);
    9fe0:	4d34      	ldr	r5, [pc, #208]	; (a0b4 <z_setup_new_thread+0x15c>)
    9fe2:	4628      	mov	r0, r5
    9fe4:	f7ff ff56 	bl	9e94 <z_spin_lock_set_owner>
	new_thread->next_thread = _kernel.threads;
    9fe8:	4b33      	ldr	r3, [pc, #204]	; (a0b8 <z_setup_new_thread+0x160>)
    9fea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    9fec:	6722      	str	r2, [r4, #112]	; 0x70
	_kernel.threads = new_thread;
    9fee:	629c      	str	r4, [r3, #40]	; 0x28
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    9ff0:	4628      	mov	r0, r5
    9ff2:	f7ff ff3f 	bl	9e74 <z_spin_unlock_valid>
    9ff6:	2800      	cmp	r0, #0
    9ff8:	d045      	beq.n	a086 <z_setup_new_thread+0x12e>
	__asm__ volatile(
    9ffa:	f386 8811 	msr	BASEPRI, r6
    9ffe:	f3bf 8f6f 	isb	sy
	if (name != NULL) {
    a002:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    a004:	2b00      	cmp	r3, #0
    a006:	d04e      	beq.n	a0a6 <z_setup_new_thread+0x14e>
#if __GNUC_PREREQ__(4,8) || defined(__clang__)
__ssp_bos_icheck3_restrict(stpncpy, char *, const char *)
#endif
__ssp_bos_icheck2_restrict(strcpy, char *, const char *)
__ssp_bos_icheck2_restrict(strcat, char *, const char *)
__ssp_bos_icheck3_restrict(strncpy, char *, const char *)
    a008:	221f      	movs	r2, #31
    a00a:	4619      	mov	r1, r3
    a00c:	f104 0074 	add.w	r0, r4, #116	; 0x74
    a010:	f005 f876 	bl	f100 <strncpy>
		new_thread->name[CONFIG_THREAD_MAX_NAME_LEN - 1] = '\0';
    a014:	2300      	movs	r3, #0
    a016:	f884 3093 	strb.w	r3, [r4, #147]	; 0x93
	if (!_current) {
    a01a:	4b27      	ldr	r3, [pc, #156]	; (a0b8 <z_setup_new_thread+0x160>)
    a01c:	689b      	ldr	r3, [r3, #8]
    a01e:	2b00      	cmp	r3, #0
    a020:	d045      	beq.n	a0ae <z_setup_new_thread+0x156>
	new_thread->resource_pool = _current->resource_pool;
    a022:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    a026:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
}
    a02a:	4638      	mov	r0, r7
    a02c:	b005      	add	sp, #20
    a02e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	Z_ASSERT_VALID_PRIO(prio, entry);
    a032:	4b22      	ldr	r3, [pc, #136]	; (a0bc <z_setup_new_thread+0x164>)
    a034:	429d      	cmp	r5, r3
    a036:	d19d      	bne.n	9f74 <z_setup_new_thread+0x1c>
    a038:	e7a0      	b.n	9f7c <z_setup_new_thread+0x24>
    a03a:	f8df 9084 	ldr.w	r9, [pc, #132]	; a0c0 <z_setup_new_thread+0x168>
    a03e:	f240 13ff 	movw	r3, #511	; 0x1ff
    a042:	464a      	mov	r2, r9
    a044:	491f      	ldr	r1, [pc, #124]	; (a0c4 <z_setup_new_thread+0x16c>)
    a046:	4820      	ldr	r0, [pc, #128]	; (a0c8 <z_setup_new_thread+0x170>)
    a048:	f004 f93f 	bl	e2ca <assert_print>
    a04c:	f06f 030f 	mvn.w	r3, #15
    a050:	220e      	movs	r2, #14
    a052:	4639      	mov	r1, r7
    a054:	481d      	ldr	r0, [pc, #116]	; (a0cc <z_setup_new_thread+0x174>)
    a056:	f004 f938 	bl	e2ca <assert_print>
    a05a:	f240 11ff 	movw	r1, #511	; 0x1ff
    a05e:	4648      	mov	r0, r9
    a060:	f004 f92c 	bl	e2bc <assert_post_action>
    a064:	e78a      	b.n	9f7c <z_setup_new_thread+0x24>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    a066:	4d1a      	ldr	r5, [pc, #104]	; (a0d0 <z_setup_new_thread+0x178>)
    a068:	238e      	movs	r3, #142	; 0x8e
    a06a:	462a      	mov	r2, r5
    a06c:	4919      	ldr	r1, [pc, #100]	; (a0d4 <z_setup_new_thread+0x17c>)
    a06e:	4816      	ldr	r0, [pc, #88]	; (a0c8 <z_setup_new_thread+0x170>)
    a070:	f004 f92b 	bl	e2ca <assert_print>
    a074:	490f      	ldr	r1, [pc, #60]	; (a0b4 <z_setup_new_thread+0x15c>)
    a076:	4818      	ldr	r0, [pc, #96]	; (a0d8 <z_setup_new_thread+0x180>)
    a078:	f004 f927 	bl	e2ca <assert_print>
    a07c:	218e      	movs	r1, #142	; 0x8e
    a07e:	4628      	mov	r0, r5
    a080:	f004 f91c 	bl	e2bc <assert_post_action>
    a084:	e7ac      	b.n	9fe0 <z_setup_new_thread+0x88>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    a086:	4d12      	ldr	r5, [pc, #72]	; (a0d0 <z_setup_new_thread+0x178>)
    a088:	23b9      	movs	r3, #185	; 0xb9
    a08a:	462a      	mov	r2, r5
    a08c:	4913      	ldr	r1, [pc, #76]	; (a0dc <z_setup_new_thread+0x184>)
    a08e:	480e      	ldr	r0, [pc, #56]	; (a0c8 <z_setup_new_thread+0x170>)
    a090:	f004 f91b 	bl	e2ca <assert_print>
    a094:	4907      	ldr	r1, [pc, #28]	; (a0b4 <z_setup_new_thread+0x15c>)
    a096:	4812      	ldr	r0, [pc, #72]	; (a0e0 <z_setup_new_thread+0x188>)
    a098:	f004 f917 	bl	e2ca <assert_print>
    a09c:	21b9      	movs	r1, #185	; 0xb9
    a09e:	4628      	mov	r0, r5
    a0a0:	f004 f90c 	bl	e2bc <assert_post_action>
    a0a4:	e7a9      	b.n	9ffa <z_setup_new_thread+0xa2>
		new_thread->name[0] = '\0';
    a0a6:	2300      	movs	r3, #0
    a0a8:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    a0ac:	e7b5      	b.n	a01a <z_setup_new_thread+0xc2>
		new_thread->resource_pool = NULL;
    a0ae:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		return stack_ptr;
    a0b2:	e7ba      	b.n	a02a <z_setup_new_thread+0xd2>
    a0b4:	20005188 	.word	0x20005188
    a0b8:	2000515c 	.word	0x2000515c
    a0bc:	0000a26d 	.word	0x0000a26d
    a0c0:	000114f0 	.word	0x000114f0
    a0c4:	00011548 	.word	0x00011548
    a0c8:	0000fd58 	.word	0x0000fd58
    a0cc:	000115c8 	.word	0x000115c8
    a0d0:	0000ff04 	.word	0x0000ff04
    a0d4:	0000ff64 	.word	0x0000ff64
    a0d8:	0000ff7c 	.word	0x0000ff7c
    a0dc:	0000ff34 	.word	0x0000ff34
    a0e0:	0000ff4c 	.word	0x0000ff4c

0000a0e4 <z_impl_k_thread_create>:
{
    a0e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    a0e8:	b086      	sub	sp, #24
    a0ea:	4604      	mov	r4, r0
    a0ec:	460d      	mov	r5, r1
    a0ee:	4616      	mov	r6, r2
    a0f0:	461f      	mov	r7, r3
    a0f2:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
    a0f6:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    a0fa:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "Threads may not be created in ISRs");
    a0fe:	b9db      	cbnz	r3, a138 <z_impl_k_thread_create+0x54>
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    a100:	2300      	movs	r3, #0
    a102:	9305      	str	r3, [sp, #20]
    a104:	9b12      	ldr	r3, [sp, #72]	; 0x48
    a106:	9304      	str	r3, [sp, #16]
    a108:	9b11      	ldr	r3, [sp, #68]	; 0x44
    a10a:	9303      	str	r3, [sp, #12]
    a10c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    a10e:	9302      	str	r3, [sp, #8]
    a110:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    a112:	9301      	str	r3, [sp, #4]
    a114:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    a116:	9300      	str	r3, [sp, #0]
    a118:	463b      	mov	r3, r7
    a11a:	4632      	mov	r2, r6
    a11c:	4629      	mov	r1, r5
    a11e:	4620      	mov	r0, r4
    a120:	f7ff ff1a 	bl	9f58 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    a124:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
    a128:	bf08      	it	eq
    a12a:	f1b9 3fff 	cmpeq.w	r9, #4294967295	; 0xffffffff
    a12e:	d115      	bne.n	a15c <z_impl_k_thread_create+0x78>
}
    a130:	4620      	mov	r0, r4
    a132:	b006      	add	sp, #24
    a134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	__ASSERT(!arch_is_in_isr(), "Threads may not be created in ISRs");
    a138:	f8df a02c 	ldr.w	sl, [pc, #44]	; a168 <z_impl_k_thread_create+0x84>
    a13c:	f240 236e 	movw	r3, #622	; 0x26e
    a140:	4652      	mov	r2, sl
    a142:	490a      	ldr	r1, [pc, #40]	; (a16c <z_impl_k_thread_create+0x88>)
    a144:	480a      	ldr	r0, [pc, #40]	; (a170 <z_impl_k_thread_create+0x8c>)
    a146:	f004 f8c0 	bl	e2ca <assert_print>
    a14a:	480a      	ldr	r0, [pc, #40]	; (a174 <z_impl_k_thread_create+0x90>)
    a14c:	f004 f8bd 	bl	e2ca <assert_print>
    a150:	f240 216e 	movw	r1, #622	; 0x26e
    a154:	4650      	mov	r0, sl
    a156:	f004 f8b1 	bl	e2bc <assert_post_action>
    a15a:	e7d1      	b.n	a100 <z_impl_k_thread_create+0x1c>
		schedule_new_thread(new_thread, delay);
    a15c:	464a      	mov	r2, r9
    a15e:	4643      	mov	r3, r8
    a160:	4620      	mov	r0, r4
    a162:	f7ff fe69 	bl	9e38 <schedule_new_thread>
    a166:	e7e3      	b.n	a130 <z_impl_k_thread_create+0x4c>
    a168:	000114f0 	.word	0x000114f0
    a16c:	000115fc 	.word	0x000115fc
    a170:	0000fd58 	.word	0x0000fd58
    a174:	00011610 	.word	0x00011610

0000a178 <z_init_static_threads>:
{
    a178:	b530      	push	{r4, r5, lr}
    a17a:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
    a17c:	4c35      	ldr	r4, [pc, #212]	; (a254 <z_init_static_threads+0xdc>)
    a17e:	e017      	b.n	a1b0 <z_init_static_threads+0x38>
    a180:	4b35      	ldr	r3, [pc, #212]	; (a258 <z_init_static_threads+0xe0>)
    a182:	429c      	cmp	r4, r3
    a184:	d228      	bcs.n	a1d8 <z_init_static_threads+0x60>
		z_setup_new_thread(
    a186:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    a188:	9305      	str	r3, [sp, #20]
    a18a:	6a23      	ldr	r3, [r4, #32]
    a18c:	9304      	str	r3, [sp, #16]
    a18e:	69e3      	ldr	r3, [r4, #28]
    a190:	9303      	str	r3, [sp, #12]
    a192:	69a3      	ldr	r3, [r4, #24]
    a194:	9302      	str	r3, [sp, #8]
    a196:	6963      	ldr	r3, [r4, #20]
    a198:	9301      	str	r3, [sp, #4]
    a19a:	6923      	ldr	r3, [r4, #16]
    a19c:	9300      	str	r3, [sp, #0]
    a19e:	68e3      	ldr	r3, [r4, #12]
    a1a0:	68a2      	ldr	r2, [r4, #8]
    a1a2:	6861      	ldr	r1, [r4, #4]
    a1a4:	6820      	ldr	r0, [r4, #0]
    a1a6:	f7ff fed7 	bl	9f58 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    a1aa:	6823      	ldr	r3, [r4, #0]
    a1ac:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    a1ae:	3430      	adds	r4, #48	; 0x30
    a1b0:	4b29      	ldr	r3, [pc, #164]	; (a258 <z_init_static_threads+0xe0>)
    a1b2:	429c      	cmp	r4, r3
    a1b4:	d9e4      	bls.n	a180 <z_init_static_threads+0x8>
    a1b6:	4d29      	ldr	r5, [pc, #164]	; (a25c <z_init_static_threads+0xe4>)
    a1b8:	f240 23d5 	movw	r3, #725	; 0x2d5
    a1bc:	462a      	mov	r2, r5
    a1be:	4928      	ldr	r1, [pc, #160]	; (a260 <z_init_static_threads+0xe8>)
    a1c0:	4828      	ldr	r0, [pc, #160]	; (a264 <z_init_static_threads+0xec>)
    a1c2:	f004 f882 	bl	e2ca <assert_print>
    a1c6:	4828      	ldr	r0, [pc, #160]	; (a268 <z_init_static_threads+0xf0>)
    a1c8:	f004 f87f 	bl	e2ca <assert_print>
    a1cc:	f240 21d5 	movw	r1, #725	; 0x2d5
    a1d0:	4628      	mov	r0, r5
    a1d2:	f004 f873 	bl	e2bc <assert_post_action>
    a1d6:	e7d3      	b.n	a180 <z_init_static_threads+0x8>
	k_sched_lock();
    a1d8:	f000 fc4c 	bl	aa74 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    a1dc:	4c1d      	ldr	r4, [pc, #116]	; (a254 <z_init_static_threads+0xdc>)
    a1de:	e000      	b.n	a1e2 <z_init_static_threads+0x6a>
    a1e0:	3430      	adds	r4, #48	; 0x30
    a1e2:	4b1d      	ldr	r3, [pc, #116]	; (a258 <z_init_static_threads+0xe0>)
    a1e4:	429c      	cmp	r4, r3
    a1e6:	d81f      	bhi.n	a228 <z_init_static_threads+0xb0>
    a1e8:	4b1b      	ldr	r3, [pc, #108]	; (a258 <z_init_static_threads+0xe0>)
    a1ea:	429c      	cmp	r4, r3
    a1ec:	d22d      	bcs.n	a24a <z_init_static_threads+0xd2>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    a1ee:	6a60      	ldr	r0, [r4, #36]	; 0x24
    a1f0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    a1f4:	d0f4      	beq.n	a1e0 <z_init_static_threads+0x68>
			schedule_new_thread(thread_data->init_thread,
    a1f6:	6825      	ldr	r5, [r4, #0]
					    K_MSEC(thread_data->init_delay));
    a1f8:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    a1fc:	17c1      	asrs	r1, r0, #31
			return ((t * to_hz + off) / from_hz);
    a1fe:	03c9      	lsls	r1, r1, #15
    a200:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    a204:	03c0      	lsls	r0, r0, #15
    a206:	f240 33e7 	movw	r3, #999	; 0x3e7
    a20a:	18c0      	adds	r0, r0, r3
    a20c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    a210:	f04f 0300 	mov.w	r3, #0
    a214:	f141 0100 	adc.w	r1, r1, #0
    a218:	f7f6 fbe0 	bl	9dc <__aeabi_uldivmod>
    a21c:	4602      	mov	r2, r0
    a21e:	460b      	mov	r3, r1
			schedule_new_thread(thread_data->init_thread,
    a220:	4628      	mov	r0, r5
    a222:	f7ff fe09 	bl	9e38 <schedule_new_thread>
    a226:	e7db      	b.n	a1e0 <z_init_static_threads+0x68>
	_FOREACH_STATIC_THREAD(thread_data) {
    a228:	4d0c      	ldr	r5, [pc, #48]	; (a25c <z_init_static_threads+0xe4>)
    a22a:	f44f 733d 	mov.w	r3, #756	; 0x2f4
    a22e:	462a      	mov	r2, r5
    a230:	490b      	ldr	r1, [pc, #44]	; (a260 <z_init_static_threads+0xe8>)
    a232:	480c      	ldr	r0, [pc, #48]	; (a264 <z_init_static_threads+0xec>)
    a234:	f004 f849 	bl	e2ca <assert_print>
    a238:	480b      	ldr	r0, [pc, #44]	; (a268 <z_init_static_threads+0xf0>)
    a23a:	f004 f846 	bl	e2ca <assert_print>
    a23e:	f44f 713d 	mov.w	r1, #756	; 0x2f4
    a242:	4628      	mov	r0, r5
    a244:	f004 f83a 	bl	e2bc <assert_post_action>
    a248:	e7ce      	b.n	a1e8 <z_init_static_threads+0x70>
	k_sched_unlock();
    a24a:	f001 f99f 	bl	b58c <k_sched_unlock>
}
    a24e:	b007      	add	sp, #28
    a250:	bd30      	pop	{r4, r5, pc}
    a252:	bf00      	nop
    a254:	200041c4 	.word	0x200041c4
    a258:	200041c4 	.word	0x200041c4
    a25c:	000114f0 	.word	0x000114f0
    a260:	00011638 	.word	0x00011638
    a264:	0000fd58 	.word	0x0000fd58
    a268:	000114d0 	.word	0x000114d0

0000a26c <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    a26c:	b508      	push	{r3, lr}
	ARG_UNUSED(unused1);
	ARG_UNUSED(unused2);
	ARG_UNUSED(unused3);

	__ASSERT_NO_MSG(_current->base.prio >= 0);
    a26e:	4b14      	ldr	r3, [pc, #80]	; (a2c0 <idle+0x54>)
    a270:	689b      	ldr	r3, [r3, #8]
    a272:	f993 300e 	ldrsb.w	r3, [r3, #14]
    a276:	2b00      	cmp	r3, #0
    a278:	da0d      	bge.n	a296 <idle+0x2a>
    a27a:	4c12      	ldr	r4, [pc, #72]	; (a2c4 <idle+0x58>)
    a27c:	2327      	movs	r3, #39	; 0x27
    a27e:	4622      	mov	r2, r4
    a280:	4911      	ldr	r1, [pc, #68]	; (a2c8 <idle+0x5c>)
    a282:	4812      	ldr	r0, [pc, #72]	; (a2cc <idle+0x60>)
    a284:	f004 f821 	bl	e2ca <assert_print>
    a288:	2127      	movs	r1, #39	; 0x27
    a28a:	4620      	mov	r0, r4
    a28c:	f004 f816 	bl	e2bc <assert_post_action>
    a290:	e001      	b.n	a296 <idle+0x2a>
	arch_cpu_idle();
    a292:	f7fb fa41 	bl	5718 <arch_cpu_idle>
	__asm__ volatile(
    a296:	f04f 0220 	mov.w	r2, #32
    a29a:	f3ef 8311 	mrs	r3, BASEPRI
    a29e:	f382 8812 	msr	BASEPRI_MAX, r2
    a2a2:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    a2a6:	f001 fec3 	bl	c030 <z_get_next_timeout_expiry>
    a2aa:	4b05      	ldr	r3, [pc, #20]	; (a2c0 <idle+0x54>)
    a2ac:	6198      	str	r0, [r3, #24]
	return !z_sys_post_kernel;
    a2ae:	4b08      	ldr	r3, [pc, #32]	; (a2d0 <idle+0x64>)
    a2b0:	781b      	ldrb	r3, [r3, #0]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    a2b2:	2b00      	cmp	r3, #0
    a2b4:	d0ed      	beq.n	a292 <idle+0x26>
    a2b6:	f7fa fff7 	bl	52a8 <pm_system_suspend>
    a2ba:	2800      	cmp	r0, #0
    a2bc:	d1eb      	bne.n	a296 <idle+0x2a>
    a2be:	e7e8      	b.n	a292 <idle+0x26>
    a2c0:	2000515c 	.word	0x2000515c
    a2c4:	00011668 	.word	0x00011668
    a2c8:	0001168c 	.word	0x0001168c
    a2cc:	0000fd58 	.word	0x0000fd58
    a2d0:	20005396 	.word	0x20005396

0000a2d4 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    a2d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    a2d8:	b083      	sub	sp, #12
    a2da:	4604      	mov	r4, r0
    a2dc:	4616      	mov	r6, r2
    a2de:	461d      	mov	r5, r3
    a2e0:	f3ef 8105 	mrs	r1, IPSR
	int new_prio;
	k_spinlock_key_t key;
	bool resched = false;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    a2e4:	2900      	cmp	r1, #0
    a2e6:	d12b      	bne.n	a340 <z_impl_k_mutex_lock+0x6c>
    a2e8:	f04f 0320 	mov.w	r3, #32
    a2ec:	f3ef 8711 	mrs	r7, BASEPRI
    a2f0:	f383 8812 	msr	BASEPRI_MAX, r3
    a2f4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    a2f8:	487b      	ldr	r0, [pc, #492]	; (a4e8 <z_impl_k_mutex_lock+0x214>)
    a2fa:	f7ff fdab 	bl	9e54 <z_spin_lock_valid>
    a2fe:	2800      	cmp	r0, #0
    a300:	d02d      	beq.n	a35e <z_impl_k_mutex_lock+0x8a>
	z_spin_lock_set_owner(l);
    a302:	4879      	ldr	r0, [pc, #484]	; (a4e8 <z_impl_k_mutex_lock+0x214>)
    a304:	f7ff fdc6 	bl	9e94 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    a308:	68e1      	ldr	r1, [r4, #12]
    a30a:	2900      	cmp	r1, #0
    a30c:	d138      	bne.n	a380 <z_impl_k_mutex_lock+0xac>

		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
					_current->base.prio :
    a30e:	2900      	cmp	r1, #0
    a310:	d17d      	bne.n	a40e <z_impl_k_mutex_lock+0x13a>
    a312:	4b76      	ldr	r3, [pc, #472]	; (a4ec <z_impl_k_mutex_lock+0x218>)
    a314:	689b      	ldr	r3, [r3, #8]
    a316:	f993 300e 	ldrsb.w	r3, [r3, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    a31a:	6123      	str	r3, [r4, #16]
					mutex->owner_orig_prio;

		mutex->lock_count++;
    a31c:	3101      	adds	r1, #1
    a31e:	60e1      	str	r1, [r4, #12]
		mutex->owner = _current;
    a320:	4b72      	ldr	r3, [pc, #456]	; (a4ec <z_impl_k_mutex_lock+0x218>)
    a322:	689b      	ldr	r3, [r3, #8]
    a324:	60a3      	str	r3, [r4, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    a326:	4870      	ldr	r0, [pc, #448]	; (a4e8 <z_impl_k_mutex_lock+0x214>)
    a328:	f7ff fda4 	bl	9e74 <z_spin_unlock_valid>
    a32c:	2800      	cmp	r0, #0
    a32e:	d070      	beq.n	a412 <z_impl_k_mutex_lock+0x13e>
	__asm__ volatile(
    a330:	f387 8811 	msr	BASEPRI, r7
    a334:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
    a338:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    a33a:	b003      	add	sp, #12
    a33c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    a340:	4f6b      	ldr	r7, [pc, #428]	; (a4f0 <z_impl_k_mutex_lock+0x21c>)
    a342:	2365      	movs	r3, #101	; 0x65
    a344:	463a      	mov	r2, r7
    a346:	496b      	ldr	r1, [pc, #428]	; (a4f4 <z_impl_k_mutex_lock+0x220>)
    a348:	486b      	ldr	r0, [pc, #428]	; (a4f8 <z_impl_k_mutex_lock+0x224>)
    a34a:	f003 ffbe 	bl	e2ca <assert_print>
    a34e:	486b      	ldr	r0, [pc, #428]	; (a4fc <z_impl_k_mutex_lock+0x228>)
    a350:	f003 ffbb 	bl	e2ca <assert_print>
    a354:	2165      	movs	r1, #101	; 0x65
    a356:	4638      	mov	r0, r7
    a358:	f003 ffb0 	bl	e2bc <assert_post_action>
    a35c:	e7c4      	b.n	a2e8 <z_impl_k_mutex_lock+0x14>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    a35e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; a500 <z_impl_k_mutex_lock+0x22c>
    a362:	238e      	movs	r3, #142	; 0x8e
    a364:	4642      	mov	r2, r8
    a366:	4967      	ldr	r1, [pc, #412]	; (a504 <z_impl_k_mutex_lock+0x230>)
    a368:	4863      	ldr	r0, [pc, #396]	; (a4f8 <z_impl_k_mutex_lock+0x224>)
    a36a:	f003 ffae 	bl	e2ca <assert_print>
    a36e:	495e      	ldr	r1, [pc, #376]	; (a4e8 <z_impl_k_mutex_lock+0x214>)
    a370:	4865      	ldr	r0, [pc, #404]	; (a508 <z_impl_k_mutex_lock+0x234>)
    a372:	f003 ffaa 	bl	e2ca <assert_print>
    a376:	218e      	movs	r1, #142	; 0x8e
    a378:	4640      	mov	r0, r8
    a37a:	f003 ff9f 	bl	e2bc <assert_post_action>
    a37e:	e7c0      	b.n	a302 <z_impl_k_mutex_lock+0x2e>
	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    a380:	68a2      	ldr	r2, [r4, #8]
    a382:	4b5a      	ldr	r3, [pc, #360]	; (a4ec <z_impl_k_mutex_lock+0x218>)
    a384:	689b      	ldr	r3, [r3, #8]
    a386:	429a      	cmp	r2, r3
    a388:	d0c1      	beq.n	a30e <z_impl_k_mutex_lock+0x3a>
	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    a38a:	ea55 0106 	orrs.w	r1, r5, r6
    a38e:	bf0c      	ite	eq
    a390:	f04f 0801 	moveq.w	r8, #1
    a394:	f04f 0800 	movne.w	r8, #0
    a398:	d04b      	beq.n	a432 <z_impl_k_mutex_lock+0x15e>
					    mutex->owner->base.prio);
    a39a:	f992 900e 	ldrsb.w	r9, [r2, #14]
	new_prio = new_prio_for_inheritance(_current->base.prio,
    a39e:	4649      	mov	r1, r9
    a3a0:	f993 000e 	ldrsb.w	r0, [r3, #14]
    a3a4:	f004 fe08 	bl	efb8 <new_prio_for_inheritance>
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    a3a8:	4581      	cmp	r9, r0
    a3aa:	dc5d      	bgt.n	a468 <z_impl_k_mutex_lock+0x194>
	bool resched = false;
    a3ac:	f04f 0900 	mov.w	r9, #0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    a3b0:	9600      	str	r6, [sp, #0]
    a3b2:	9501      	str	r5, [sp, #4]
    a3b4:	4622      	mov	r2, r4
    a3b6:	4639      	mov	r1, r7
    a3b8:	484b      	ldr	r0, [pc, #300]	; (a4e8 <z_impl_k_mutex_lock+0x214>)
    a3ba:	f000 ff8d 	bl	b2d8 <z_pend_curr>
	if (got_mutex == 0) {
    a3be:	2800      	cmp	r0, #0
    a3c0:	d0bb      	beq.n	a33a <z_impl_k_mutex_lock+0x66>
	__asm__ volatile(
    a3c2:	f04f 0320 	mov.w	r3, #32
    a3c6:	f3ef 8511 	mrs	r5, BASEPRI
    a3ca:	f383 8812 	msr	BASEPRI_MAX, r3
    a3ce:	f3bf 8f6f 	isb	sy
    a3d2:	4845      	ldr	r0, [pc, #276]	; (a4e8 <z_impl_k_mutex_lock+0x214>)
    a3d4:	f7ff fd3e 	bl	9e54 <z_spin_lock_valid>
    a3d8:	2800      	cmp	r0, #0
    a3da:	d04b      	beq.n	a474 <z_impl_k_mutex_lock+0x1a0>
	z_spin_lock_set_owner(l);
    a3dc:	4842      	ldr	r0, [pc, #264]	; (a4e8 <z_impl_k_mutex_lock+0x214>)
    a3de:	f7ff fd59 	bl	9e94 <z_spin_lock_set_owner>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    a3e2:	6823      	ldr	r3, [r4, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    a3e4:	42a3      	cmp	r3, r4
    a3e6:	d055      	beq.n	a494 <z_impl_k_mutex_lock+0x1c0>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    a3e8:	2b00      	cmp	r3, #0
    a3ea:	d053      	beq.n	a494 <z_impl_k_mutex_lock+0x1c0>
    a3ec:	6921      	ldr	r1, [r4, #16]
    a3ee:	f993 000e 	ldrsb.w	r0, [r3, #14]
    a3f2:	f004 fde1 	bl	efb8 <new_prio_for_inheritance>
    a3f6:	4601      	mov	r1, r0
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    a3f8:	4620      	mov	r0, r4
    a3fa:	f004 fde8 	bl	efce <adjust_owner_prio>
    a3fe:	2800      	cmp	r0, #0
    a400:	d14a      	bne.n	a498 <z_impl_k_mutex_lock+0x1c4>
    a402:	f1b9 0f00 	cmp.w	r9, #0
    a406:	d049      	beq.n	a49c <z_impl_k_mutex_lock+0x1c8>
    a408:	f04f 0801 	mov.w	r8, #1
    a40c:	e046      	b.n	a49c <z_impl_k_mutex_lock+0x1c8>
					_current->base.prio :
    a40e:	6923      	ldr	r3, [r4, #16]
    a410:	e783      	b.n	a31a <z_impl_k_mutex_lock+0x46>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    a412:	4c3b      	ldr	r4, [pc, #236]	; (a500 <z_impl_k_mutex_lock+0x22c>)
    a414:	23b9      	movs	r3, #185	; 0xb9
    a416:	4622      	mov	r2, r4
    a418:	493c      	ldr	r1, [pc, #240]	; (a50c <z_impl_k_mutex_lock+0x238>)
    a41a:	4837      	ldr	r0, [pc, #220]	; (a4f8 <z_impl_k_mutex_lock+0x224>)
    a41c:	f003 ff55 	bl	e2ca <assert_print>
    a420:	4931      	ldr	r1, [pc, #196]	; (a4e8 <z_impl_k_mutex_lock+0x214>)
    a422:	483b      	ldr	r0, [pc, #236]	; (a510 <z_impl_k_mutex_lock+0x23c>)
    a424:	f003 ff51 	bl	e2ca <assert_print>
    a428:	21b9      	movs	r1, #185	; 0xb9
    a42a:	4620      	mov	r0, r4
    a42c:	f003 ff46 	bl	e2bc <assert_post_action>
    a430:	e77e      	b.n	a330 <z_impl_k_mutex_lock+0x5c>
    a432:	482d      	ldr	r0, [pc, #180]	; (a4e8 <z_impl_k_mutex_lock+0x214>)
    a434:	f7ff fd1e 	bl	9e74 <z_spin_unlock_valid>
    a438:	b130      	cbz	r0, a448 <z_impl_k_mutex_lock+0x174>
	__asm__ volatile(
    a43a:	f387 8811 	msr	BASEPRI, r7
    a43e:	f3bf 8f6f 	isb	sy
		return -EBUSY;
    a442:	f06f 000f 	mvn.w	r0, #15
    a446:	e778      	b.n	a33a <z_impl_k_mutex_lock+0x66>
    a448:	4c2d      	ldr	r4, [pc, #180]	; (a500 <z_impl_k_mutex_lock+0x22c>)
    a44a:	23b9      	movs	r3, #185	; 0xb9
    a44c:	4622      	mov	r2, r4
    a44e:	492f      	ldr	r1, [pc, #188]	; (a50c <z_impl_k_mutex_lock+0x238>)
    a450:	4829      	ldr	r0, [pc, #164]	; (a4f8 <z_impl_k_mutex_lock+0x224>)
    a452:	f003 ff3a 	bl	e2ca <assert_print>
    a456:	4924      	ldr	r1, [pc, #144]	; (a4e8 <z_impl_k_mutex_lock+0x214>)
    a458:	482d      	ldr	r0, [pc, #180]	; (a510 <z_impl_k_mutex_lock+0x23c>)
    a45a:	f003 ff36 	bl	e2ca <assert_print>
    a45e:	21b9      	movs	r1, #185	; 0xb9
    a460:	4620      	mov	r0, r4
    a462:	f003 ff2b 	bl	e2bc <assert_post_action>
    a466:	e7e8      	b.n	a43a <z_impl_k_mutex_lock+0x166>
		resched = adjust_owner_prio(mutex, new_prio);
    a468:	4601      	mov	r1, r0
    a46a:	4620      	mov	r0, r4
    a46c:	f004 fdaf 	bl	efce <adjust_owner_prio>
    a470:	4681      	mov	r9, r0
    a472:	e79d      	b.n	a3b0 <z_impl_k_mutex_lock+0xdc>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    a474:	4e22      	ldr	r6, [pc, #136]	; (a500 <z_impl_k_mutex_lock+0x22c>)
    a476:	238e      	movs	r3, #142	; 0x8e
    a478:	4632      	mov	r2, r6
    a47a:	4922      	ldr	r1, [pc, #136]	; (a504 <z_impl_k_mutex_lock+0x230>)
    a47c:	481e      	ldr	r0, [pc, #120]	; (a4f8 <z_impl_k_mutex_lock+0x224>)
    a47e:	f003 ff24 	bl	e2ca <assert_print>
    a482:	4919      	ldr	r1, [pc, #100]	; (a4e8 <z_impl_k_mutex_lock+0x214>)
    a484:	4820      	ldr	r0, [pc, #128]	; (a508 <z_impl_k_mutex_lock+0x234>)
    a486:	f003 ff20 	bl	e2ca <assert_print>
    a48a:	218e      	movs	r1, #142	; 0x8e
    a48c:	4630      	mov	r0, r6
    a48e:	f003 ff15 	bl	e2bc <assert_post_action>
    a492:	e7a3      	b.n	a3dc <z_impl_k_mutex_lock+0x108>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    a494:	6921      	ldr	r1, [r4, #16]
    a496:	e7af      	b.n	a3f8 <z_impl_k_mutex_lock+0x124>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    a498:	f04f 0801 	mov.w	r8, #1
	if (resched) {
    a49c:	f1b8 0f00 	cmp.w	r8, #0
    a4a0:	d006      	beq.n	a4b0 <z_impl_k_mutex_lock+0x1dc>
		z_reschedule(&lock, key);
    a4a2:	4629      	mov	r1, r5
    a4a4:	4810      	ldr	r0, [pc, #64]	; (a4e8 <z_impl_k_mutex_lock+0x214>)
    a4a6:	f000 fa97 	bl	a9d8 <z_reschedule>
	return -EAGAIN;
    a4aa:	f06f 000a 	mvn.w	r0, #10
    a4ae:	e744      	b.n	a33a <z_impl_k_mutex_lock+0x66>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    a4b0:	480d      	ldr	r0, [pc, #52]	; (a4e8 <z_impl_k_mutex_lock+0x214>)
    a4b2:	f7ff fcdf 	bl	9e74 <z_spin_unlock_valid>
    a4b6:	b130      	cbz	r0, a4c6 <z_impl_k_mutex_lock+0x1f2>
    a4b8:	f385 8811 	msr	BASEPRI, r5
    a4bc:	f3bf 8f6f 	isb	sy
    a4c0:	f06f 000a 	mvn.w	r0, #10
    a4c4:	e739      	b.n	a33a <z_impl_k_mutex_lock+0x66>
    a4c6:	4c0e      	ldr	r4, [pc, #56]	; (a500 <z_impl_k_mutex_lock+0x22c>)
    a4c8:	23b9      	movs	r3, #185	; 0xb9
    a4ca:	4622      	mov	r2, r4
    a4cc:	490f      	ldr	r1, [pc, #60]	; (a50c <z_impl_k_mutex_lock+0x238>)
    a4ce:	480a      	ldr	r0, [pc, #40]	; (a4f8 <z_impl_k_mutex_lock+0x224>)
    a4d0:	f003 fefb 	bl	e2ca <assert_print>
    a4d4:	4904      	ldr	r1, [pc, #16]	; (a4e8 <z_impl_k_mutex_lock+0x214>)
    a4d6:	480e      	ldr	r0, [pc, #56]	; (a510 <z_impl_k_mutex_lock+0x23c>)
    a4d8:	f003 fef7 	bl	e2ca <assert_print>
    a4dc:	21b9      	movs	r1, #185	; 0xb9
    a4de:	4620      	mov	r0, r4
    a4e0:	f003 feec 	bl	e2bc <assert_post_action>
    a4e4:	e7e8      	b.n	a4b8 <z_impl_k_mutex_lock+0x1e4>
    a4e6:	bf00      	nop
    a4e8:	2000518c 	.word	0x2000518c
    a4ec:	2000515c 	.word	0x2000515c
    a4f0:	000116b4 	.word	0x000116b4
    a4f4:	000115fc 	.word	0x000115fc
    a4f8:	0000fd58 	.word	0x0000fd58
    a4fc:	000116d8 	.word	0x000116d8
    a500:	0000ff04 	.word	0x0000ff04
    a504:	0000ff64 	.word	0x0000ff64
    a508:	0000ff7c 	.word	0x0000ff7c
    a50c:	0000ff34 	.word	0x0000ff34
    a510:	0000ff4c 	.word	0x0000ff4c

0000a514 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    a514:	b570      	push	{r4, r5, r6, lr}
    a516:	4604      	mov	r4, r0
    a518:	f3ef 8305 	mrs	r3, IPSR
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    a51c:	bb03      	cbnz	r3, a560 <z_impl_k_mutex_unlock+0x4c>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    a51e:	68a3      	ldr	r3, [r4, #8]
    a520:	2b00      	cmp	r3, #0
    a522:	f000 80a6 	beq.w	a672 <z_impl_k_mutex_unlock+0x15e>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    a526:	4a56      	ldr	r2, [pc, #344]	; (a680 <z_impl_k_mutex_unlock+0x16c>)
    a528:	6892      	ldr	r2, [r2, #8]
    a52a:	4293      	cmp	r3, r2
    a52c:	f040 80a4 	bne.w	a678 <z_impl_k_mutex_unlock+0x164>
	 * Attempt to unlock a mutex which is unlocked. mutex->lock_count
	 * cannot be zero if the current thread is equal to mutex->owner,
	 * therefore no underflow check is required. Use assert to catch
	 * undefined behavior.
	 */
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
    a530:	68e3      	ldr	r3, [r4, #12]
    a532:	b323      	cbz	r3, a57e <z_impl_k_mutex_unlock+0x6a>
    a534:	f3ef 8305 	mrs	r3, IPSR
	}
}

static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
    a538:	bb6b      	cbnz	r3, a596 <z_impl_k_mutex_unlock+0x82>
	__ASSERT(_current->base.sched_locked != 1U, "");
    a53a:	4b51      	ldr	r3, [pc, #324]	; (a680 <z_impl_k_mutex_unlock+0x16c>)
    a53c:	689b      	ldr	r3, [r3, #8]
    a53e:	7bdb      	ldrb	r3, [r3, #15]
    a540:	2b01      	cmp	r3, #1
    a542:	d037      	beq.n	a5b4 <z_impl_k_mutex_unlock+0xa0>

	--_current->base.sched_locked;
    a544:	4b4e      	ldr	r3, [pc, #312]	; (a680 <z_impl_k_mutex_unlock+0x16c>)
    a546:	689a      	ldr	r2, [r3, #8]
    a548:	7bd3      	ldrb	r3, [r2, #15]
    a54a:	3b01      	subs	r3, #1
    a54c:	73d3      	strb	r3, [r2, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    a54e:	68e3      	ldr	r3, [r4, #12]
    a550:	2b01      	cmp	r3, #1
    a552:	d93e      	bls.n	a5d2 <z_impl_k_mutex_unlock+0xbe>
		mutex->lock_count--;
    a554:	3b01      	subs	r3, #1
    a556:	60e3      	str	r3, [r4, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    a558:	f001 f818 	bl	b58c <k_sched_unlock>

	return 0;
    a55c:	2000      	movs	r0, #0
}
    a55e:	bd70      	pop	{r4, r5, r6, pc}
	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    a560:	4d48      	ldr	r5, [pc, #288]	; (a684 <z_impl_k_mutex_unlock+0x170>)
    a562:	23c7      	movs	r3, #199	; 0xc7
    a564:	462a      	mov	r2, r5
    a566:	4948      	ldr	r1, [pc, #288]	; (a688 <z_impl_k_mutex_unlock+0x174>)
    a568:	4848      	ldr	r0, [pc, #288]	; (a68c <z_impl_k_mutex_unlock+0x178>)
    a56a:	f003 feae 	bl	e2ca <assert_print>
    a56e:	4848      	ldr	r0, [pc, #288]	; (a690 <z_impl_k_mutex_unlock+0x17c>)
    a570:	f003 feab 	bl	e2ca <assert_print>
    a574:	21c7      	movs	r1, #199	; 0xc7
    a576:	4628      	mov	r0, r5
    a578:	f003 fea0 	bl	e2bc <assert_post_action>
    a57c:	e7cf      	b.n	a51e <z_impl_k_mutex_unlock+0xa>
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
    a57e:	4d41      	ldr	r5, [pc, #260]	; (a684 <z_impl_k_mutex_unlock+0x170>)
    a580:	23df      	movs	r3, #223	; 0xdf
    a582:	462a      	mov	r2, r5
    a584:	4943      	ldr	r1, [pc, #268]	; (a694 <z_impl_k_mutex_unlock+0x180>)
    a586:	4841      	ldr	r0, [pc, #260]	; (a68c <z_impl_k_mutex_unlock+0x178>)
    a588:	f003 fe9f 	bl	e2ca <assert_print>
    a58c:	21df      	movs	r1, #223	; 0xdf
    a58e:	4628      	mov	r0, r5
    a590:	f003 fe94 	bl	e2bc <assert_post_action>
    a594:	e7ce      	b.n	a534 <z_impl_k_mutex_unlock+0x20>
	__ASSERT(!arch_is_in_isr(), "");
    a596:	4d40      	ldr	r5, [pc, #256]	; (a698 <z_impl_k_mutex_unlock+0x184>)
    a598:	23fd      	movs	r3, #253	; 0xfd
    a59a:	462a      	mov	r2, r5
    a59c:	493a      	ldr	r1, [pc, #232]	; (a688 <z_impl_k_mutex_unlock+0x174>)
    a59e:	483b      	ldr	r0, [pc, #236]	; (a68c <z_impl_k_mutex_unlock+0x178>)
    a5a0:	f003 fe93 	bl	e2ca <assert_print>
    a5a4:	483d      	ldr	r0, [pc, #244]	; (a69c <z_impl_k_mutex_unlock+0x188>)
    a5a6:	f003 fe90 	bl	e2ca <assert_print>
    a5aa:	21fd      	movs	r1, #253	; 0xfd
    a5ac:	4628      	mov	r0, r5
    a5ae:	f003 fe85 	bl	e2bc <assert_post_action>
    a5b2:	e7c2      	b.n	a53a <z_impl_k_mutex_unlock+0x26>
	__ASSERT(_current->base.sched_locked != 1U, "");
    a5b4:	4d38      	ldr	r5, [pc, #224]	; (a698 <z_impl_k_mutex_unlock+0x184>)
    a5b6:	23fe      	movs	r3, #254	; 0xfe
    a5b8:	462a      	mov	r2, r5
    a5ba:	4939      	ldr	r1, [pc, #228]	; (a6a0 <z_impl_k_mutex_unlock+0x18c>)
    a5bc:	4833      	ldr	r0, [pc, #204]	; (a68c <z_impl_k_mutex_unlock+0x178>)
    a5be:	f003 fe84 	bl	e2ca <assert_print>
    a5c2:	4836      	ldr	r0, [pc, #216]	; (a69c <z_impl_k_mutex_unlock+0x188>)
    a5c4:	f003 fe81 	bl	e2ca <assert_print>
    a5c8:	21fe      	movs	r1, #254	; 0xfe
    a5ca:	4628      	mov	r0, r5
    a5cc:	f003 fe76 	bl	e2bc <assert_post_action>
    a5d0:	e7b8      	b.n	a544 <z_impl_k_mutex_unlock+0x30>
	__asm__ volatile(
    a5d2:	f04f 0320 	mov.w	r3, #32
    a5d6:	f3ef 8511 	mrs	r5, BASEPRI
    a5da:	f383 8812 	msr	BASEPRI_MAX, r3
    a5de:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    a5e2:	4830      	ldr	r0, [pc, #192]	; (a6a4 <z_impl_k_mutex_unlock+0x190>)
    a5e4:	f7ff fc36 	bl	9e54 <z_spin_lock_valid>
    a5e8:	b1c0      	cbz	r0, a61c <z_impl_k_mutex_unlock+0x108>
	z_spin_lock_set_owner(l);
    a5ea:	482e      	ldr	r0, [pc, #184]	; (a6a4 <z_impl_k_mutex_unlock+0x190>)
    a5ec:	f7ff fc52 	bl	9e94 <z_spin_lock_set_owner>
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    a5f0:	6921      	ldr	r1, [r4, #16]
    a5f2:	4620      	mov	r0, r4
    a5f4:	f004 fceb 	bl	efce <adjust_owner_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    a5f8:	4620      	mov	r0, r4
    a5fa:	f001 f8a9 	bl	b750 <z_unpend_first_thread>
	mutex->owner = new_owner;
    a5fe:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    a600:	b1e0      	cbz	r0, a63c <z_impl_k_mutex_unlock+0x128>
		mutex->owner_orig_prio = new_owner->base.prio;
    a602:	f990 300e 	ldrsb.w	r3, [r0, #14]
    a606:	6123      	str	r3, [r4, #16]
    a608:	2300      	movs	r3, #0
    a60a:	f8c0 30ac 	str.w	r3, [r0, #172]	; 0xac
		z_ready_thread(new_owner);
    a60e:	f000 fc87 	bl	af20 <z_ready_thread>
		z_reschedule(&lock, key);
    a612:	4629      	mov	r1, r5
    a614:	4823      	ldr	r0, [pc, #140]	; (a6a4 <z_impl_k_mutex_unlock+0x190>)
    a616:	f000 f9df 	bl	a9d8 <z_reschedule>
    a61a:	e79d      	b.n	a558 <z_impl_k_mutex_unlock+0x44>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    a61c:	4e22      	ldr	r6, [pc, #136]	; (a6a8 <z_impl_k_mutex_unlock+0x194>)
    a61e:	238e      	movs	r3, #142	; 0x8e
    a620:	4632      	mov	r2, r6
    a622:	4922      	ldr	r1, [pc, #136]	; (a6ac <z_impl_k_mutex_unlock+0x198>)
    a624:	4819      	ldr	r0, [pc, #100]	; (a68c <z_impl_k_mutex_unlock+0x178>)
    a626:	f003 fe50 	bl	e2ca <assert_print>
    a62a:	491e      	ldr	r1, [pc, #120]	; (a6a4 <z_impl_k_mutex_unlock+0x190>)
    a62c:	4820      	ldr	r0, [pc, #128]	; (a6b0 <z_impl_k_mutex_unlock+0x19c>)
    a62e:	f003 fe4c 	bl	e2ca <assert_print>
    a632:	218e      	movs	r1, #142	; 0x8e
    a634:	4630      	mov	r0, r6
    a636:	f003 fe41 	bl	e2bc <assert_post_action>
    a63a:	e7d6      	b.n	a5ea <z_impl_k_mutex_unlock+0xd6>
		mutex->lock_count = 0U;
    a63c:	2300      	movs	r3, #0
    a63e:	60e3      	str	r3, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    a640:	4818      	ldr	r0, [pc, #96]	; (a6a4 <z_impl_k_mutex_unlock+0x190>)
    a642:	f7ff fc17 	bl	9e74 <z_spin_unlock_valid>
    a646:	b120      	cbz	r0, a652 <z_impl_k_mutex_unlock+0x13e>
	__asm__ volatile(
    a648:	f385 8811 	msr	BASEPRI, r5
    a64c:	f3bf 8f6f 	isb	sy
    a650:	e782      	b.n	a558 <z_impl_k_mutex_unlock+0x44>
    a652:	4c15      	ldr	r4, [pc, #84]	; (a6a8 <z_impl_k_mutex_unlock+0x194>)
    a654:	23b9      	movs	r3, #185	; 0xb9
    a656:	4622      	mov	r2, r4
    a658:	4916      	ldr	r1, [pc, #88]	; (a6b4 <z_impl_k_mutex_unlock+0x1a0>)
    a65a:	480c      	ldr	r0, [pc, #48]	; (a68c <z_impl_k_mutex_unlock+0x178>)
    a65c:	f003 fe35 	bl	e2ca <assert_print>
    a660:	4910      	ldr	r1, [pc, #64]	; (a6a4 <z_impl_k_mutex_unlock+0x190>)
    a662:	4815      	ldr	r0, [pc, #84]	; (a6b8 <z_impl_k_mutex_unlock+0x1a4>)
    a664:	f003 fe31 	bl	e2ca <assert_print>
    a668:	21b9      	movs	r1, #185	; 0xb9
    a66a:	4620      	mov	r0, r4
    a66c:	f003 fe26 	bl	e2bc <assert_post_action>
    a670:	e7ea      	b.n	a648 <z_impl_k_mutex_unlock+0x134>
		return -EINVAL;
    a672:	f06f 0015 	mvn.w	r0, #21
    a676:	e772      	b.n	a55e <z_impl_k_mutex_unlock+0x4a>
		return -EPERM;
    a678:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    a67c:	e76f      	b.n	a55e <z_impl_k_mutex_unlock+0x4a>
    a67e:	bf00      	nop
    a680:	2000515c 	.word	0x2000515c
    a684:	000116b4 	.word	0x000116b4
    a688:	000115fc 	.word	0x000115fc
    a68c:	0000fd58 	.word	0x0000fd58
    a690:	000116d8 	.word	0x000116d8
    a694:	00011700 	.word	0x00011700
    a698:	00011718 	.word	0x00011718
    a69c:	00011744 	.word	0x00011744
    a6a0:	00011748 	.word	0x00011748
    a6a4:	2000518c 	.word	0x2000518c
    a6a8:	0000ff04 	.word	0x0000ff04
    a6ac:	0000ff64 	.word	0x0000ff64
    a6b0:	0000ff7c 	.word	0x0000ff7c
    a6b4:	0000ff34 	.word	0x0000ff34
    a6b8:	0000ff4c 	.word	0x0000ff4c

0000a6bc <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    a6bc:	b570      	push	{r4, r5, r6, lr}
    a6be:	4604      	mov	r4, r0
	__asm__ volatile(
    a6c0:	f04f 0320 	mov.w	r3, #32
    a6c4:	f3ef 8511 	mrs	r5, BASEPRI
    a6c8:	f383 8812 	msr	BASEPRI_MAX, r3
    a6cc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    a6d0:	4817      	ldr	r0, [pc, #92]	; (a730 <z_impl_k_sem_give+0x74>)
    a6d2:	f7ff fbbf 	bl	9e54 <z_spin_lock_valid>
    a6d6:	b180      	cbz	r0, a6fa <z_impl_k_sem_give+0x3e>
	z_spin_lock_set_owner(l);
    a6d8:	4815      	ldr	r0, [pc, #84]	; (a730 <z_impl_k_sem_give+0x74>)
    a6da:	f7ff fbdb 	bl	9e94 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    a6de:	4620      	mov	r0, r4
    a6e0:	f001 f836 	bl	b750 <z_unpend_first_thread>

	if (thread != NULL) {
    a6e4:	b1c8      	cbz	r0, a71a <z_impl_k_sem_give+0x5e>
    a6e6:	2200      	movs	r2, #0
    a6e8:	f8c0 20ac 	str.w	r2, [r0, #172]	; 0xac
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    a6ec:	f000 fc18 	bl	af20 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    a6f0:	4629      	mov	r1, r5
    a6f2:	480f      	ldr	r0, [pc, #60]	; (a730 <z_impl_k_sem_give+0x74>)
    a6f4:	f000 f970 	bl	a9d8 <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    a6f8:	bd70      	pop	{r4, r5, r6, pc}
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    a6fa:	4e0e      	ldr	r6, [pc, #56]	; (a734 <z_impl_k_sem_give+0x78>)
    a6fc:	238e      	movs	r3, #142	; 0x8e
    a6fe:	4632      	mov	r2, r6
    a700:	490d      	ldr	r1, [pc, #52]	; (a738 <z_impl_k_sem_give+0x7c>)
    a702:	480e      	ldr	r0, [pc, #56]	; (a73c <z_impl_k_sem_give+0x80>)
    a704:	f003 fde1 	bl	e2ca <assert_print>
    a708:	4909      	ldr	r1, [pc, #36]	; (a730 <z_impl_k_sem_give+0x74>)
    a70a:	480d      	ldr	r0, [pc, #52]	; (a740 <z_impl_k_sem_give+0x84>)
    a70c:	f003 fddd 	bl	e2ca <assert_print>
    a710:	218e      	movs	r1, #142	; 0x8e
    a712:	4630      	mov	r0, r6
    a714:	f003 fdd2 	bl	e2bc <assert_post_action>
    a718:	e7de      	b.n	a6d8 <z_impl_k_sem_give+0x1c>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    a71a:	68a3      	ldr	r3, [r4, #8]
    a71c:	68e2      	ldr	r2, [r4, #12]
    a71e:	4293      	cmp	r3, r2
    a720:	d003      	beq.n	a72a <z_impl_k_sem_give+0x6e>
    a722:	2201      	movs	r2, #1
    a724:	4413      	add	r3, r2
    a726:	60a3      	str	r3, [r4, #8]
}
    a728:	e7e2      	b.n	a6f0 <z_impl_k_sem_give+0x34>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    a72a:	2200      	movs	r2, #0
    a72c:	e7fa      	b.n	a724 <z_impl_k_sem_give+0x68>
    a72e:	bf00      	nop
    a730:	20005190 	.word	0x20005190
    a734:	0000ff04 	.word	0x0000ff04
    a738:	0000ff64 	.word	0x0000ff64
    a73c:	0000fd58 	.word	0x0000fd58
    a740:	0000ff7c 	.word	0x0000ff7c

0000a744 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    a744:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a748:	b082      	sub	sp, #8
    a74a:	4604      	mov	r4, r0
    a74c:	4617      	mov	r7, r2
    a74e:	461d      	mov	r5, r3
    a750:	f3ef 8105 	mrs	r1, IPSR
	int ret = 0;

	__ASSERT(((arch_is_in_isr() == false) ||
    a754:	b111      	cbz	r1, a75c <z_impl_k_sem_take+0x18>
    a756:	ea55 0302 	orrs.w	r3, r5, r2
    a75a:	d11f      	bne.n	a79c <z_impl_k_sem_take+0x58>
    a75c:	f04f 0320 	mov.w	r3, #32
    a760:	f3ef 8611 	mrs	r6, BASEPRI
    a764:	f383 8812 	msr	BASEPRI_MAX, r3
    a768:	f3bf 8f6f 	isb	sy
    a76c:	4836      	ldr	r0, [pc, #216]	; (a848 <z_impl_k_sem_take+0x104>)
    a76e:	f7ff fb71 	bl	9e54 <z_spin_lock_valid>
    a772:	b310      	cbz	r0, a7ba <z_impl_k_sem_take+0x76>
	z_spin_lock_set_owner(l);
    a774:	4834      	ldr	r0, [pc, #208]	; (a848 <z_impl_k_sem_take+0x104>)
    a776:	f7ff fb8d 	bl	9e94 <z_spin_lock_set_owner>

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    a77a:	68a1      	ldr	r1, [r4, #8]
    a77c:	2900      	cmp	r1, #0
    a77e:	d03d      	beq.n	a7fc <z_impl_k_sem_take+0xb8>
		sem->count--;
    a780:	3901      	subs	r1, #1
    a782:	60a1      	str	r1, [r4, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    a784:	4830      	ldr	r0, [pc, #192]	; (a848 <z_impl_k_sem_take+0x104>)
    a786:	f7ff fb75 	bl	9e74 <z_spin_unlock_valid>
    a78a:	b338      	cbz	r0, a7dc <z_impl_k_sem_take+0x98>
	__asm__ volatile(
    a78c:	f386 8811 	msr	BASEPRI, r6
    a790:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    a794:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    a796:	b002      	add	sp, #8
    a798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__ASSERT(((arch_is_in_isr() == false) ||
    a79c:	4e2b      	ldr	r6, [pc, #172]	; (a84c <z_impl_k_sem_take+0x108>)
    a79e:	2379      	movs	r3, #121	; 0x79
    a7a0:	4632      	mov	r2, r6
    a7a2:	492b      	ldr	r1, [pc, #172]	; (a850 <z_impl_k_sem_take+0x10c>)
    a7a4:	482b      	ldr	r0, [pc, #172]	; (a854 <z_impl_k_sem_take+0x110>)
    a7a6:	f003 fd90 	bl	e2ca <assert_print>
    a7aa:	482b      	ldr	r0, [pc, #172]	; (a858 <z_impl_k_sem_take+0x114>)
    a7ac:	f003 fd8d 	bl	e2ca <assert_print>
    a7b0:	2179      	movs	r1, #121	; 0x79
    a7b2:	4630      	mov	r0, r6
    a7b4:	f003 fd82 	bl	e2bc <assert_post_action>
    a7b8:	e7d0      	b.n	a75c <z_impl_k_sem_take+0x18>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    a7ba:	f8df 80a0 	ldr.w	r8, [pc, #160]	; a85c <z_impl_k_sem_take+0x118>
    a7be:	238e      	movs	r3, #142	; 0x8e
    a7c0:	4642      	mov	r2, r8
    a7c2:	4927      	ldr	r1, [pc, #156]	; (a860 <z_impl_k_sem_take+0x11c>)
    a7c4:	4823      	ldr	r0, [pc, #140]	; (a854 <z_impl_k_sem_take+0x110>)
    a7c6:	f003 fd80 	bl	e2ca <assert_print>
    a7ca:	491f      	ldr	r1, [pc, #124]	; (a848 <z_impl_k_sem_take+0x104>)
    a7cc:	4825      	ldr	r0, [pc, #148]	; (a864 <z_impl_k_sem_take+0x120>)
    a7ce:	f003 fd7c 	bl	e2ca <assert_print>
    a7d2:	218e      	movs	r1, #142	; 0x8e
    a7d4:	4640      	mov	r0, r8
    a7d6:	f003 fd71 	bl	e2bc <assert_post_action>
    a7da:	e7cb      	b.n	a774 <z_impl_k_sem_take+0x30>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    a7dc:	4c1f      	ldr	r4, [pc, #124]	; (a85c <z_impl_k_sem_take+0x118>)
    a7de:	23b9      	movs	r3, #185	; 0xb9
    a7e0:	4622      	mov	r2, r4
    a7e2:	4921      	ldr	r1, [pc, #132]	; (a868 <z_impl_k_sem_take+0x124>)
    a7e4:	481b      	ldr	r0, [pc, #108]	; (a854 <z_impl_k_sem_take+0x110>)
    a7e6:	f003 fd70 	bl	e2ca <assert_print>
    a7ea:	4917      	ldr	r1, [pc, #92]	; (a848 <z_impl_k_sem_take+0x104>)
    a7ec:	481f      	ldr	r0, [pc, #124]	; (a86c <z_impl_k_sem_take+0x128>)
    a7ee:	f003 fd6c 	bl	e2ca <assert_print>
    a7f2:	21b9      	movs	r1, #185	; 0xb9
    a7f4:	4620      	mov	r0, r4
    a7f6:	f003 fd61 	bl	e2bc <assert_post_action>
    a7fa:	e7c7      	b.n	a78c <z_impl_k_sem_take+0x48>
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    a7fc:	ea55 0307 	orrs.w	r3, r5, r7
    a800:	d007      	beq.n	a812 <z_impl_k_sem_take+0xce>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    a802:	9700      	str	r7, [sp, #0]
    a804:	9501      	str	r5, [sp, #4]
    a806:	4622      	mov	r2, r4
    a808:	4631      	mov	r1, r6
    a80a:	480f      	ldr	r0, [pc, #60]	; (a848 <z_impl_k_sem_take+0x104>)
    a80c:	f000 fd64 	bl	b2d8 <z_pend_curr>
	return ret;
    a810:	e7c1      	b.n	a796 <z_impl_k_sem_take+0x52>
    a812:	480d      	ldr	r0, [pc, #52]	; (a848 <z_impl_k_sem_take+0x104>)
    a814:	f7ff fb2e 	bl	9e74 <z_spin_unlock_valid>
    a818:	b130      	cbz	r0, a828 <z_impl_k_sem_take+0xe4>
    a81a:	f386 8811 	msr	BASEPRI, r6
    a81e:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    a822:	f06f 000f 	mvn.w	r0, #15
    a826:	e7b6      	b.n	a796 <z_impl_k_sem_take+0x52>
    a828:	4c0c      	ldr	r4, [pc, #48]	; (a85c <z_impl_k_sem_take+0x118>)
    a82a:	23b9      	movs	r3, #185	; 0xb9
    a82c:	4622      	mov	r2, r4
    a82e:	490e      	ldr	r1, [pc, #56]	; (a868 <z_impl_k_sem_take+0x124>)
    a830:	4808      	ldr	r0, [pc, #32]	; (a854 <z_impl_k_sem_take+0x110>)
    a832:	f003 fd4a 	bl	e2ca <assert_print>
    a836:	4904      	ldr	r1, [pc, #16]	; (a848 <z_impl_k_sem_take+0x104>)
    a838:	480c      	ldr	r0, [pc, #48]	; (a86c <z_impl_k_sem_take+0x128>)
    a83a:	f003 fd46 	bl	e2ca <assert_print>
    a83e:	21b9      	movs	r1, #185	; 0xb9
    a840:	4620      	mov	r0, r4
    a842:	f003 fd3b 	bl	e2bc <assert_post_action>
    a846:	e7e8      	b.n	a81a <z_impl_k_sem_take+0xd6>
    a848:	20005190 	.word	0x20005190
    a84c:	0001177c 	.word	0x0001177c
    a850:	0001179c 	.word	0x0001179c
    a854:	0000fd58 	.word	0x0000fd58
    a858:	00011744 	.word	0x00011744
    a85c:	0000ff04 	.word	0x0000ff04
    a860:	0000ff64 	.word	0x0000ff64
    a864:	0000ff7c 	.word	0x0000ff7c
    a868:	0000ff34 	.word	0x0000ff34
    a86c:	0000ff4c 	.word	0x0000ff4c

0000a870 <pended_on_thread>:
}
#include <syscalls/k_thread_resume_mrsh.c>
#endif

static _wait_q_t *pended_on_thread(struct k_thread *thread)
{
    a870:	b538      	push	{r3, r4, r5, lr}
    a872:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(thread->base.pended_on);
    a874:	6883      	ldr	r3, [r0, #8]
    a876:	b10b      	cbz	r3, a87c <pended_on_thread+0xc>

	return thread->base.pended_on;
}
    a878:	68a0      	ldr	r0, [r4, #8]
    a87a:	bd38      	pop	{r3, r4, r5, pc}
	__ASSERT_NO_MSG(thread->base.pended_on);
    a87c:	4d06      	ldr	r5, [pc, #24]	; (a898 <pended_on_thread+0x28>)
    a87e:	f240 23b9 	movw	r3, #697	; 0x2b9
    a882:	462a      	mov	r2, r5
    a884:	4905      	ldr	r1, [pc, #20]	; (a89c <pended_on_thread+0x2c>)
    a886:	4806      	ldr	r0, [pc, #24]	; (a8a0 <pended_on_thread+0x30>)
    a888:	f003 fd1f 	bl	e2ca <assert_print>
    a88c:	f240 21b9 	movw	r1, #697	; 0x2b9
    a890:	4628      	mov	r0, r5
    a892:	f003 fd13 	bl	e2bc <assert_post_action>
    a896:	e7ef      	b.n	a878 <pended_on_thread+0x8>
    a898:	000117ec 	.word	0x000117ec
    a89c:	00011810 	.word	0x00011810
    a8a0:	0000fd58 	.word	0x0000fd58

0000a8a4 <add_thread_timeout>:
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    a8a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    a8a8:	bf08      	it	eq
    a8aa:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
    a8ae:	d100      	bne.n	a8b2 <add_thread_timeout+0xe>
    a8b0:	4770      	bx	lr
{
    a8b2:	b508      	push	{r3, lr}
    a8b4:	4902      	ldr	r1, [pc, #8]	; (a8c0 <add_thread_timeout+0x1c>)
    a8b6:	3018      	adds	r0, #24
    a8b8:	f001 fa7c 	bl	bdb4 <z_add_timeout>
		z_add_thread_timeout(thread, timeout);
	}
}
    a8bc:	bd08      	pop	{r3, pc}
    a8be:	bf00      	nop
    a8c0:	0000b07d 	.word	0x0000b07d

0000a8c4 <z_reset_time_slice>:
{
    a8c4:	b510      	push	{r4, lr}
	int ret = slice_ticks;
    a8c6:	4b07      	ldr	r3, [pc, #28]	; (a8e4 <z_reset_time_slice+0x20>)
    a8c8:	681c      	ldr	r4, [r3, #0]
	if (slice_time(curr) != 0) {
    a8ca:	b904      	cbnz	r4, a8ce <z_reset_time_slice+0xa>
}
    a8cc:	bd10      	pop	{r4, pc}
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
    a8ce:	f7fc ff53 	bl	7778 <sys_clock_elapsed>
    a8d2:	4404      	add	r4, r0
    a8d4:	4b04      	ldr	r3, [pc, #16]	; (a8e8 <z_reset_time_slice+0x24>)
    a8d6:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
    a8d8:	2100      	movs	r1, #0
    a8da:	4b02      	ldr	r3, [pc, #8]	; (a8e4 <z_reset_time_slice+0x20>)
    a8dc:	6818      	ldr	r0, [r3, #0]
    a8de:	f001 fbf9 	bl	c0d4 <z_set_timeout_expiry>
}
    a8e2:	e7f3      	b.n	a8cc <z_reset_time_slice+0x8>
    a8e4:	200051a0 	.word	0x200051a0
    a8e8:	2000515c 	.word	0x2000515c

0000a8ec <k_sched_time_slice_set>:
{
    a8ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a8f0:	4604      	mov	r4, r0
    a8f2:	460d      	mov	r5, r1
	LOCKED(&sched_spinlock) {
    a8f4:	2700      	movs	r7, #0
	__asm__ volatile(
    a8f6:	f04f 0320 	mov.w	r3, #32
    a8fa:	f3ef 8611 	mrs	r6, BASEPRI
    a8fe:	f383 8812 	msr	BASEPRI_MAX, r3
    a902:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    a906:	482a      	ldr	r0, [pc, #168]	; (a9b0 <k_sched_time_slice_set+0xc4>)
    a908:	f7ff faa4 	bl	9e54 <z_spin_lock_valid>
    a90c:	b118      	cbz	r0, a916 <k_sched_time_slice_set+0x2a>
	z_spin_lock_set_owner(l);
    a90e:	4828      	ldr	r0, [pc, #160]	; (a9b0 <k_sched_time_slice_set+0xc4>)
    a910:	f7ff fac0 	bl	9e94 <z_spin_lock_set_owner>
	return k;
    a914:	e023      	b.n	a95e <k_sched_time_slice_set+0x72>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    a916:	f8df 809c 	ldr.w	r8, [pc, #156]	; a9b4 <k_sched_time_slice_set+0xc8>
    a91a:	238e      	movs	r3, #142	; 0x8e
    a91c:	4642      	mov	r2, r8
    a91e:	4926      	ldr	r1, [pc, #152]	; (a9b8 <k_sched_time_slice_set+0xcc>)
    a920:	4826      	ldr	r0, [pc, #152]	; (a9bc <k_sched_time_slice_set+0xd0>)
    a922:	f003 fcd2 	bl	e2ca <assert_print>
    a926:	4922      	ldr	r1, [pc, #136]	; (a9b0 <k_sched_time_slice_set+0xc4>)
    a928:	4825      	ldr	r0, [pc, #148]	; (a9c0 <k_sched_time_slice_set+0xd4>)
    a92a:	f003 fcce 	bl	e2ca <assert_print>
    a92e:	218e      	movs	r1, #142	; 0x8e
    a930:	4640      	mov	r0, r8
    a932:	f003 fcc3 	bl	e2bc <assert_post_action>
    a936:	e7ea      	b.n	a90e <k_sched_time_slice_set+0x22>
			slice_ticks = MAX(2, slice_ticks);
    a938:	2802      	cmp	r0, #2
    a93a:	bfb8      	it	lt
    a93c:	2002      	movlt	r0, #2
    a93e:	6018      	str	r0, [r3, #0]
		slice_max_prio = prio;
    a940:	4b20      	ldr	r3, [pc, #128]	; (a9c4 <k_sched_time_slice_set+0xd8>)
    a942:	601d      	str	r5, [r3, #0]
		z_reset_time_slice(_current);
    a944:	4b20      	ldr	r3, [pc, #128]	; (a9c8 <k_sched_time_slice_set+0xdc>)
    a946:	6898      	ldr	r0, [r3, #8]
    a948:	f7ff ffbc 	bl	a8c4 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    a94c:	4818      	ldr	r0, [pc, #96]	; (a9b0 <k_sched_time_slice_set+0xc4>)
    a94e:	f7ff fa91 	bl	9e74 <z_spin_unlock_valid>
    a952:	b1d0      	cbz	r0, a98a <k_sched_time_slice_set+0x9e>
	__asm__ volatile(
    a954:	f386 8811 	msr	BASEPRI, r6
    a958:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    a95c:	2701      	movs	r7, #1
    a95e:	bb27      	cbnz	r7, a9aa <k_sched_time_slice_set+0xbe>
		_current_cpu->slice_ticks = 0;
    a960:	4b19      	ldr	r3, [pc, #100]	; (a9c8 <k_sched_time_slice_set+0xdc>)
    a962:	2200      	movs	r2, #0
    a964:	611a      	str	r2, [r3, #16]
			return (uint32_t)((t * to_hz + off) / from_hz);
    a966:	0c61      	lsrs	r1, r4, #17
    a968:	03e3      	lsls	r3, r4, #15
    a96a:	f240 30e7 	movw	r0, #999	; 0x3e7
    a96e:	1818      	adds	r0, r3, r0
    a970:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    a974:	f04f 0300 	mov.w	r3, #0
    a978:	f141 0100 	adc.w	r1, r1, #0
    a97c:	f7f6 f82e 	bl	9dc <__aeabi_uldivmod>
		slice_ticks = k_ms_to_ticks_ceil32(slice);
    a980:	4b12      	ldr	r3, [pc, #72]	; (a9cc <k_sched_time_slice_set+0xe0>)
    a982:	6018      	str	r0, [r3, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    a984:	2c00      	cmp	r4, #0
    a986:	dcd7      	bgt.n	a938 <k_sched_time_slice_set+0x4c>
    a988:	e7da      	b.n	a940 <k_sched_time_slice_set+0x54>
    a98a:	4f0a      	ldr	r7, [pc, #40]	; (a9b4 <k_sched_time_slice_set+0xc8>)
    a98c:	23b9      	movs	r3, #185	; 0xb9
    a98e:	463a      	mov	r2, r7
    a990:	490f      	ldr	r1, [pc, #60]	; (a9d0 <k_sched_time_slice_set+0xe4>)
    a992:	480a      	ldr	r0, [pc, #40]	; (a9bc <k_sched_time_slice_set+0xd0>)
    a994:	f003 fc99 	bl	e2ca <assert_print>
    a998:	4905      	ldr	r1, [pc, #20]	; (a9b0 <k_sched_time_slice_set+0xc4>)
    a99a:	480e      	ldr	r0, [pc, #56]	; (a9d4 <k_sched_time_slice_set+0xe8>)
    a99c:	f003 fc95 	bl	e2ca <assert_print>
    a9a0:	21b9      	movs	r1, #185	; 0xb9
    a9a2:	4638      	mov	r0, r7
    a9a4:	f003 fc8a 	bl	e2bc <assert_post_action>
    a9a8:	e7d4      	b.n	a954 <k_sched_time_slice_set+0x68>
}
    a9aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a9ae:	bf00      	nop
    a9b0:	20005198 	.word	0x20005198
    a9b4:	0000ff04 	.word	0x0000ff04
    a9b8:	0000ff64 	.word	0x0000ff64
    a9bc:	0000fd58 	.word	0x0000fd58
    a9c0:	0000ff7c 	.word	0x0000ff7c
    a9c4:	2000519c 	.word	0x2000519c
    a9c8:	2000515c 	.word	0x2000515c
    a9cc:	200051a0 	.word	0x200051a0
    a9d0:	0000ff34 	.word	0x0000ff34
    a9d4:	0000ff4c 	.word	0x0000ff4c

0000a9d8 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    a9d8:	b570      	push	{r4, r5, r6, lr}
    a9da:	4604      	mov	r4, r0
	if (resched(key.key) && need_swap()) {
    a9dc:	460d      	mov	r5, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    a9de:	b921      	cbnz	r1, a9ea <z_reschedule+0x12>
    a9e0:	f3ef 8305 	mrs	r3, IPSR
    a9e4:	b913      	cbnz	r3, a9ec <z_reschedule+0x14>
    a9e6:	2101      	movs	r1, #1
    a9e8:	e000      	b.n	a9ec <z_reschedule+0x14>
    a9ea:	2100      	movs	r1, #0
	if (resched(key.key) && need_swap()) {
    a9ec:	f011 0f01 	tst.w	r1, #1
    a9f0:	d01c      	beq.n	aa2c <z_reschedule+0x54>
	new_thread = _kernel.ready_q.cache;
    a9f2:	4b1b      	ldr	r3, [pc, #108]	; (aa60 <z_reschedule+0x88>)
    a9f4:	69da      	ldr	r2, [r3, #28]
	return new_thread != _current;
    a9f6:	689b      	ldr	r3, [r3, #8]
	if (resched(key.key) && need_swap()) {
    a9f8:	429a      	cmp	r2, r3
    a9fa:	d017      	beq.n	aa2c <z_reschedule+0x54>
 */
static ALWAYS_INLINE void k_spin_release(struct k_spinlock *l)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    a9fc:	4620      	mov	r0, r4
    a9fe:	f7ff fa39 	bl	9e74 <z_spin_unlock_valid>
    aa02:	b118      	cbz	r0, aa0c <z_reschedule+0x34>
	ret = arch_swap(key);
    aa04:	4628      	mov	r0, r5
    aa06:	f7fa ff5b 	bl	58c0 <arch_swap>
		z_swap(lock, key);
    aa0a:	e017      	b.n	aa3c <z_reschedule+0x64>
    aa0c:	4e15      	ldr	r6, [pc, #84]	; (aa64 <z_reschedule+0x8c>)
    aa0e:	23d0      	movs	r3, #208	; 0xd0
    aa10:	4632      	mov	r2, r6
    aa12:	4915      	ldr	r1, [pc, #84]	; (aa68 <z_reschedule+0x90>)
    aa14:	4815      	ldr	r0, [pc, #84]	; (aa6c <z_reschedule+0x94>)
    aa16:	f003 fc58 	bl	e2ca <assert_print>
    aa1a:	4621      	mov	r1, r4
    aa1c:	4814      	ldr	r0, [pc, #80]	; (aa70 <z_reschedule+0x98>)
    aa1e:	f003 fc54 	bl	e2ca <assert_print>
    aa22:	21d0      	movs	r1, #208	; 0xd0
    aa24:	4630      	mov	r0, r6
    aa26:	f003 fc49 	bl	e2bc <assert_post_action>
    aa2a:	e7eb      	b.n	aa04 <z_reschedule+0x2c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    aa2c:	4620      	mov	r0, r4
    aa2e:	f7ff fa21 	bl	9e74 <z_spin_unlock_valid>
    aa32:	b120      	cbz	r0, aa3e <z_reschedule+0x66>
    aa34:	f385 8811 	msr	BASEPRI, r5
    aa38:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
	}
}
    aa3c:	bd70      	pop	{r4, r5, r6, pc}
    aa3e:	4e09      	ldr	r6, [pc, #36]	; (aa64 <z_reschedule+0x8c>)
    aa40:	23b9      	movs	r3, #185	; 0xb9
    aa42:	4632      	mov	r2, r6
    aa44:	4908      	ldr	r1, [pc, #32]	; (aa68 <z_reschedule+0x90>)
    aa46:	4809      	ldr	r0, [pc, #36]	; (aa6c <z_reschedule+0x94>)
    aa48:	f003 fc3f 	bl	e2ca <assert_print>
    aa4c:	4621      	mov	r1, r4
    aa4e:	4808      	ldr	r0, [pc, #32]	; (aa70 <z_reschedule+0x98>)
    aa50:	f003 fc3b 	bl	e2ca <assert_print>
    aa54:	21b9      	movs	r1, #185	; 0xb9
    aa56:	4630      	mov	r0, r6
    aa58:	f003 fc30 	bl	e2bc <assert_post_action>
    aa5c:	e7ea      	b.n	aa34 <z_reschedule+0x5c>
    aa5e:	bf00      	nop
    aa60:	2000515c 	.word	0x2000515c
    aa64:	0000ff04 	.word	0x0000ff04
    aa68:	0000ff34 	.word	0x0000ff34
    aa6c:	0000fd58 	.word	0x0000fd58
    aa70:	0000ff4c 	.word	0x0000ff4c

0000aa74 <k_sched_lock>:
		irq_unlock(key);
	}
}

void k_sched_lock(void)
{
    aa74:	b570      	push	{r4, r5, r6, lr}
	LOCKED(&sched_spinlock) {
    aa76:	2400      	movs	r4, #0
	__asm__ volatile(
    aa78:	f04f 0320 	mov.w	r3, #32
    aa7c:	f3ef 8511 	mrs	r5, BASEPRI
    aa80:	f383 8812 	msr	BASEPRI_MAX, r3
    aa84:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    aa88:	482f      	ldr	r0, [pc, #188]	; (ab48 <k_sched_lock+0xd4>)
    aa8a:	f7ff f9e3 	bl	9e54 <z_spin_lock_valid>
    aa8e:	b118      	cbz	r0, aa98 <k_sched_lock+0x24>
	z_spin_lock_set_owner(l);
    aa90:	482d      	ldr	r0, [pc, #180]	; (ab48 <k_sched_lock+0xd4>)
    aa92:	f7ff f9ff 	bl	9e94 <z_spin_lock_set_owner>
	return k;
    aa96:	e022      	b.n	aade <k_sched_lock+0x6a>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    aa98:	4e2c      	ldr	r6, [pc, #176]	; (ab4c <k_sched_lock+0xd8>)
    aa9a:	238e      	movs	r3, #142	; 0x8e
    aa9c:	4632      	mov	r2, r6
    aa9e:	492c      	ldr	r1, [pc, #176]	; (ab50 <k_sched_lock+0xdc>)
    aaa0:	482c      	ldr	r0, [pc, #176]	; (ab54 <k_sched_lock+0xe0>)
    aaa2:	f003 fc12 	bl	e2ca <assert_print>
    aaa6:	4928      	ldr	r1, [pc, #160]	; (ab48 <k_sched_lock+0xd4>)
    aaa8:	482b      	ldr	r0, [pc, #172]	; (ab58 <k_sched_lock+0xe4>)
    aaaa:	f003 fc0e 	bl	e2ca <assert_print>
    aaae:	218e      	movs	r1, #142	; 0x8e
    aab0:	4630      	mov	r0, r6
    aab2:	f003 fc03 	bl	e2bc <assert_post_action>
    aab6:	e7eb      	b.n	aa90 <k_sched_lock+0x1c>
    aab8:	4b28      	ldr	r3, [pc, #160]	; (ab5c <k_sched_lock+0xe8>)
    aaba:	689b      	ldr	r3, [r3, #8]
    aabc:	7bdb      	ldrb	r3, [r3, #15]
    aabe:	2b01      	cmp	r3, #1
    aac0:	d022      	beq.n	ab08 <k_sched_lock+0x94>
	--_current->base.sched_locked;
    aac2:	4b26      	ldr	r3, [pc, #152]	; (ab5c <k_sched_lock+0xe8>)
    aac4:	689a      	ldr	r2, [r3, #8]
    aac6:	7bd3      	ldrb	r3, [r2, #15]
    aac8:	3b01      	subs	r3, #1
    aaca:	73d3      	strb	r3, [r2, #15]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    aacc:	481e      	ldr	r0, [pc, #120]	; (ab48 <k_sched_lock+0xd4>)
    aace:	f7ff f9d1 	bl	9e74 <z_spin_unlock_valid>
    aad2:	b340      	cbz	r0, ab26 <k_sched_lock+0xb2>
	__asm__ volatile(
    aad4:	f385 8811 	msr	BASEPRI, r5
    aad8:	f3bf 8f6f 	isb	sy
    aadc:	2401      	movs	r4, #1
    aade:	2c00      	cmp	r4, #0
    aae0:	d131      	bne.n	ab46 <k_sched_lock+0xd2>
    aae2:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    aae6:	2b00      	cmp	r3, #0
    aae8:	d0e6      	beq.n	aab8 <k_sched_lock+0x44>
    aaea:	4c1d      	ldr	r4, [pc, #116]	; (ab60 <k_sched_lock+0xec>)
    aaec:	23fd      	movs	r3, #253	; 0xfd
    aaee:	4622      	mov	r2, r4
    aaf0:	491c      	ldr	r1, [pc, #112]	; (ab64 <k_sched_lock+0xf0>)
    aaf2:	4818      	ldr	r0, [pc, #96]	; (ab54 <k_sched_lock+0xe0>)
    aaf4:	f003 fbe9 	bl	e2ca <assert_print>
    aaf8:	481b      	ldr	r0, [pc, #108]	; (ab68 <k_sched_lock+0xf4>)
    aafa:	f003 fbe6 	bl	e2ca <assert_print>
    aafe:	21fd      	movs	r1, #253	; 0xfd
    ab00:	4620      	mov	r0, r4
    ab02:	f003 fbdb 	bl	e2bc <assert_post_action>
    ab06:	e7d7      	b.n	aab8 <k_sched_lock+0x44>
	__ASSERT(_current->base.sched_locked != 1U, "");
    ab08:	4c15      	ldr	r4, [pc, #84]	; (ab60 <k_sched_lock+0xec>)
    ab0a:	23fe      	movs	r3, #254	; 0xfe
    ab0c:	4622      	mov	r2, r4
    ab0e:	4917      	ldr	r1, [pc, #92]	; (ab6c <k_sched_lock+0xf8>)
    ab10:	4810      	ldr	r0, [pc, #64]	; (ab54 <k_sched_lock+0xe0>)
    ab12:	f003 fbda 	bl	e2ca <assert_print>
    ab16:	4814      	ldr	r0, [pc, #80]	; (ab68 <k_sched_lock+0xf4>)
    ab18:	f003 fbd7 	bl	e2ca <assert_print>
    ab1c:	21fe      	movs	r1, #254	; 0xfe
    ab1e:	4620      	mov	r0, r4
    ab20:	f003 fbcc 	bl	e2bc <assert_post_action>
    ab24:	e7cd      	b.n	aac2 <k_sched_lock+0x4e>
    ab26:	4c09      	ldr	r4, [pc, #36]	; (ab4c <k_sched_lock+0xd8>)
    ab28:	23b9      	movs	r3, #185	; 0xb9
    ab2a:	4622      	mov	r2, r4
    ab2c:	4910      	ldr	r1, [pc, #64]	; (ab70 <k_sched_lock+0xfc>)
    ab2e:	4809      	ldr	r0, [pc, #36]	; (ab54 <k_sched_lock+0xe0>)
    ab30:	f003 fbcb 	bl	e2ca <assert_print>
    ab34:	4904      	ldr	r1, [pc, #16]	; (ab48 <k_sched_lock+0xd4>)
    ab36:	480f      	ldr	r0, [pc, #60]	; (ab74 <k_sched_lock+0x100>)
    ab38:	f003 fbc7 	bl	e2ca <assert_print>
    ab3c:	21b9      	movs	r1, #185	; 0xb9
    ab3e:	4620      	mov	r0, r4
    ab40:	f003 fbbc 	bl	e2bc <assert_post_action>
    ab44:	e7c6      	b.n	aad4 <k_sched_lock+0x60>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    ab46:	bd70      	pop	{r4, r5, r6, pc}
    ab48:	20005198 	.word	0x20005198
    ab4c:	0000ff04 	.word	0x0000ff04
    ab50:	0000ff64 	.word	0x0000ff64
    ab54:	0000fd58 	.word	0x0000fd58
    ab58:	0000ff7c 	.word	0x0000ff7c
    ab5c:	2000515c 	.word	0x2000515c
    ab60:	00011718 	.word	0x00011718
    ab64:	000115fc 	.word	0x000115fc
    ab68:	00011744 	.word	0x00011744
    ab6c:	00011748 	.word	0x00011748
    ab70:	0000ff34 	.word	0x0000ff34
    ab74:	0000ff4c 	.word	0x0000ff4c

0000ab78 <z_priq_dumb_remove>:
#endif
}
#endif

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
    ab78:	b538      	push	{r3, r4, r5, lr}
    ab7a:	460c      	mov	r4, r1
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    ab7c:	4b0c      	ldr	r3, [pc, #48]	; (abb0 <z_priq_dumb_remove+0x38>)
    ab7e:	4299      	cmp	r1, r3
    ab80:	d007      	beq.n	ab92 <z_priq_dumb_remove+0x1a>
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    ab82:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
    ab84:	6823      	ldr	r3, [r4, #0]

	prev->next = next;
    ab86:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    ab88:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    ab8a:	2300      	movs	r3, #0
    ab8c:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
    ab8e:	6063      	str	r3, [r4, #4]

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    ab90:	bd38      	pop	{r3, r4, r5, pc}
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    ab92:	4d08      	ldr	r5, [pc, #32]	; (abb4 <z_priq_dumb_remove+0x3c>)
    ab94:	f240 433d 	movw	r3, #1085	; 0x43d
    ab98:	462a      	mov	r2, r5
    ab9a:	4907      	ldr	r1, [pc, #28]	; (abb8 <z_priq_dumb_remove+0x40>)
    ab9c:	4807      	ldr	r0, [pc, #28]	; (abbc <z_priq_dumb_remove+0x44>)
    ab9e:	f003 fb94 	bl	e2ca <assert_print>
    aba2:	f240 413d 	movw	r1, #1085	; 0x43d
    aba6:	4628      	mov	r0, r5
    aba8:	f003 fb88 	bl	e2bc <assert_post_action>
    abac:	e7e9      	b.n	ab82 <z_priq_dumb_remove+0xa>
    abae:	bf00      	nop
    abb0:	20004498 	.word	0x20004498
    abb4:	000117ec 	.word	0x000117ec
    abb8:	00011828 	.word	0x00011828
    abbc:	0000fd58 	.word	0x0000fd58

0000abc0 <update_cache>:
{
    abc0:	b538      	push	{r3, r4, r5, lr}
    abc2:	4604      	mov	r4, r0
	return _priq_run_best(curr_cpu_runq());
    abc4:	4819      	ldr	r0, [pc, #100]	; (ac2c <update_cache+0x6c>)
    abc6:	f004 fa44 	bl	f052 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    abca:	4605      	mov	r5, r0
    abcc:	b188      	cbz	r0, abf2 <update_cache+0x32>
	if (preempt_ok != 0) {
    abce:	bb14      	cbnz	r4, ac16 <update_cache+0x56>
	__ASSERT(_current != NULL, "");
    abd0:	4b17      	ldr	r3, [pc, #92]	; (ac30 <update_cache+0x70>)
    abd2:	689b      	ldr	r3, [r3, #8]
    abd4:	b183      	cbz	r3, abf8 <update_cache+0x38>
	if (z_is_thread_prevented_from_running(_current)) {
    abd6:	4b16      	ldr	r3, [pc, #88]	; (ac30 <update_cache+0x70>)
    abd8:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
    abda:	7b5a      	ldrb	r2, [r3, #13]
    abdc:	f012 0f1f 	tst.w	r2, #31
    abe0:	d119      	bne.n	ac16 <update_cache+0x56>
	return node->next != NULL;
    abe2:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    abe4:	b9ba      	cbnz	r2, ac16 <update_cache+0x56>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    abe6:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
    abe8:	2a7f      	cmp	r2, #127	; 0x7f
    abea:	d914      	bls.n	ac16 <update_cache+0x56>
		_kernel.ready_q.cache = _current;
    abec:	4a10      	ldr	r2, [pc, #64]	; (ac30 <update_cache+0x70>)
    abee:	61d3      	str	r3, [r2, #28]
    abf0:	e01a      	b.n	ac28 <update_cache+0x68>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    abf2:	4b0f      	ldr	r3, [pc, #60]	; (ac30 <update_cache+0x70>)
    abf4:	68dd      	ldr	r5, [r3, #12]
    abf6:	e7ea      	b.n	abce <update_cache+0xe>
	__ASSERT(_current != NULL, "");
    abf8:	4c0e      	ldr	r4, [pc, #56]	; (ac34 <update_cache+0x74>)
    abfa:	2389      	movs	r3, #137	; 0x89
    abfc:	4622      	mov	r2, r4
    abfe:	490e      	ldr	r1, [pc, #56]	; (ac38 <update_cache+0x78>)
    ac00:	480e      	ldr	r0, [pc, #56]	; (ac3c <update_cache+0x7c>)
    ac02:	f003 fb62 	bl	e2ca <assert_print>
    ac06:	480e      	ldr	r0, [pc, #56]	; (ac40 <update_cache+0x80>)
    ac08:	f003 fb5f 	bl	e2ca <assert_print>
    ac0c:	2189      	movs	r1, #137	; 0x89
    ac0e:	4620      	mov	r0, r4
    ac10:	f003 fb54 	bl	e2bc <assert_post_action>
    ac14:	e7df      	b.n	abd6 <update_cache+0x16>
		if (thread != _current) {
    ac16:	4b06      	ldr	r3, [pc, #24]	; (ac30 <update_cache+0x70>)
    ac18:	689b      	ldr	r3, [r3, #8]
    ac1a:	42ab      	cmp	r3, r5
    ac1c:	d002      	beq.n	ac24 <update_cache+0x64>
			z_reset_time_slice(thread);
    ac1e:	4628      	mov	r0, r5
    ac20:	f7ff fe50 	bl	a8c4 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    ac24:	4b02      	ldr	r3, [pc, #8]	; (ac30 <update_cache+0x70>)
    ac26:	61dd      	str	r5, [r3, #28]
}
    ac28:	bd38      	pop	{r3, r4, r5, pc}
    ac2a:	bf00      	nop
    ac2c:	2000517c 	.word	0x2000517c
    ac30:	2000515c 	.word	0x2000515c
    ac34:	000117ec 	.word	0x000117ec
    ac38:	0001184c 	.word	0x0001184c
    ac3c:	0000fd58 	.word	0x0000fd58
    ac40:	00011744 	.word	0x00011744

0000ac44 <move_thread_to_end_of_prio_q>:
{
    ac44:	b538      	push	{r3, r4, r5, lr}
    ac46:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
    ac48:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    ac4a:	f990 300d 	ldrsb.w	r3, [r0, #13]
    ac4e:	2b00      	cmp	r3, #0
    ac50:	db2b      	blt.n	acaa <move_thread_to_end_of_prio_q+0x66>
	thread->base.thread_state |= _THREAD_QUEUED;
    ac52:	7b6b      	ldrb	r3, [r5, #13]
    ac54:	f063 037f 	orn	r3, r3, #127	; 0x7f
    ac58:	736b      	strb	r3, [r5, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    ac5a:	4b22      	ldr	r3, [pc, #136]	; (ace4 <move_thread_to_end_of_prio_q+0xa0>)
    ac5c:	429d      	cmp	r5, r3
    ac5e:	d02c      	beq.n	acba <move_thread_to_end_of_prio_q+0x76>
	return list->head == list;
    ac60:	4b21      	ldr	r3, [pc, #132]	; (ace8 <move_thread_to_end_of_prio_q+0xa4>)
    ac62:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    ac66:	429c      	cmp	r4, r3
    ac68:	d039      	beq.n	acde <move_thread_to_end_of_prio_q+0x9a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    ac6a:	b16c      	cbz	r4, ac88 <move_thread_to_end_of_prio_q+0x44>
		if (z_sched_prio_cmp(thread, t) > 0) {
    ac6c:	4621      	mov	r1, r4
    ac6e:	4628      	mov	r0, r5
    ac70:	f004 f9d0 	bl	f014 <z_sched_prio_cmp>
    ac74:	2800      	cmp	r0, #0
    ac76:	dc2c      	bgt.n	acd2 <move_thread_to_end_of_prio_q+0x8e>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    ac78:	b134      	cbz	r4, ac88 <move_thread_to_end_of_prio_q+0x44>
	return (node == list->tail) ? NULL : node->next;
    ac7a:	4b1b      	ldr	r3, [pc, #108]	; (ace8 <move_thread_to_end_of_prio_q+0xa4>)
    ac7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    ac7e:	429c      	cmp	r4, r3
    ac80:	d002      	beq.n	ac88 <move_thread_to_end_of_prio_q+0x44>
    ac82:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    ac84:	2c00      	cmp	r4, #0
    ac86:	d1f0      	bne.n	ac6a <move_thread_to_end_of_prio_q+0x26>
	sys_dnode_t *const tail = list->tail;
    ac88:	4b17      	ldr	r3, [pc, #92]	; (ace8 <move_thread_to_end_of_prio_q+0xa4>)
    ac8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    ac8c:	f103 0120 	add.w	r1, r3, #32
    ac90:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    ac92:	606a      	str	r2, [r5, #4]
	tail->next = node;
    ac94:	6015      	str	r5, [r2, #0]
	list->tail = node;
    ac96:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(thread == _current);
    ac98:	4b13      	ldr	r3, [pc, #76]	; (ace8 <move_thread_to_end_of_prio_q+0xa4>)
    ac9a:	6898      	ldr	r0, [r3, #8]
    ac9c:	42a8      	cmp	r0, r5
    ac9e:	bf14      	ite	ne
    aca0:	2000      	movne	r0, #0
    aca2:	2001      	moveq	r0, #1
    aca4:	f7ff ff8c 	bl	abc0 <update_cache>
}
    aca8:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    acaa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    acae:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    acb0:	4601      	mov	r1, r0
    acb2:	480e      	ldr	r0, [pc, #56]	; (acec <move_thread_to_end_of_prio_q+0xa8>)
    acb4:	f7ff ff60 	bl	ab78 <z_priq_dumb_remove>
}
    acb8:	e7cb      	b.n	ac52 <move_thread_to_end_of_prio_q+0xe>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    acba:	4c0d      	ldr	r4, [pc, #52]	; (acf0 <move_thread_to_end_of_prio_q+0xac>)
    acbc:	23ba      	movs	r3, #186	; 0xba
    acbe:	4622      	mov	r2, r4
    acc0:	490c      	ldr	r1, [pc, #48]	; (acf4 <move_thread_to_end_of_prio_q+0xb0>)
    acc2:	480d      	ldr	r0, [pc, #52]	; (acf8 <move_thread_to_end_of_prio_q+0xb4>)
    acc4:	f003 fb01 	bl	e2ca <assert_print>
    acc8:	21ba      	movs	r1, #186	; 0xba
    acca:	4620      	mov	r0, r4
    accc:	f003 faf6 	bl	e2bc <assert_post_action>
    acd0:	e7c6      	b.n	ac60 <move_thread_to_end_of_prio_q+0x1c>
	sys_dnode_t *const prev = successor->prev;
    acd2:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    acd4:	606b      	str	r3, [r5, #4]
	node->next = successor;
    acd6:	602c      	str	r4, [r5, #0]
	prev->next = node;
    acd8:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    acda:	6065      	str	r5, [r4, #4]
}
    acdc:	e7dc      	b.n	ac98 <move_thread_to_end_of_prio_q+0x54>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    acde:	2400      	movs	r4, #0
    ace0:	e7c3      	b.n	ac6a <move_thread_to_end_of_prio_q+0x26>
    ace2:	bf00      	nop
    ace4:	20004498 	.word	0x20004498
    ace8:	2000515c 	.word	0x2000515c
    acec:	2000517c 	.word	0x2000517c
    acf0:	000117ec 	.word	0x000117ec
    acf4:	00011828 	.word	0x00011828
    acf8:	0000fd58 	.word	0x0000fd58

0000acfc <slice_expired_locked>:
{
    acfc:	b538      	push	{r3, r4, r5, lr}
    acfe:	4604      	mov	r4, r0
	struct k_thread *curr = _current;
    ad00:	4b07      	ldr	r3, [pc, #28]	; (ad20 <slice_expired_locked+0x24>)
    ad02:	689d      	ldr	r5, [r3, #8]
	uint8_t state = thread->base.thread_state;
    ad04:	7b6b      	ldrb	r3, [r5, #13]
	if (!z_is_thread_prevented_from_running(curr)) {
    ad06:	f013 0f1f 	tst.w	r3, #31
    ad0a:	d004      	beq.n	ad16 <slice_expired_locked+0x1a>
	z_reset_time_slice(curr);
    ad0c:	4628      	mov	r0, r5
    ad0e:	f7ff fdd9 	bl	a8c4 <z_reset_time_slice>
}
    ad12:	4620      	mov	r0, r4
    ad14:	bd38      	pop	{r3, r4, r5, pc}
		move_thread_to_end_of_prio_q(curr);
    ad16:	4628      	mov	r0, r5
    ad18:	f7ff ff94 	bl	ac44 <move_thread_to_end_of_prio_q>
    ad1c:	e7f6      	b.n	ad0c <slice_expired_locked+0x10>
    ad1e:	bf00      	nop
    ad20:	2000515c 	.word	0x2000515c

0000ad24 <z_time_slice>:
{
    ad24:	b570      	push	{r4, r5, r6, lr}
    ad26:	4604      	mov	r4, r0
	__asm__ volatile(
    ad28:	f04f 0320 	mov.w	r3, #32
    ad2c:	f3ef 8511 	mrs	r5, BASEPRI
    ad30:	f383 8812 	msr	BASEPRI_MAX, r3
    ad34:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    ad38:	4842      	ldr	r0, [pc, #264]	; (ae44 <z_time_slice+0x120>)
    ad3a:	f7ff f88b 	bl	9e54 <z_spin_lock_valid>
    ad3e:	b310      	cbz	r0, ad86 <z_time_slice+0x62>
	z_spin_lock_set_owner(l);
    ad40:	4840      	ldr	r0, [pc, #256]	; (ae44 <z_time_slice+0x120>)
    ad42:	f7ff f8a7 	bl	9e94 <z_spin_lock_set_owner>
	return k;
    ad46:	462b      	mov	r3, r5
	if (pending_current == _current) {
    ad48:	4a3f      	ldr	r2, [pc, #252]	; (ae48 <z_time_slice+0x124>)
    ad4a:	6892      	ldr	r2, [r2, #8]
    ad4c:	493f      	ldr	r1, [pc, #252]	; (ae4c <z_time_slice+0x128>)
    ad4e:	6809      	ldr	r1, [r1, #0]
    ad50:	428a      	cmp	r2, r1
    ad52:	d028      	beq.n	ada6 <z_time_slice+0x82>
	pending_current = NULL;
    ad54:	493d      	ldr	r1, [pc, #244]	; (ae4c <z_time_slice+0x128>)
    ad56:	2000      	movs	r0, #0
    ad58:	6008      	str	r0, [r1, #0]
	int ret = slice_ticks;
    ad5a:	493d      	ldr	r1, [pc, #244]	; (ae50 <z_time_slice+0x12c>)
    ad5c:	6809      	ldr	r1, [r1, #0]
	if (slice_time(_current) && sliceable(_current)) {
    ad5e:	2900      	cmp	r1, #0
    ad60:	d052      	beq.n	ae08 <z_time_slice+0xe4>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    ad62:	89d1      	ldrh	r1, [r2, #14]
		&& !z_is_idle_thread_object(thread);
    ad64:	297f      	cmp	r1, #127	; 0x7f
    ad66:	d83a      	bhi.n	adde <z_time_slice+0xba>
    ad68:	7b51      	ldrb	r1, [r2, #13]
		&& !z_is_thread_prevented_from_running(thread)
    ad6a:	f011 0f1f 	tst.w	r1, #31
    ad6e:	d140      	bne.n	adf2 <z_time_slice+0xce>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    ad70:	f992 000e 	ldrsb.w	r0, [r2, #14]
    ad74:	4937      	ldr	r1, [pc, #220]	; (ae54 <z_time_slice+0x130>)
    ad76:	6809      	ldr	r1, [r1, #0]
    ad78:	4288      	cmp	r0, r1
    ad7a:	db3c      	blt.n	adf6 <z_time_slice+0xd2>
		&& !z_is_idle_thread_object(thread);
    ad7c:	4936      	ldr	r1, [pc, #216]	; (ae58 <z_time_slice+0x134>)
    ad7e:	428a      	cmp	r2, r1
    ad80:	d03b      	beq.n	adfa <z_time_slice+0xd6>
    ad82:	2201      	movs	r2, #1
    ad84:	e02c      	b.n	ade0 <z_time_slice+0xbc>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    ad86:	4e35      	ldr	r6, [pc, #212]	; (ae5c <z_time_slice+0x138>)
    ad88:	238e      	movs	r3, #142	; 0x8e
    ad8a:	4632      	mov	r2, r6
    ad8c:	4934      	ldr	r1, [pc, #208]	; (ae60 <z_time_slice+0x13c>)
    ad8e:	4835      	ldr	r0, [pc, #212]	; (ae64 <z_time_slice+0x140>)
    ad90:	f003 fa9b 	bl	e2ca <assert_print>
    ad94:	492b      	ldr	r1, [pc, #172]	; (ae44 <z_time_slice+0x120>)
    ad96:	4834      	ldr	r0, [pc, #208]	; (ae68 <z_time_slice+0x144>)
    ad98:	f003 fa97 	bl	e2ca <assert_print>
    ad9c:	218e      	movs	r1, #142	; 0x8e
    ad9e:	4630      	mov	r0, r6
    ada0:	f003 fa8c 	bl	e2bc <assert_post_action>
    ada4:	e7cc      	b.n	ad40 <z_time_slice+0x1c>
		z_reset_time_slice(_current);
    ada6:	4610      	mov	r0, r2
    ada8:	f7ff fd8c 	bl	a8c4 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    adac:	4825      	ldr	r0, [pc, #148]	; (ae44 <z_time_slice+0x120>)
    adae:	f7ff f861 	bl	9e74 <z_spin_unlock_valid>
    adb2:	b120      	cbz	r0, adbe <z_time_slice+0x9a>
	__asm__ volatile(
    adb4:	f385 8811 	msr	BASEPRI, r5
    adb8:	f3bf 8f6f 	isb	sy
		return;
    adbc:	e030      	b.n	ae20 <z_time_slice+0xfc>
    adbe:	4c27      	ldr	r4, [pc, #156]	; (ae5c <z_time_slice+0x138>)
    adc0:	23b9      	movs	r3, #185	; 0xb9
    adc2:	4622      	mov	r2, r4
    adc4:	4929      	ldr	r1, [pc, #164]	; (ae6c <z_time_slice+0x148>)
    adc6:	4827      	ldr	r0, [pc, #156]	; (ae64 <z_time_slice+0x140>)
    adc8:	f003 fa7f 	bl	e2ca <assert_print>
    adcc:	491d      	ldr	r1, [pc, #116]	; (ae44 <z_time_slice+0x120>)
    adce:	4828      	ldr	r0, [pc, #160]	; (ae70 <z_time_slice+0x14c>)
    add0:	f003 fa7b 	bl	e2ca <assert_print>
    add4:	21b9      	movs	r1, #185	; 0xb9
    add6:	4620      	mov	r0, r4
    add8:	f003 fa70 	bl	e2bc <assert_post_action>
    addc:	e7ea      	b.n	adb4 <z_time_slice+0x90>
		&& !z_is_idle_thread_object(thread);
    adde:	2200      	movs	r2, #0
	if (slice_time(_current) && sliceable(_current)) {
    ade0:	b192      	cbz	r2, ae08 <z_time_slice+0xe4>
		if (ticks >= _current_cpu->slice_ticks) {
    ade2:	4a19      	ldr	r2, [pc, #100]	; (ae48 <z_time_slice+0x124>)
    ade4:	6910      	ldr	r0, [r2, #16]
    ade6:	42a0      	cmp	r0, r4
    ade8:	dd09      	ble.n	adfe <z_time_slice+0xda>
			_current_cpu->slice_ticks -= ticks;
    adea:	1b00      	subs	r0, r0, r4
    adec:	4a16      	ldr	r2, [pc, #88]	; (ae48 <z_time_slice+0x124>)
    adee:	6110      	str	r0, [r2, #16]
    adf0:	e00d      	b.n	ae0e <z_time_slice+0xea>
		&& !z_is_idle_thread_object(thread);
    adf2:	2200      	movs	r2, #0
    adf4:	e7f4      	b.n	ade0 <z_time_slice+0xbc>
    adf6:	2200      	movs	r2, #0
    adf8:	e7f2      	b.n	ade0 <z_time_slice+0xbc>
    adfa:	2200      	movs	r2, #0
    adfc:	e7f0      	b.n	ade0 <z_time_slice+0xbc>
			key = slice_expired_locked(key);
    adfe:	4628      	mov	r0, r5
    ae00:	f7ff ff7c 	bl	acfc <slice_expired_locked>
    ae04:	4603      	mov	r3, r0
    ae06:	e002      	b.n	ae0e <z_time_slice+0xea>
		_current_cpu->slice_ticks = 0;
    ae08:	4a0f      	ldr	r2, [pc, #60]	; (ae48 <z_time_slice+0x124>)
    ae0a:	2100      	movs	r1, #0
    ae0c:	6111      	str	r1, [r2, #16]
	k_spin_unlock(&sched_spinlock, key);
    ae0e:	461c      	mov	r4, r3
    ae10:	480c      	ldr	r0, [pc, #48]	; (ae44 <z_time_slice+0x120>)
    ae12:	f7ff f82f 	bl	9e74 <z_spin_unlock_valid>
    ae16:	b120      	cbz	r0, ae22 <z_time_slice+0xfe>
    ae18:	f384 8811 	msr	BASEPRI, r4
    ae1c:	f3bf 8f6f 	isb	sy
}
    ae20:	bd70      	pop	{r4, r5, r6, pc}
    ae22:	4d0e      	ldr	r5, [pc, #56]	; (ae5c <z_time_slice+0x138>)
    ae24:	23b9      	movs	r3, #185	; 0xb9
    ae26:	462a      	mov	r2, r5
    ae28:	4910      	ldr	r1, [pc, #64]	; (ae6c <z_time_slice+0x148>)
    ae2a:	480e      	ldr	r0, [pc, #56]	; (ae64 <z_time_slice+0x140>)
    ae2c:	f003 fa4d 	bl	e2ca <assert_print>
    ae30:	4904      	ldr	r1, [pc, #16]	; (ae44 <z_time_slice+0x120>)
    ae32:	480f      	ldr	r0, [pc, #60]	; (ae70 <z_time_slice+0x14c>)
    ae34:	f003 fa49 	bl	e2ca <assert_print>
    ae38:	21b9      	movs	r1, #185	; 0xb9
    ae3a:	4628      	mov	r0, r5
    ae3c:	f003 fa3e 	bl	e2bc <assert_post_action>
    ae40:	e7ea      	b.n	ae18 <z_time_slice+0xf4>
    ae42:	bf00      	nop
    ae44:	20005198 	.word	0x20005198
    ae48:	2000515c 	.word	0x2000515c
    ae4c:	20005194 	.word	0x20005194
    ae50:	200051a0 	.word	0x200051a0
    ae54:	2000519c 	.word	0x2000519c
    ae58:	20004498 	.word	0x20004498
    ae5c:	0000ff04 	.word	0x0000ff04
    ae60:	0000ff64 	.word	0x0000ff64
    ae64:	0000fd58 	.word	0x0000fd58
    ae68:	0000ff7c 	.word	0x0000ff7c
    ae6c:	0000ff34 	.word	0x0000ff34
    ae70:	0000ff4c 	.word	0x0000ff4c

0000ae74 <ready_thread>:
{
    ae74:	b538      	push	{r3, r4, r5, lr}
	return (thread->base.thread_state & state) != 0U;
    ae76:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    ae78:	f990 200d 	ldrsb.w	r2, [r0, #13]
    ae7c:	2a00      	cmp	r2, #0
    ae7e:	db30      	blt.n	aee2 <ready_thread+0x6e>
    ae80:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    ae82:	f013 0f1f 	tst.w	r3, #31
    ae86:	d105      	bne.n	ae94 <ready_thread+0x20>
	return node->next != NULL;
    ae88:	6982      	ldr	r2, [r0, #24]
    ae8a:	b10a      	cbz	r2, ae90 <ready_thread+0x1c>
    ae8c:	2200      	movs	r2, #0
    ae8e:	e002      	b.n	ae96 <ready_thread+0x22>
    ae90:	2201      	movs	r2, #1
    ae92:	e000      	b.n	ae96 <ready_thread+0x22>
    ae94:	2200      	movs	r2, #0
    ae96:	b322      	cbz	r2, aee2 <ready_thread+0x6e>
	thread->base.thread_state |= _THREAD_QUEUED;
    ae98:	f063 037f 	orn	r3, r3, #127	; 0x7f
    ae9c:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    ae9e:	4b1b      	ldr	r3, [pc, #108]	; (af0c <ready_thread+0x98>)
    aea0:	429c      	cmp	r4, r3
    aea2:	d01f      	beq.n	aee4 <ready_thread+0x70>
	return list->head == list;
    aea4:	4b1a      	ldr	r3, [pc, #104]	; (af10 <ready_thread+0x9c>)
    aea6:	f853 5f20 	ldr.w	r5, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    aeaa:	429d      	cmp	r5, r3
    aeac:	d02c      	beq.n	af08 <ready_thread+0x94>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    aeae:	b16d      	cbz	r5, aecc <ready_thread+0x58>
		if (z_sched_prio_cmp(thread, t) > 0) {
    aeb0:	4629      	mov	r1, r5
    aeb2:	4620      	mov	r0, r4
    aeb4:	f004 f8ae 	bl	f014 <z_sched_prio_cmp>
    aeb8:	2800      	cmp	r0, #0
    aeba:	dc1f      	bgt.n	aefc <ready_thread+0x88>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    aebc:	b135      	cbz	r5, aecc <ready_thread+0x58>
	return (node == list->tail) ? NULL : node->next;
    aebe:	4b14      	ldr	r3, [pc, #80]	; (af10 <ready_thread+0x9c>)
    aec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    aec2:	429d      	cmp	r5, r3
    aec4:	d002      	beq.n	aecc <ready_thread+0x58>
    aec6:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    aec8:	2d00      	cmp	r5, #0
    aeca:	d1f0      	bne.n	aeae <ready_thread+0x3a>
	sys_dnode_t *const tail = list->tail;
    aecc:	4b10      	ldr	r3, [pc, #64]	; (af10 <ready_thread+0x9c>)
    aece:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    aed0:	f103 0120 	add.w	r1, r3, #32
    aed4:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    aed6:	6062      	str	r2, [r4, #4]
	tail->next = node;
    aed8:	6014      	str	r4, [r2, #0]
	list->tail = node;
    aeda:	625c      	str	r4, [r3, #36]	; 0x24
		update_cache(0);
    aedc:	2000      	movs	r0, #0
    aede:	f7ff fe6f 	bl	abc0 <update_cache>
}
    aee2:	bd38      	pop	{r3, r4, r5, pc}
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    aee4:	4d0b      	ldr	r5, [pc, #44]	; (af14 <ready_thread+0xa0>)
    aee6:	23ba      	movs	r3, #186	; 0xba
    aee8:	462a      	mov	r2, r5
    aeea:	490b      	ldr	r1, [pc, #44]	; (af18 <ready_thread+0xa4>)
    aeec:	480b      	ldr	r0, [pc, #44]	; (af1c <ready_thread+0xa8>)
    aeee:	f003 f9ec 	bl	e2ca <assert_print>
    aef2:	21ba      	movs	r1, #186	; 0xba
    aef4:	4628      	mov	r0, r5
    aef6:	f003 f9e1 	bl	e2bc <assert_post_action>
    aefa:	e7d3      	b.n	aea4 <ready_thread+0x30>
	sys_dnode_t *const prev = successor->prev;
    aefc:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    aefe:	6063      	str	r3, [r4, #4]
	node->next = successor;
    af00:	6025      	str	r5, [r4, #0]
	prev->next = node;
    af02:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    af04:	606c      	str	r4, [r5, #4]
}
    af06:	e7e9      	b.n	aedc <ready_thread+0x68>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    af08:	2500      	movs	r5, #0
    af0a:	e7d0      	b.n	aeae <ready_thread+0x3a>
    af0c:	20004498 	.word	0x20004498
    af10:	2000515c 	.word	0x2000515c
    af14:	000117ec 	.word	0x000117ec
    af18:	00011828 	.word	0x00011828
    af1c:	0000fd58 	.word	0x0000fd58

0000af20 <z_ready_thread>:
{
    af20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    af22:	4605      	mov	r5, r0
	LOCKED(&sched_spinlock) {
    af24:	2400      	movs	r4, #0
	__asm__ volatile(
    af26:	f04f 0320 	mov.w	r3, #32
    af2a:	f3ef 8611 	mrs	r6, BASEPRI
    af2e:	f383 8812 	msr	BASEPRI_MAX, r3
    af32:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    af36:	481e      	ldr	r0, [pc, #120]	; (afb0 <z_ready_thread+0x90>)
    af38:	f7fe ff8c 	bl	9e54 <z_spin_lock_valid>
    af3c:	b118      	cbz	r0, af46 <z_ready_thread+0x26>
	z_spin_lock_set_owner(l);
    af3e:	481c      	ldr	r0, [pc, #112]	; (afb0 <z_ready_thread+0x90>)
    af40:	f7fe ffa8 	bl	9e94 <z_spin_lock_set_owner>
	return k;
    af44:	e018      	b.n	af78 <z_ready_thread+0x58>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    af46:	4f1b      	ldr	r7, [pc, #108]	; (afb4 <z_ready_thread+0x94>)
    af48:	238e      	movs	r3, #142	; 0x8e
    af4a:	463a      	mov	r2, r7
    af4c:	491a      	ldr	r1, [pc, #104]	; (afb8 <z_ready_thread+0x98>)
    af4e:	481b      	ldr	r0, [pc, #108]	; (afbc <z_ready_thread+0x9c>)
    af50:	f003 f9bb 	bl	e2ca <assert_print>
    af54:	4916      	ldr	r1, [pc, #88]	; (afb0 <z_ready_thread+0x90>)
    af56:	481a      	ldr	r0, [pc, #104]	; (afc0 <z_ready_thread+0xa0>)
    af58:	f003 f9b7 	bl	e2ca <assert_print>
    af5c:	218e      	movs	r1, #142	; 0x8e
    af5e:	4638      	mov	r0, r7
    af60:	f003 f9ac 	bl	e2bc <assert_post_action>
    af64:	e7eb      	b.n	af3e <z_ready_thread+0x1e>
			ready_thread(thread);
    af66:	4628      	mov	r0, r5
    af68:	f7ff ff84 	bl	ae74 <ready_thread>
    af6c:	e00a      	b.n	af84 <z_ready_thread+0x64>
	__asm__ volatile(
    af6e:	f386 8811 	msr	BASEPRI, r6
    af72:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    af76:	2401      	movs	r4, #1
    af78:	b9cc      	cbnz	r4, afae <z_ready_thread+0x8e>
		if (!thread_active_elsewhere(thread)) {
    af7a:	4628      	mov	r0, r5
    af7c:	f004 f848 	bl	f010 <thread_active_elsewhere>
    af80:	2800      	cmp	r0, #0
    af82:	d0f0      	beq.n	af66 <z_ready_thread+0x46>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    af84:	480a      	ldr	r0, [pc, #40]	; (afb0 <z_ready_thread+0x90>)
    af86:	f7fe ff75 	bl	9e74 <z_spin_unlock_valid>
    af8a:	2800      	cmp	r0, #0
    af8c:	d1ef      	bne.n	af6e <z_ready_thread+0x4e>
    af8e:	4c09      	ldr	r4, [pc, #36]	; (afb4 <z_ready_thread+0x94>)
    af90:	23b9      	movs	r3, #185	; 0xb9
    af92:	4622      	mov	r2, r4
    af94:	490b      	ldr	r1, [pc, #44]	; (afc4 <z_ready_thread+0xa4>)
    af96:	4809      	ldr	r0, [pc, #36]	; (afbc <z_ready_thread+0x9c>)
    af98:	f003 f997 	bl	e2ca <assert_print>
    af9c:	4904      	ldr	r1, [pc, #16]	; (afb0 <z_ready_thread+0x90>)
    af9e:	480a      	ldr	r0, [pc, #40]	; (afc8 <z_ready_thread+0xa8>)
    afa0:	f003 f993 	bl	e2ca <assert_print>
    afa4:	21b9      	movs	r1, #185	; 0xb9
    afa6:	4620      	mov	r0, r4
    afa8:	f003 f988 	bl	e2bc <assert_post_action>
    afac:	e7df      	b.n	af6e <z_ready_thread+0x4e>
}
    afae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    afb0:	20005198 	.word	0x20005198
    afb4:	0000ff04 	.word	0x0000ff04
    afb8:	0000ff64 	.word	0x0000ff64
    afbc:	0000fd58 	.word	0x0000fd58
    afc0:	0000ff7c 	.word	0x0000ff7c
    afc4:	0000ff34 	.word	0x0000ff34
    afc8:	0000ff4c 	.word	0x0000ff4c

0000afcc <z_sched_start>:
{
    afcc:	b570      	push	{r4, r5, r6, lr}
    afce:	4604      	mov	r4, r0
	__asm__ volatile(
    afd0:	f04f 0320 	mov.w	r3, #32
    afd4:	f3ef 8511 	mrs	r5, BASEPRI
    afd8:	f383 8812 	msr	BASEPRI_MAX, r3
    afdc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    afe0:	481f      	ldr	r0, [pc, #124]	; (b060 <z_sched_start+0x94>)
    afe2:	f7fe ff37 	bl	9e54 <z_spin_lock_valid>
    afe6:	b188      	cbz	r0, b00c <z_sched_start+0x40>
	z_spin_lock_set_owner(l);
    afe8:	481d      	ldr	r0, [pc, #116]	; (b060 <z_sched_start+0x94>)
    afea:	f7fe ff53 	bl	9e94 <z_spin_lock_set_owner>
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    afee:	7b63      	ldrb	r3, [r4, #13]
	if (z_has_thread_started(thread)) {
    aff0:	f013 0f04 	tst.w	r3, #4
    aff4:	d01a      	beq.n	b02c <z_sched_start+0x60>
	thread->base.thread_state &= ~_THREAD_PRESTART;
    aff6:	f023 0304 	bic.w	r3, r3, #4
    affa:	7363      	strb	r3, [r4, #13]
	ready_thread(thread);
    affc:	4620      	mov	r0, r4
    affe:	f7ff ff39 	bl	ae74 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    b002:	4629      	mov	r1, r5
    b004:	4816      	ldr	r0, [pc, #88]	; (b060 <z_sched_start+0x94>)
    b006:	f7ff fce7 	bl	a9d8 <z_reschedule>
}
    b00a:	bd70      	pop	{r4, r5, r6, pc}
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b00c:	4e15      	ldr	r6, [pc, #84]	; (b064 <z_sched_start+0x98>)
    b00e:	238e      	movs	r3, #142	; 0x8e
    b010:	4632      	mov	r2, r6
    b012:	4915      	ldr	r1, [pc, #84]	; (b068 <z_sched_start+0x9c>)
    b014:	4815      	ldr	r0, [pc, #84]	; (b06c <z_sched_start+0xa0>)
    b016:	f003 f958 	bl	e2ca <assert_print>
    b01a:	4911      	ldr	r1, [pc, #68]	; (b060 <z_sched_start+0x94>)
    b01c:	4814      	ldr	r0, [pc, #80]	; (b070 <z_sched_start+0xa4>)
    b01e:	f003 f954 	bl	e2ca <assert_print>
    b022:	218e      	movs	r1, #142	; 0x8e
    b024:	4630      	mov	r0, r6
    b026:	f003 f949 	bl	e2bc <assert_post_action>
    b02a:	e7dd      	b.n	afe8 <z_sched_start+0x1c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    b02c:	480c      	ldr	r0, [pc, #48]	; (b060 <z_sched_start+0x94>)
    b02e:	f7fe ff21 	bl	9e74 <z_spin_unlock_valid>
    b032:	b120      	cbz	r0, b03e <z_sched_start+0x72>
	__asm__ volatile(
    b034:	f385 8811 	msr	BASEPRI, r5
    b038:	f3bf 8f6f 	isb	sy
		return;
    b03c:	e7e5      	b.n	b00a <z_sched_start+0x3e>
    b03e:	4c09      	ldr	r4, [pc, #36]	; (b064 <z_sched_start+0x98>)
    b040:	23b9      	movs	r3, #185	; 0xb9
    b042:	4622      	mov	r2, r4
    b044:	490b      	ldr	r1, [pc, #44]	; (b074 <z_sched_start+0xa8>)
    b046:	4809      	ldr	r0, [pc, #36]	; (b06c <z_sched_start+0xa0>)
    b048:	f003 f93f 	bl	e2ca <assert_print>
    b04c:	4904      	ldr	r1, [pc, #16]	; (b060 <z_sched_start+0x94>)
    b04e:	480a      	ldr	r0, [pc, #40]	; (b078 <z_sched_start+0xac>)
    b050:	f003 f93b 	bl	e2ca <assert_print>
    b054:	21b9      	movs	r1, #185	; 0xb9
    b056:	4620      	mov	r0, r4
    b058:	f003 f930 	bl	e2bc <assert_post_action>
    b05c:	e7ea      	b.n	b034 <z_sched_start+0x68>
    b05e:	bf00      	nop
    b060:	20005198 	.word	0x20005198
    b064:	0000ff04 	.word	0x0000ff04
    b068:	0000ff64 	.word	0x0000ff64
    b06c:	0000fd58 	.word	0x0000fd58
    b070:	0000ff7c 	.word	0x0000ff7c
    b074:	0000ff34 	.word	0x0000ff34
    b078:	0000ff4c 	.word	0x0000ff4c

0000b07c <z_thread_timeout>:
{
    b07c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b080:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
    b082:	f1a0 0618 	sub.w	r6, r0, #24
	LOCKED(&sched_spinlock) {
    b086:	2500      	movs	r5, #0
	__asm__ volatile(
    b088:	f04f 0320 	mov.w	r3, #32
    b08c:	f3ef 8711 	mrs	r7, BASEPRI
    b090:	f383 8812 	msr	BASEPRI_MAX, r3
    b094:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b098:	482b      	ldr	r0, [pc, #172]	; (b148 <z_thread_timeout+0xcc>)
    b09a:	f7fe fedb 	bl	9e54 <z_spin_lock_valid>
    b09e:	b118      	cbz	r0, b0a8 <z_thread_timeout+0x2c>
	z_spin_lock_set_owner(l);
    b0a0:	4829      	ldr	r0, [pc, #164]	; (b148 <z_thread_timeout+0xcc>)
    b0a2:	f7fe fef7 	bl	9e94 <z_spin_lock_set_owner>
	return k;
    b0a6:	e026      	b.n	b0f6 <z_thread_timeout+0x7a>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b0a8:	f8df 80a0 	ldr.w	r8, [pc, #160]	; b14c <z_thread_timeout+0xd0>
    b0ac:	238e      	movs	r3, #142	; 0x8e
    b0ae:	4642      	mov	r2, r8
    b0b0:	4927      	ldr	r1, [pc, #156]	; (b150 <z_thread_timeout+0xd4>)
    b0b2:	4828      	ldr	r0, [pc, #160]	; (b154 <z_thread_timeout+0xd8>)
    b0b4:	f003 f909 	bl	e2ca <assert_print>
    b0b8:	4923      	ldr	r1, [pc, #140]	; (b148 <z_thread_timeout+0xcc>)
    b0ba:	4827      	ldr	r0, [pc, #156]	; (b158 <z_thread_timeout+0xdc>)
    b0bc:	f003 f905 	bl	e2ca <assert_print>
    b0c0:	218e      	movs	r1, #142	; 0x8e
    b0c2:	4640      	mov	r0, r8
    b0c4:	f003 f8fa 	bl	e2bc <assert_post_action>
    b0c8:	e7ea      	b.n	b0a0 <z_thread_timeout+0x24>
    b0ca:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    b0ce:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
    b0d2:	f804 3c0b 	strb.w	r3, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    b0d6:	f023 0310 	bic.w	r3, r3, #16
    b0da:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    b0de:	4630      	mov	r0, r6
    b0e0:	f7ff fec8 	bl	ae74 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    b0e4:	4818      	ldr	r0, [pc, #96]	; (b148 <z_thread_timeout+0xcc>)
    b0e6:	f7fe fec5 	bl	9e74 <z_spin_unlock_valid>
    b0ea:	b1d8      	cbz	r0, b124 <z_thread_timeout+0xa8>
	__asm__ volatile(
    b0ec:	f387 8811 	msr	BASEPRI, r7
    b0f0:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    b0f4:	2501      	movs	r5, #1
    b0f6:	bb2d      	cbnz	r5, b144 <z_thread_timeout+0xc8>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
    b0f8:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
    b0fc:	f013 0f28 	tst.w	r3, #40	; 0x28
    b100:	d1f0      	bne.n	b0e4 <z_thread_timeout+0x68>
			if (thread->base.pended_on != NULL) {
    b102:	f854 3c10 	ldr.w	r3, [r4, #-16]
    b106:	2b00      	cmp	r3, #0
    b108:	d0df      	beq.n	b0ca <z_thread_timeout+0x4e>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    b10a:	4630      	mov	r0, r6
    b10c:	f7ff fbb0 	bl	a870 <pended_on_thread>
    b110:	4631      	mov	r1, r6
    b112:	f7ff fd31 	bl	ab78 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    b116:	7b73      	ldrb	r3, [r6, #13]
    b118:	f023 0302 	bic.w	r3, r3, #2
    b11c:	7373      	strb	r3, [r6, #13]
	thread->base.pended_on = NULL;
    b11e:	2300      	movs	r3, #0
    b120:	60b3      	str	r3, [r6, #8]
}
    b122:	e7d2      	b.n	b0ca <z_thread_timeout+0x4e>
    b124:	4d09      	ldr	r5, [pc, #36]	; (b14c <z_thread_timeout+0xd0>)
    b126:	23b9      	movs	r3, #185	; 0xb9
    b128:	462a      	mov	r2, r5
    b12a:	490c      	ldr	r1, [pc, #48]	; (b15c <z_thread_timeout+0xe0>)
    b12c:	4809      	ldr	r0, [pc, #36]	; (b154 <z_thread_timeout+0xd8>)
    b12e:	f003 f8cc 	bl	e2ca <assert_print>
    b132:	4905      	ldr	r1, [pc, #20]	; (b148 <z_thread_timeout+0xcc>)
    b134:	480a      	ldr	r0, [pc, #40]	; (b160 <z_thread_timeout+0xe4>)
    b136:	f003 f8c8 	bl	e2ca <assert_print>
    b13a:	21b9      	movs	r1, #185	; 0xb9
    b13c:	4628      	mov	r0, r5
    b13e:	f003 f8bd 	bl	e2bc <assert_post_action>
    b142:	e7d3      	b.n	b0ec <z_thread_timeout+0x70>
}
    b144:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    b148:	20005198 	.word	0x20005198
    b14c:	0000ff04 	.word	0x0000ff04
    b150:	0000ff64 	.word	0x0000ff64
    b154:	0000fd58 	.word	0x0000fd58
    b158:	0000ff7c 	.word	0x0000ff7c
    b15c:	0000ff34 	.word	0x0000ff34
    b160:	0000ff4c 	.word	0x0000ff4c

0000b164 <unready_thread>:
{
    b164:	b510      	push	{r4, lr}
    b166:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
    b168:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    b16a:	f990 300d 	ldrsb.w	r3, [r0, #13]
    b16e:	2b00      	cmp	r3, #0
    b170:	db08      	blt.n	b184 <unready_thread+0x20>
	update_cache(thread == _current);
    b172:	4b08      	ldr	r3, [pc, #32]	; (b194 <unready_thread+0x30>)
    b174:	6898      	ldr	r0, [r3, #8]
    b176:	42a0      	cmp	r0, r4
    b178:	bf14      	ite	ne
    b17a:	2000      	movne	r0, #0
    b17c:	2001      	moveq	r0, #1
    b17e:	f7ff fd1f 	bl	abc0 <update_cache>
}
    b182:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    b184:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    b188:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    b18a:	4601      	mov	r1, r0
    b18c:	4802      	ldr	r0, [pc, #8]	; (b198 <unready_thread+0x34>)
    b18e:	f7ff fcf3 	bl	ab78 <z_priq_dumb_remove>
}
    b192:	e7ee      	b.n	b172 <unready_thread+0xe>
    b194:	2000515c 	.word	0x2000515c
    b198:	2000517c 	.word	0x2000517c

0000b19c <add_to_waitq_locked>:
{
    b19c:	b570      	push	{r4, r5, r6, lr}
    b19e:	4605      	mov	r5, r0
    b1a0:	460e      	mov	r6, r1
	unready_thread(thread);
    b1a2:	f7ff ffdf 	bl	b164 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    b1a6:	7b6b      	ldrb	r3, [r5, #13]
    b1a8:	f043 0302 	orr.w	r3, r3, #2
    b1ac:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
    b1ae:	b1ce      	cbz	r6, b1e4 <add_to_waitq_locked+0x48>
		thread->base.pended_on = wait_q;
    b1b0:	60ae      	str	r6, [r5, #8]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    b1b2:	4b17      	ldr	r3, [pc, #92]	; (b210 <add_to_waitq_locked+0x74>)
    b1b4:	429d      	cmp	r5, r3
    b1b6:	d016      	beq.n	b1e6 <add_to_waitq_locked+0x4a>
	return list->head == list;
    b1b8:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    b1ba:	42a6      	cmp	r6, r4
    b1bc:	d025      	beq.n	b20a <add_to_waitq_locked+0x6e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b1be:	b164      	cbz	r4, b1da <add_to_waitq_locked+0x3e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    b1c0:	4621      	mov	r1, r4
    b1c2:	4628      	mov	r0, r5
    b1c4:	f003 ff26 	bl	f014 <z_sched_prio_cmp>
    b1c8:	2800      	cmp	r0, #0
    b1ca:	dc18      	bgt.n	b1fe <add_to_waitq_locked+0x62>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    b1cc:	b12c      	cbz	r4, b1da <add_to_waitq_locked+0x3e>
	return (node == list->tail) ? NULL : node->next;
    b1ce:	6873      	ldr	r3, [r6, #4]
    b1d0:	429c      	cmp	r4, r3
    b1d2:	d002      	beq.n	b1da <add_to_waitq_locked+0x3e>
    b1d4:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b1d6:	2c00      	cmp	r4, #0
    b1d8:	d1f1      	bne.n	b1be <add_to_waitq_locked+0x22>
	sys_dnode_t *const tail = list->tail;
    b1da:	6873      	ldr	r3, [r6, #4]
	node->next = list;
    b1dc:	602e      	str	r6, [r5, #0]
	node->prev = tail;
    b1de:	606b      	str	r3, [r5, #4]
	tail->next = node;
    b1e0:	601d      	str	r5, [r3, #0]
	list->tail = node;
    b1e2:	6075      	str	r5, [r6, #4]
}
    b1e4:	bd70      	pop	{r4, r5, r6, pc}
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    b1e6:	4c0b      	ldr	r4, [pc, #44]	; (b214 <add_to_waitq_locked+0x78>)
    b1e8:	23ba      	movs	r3, #186	; 0xba
    b1ea:	4622      	mov	r2, r4
    b1ec:	490a      	ldr	r1, [pc, #40]	; (b218 <add_to_waitq_locked+0x7c>)
    b1ee:	480b      	ldr	r0, [pc, #44]	; (b21c <add_to_waitq_locked+0x80>)
    b1f0:	f003 f86b 	bl	e2ca <assert_print>
    b1f4:	21ba      	movs	r1, #186	; 0xba
    b1f6:	4620      	mov	r0, r4
    b1f8:	f003 f860 	bl	e2bc <assert_post_action>
    b1fc:	e7dc      	b.n	b1b8 <add_to_waitq_locked+0x1c>
	sys_dnode_t *const prev = successor->prev;
    b1fe:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    b200:	606b      	str	r3, [r5, #4]
	node->next = successor;
    b202:	602c      	str	r4, [r5, #0]
	prev->next = node;
    b204:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    b206:	6065      	str	r5, [r4, #4]
}
    b208:	e7ec      	b.n	b1e4 <add_to_waitq_locked+0x48>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b20a:	2400      	movs	r4, #0
    b20c:	e7d7      	b.n	b1be <add_to_waitq_locked+0x22>
    b20e:	bf00      	nop
    b210:	20004498 	.word	0x20004498
    b214:	000117ec 	.word	0x000117ec
    b218:	00011828 	.word	0x00011828
    b21c:	0000fd58 	.word	0x0000fd58

0000b220 <pend>:
{
    b220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    b224:	4605      	mov	r5, r0
    b226:	460e      	mov	r6, r1
    b228:	4691      	mov	r9, r2
    b22a:	4698      	mov	r8, r3
	LOCKED(&sched_spinlock) {
    b22c:	2400      	movs	r4, #0
	__asm__ volatile(
    b22e:	f04f 0320 	mov.w	r3, #32
    b232:	f3ef 8711 	mrs	r7, BASEPRI
    b236:	f383 8812 	msr	BASEPRI_MAX, r3
    b23a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b23e:	481f      	ldr	r0, [pc, #124]	; (b2bc <pend+0x9c>)
    b240:	f7fe fe08 	bl	9e54 <z_spin_lock_valid>
    b244:	b118      	cbz	r0, b24e <pend+0x2e>
	z_spin_lock_set_owner(l);
    b246:	481d      	ldr	r0, [pc, #116]	; (b2bc <pend+0x9c>)
    b248:	f7fe fe24 	bl	9e94 <z_spin_lock_set_owner>
	return k;
    b24c:	e015      	b.n	b27a <pend+0x5a>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b24e:	f8df a070 	ldr.w	sl, [pc, #112]	; b2c0 <pend+0xa0>
    b252:	238e      	movs	r3, #142	; 0x8e
    b254:	4652      	mov	r2, sl
    b256:	491b      	ldr	r1, [pc, #108]	; (b2c4 <pend+0xa4>)
    b258:	481b      	ldr	r0, [pc, #108]	; (b2c8 <pend+0xa8>)
    b25a:	f003 f836 	bl	e2ca <assert_print>
    b25e:	4917      	ldr	r1, [pc, #92]	; (b2bc <pend+0x9c>)
    b260:	481a      	ldr	r0, [pc, #104]	; (b2cc <pend+0xac>)
    b262:	f003 f832 	bl	e2ca <assert_print>
    b266:	218e      	movs	r1, #142	; 0x8e
    b268:	4650      	mov	r0, sl
    b26a:	f003 f827 	bl	e2bc <assert_post_action>
    b26e:	e7ea      	b.n	b246 <pend+0x26>
	__asm__ volatile(
    b270:	f387 8811 	msr	BASEPRI, r7
    b274:	f3bf 8f6f 	isb	sy
    b278:	2401      	movs	r4, #1
    b27a:	b9c4      	cbnz	r4, b2ae <pend+0x8e>
		add_to_waitq_locked(thread, wait_q);
    b27c:	4631      	mov	r1, r6
    b27e:	4628      	mov	r0, r5
    b280:	f7ff ff8c 	bl	b19c <add_to_waitq_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    b284:	480d      	ldr	r0, [pc, #52]	; (b2bc <pend+0x9c>)
    b286:	f7fe fdf5 	bl	9e74 <z_spin_unlock_valid>
    b28a:	2800      	cmp	r0, #0
    b28c:	d1f0      	bne.n	b270 <pend+0x50>
    b28e:	4c0c      	ldr	r4, [pc, #48]	; (b2c0 <pend+0xa0>)
    b290:	23b9      	movs	r3, #185	; 0xb9
    b292:	4622      	mov	r2, r4
    b294:	490e      	ldr	r1, [pc, #56]	; (b2d0 <pend+0xb0>)
    b296:	480c      	ldr	r0, [pc, #48]	; (b2c8 <pend+0xa8>)
    b298:	f003 f817 	bl	e2ca <assert_print>
    b29c:	4907      	ldr	r1, [pc, #28]	; (b2bc <pend+0x9c>)
    b29e:	480d      	ldr	r0, [pc, #52]	; (b2d4 <pend+0xb4>)
    b2a0:	f003 f813 	bl	e2ca <assert_print>
    b2a4:	21b9      	movs	r1, #185	; 0xb9
    b2a6:	4620      	mov	r0, r4
    b2a8:	f003 f808 	bl	e2bc <assert_post_action>
    b2ac:	e7e0      	b.n	b270 <pend+0x50>
	add_thread_timeout(thread, timeout);
    b2ae:	464a      	mov	r2, r9
    b2b0:	4643      	mov	r3, r8
    b2b2:	4628      	mov	r0, r5
    b2b4:	f7ff faf6 	bl	a8a4 <add_thread_timeout>
}
    b2b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    b2bc:	20005198 	.word	0x20005198
    b2c0:	0000ff04 	.word	0x0000ff04
    b2c4:	0000ff64 	.word	0x0000ff64
    b2c8:	0000fd58 	.word	0x0000fd58
    b2cc:	0000ff7c 	.word	0x0000ff7c
    b2d0:	0000ff34 	.word	0x0000ff34
    b2d4:	0000ff4c 	.word	0x0000ff4c

0000b2d8 <z_pend_curr>:
{
    b2d8:	b570      	push	{r4, r5, r6, lr}
    b2da:	4604      	mov	r4, r0
    b2dc:	460d      	mov	r5, r1
    b2de:	4611      	mov	r1, r2
	pending_current = _current;
    b2e0:	4b0f      	ldr	r3, [pc, #60]	; (b320 <z_pend_curr+0x48>)
    b2e2:	6898      	ldr	r0, [r3, #8]
    b2e4:	4b0f      	ldr	r3, [pc, #60]	; (b324 <z_pend_curr+0x4c>)
    b2e6:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
    b2e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    b2ec:	f7ff ff98 	bl	b220 <pend>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    b2f0:	4620      	mov	r0, r4
    b2f2:	f7fe fdbf 	bl	9e74 <z_spin_unlock_valid>
    b2f6:	b118      	cbz	r0, b300 <z_pend_curr+0x28>
    b2f8:	4628      	mov	r0, r5
    b2fa:	f7fa fae1 	bl	58c0 <arch_swap>
}
    b2fe:	bd70      	pop	{r4, r5, r6, pc}
    b300:	4e09      	ldr	r6, [pc, #36]	; (b328 <z_pend_curr+0x50>)
    b302:	23d0      	movs	r3, #208	; 0xd0
    b304:	4632      	mov	r2, r6
    b306:	4909      	ldr	r1, [pc, #36]	; (b32c <z_pend_curr+0x54>)
    b308:	4809      	ldr	r0, [pc, #36]	; (b330 <z_pend_curr+0x58>)
    b30a:	f002 ffde 	bl	e2ca <assert_print>
    b30e:	4621      	mov	r1, r4
    b310:	4808      	ldr	r0, [pc, #32]	; (b334 <z_pend_curr+0x5c>)
    b312:	f002 ffda 	bl	e2ca <assert_print>
    b316:	21d0      	movs	r1, #208	; 0xd0
    b318:	4630      	mov	r0, r6
    b31a:	f002 ffcf 	bl	e2bc <assert_post_action>
    b31e:	e7eb      	b.n	b2f8 <z_pend_curr+0x20>
    b320:	2000515c 	.word	0x2000515c
    b324:	20005194 	.word	0x20005194
    b328:	0000ff04 	.word	0x0000ff04
    b32c:	0000ff34 	.word	0x0000ff34
    b330:	0000fd58 	.word	0x0000fd58
    b334:	0000ff4c 	.word	0x0000ff4c

0000b338 <z_set_prio>:
{
    b338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b33c:	4604      	mov	r4, r0
    b33e:	460e      	mov	r6, r1
	LOCKED(&sched_spinlock) {
    b340:	2500      	movs	r5, #0
	__asm__ volatile(
    b342:	f04f 0320 	mov.w	r3, #32
    b346:	f3ef 8811 	mrs	r8, BASEPRI
    b34a:	f383 8812 	msr	BASEPRI_MAX, r3
    b34e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b352:	4844      	ldr	r0, [pc, #272]	; (b464 <z_set_prio+0x12c>)
    b354:	f7fe fd7e 	bl	9e54 <z_spin_lock_valid>
    b358:	b120      	cbz	r0, b364 <z_set_prio+0x2c>
	z_spin_lock_set_owner(l);
    b35a:	4842      	ldr	r0, [pc, #264]	; (b464 <z_set_prio+0x12c>)
    b35c:	f7fe fd9a 	bl	9e94 <z_spin_lock_set_owner>
	bool need_sched = 0;
    b360:	2700      	movs	r7, #0
	return k;
    b362:	e01d      	b.n	b3a0 <z_set_prio+0x68>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b364:	4f40      	ldr	r7, [pc, #256]	; (b468 <z_set_prio+0x130>)
    b366:	238e      	movs	r3, #142	; 0x8e
    b368:	463a      	mov	r2, r7
    b36a:	4940      	ldr	r1, [pc, #256]	; (b46c <z_set_prio+0x134>)
    b36c:	4840      	ldr	r0, [pc, #256]	; (b470 <z_set_prio+0x138>)
    b36e:	f002 ffac 	bl	e2ca <assert_print>
    b372:	493c      	ldr	r1, [pc, #240]	; (b464 <z_set_prio+0x12c>)
    b374:	483f      	ldr	r0, [pc, #252]	; (b474 <z_set_prio+0x13c>)
    b376:	f002 ffa8 	bl	e2ca <assert_print>
    b37a:	218e      	movs	r1, #142	; 0x8e
    b37c:	4638      	mov	r0, r7
    b37e:	f002 ff9d 	bl	e2bc <assert_post_action>
    b382:	e7ea      	b.n	b35a <z_set_prio+0x22>
		if (need_sched) {
    b384:	f013 0701 	ands.w	r7, r3, #1
    b388:	d116      	bne.n	b3b8 <z_set_prio+0x80>
			thread->base.prio = prio;
    b38a:	73a6      	strb	r6, [r4, #14]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    b38c:	4835      	ldr	r0, [pc, #212]	; (b464 <z_set_prio+0x12c>)
    b38e:	f7fe fd71 	bl	9e74 <z_spin_unlock_valid>
    b392:	2800      	cmp	r0, #0
    b394:	d053      	beq.n	b43e <z_set_prio+0x106>
	__asm__ volatile(
    b396:	f388 8811 	msr	BASEPRI, r8
    b39a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    b39e:	2501      	movs	r5, #1
    b3a0:	462b      	mov	r3, r5
    b3a2:	2d00      	cmp	r5, #0
    b3a4:	d15b      	bne.n	b45e <z_set_prio+0x126>
	uint8_t state = thread->base.thread_state;
    b3a6:	7b62      	ldrb	r2, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    b3a8:	f012 0f1f 	tst.w	r2, #31
    b3ac:	d1ea      	bne.n	b384 <z_set_prio+0x4c>
	return node->next != NULL;
    b3ae:	69a1      	ldr	r1, [r4, #24]
    b3b0:	2900      	cmp	r1, #0
    b3b2:	d1e7      	bne.n	b384 <z_set_prio+0x4c>
    b3b4:	2301      	movs	r3, #1
    b3b6:	e7e5      	b.n	b384 <z_set_prio+0x4c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    b3b8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    b3bc:	7362      	strb	r2, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    b3be:	4621      	mov	r1, r4
    b3c0:	482d      	ldr	r0, [pc, #180]	; (b478 <z_set_prio+0x140>)
    b3c2:	f7ff fbd9 	bl	ab78 <z_priq_dumb_remove>
				thread->base.prio = prio;
    b3c6:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    b3c8:	7b63      	ldrb	r3, [r4, #13]
    b3ca:	f063 037f 	orn	r3, r3, #127	; 0x7f
    b3ce:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    b3d0:	4b2a      	ldr	r3, [pc, #168]	; (b47c <z_set_prio+0x144>)
    b3d2:	429c      	cmp	r4, r3
    b3d4:	d01f      	beq.n	b416 <z_set_prio+0xde>
	return list->head == list;
    b3d6:	4b2a      	ldr	r3, [pc, #168]	; (b480 <z_set_prio+0x148>)
    b3d8:	f853 5f20 	ldr.w	r5, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    b3dc:	429d      	cmp	r5, r3
    b3de:	d02c      	beq.n	b43a <z_set_prio+0x102>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b3e0:	b16d      	cbz	r5, b3fe <z_set_prio+0xc6>
		if (z_sched_prio_cmp(thread, t) > 0) {
    b3e2:	4629      	mov	r1, r5
    b3e4:	4620      	mov	r0, r4
    b3e6:	f003 fe15 	bl	f014 <z_sched_prio_cmp>
    b3ea:	2800      	cmp	r0, #0
    b3ec:	dc1f      	bgt.n	b42e <z_set_prio+0xf6>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    b3ee:	b135      	cbz	r5, b3fe <z_set_prio+0xc6>
	return (node == list->tail) ? NULL : node->next;
    b3f0:	4b23      	ldr	r3, [pc, #140]	; (b480 <z_set_prio+0x148>)
    b3f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    b3f4:	429d      	cmp	r5, r3
    b3f6:	d002      	beq.n	b3fe <z_set_prio+0xc6>
    b3f8:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b3fa:	2d00      	cmp	r5, #0
    b3fc:	d1f0      	bne.n	b3e0 <z_set_prio+0xa8>
	sys_dnode_t *const tail = list->tail;
    b3fe:	4b20      	ldr	r3, [pc, #128]	; (b480 <z_set_prio+0x148>)
    b400:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    b402:	f103 0120 	add.w	r1, r3, #32
    b406:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    b408:	6062      	str	r2, [r4, #4]
	tail->next = node;
    b40a:	6014      	str	r4, [r2, #0]
	list->tail = node;
    b40c:	625c      	str	r4, [r3, #36]	; 0x24
			update_cache(1);
    b40e:	2001      	movs	r0, #1
    b410:	f7ff fbd6 	bl	abc0 <update_cache>
    b414:	e7ba      	b.n	b38c <z_set_prio+0x54>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    b416:	4d1b      	ldr	r5, [pc, #108]	; (b484 <z_set_prio+0x14c>)
    b418:	23ba      	movs	r3, #186	; 0xba
    b41a:	462a      	mov	r2, r5
    b41c:	491a      	ldr	r1, [pc, #104]	; (b488 <z_set_prio+0x150>)
    b41e:	4814      	ldr	r0, [pc, #80]	; (b470 <z_set_prio+0x138>)
    b420:	f002 ff53 	bl	e2ca <assert_print>
    b424:	21ba      	movs	r1, #186	; 0xba
    b426:	4628      	mov	r0, r5
    b428:	f002 ff48 	bl	e2bc <assert_post_action>
    b42c:	e7d3      	b.n	b3d6 <z_set_prio+0x9e>
	sys_dnode_t *const prev = successor->prev;
    b42e:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    b430:	6063      	str	r3, [r4, #4]
	node->next = successor;
    b432:	6025      	str	r5, [r4, #0]
	prev->next = node;
    b434:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    b436:	606c      	str	r4, [r5, #4]
}
    b438:	e7e9      	b.n	b40e <z_set_prio+0xd6>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b43a:	2500      	movs	r5, #0
    b43c:	e7d0      	b.n	b3e0 <z_set_prio+0xa8>
    b43e:	4d0a      	ldr	r5, [pc, #40]	; (b468 <z_set_prio+0x130>)
    b440:	23b9      	movs	r3, #185	; 0xb9
    b442:	462a      	mov	r2, r5
    b444:	4911      	ldr	r1, [pc, #68]	; (b48c <z_set_prio+0x154>)
    b446:	480a      	ldr	r0, [pc, #40]	; (b470 <z_set_prio+0x138>)
    b448:	f002 ff3f 	bl	e2ca <assert_print>
    b44c:	4905      	ldr	r1, [pc, #20]	; (b464 <z_set_prio+0x12c>)
    b44e:	4810      	ldr	r0, [pc, #64]	; (b490 <z_set_prio+0x158>)
    b450:	f002 ff3b 	bl	e2ca <assert_print>
    b454:	21b9      	movs	r1, #185	; 0xb9
    b456:	4628      	mov	r0, r5
    b458:	f002 ff30 	bl	e2bc <assert_post_action>
    b45c:	e79b      	b.n	b396 <z_set_prio+0x5e>
}
    b45e:	4638      	mov	r0, r7
    b460:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    b464:	20005198 	.word	0x20005198
    b468:	0000ff04 	.word	0x0000ff04
    b46c:	0000ff64 	.word	0x0000ff64
    b470:	0000fd58 	.word	0x0000fd58
    b474:	0000ff7c 	.word	0x0000ff7c
    b478:	2000517c 	.word	0x2000517c
    b47c:	20004498 	.word	0x20004498
    b480:	2000515c 	.word	0x2000515c
    b484:	000117ec 	.word	0x000117ec
    b488:	00011828 	.word	0x00011828
    b48c:	0000ff34 	.word	0x0000ff34
    b490:	0000ff4c 	.word	0x0000ff4c

0000b494 <z_impl_k_thread_suspend>:
{
    b494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b496:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    b498:	3018      	adds	r0, #24
    b49a:	f000 fd6f 	bl	bf7c <z_abort_timeout>
	LOCKED(&sched_spinlock) {
    b49e:	2500      	movs	r5, #0
	__asm__ volatile(
    b4a0:	f04f 0320 	mov.w	r3, #32
    b4a4:	f3ef 8611 	mrs	r6, BASEPRI
    b4a8:	f383 8812 	msr	BASEPRI_MAX, r3
    b4ac:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b4b0:	482d      	ldr	r0, [pc, #180]	; (b568 <z_impl_k_thread_suspend+0xd4>)
    b4b2:	f7fe fccf 	bl	9e54 <z_spin_lock_valid>
    b4b6:	b118      	cbz	r0, b4c0 <z_impl_k_thread_suspend+0x2c>
	z_spin_lock_set_owner(l);
    b4b8:	482b      	ldr	r0, [pc, #172]	; (b568 <z_impl_k_thread_suspend+0xd4>)
    b4ba:	f7fe fceb 	bl	9e94 <z_spin_lock_set_owner>
	return k;
    b4be:	e01c      	b.n	b4fa <z_impl_k_thread_suspend+0x66>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b4c0:	4f2a      	ldr	r7, [pc, #168]	; (b56c <z_impl_k_thread_suspend+0xd8>)
    b4c2:	238e      	movs	r3, #142	; 0x8e
    b4c4:	463a      	mov	r2, r7
    b4c6:	492a      	ldr	r1, [pc, #168]	; (b570 <z_impl_k_thread_suspend+0xdc>)
    b4c8:	482a      	ldr	r0, [pc, #168]	; (b574 <z_impl_k_thread_suspend+0xe0>)
    b4ca:	f002 fefe 	bl	e2ca <assert_print>
    b4ce:	4926      	ldr	r1, [pc, #152]	; (b568 <z_impl_k_thread_suspend+0xd4>)
    b4d0:	4829      	ldr	r0, [pc, #164]	; (b578 <z_impl_k_thread_suspend+0xe4>)
    b4d2:	f002 fefa 	bl	e2ca <assert_print>
    b4d6:	218e      	movs	r1, #142	; 0x8e
    b4d8:	4638      	mov	r0, r7
    b4da:	f002 feef 	bl	e2bc <assert_post_action>
    b4de:	e7eb      	b.n	b4b8 <z_impl_k_thread_suspend+0x24>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    b4e0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    b4e4:	7362      	strb	r2, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    b4e6:	4621      	mov	r1, r4
    b4e8:	4824      	ldr	r0, [pc, #144]	; (b57c <z_impl_k_thread_suspend+0xe8>)
    b4ea:	f7ff fb45 	bl	ab78 <z_priq_dumb_remove>
}
    b4ee:	e00a      	b.n	b506 <z_impl_k_thread_suspend+0x72>
	__asm__ volatile(
    b4f0:	f386 8811 	msr	BASEPRI, r6
    b4f4:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    b4f8:	2501      	movs	r5, #1
    b4fa:	bb2d      	cbnz	r5, b548 <z_impl_k_thread_suspend+0xb4>
	return (thread->base.thread_state & state) != 0U;
    b4fc:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
    b4fe:	f994 300d 	ldrsb.w	r3, [r4, #13]
    b502:	2b00      	cmp	r3, #0
    b504:	dbec      	blt.n	b4e0 <z_impl_k_thread_suspend+0x4c>
	thread->base.thread_state |= _THREAD_SUSPENDED;
    b506:	7b63      	ldrb	r3, [r4, #13]
    b508:	f043 0310 	orr.w	r3, r3, #16
    b50c:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    b50e:	4b1c      	ldr	r3, [pc, #112]	; (b580 <z_impl_k_thread_suspend+0xec>)
    b510:	6898      	ldr	r0, [r3, #8]
    b512:	42a0      	cmp	r0, r4
    b514:	bf14      	ite	ne
    b516:	2000      	movne	r0, #0
    b518:	2001      	moveq	r0, #1
    b51a:	f7ff fb51 	bl	abc0 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    b51e:	4812      	ldr	r0, [pc, #72]	; (b568 <z_impl_k_thread_suspend+0xd4>)
    b520:	f7fe fca8 	bl	9e74 <z_spin_unlock_valid>
    b524:	2800      	cmp	r0, #0
    b526:	d1e3      	bne.n	b4f0 <z_impl_k_thread_suspend+0x5c>
    b528:	4d10      	ldr	r5, [pc, #64]	; (b56c <z_impl_k_thread_suspend+0xd8>)
    b52a:	23b9      	movs	r3, #185	; 0xb9
    b52c:	462a      	mov	r2, r5
    b52e:	4915      	ldr	r1, [pc, #84]	; (b584 <z_impl_k_thread_suspend+0xf0>)
    b530:	4810      	ldr	r0, [pc, #64]	; (b574 <z_impl_k_thread_suspend+0xe0>)
    b532:	f002 feca 	bl	e2ca <assert_print>
    b536:	490c      	ldr	r1, [pc, #48]	; (b568 <z_impl_k_thread_suspend+0xd4>)
    b538:	4813      	ldr	r0, [pc, #76]	; (b588 <z_impl_k_thread_suspend+0xf4>)
    b53a:	f002 fec6 	bl	e2ca <assert_print>
    b53e:	21b9      	movs	r1, #185	; 0xb9
    b540:	4628      	mov	r0, r5
    b542:	f002 febb 	bl	e2bc <assert_post_action>
    b546:	e7d3      	b.n	b4f0 <z_impl_k_thread_suspend+0x5c>
	if (thread == _current) {
    b548:	4b0d      	ldr	r3, [pc, #52]	; (b580 <z_impl_k_thread_suspend+0xec>)
    b54a:	689b      	ldr	r3, [r3, #8]
    b54c:	42a3      	cmp	r3, r4
    b54e:	d000      	beq.n	b552 <z_impl_k_thread_suspend+0xbe>
}
    b550:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	__asm__ volatile(
    b552:	f04f 0320 	mov.w	r3, #32
    b556:	f3ef 8011 	mrs	r0, BASEPRI
    b55a:	f383 8812 	msr	BASEPRI_MAX, r3
    b55e:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    b562:	f003 fd61 	bl	f028 <z_reschedule_irqlock>
    b566:	e7f3      	b.n	b550 <z_impl_k_thread_suspend+0xbc>
    b568:	20005198 	.word	0x20005198
    b56c:	0000ff04 	.word	0x0000ff04
    b570:	0000ff64 	.word	0x0000ff64
    b574:	0000fd58 	.word	0x0000fd58
    b578:	0000ff7c 	.word	0x0000ff7c
    b57c:	2000517c 	.word	0x2000517c
    b580:	2000515c 	.word	0x2000515c
    b584:	0000ff34 	.word	0x0000ff34
    b588:	0000ff4c 	.word	0x0000ff4c

0000b58c <k_sched_unlock>:
{
    b58c:	b570      	push	{r4, r5, r6, lr}
	LOCKED(&sched_spinlock) {
    b58e:	2400      	movs	r4, #0
    b590:	f04f 0320 	mov.w	r3, #32
    b594:	f3ef 8511 	mrs	r5, BASEPRI
    b598:	f383 8812 	msr	BASEPRI_MAX, r3
    b59c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b5a0:	4838      	ldr	r0, [pc, #224]	; (b684 <k_sched_unlock+0xf8>)
    b5a2:	f7fe fc57 	bl	9e54 <z_spin_lock_valid>
    b5a6:	b118      	cbz	r0, b5b0 <k_sched_unlock+0x24>
	z_spin_lock_set_owner(l);
    b5a8:	4836      	ldr	r0, [pc, #216]	; (b684 <k_sched_unlock+0xf8>)
    b5aa:	f7fe fc73 	bl	9e94 <z_spin_lock_set_owner>
	return k;
    b5ae:	e036      	b.n	b61e <k_sched_unlock+0x92>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b5b0:	4e35      	ldr	r6, [pc, #212]	; (b688 <k_sched_unlock+0xfc>)
    b5b2:	238e      	movs	r3, #142	; 0x8e
    b5b4:	4632      	mov	r2, r6
    b5b6:	4935      	ldr	r1, [pc, #212]	; (b68c <k_sched_unlock+0x100>)
    b5b8:	4835      	ldr	r0, [pc, #212]	; (b690 <k_sched_unlock+0x104>)
    b5ba:	f002 fe86 	bl	e2ca <assert_print>
    b5be:	4931      	ldr	r1, [pc, #196]	; (b684 <k_sched_unlock+0xf8>)
    b5c0:	4834      	ldr	r0, [pc, #208]	; (b694 <k_sched_unlock+0x108>)
    b5c2:	f002 fe82 	bl	e2ca <assert_print>
    b5c6:	218e      	movs	r1, #142	; 0x8e
    b5c8:	4630      	mov	r0, r6
    b5ca:	f002 fe77 	bl	e2bc <assert_post_action>
    b5ce:	e7eb      	b.n	b5a8 <k_sched_unlock+0x1c>
		__ASSERT(_current->base.sched_locked != 0U, "");
    b5d0:	4c31      	ldr	r4, [pc, #196]	; (b698 <k_sched_unlock+0x10c>)
    b5d2:	f240 33bb 	movw	r3, #955	; 0x3bb
    b5d6:	4622      	mov	r2, r4
    b5d8:	4930      	ldr	r1, [pc, #192]	; (b69c <k_sched_unlock+0x110>)
    b5da:	482d      	ldr	r0, [pc, #180]	; (b690 <k_sched_unlock+0x104>)
    b5dc:	f002 fe75 	bl	e2ca <assert_print>
    b5e0:	482f      	ldr	r0, [pc, #188]	; (b6a0 <k_sched_unlock+0x114>)
    b5e2:	f002 fe72 	bl	e2ca <assert_print>
    b5e6:	f240 31bb 	movw	r1, #955	; 0x3bb
    b5ea:	4620      	mov	r0, r4
    b5ec:	f002 fe66 	bl	e2bc <assert_post_action>
    b5f0:	e01b      	b.n	b62a <k_sched_unlock+0x9e>
		__ASSERT(!arch_is_in_isr(), "");
    b5f2:	4c29      	ldr	r4, [pc, #164]	; (b698 <k_sched_unlock+0x10c>)
    b5f4:	f44f 736f 	mov.w	r3, #956	; 0x3bc
    b5f8:	4622      	mov	r2, r4
    b5fa:	492a      	ldr	r1, [pc, #168]	; (b6a4 <k_sched_unlock+0x118>)
    b5fc:	4824      	ldr	r0, [pc, #144]	; (b690 <k_sched_unlock+0x104>)
    b5fe:	f002 fe64 	bl	e2ca <assert_print>
    b602:	4827      	ldr	r0, [pc, #156]	; (b6a0 <k_sched_unlock+0x114>)
    b604:	f002 fe61 	bl	e2ca <assert_print>
    b608:	f44f 716f 	mov.w	r1, #956	; 0x3bc
    b60c:	4620      	mov	r0, r4
    b60e:	f002 fe55 	bl	e2bc <assert_post_action>
    b612:	e00e      	b.n	b632 <k_sched_unlock+0xa6>
	__asm__ volatile(
    b614:	f385 8811 	msr	BASEPRI, r5
    b618:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    b61c:	2401      	movs	r4, #1
    b61e:	bb2c      	cbnz	r4, b66c <k_sched_unlock+0xe0>
		__ASSERT(_current->base.sched_locked != 0U, "");
    b620:	4b21      	ldr	r3, [pc, #132]	; (b6a8 <k_sched_unlock+0x11c>)
    b622:	689b      	ldr	r3, [r3, #8]
    b624:	7bdb      	ldrb	r3, [r3, #15]
    b626:	2b00      	cmp	r3, #0
    b628:	d0d2      	beq.n	b5d0 <k_sched_unlock+0x44>
    b62a:	f3ef 8305 	mrs	r3, IPSR
		__ASSERT(!arch_is_in_isr(), "");
    b62e:	2b00      	cmp	r3, #0
    b630:	d1df      	bne.n	b5f2 <k_sched_unlock+0x66>
		++_current->base.sched_locked;
    b632:	4b1d      	ldr	r3, [pc, #116]	; (b6a8 <k_sched_unlock+0x11c>)
    b634:	689a      	ldr	r2, [r3, #8]
    b636:	7bd3      	ldrb	r3, [r2, #15]
    b638:	3301      	adds	r3, #1
    b63a:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    b63c:	2000      	movs	r0, #0
    b63e:	f7ff fabf 	bl	abc0 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    b642:	4810      	ldr	r0, [pc, #64]	; (b684 <k_sched_unlock+0xf8>)
    b644:	f7fe fc16 	bl	9e74 <z_spin_unlock_valid>
    b648:	2800      	cmp	r0, #0
    b64a:	d1e3      	bne.n	b614 <k_sched_unlock+0x88>
    b64c:	4c0e      	ldr	r4, [pc, #56]	; (b688 <k_sched_unlock+0xfc>)
    b64e:	23b9      	movs	r3, #185	; 0xb9
    b650:	4622      	mov	r2, r4
    b652:	4916      	ldr	r1, [pc, #88]	; (b6ac <k_sched_unlock+0x120>)
    b654:	480e      	ldr	r0, [pc, #56]	; (b690 <k_sched_unlock+0x104>)
    b656:	f002 fe38 	bl	e2ca <assert_print>
    b65a:	490a      	ldr	r1, [pc, #40]	; (b684 <k_sched_unlock+0xf8>)
    b65c:	4814      	ldr	r0, [pc, #80]	; (b6b0 <k_sched_unlock+0x124>)
    b65e:	f002 fe34 	bl	e2ca <assert_print>
    b662:	21b9      	movs	r1, #185	; 0xb9
    b664:	4620      	mov	r0, r4
    b666:	f002 fe29 	bl	e2bc <assert_post_action>
    b66a:	e7d3      	b.n	b614 <k_sched_unlock+0x88>
	__asm__ volatile(
    b66c:	f04f 0320 	mov.w	r3, #32
    b670:	f3ef 8011 	mrs	r0, BASEPRI
    b674:	f383 8812 	msr	BASEPRI_MAX, r3
    b678:	f3bf 8f6f 	isb	sy
    b67c:	f003 fcd4 	bl	f028 <z_reschedule_irqlock>
}
    b680:	bd70      	pop	{r4, r5, r6, pc}
    b682:	bf00      	nop
    b684:	20005198 	.word	0x20005198
    b688:	0000ff04 	.word	0x0000ff04
    b68c:	0000ff64 	.word	0x0000ff64
    b690:	0000fd58 	.word	0x0000fd58
    b694:	0000ff7c 	.word	0x0000ff7c
    b698:	000117ec 	.word	0x000117ec
    b69c:	00011874 	.word	0x00011874
    b6a0:	00011744 	.word	0x00011744
    b6a4:	000115fc 	.word	0x000115fc
    b6a8:	2000515c 	.word	0x2000515c
    b6ac:	0000ff34 	.word	0x0000ff34
    b6b0:	0000ff4c 	.word	0x0000ff4c

0000b6b4 <end_thread>:
#ifdef CONFIG_CMSIS_RTOS_V1
extern void z_thread_cmsis_status_mask_clear(struct k_thread *thread);
#endif

static void end_thread(struct k_thread *thread)
{
    b6b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
    b6b6:	7b43      	ldrb	r3, [r0, #13]
    b6b8:	f013 0f08 	tst.w	r3, #8
    b6bc:	d145      	bne.n	b74a <end_thread+0x96>
    b6be:	4605      	mov	r5, r0
		thread->base.thread_state |= _THREAD_DEAD;
    b6c0:	f043 0308 	orr.w	r3, r3, #8
    b6c4:	7343      	strb	r3, [r0, #13]
		thread->base.thread_state &= ~_THREAD_ABORTING;
    b6c6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
    b6ca:	7343      	strb	r3, [r0, #13]
		if (z_is_thread_queued(thread)) {
    b6cc:	f013 0f80 	tst.w	r3, #128	; 0x80
    b6d0:	d12d      	bne.n	b72e <end_thread+0x7a>
			dequeue_thread(thread);
		}
		if (thread->base.pended_on != NULL) {
    b6d2:	68ab      	ldr	r3, [r5, #8]
    b6d4:	b15b      	cbz	r3, b6ee <end_thread+0x3a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    b6d6:	4628      	mov	r0, r5
    b6d8:	f7ff f8ca 	bl	a870 <pended_on_thread>
    b6dc:	4629      	mov	r1, r5
    b6de:	f7ff fa4b 	bl	ab78 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    b6e2:	7b6b      	ldrb	r3, [r5, #13]
    b6e4:	f023 0302 	bic.w	r3, r3, #2
    b6e8:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    b6ea:	2300      	movs	r3, #0
    b6ec:	60ab      	str	r3, [r5, #8]
    b6ee:	f105 0018 	add.w	r0, r5, #24
    b6f2:	f000 fc43 	bl	bf7c <z_abort_timeout>
			unpend_thread_no_timeout(thread);
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
    b6f6:	f105 0758 	add.w	r7, r5, #88	; 0x58
	return list->head == list;
    b6fa:	683c      	ldr	r4, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    b6fc:	42bc      	cmp	r4, r7
    b6fe:	d01e      	beq.n	b73e <end_thread+0x8a>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    b700:	b1ec      	cbz	r4, b73e <end_thread+0x8a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    b702:	4620      	mov	r0, r4
    b704:	f7ff f8b4 	bl	a870 <pended_on_thread>
    b708:	4621      	mov	r1, r4
    b70a:	f7ff fa35 	bl	ab78 <z_priq_dumb_remove>
    b70e:	7b63      	ldrb	r3, [r4, #13]
    b710:	f023 0302 	bic.w	r3, r3, #2
    b714:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    b716:	2600      	movs	r6, #0
    b718:	60a6      	str	r6, [r4, #8]
    b71a:	f104 0018 	add.w	r0, r4, #24
    b71e:	f000 fc2d 	bl	bf7c <z_abort_timeout>
    b722:	f8c4 60ac 	str.w	r6, [r4, #172]	; 0xac
		ready_thread(thread);
    b726:	4620      	mov	r0, r4
    b728:	f7ff fba4 	bl	ae74 <ready_thread>
    b72c:	e7e5      	b.n	b6fa <end_thread+0x46>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    b72e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    b732:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    b734:	4601      	mov	r1, r0
    b736:	4805      	ldr	r0, [pc, #20]	; (b74c <end_thread+0x98>)
    b738:	f7ff fa1e 	bl	ab78 <z_priq_dumb_remove>
}
    b73c:	e7c9      	b.n	b6d2 <end_thread+0x1e>
		update_cache(1);
    b73e:	2001      	movs	r0, #1
    b740:	f7ff fa3e 	bl	abc0 <update_cache>

		SYS_PORT_TRACING_FUNC(k_thread, sched_abort, thread);

		z_thread_monitor_exit(thread);
    b744:	4628      	mov	r0, r5
    b746:	f7fe fbad 	bl	9ea4 <z_thread_monitor_exit>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
    b74a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b74c:	2000517c 	.word	0x2000517c

0000b750 <z_unpend_first_thread>:
{
    b750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b752:	4606      	mov	r6, r0
	LOCKED(&sched_spinlock) {
    b754:	2500      	movs	r5, #0
    b756:	f04f 0320 	mov.w	r3, #32
    b75a:	f3ef 8711 	mrs	r7, BASEPRI
    b75e:	f383 8812 	msr	BASEPRI_MAX, r3
    b762:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b766:	4825      	ldr	r0, [pc, #148]	; (b7fc <z_unpend_first_thread+0xac>)
    b768:	f7fe fb74 	bl	9e54 <z_spin_lock_valid>
    b76c:	b120      	cbz	r0, b778 <z_unpend_first_thread+0x28>
	z_spin_lock_set_owner(l);
    b76e:	4823      	ldr	r0, [pc, #140]	; (b7fc <z_unpend_first_thread+0xac>)
    b770:	f7fe fb90 	bl	9e94 <z_spin_lock_set_owner>
	struct k_thread *thread = NULL;
    b774:	2400      	movs	r4, #0
	return k;
    b776:	e018      	b.n	b7aa <z_unpend_first_thread+0x5a>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b778:	4c21      	ldr	r4, [pc, #132]	; (b800 <z_unpend_first_thread+0xb0>)
    b77a:	238e      	movs	r3, #142	; 0x8e
    b77c:	4622      	mov	r2, r4
    b77e:	4921      	ldr	r1, [pc, #132]	; (b804 <z_unpend_first_thread+0xb4>)
    b780:	4821      	ldr	r0, [pc, #132]	; (b808 <z_unpend_first_thread+0xb8>)
    b782:	f002 fda2 	bl	e2ca <assert_print>
    b786:	491d      	ldr	r1, [pc, #116]	; (b7fc <z_unpend_first_thread+0xac>)
    b788:	4820      	ldr	r0, [pc, #128]	; (b80c <z_unpend_first_thread+0xbc>)
    b78a:	f002 fd9e 	bl	e2ca <assert_print>
    b78e:	218e      	movs	r1, #142	; 0x8e
    b790:	4620      	mov	r0, r4
    b792:	f002 fd93 	bl	e2bc <assert_post_action>
    b796:	e7ea      	b.n	b76e <z_unpend_first_thread+0x1e>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    b798:	4818      	ldr	r0, [pc, #96]	; (b7fc <z_unpend_first_thread+0xac>)
    b79a:	f7fe fb6b 	bl	9e74 <z_spin_unlock_valid>
    b79e:	b1d8      	cbz	r0, b7d8 <z_unpend_first_thread+0x88>
	__asm__ volatile(
    b7a0:	f387 8811 	msr	BASEPRI, r7
    b7a4:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    b7a8:	2501      	movs	r5, #1
    b7aa:	bb2d      	cbnz	r5, b7f8 <z_unpend_first_thread+0xa8>
		thread = _priq_wait_best(&wait_q->waitq);
    b7ac:	4630      	mov	r0, r6
    b7ae:	f003 fc50 	bl	f052 <z_priq_dumb_best>
		if (thread != NULL) {
    b7b2:	4604      	mov	r4, r0
    b7b4:	2800      	cmp	r0, #0
    b7b6:	d0ef      	beq.n	b798 <z_unpend_first_thread+0x48>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    b7b8:	f7ff f85a 	bl	a870 <pended_on_thread>
    b7bc:	4621      	mov	r1, r4
    b7be:	f7ff f9db 	bl	ab78 <z_priq_dumb_remove>
    b7c2:	7b63      	ldrb	r3, [r4, #13]
    b7c4:	f023 0302 	bic.w	r3, r3, #2
    b7c8:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    b7ca:	2300      	movs	r3, #0
    b7cc:	60a3      	str	r3, [r4, #8]
    b7ce:	f104 0018 	add.w	r0, r4, #24
    b7d2:	f000 fbd3 	bl	bf7c <z_abort_timeout>
    b7d6:	e7df      	b.n	b798 <z_unpend_first_thread+0x48>
    b7d8:	4d09      	ldr	r5, [pc, #36]	; (b800 <z_unpend_first_thread+0xb0>)
    b7da:	23b9      	movs	r3, #185	; 0xb9
    b7dc:	462a      	mov	r2, r5
    b7de:	490c      	ldr	r1, [pc, #48]	; (b810 <z_unpend_first_thread+0xc0>)
    b7e0:	4809      	ldr	r0, [pc, #36]	; (b808 <z_unpend_first_thread+0xb8>)
    b7e2:	f002 fd72 	bl	e2ca <assert_print>
    b7e6:	4905      	ldr	r1, [pc, #20]	; (b7fc <z_unpend_first_thread+0xac>)
    b7e8:	480a      	ldr	r0, [pc, #40]	; (b814 <z_unpend_first_thread+0xc4>)
    b7ea:	f002 fd6e 	bl	e2ca <assert_print>
    b7ee:	21b9      	movs	r1, #185	; 0xb9
    b7f0:	4628      	mov	r0, r5
    b7f2:	f002 fd63 	bl	e2bc <assert_post_action>
    b7f6:	e7d3      	b.n	b7a0 <z_unpend_first_thread+0x50>
}
    b7f8:	4620      	mov	r0, r4
    b7fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b7fc:	20005198 	.word	0x20005198
    b800:	0000ff04 	.word	0x0000ff04
    b804:	0000ff64 	.word	0x0000ff64
    b808:	0000fd58 	.word	0x0000fd58
    b80c:	0000ff7c 	.word	0x0000ff7c
    b810:	0000ff34 	.word	0x0000ff34
    b814:	0000ff4c 	.word	0x0000ff4c

0000b818 <z_sched_init>:
{
    b818:	b508      	push	{r3, lr}
	init_ready_q(&_kernel.ready_q);
    b81a:	4804      	ldr	r0, [pc, #16]	; (b82c <z_sched_init+0x14>)
    b81c:	f003 fc20 	bl	f060 <init_ready_q>
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    b820:	2100      	movs	r1, #0
    b822:	4608      	mov	r0, r1
    b824:	f7ff f862 	bl	a8ec <k_sched_time_slice_set>
}
    b828:	bd08      	pop	{r3, pc}
    b82a:	bf00      	nop
    b82c:	20005178 	.word	0x20005178

0000b830 <z_impl_k_yield>:
{
    b830:	b570      	push	{r4, r5, r6, lr}
    b832:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    b836:	2b00      	cmp	r3, #0
    b838:	d149      	bne.n	b8ce <z_impl_k_yield+0x9e>
	__asm__ volatile(
    b83a:	f04f 0320 	mov.w	r3, #32
    b83e:	f3ef 8611 	mrs	r6, BASEPRI
    b842:	f383 8812 	msr	BASEPRI_MAX, r3
    b846:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b84a:	4843      	ldr	r0, [pc, #268]	; (b958 <z_impl_k_yield+0x128>)
    b84c:	f7fe fb02 	bl	9e54 <z_spin_lock_valid>
    b850:	2800      	cmp	r0, #0
    b852:	d04d      	beq.n	b8f0 <z_impl_k_yield+0xc0>
	z_spin_lock_set_owner(l);
    b854:	4840      	ldr	r0, [pc, #256]	; (b958 <z_impl_k_yield+0x128>)
    b856:	f7fe fb1d 	bl	9e94 <z_spin_lock_set_owner>
		dequeue_thread(_current);
    b85a:	4c40      	ldr	r4, [pc, #256]	; (b95c <z_impl_k_yield+0x12c>)
    b85c:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    b85e:	7b4b      	ldrb	r3, [r1, #13]
    b860:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    b864:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    b866:	f104 0020 	add.w	r0, r4, #32
    b86a:	f7ff f985 	bl	ab78 <z_priq_dumb_remove>
	queue_thread(_current);
    b86e:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    b870:	7b6b      	ldrb	r3, [r5, #13]
    b872:	f063 037f 	orn	r3, r3, #127	; 0x7f
    b876:	736b      	strb	r3, [r5, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    b878:	4b39      	ldr	r3, [pc, #228]	; (b960 <z_impl_k_yield+0x130>)
    b87a:	429d      	cmp	r5, r3
    b87c:	d048      	beq.n	b910 <z_impl_k_yield+0xe0>
	return list->head == list;
    b87e:	4b37      	ldr	r3, [pc, #220]	; (b95c <z_impl_k_yield+0x12c>)
    b880:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    b884:	429c      	cmp	r4, r3
    b886:	d055      	beq.n	b934 <z_impl_k_yield+0x104>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b888:	b16c      	cbz	r4, b8a6 <z_impl_k_yield+0x76>
		if (z_sched_prio_cmp(thread, t) > 0) {
    b88a:	4621      	mov	r1, r4
    b88c:	4628      	mov	r0, r5
    b88e:	f003 fbc1 	bl	f014 <z_sched_prio_cmp>
    b892:	2800      	cmp	r0, #0
    b894:	dc48      	bgt.n	b928 <z_impl_k_yield+0xf8>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    b896:	b134      	cbz	r4, b8a6 <z_impl_k_yield+0x76>
	return (node == list->tail) ? NULL : node->next;
    b898:	4b30      	ldr	r3, [pc, #192]	; (b95c <z_impl_k_yield+0x12c>)
    b89a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    b89c:	429c      	cmp	r4, r3
    b89e:	d002      	beq.n	b8a6 <z_impl_k_yield+0x76>
    b8a0:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b8a2:	2c00      	cmp	r4, #0
    b8a4:	d1f0      	bne.n	b888 <z_impl_k_yield+0x58>
	sys_dnode_t *const tail = list->tail;
    b8a6:	4b2d      	ldr	r3, [pc, #180]	; (b95c <z_impl_k_yield+0x12c>)
    b8a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    b8aa:	f103 0120 	add.w	r1, r3, #32
    b8ae:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    b8b0:	606a      	str	r2, [r5, #4]
	tail->next = node;
    b8b2:	6015      	str	r5, [r2, #0]
	list->tail = node;
    b8b4:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(1);
    b8b6:	2001      	movs	r0, #1
    b8b8:	f7ff f982 	bl	abc0 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    b8bc:	4826      	ldr	r0, [pc, #152]	; (b958 <z_impl_k_yield+0x128>)
    b8be:	f7fe fad9 	bl	9e74 <z_spin_unlock_valid>
    b8c2:	2800      	cmp	r0, #0
    b8c4:	d038      	beq.n	b938 <z_impl_k_yield+0x108>
    b8c6:	4630      	mov	r0, r6
    b8c8:	f7f9 fffa 	bl	58c0 <arch_swap>
}
    b8cc:	bd70      	pop	{r4, r5, r6, pc}
	__ASSERT(!arch_is_in_isr(), "");
    b8ce:	4c25      	ldr	r4, [pc, #148]	; (b964 <z_impl_k_yield+0x134>)
    b8d0:	f240 5332 	movw	r3, #1330	; 0x532
    b8d4:	4622      	mov	r2, r4
    b8d6:	4924      	ldr	r1, [pc, #144]	; (b968 <z_impl_k_yield+0x138>)
    b8d8:	4824      	ldr	r0, [pc, #144]	; (b96c <z_impl_k_yield+0x13c>)
    b8da:	f002 fcf6 	bl	e2ca <assert_print>
    b8de:	4824      	ldr	r0, [pc, #144]	; (b970 <z_impl_k_yield+0x140>)
    b8e0:	f002 fcf3 	bl	e2ca <assert_print>
    b8e4:	f240 5132 	movw	r1, #1330	; 0x532
    b8e8:	4620      	mov	r0, r4
    b8ea:	f002 fce7 	bl	e2bc <assert_post_action>
    b8ee:	e7a4      	b.n	b83a <z_impl_k_yield+0xa>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b8f0:	4c20      	ldr	r4, [pc, #128]	; (b974 <z_impl_k_yield+0x144>)
    b8f2:	238e      	movs	r3, #142	; 0x8e
    b8f4:	4622      	mov	r2, r4
    b8f6:	4920      	ldr	r1, [pc, #128]	; (b978 <z_impl_k_yield+0x148>)
    b8f8:	481c      	ldr	r0, [pc, #112]	; (b96c <z_impl_k_yield+0x13c>)
    b8fa:	f002 fce6 	bl	e2ca <assert_print>
    b8fe:	4916      	ldr	r1, [pc, #88]	; (b958 <z_impl_k_yield+0x128>)
    b900:	481e      	ldr	r0, [pc, #120]	; (b97c <z_impl_k_yield+0x14c>)
    b902:	f002 fce2 	bl	e2ca <assert_print>
    b906:	218e      	movs	r1, #142	; 0x8e
    b908:	4620      	mov	r0, r4
    b90a:	f002 fcd7 	bl	e2bc <assert_post_action>
    b90e:	e7a1      	b.n	b854 <z_impl_k_yield+0x24>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    b910:	4c14      	ldr	r4, [pc, #80]	; (b964 <z_impl_k_yield+0x134>)
    b912:	23ba      	movs	r3, #186	; 0xba
    b914:	4622      	mov	r2, r4
    b916:	491a      	ldr	r1, [pc, #104]	; (b980 <z_impl_k_yield+0x150>)
    b918:	4814      	ldr	r0, [pc, #80]	; (b96c <z_impl_k_yield+0x13c>)
    b91a:	f002 fcd6 	bl	e2ca <assert_print>
    b91e:	21ba      	movs	r1, #186	; 0xba
    b920:	4620      	mov	r0, r4
    b922:	f002 fccb 	bl	e2bc <assert_post_action>
    b926:	e7aa      	b.n	b87e <z_impl_k_yield+0x4e>
	sys_dnode_t *const prev = successor->prev;
    b928:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    b92a:	606b      	str	r3, [r5, #4]
	node->next = successor;
    b92c:	602c      	str	r4, [r5, #0]
	prev->next = node;
    b92e:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    b930:	6065      	str	r5, [r4, #4]
}
    b932:	e7c0      	b.n	b8b6 <z_impl_k_yield+0x86>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b934:	2400      	movs	r4, #0
    b936:	e7a7      	b.n	b888 <z_impl_k_yield+0x58>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    b938:	4c0e      	ldr	r4, [pc, #56]	; (b974 <z_impl_k_yield+0x144>)
    b93a:	23d0      	movs	r3, #208	; 0xd0
    b93c:	4622      	mov	r2, r4
    b93e:	4911      	ldr	r1, [pc, #68]	; (b984 <z_impl_k_yield+0x154>)
    b940:	480a      	ldr	r0, [pc, #40]	; (b96c <z_impl_k_yield+0x13c>)
    b942:	f002 fcc2 	bl	e2ca <assert_print>
    b946:	4904      	ldr	r1, [pc, #16]	; (b958 <z_impl_k_yield+0x128>)
    b948:	480f      	ldr	r0, [pc, #60]	; (b988 <z_impl_k_yield+0x158>)
    b94a:	f002 fcbe 	bl	e2ca <assert_print>
    b94e:	21d0      	movs	r1, #208	; 0xd0
    b950:	4620      	mov	r0, r4
    b952:	f002 fcb3 	bl	e2bc <assert_post_action>
    b956:	e7b6      	b.n	b8c6 <z_impl_k_yield+0x96>
    b958:	20005198 	.word	0x20005198
    b95c:	2000515c 	.word	0x2000515c
    b960:	20004498 	.word	0x20004498
    b964:	000117ec 	.word	0x000117ec
    b968:	000115fc 	.word	0x000115fc
    b96c:	0000fd58 	.word	0x0000fd58
    b970:	00011744 	.word	0x00011744
    b974:	0000ff04 	.word	0x0000ff04
    b978:	0000ff64 	.word	0x0000ff64
    b97c:	0000ff7c 	.word	0x0000ff7c
    b980:	00011828 	.word	0x00011828
    b984:	0000ff34 	.word	0x0000ff34
    b988:	0000ff4c 	.word	0x0000ff4c

0000b98c <z_tick_sleep>:
{
    b98c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    b990:	4604      	mov	r4, r0
    b992:	460e      	mov	r6, r1
    b994:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    b998:	2b00      	cmp	r3, #0
    b99a:	d14e      	bne.n	ba3a <z_tick_sleep+0xae>
	if (ticks == 0) {
    b99c:	ea54 0306 	orrs.w	r3, r4, r6
    b9a0:	d05c      	beq.n	ba5c <z_tick_sleep+0xd0>
	if (Z_TICK_ABS(ticks) <= 0) {
    b9a2:	f06f 0301 	mvn.w	r3, #1
    b9a6:	1b1b      	subs	r3, r3, r4
    b9a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    b9ac:	eb62 0206 	sbc.w	r2, r2, r6
    b9b0:	2b01      	cmp	r3, #1
    b9b2:	f172 0300 	sbcs.w	r3, r2, #0
    b9b6:	db55      	blt.n	ba64 <z_tick_sleep+0xd8>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    b9b8:	f06f 0501 	mvn.w	r5, #1
    b9bc:	1b2d      	subs	r5, r5, r4
    b9be:	f04f 0320 	mov.w	r3, #32
    b9c2:	f3ef 8911 	mrs	r9, BASEPRI
    b9c6:	f383 8812 	msr	BASEPRI_MAX, r3
    b9ca:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b9ce:	4840      	ldr	r0, [pc, #256]	; (bad0 <z_tick_sleep+0x144>)
    b9d0:	f7fe fa40 	bl	9e54 <z_spin_lock_valid>
    b9d4:	2800      	cmp	r0, #0
    b9d6:	d049      	beq.n	ba6c <z_tick_sleep+0xe0>
	z_spin_lock_set_owner(l);
    b9d8:	f8df 80f4 	ldr.w	r8, [pc, #244]	; bad0 <z_tick_sleep+0x144>
    b9dc:	4640      	mov	r0, r8
    b9de:	f7fe fa59 	bl	9e94 <z_spin_lock_set_owner>
	pending_current = _current;
    b9e2:	4f3c      	ldr	r7, [pc, #240]	; (bad4 <z_tick_sleep+0x148>)
    b9e4:	68b8      	ldr	r0, [r7, #8]
    b9e6:	4b3c      	ldr	r3, [pc, #240]	; (bad8 <z_tick_sleep+0x14c>)
    b9e8:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    b9ea:	f7ff fbbb 	bl	b164 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    b9ee:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    b9f0:	4622      	mov	r2, r4
    b9f2:	4633      	mov	r3, r6
    b9f4:	4939      	ldr	r1, [pc, #228]	; (badc <z_tick_sleep+0x150>)
    b9f6:	3018      	adds	r0, #24
    b9f8:	f000 f9dc 	bl	bdb4 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    b9fc:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    b9fe:	7b53      	ldrb	r3, [r2, #13]
    ba00:	f043 0310 	orr.w	r3, r3, #16
    ba04:	7353      	strb	r3, [r2, #13]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    ba06:	4640      	mov	r0, r8
    ba08:	f7fe fa34 	bl	9e74 <z_spin_unlock_valid>
    ba0c:	2800      	cmp	r0, #0
    ba0e:	d03d      	beq.n	ba8c <z_tick_sleep+0x100>
    ba10:	4648      	mov	r0, r9
    ba12:	f7f9 ff55 	bl	58c0 <arch_swap>
	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
    ba16:	4b2f      	ldr	r3, [pc, #188]	; (bad4 <z_tick_sleep+0x148>)
    ba18:	689b      	ldr	r3, [r3, #8]
	return (thread->base.thread_state & state) != 0U;
    ba1a:	7b5b      	ldrb	r3, [r3, #13]
    ba1c:	f013 0f10 	tst.w	r3, #16
    ba20:	d144      	bne.n	baac <z_tick_sleep+0x120>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    ba22:	f003 fb38 	bl	f096 <sys_clock_tick_get_32>
    ba26:	1a28      	subs	r0, r5, r0
    ba28:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    ba2c:	2801      	cmp	r0, #1
    ba2e:	f173 0300 	sbcs.w	r3, r3, #0
    ba32:	da00      	bge.n	ba36 <z_tick_sleep+0xaa>
	return 0;
    ba34:	2000      	movs	r0, #0
}
    ba36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__ASSERT(!arch_is_in_isr(), "");
    ba3a:	4d29      	ldr	r5, [pc, #164]	; (bae0 <z_tick_sleep+0x154>)
    ba3c:	f240 534e 	movw	r3, #1358	; 0x54e
    ba40:	462a      	mov	r2, r5
    ba42:	4928      	ldr	r1, [pc, #160]	; (bae4 <z_tick_sleep+0x158>)
    ba44:	4828      	ldr	r0, [pc, #160]	; (bae8 <z_tick_sleep+0x15c>)
    ba46:	f002 fc40 	bl	e2ca <assert_print>
    ba4a:	4828      	ldr	r0, [pc, #160]	; (baec <z_tick_sleep+0x160>)
    ba4c:	f002 fc3d 	bl	e2ca <assert_print>
    ba50:	f240 514e 	movw	r1, #1358	; 0x54e
    ba54:	4628      	mov	r0, r5
    ba56:	f002 fc31 	bl	e2bc <assert_post_action>
    ba5a:	e79f      	b.n	b99c <z_tick_sleep+0x10>
	z_impl_k_yield();
    ba5c:	f7ff fee8 	bl	b830 <z_impl_k_yield>
		return 0;
    ba60:	2000      	movs	r0, #0
    ba62:	e7e8      	b.n	ba36 <z_tick_sleep+0xaa>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    ba64:	f003 fb17 	bl	f096 <sys_clock_tick_get_32>
    ba68:	1905      	adds	r5, r0, r4
    ba6a:	e7a8      	b.n	b9be <z_tick_sleep+0x32>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    ba6c:	4f20      	ldr	r7, [pc, #128]	; (baf0 <z_tick_sleep+0x164>)
    ba6e:	238e      	movs	r3, #142	; 0x8e
    ba70:	463a      	mov	r2, r7
    ba72:	4920      	ldr	r1, [pc, #128]	; (baf4 <z_tick_sleep+0x168>)
    ba74:	481c      	ldr	r0, [pc, #112]	; (bae8 <z_tick_sleep+0x15c>)
    ba76:	f002 fc28 	bl	e2ca <assert_print>
    ba7a:	4915      	ldr	r1, [pc, #84]	; (bad0 <z_tick_sleep+0x144>)
    ba7c:	481e      	ldr	r0, [pc, #120]	; (baf8 <z_tick_sleep+0x16c>)
    ba7e:	f002 fc24 	bl	e2ca <assert_print>
    ba82:	218e      	movs	r1, #142	; 0x8e
    ba84:	4638      	mov	r0, r7
    ba86:	f002 fc19 	bl	e2bc <assert_post_action>
    ba8a:	e7a5      	b.n	b9d8 <z_tick_sleep+0x4c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    ba8c:	4c18      	ldr	r4, [pc, #96]	; (baf0 <z_tick_sleep+0x164>)
    ba8e:	23d0      	movs	r3, #208	; 0xd0
    ba90:	4622      	mov	r2, r4
    ba92:	491a      	ldr	r1, [pc, #104]	; (bafc <z_tick_sleep+0x170>)
    ba94:	4814      	ldr	r0, [pc, #80]	; (bae8 <z_tick_sleep+0x15c>)
    ba96:	f002 fc18 	bl	e2ca <assert_print>
    ba9a:	4641      	mov	r1, r8
    ba9c:	4818      	ldr	r0, [pc, #96]	; (bb00 <z_tick_sleep+0x174>)
    ba9e:	f002 fc14 	bl	e2ca <assert_print>
    baa2:	21d0      	movs	r1, #208	; 0xd0
    baa4:	4620      	mov	r0, r4
    baa6:	f002 fc09 	bl	e2bc <assert_post_action>
    baaa:	e7b1      	b.n	ba10 <z_tick_sleep+0x84>
	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
    baac:	4c0c      	ldr	r4, [pc, #48]	; (bae0 <z_tick_sleep+0x154>)
    baae:	f240 536f 	movw	r3, #1391	; 0x56f
    bab2:	4622      	mov	r2, r4
    bab4:	4913      	ldr	r1, [pc, #76]	; (bb04 <z_tick_sleep+0x178>)
    bab6:	480c      	ldr	r0, [pc, #48]	; (bae8 <z_tick_sleep+0x15c>)
    bab8:	f002 fc07 	bl	e2ca <assert_print>
    babc:	480b      	ldr	r0, [pc, #44]	; (baec <z_tick_sleep+0x160>)
    babe:	f002 fc04 	bl	e2ca <assert_print>
    bac2:	f240 516f 	movw	r1, #1391	; 0x56f
    bac6:	4620      	mov	r0, r4
    bac8:	f002 fbf8 	bl	e2bc <assert_post_action>
    bacc:	e7a9      	b.n	ba22 <z_tick_sleep+0x96>
    bace:	bf00      	nop
    bad0:	20005198 	.word	0x20005198
    bad4:	2000515c 	.word	0x2000515c
    bad8:	20005194 	.word	0x20005194
    badc:	0000b07d 	.word	0x0000b07d
    bae0:	000117ec 	.word	0x000117ec
    bae4:	000115fc 	.word	0x000115fc
    bae8:	0000fd58 	.word	0x0000fd58
    baec:	00011744 	.word	0x00011744
    baf0:	0000ff04 	.word	0x0000ff04
    baf4:	0000ff64 	.word	0x0000ff64
    baf8:	0000ff7c 	.word	0x0000ff7c
    bafc:	0000ff34 	.word	0x0000ff34
    bb00:	0000ff4c 	.word	0x0000ff4c
    bb04:	000118a8 	.word	0x000118a8

0000bb08 <z_impl_k_sleep>:
{
    bb08:	b570      	push	{r4, r5, r6, lr}
    bb0a:	4605      	mov	r5, r0
    bb0c:	460c      	mov	r4, r1
    bb0e:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    bb12:	bb13      	cbnz	r3, bb5a <z_impl_k_sleep+0x52>
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    bb14:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    bb18:	bf08      	it	eq
    bb1a:	f1b5 3fff 	cmpeq.w	r5, #4294967295	; 0xffffffff
    bb1e:	d02d      	beq.n	bb7c <z_impl_k_sleep+0x74>
	ticks = z_tick_sleep(ticks);
    bb20:	4628      	mov	r0, r5
    bb22:	4621      	mov	r1, r4
    bb24:	f7ff ff32 	bl	b98c <z_tick_sleep>
    bb28:	4684      	mov	ip, r0
	int32_t ret = k_ticks_to_ms_floor64(ticks);
    bb2a:	17c2      	asrs	r2, r0, #31
			return ((t * to_hz + off) / from_hz);
    bb2c:	0151      	lsls	r1, r2, #5
    bb2e:	ea41 61d0 	orr.w	r1, r1, r0, lsr #27
    bb32:	0143      	lsls	r3, r0, #5
    bb34:	1a1b      	subs	r3, r3, r0
    bb36:	eb61 0102 	sbc.w	r1, r1, r2
    bb3a:	0088      	lsls	r0, r1, #2
    bb3c:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
    bb40:	009b      	lsls	r3, r3, #2
    bb42:	eb13 030c 	adds.w	r3, r3, ip
    bb46:	eb42 0000 	adc.w	r0, r2, r0
    bb4a:	00c0      	lsls	r0, r0, #3
    bb4c:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
    bb50:	f3c3 3310 	ubfx	r3, r3, #12, #17
    bb54:	ea43 4040 	orr.w	r0, r3, r0, lsl #17
}
    bb58:	bd70      	pop	{r4, r5, r6, pc}
	__ASSERT(!arch_is_in_isr(), "");
    bb5a:	4e0c      	ldr	r6, [pc, #48]	; (bb8c <z_impl_k_sleep+0x84>)
    bb5c:	f240 537e 	movw	r3, #1406	; 0x57e
    bb60:	4632      	mov	r2, r6
    bb62:	490b      	ldr	r1, [pc, #44]	; (bb90 <z_impl_k_sleep+0x88>)
    bb64:	480b      	ldr	r0, [pc, #44]	; (bb94 <z_impl_k_sleep+0x8c>)
    bb66:	f002 fbb0 	bl	e2ca <assert_print>
    bb6a:	480b      	ldr	r0, [pc, #44]	; (bb98 <z_impl_k_sleep+0x90>)
    bb6c:	f002 fbad 	bl	e2ca <assert_print>
    bb70:	f240 517e 	movw	r1, #1406	; 0x57e
    bb74:	4630      	mov	r0, r6
    bb76:	f002 fba1 	bl	e2bc <assert_post_action>
    bb7a:	e7cb      	b.n	bb14 <z_impl_k_sleep+0xc>
		k_thread_suspend(_current);
    bb7c:	4b07      	ldr	r3, [pc, #28]	; (bb9c <z_impl_k_sleep+0x94>)
    bb7e:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    bb80:	f7ff fc88 	bl	b494 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
    bb84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    bb88:	e7e6      	b.n	bb58 <z_impl_k_sleep+0x50>
    bb8a:	bf00      	nop
    bb8c:	000117ec 	.word	0x000117ec
    bb90:	000115fc 	.word	0x000115fc
    bb94:	0000fd58 	.word	0x0000fd58
    bb98:	00011744 	.word	0x00011744
    bb9c:	2000515c 	.word	0x2000515c

0000bba0 <z_impl_z_current_get>:
}
    bba0:	4b01      	ldr	r3, [pc, #4]	; (bba8 <z_impl_z_current_get+0x8>)
    bba2:	6898      	ldr	r0, [r3, #8]
    bba4:	4770      	bx	lr
    bba6:	bf00      	nop
    bba8:	2000515c 	.word	0x2000515c

0000bbac <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
    bbac:	b570      	push	{r4, r5, r6, lr}
    bbae:	4604      	mov	r4, r0
    bbb0:	f04f 0320 	mov.w	r3, #32
    bbb4:	f3ef 8511 	mrs	r5, BASEPRI
    bbb8:	f383 8812 	msr	BASEPRI_MAX, r3
    bbbc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    bbc0:	4840      	ldr	r0, [pc, #256]	; (bcc4 <z_thread_abort+0x118>)
    bbc2:	f7fe f947 	bl	9e54 <z_spin_lock_valid>
    bbc6:	b1b8      	cbz	r0, bbf8 <z_thread_abort+0x4c>
	z_spin_lock_set_owner(l);
    bbc8:	483e      	ldr	r0, [pc, #248]	; (bcc4 <z_thread_abort+0x118>)
    bbca:	f7fe f963 	bl	9e94 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    bbce:	7b63      	ldrb	r3, [r4, #13]
    bbd0:	f013 0f08 	tst.w	r3, #8
    bbd4:	d120      	bne.n	bc18 <z_thread_abort+0x6c>
			z_swap(&sched_spinlock, key);
		}
		return; /* lock has been released */
	}
#endif
	end_thread(thread);
    bbd6:	4620      	mov	r0, r4
    bbd8:	f7ff fd6c 	bl	b6b4 <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
    bbdc:	4b3a      	ldr	r3, [pc, #232]	; (bcc8 <z_thread_abort+0x11c>)
    bbde:	689b      	ldr	r3, [r3, #8]
    bbe0:	42a3      	cmp	r3, r4
    bbe2:	d032      	beq.n	bc4a <z_thread_abort+0x9e>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    bbe4:	4837      	ldr	r0, [pc, #220]	; (bcc4 <z_thread_abort+0x118>)
    bbe6:	f7fe f945 	bl	9e74 <z_spin_unlock_valid>
    bbea:	2800      	cmp	r0, #0
    bbec:	d059      	beq.n	bca2 <z_thread_abort+0xf6>
	__asm__ volatile(
    bbee:	f385 8811 	msr	BASEPRI, r5
    bbf2:	f3bf 8f6f 	isb	sy
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    bbf6:	bd70      	pop	{r4, r5, r6, pc}
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    bbf8:	4e34      	ldr	r6, [pc, #208]	; (bccc <z_thread_abort+0x120>)
    bbfa:	238e      	movs	r3, #142	; 0x8e
    bbfc:	4632      	mov	r2, r6
    bbfe:	4934      	ldr	r1, [pc, #208]	; (bcd0 <z_thread_abort+0x124>)
    bc00:	4834      	ldr	r0, [pc, #208]	; (bcd4 <z_thread_abort+0x128>)
    bc02:	f002 fb62 	bl	e2ca <assert_print>
    bc06:	492f      	ldr	r1, [pc, #188]	; (bcc4 <z_thread_abort+0x118>)
    bc08:	4833      	ldr	r0, [pc, #204]	; (bcd8 <z_thread_abort+0x12c>)
    bc0a:	f002 fb5e 	bl	e2ca <assert_print>
    bc0e:	218e      	movs	r1, #142	; 0x8e
    bc10:	4630      	mov	r0, r6
    bc12:	f002 fb53 	bl	e2bc <assert_post_action>
    bc16:	e7d7      	b.n	bbc8 <z_thread_abort+0x1c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    bc18:	482a      	ldr	r0, [pc, #168]	; (bcc4 <z_thread_abort+0x118>)
    bc1a:	f7fe f92b 	bl	9e74 <z_spin_unlock_valid>
    bc1e:	b120      	cbz	r0, bc2a <z_thread_abort+0x7e>
    bc20:	f385 8811 	msr	BASEPRI, r5
    bc24:	f3bf 8f6f 	isb	sy
		return;
    bc28:	e7e5      	b.n	bbf6 <z_thread_abort+0x4a>
    bc2a:	4c28      	ldr	r4, [pc, #160]	; (bccc <z_thread_abort+0x120>)
    bc2c:	23b9      	movs	r3, #185	; 0xb9
    bc2e:	4622      	mov	r2, r4
    bc30:	492a      	ldr	r1, [pc, #168]	; (bcdc <z_thread_abort+0x130>)
    bc32:	4828      	ldr	r0, [pc, #160]	; (bcd4 <z_thread_abort+0x128>)
    bc34:	f002 fb49 	bl	e2ca <assert_print>
    bc38:	4922      	ldr	r1, [pc, #136]	; (bcc4 <z_thread_abort+0x118>)
    bc3a:	4829      	ldr	r0, [pc, #164]	; (bce0 <z_thread_abort+0x134>)
    bc3c:	f002 fb45 	bl	e2ca <assert_print>
    bc40:	21b9      	movs	r1, #185	; 0xb9
    bc42:	4620      	mov	r0, r4
    bc44:	f002 fb3a 	bl	e2bc <assert_post_action>
    bc48:	e7ea      	b.n	bc20 <z_thread_abort+0x74>
    bc4a:	f3ef 8305 	mrs	r3, IPSR
	if (thread == _current && !arch_is_in_isr()) {
    bc4e:	2b00      	cmp	r3, #0
    bc50:	d1c8      	bne.n	bbe4 <z_thread_abort+0x38>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    bc52:	481c      	ldr	r0, [pc, #112]	; (bcc4 <z_thread_abort+0x118>)
    bc54:	f7fe f90e 	bl	9e74 <z_spin_unlock_valid>
    bc58:	b198      	cbz	r0, bc82 <z_thread_abort+0xd6>
    bc5a:	4628      	mov	r0, r5
    bc5c:	f7f9 fe30 	bl	58c0 <arch_swap>
		__ASSERT(false, "aborted _current back from dead");
    bc60:	4c20      	ldr	r4, [pc, #128]	; (bce4 <z_thread_abort+0x138>)
    bc62:	f240 63ac 	movw	r3, #1708	; 0x6ac
    bc66:	4622      	mov	r2, r4
    bc68:	491f      	ldr	r1, [pc, #124]	; (bce8 <z_thread_abort+0x13c>)
    bc6a:	481a      	ldr	r0, [pc, #104]	; (bcd4 <z_thread_abort+0x128>)
    bc6c:	f002 fb2d 	bl	e2ca <assert_print>
    bc70:	481e      	ldr	r0, [pc, #120]	; (bcec <z_thread_abort+0x140>)
    bc72:	f002 fb2a 	bl	e2ca <assert_print>
    bc76:	f240 61ac 	movw	r1, #1708	; 0x6ac
    bc7a:	4620      	mov	r0, r4
    bc7c:	f002 fb1e 	bl	e2bc <assert_post_action>
    bc80:	e7b0      	b.n	bbe4 <z_thread_abort+0x38>
    bc82:	4c12      	ldr	r4, [pc, #72]	; (bccc <z_thread_abort+0x120>)
    bc84:	23d0      	movs	r3, #208	; 0xd0
    bc86:	4622      	mov	r2, r4
    bc88:	4914      	ldr	r1, [pc, #80]	; (bcdc <z_thread_abort+0x130>)
    bc8a:	4812      	ldr	r0, [pc, #72]	; (bcd4 <z_thread_abort+0x128>)
    bc8c:	f002 fb1d 	bl	e2ca <assert_print>
    bc90:	490c      	ldr	r1, [pc, #48]	; (bcc4 <z_thread_abort+0x118>)
    bc92:	4813      	ldr	r0, [pc, #76]	; (bce0 <z_thread_abort+0x134>)
    bc94:	f002 fb19 	bl	e2ca <assert_print>
    bc98:	21d0      	movs	r1, #208	; 0xd0
    bc9a:	4620      	mov	r0, r4
    bc9c:	f002 fb0e 	bl	e2bc <assert_post_action>
    bca0:	e7db      	b.n	bc5a <z_thread_abort+0xae>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    bca2:	4c0a      	ldr	r4, [pc, #40]	; (bccc <z_thread_abort+0x120>)
    bca4:	23b9      	movs	r3, #185	; 0xb9
    bca6:	4622      	mov	r2, r4
    bca8:	490c      	ldr	r1, [pc, #48]	; (bcdc <z_thread_abort+0x130>)
    bcaa:	480a      	ldr	r0, [pc, #40]	; (bcd4 <z_thread_abort+0x128>)
    bcac:	f002 fb0d 	bl	e2ca <assert_print>
    bcb0:	4904      	ldr	r1, [pc, #16]	; (bcc4 <z_thread_abort+0x118>)
    bcb2:	480b      	ldr	r0, [pc, #44]	; (bce0 <z_thread_abort+0x134>)
    bcb4:	f002 fb09 	bl	e2ca <assert_print>
    bcb8:	21b9      	movs	r1, #185	; 0xb9
    bcba:	4620      	mov	r0, r4
    bcbc:	f002 fafe 	bl	e2bc <assert_post_action>
    bcc0:	e795      	b.n	bbee <z_thread_abort+0x42>
    bcc2:	bf00      	nop
    bcc4:	20005198 	.word	0x20005198
    bcc8:	2000515c 	.word	0x2000515c
    bccc:	0000ff04 	.word	0x0000ff04
    bcd0:	0000ff64 	.word	0x0000ff64
    bcd4:	0000fd58 	.word	0x0000fd58
    bcd8:	0000ff7c 	.word	0x0000ff7c
    bcdc:	0000ff34 	.word	0x0000ff34
    bce0:	0000ff4c 	.word	0x0000ff4c
    bce4:	000117ec 	.word	0x000117ec
    bce8:	00010414 	.word	0x00010414
    bcec:	000118e8 	.word	0x000118e8

0000bcf0 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    bcf0:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    bcf2:	4806      	ldr	r0, [pc, #24]	; (bd0c <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    bcf4:	4a06      	ldr	r2, [pc, #24]	; (bd10 <z_data_copy+0x20>)
    bcf6:	1a12      	subs	r2, r2, r0
    bcf8:	4906      	ldr	r1, [pc, #24]	; (bd14 <z_data_copy+0x24>)
    bcfa:	f003 f904 	bl	ef06 <z_early_memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    bcfe:	4a06      	ldr	r2, [pc, #24]	; (bd18 <z_data_copy+0x28>)
    bd00:	4906      	ldr	r1, [pc, #24]	; (bd1c <z_data_copy+0x2c>)
    bd02:	4807      	ldr	r0, [pc, #28]	; (bd20 <z_data_copy+0x30>)
    bd04:	f003 f8ff 	bl	ef06 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    bd08:	bd08      	pop	{r3, pc}
    bd0a:	bf00      	nop
    bd0c:	20000000 	.word	0x20000000
    bd10:	20004268 	.word	0x20004268
    bd14:	00011d1c 	.word	0x00011d1c
    bd18:	00000000 	.word	0x00000000
    bd1c:	00011d1c 	.word	0x00011d1c
    bd20:	20000000 	.word	0x20000000

0000bd24 <first>:
	return list->head == list;
    bd24:	4b03      	ldr	r3, [pc, #12]	; (bd34 <first+0x10>)
    bd26:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    bd28:	4298      	cmp	r0, r3
    bd2a:	d000      	beq.n	bd2e <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
    bd2c:	4770      	bx	lr
    bd2e:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
    bd30:	e7fc      	b.n	bd2c <first+0x8>
    bd32:	bf00      	nop
    bd34:	200040e0 	.word	0x200040e0

0000bd38 <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    bd38:	b130      	cbz	r0, bd48 <next+0x10>
	return (node == list->tail) ? NULL : node->next;
    bd3a:	4a04      	ldr	r2, [pc, #16]	; (bd4c <next+0x14>)
    bd3c:	6852      	ldr	r2, [r2, #4]
    bd3e:	4290      	cmp	r0, r2
    bd40:	d001      	beq.n	bd46 <next+0xe>
    bd42:	6800      	ldr	r0, [r0, #0]
    bd44:	4770      	bx	lr
    bd46:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
    bd48:	4770      	bx	lr
    bd4a:	bf00      	nop
    bd4c:	200040e0 	.word	0x200040e0

0000bd50 <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
    bd50:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    bd52:	4b04      	ldr	r3, [pc, #16]	; (bd64 <elapsed+0x14>)
    bd54:	681b      	ldr	r3, [r3, #0]
    bd56:	b10b      	cbz	r3, bd5c <elapsed+0xc>
    bd58:	2000      	movs	r0, #0
}
    bd5a:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    bd5c:	f7fb fd0c 	bl	7778 <sys_clock_elapsed>
    bd60:	e7fb      	b.n	bd5a <elapsed+0xa>
    bd62:	bf00      	nop
    bd64:	200051a4 	.word	0x200051a4

0000bd68 <next_timeout>:

static int32_t next_timeout(void)
{
    bd68:	b510      	push	{r4, lr}
	struct _timeout *to = first();
    bd6a:	f7ff ffdb 	bl	bd24 <first>
    bd6e:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
    bd70:	f7ff ffee 	bl	bd50 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
    bd74:	b17c      	cbz	r4, bd96 <next_timeout+0x2e>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    bd76:	6923      	ldr	r3, [r4, #16]
    bd78:	6962      	ldr	r2, [r4, #20]
    bd7a:	1a1b      	subs	r3, r3, r0
    bd7c:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
    bd80:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    bd84:	f170 0200 	sbcs.w	r2, r0, #0
    bd88:	da08      	bge.n	bd9c <next_timeout+0x34>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
    bd8a:	2800      	cmp	r0, #0
    bd8c:	db01      	blt.n	bd92 <next_timeout+0x2a>
    bd8e:	4618      	mov	r0, r3
    bd90:	e006      	b.n	bda0 <next_timeout+0x38>
    bd92:	2300      	movs	r3, #0
    bd94:	e7fb      	b.n	bd8e <next_timeout+0x26>
		ret = MAX_WAIT;
    bd96:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    bd9a:	e001      	b.n	bda0 <next_timeout+0x38>
    bd9c:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    bda0:	4b03      	ldr	r3, [pc, #12]	; (bdb0 <next_timeout+0x48>)
    bda2:	691b      	ldr	r3, [r3, #16]
    bda4:	b113      	cbz	r3, bdac <next_timeout+0x44>
    bda6:	4283      	cmp	r3, r0
    bda8:	da00      	bge.n	bdac <next_timeout+0x44>
		ret = _current_cpu->slice_ticks;
    bdaa:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
    bdac:	bd10      	pop	{r4, pc}
    bdae:	bf00      	nop
    bdb0:	2000515c 	.word	0x2000515c

0000bdb4 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    bdb4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    bdb8:	bf08      	it	eq
    bdba:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
    bdbe:	f000 80c1 	beq.w	bf44 <z_add_timeout+0x190>
{
    bdc2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    bdc6:	4604      	mov	r4, r0
    bdc8:	460f      	mov	r7, r1
    bdca:	4692      	mov	sl, r2
    bdcc:	461d      	mov	r5, r3
	return node->next != NULL;
    bdce:	6803      	ldr	r3, [r0, #0]

#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
    bdd0:	b173      	cbz	r3, bdf0 <z_add_timeout+0x3c>
    bdd2:	f8df 8174 	ldr.w	r8, [pc, #372]	; bf48 <z_add_timeout+0x194>
    bdd6:	2363      	movs	r3, #99	; 0x63
    bdd8:	4642      	mov	r2, r8
    bdda:	495c      	ldr	r1, [pc, #368]	; (bf4c <z_add_timeout+0x198>)
    bddc:	485c      	ldr	r0, [pc, #368]	; (bf50 <z_add_timeout+0x19c>)
    bdde:	f002 fa74 	bl	e2ca <assert_print>
    bde2:	485c      	ldr	r0, [pc, #368]	; (bf54 <z_add_timeout+0x1a0>)
    bde4:	f002 fa71 	bl	e2ca <assert_print>
    bde8:	2163      	movs	r1, #99	; 0x63
    bdea:	4640      	mov	r0, r8
    bdec:	f002 fa66 	bl	e2bc <assert_post_action>
	to->fn = fn;
    bdf0:	60a7      	str	r7, [r4, #8]

	LOCKED(&timeout_lock) {
    bdf2:	f04f 0800 	mov.w	r8, #0
	__asm__ volatile(
    bdf6:	f04f 0320 	mov.w	r3, #32
    bdfa:	f3ef 8711 	mrs	r7, BASEPRI
    bdfe:	f383 8812 	msr	BASEPRI_MAX, r3
    be02:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    be06:	4854      	ldr	r0, [pc, #336]	; (bf58 <z_add_timeout+0x1a4>)
    be08:	f7fe f824 	bl	9e54 <z_spin_lock_valid>
    be0c:	b118      	cbz	r0, be16 <z_add_timeout+0x62>
	z_spin_lock_set_owner(l);
    be0e:	4852      	ldr	r0, [pc, #328]	; (bf58 <z_add_timeout+0x1a4>)
    be10:	f7fe f840 	bl	9e94 <z_spin_lock_set_owner>
	return k;
    be14:	e038      	b.n	be88 <z_add_timeout+0xd4>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    be16:	f8df 9144 	ldr.w	r9, [pc, #324]	; bf5c <z_add_timeout+0x1a8>
    be1a:	238e      	movs	r3, #142	; 0x8e
    be1c:	464a      	mov	r2, r9
    be1e:	4950      	ldr	r1, [pc, #320]	; (bf60 <z_add_timeout+0x1ac>)
    be20:	484b      	ldr	r0, [pc, #300]	; (bf50 <z_add_timeout+0x19c>)
    be22:	f002 fa52 	bl	e2ca <assert_print>
    be26:	494c      	ldr	r1, [pc, #304]	; (bf58 <z_add_timeout+0x1a4>)
    be28:	484e      	ldr	r0, [pc, #312]	; (bf64 <z_add_timeout+0x1b0>)
    be2a:	f002 fa4e 	bl	e2ca <assert_print>
    be2e:	218e      	movs	r1, #142	; 0x8e
    be30:	4648      	mov	r0, r9
    be32:	f002 fa43 	bl	e2bc <assert_post_action>
    be36:	e7ea      	b.n	be0e <z_add_timeout+0x5a>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    be38:	f11a 0801 	adds.w	r8, sl, #1
    be3c:	f145 0900 	adc.w	r9, r5, #0
    be40:	f7ff ff86 	bl	bd50 <elapsed>
    be44:	eb18 0300 	adds.w	r3, r8, r0
    be48:	eb49 70e0 	adc.w	r0, r9, r0, asr #31
    be4c:	6123      	str	r3, [r4, #16]
    be4e:	6160      	str	r0, [r4, #20]
    be50:	e03d      	b.n	bece <z_add_timeout+0x11a>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
    be52:	1a51      	subs	r1, r2, r1
    be54:	eb66 0303 	sbc.w	r3, r6, r3
    be58:	6101      	str	r1, [r0, #16]
    be5a:	6143      	str	r3, [r0, #20]
	sys_dnode_t *const prev = successor->prev;
    be5c:	6843      	ldr	r3, [r0, #4]
	node->prev = prev;
    be5e:	6063      	str	r3, [r4, #4]
	node->next = successor;
    be60:	6020      	str	r0, [r4, #0]
	prev->next = node;
    be62:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    be64:	6044      	str	r4, [r0, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
    be66:	2800      	cmp	r0, #0
    be68:	d045      	beq.n	bef6 <z_add_timeout+0x142>
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    be6a:	f7ff ff5b 	bl	bd24 <first>
    be6e:	4284      	cmp	r4, r0
    be70:	d048      	beq.n	bf04 <z_add_timeout+0x150>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    be72:	4839      	ldr	r0, [pc, #228]	; (bf58 <z_add_timeout+0x1a4>)
    be74:	f7fd fffe 	bl	9e74 <z_spin_unlock_valid>
    be78:	2800      	cmp	r0, #0
    be7a:	d050      	beq.n	bf1e <z_add_timeout+0x16a>
	__asm__ volatile(
    be7c:	f387 8811 	msr	BASEPRI, r7
    be80:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    be84:	f04f 0801 	mov.w	r8, #1
    be88:	f1b8 0f00 	cmp.w	r8, #0
    be8c:	d158      	bne.n	bf40 <z_add_timeout+0x18c>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    be8e:	4653      	mov	r3, sl
    be90:	f06f 0101 	mvn.w	r1, #1
    be94:	ebb1 010a 	subs.w	r1, r1, sl
    be98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    be9c:	eb60 0205 	sbc.w	r2, r0, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    bea0:	2a00      	cmp	r2, #0
    bea2:	dbc9      	blt.n	be38 <z_add_timeout+0x84>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    bea4:	4a30      	ldr	r2, [pc, #192]	; (bf68 <z_add_timeout+0x1b4>)
    bea6:	6811      	ldr	r1, [r2, #0]
    bea8:	6852      	ldr	r2, [r2, #4]
    beaa:	185b      	adds	r3, r3, r1
    beac:	eb42 0205 	adc.w	r2, r2, r5
    beb0:	f06f 0101 	mvn.w	r1, #1
    beb4:	1acb      	subs	r3, r1, r3
    beb6:	eb60 0202 	sbc.w	r2, r0, r2
			to->dticks = MAX(1, ticks);
    beba:	4618      	mov	r0, r3
    bebc:	4611      	mov	r1, r2
    bebe:	2b01      	cmp	r3, #1
    bec0:	f172 0300 	sbcs.w	r3, r2, #0
    bec4:	da01      	bge.n	beca <z_add_timeout+0x116>
    bec6:	2001      	movs	r0, #1
    bec8:	2100      	movs	r1, #0
    beca:	6120      	str	r0, [r4, #16]
    becc:	6161      	str	r1, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
    bece:	f7ff ff29 	bl	bd24 <first>
    bed2:	2800      	cmp	r0, #0
    bed4:	d0c7      	beq.n	be66 <z_add_timeout+0xb2>
			if (t->dticks > to->dticks) {
    bed6:	6902      	ldr	r2, [r0, #16]
    bed8:	6946      	ldr	r6, [r0, #20]
    beda:	6921      	ldr	r1, [r4, #16]
    bedc:	6963      	ldr	r3, [r4, #20]
    bede:	4291      	cmp	r1, r2
    bee0:	eb73 0c06 	sbcs.w	ip, r3, r6
    bee4:	dbb5      	blt.n	be52 <z_add_timeout+0x9e>
			to->dticks -= t->dticks;
    bee6:	1a89      	subs	r1, r1, r2
    bee8:	eb63 0306 	sbc.w	r3, r3, r6
    beec:	6121      	str	r1, [r4, #16]
    beee:	6163      	str	r3, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
    bef0:	f7ff ff22 	bl	bd38 <next>
    bef4:	e7ed      	b.n	bed2 <z_add_timeout+0x11e>
	sys_dnode_t *const tail = list->tail;
    bef6:	4b1d      	ldr	r3, [pc, #116]	; (bf6c <z_add_timeout+0x1b8>)
    bef8:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    befa:	6023      	str	r3, [r4, #0]
	node->prev = tail;
    befc:	6062      	str	r2, [r4, #4]
	tail->next = node;
    befe:	6014      	str	r4, [r2, #0]
	list->tail = node;
    bf00:	605c      	str	r4, [r3, #4]
}
    bf02:	e7b2      	b.n	be6a <z_add_timeout+0xb6>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    bf04:	f7ff ff30 	bl	bd68 <next_timeout>

			if (next_time == 0 ||
    bf08:	4603      	mov	r3, r0
    bf0a:	b118      	cbz	r0, bf14 <z_add_timeout+0x160>
			    _current_cpu->slice_ticks != next_time) {
    bf0c:	4a18      	ldr	r2, [pc, #96]	; (bf70 <z_add_timeout+0x1bc>)
    bf0e:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
    bf10:	4282      	cmp	r2, r0
    bf12:	d0ae      	beq.n	be72 <z_add_timeout+0xbe>
				sys_clock_set_timeout(next_time, false);
    bf14:	2100      	movs	r1, #0
    bf16:	4618      	mov	r0, r3
    bf18:	f7fb fbfc 	bl	7714 <sys_clock_set_timeout>
    bf1c:	e7a9      	b.n	be72 <z_add_timeout+0xbe>
    bf1e:	f8df 803c 	ldr.w	r8, [pc, #60]	; bf5c <z_add_timeout+0x1a8>
    bf22:	23b9      	movs	r3, #185	; 0xb9
    bf24:	4642      	mov	r2, r8
    bf26:	4913      	ldr	r1, [pc, #76]	; (bf74 <z_add_timeout+0x1c0>)
    bf28:	4809      	ldr	r0, [pc, #36]	; (bf50 <z_add_timeout+0x19c>)
    bf2a:	f002 f9ce 	bl	e2ca <assert_print>
    bf2e:	490a      	ldr	r1, [pc, #40]	; (bf58 <z_add_timeout+0x1a4>)
    bf30:	4811      	ldr	r0, [pc, #68]	; (bf78 <z_add_timeout+0x1c4>)
    bf32:	f002 f9ca 	bl	e2ca <assert_print>
    bf36:	21b9      	movs	r1, #185	; 0xb9
    bf38:	4640      	mov	r0, r8
    bf3a:	f002 f9bf 	bl	e2bc <assert_post_action>
    bf3e:	e79d      	b.n	be7c <z_add_timeout+0xc8>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    bf40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    bf44:	4770      	bx	lr
    bf46:	bf00      	nop
    bf48:	0001190c 	.word	0x0001190c
    bf4c:	00011930 	.word	0x00011930
    bf50:	0000fd58 	.word	0x0000fd58
    bf54:	00011744 	.word	0x00011744
    bf58:	200051a8 	.word	0x200051a8
    bf5c:	0000ff04 	.word	0x0000ff04
    bf60:	0000ff64 	.word	0x0000ff64
    bf64:	0000ff7c 	.word	0x0000ff7c
    bf68:	200045f8 	.word	0x200045f8
    bf6c:	200040e0 	.word	0x200040e0
    bf70:	2000515c 	.word	0x2000515c
    bf74:	0000ff34 	.word	0x0000ff34
    bf78:	0000ff4c 	.word	0x0000ff4c

0000bf7c <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
    bf7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    bf80:	4605      	mov	r5, r0
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
    bf82:	2400      	movs	r4, #0
	__asm__ volatile(
    bf84:	f04f 0320 	mov.w	r3, #32
    bf88:	f3ef 8711 	mrs	r7, BASEPRI
    bf8c:	f383 8812 	msr	BASEPRI_MAX, r3
    bf90:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    bf94:	481f      	ldr	r0, [pc, #124]	; (c014 <z_abort_timeout+0x98>)
    bf96:	f7fd ff5d 	bl	9e54 <z_spin_lock_valid>
    bf9a:	b128      	cbz	r0, bfa8 <z_abort_timeout+0x2c>
	z_spin_lock_set_owner(l);
    bf9c:	481d      	ldr	r0, [pc, #116]	; (c014 <z_abort_timeout+0x98>)
    bf9e:	f7fd ff79 	bl	9e94 <z_spin_lock_set_owner>
	int ret = -EINVAL;
    bfa2:	f06f 0815 	mvn.w	r8, #21
	return k;
    bfa6:	e018      	b.n	bfda <z_abort_timeout+0x5e>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    bfa8:	4e1b      	ldr	r6, [pc, #108]	; (c018 <z_abort_timeout+0x9c>)
    bfaa:	238e      	movs	r3, #142	; 0x8e
    bfac:	4632      	mov	r2, r6
    bfae:	491b      	ldr	r1, [pc, #108]	; (c01c <z_abort_timeout+0xa0>)
    bfb0:	481b      	ldr	r0, [pc, #108]	; (c020 <z_abort_timeout+0xa4>)
    bfb2:	f002 f98a 	bl	e2ca <assert_print>
    bfb6:	4917      	ldr	r1, [pc, #92]	; (c014 <z_abort_timeout+0x98>)
    bfb8:	481a      	ldr	r0, [pc, #104]	; (c024 <z_abort_timeout+0xa8>)
    bfba:	f002 f986 	bl	e2ca <assert_print>
    bfbe:	218e      	movs	r1, #142	; 0x8e
    bfc0:	4630      	mov	r0, r6
    bfc2:	f002 f97b 	bl	e2bc <assert_post_action>
    bfc6:	e7e9      	b.n	bf9c <z_abort_timeout+0x20>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    bfc8:	4812      	ldr	r0, [pc, #72]	; (c014 <z_abort_timeout+0x98>)
    bfca:	f7fd ff53 	bl	9e74 <z_spin_unlock_valid>
    bfce:	b170      	cbz	r0, bfee <z_abort_timeout+0x72>
	__asm__ volatile(
    bfd0:	f387 8811 	msr	BASEPRI, r7
    bfd4:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    bfd8:	2401      	movs	r4, #1
    bfda:	4626      	mov	r6, r4
    bfdc:	b9bc      	cbnz	r4, c00e <z_abort_timeout+0x92>
	return node->next != NULL;
    bfde:	682b      	ldr	r3, [r5, #0]
		if (sys_dnode_is_linked(&to->node)) {
    bfe0:	2b00      	cmp	r3, #0
    bfe2:	d0f1      	beq.n	bfc8 <z_abort_timeout+0x4c>
			remove_timeout(to);
    bfe4:	4628      	mov	r0, r5
    bfe6:	f003 f83f 	bl	f068 <remove_timeout>
			ret = 0;
    bfea:	46b0      	mov	r8, r6
    bfec:	e7ec      	b.n	bfc8 <z_abort_timeout+0x4c>
    bfee:	4c0a      	ldr	r4, [pc, #40]	; (c018 <z_abort_timeout+0x9c>)
    bff0:	23b9      	movs	r3, #185	; 0xb9
    bff2:	4622      	mov	r2, r4
    bff4:	490c      	ldr	r1, [pc, #48]	; (c028 <z_abort_timeout+0xac>)
    bff6:	480a      	ldr	r0, [pc, #40]	; (c020 <z_abort_timeout+0xa4>)
    bff8:	f002 f967 	bl	e2ca <assert_print>
    bffc:	4905      	ldr	r1, [pc, #20]	; (c014 <z_abort_timeout+0x98>)
    bffe:	480b      	ldr	r0, [pc, #44]	; (c02c <z_abort_timeout+0xb0>)
    c000:	f002 f963 	bl	e2ca <assert_print>
    c004:	21b9      	movs	r1, #185	; 0xb9
    c006:	4620      	mov	r0, r4
    c008:	f002 f958 	bl	e2bc <assert_post_action>
    c00c:	e7e0      	b.n	bfd0 <z_abort_timeout+0x54>
		}
	}

	return ret;
}
    c00e:	4640      	mov	r0, r8
    c010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c014:	200051a8 	.word	0x200051a8
    c018:	0000ff04 	.word	0x0000ff04
    c01c:	0000ff64 	.word	0x0000ff64
    c020:	0000fd58 	.word	0x0000fd58
    c024:	0000ff7c 	.word	0x0000ff7c
    c028:	0000ff34 	.word	0x0000ff34
    c02c:	0000ff4c 	.word	0x0000ff4c

0000c030 <z_get_next_timeout_expiry>:

	return ticks;
}

int32_t z_get_next_timeout_expiry(void)
{
    c030:	b570      	push	{r4, r5, r6, lr}
	int32_t ret = (int32_t) K_TICKS_FOREVER;

	LOCKED(&timeout_lock) {
    c032:	2500      	movs	r5, #0
	__asm__ volatile(
    c034:	f04f 0320 	mov.w	r3, #32
    c038:	f3ef 8611 	mrs	r6, BASEPRI
    c03c:	f383 8812 	msr	BASEPRI_MAX, r3
    c040:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c044:	481c      	ldr	r0, [pc, #112]	; (c0b8 <z_get_next_timeout_expiry+0x88>)
    c046:	f7fd ff05 	bl	9e54 <z_spin_lock_valid>
    c04a:	b128      	cbz	r0, c058 <z_get_next_timeout_expiry+0x28>
	z_spin_lock_set_owner(l);
    c04c:	481a      	ldr	r0, [pc, #104]	; (c0b8 <z_get_next_timeout_expiry+0x88>)
    c04e:	f7fd ff21 	bl	9e94 <z_spin_lock_set_owner>
	int32_t ret = (int32_t) K_TICKS_FOREVER;
    c052:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
	return k;
    c056:	e014      	b.n	c082 <z_get_next_timeout_expiry+0x52>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c058:	4c18      	ldr	r4, [pc, #96]	; (c0bc <z_get_next_timeout_expiry+0x8c>)
    c05a:	238e      	movs	r3, #142	; 0x8e
    c05c:	4622      	mov	r2, r4
    c05e:	4918      	ldr	r1, [pc, #96]	; (c0c0 <z_get_next_timeout_expiry+0x90>)
    c060:	4818      	ldr	r0, [pc, #96]	; (c0c4 <z_get_next_timeout_expiry+0x94>)
    c062:	f002 f932 	bl	e2ca <assert_print>
    c066:	4914      	ldr	r1, [pc, #80]	; (c0b8 <z_get_next_timeout_expiry+0x88>)
    c068:	4817      	ldr	r0, [pc, #92]	; (c0c8 <z_get_next_timeout_expiry+0x98>)
    c06a:	f002 f92e 	bl	e2ca <assert_print>
    c06e:	218e      	movs	r1, #142	; 0x8e
    c070:	4620      	mov	r0, r4
    c072:	f002 f923 	bl	e2bc <assert_post_action>
    c076:	e7e9      	b.n	c04c <z_get_next_timeout_expiry+0x1c>
	__asm__ volatile(
    c078:	f386 8811 	msr	BASEPRI, r6
    c07c:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    c080:	2501      	movs	r5, #1
    c082:	b9bd      	cbnz	r5, c0b4 <z_get_next_timeout_expiry+0x84>
		ret = next_timeout();
    c084:	f7ff fe70 	bl	bd68 <next_timeout>
    c088:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    c08a:	480b      	ldr	r0, [pc, #44]	; (c0b8 <z_get_next_timeout_expiry+0x88>)
    c08c:	f7fd fef2 	bl	9e74 <z_spin_unlock_valid>
    c090:	2800      	cmp	r0, #0
    c092:	d1f1      	bne.n	c078 <z_get_next_timeout_expiry+0x48>
    c094:	4d09      	ldr	r5, [pc, #36]	; (c0bc <z_get_next_timeout_expiry+0x8c>)
    c096:	23b9      	movs	r3, #185	; 0xb9
    c098:	462a      	mov	r2, r5
    c09a:	490c      	ldr	r1, [pc, #48]	; (c0cc <z_get_next_timeout_expiry+0x9c>)
    c09c:	4809      	ldr	r0, [pc, #36]	; (c0c4 <z_get_next_timeout_expiry+0x94>)
    c09e:	f002 f914 	bl	e2ca <assert_print>
    c0a2:	4905      	ldr	r1, [pc, #20]	; (c0b8 <z_get_next_timeout_expiry+0x88>)
    c0a4:	480a      	ldr	r0, [pc, #40]	; (c0d0 <z_get_next_timeout_expiry+0xa0>)
    c0a6:	f002 f910 	bl	e2ca <assert_print>
    c0aa:	21b9      	movs	r1, #185	; 0xb9
    c0ac:	4628      	mov	r0, r5
    c0ae:	f002 f905 	bl	e2bc <assert_post_action>
    c0b2:	e7e1      	b.n	c078 <z_get_next_timeout_expiry+0x48>
	}
	return ret;
}
    c0b4:	4620      	mov	r0, r4
    c0b6:	bd70      	pop	{r4, r5, r6, pc}
    c0b8:	200051a8 	.word	0x200051a8
    c0bc:	0000ff04 	.word	0x0000ff04
    c0c0:	0000ff64 	.word	0x0000ff64
    c0c4:	0000fd58 	.word	0x0000fd58
    c0c8:	0000ff7c 	.word	0x0000ff7c
    c0cc:	0000ff34 	.word	0x0000ff34
    c0d0:	0000ff4c 	.word	0x0000ff4c

0000c0d4 <z_set_timeout_expiry>:

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
    c0d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c0d8:	4606      	mov	r6, r0
    c0da:	4688      	mov	r8, r1
	LOCKED(&timeout_lock) {
    c0dc:	2500      	movs	r5, #0
	__asm__ volatile(
    c0de:	f04f 0320 	mov.w	r3, #32
    c0e2:	f3ef 8711 	mrs	r7, BASEPRI
    c0e6:	f383 8812 	msr	BASEPRI_MAX, r3
    c0ea:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c0ee:	4825      	ldr	r0, [pc, #148]	; (c184 <z_set_timeout_expiry+0xb0>)
    c0f0:	f7fd feb0 	bl	9e54 <z_spin_lock_valid>
    c0f4:	b118      	cbz	r0, c0fe <z_set_timeout_expiry+0x2a>
	z_spin_lock_set_owner(l);
    c0f6:	4823      	ldr	r0, [pc, #140]	; (c184 <z_set_timeout_expiry+0xb0>)
    c0f8:	f7fd fecc 	bl	9e94 <z_spin_lock_set_owner>
	return k;
    c0fc:	e01e      	b.n	c13c <z_set_timeout_expiry+0x68>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c0fe:	4c22      	ldr	r4, [pc, #136]	; (c188 <z_set_timeout_expiry+0xb4>)
    c100:	238e      	movs	r3, #142	; 0x8e
    c102:	4622      	mov	r2, r4
    c104:	4921      	ldr	r1, [pc, #132]	; (c18c <z_set_timeout_expiry+0xb8>)
    c106:	4822      	ldr	r0, [pc, #136]	; (c190 <z_set_timeout_expiry+0xbc>)
    c108:	f002 f8df 	bl	e2ca <assert_print>
    c10c:	491d      	ldr	r1, [pc, #116]	; (c184 <z_set_timeout_expiry+0xb0>)
    c10e:	4821      	ldr	r0, [pc, #132]	; (c194 <z_set_timeout_expiry+0xc0>)
    c110:	f002 f8db 	bl	e2ca <assert_print>
    c114:	218e      	movs	r1, #142	; 0x8e
    c116:	4620      	mov	r0, r4
    c118:	f002 f8d0 	bl	e2bc <assert_post_action>
    c11c:	e7eb      	b.n	c0f6 <z_set_timeout_expiry+0x22>
		int next_to = next_timeout();
		bool sooner = (next_to == K_TICKS_FOREVER)
			      || (ticks <= next_to);
    c11e:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
    c120:	f004 0401 	and.w	r4, r4, #1
		 * SMP can't use this optimization though: we don't
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    c124:	2801      	cmp	r0, #1
    c126:	dd00      	ble.n	c12a <z_set_timeout_expiry+0x56>
    c128:	b99c      	cbnz	r4, c152 <z_set_timeout_expiry+0x7e>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    c12a:	4816      	ldr	r0, [pc, #88]	; (c184 <z_set_timeout_expiry+0xb0>)
    c12c:	f7fd fea2 	bl	9e74 <z_spin_unlock_valid>
    c130:	b1b0      	cbz	r0, c160 <z_set_timeout_expiry+0x8c>
	__asm__ volatile(
    c132:	f387 8811 	msr	BASEPRI, r7
    c136:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    c13a:	2501      	movs	r5, #1
    c13c:	462c      	mov	r4, r5
    c13e:	b9fd      	cbnz	r5, c180 <z_set_timeout_expiry+0xac>
		int next_to = next_timeout();
    c140:	f7ff fe12 	bl	bd68 <next_timeout>
			      || (ticks <= next_to);
    c144:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    c148:	d0e9      	beq.n	c11e <z_set_timeout_expiry+0x4a>
    c14a:	42b0      	cmp	r0, r6
    c14c:	dbe8      	blt.n	c120 <z_set_timeout_expiry+0x4c>
    c14e:	2401      	movs	r4, #1
    c150:	e7e6      	b.n	c120 <z_set_timeout_expiry+0x4c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    c152:	4641      	mov	r1, r8
    c154:	42b0      	cmp	r0, r6
    c156:	bfa8      	it	ge
    c158:	4630      	movge	r0, r6
    c15a:	f7fb fadb 	bl	7714 <sys_clock_set_timeout>
    c15e:	e7e4      	b.n	c12a <z_set_timeout_expiry+0x56>
    c160:	4c09      	ldr	r4, [pc, #36]	; (c188 <z_set_timeout_expiry+0xb4>)
    c162:	23b9      	movs	r3, #185	; 0xb9
    c164:	4622      	mov	r2, r4
    c166:	490c      	ldr	r1, [pc, #48]	; (c198 <z_set_timeout_expiry+0xc4>)
    c168:	4809      	ldr	r0, [pc, #36]	; (c190 <z_set_timeout_expiry+0xbc>)
    c16a:	f002 f8ae 	bl	e2ca <assert_print>
    c16e:	4905      	ldr	r1, [pc, #20]	; (c184 <z_set_timeout_expiry+0xb0>)
    c170:	480a      	ldr	r0, [pc, #40]	; (c19c <z_set_timeout_expiry+0xc8>)
    c172:	f002 f8aa 	bl	e2ca <assert_print>
    c176:	21b9      	movs	r1, #185	; 0xb9
    c178:	4620      	mov	r0, r4
    c17a:	f002 f89f 	bl	e2bc <assert_post_action>
    c17e:	e7d8      	b.n	c132 <z_set_timeout_expiry+0x5e>
		}
	}
}
    c180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c184:	200051a8 	.word	0x200051a8
    c188:	0000ff04 	.word	0x0000ff04
    c18c:	0000ff64 	.word	0x0000ff64
    c190:	0000fd58 	.word	0x0000fd58
    c194:	0000ff7c 	.word	0x0000ff7c
    c198:	0000ff34 	.word	0x0000ff34
    c19c:	0000ff4c 	.word	0x0000ff4c

0000c1a0 <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
    c1a0:	b570      	push	{r4, r5, r6, lr}
    c1a2:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    c1a4:	f7fe fdbe 	bl	ad24 <z_time_slice>
	__asm__ volatile(
    c1a8:	f04f 0320 	mov.w	r3, #32
    c1ac:	f3ef 8511 	mrs	r5, BASEPRI
    c1b0:	f383 8812 	msr	BASEPRI_MAX, r3
    c1b4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c1b8:	4854      	ldr	r0, [pc, #336]	; (c30c <sys_clock_announce+0x16c>)
    c1ba:	f7fd fe4b 	bl	9e54 <z_spin_lock_valid>
    c1be:	b128      	cbz	r0, c1cc <sys_clock_announce+0x2c>
	z_spin_lock_set_owner(l);
    c1c0:	4852      	ldr	r0, [pc, #328]	; (c30c <sys_clock_announce+0x16c>)
    c1c2:	f7fd fe67 	bl	9e94 <z_spin_lock_set_owner>
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    c1c6:	4b52      	ldr	r3, [pc, #328]	; (c310 <sys_clock_announce+0x170>)
    c1c8:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    c1ca:	e022      	b.n	c212 <sys_clock_announce+0x72>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c1cc:	4e51      	ldr	r6, [pc, #324]	; (c314 <sys_clock_announce+0x174>)
    c1ce:	238e      	movs	r3, #142	; 0x8e
    c1d0:	4632      	mov	r2, r6
    c1d2:	4951      	ldr	r1, [pc, #324]	; (c318 <sys_clock_announce+0x178>)
    c1d4:	4851      	ldr	r0, [pc, #324]	; (c31c <sys_clock_announce+0x17c>)
    c1d6:	f002 f878 	bl	e2ca <assert_print>
    c1da:	494c      	ldr	r1, [pc, #304]	; (c30c <sys_clock_announce+0x16c>)
    c1dc:	4850      	ldr	r0, [pc, #320]	; (c320 <sys_clock_announce+0x180>)
    c1de:	f002 f874 	bl	e2ca <assert_print>
    c1e2:	218e      	movs	r1, #142	; 0x8e
    c1e4:	4630      	mov	r0, r6
    c1e6:	f002 f869 	bl	e2bc <assert_post_action>
    c1ea:	e7e9      	b.n	c1c0 <sys_clock_announce+0x20>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    c1ec:	4e49      	ldr	r6, [pc, #292]	; (c314 <sys_clock_announce+0x174>)
    c1ee:	23b9      	movs	r3, #185	; 0xb9
    c1f0:	4632      	mov	r2, r6
    c1f2:	494c      	ldr	r1, [pc, #304]	; (c324 <sys_clock_announce+0x184>)
    c1f4:	4849      	ldr	r0, [pc, #292]	; (c31c <sys_clock_announce+0x17c>)
    c1f6:	f002 f868 	bl	e2ca <assert_print>
    c1fa:	4944      	ldr	r1, [pc, #272]	; (c30c <sys_clock_announce+0x16c>)
    c1fc:	484a      	ldr	r0, [pc, #296]	; (c328 <sys_clock_announce+0x188>)
    c1fe:	f002 f864 	bl	e2ca <assert_print>
    c202:	21b9      	movs	r1, #185	; 0xb9
    c204:	4630      	mov	r0, r6
    c206:	f002 f859 	bl	e2bc <assert_post_action>
    c20a:	e027      	b.n	c25c <sys_clock_announce+0xbc>
	z_spin_lock_set_owner(l);
    c20c:	483f      	ldr	r0, [pc, #252]	; (c30c <sys_clock_announce+0x16c>)
    c20e:	f7fd fe41 	bl	9e94 <z_spin_lock_set_owner>
    c212:	f7ff fd87 	bl	bd24 <first>
    c216:	4604      	mov	r4, r0
    c218:	2800      	cmp	r0, #0
    c21a:	d043      	beq.n	c2a4 <sys_clock_announce+0x104>
    c21c:	6902      	ldr	r2, [r0, #16]
    c21e:	6941      	ldr	r1, [r0, #20]
    c220:	4b3b      	ldr	r3, [pc, #236]	; (c310 <sys_clock_announce+0x170>)
    c222:	681b      	ldr	r3, [r3, #0]
    c224:	17d8      	asrs	r0, r3, #31
    c226:	4293      	cmp	r3, r2
    c228:	eb70 0101 	sbcs.w	r1, r0, r1
    c22c:	db3a      	blt.n	c2a4 <sys_clock_announce+0x104>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    c22e:	483f      	ldr	r0, [pc, #252]	; (c32c <sys_clock_announce+0x18c>)
    c230:	6801      	ldr	r1, [r0, #0]
    c232:	6846      	ldr	r6, [r0, #4]
    c234:	1889      	adds	r1, r1, r2
    c236:	eb46 76e2 	adc.w	r6, r6, r2, asr #31
    c23a:	6001      	str	r1, [r0, #0]
    c23c:	6046      	str	r6, [r0, #4]
		announce_remaining -= dt;
    c23e:	1a9b      	subs	r3, r3, r2
    c240:	4a33      	ldr	r2, [pc, #204]	; (c310 <sys_clock_announce+0x170>)
    c242:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
    c244:	2200      	movs	r2, #0
    c246:	2300      	movs	r3, #0
    c248:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    c24c:	4620      	mov	r0, r4
    c24e:	f002 ff0b 	bl	f068 <remove_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    c252:	482e      	ldr	r0, [pc, #184]	; (c30c <sys_clock_announce+0x16c>)
    c254:	f7fd fe0e 	bl	9e74 <z_spin_unlock_valid>
    c258:	2800      	cmp	r0, #0
    c25a:	d0c7      	beq.n	c1ec <sys_clock_announce+0x4c>
	__asm__ volatile(
    c25c:	f385 8811 	msr	BASEPRI, r5
    c260:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
    c264:	68a3      	ldr	r3, [r4, #8]
    c266:	4620      	mov	r0, r4
    c268:	4798      	blx	r3
	__asm__ volatile(
    c26a:	f04f 0320 	mov.w	r3, #32
    c26e:	f3ef 8511 	mrs	r5, BASEPRI
    c272:	f383 8812 	msr	BASEPRI_MAX, r3
    c276:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c27a:	4824      	ldr	r0, [pc, #144]	; (c30c <sys_clock_announce+0x16c>)
    c27c:	f7fd fdea 	bl	9e54 <z_spin_lock_valid>
    c280:	2800      	cmp	r0, #0
    c282:	d1c3      	bne.n	c20c <sys_clock_announce+0x6c>
    c284:	4c23      	ldr	r4, [pc, #140]	; (c314 <sys_clock_announce+0x174>)
    c286:	238e      	movs	r3, #142	; 0x8e
    c288:	4622      	mov	r2, r4
    c28a:	4923      	ldr	r1, [pc, #140]	; (c318 <sys_clock_announce+0x178>)
    c28c:	4823      	ldr	r0, [pc, #140]	; (c31c <sys_clock_announce+0x17c>)
    c28e:	f002 f81c 	bl	e2ca <assert_print>
    c292:	491e      	ldr	r1, [pc, #120]	; (c30c <sys_clock_announce+0x16c>)
    c294:	4822      	ldr	r0, [pc, #136]	; (c320 <sys_clock_announce+0x180>)
    c296:	f002 f818 	bl	e2ca <assert_print>
    c29a:	218e      	movs	r1, #142	; 0x8e
    c29c:	4620      	mov	r0, r4
    c29e:	f002 f80d 	bl	e2bc <assert_post_action>
    c2a2:	e7b3      	b.n	c20c <sys_clock_announce+0x6c>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
    c2a4:	b144      	cbz	r4, c2b8 <sys_clock_announce+0x118>
		first()->dticks -= announce_remaining;
    c2a6:	4b1a      	ldr	r3, [pc, #104]	; (c310 <sys_clock_announce+0x170>)
    c2a8:	6819      	ldr	r1, [r3, #0]
    c2aa:	6923      	ldr	r3, [r4, #16]
    c2ac:	6962      	ldr	r2, [r4, #20]
    c2ae:	1a5b      	subs	r3, r3, r1
    c2b0:	eb62 72e1 	sbc.w	r2, r2, r1, asr #31
    c2b4:	6123      	str	r3, [r4, #16]
    c2b6:	6162      	str	r2, [r4, #20]
	}

	curr_tick += announce_remaining;
    c2b8:	4a1c      	ldr	r2, [pc, #112]	; (c32c <sys_clock_announce+0x18c>)
    c2ba:	4e15      	ldr	r6, [pc, #84]	; (c310 <sys_clock_announce+0x170>)
    c2bc:	6830      	ldr	r0, [r6, #0]
    c2be:	6813      	ldr	r3, [r2, #0]
    c2c0:	6851      	ldr	r1, [r2, #4]
    c2c2:	181b      	adds	r3, r3, r0
    c2c4:	eb41 71e0 	adc.w	r1, r1, r0, asr #31
    c2c8:	6013      	str	r3, [r2, #0]
    c2ca:	6051      	str	r1, [r2, #4]
	announce_remaining = 0;
    c2cc:	2400      	movs	r4, #0
    c2ce:	6034      	str	r4, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
    c2d0:	f7ff fd4a 	bl	bd68 <next_timeout>
    c2d4:	4621      	mov	r1, r4
    c2d6:	f7fb fa1d 	bl	7714 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    c2da:	480c      	ldr	r0, [pc, #48]	; (c30c <sys_clock_announce+0x16c>)
    c2dc:	f7fd fdca 	bl	9e74 <z_spin_unlock_valid>
    c2e0:	b120      	cbz	r0, c2ec <sys_clock_announce+0x14c>
	__asm__ volatile(
    c2e2:	f385 8811 	msr	BASEPRI, r5
    c2e6:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    c2ea:	bd70      	pop	{r4, r5, r6, pc}
    c2ec:	4c09      	ldr	r4, [pc, #36]	; (c314 <sys_clock_announce+0x174>)
    c2ee:	23b9      	movs	r3, #185	; 0xb9
    c2f0:	4622      	mov	r2, r4
    c2f2:	490c      	ldr	r1, [pc, #48]	; (c324 <sys_clock_announce+0x184>)
    c2f4:	4809      	ldr	r0, [pc, #36]	; (c31c <sys_clock_announce+0x17c>)
    c2f6:	f001 ffe8 	bl	e2ca <assert_print>
    c2fa:	4904      	ldr	r1, [pc, #16]	; (c30c <sys_clock_announce+0x16c>)
    c2fc:	480a      	ldr	r0, [pc, #40]	; (c328 <sys_clock_announce+0x188>)
    c2fe:	f001 ffe4 	bl	e2ca <assert_print>
    c302:	21b9      	movs	r1, #185	; 0xb9
    c304:	4620      	mov	r0, r4
    c306:	f001 ffd9 	bl	e2bc <assert_post_action>
    c30a:	e7ea      	b.n	c2e2 <sys_clock_announce+0x142>
    c30c:	200051a8 	.word	0x200051a8
    c310:	200051a4 	.word	0x200051a4
    c314:	0000ff04 	.word	0x0000ff04
    c318:	0000ff64 	.word	0x0000ff64
    c31c:	0000fd58 	.word	0x0000fd58
    c320:	0000ff7c 	.word	0x0000ff7c
    c324:	0000ff34 	.word	0x0000ff34
    c328:	0000ff4c 	.word	0x0000ff4c
    c32c:	200045f8 	.word	0x200045f8

0000c330 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    c330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
    c332:	2600      	movs	r6, #0
	__asm__ volatile(
    c334:	f04f 0320 	mov.w	r3, #32
    c338:	f3ef 8711 	mrs	r7, BASEPRI
    c33c:	f383 8812 	msr	BASEPRI_MAX, r3
    c340:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c344:	481f      	ldr	r0, [pc, #124]	; (c3c4 <sys_clock_tick_get+0x94>)
    c346:	f7fd fd85 	bl	9e54 <z_spin_lock_valid>
    c34a:	b128      	cbz	r0, c358 <sys_clock_tick_get+0x28>
	z_spin_lock_set_owner(l);
    c34c:	481d      	ldr	r0, [pc, #116]	; (c3c4 <sys_clock_tick_get+0x94>)
    c34e:	f7fd fda1 	bl	9e94 <z_spin_lock_set_owner>
	uint64_t t = 0U;
    c352:	2400      	movs	r4, #0
    c354:	4625      	mov	r5, r4
	return k;
    c356:	e014      	b.n	c382 <sys_clock_tick_get+0x52>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c358:	4c1b      	ldr	r4, [pc, #108]	; (c3c8 <sys_clock_tick_get+0x98>)
    c35a:	238e      	movs	r3, #142	; 0x8e
    c35c:	4622      	mov	r2, r4
    c35e:	491b      	ldr	r1, [pc, #108]	; (c3cc <sys_clock_tick_get+0x9c>)
    c360:	481b      	ldr	r0, [pc, #108]	; (c3d0 <sys_clock_tick_get+0xa0>)
    c362:	f001 ffb2 	bl	e2ca <assert_print>
    c366:	4917      	ldr	r1, [pc, #92]	; (c3c4 <sys_clock_tick_get+0x94>)
    c368:	481a      	ldr	r0, [pc, #104]	; (c3d4 <sys_clock_tick_get+0xa4>)
    c36a:	f001 ffae 	bl	e2ca <assert_print>
    c36e:	218e      	movs	r1, #142	; 0x8e
    c370:	4620      	mov	r0, r4
    c372:	f001 ffa3 	bl	e2bc <assert_post_action>
    c376:	e7e9      	b.n	c34c <sys_clock_tick_get+0x1c>
	__asm__ volatile(
    c378:	f387 8811 	msr	BASEPRI, r7
    c37c:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    c380:	2601      	movs	r6, #1
    c382:	b9e6      	cbnz	r6, c3be <sys_clock_tick_get+0x8e>
		t = curr_tick + sys_clock_elapsed();
    c384:	f7fb f9f8 	bl	7778 <sys_clock_elapsed>
    c388:	4b13      	ldr	r3, [pc, #76]	; (c3d8 <sys_clock_tick_get+0xa8>)
    c38a:	681c      	ldr	r4, [r3, #0]
    c38c:	685d      	ldr	r5, [r3, #4]
    c38e:	1904      	adds	r4, r0, r4
    c390:	f145 0500 	adc.w	r5, r5, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    c394:	480b      	ldr	r0, [pc, #44]	; (c3c4 <sys_clock_tick_get+0x94>)
    c396:	f7fd fd6d 	bl	9e74 <z_spin_unlock_valid>
    c39a:	2800      	cmp	r0, #0
    c39c:	d1ec      	bne.n	c378 <sys_clock_tick_get+0x48>
    c39e:	4e0a      	ldr	r6, [pc, #40]	; (c3c8 <sys_clock_tick_get+0x98>)
    c3a0:	23b9      	movs	r3, #185	; 0xb9
    c3a2:	4632      	mov	r2, r6
    c3a4:	490d      	ldr	r1, [pc, #52]	; (c3dc <sys_clock_tick_get+0xac>)
    c3a6:	480a      	ldr	r0, [pc, #40]	; (c3d0 <sys_clock_tick_get+0xa0>)
    c3a8:	f001 ff8f 	bl	e2ca <assert_print>
    c3ac:	4905      	ldr	r1, [pc, #20]	; (c3c4 <sys_clock_tick_get+0x94>)
    c3ae:	480c      	ldr	r0, [pc, #48]	; (c3e0 <sys_clock_tick_get+0xb0>)
    c3b0:	f001 ff8b 	bl	e2ca <assert_print>
    c3b4:	21b9      	movs	r1, #185	; 0xb9
    c3b6:	4630      	mov	r0, r6
    c3b8:	f001 ff80 	bl	e2bc <assert_post_action>
    c3bc:	e7dc      	b.n	c378 <sys_clock_tick_get+0x48>
	}
	return t;
}
    c3be:	4620      	mov	r0, r4
    c3c0:	4629      	mov	r1, r5
    c3c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c3c4:	200051a8 	.word	0x200051a8
    c3c8:	0000ff04 	.word	0x0000ff04
    c3cc:	0000ff64 	.word	0x0000ff64
    c3d0:	0000fd58 	.word	0x0000fd58
    c3d4:	0000ff7c 	.word	0x0000ff7c
    c3d8:	200045f8 	.word	0x200045f8
    c3dc:	0000ff34 	.word	0x0000ff34
    c3e0:	0000ff4c 	.word	0x0000ff4c

0000c3e4 <k_thread_system_pool_assign>:
	return ret;
}

void k_thread_system_pool_assign(struct k_thread *thread)
{
	thread->resource_pool = _SYSTEM_HEAP;
    c3e4:	4b01      	ldr	r3, [pc, #4]	; (c3ec <k_thread_system_pool_assign+0x8>)
    c3e6:	f8c0 30a4 	str.w	r3, [r0, #164]	; 0xa4
}
    c3ea:	4770      	bx	lr
    c3ec:	200041c4 	.word	0x200041c4

0000c3f0 <boot_banner>:
#define BOOT_DELAY_BANNER ""
#endif

#if defined(CONFIG_BOOT_DELAY) || CONFIG_BOOT_DELAY > 0
void boot_banner(void)
{
    c3f0:	b508      	push	{r3, lr}
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    c3f2:	4a03      	ldr	r2, [pc, #12]	; (c400 <boot_banner+0x10>)
    c3f4:	4903      	ldr	r1, [pc, #12]	; (c404 <boot_banner+0x14>)
    c3f6:	4804      	ldr	r0, [pc, #16]	; (c408 <boot_banner+0x18>)
    c3f8:	f001 fe5e 	bl	e0b8 <printk>
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
    c3fc:	bd08      	pop	{r3, pc}
    c3fe:	bf00      	nop
    c400:	00010c64 	.word	0x00010c64
    c404:	00011950 	.word	0x00011950
    c408:	00011960 	.word	0x00011960

0000c40c <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
    c40c:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
    c40e:	4c0f      	ldr	r4, [pc, #60]	; (c44c <statics_init+0x40>)
    c410:	e008      	b.n	c424 <statics_init+0x18>
    c412:	4b0f      	ldr	r3, [pc, #60]	; (c450 <statics_init+0x44>)
    c414:	429c      	cmp	r4, r3
    c416:	d217      	bcs.n	c448 <statics_init+0x3c>
		}

		if (do_clear)
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    c418:	68a2      	ldr	r2, [r4, #8]
    c41a:	6861      	ldr	r1, [r4, #4]
    c41c:	4620      	mov	r0, r4
    c41e:	f002 fe48 	bl	f0b2 <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
    c422:	3418      	adds	r4, #24
    c424:	4b0a      	ldr	r3, [pc, #40]	; (c450 <statics_init+0x44>)
    c426:	429c      	cmp	r4, r3
    c428:	d9f3      	bls.n	c412 <statics_init+0x6>
    c42a:	4d0a      	ldr	r5, [pc, #40]	; (c454 <statics_init+0x48>)
    c42c:	2318      	movs	r3, #24
    c42e:	462a      	mov	r2, r5
    c430:	4909      	ldr	r1, [pc, #36]	; (c458 <statics_init+0x4c>)
    c432:	480a      	ldr	r0, [pc, #40]	; (c45c <statics_init+0x50>)
    c434:	f001 ff49 	bl	e2ca <assert_print>
    c438:	4809      	ldr	r0, [pc, #36]	; (c460 <statics_init+0x54>)
    c43a:	f001 ff46 	bl	e2ca <assert_print>
    c43e:	2118      	movs	r1, #24
    c440:	4628      	mov	r0, r5
    c442:	f001 ff3b 	bl	e2bc <assert_post_action>
    c446:	e7e4      	b.n	c412 <statics_init+0x6>
		}
	}
	return 0;
}
    c448:	2000      	movs	r0, #0
    c44a:	bd38      	pop	{r3, r4, r5, pc}
    c44c:	200041c4 	.word	0x200041c4
    c450:	200041dc 	.word	0x200041dc
    c454:	00011988 	.word	0x00011988
    c458:	000119ac 	.word	0x000119ac
    c45c:	0000fd58 	.word	0x0000fd58
    c460:	000114d0 	.word	0x000114d0

0000c464 <acos>:
    c464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c466:	4604      	mov	r4, r0
    c468:	460d      	mov	r5, r1
    c46a:	f7f4 fcf5 	bl	e58 <__ieee754_acos>
    c46e:	4b11      	ldr	r3, [pc, #68]	; (c4b4 <acos+0x50>)
    c470:	f993 3000 	ldrsb.w	r3, [r3]
    c474:	3301      	adds	r3, #1
    c476:	4606      	mov	r6, r0
    c478:	460f      	mov	r7, r1
    c47a:	d018      	beq.n	c4ae <acos+0x4a>
    c47c:	4622      	mov	r2, r4
    c47e:	462b      	mov	r3, r5
    c480:	4620      	mov	r0, r4
    c482:	4629      	mov	r1, r5
    c484:	f7f4 fb4c 	bl	b20 <__aeabi_dcmpun>
    c488:	b988      	cbnz	r0, c4ae <acos+0x4a>
    c48a:	4620      	mov	r0, r4
    c48c:	4629      	mov	r1, r5
    c48e:	f002 fe18 	bl	f0c2 <fabs>
    c492:	4b09      	ldr	r3, [pc, #36]	; (c4b8 <acos+0x54>)
    c494:	2200      	movs	r2, #0
    c496:	f7f4 fb39 	bl	b0c <__aeabi_dcmpgt>
    c49a:	b140      	cbz	r0, c4ae <acos+0x4a>
    c49c:	f002 f88f 	bl	e5be <__errno>
    c4a0:	2321      	movs	r3, #33	; 0x21
    c4a2:	6003      	str	r3, [r0, #0]
    c4a4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    c4a8:	4804      	ldr	r0, [pc, #16]	; (c4bc <acos+0x58>)
    c4aa:	f000 b98f 	b.w	c7cc <nan>
    c4ae:	4630      	mov	r0, r6
    c4b0:	4639      	mov	r1, r7
    c4b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c4b4:	200041ac 	.word	0x200041ac
    c4b8:	3ff00000 	.word	0x3ff00000
    c4bc:	00011cb0 	.word	0x00011cb0

0000c4c0 <pow>:
    c4c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    c4c4:	461f      	mov	r7, r3
    c4c6:	4680      	mov	r8, r0
    c4c8:	4689      	mov	r9, r1
    c4ca:	4616      	mov	r6, r2
    c4cc:	f7f4 ff10 	bl	12f0 <__ieee754_pow>
    c4d0:	4b4d      	ldr	r3, [pc, #308]	; (c608 <pow+0x148>)
    c4d2:	f993 3000 	ldrsb.w	r3, [r3]
    c4d6:	3301      	adds	r3, #1
    c4d8:	4604      	mov	r4, r0
    c4da:	460d      	mov	r5, r1
    c4dc:	d015      	beq.n	c50a <pow+0x4a>
    c4de:	4632      	mov	r2, r6
    c4e0:	463b      	mov	r3, r7
    c4e2:	4630      	mov	r0, r6
    c4e4:	4639      	mov	r1, r7
    c4e6:	f7f4 fb1b 	bl	b20 <__aeabi_dcmpun>
    c4ea:	b970      	cbnz	r0, c50a <pow+0x4a>
    c4ec:	4642      	mov	r2, r8
    c4ee:	464b      	mov	r3, r9
    c4f0:	4640      	mov	r0, r8
    c4f2:	4649      	mov	r1, r9
    c4f4:	f7f4 fb14 	bl	b20 <__aeabi_dcmpun>
    c4f8:	2200      	movs	r2, #0
    c4fa:	2300      	movs	r3, #0
    c4fc:	b148      	cbz	r0, c512 <pow+0x52>
    c4fe:	4630      	mov	r0, r6
    c500:	4639      	mov	r1, r7
    c502:	f7f4 fadb 	bl	abc <__aeabi_dcmpeq>
    c506:	2800      	cmp	r0, #0
    c508:	d17b      	bne.n	c602 <pow+0x142>
    c50a:	4620      	mov	r0, r4
    c50c:	4629      	mov	r1, r5
    c50e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    c512:	4640      	mov	r0, r8
    c514:	4649      	mov	r1, r9
    c516:	f7f4 fad1 	bl	abc <__aeabi_dcmpeq>
    c51a:	b1e0      	cbz	r0, c556 <pow+0x96>
    c51c:	2200      	movs	r2, #0
    c51e:	2300      	movs	r3, #0
    c520:	4630      	mov	r0, r6
    c522:	4639      	mov	r1, r7
    c524:	f7f4 faca 	bl	abc <__aeabi_dcmpeq>
    c528:	2800      	cmp	r0, #0
    c52a:	d16a      	bne.n	c602 <pow+0x142>
    c52c:	4630      	mov	r0, r6
    c52e:	4639      	mov	r1, r7
    c530:	f002 fdca 	bl	f0c8 <finite>
    c534:	2800      	cmp	r0, #0
    c536:	d0e8      	beq.n	c50a <pow+0x4a>
    c538:	2200      	movs	r2, #0
    c53a:	2300      	movs	r3, #0
    c53c:	4630      	mov	r0, r6
    c53e:	4639      	mov	r1, r7
    c540:	f7f4 fac6 	bl	ad0 <__aeabi_dcmplt>
    c544:	2800      	cmp	r0, #0
    c546:	d0e0      	beq.n	c50a <pow+0x4a>
    c548:	f002 f839 	bl	e5be <__errno>
    c54c:	2321      	movs	r3, #33	; 0x21
    c54e:	6003      	str	r3, [r0, #0]
    c550:	2400      	movs	r4, #0
    c552:	4d2e      	ldr	r5, [pc, #184]	; (c60c <pow+0x14c>)
    c554:	e7d9      	b.n	c50a <pow+0x4a>
    c556:	4620      	mov	r0, r4
    c558:	4629      	mov	r1, r5
    c55a:	f002 fdb5 	bl	f0c8 <finite>
    c55e:	bba8      	cbnz	r0, c5cc <pow+0x10c>
    c560:	4640      	mov	r0, r8
    c562:	4649      	mov	r1, r9
    c564:	f002 fdb0 	bl	f0c8 <finite>
    c568:	b380      	cbz	r0, c5cc <pow+0x10c>
    c56a:	4630      	mov	r0, r6
    c56c:	4639      	mov	r1, r7
    c56e:	f002 fdab 	bl	f0c8 <finite>
    c572:	b358      	cbz	r0, c5cc <pow+0x10c>
    c574:	4622      	mov	r2, r4
    c576:	462b      	mov	r3, r5
    c578:	4620      	mov	r0, r4
    c57a:	4629      	mov	r1, r5
    c57c:	f7f4 fad0 	bl	b20 <__aeabi_dcmpun>
    c580:	b160      	cbz	r0, c59c <pow+0xdc>
    c582:	f002 f81c 	bl	e5be <__errno>
    c586:	2321      	movs	r3, #33	; 0x21
    c588:	6003      	str	r3, [r0, #0]
    c58a:	2200      	movs	r2, #0
    c58c:	2300      	movs	r3, #0
    c58e:	4610      	mov	r0, r2
    c590:	4619      	mov	r1, r3
    c592:	f7f4 f8eb 	bl	76c <__aeabi_ddiv>
    c596:	4604      	mov	r4, r0
    c598:	460d      	mov	r5, r1
    c59a:	e7b6      	b.n	c50a <pow+0x4a>
    c59c:	f002 f80f 	bl	e5be <__errno>
    c5a0:	2322      	movs	r3, #34	; 0x22
    c5a2:	6003      	str	r3, [r0, #0]
    c5a4:	2200      	movs	r2, #0
    c5a6:	2300      	movs	r3, #0
    c5a8:	4640      	mov	r0, r8
    c5aa:	4649      	mov	r1, r9
    c5ac:	f7f4 fa90 	bl	ad0 <__aeabi_dcmplt>
    c5b0:	2400      	movs	r4, #0
    c5b2:	b148      	cbz	r0, c5c8 <pow+0x108>
    c5b4:	4630      	mov	r0, r6
    c5b6:	4639      	mov	r1, r7
    c5b8:	f000 f90e 	bl	c7d8 <rint>
    c5bc:	4632      	mov	r2, r6
    c5be:	463b      	mov	r3, r7
    c5c0:	f7f4 fa7c 	bl	abc <__aeabi_dcmpeq>
    c5c4:	2800      	cmp	r0, #0
    c5c6:	d0c4      	beq.n	c552 <pow+0x92>
    c5c8:	4d11      	ldr	r5, [pc, #68]	; (c610 <pow+0x150>)
    c5ca:	e79e      	b.n	c50a <pow+0x4a>
    c5cc:	2200      	movs	r2, #0
    c5ce:	2300      	movs	r3, #0
    c5d0:	4620      	mov	r0, r4
    c5d2:	4629      	mov	r1, r5
    c5d4:	f7f4 fa72 	bl	abc <__aeabi_dcmpeq>
    c5d8:	2800      	cmp	r0, #0
    c5da:	d096      	beq.n	c50a <pow+0x4a>
    c5dc:	4640      	mov	r0, r8
    c5de:	4649      	mov	r1, r9
    c5e0:	f002 fd72 	bl	f0c8 <finite>
    c5e4:	2800      	cmp	r0, #0
    c5e6:	d090      	beq.n	c50a <pow+0x4a>
    c5e8:	4630      	mov	r0, r6
    c5ea:	4639      	mov	r1, r7
    c5ec:	f002 fd6c 	bl	f0c8 <finite>
    c5f0:	2800      	cmp	r0, #0
    c5f2:	d08a      	beq.n	c50a <pow+0x4a>
    c5f4:	f001 ffe3 	bl	e5be <__errno>
    c5f8:	2322      	movs	r3, #34	; 0x22
    c5fa:	6003      	str	r3, [r0, #0]
    c5fc:	2400      	movs	r4, #0
    c5fe:	2500      	movs	r5, #0
    c600:	e783      	b.n	c50a <pow+0x4a>
    c602:	4d04      	ldr	r5, [pc, #16]	; (c614 <pow+0x154>)
    c604:	2400      	movs	r4, #0
    c606:	e780      	b.n	c50a <pow+0x4a>
    c608:	200041ac 	.word	0x200041ac
    c60c:	fff00000 	.word	0xfff00000
    c610:	7ff00000 	.word	0x7ff00000
    c614:	3ff00000 	.word	0x3ff00000

0000c618 <sqrt>:
    c618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c61a:	4606      	mov	r6, r0
    c61c:	460f      	mov	r7, r1
    c61e:	f000 f827 	bl	c670 <__ieee754_sqrt>
    c622:	4b12      	ldr	r3, [pc, #72]	; (c66c <sqrt+0x54>)
    c624:	f993 3000 	ldrsb.w	r3, [r3]
    c628:	3301      	adds	r3, #1
    c62a:	4604      	mov	r4, r0
    c62c:	460d      	mov	r5, r1
    c62e:	d019      	beq.n	c664 <sqrt+0x4c>
    c630:	4632      	mov	r2, r6
    c632:	463b      	mov	r3, r7
    c634:	4630      	mov	r0, r6
    c636:	4639      	mov	r1, r7
    c638:	f7f4 fa72 	bl	b20 <__aeabi_dcmpun>
    c63c:	b990      	cbnz	r0, c664 <sqrt+0x4c>
    c63e:	2200      	movs	r2, #0
    c640:	2300      	movs	r3, #0
    c642:	4630      	mov	r0, r6
    c644:	4639      	mov	r1, r7
    c646:	f7f4 fa43 	bl	ad0 <__aeabi_dcmplt>
    c64a:	b158      	cbz	r0, c664 <sqrt+0x4c>
    c64c:	f001 ffb7 	bl	e5be <__errno>
    c650:	2321      	movs	r3, #33	; 0x21
    c652:	6003      	str	r3, [r0, #0]
    c654:	2200      	movs	r2, #0
    c656:	2300      	movs	r3, #0
    c658:	4610      	mov	r0, r2
    c65a:	4619      	mov	r1, r3
    c65c:	f7f4 f886 	bl	76c <__aeabi_ddiv>
    c660:	4604      	mov	r4, r0
    c662:	460d      	mov	r5, r1
    c664:	4620      	mov	r0, r4
    c666:	4629      	mov	r1, r5
    c668:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c66a:	bf00      	nop
    c66c:	200041ac 	.word	0x200041ac

0000c670 <__ieee754_sqrt>:
    c670:	f8df c154 	ldr.w	ip, [pc, #340]	; c7c8 <__ieee754_sqrt+0x158>
    c674:	ea3c 0c01 	bics.w	ip, ip, r1
    c678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c67c:	460a      	mov	r2, r1
    c67e:	4606      	mov	r6, r0
    c680:	460d      	mov	r5, r1
    c682:	460c      	mov	r4, r1
    c684:	4607      	mov	r7, r0
    c686:	4603      	mov	r3, r0
    c688:	d10f      	bne.n	c6aa <__ieee754_sqrt+0x3a>
    c68a:	4602      	mov	r2, r0
    c68c:	460b      	mov	r3, r1
    c68e:	f7f3 ff43 	bl	518 <__aeabi_dmul>
    c692:	4602      	mov	r2, r0
    c694:	460b      	mov	r3, r1
    c696:	4630      	mov	r0, r6
    c698:	4629      	mov	r1, r5
    c69a:	f7f3 fd87 	bl	1ac <__adddf3>
    c69e:	4606      	mov	r6, r0
    c6a0:	460d      	mov	r5, r1
    c6a2:	4630      	mov	r0, r6
    c6a4:	4629      	mov	r1, r5
    c6a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c6aa:	2900      	cmp	r1, #0
    c6ac:	dc0e      	bgt.n	c6cc <__ieee754_sqrt+0x5c>
    c6ae:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
    c6b2:	ea5c 0707 	orrs.w	r7, ip, r7
    c6b6:	d0f4      	beq.n	c6a2 <__ieee754_sqrt+0x32>
    c6b8:	b141      	cbz	r1, c6cc <__ieee754_sqrt+0x5c>
    c6ba:	4602      	mov	r2, r0
    c6bc:	460b      	mov	r3, r1
    c6be:	f7f3 fd73 	bl	1a8 <__aeabi_dsub>
    c6c2:	4602      	mov	r2, r0
    c6c4:	460b      	mov	r3, r1
    c6c6:	f7f4 f851 	bl	76c <__aeabi_ddiv>
    c6ca:	e7e8      	b.n	c69e <__ieee754_sqrt+0x2e>
    c6cc:	1521      	asrs	r1, r4, #20
    c6ce:	d074      	beq.n	c7ba <__ieee754_sqrt+0x14a>
    c6d0:	07cc      	lsls	r4, r1, #31
    c6d2:	f3c2 0213 	ubfx	r2, r2, #0, #20
    c6d6:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
    c6da:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    c6de:	bf5e      	ittt	pl
    c6e0:	0fd9      	lsrpl	r1, r3, #31
    c6e2:	005b      	lslpl	r3, r3, #1
    c6e4:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
    c6e8:	2400      	movs	r4, #0
    c6ea:	0fd9      	lsrs	r1, r3, #31
    c6ec:	eb01 0242 	add.w	r2, r1, r2, lsl #1
    c6f0:	107f      	asrs	r7, r7, #1
    c6f2:	005b      	lsls	r3, r3, #1
    c6f4:	2516      	movs	r5, #22
    c6f6:	4620      	mov	r0, r4
    c6f8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
    c6fc:	1846      	adds	r6, r0, r1
    c6fe:	4296      	cmp	r6, r2
    c700:	bfde      	ittt	le
    c702:	1b92      	suble	r2, r2, r6
    c704:	1870      	addle	r0, r6, r1
    c706:	1864      	addle	r4, r4, r1
    c708:	0052      	lsls	r2, r2, #1
    c70a:	3d01      	subs	r5, #1
    c70c:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
    c710:	ea4f 0151 	mov.w	r1, r1, lsr #1
    c714:	ea4f 0343 	mov.w	r3, r3, lsl #1
    c718:	d1f0      	bne.n	c6fc <__ieee754_sqrt+0x8c>
    c71a:	4629      	mov	r1, r5
    c71c:	f04f 0e20 	mov.w	lr, #32
    c720:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
    c724:	4282      	cmp	r2, r0
    c726:	eb06 0c05 	add.w	ip, r6, r5
    c72a:	dc02      	bgt.n	c732 <__ieee754_sqrt+0xc2>
    c72c:	d113      	bne.n	c756 <__ieee754_sqrt+0xe6>
    c72e:	459c      	cmp	ip, r3
    c730:	d811      	bhi.n	c756 <__ieee754_sqrt+0xe6>
    c732:	f1bc 0f00 	cmp.w	ip, #0
    c736:	eb0c 0506 	add.w	r5, ip, r6
    c73a:	da43      	bge.n	c7c4 <__ieee754_sqrt+0x154>
    c73c:	2d00      	cmp	r5, #0
    c73e:	db41      	blt.n	c7c4 <__ieee754_sqrt+0x154>
    c740:	f100 0801 	add.w	r8, r0, #1
    c744:	1a12      	subs	r2, r2, r0
    c746:	459c      	cmp	ip, r3
    c748:	bf88      	it	hi
    c74a:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
    c74e:	eba3 030c 	sub.w	r3, r3, ip
    c752:	4431      	add	r1, r6
    c754:	4640      	mov	r0, r8
    c756:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
    c75a:	f1be 0e01 	subs.w	lr, lr, #1
    c75e:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
    c762:	ea4f 0343 	mov.w	r3, r3, lsl #1
    c766:	ea4f 0656 	mov.w	r6, r6, lsr #1
    c76a:	d1db      	bne.n	c724 <__ieee754_sqrt+0xb4>
    c76c:	4313      	orrs	r3, r2
    c76e:	d006      	beq.n	c77e <__ieee754_sqrt+0x10e>
    c770:	1c48      	adds	r0, r1, #1
    c772:	bf13      	iteet	ne
    c774:	3101      	addne	r1, #1
    c776:	3401      	addeq	r4, #1
    c778:	4671      	moveq	r1, lr
    c77a:	f021 0101 	bicne.w	r1, r1, #1
    c77e:	1063      	asrs	r3, r4, #1
    c780:	0849      	lsrs	r1, r1, #1
    c782:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
    c786:	07e2      	lsls	r2, r4, #31
    c788:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
    c78c:	bf48      	it	mi
    c78e:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
    c792:	eb03 5507 	add.w	r5, r3, r7, lsl #20
    c796:	460e      	mov	r6, r1
    c798:	e783      	b.n	c6a2 <__ieee754_sqrt+0x32>
    c79a:	0ada      	lsrs	r2, r3, #11
    c79c:	3815      	subs	r0, #21
    c79e:	055b      	lsls	r3, r3, #21
    c7a0:	2a00      	cmp	r2, #0
    c7a2:	d0fa      	beq.n	c79a <__ieee754_sqrt+0x12a>
    c7a4:	02d5      	lsls	r5, r2, #11
    c7a6:	d50a      	bpl.n	c7be <__ieee754_sqrt+0x14e>
    c7a8:	f1c1 0420 	rsb	r4, r1, #32
    c7ac:	fa23 f404 	lsr.w	r4, r3, r4
    c7b0:	1e4d      	subs	r5, r1, #1
    c7b2:	408b      	lsls	r3, r1
    c7b4:	4322      	orrs	r2, r4
    c7b6:	1b41      	subs	r1, r0, r5
    c7b8:	e78a      	b.n	c6d0 <__ieee754_sqrt+0x60>
    c7ba:	4608      	mov	r0, r1
    c7bc:	e7f0      	b.n	c7a0 <__ieee754_sqrt+0x130>
    c7be:	0052      	lsls	r2, r2, #1
    c7c0:	3101      	adds	r1, #1
    c7c2:	e7ef      	b.n	c7a4 <__ieee754_sqrt+0x134>
    c7c4:	4680      	mov	r8, r0
    c7c6:	e7bd      	b.n	c744 <__ieee754_sqrt+0xd4>
    c7c8:	7ff00000 	.word	0x7ff00000

0000c7cc <nan>:
    c7cc:	4901      	ldr	r1, [pc, #4]	; (c7d4 <nan+0x8>)
    c7ce:	2000      	movs	r0, #0
    c7d0:	4770      	bx	lr
    c7d2:	bf00      	nop
    c7d4:	7ff80000 	.word	0x7ff80000

0000c7d8 <rint>:
    c7d8:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
    c7dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    c7de:	f2ac 36ff 	subw	r6, ip, #1023	; 0x3ff
    c7e2:	2e13      	cmp	r6, #19
    c7e4:	4602      	mov	r2, r0
    c7e6:	460b      	mov	r3, r1
    c7e8:	460c      	mov	r4, r1
    c7ea:	4605      	mov	r5, r0
    c7ec:	ea4f 77d1 	mov.w	r7, r1, lsr #31
    c7f0:	dc5a      	bgt.n	c8a8 <rint+0xd0>
    c7f2:	2e00      	cmp	r6, #0
    c7f4:	da2c      	bge.n	c850 <rint+0x78>
    c7f6:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    c7fa:	4301      	orrs	r1, r0
    c7fc:	d024      	beq.n	c848 <rint+0x70>
    c7fe:	f3c3 0113 	ubfx	r1, r3, #0, #20
    c802:	4301      	orrs	r1, r0
    c804:	424d      	negs	r5, r1
    c806:	430d      	orrs	r5, r1
    c808:	0b2d      	lsrs	r5, r5, #12
    c80a:	0c59      	lsrs	r1, r3, #17
    c80c:	0449      	lsls	r1, r1, #17
    c80e:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
    c812:	ea45 0301 	orr.w	r3, r5, r1
    c816:	4934      	ldr	r1, [pc, #208]	; (c8e8 <rint+0x110>)
    c818:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
    c81c:	e9d7 6700 	ldrd	r6, r7, [r7]
    c820:	4639      	mov	r1, r7
    c822:	4630      	mov	r0, r6
    c824:	f7f3 fcc2 	bl	1ac <__adddf3>
    c828:	e9cd 0100 	strd	r0, r1, [sp]
    c82c:	463b      	mov	r3, r7
    c82e:	4632      	mov	r2, r6
    c830:	e9dd 0100 	ldrd	r0, r1, [sp]
    c834:	f7f3 fcb8 	bl	1a8 <__aeabi_dsub>
    c838:	f004 4400 	and.w	r4, r4, #2147483648	; 0x80000000
    c83c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
    c840:	ea43 0704 	orr.w	r7, r3, r4
    c844:	4602      	mov	r2, r0
    c846:	463b      	mov	r3, r7
    c848:	4610      	mov	r0, r2
    c84a:	4619      	mov	r1, r3
    c84c:	b003      	add	sp, #12
    c84e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c850:	4926      	ldr	r1, [pc, #152]	; (c8ec <rint+0x114>)
    c852:	4131      	asrs	r1, r6
    c854:	ea03 0001 	and.w	r0, r3, r1
    c858:	4310      	orrs	r0, r2
    c85a:	d0f5      	beq.n	c848 <rint+0x70>
    c85c:	084b      	lsrs	r3, r1, #1
    c85e:	ea04 0151 	and.w	r1, r4, r1, lsr #1
    c862:	430d      	orrs	r5, r1
    c864:	d00c      	beq.n	c880 <rint+0xa8>
    c866:	ea24 0303 	bic.w	r3, r4, r3
    c86a:	f44f 2480 	mov.w	r4, #262144	; 0x40000
    c86e:	2e13      	cmp	r6, #19
    c870:	fa44 f606 	asr.w	r6, r4, r6
    c874:	bf0c      	ite	eq
    c876:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
    c87a:	2500      	movne	r5, #0
    c87c:	ea43 0406 	orr.w	r4, r3, r6
    c880:	4919      	ldr	r1, [pc, #100]	; (c8e8 <rint+0x110>)
    c882:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
    c886:	4623      	mov	r3, r4
    c888:	462a      	mov	r2, r5
    c88a:	e9d7 4500 	ldrd	r4, r5, [r7]
    c88e:	4620      	mov	r0, r4
    c890:	4629      	mov	r1, r5
    c892:	f7f3 fc8b 	bl	1ac <__adddf3>
    c896:	e9cd 0100 	strd	r0, r1, [sp]
    c89a:	e9dd 0100 	ldrd	r0, r1, [sp]
    c89e:	4622      	mov	r2, r4
    c8a0:	462b      	mov	r3, r5
    c8a2:	f7f3 fc81 	bl	1a8 <__aeabi_dsub>
    c8a6:	e006      	b.n	c8b6 <rint+0xde>
    c8a8:	2e33      	cmp	r6, #51	; 0x33
    c8aa:	dd07      	ble.n	c8bc <rint+0xe4>
    c8ac:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
    c8b0:	d1ca      	bne.n	c848 <rint+0x70>
    c8b2:	f7f3 fc7b 	bl	1ac <__adddf3>
    c8b6:	4602      	mov	r2, r0
    c8b8:	460b      	mov	r3, r1
    c8ba:	e7c5      	b.n	c848 <rint+0x70>
    c8bc:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
    c8c0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    c8c4:	fa21 f10c 	lsr.w	r1, r1, ip
    c8c8:	4208      	tst	r0, r1
    c8ca:	d0bd      	beq.n	c848 <rint+0x70>
    c8cc:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
    c8d0:	ea4f 0351 	mov.w	r3, r1, lsr #1
    c8d4:	bf1f      	itttt	ne
    c8d6:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
    c8da:	ea20 0303 	bicne.w	r3, r0, r3
    c8de:	fa45 fc0c 	asrne.w	ip, r5, ip
    c8e2:	ea43 050c 	orrne.w	r5, r3, ip
    c8e6:	e7cb      	b.n	c880 <rint+0xa8>
    c8e8:	0000fa88 	.word	0x0000fa88
    c8ec:	000fffff 	.word	0x000fffff

0000c8f0 <gcvt>:
    c8f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    c8f2:	461c      	mov	r4, r3
    c8f4:	b085      	sub	sp, #20
    c8f6:	2300      	movs	r3, #0
    c8f8:	4615      	mov	r5, r2
    c8fa:	2200      	movs	r2, #0
    c8fc:	4606      	mov	r6, r0
    c8fe:	460f      	mov	r7, r1
    c900:	f7f4 f8e6 	bl	ad0 <__aeabi_dcmplt>
    c904:	4623      	mov	r3, r4
    c906:	b118      	cbz	r0, c910 <gcvt+0x20>
    c908:	222d      	movs	r2, #45	; 0x2d
    c90a:	f803 2b01 	strb.w	r2, [r3], #1
    c90e:	3d01      	subs	r5, #1
    c910:	2267      	movs	r2, #103	; 0x67
    c912:	2100      	movs	r1, #0
    c914:	e9cd 2102 	strd	r2, r1, [sp, #8]
    c918:	e9cd 5300 	strd	r5, r3, [sp]
    c91c:	4905      	ldr	r1, [pc, #20]	; (c934 <gcvt+0x44>)
    c91e:	4632      	mov	r2, r6
    c920:	6808      	ldr	r0, [r1, #0]
    c922:	463b      	mov	r3, r7
    c924:	f7f5 fa7c 	bl	1e20 <_gcvt>
    c928:	2800      	cmp	r0, #0
    c92a:	bf14      	ite	ne
    c92c:	4620      	movne	r0, r4
    c92e:	2000      	moveq	r0, #0
    c930:	b005      	add	sp, #20
    c932:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c934:	200040e8 	.word	0x200040e8

0000c938 <malloc>:
    c938:	4b02      	ldr	r3, [pc, #8]	; (c944 <malloc+0xc>)
    c93a:	4601      	mov	r1, r0
    c93c:	6818      	ldr	r0, [r3, #0]
    c93e:	f000 b84d 	b.w	c9dc <_malloc_r>
    c942:	bf00      	nop
    c944:	200040e8 	.word	0x200040e8

0000c948 <_free_r>:
    c948:	b538      	push	{r3, r4, r5, lr}
    c94a:	4605      	mov	r5, r0
    c94c:	2900      	cmp	r1, #0
    c94e:	d041      	beq.n	c9d4 <_free_r+0x8c>
    c950:	f851 3c04 	ldr.w	r3, [r1, #-4]
    c954:	1f0c      	subs	r4, r1, #4
    c956:	2b00      	cmp	r3, #0
    c958:	bfb8      	it	lt
    c95a:	18e4      	addlt	r4, r4, r3
    c95c:	f000 f980 	bl	cc60 <__malloc_lock>
    c960:	4a1d      	ldr	r2, [pc, #116]	; (c9d8 <_free_r+0x90>)
    c962:	6813      	ldr	r3, [r2, #0]
    c964:	b933      	cbnz	r3, c974 <_free_r+0x2c>
    c966:	6063      	str	r3, [r4, #4]
    c968:	6014      	str	r4, [r2, #0]
    c96a:	4628      	mov	r0, r5
    c96c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    c970:	f000 b97c 	b.w	cc6c <__malloc_unlock>
    c974:	42a3      	cmp	r3, r4
    c976:	d908      	bls.n	c98a <_free_r+0x42>
    c978:	6820      	ldr	r0, [r4, #0]
    c97a:	1821      	adds	r1, r4, r0
    c97c:	428b      	cmp	r3, r1
    c97e:	bf01      	itttt	eq
    c980:	6819      	ldreq	r1, [r3, #0]
    c982:	685b      	ldreq	r3, [r3, #4]
    c984:	1809      	addeq	r1, r1, r0
    c986:	6021      	streq	r1, [r4, #0]
    c988:	e7ed      	b.n	c966 <_free_r+0x1e>
    c98a:	461a      	mov	r2, r3
    c98c:	685b      	ldr	r3, [r3, #4]
    c98e:	b10b      	cbz	r3, c994 <_free_r+0x4c>
    c990:	42a3      	cmp	r3, r4
    c992:	d9fa      	bls.n	c98a <_free_r+0x42>
    c994:	6811      	ldr	r1, [r2, #0]
    c996:	1850      	adds	r0, r2, r1
    c998:	42a0      	cmp	r0, r4
    c99a:	d10b      	bne.n	c9b4 <_free_r+0x6c>
    c99c:	6820      	ldr	r0, [r4, #0]
    c99e:	4401      	add	r1, r0
    c9a0:	1850      	adds	r0, r2, r1
    c9a2:	4283      	cmp	r3, r0
    c9a4:	6011      	str	r1, [r2, #0]
    c9a6:	d1e0      	bne.n	c96a <_free_r+0x22>
    c9a8:	6818      	ldr	r0, [r3, #0]
    c9aa:	685b      	ldr	r3, [r3, #4]
    c9ac:	6053      	str	r3, [r2, #4]
    c9ae:	4401      	add	r1, r0
    c9b0:	6011      	str	r1, [r2, #0]
    c9b2:	e7da      	b.n	c96a <_free_r+0x22>
    c9b4:	d902      	bls.n	c9bc <_free_r+0x74>
    c9b6:	230c      	movs	r3, #12
    c9b8:	602b      	str	r3, [r5, #0]
    c9ba:	e7d6      	b.n	c96a <_free_r+0x22>
    c9bc:	6820      	ldr	r0, [r4, #0]
    c9be:	1821      	adds	r1, r4, r0
    c9c0:	428b      	cmp	r3, r1
    c9c2:	bf04      	itt	eq
    c9c4:	6819      	ldreq	r1, [r3, #0]
    c9c6:	685b      	ldreq	r3, [r3, #4]
    c9c8:	6063      	str	r3, [r4, #4]
    c9ca:	bf04      	itt	eq
    c9cc:	1809      	addeq	r1, r1, r0
    c9ce:	6021      	streq	r1, [r4, #0]
    c9d0:	6054      	str	r4, [r2, #4]
    c9d2:	e7ca      	b.n	c96a <_free_r+0x22>
    c9d4:	bd38      	pop	{r3, r4, r5, pc}
    c9d6:	bf00      	nop
    c9d8:	200051ac 	.word	0x200051ac

0000c9dc <_malloc_r>:
    c9dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c9de:	1ccd      	adds	r5, r1, #3
    c9e0:	f025 0503 	bic.w	r5, r5, #3
    c9e4:	3508      	adds	r5, #8
    c9e6:	2d0c      	cmp	r5, #12
    c9e8:	bf38      	it	cc
    c9ea:	250c      	movcc	r5, #12
    c9ec:	2d00      	cmp	r5, #0
    c9ee:	4606      	mov	r6, r0
    c9f0:	db01      	blt.n	c9f6 <_malloc_r+0x1a>
    c9f2:	42a9      	cmp	r1, r5
    c9f4:	d903      	bls.n	c9fe <_malloc_r+0x22>
    c9f6:	230c      	movs	r3, #12
    c9f8:	6033      	str	r3, [r6, #0]
    c9fa:	2000      	movs	r0, #0
    c9fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c9fe:	f000 f92f 	bl	cc60 <__malloc_lock>
    ca02:	4921      	ldr	r1, [pc, #132]	; (ca88 <_malloc_r+0xac>)
    ca04:	680a      	ldr	r2, [r1, #0]
    ca06:	4614      	mov	r4, r2
    ca08:	b99c      	cbnz	r4, ca32 <_malloc_r+0x56>
    ca0a:	4f20      	ldr	r7, [pc, #128]	; (ca8c <_malloc_r+0xb0>)
    ca0c:	683b      	ldr	r3, [r7, #0]
    ca0e:	b923      	cbnz	r3, ca1a <_malloc_r+0x3e>
    ca10:	4621      	mov	r1, r4
    ca12:	4630      	mov	r0, r6
    ca14:	f000 f854 	bl	cac0 <_sbrk_r>
    ca18:	6038      	str	r0, [r7, #0]
    ca1a:	4629      	mov	r1, r5
    ca1c:	4630      	mov	r0, r6
    ca1e:	f000 f84f 	bl	cac0 <_sbrk_r>
    ca22:	1c43      	adds	r3, r0, #1
    ca24:	d123      	bne.n	ca6e <_malloc_r+0x92>
    ca26:	230c      	movs	r3, #12
    ca28:	6033      	str	r3, [r6, #0]
    ca2a:	4630      	mov	r0, r6
    ca2c:	f000 f91e 	bl	cc6c <__malloc_unlock>
    ca30:	e7e3      	b.n	c9fa <_malloc_r+0x1e>
    ca32:	6823      	ldr	r3, [r4, #0]
    ca34:	1b5b      	subs	r3, r3, r5
    ca36:	d417      	bmi.n	ca68 <_malloc_r+0x8c>
    ca38:	2b0b      	cmp	r3, #11
    ca3a:	d903      	bls.n	ca44 <_malloc_r+0x68>
    ca3c:	6023      	str	r3, [r4, #0]
    ca3e:	441c      	add	r4, r3
    ca40:	6025      	str	r5, [r4, #0]
    ca42:	e004      	b.n	ca4e <_malloc_r+0x72>
    ca44:	6863      	ldr	r3, [r4, #4]
    ca46:	42a2      	cmp	r2, r4
    ca48:	bf0c      	ite	eq
    ca4a:	600b      	streq	r3, [r1, #0]
    ca4c:	6053      	strne	r3, [r2, #4]
    ca4e:	4630      	mov	r0, r6
    ca50:	f000 f90c 	bl	cc6c <__malloc_unlock>
    ca54:	f104 000b 	add.w	r0, r4, #11
    ca58:	1d23      	adds	r3, r4, #4
    ca5a:	f020 0007 	bic.w	r0, r0, #7
    ca5e:	1ac2      	subs	r2, r0, r3
    ca60:	d0cc      	beq.n	c9fc <_malloc_r+0x20>
    ca62:	1a1b      	subs	r3, r3, r0
    ca64:	50a3      	str	r3, [r4, r2]
    ca66:	e7c9      	b.n	c9fc <_malloc_r+0x20>
    ca68:	4622      	mov	r2, r4
    ca6a:	6864      	ldr	r4, [r4, #4]
    ca6c:	e7cc      	b.n	ca08 <_malloc_r+0x2c>
    ca6e:	1cc4      	adds	r4, r0, #3
    ca70:	f024 0403 	bic.w	r4, r4, #3
    ca74:	42a0      	cmp	r0, r4
    ca76:	d0e3      	beq.n	ca40 <_malloc_r+0x64>
    ca78:	1a21      	subs	r1, r4, r0
    ca7a:	4630      	mov	r0, r6
    ca7c:	f000 f820 	bl	cac0 <_sbrk_r>
    ca80:	3001      	adds	r0, #1
    ca82:	d1dd      	bne.n	ca40 <_malloc_r+0x64>
    ca84:	e7cf      	b.n	ca26 <_malloc_r+0x4a>
    ca86:	bf00      	nop
    ca88:	200051ac 	.word	0x200051ac
    ca8c:	200051b0 	.word	0x200051b0

0000ca90 <iprintf>:
    ca90:	b40f      	push	{r0, r1, r2, r3}
    ca92:	4b0a      	ldr	r3, [pc, #40]	; (cabc <iprintf+0x2c>)
    ca94:	b513      	push	{r0, r1, r4, lr}
    ca96:	681c      	ldr	r4, [r3, #0]
    ca98:	b124      	cbz	r4, caa4 <iprintf+0x14>
    ca9a:	69a3      	ldr	r3, [r4, #24]
    ca9c:	b913      	cbnz	r3, caa4 <iprintf+0x14>
    ca9e:	4620      	mov	r0, r4
    caa0:	f000 f860 	bl	cb64 <__sinit>
    caa4:	ab05      	add	r3, sp, #20
    caa6:	9a04      	ldr	r2, [sp, #16]
    caa8:	68a1      	ldr	r1, [r4, #8]
    caaa:	9301      	str	r3, [sp, #4]
    caac:	4620      	mov	r0, r4
    caae:	f000 fc13 	bl	d2d8 <_vfiprintf_r>
    cab2:	b002      	add	sp, #8
    cab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    cab8:	b004      	add	sp, #16
    caba:	4770      	bx	lr
    cabc:	200040e8 	.word	0x200040e8

0000cac0 <_sbrk_r>:
    cac0:	b538      	push	{r3, r4, r5, lr}
    cac2:	4d06      	ldr	r5, [pc, #24]	; (cadc <_sbrk_r+0x1c>)
    cac4:	2300      	movs	r3, #0
    cac6:	4604      	mov	r4, r0
    cac8:	4608      	mov	r0, r1
    caca:	602b      	str	r3, [r5, #0]
    cacc:	f7f9 fdc8 	bl	6660 <_sbrk>
    cad0:	1c43      	adds	r3, r0, #1
    cad2:	d102      	bne.n	cada <_sbrk_r+0x1a>
    cad4:	682b      	ldr	r3, [r5, #0]
    cad6:	b103      	cbz	r3, cada <_sbrk_r+0x1a>
    cad8:	6023      	str	r3, [r4, #0]
    cada:	bd38      	pop	{r3, r4, r5, pc}
    cadc:	200051b4 	.word	0x200051b4

0000cae0 <std>:
    cae0:	2300      	movs	r3, #0
    cae2:	b510      	push	{r4, lr}
    cae4:	4604      	mov	r4, r0
    cae6:	e9c0 3300 	strd	r3, r3, [r0]
    caea:	e9c0 3304 	strd	r3, r3, [r0, #16]
    caee:	6083      	str	r3, [r0, #8]
    caf0:	8181      	strh	r1, [r0, #12]
    caf2:	6643      	str	r3, [r0, #100]	; 0x64
    caf4:	81c2      	strh	r2, [r0, #14]
    caf6:	6183      	str	r3, [r0, #24]
    caf8:	4619      	mov	r1, r3
    cafa:	2208      	movs	r2, #8
    cafc:	305c      	adds	r0, #92	; 0x5c
    cafe:	f002 faf7 	bl	f0f0 <memset>
    cb02:	4b05      	ldr	r3, [pc, #20]	; (cb18 <std+0x38>)
    cb04:	6263      	str	r3, [r4, #36]	; 0x24
    cb06:	4b05      	ldr	r3, [pc, #20]	; (cb1c <std+0x3c>)
    cb08:	62a3      	str	r3, [r4, #40]	; 0x28
    cb0a:	4b05      	ldr	r3, [pc, #20]	; (cb20 <std+0x40>)
    cb0c:	62e3      	str	r3, [r4, #44]	; 0x2c
    cb0e:	4b05      	ldr	r3, [pc, #20]	; (cb24 <std+0x44>)
    cb10:	6224      	str	r4, [r4, #32]
    cb12:	6323      	str	r3, [r4, #48]	; 0x30
    cb14:	bd10      	pop	{r4, pc}
    cb16:	bf00      	nop
    cb18:	0000f4ad 	.word	0x0000f4ad
    cb1c:	0000f4cf 	.word	0x0000f4cf
    cb20:	0000f507 	.word	0x0000f507
    cb24:	0000f52b 	.word	0x0000f52b

0000cb28 <_cleanup_r>:
    cb28:	4901      	ldr	r1, [pc, #4]	; (cb30 <_cleanup_r+0x8>)
    cb2a:	f002 bb96 	b.w	f25a <_fwalk_reent>
    cb2e:	bf00      	nop
    cb30:	0000da89 	.word	0x0000da89

0000cb34 <__sfp_lock_acquire>:
    cb34:	4801      	ldr	r0, [pc, #4]	; (cb3c <__sfp_lock_acquire+0x8>)
    cb36:	f7f9 bddf 	b.w	66f8 <__retarget_lock_acquire_recursive>
    cb3a:	bf00      	nop
    cb3c:	200041f0 	.word	0x200041f0

0000cb40 <__sfp_lock_release>:
    cb40:	4801      	ldr	r0, [pc, #4]	; (cb48 <__sfp_lock_release+0x8>)
    cb42:	f7f9 bdf9 	b.w	6738 <__retarget_lock_release_recursive>
    cb46:	bf00      	nop
    cb48:	200041f0 	.word	0x200041f0

0000cb4c <__sinit_lock_acquire>:
    cb4c:	4801      	ldr	r0, [pc, #4]	; (cb54 <__sinit_lock_acquire+0x8>)
    cb4e:	f7f9 bdd3 	b.w	66f8 <__retarget_lock_acquire_recursive>
    cb52:	bf00      	nop
    cb54:	20004204 	.word	0x20004204

0000cb58 <__sinit_lock_release>:
    cb58:	4801      	ldr	r0, [pc, #4]	; (cb60 <__sinit_lock_release+0x8>)
    cb5a:	f7f9 bded 	b.w	6738 <__retarget_lock_release_recursive>
    cb5e:	bf00      	nop
    cb60:	20004204 	.word	0x20004204

0000cb64 <__sinit>:
    cb64:	b510      	push	{r4, lr}
    cb66:	4604      	mov	r4, r0
    cb68:	f7ff fff0 	bl	cb4c <__sinit_lock_acquire>
    cb6c:	69a3      	ldr	r3, [r4, #24]
    cb6e:	b11b      	cbz	r3, cb78 <__sinit+0x14>
    cb70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    cb74:	f7ff bff0 	b.w	cb58 <__sinit_lock_release>
    cb78:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
    cb7c:	6523      	str	r3, [r4, #80]	; 0x50
    cb7e:	4b13      	ldr	r3, [pc, #76]	; (cbcc <__sinit+0x68>)
    cb80:	4a13      	ldr	r2, [pc, #76]	; (cbd0 <__sinit+0x6c>)
    cb82:	681b      	ldr	r3, [r3, #0]
    cb84:	62a2      	str	r2, [r4, #40]	; 0x28
    cb86:	42a3      	cmp	r3, r4
    cb88:	bf04      	itt	eq
    cb8a:	2301      	moveq	r3, #1
    cb8c:	61a3      	streq	r3, [r4, #24]
    cb8e:	4620      	mov	r0, r4
    cb90:	f000 f820 	bl	cbd4 <__sfp>
    cb94:	6060      	str	r0, [r4, #4]
    cb96:	4620      	mov	r0, r4
    cb98:	f000 f81c 	bl	cbd4 <__sfp>
    cb9c:	60a0      	str	r0, [r4, #8]
    cb9e:	4620      	mov	r0, r4
    cba0:	f000 f818 	bl	cbd4 <__sfp>
    cba4:	2200      	movs	r2, #0
    cba6:	60e0      	str	r0, [r4, #12]
    cba8:	2104      	movs	r1, #4
    cbaa:	6860      	ldr	r0, [r4, #4]
    cbac:	f7ff ff98 	bl	cae0 <std>
    cbb0:	68a0      	ldr	r0, [r4, #8]
    cbb2:	2201      	movs	r2, #1
    cbb4:	2109      	movs	r1, #9
    cbb6:	f7ff ff93 	bl	cae0 <std>
    cbba:	68e0      	ldr	r0, [r4, #12]
    cbbc:	2202      	movs	r2, #2
    cbbe:	2112      	movs	r1, #18
    cbc0:	f7ff ff8e 	bl	cae0 <std>
    cbc4:	2301      	movs	r3, #1
    cbc6:	61a3      	str	r3, [r4, #24]
    cbc8:	e7d2      	b.n	cb70 <__sinit+0xc>
    cbca:	bf00      	nop
    cbcc:	000119c4 	.word	0x000119c4
    cbd0:	0000cb29 	.word	0x0000cb29

0000cbd4 <__sfp>:
    cbd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cbd6:	4607      	mov	r7, r0
    cbd8:	f7ff ffac 	bl	cb34 <__sfp_lock_acquire>
    cbdc:	4b1e      	ldr	r3, [pc, #120]	; (cc58 <__sfp+0x84>)
    cbde:	681e      	ldr	r6, [r3, #0]
    cbe0:	69b3      	ldr	r3, [r6, #24]
    cbe2:	b913      	cbnz	r3, cbea <__sfp+0x16>
    cbe4:	4630      	mov	r0, r6
    cbe6:	f7ff ffbd 	bl	cb64 <__sinit>
    cbea:	3648      	adds	r6, #72	; 0x48
    cbec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
    cbf0:	3b01      	subs	r3, #1
    cbf2:	d503      	bpl.n	cbfc <__sfp+0x28>
    cbf4:	6833      	ldr	r3, [r6, #0]
    cbf6:	b30b      	cbz	r3, cc3c <__sfp+0x68>
    cbf8:	6836      	ldr	r6, [r6, #0]
    cbfa:	e7f7      	b.n	cbec <__sfp+0x18>
    cbfc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
    cc00:	b9d5      	cbnz	r5, cc38 <__sfp+0x64>
    cc02:	4b16      	ldr	r3, [pc, #88]	; (cc5c <__sfp+0x88>)
    cc04:	60e3      	str	r3, [r4, #12]
    cc06:	f104 0058 	add.w	r0, r4, #88	; 0x58
    cc0a:	6665      	str	r5, [r4, #100]	; 0x64
    cc0c:	f7f9 fd3e 	bl	668c <__retarget_lock_init_recursive>
    cc10:	f7ff ff96 	bl	cb40 <__sfp_lock_release>
    cc14:	e9c4 5501 	strd	r5, r5, [r4, #4]
    cc18:	e9c4 5504 	strd	r5, r5, [r4, #16]
    cc1c:	6025      	str	r5, [r4, #0]
    cc1e:	61a5      	str	r5, [r4, #24]
    cc20:	2208      	movs	r2, #8
    cc22:	4629      	mov	r1, r5
    cc24:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    cc28:	f002 fa62 	bl	f0f0 <memset>
    cc2c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
    cc30:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
    cc34:	4620      	mov	r0, r4
    cc36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    cc38:	3468      	adds	r4, #104	; 0x68
    cc3a:	e7d9      	b.n	cbf0 <__sfp+0x1c>
    cc3c:	2104      	movs	r1, #4
    cc3e:	4638      	mov	r0, r7
    cc40:	f002 faf5 	bl	f22e <__sfmoreglue>
    cc44:	4604      	mov	r4, r0
    cc46:	6030      	str	r0, [r6, #0]
    cc48:	2800      	cmp	r0, #0
    cc4a:	d1d5      	bne.n	cbf8 <__sfp+0x24>
    cc4c:	f7ff ff78 	bl	cb40 <__sfp_lock_release>
    cc50:	230c      	movs	r3, #12
    cc52:	603b      	str	r3, [r7, #0]
    cc54:	e7ee      	b.n	cc34 <__sfp+0x60>
    cc56:	bf00      	nop
    cc58:	000119c4 	.word	0x000119c4
    cc5c:	ffff0001 	.word	0xffff0001

0000cc60 <__malloc_lock>:
    cc60:	4801      	ldr	r0, [pc, #4]	; (cc68 <__malloc_lock+0x8>)
    cc62:	f7f9 bd49 	b.w	66f8 <__retarget_lock_acquire_recursive>
    cc66:	bf00      	nop
    cc68:	200041dc 	.word	0x200041dc

0000cc6c <__malloc_unlock>:
    cc6c:	4801      	ldr	r0, [pc, #4]	; (cc74 <__malloc_unlock+0x8>)
    cc6e:	f7f9 bd63 	b.w	6738 <__retarget_lock_release_recursive>
    cc72:	bf00      	nop
    cc74:	200041dc 	.word	0x200041dc

0000cc78 <_Balloc>:
    cc78:	b570      	push	{r4, r5, r6, lr}
    cc7a:	6a46      	ldr	r6, [r0, #36]	; 0x24
    cc7c:	4604      	mov	r4, r0
    cc7e:	460d      	mov	r5, r1
    cc80:	b976      	cbnz	r6, cca0 <_Balloc+0x28>
    cc82:	2010      	movs	r0, #16
    cc84:	f7ff fe58 	bl	c938 <malloc>
    cc88:	4602      	mov	r2, r0
    cc8a:	6260      	str	r0, [r4, #36]	; 0x24
    cc8c:	b920      	cbnz	r0, cc98 <_Balloc+0x20>
    cc8e:	4b18      	ldr	r3, [pc, #96]	; (ccf0 <_Balloc+0x78>)
    cc90:	4818      	ldr	r0, [pc, #96]	; (ccf4 <_Balloc+0x7c>)
    cc92:	2166      	movs	r1, #102	; 0x66
    cc94:	f000 fe48 	bl	d928 <__assert_func>
    cc98:	e9c0 6601 	strd	r6, r6, [r0, #4]
    cc9c:	6006      	str	r6, [r0, #0]
    cc9e:	60c6      	str	r6, [r0, #12]
    cca0:	6a66      	ldr	r6, [r4, #36]	; 0x24
    cca2:	68f3      	ldr	r3, [r6, #12]
    cca4:	b183      	cbz	r3, ccc8 <_Balloc+0x50>
    cca6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    cca8:	68db      	ldr	r3, [r3, #12]
    ccaa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
    ccae:	b9b8      	cbnz	r0, cce0 <_Balloc+0x68>
    ccb0:	2101      	movs	r1, #1
    ccb2:	fa01 f605 	lsl.w	r6, r1, r5
    ccb6:	1d72      	adds	r2, r6, #5
    ccb8:	0092      	lsls	r2, r2, #2
    ccba:	4620      	mov	r0, r4
    ccbc:	f002 fb54 	bl	f368 <_calloc_r>
    ccc0:	b160      	cbz	r0, ccdc <_Balloc+0x64>
    ccc2:	e9c0 5601 	strd	r5, r6, [r0, #4]
    ccc6:	e00e      	b.n	cce6 <_Balloc+0x6e>
    ccc8:	2221      	movs	r2, #33	; 0x21
    ccca:	2104      	movs	r1, #4
    cccc:	4620      	mov	r0, r4
    ccce:	f002 fb4b 	bl	f368 <_calloc_r>
    ccd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
    ccd4:	60f0      	str	r0, [r6, #12]
    ccd6:	68db      	ldr	r3, [r3, #12]
    ccd8:	2b00      	cmp	r3, #0
    ccda:	d1e4      	bne.n	cca6 <_Balloc+0x2e>
    ccdc:	2000      	movs	r0, #0
    ccde:	bd70      	pop	{r4, r5, r6, pc}
    cce0:	6802      	ldr	r2, [r0, #0]
    cce2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
    cce6:	2300      	movs	r3, #0
    cce8:	e9c0 3303 	strd	r3, r3, [r0, #12]
    ccec:	e7f7      	b.n	ccde <_Balloc+0x66>
    ccee:	bf00      	nop
    ccf0:	00011bbd 	.word	0x00011bbd
    ccf4:	00011bd4 	.word	0x00011bd4

0000ccf8 <_Bfree>:
    ccf8:	b570      	push	{r4, r5, r6, lr}
    ccfa:	6a46      	ldr	r6, [r0, #36]	; 0x24
    ccfc:	4605      	mov	r5, r0
    ccfe:	460c      	mov	r4, r1
    cd00:	b976      	cbnz	r6, cd20 <_Bfree+0x28>
    cd02:	2010      	movs	r0, #16
    cd04:	f7ff fe18 	bl	c938 <malloc>
    cd08:	4602      	mov	r2, r0
    cd0a:	6268      	str	r0, [r5, #36]	; 0x24
    cd0c:	b920      	cbnz	r0, cd18 <_Bfree+0x20>
    cd0e:	4b09      	ldr	r3, [pc, #36]	; (cd34 <_Bfree+0x3c>)
    cd10:	4809      	ldr	r0, [pc, #36]	; (cd38 <_Bfree+0x40>)
    cd12:	218a      	movs	r1, #138	; 0x8a
    cd14:	f000 fe08 	bl	d928 <__assert_func>
    cd18:	e9c0 6601 	strd	r6, r6, [r0, #4]
    cd1c:	6006      	str	r6, [r0, #0]
    cd1e:	60c6      	str	r6, [r0, #12]
    cd20:	b13c      	cbz	r4, cd32 <_Bfree+0x3a>
    cd22:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    cd24:	6862      	ldr	r2, [r4, #4]
    cd26:	68db      	ldr	r3, [r3, #12]
    cd28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    cd2c:	6021      	str	r1, [r4, #0]
    cd2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
    cd32:	bd70      	pop	{r4, r5, r6, pc}
    cd34:	00011bbd 	.word	0x00011bbd
    cd38:	00011bd4 	.word	0x00011bd4

0000cd3c <__multadd>:
    cd3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    cd40:	690d      	ldr	r5, [r1, #16]
    cd42:	4607      	mov	r7, r0
    cd44:	460c      	mov	r4, r1
    cd46:	461e      	mov	r6, r3
    cd48:	f101 0c14 	add.w	ip, r1, #20
    cd4c:	2000      	movs	r0, #0
    cd4e:	f8dc 3000 	ldr.w	r3, [ip]
    cd52:	b299      	uxth	r1, r3
    cd54:	fb02 6101 	mla	r1, r2, r1, r6
    cd58:	0c1e      	lsrs	r6, r3, #16
    cd5a:	0c0b      	lsrs	r3, r1, #16
    cd5c:	fb02 3306 	mla	r3, r2, r6, r3
    cd60:	b289      	uxth	r1, r1
    cd62:	3001      	adds	r0, #1
    cd64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
    cd68:	4285      	cmp	r5, r0
    cd6a:	f84c 1b04 	str.w	r1, [ip], #4
    cd6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
    cd72:	dcec      	bgt.n	cd4e <__multadd+0x12>
    cd74:	b30e      	cbz	r6, cdba <__multadd+0x7e>
    cd76:	68a3      	ldr	r3, [r4, #8]
    cd78:	42ab      	cmp	r3, r5
    cd7a:	dc19      	bgt.n	cdb0 <__multadd+0x74>
    cd7c:	6861      	ldr	r1, [r4, #4]
    cd7e:	4638      	mov	r0, r7
    cd80:	3101      	adds	r1, #1
    cd82:	f7ff ff79 	bl	cc78 <_Balloc>
    cd86:	4680      	mov	r8, r0
    cd88:	b928      	cbnz	r0, cd96 <__multadd+0x5a>
    cd8a:	4602      	mov	r2, r0
    cd8c:	4b0c      	ldr	r3, [pc, #48]	; (cdc0 <__multadd+0x84>)
    cd8e:	480d      	ldr	r0, [pc, #52]	; (cdc4 <__multadd+0x88>)
    cd90:	21b5      	movs	r1, #181	; 0xb5
    cd92:	f000 fdc9 	bl	d928 <__assert_func>
    cd96:	6922      	ldr	r2, [r4, #16]
    cd98:	3202      	adds	r2, #2
    cd9a:	f104 010c 	add.w	r1, r4, #12
    cd9e:	0092      	lsls	r2, r2, #2
    cda0:	300c      	adds	r0, #12
    cda2:	f002 f997 	bl	f0d4 <memcpy>
    cda6:	4621      	mov	r1, r4
    cda8:	4638      	mov	r0, r7
    cdaa:	f7ff ffa5 	bl	ccf8 <_Bfree>
    cdae:	4644      	mov	r4, r8
    cdb0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
    cdb4:	3501      	adds	r5, #1
    cdb6:	615e      	str	r6, [r3, #20]
    cdb8:	6125      	str	r5, [r4, #16]
    cdba:	4620      	mov	r0, r4
    cdbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    cdc0:	00011c31 	.word	0x00011c31
    cdc4:	00011bd4 	.word	0x00011bd4

0000cdc8 <__i2b>:
    cdc8:	b510      	push	{r4, lr}
    cdca:	460c      	mov	r4, r1
    cdcc:	2101      	movs	r1, #1
    cdce:	f7ff ff53 	bl	cc78 <_Balloc>
    cdd2:	4602      	mov	r2, r0
    cdd4:	b928      	cbnz	r0, cde2 <__i2b+0x1a>
    cdd6:	4b05      	ldr	r3, [pc, #20]	; (cdec <__i2b+0x24>)
    cdd8:	4805      	ldr	r0, [pc, #20]	; (cdf0 <__i2b+0x28>)
    cdda:	f44f 71a0 	mov.w	r1, #320	; 0x140
    cdde:	f000 fda3 	bl	d928 <__assert_func>
    cde2:	2301      	movs	r3, #1
    cde4:	6144      	str	r4, [r0, #20]
    cde6:	6103      	str	r3, [r0, #16]
    cde8:	bd10      	pop	{r4, pc}
    cdea:	bf00      	nop
    cdec:	00011c31 	.word	0x00011c31
    cdf0:	00011bd4 	.word	0x00011bd4

0000cdf4 <__multiply>:
    cdf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cdf8:	4691      	mov	r9, r2
    cdfa:	690a      	ldr	r2, [r1, #16]
    cdfc:	f8d9 3010 	ldr.w	r3, [r9, #16]
    ce00:	429a      	cmp	r2, r3
    ce02:	bfb8      	it	lt
    ce04:	460b      	movlt	r3, r1
    ce06:	460c      	mov	r4, r1
    ce08:	bfbc      	itt	lt
    ce0a:	464c      	movlt	r4, r9
    ce0c:	4699      	movlt	r9, r3
    ce0e:	6927      	ldr	r7, [r4, #16]
    ce10:	f8d9 a010 	ldr.w	sl, [r9, #16]
    ce14:	68a3      	ldr	r3, [r4, #8]
    ce16:	6861      	ldr	r1, [r4, #4]
    ce18:	eb07 060a 	add.w	r6, r7, sl
    ce1c:	42b3      	cmp	r3, r6
    ce1e:	b085      	sub	sp, #20
    ce20:	bfb8      	it	lt
    ce22:	3101      	addlt	r1, #1
    ce24:	f7ff ff28 	bl	cc78 <_Balloc>
    ce28:	b930      	cbnz	r0, ce38 <__multiply+0x44>
    ce2a:	4602      	mov	r2, r0
    ce2c:	4b43      	ldr	r3, [pc, #268]	; (cf3c <__multiply+0x148>)
    ce2e:	4844      	ldr	r0, [pc, #272]	; (cf40 <__multiply+0x14c>)
    ce30:	f240 115d 	movw	r1, #349	; 0x15d
    ce34:	f000 fd78 	bl	d928 <__assert_func>
    ce38:	f100 0514 	add.w	r5, r0, #20
    ce3c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
    ce40:	462b      	mov	r3, r5
    ce42:	2200      	movs	r2, #0
    ce44:	4543      	cmp	r3, r8
    ce46:	d321      	bcc.n	ce8c <__multiply+0x98>
    ce48:	f104 0314 	add.w	r3, r4, #20
    ce4c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
    ce50:	f109 0314 	add.w	r3, r9, #20
    ce54:	eb03 028a 	add.w	r2, r3, sl, lsl #2
    ce58:	9202      	str	r2, [sp, #8]
    ce5a:	1b3a      	subs	r2, r7, r4
    ce5c:	3a15      	subs	r2, #21
    ce5e:	f022 0203 	bic.w	r2, r2, #3
    ce62:	3204      	adds	r2, #4
    ce64:	f104 0115 	add.w	r1, r4, #21
    ce68:	428f      	cmp	r7, r1
    ce6a:	bf38      	it	cc
    ce6c:	2204      	movcc	r2, #4
    ce6e:	9201      	str	r2, [sp, #4]
    ce70:	9a02      	ldr	r2, [sp, #8]
    ce72:	9303      	str	r3, [sp, #12]
    ce74:	429a      	cmp	r2, r3
    ce76:	d80c      	bhi.n	ce92 <__multiply+0x9e>
    ce78:	2e00      	cmp	r6, #0
    ce7a:	dd03      	ble.n	ce84 <__multiply+0x90>
    ce7c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
    ce80:	2b00      	cmp	r3, #0
    ce82:	d059      	beq.n	cf38 <__multiply+0x144>
    ce84:	6106      	str	r6, [r0, #16]
    ce86:	b005      	add	sp, #20
    ce88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ce8c:	f843 2b04 	str.w	r2, [r3], #4
    ce90:	e7d8      	b.n	ce44 <__multiply+0x50>
    ce92:	f8b3 a000 	ldrh.w	sl, [r3]
    ce96:	f1ba 0f00 	cmp.w	sl, #0
    ce9a:	d023      	beq.n	cee4 <__multiply+0xf0>
    ce9c:	f104 0e14 	add.w	lr, r4, #20
    cea0:	46a9      	mov	r9, r5
    cea2:	f04f 0c00 	mov.w	ip, #0
    cea6:	f85e 2b04 	ldr.w	r2, [lr], #4
    ceaa:	f8d9 1000 	ldr.w	r1, [r9]
    ceae:	fa1f fb82 	uxth.w	fp, r2
    ceb2:	b289      	uxth	r1, r1
    ceb4:	fb0a 110b 	mla	r1, sl, fp, r1
    ceb8:	4461      	add	r1, ip
    ceba:	f8d9 c000 	ldr.w	ip, [r9]
    cebe:	0c12      	lsrs	r2, r2, #16
    cec0:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    cec4:	fb0a c202 	mla	r2, sl, r2, ip
    cec8:	eb02 4211 	add.w	r2, r2, r1, lsr #16
    cecc:	b289      	uxth	r1, r1
    cece:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    ced2:	4577      	cmp	r7, lr
    ced4:	f849 1b04 	str.w	r1, [r9], #4
    ced8:	ea4f 4c12 	mov.w	ip, r2, lsr #16
    cedc:	d8e3      	bhi.n	cea6 <__multiply+0xb2>
    cede:	9a01      	ldr	r2, [sp, #4]
    cee0:	f845 c002 	str.w	ip, [r5, r2]
    cee4:	9a03      	ldr	r2, [sp, #12]
    cee6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
    ceea:	3304      	adds	r3, #4
    ceec:	f1b9 0f00 	cmp.w	r9, #0
    cef0:	d020      	beq.n	cf34 <__multiply+0x140>
    cef2:	6829      	ldr	r1, [r5, #0]
    cef4:	f104 0c14 	add.w	ip, r4, #20
    cef8:	46ae      	mov	lr, r5
    cefa:	f04f 0a00 	mov.w	sl, #0
    cefe:	f8bc b000 	ldrh.w	fp, [ip]
    cf02:	f8be 2002 	ldrh.w	r2, [lr, #2]
    cf06:	fb09 220b 	mla	r2, r9, fp, r2
    cf0a:	4492      	add	sl, r2
    cf0c:	b289      	uxth	r1, r1
    cf0e:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
    cf12:	f84e 1b04 	str.w	r1, [lr], #4
    cf16:	f85c 2b04 	ldr.w	r2, [ip], #4
    cf1a:	f8be 1000 	ldrh.w	r1, [lr]
    cf1e:	0c12      	lsrs	r2, r2, #16
    cf20:	fb09 1102 	mla	r1, r9, r2, r1
    cf24:	eb01 411a 	add.w	r1, r1, sl, lsr #16
    cf28:	4567      	cmp	r7, ip
    cf2a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
    cf2e:	d8e6      	bhi.n	cefe <__multiply+0x10a>
    cf30:	9a01      	ldr	r2, [sp, #4]
    cf32:	50a9      	str	r1, [r5, r2]
    cf34:	3504      	adds	r5, #4
    cf36:	e79b      	b.n	ce70 <__multiply+0x7c>
    cf38:	3e01      	subs	r6, #1
    cf3a:	e79d      	b.n	ce78 <__multiply+0x84>
    cf3c:	00011c31 	.word	0x00011c31
    cf40:	00011bd4 	.word	0x00011bd4

0000cf44 <__pow5mult>:
    cf44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    cf48:	4615      	mov	r5, r2
    cf4a:	f012 0203 	ands.w	r2, r2, #3
    cf4e:	4606      	mov	r6, r0
    cf50:	460f      	mov	r7, r1
    cf52:	d007      	beq.n	cf64 <__pow5mult+0x20>
    cf54:	4c25      	ldr	r4, [pc, #148]	; (cfec <__pow5mult+0xa8>)
    cf56:	3a01      	subs	r2, #1
    cf58:	2300      	movs	r3, #0
    cf5a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    cf5e:	f7ff feed 	bl	cd3c <__multadd>
    cf62:	4607      	mov	r7, r0
    cf64:	10ad      	asrs	r5, r5, #2
    cf66:	d03d      	beq.n	cfe4 <__pow5mult+0xa0>
    cf68:	6a74      	ldr	r4, [r6, #36]	; 0x24
    cf6a:	b97c      	cbnz	r4, cf8c <__pow5mult+0x48>
    cf6c:	2010      	movs	r0, #16
    cf6e:	f7ff fce3 	bl	c938 <malloc>
    cf72:	4602      	mov	r2, r0
    cf74:	6270      	str	r0, [r6, #36]	; 0x24
    cf76:	b928      	cbnz	r0, cf84 <__pow5mult+0x40>
    cf78:	4b1d      	ldr	r3, [pc, #116]	; (cff0 <__pow5mult+0xac>)
    cf7a:	481e      	ldr	r0, [pc, #120]	; (cff4 <__pow5mult+0xb0>)
    cf7c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
    cf80:	f000 fcd2 	bl	d928 <__assert_func>
    cf84:	e9c0 4401 	strd	r4, r4, [r0, #4]
    cf88:	6004      	str	r4, [r0, #0]
    cf8a:	60c4      	str	r4, [r0, #12]
    cf8c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
    cf90:	f8d8 4008 	ldr.w	r4, [r8, #8]
    cf94:	b94c      	cbnz	r4, cfaa <__pow5mult+0x66>
    cf96:	f240 2171 	movw	r1, #625	; 0x271
    cf9a:	4630      	mov	r0, r6
    cf9c:	f7ff ff14 	bl	cdc8 <__i2b>
    cfa0:	2300      	movs	r3, #0
    cfa2:	f8c8 0008 	str.w	r0, [r8, #8]
    cfa6:	4604      	mov	r4, r0
    cfa8:	6003      	str	r3, [r0, #0]
    cfaa:	f04f 0900 	mov.w	r9, #0
    cfae:	07eb      	lsls	r3, r5, #31
    cfb0:	d50a      	bpl.n	cfc8 <__pow5mult+0x84>
    cfb2:	4639      	mov	r1, r7
    cfb4:	4622      	mov	r2, r4
    cfb6:	4630      	mov	r0, r6
    cfb8:	f7ff ff1c 	bl	cdf4 <__multiply>
    cfbc:	4639      	mov	r1, r7
    cfbe:	4680      	mov	r8, r0
    cfc0:	4630      	mov	r0, r6
    cfc2:	f7ff fe99 	bl	ccf8 <_Bfree>
    cfc6:	4647      	mov	r7, r8
    cfc8:	106d      	asrs	r5, r5, #1
    cfca:	d00b      	beq.n	cfe4 <__pow5mult+0xa0>
    cfcc:	6820      	ldr	r0, [r4, #0]
    cfce:	b938      	cbnz	r0, cfe0 <__pow5mult+0x9c>
    cfd0:	4622      	mov	r2, r4
    cfd2:	4621      	mov	r1, r4
    cfd4:	4630      	mov	r0, r6
    cfd6:	f7ff ff0d 	bl	cdf4 <__multiply>
    cfda:	6020      	str	r0, [r4, #0]
    cfdc:	f8c0 9000 	str.w	r9, [r0]
    cfe0:	4604      	mov	r4, r0
    cfe2:	e7e4      	b.n	cfae <__pow5mult+0x6a>
    cfe4:	4638      	mov	r0, r7
    cfe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    cfea:	bf00      	nop
    cfec:	00011a28 	.word	0x00011a28
    cff0:	00011bbd 	.word	0x00011bbd
    cff4:	00011bd4 	.word	0x00011bd4

0000cff8 <__lshift>:
    cff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    cffc:	460c      	mov	r4, r1
    cffe:	6849      	ldr	r1, [r1, #4]
    d000:	6923      	ldr	r3, [r4, #16]
    d002:	eb03 1862 	add.w	r8, r3, r2, asr #5
    d006:	68a3      	ldr	r3, [r4, #8]
    d008:	4607      	mov	r7, r0
    d00a:	4691      	mov	r9, r2
    d00c:	ea4f 1a62 	mov.w	sl, r2, asr #5
    d010:	f108 0601 	add.w	r6, r8, #1
    d014:	42b3      	cmp	r3, r6
    d016:	db0b      	blt.n	d030 <__lshift+0x38>
    d018:	4638      	mov	r0, r7
    d01a:	f7ff fe2d 	bl	cc78 <_Balloc>
    d01e:	4605      	mov	r5, r0
    d020:	b948      	cbnz	r0, d036 <__lshift+0x3e>
    d022:	4602      	mov	r2, r0
    d024:	4b2a      	ldr	r3, [pc, #168]	; (d0d0 <__lshift+0xd8>)
    d026:	482b      	ldr	r0, [pc, #172]	; (d0d4 <__lshift+0xdc>)
    d028:	f240 11d9 	movw	r1, #473	; 0x1d9
    d02c:	f000 fc7c 	bl	d928 <__assert_func>
    d030:	3101      	adds	r1, #1
    d032:	005b      	lsls	r3, r3, #1
    d034:	e7ee      	b.n	d014 <__lshift+0x1c>
    d036:	2300      	movs	r3, #0
    d038:	f100 0114 	add.w	r1, r0, #20
    d03c:	f100 0210 	add.w	r2, r0, #16
    d040:	4618      	mov	r0, r3
    d042:	4553      	cmp	r3, sl
    d044:	db37      	blt.n	d0b6 <__lshift+0xbe>
    d046:	6920      	ldr	r0, [r4, #16]
    d048:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
    d04c:	f104 0314 	add.w	r3, r4, #20
    d050:	f019 091f 	ands.w	r9, r9, #31
    d054:	eb01 018a 	add.w	r1, r1, sl, lsl #2
    d058:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    d05c:	d02f      	beq.n	d0be <__lshift+0xc6>
    d05e:	f1c9 0e20 	rsb	lr, r9, #32
    d062:	468a      	mov	sl, r1
    d064:	f04f 0c00 	mov.w	ip, #0
    d068:	681a      	ldr	r2, [r3, #0]
    d06a:	fa02 f209 	lsl.w	r2, r2, r9
    d06e:	ea42 020c 	orr.w	r2, r2, ip
    d072:	f84a 2b04 	str.w	r2, [sl], #4
    d076:	f853 2b04 	ldr.w	r2, [r3], #4
    d07a:	4298      	cmp	r0, r3
    d07c:	fa22 fc0e 	lsr.w	ip, r2, lr
    d080:	d8f2      	bhi.n	d068 <__lshift+0x70>
    d082:	1b03      	subs	r3, r0, r4
    d084:	3b15      	subs	r3, #21
    d086:	f023 0303 	bic.w	r3, r3, #3
    d08a:	3304      	adds	r3, #4
    d08c:	f104 0215 	add.w	r2, r4, #21
    d090:	4290      	cmp	r0, r2
    d092:	bf38      	it	cc
    d094:	2304      	movcc	r3, #4
    d096:	f841 c003 	str.w	ip, [r1, r3]
    d09a:	f1bc 0f00 	cmp.w	ip, #0
    d09e:	d001      	beq.n	d0a4 <__lshift+0xac>
    d0a0:	f108 0602 	add.w	r6, r8, #2
    d0a4:	3e01      	subs	r6, #1
    d0a6:	4638      	mov	r0, r7
    d0a8:	612e      	str	r6, [r5, #16]
    d0aa:	4621      	mov	r1, r4
    d0ac:	f7ff fe24 	bl	ccf8 <_Bfree>
    d0b0:	4628      	mov	r0, r5
    d0b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    d0b6:	f842 0f04 	str.w	r0, [r2, #4]!
    d0ba:	3301      	adds	r3, #1
    d0bc:	e7c1      	b.n	d042 <__lshift+0x4a>
    d0be:	3904      	subs	r1, #4
    d0c0:	f853 2b04 	ldr.w	r2, [r3], #4
    d0c4:	f841 2f04 	str.w	r2, [r1, #4]!
    d0c8:	4298      	cmp	r0, r3
    d0ca:	d8f9      	bhi.n	d0c0 <__lshift+0xc8>
    d0cc:	e7ea      	b.n	d0a4 <__lshift+0xac>
    d0ce:	bf00      	nop
    d0d0:	00011c31 	.word	0x00011c31
    d0d4:	00011bd4 	.word	0x00011bd4

0000d0d8 <__mdiff>:
    d0d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d0dc:	460d      	mov	r5, r1
    d0de:	4607      	mov	r7, r0
    d0e0:	4611      	mov	r1, r2
    d0e2:	4628      	mov	r0, r5
    d0e4:	4614      	mov	r4, r2
    d0e6:	f002 f924 	bl	f332 <__mcmp>
    d0ea:	1e06      	subs	r6, r0, #0
    d0ec:	d111      	bne.n	d112 <__mdiff+0x3a>
    d0ee:	4631      	mov	r1, r6
    d0f0:	4638      	mov	r0, r7
    d0f2:	f7ff fdc1 	bl	cc78 <_Balloc>
    d0f6:	4602      	mov	r2, r0
    d0f8:	b928      	cbnz	r0, d106 <__mdiff+0x2e>
    d0fa:	4b39      	ldr	r3, [pc, #228]	; (d1e0 <__mdiff+0x108>)
    d0fc:	f240 2132 	movw	r1, #562	; 0x232
    d100:	4838      	ldr	r0, [pc, #224]	; (d1e4 <__mdiff+0x10c>)
    d102:	f000 fc11 	bl	d928 <__assert_func>
    d106:	2301      	movs	r3, #1
    d108:	e9c0 3604 	strd	r3, r6, [r0, #16]
    d10c:	4610      	mov	r0, r2
    d10e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d112:	bfa4      	itt	ge
    d114:	4623      	movge	r3, r4
    d116:	462c      	movge	r4, r5
    d118:	4638      	mov	r0, r7
    d11a:	6861      	ldr	r1, [r4, #4]
    d11c:	bfa6      	itte	ge
    d11e:	461d      	movge	r5, r3
    d120:	2600      	movge	r6, #0
    d122:	2601      	movlt	r6, #1
    d124:	f7ff fda8 	bl	cc78 <_Balloc>
    d128:	4602      	mov	r2, r0
    d12a:	b918      	cbnz	r0, d134 <__mdiff+0x5c>
    d12c:	4b2c      	ldr	r3, [pc, #176]	; (d1e0 <__mdiff+0x108>)
    d12e:	f44f 7110 	mov.w	r1, #576	; 0x240
    d132:	e7e5      	b.n	d100 <__mdiff+0x28>
    d134:	6927      	ldr	r7, [r4, #16]
    d136:	60c6      	str	r6, [r0, #12]
    d138:	692e      	ldr	r6, [r5, #16]
    d13a:	f104 0014 	add.w	r0, r4, #20
    d13e:	f105 0914 	add.w	r9, r5, #20
    d142:	f102 0e14 	add.w	lr, r2, #20
    d146:	eb00 0c87 	add.w	ip, r0, r7, lsl #2
    d14a:	eb09 0686 	add.w	r6, r9, r6, lsl #2
    d14e:	3410      	adds	r4, #16
    d150:	46f2      	mov	sl, lr
    d152:	2100      	movs	r1, #0
    d154:	f859 3b04 	ldr.w	r3, [r9], #4
    d158:	f854 bf04 	ldr.w	fp, [r4, #4]!
    d15c:	fa1f f883 	uxth.w	r8, r3
    d160:	fa11 f18b 	uxtah	r1, r1, fp
    d164:	0c1b      	lsrs	r3, r3, #16
    d166:	eba1 0808 	sub.w	r8, r1, r8
    d16a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
    d16e:	eb03 4328 	add.w	r3, r3, r8, asr #16
    d172:	fa1f f888 	uxth.w	r8, r8
    d176:	1419      	asrs	r1, r3, #16
    d178:	454e      	cmp	r6, r9
    d17a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
    d17e:	f84a 3b04 	str.w	r3, [sl], #4
    d182:	d8e7      	bhi.n	d154 <__mdiff+0x7c>
    d184:	1b73      	subs	r3, r6, r5
    d186:	3b15      	subs	r3, #21
    d188:	f023 0303 	bic.w	r3, r3, #3
    d18c:	3304      	adds	r3, #4
    d18e:	3515      	adds	r5, #21
    d190:	42ae      	cmp	r6, r5
    d192:	bf38      	it	cc
    d194:	2304      	movcc	r3, #4
    d196:	4418      	add	r0, r3
    d198:	4473      	add	r3, lr
    d19a:	469e      	mov	lr, r3
    d19c:	4606      	mov	r6, r0
    d19e:	4566      	cmp	r6, ip
    d1a0:	d30e      	bcc.n	d1c0 <__mdiff+0xe8>
    d1a2:	f10c 0103 	add.w	r1, ip, #3
    d1a6:	1a09      	subs	r1, r1, r0
    d1a8:	f021 0103 	bic.w	r1, r1, #3
    d1ac:	3803      	subs	r0, #3
    d1ae:	4584      	cmp	ip, r0
    d1b0:	bf38      	it	cc
    d1b2:	2100      	movcc	r1, #0
    d1b4:	4419      	add	r1, r3
    d1b6:	f851 3d04 	ldr.w	r3, [r1, #-4]!
    d1ba:	b17b      	cbz	r3, d1dc <__mdiff+0x104>
    d1bc:	6117      	str	r7, [r2, #16]
    d1be:	e7a5      	b.n	d10c <__mdiff+0x34>
    d1c0:	f856 8b04 	ldr.w	r8, [r6], #4
    d1c4:	fa11 f488 	uxtah	r4, r1, r8
    d1c8:	1425      	asrs	r5, r4, #16
    d1ca:	eb05 4518 	add.w	r5, r5, r8, lsr #16
    d1ce:	b2a4      	uxth	r4, r4
    d1d0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
    d1d4:	f84e 4b04 	str.w	r4, [lr], #4
    d1d8:	1429      	asrs	r1, r5, #16
    d1da:	e7e0      	b.n	d19e <__mdiff+0xc6>
    d1dc:	3f01      	subs	r7, #1
    d1de:	e7ea      	b.n	d1b6 <__mdiff+0xde>
    d1e0:	00011c31 	.word	0x00011c31
    d1e4:	00011bd4 	.word	0x00011bd4

0000d1e8 <__d2b>:
    d1e8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    d1ec:	2101      	movs	r1, #1
    d1ee:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
    d1f2:	4690      	mov	r8, r2
    d1f4:	461d      	mov	r5, r3
    d1f6:	f7ff fd3f 	bl	cc78 <_Balloc>
    d1fa:	4604      	mov	r4, r0
    d1fc:	b930      	cbnz	r0, d20c <__d2b+0x24>
    d1fe:	4602      	mov	r2, r0
    d200:	4b25      	ldr	r3, [pc, #148]	; (d298 <__d2b+0xb0>)
    d202:	4826      	ldr	r0, [pc, #152]	; (d29c <__d2b+0xb4>)
    d204:	f240 310a 	movw	r1, #778	; 0x30a
    d208:	f000 fb8e 	bl	d928 <__assert_func>
    d20c:	f3c5 0313 	ubfx	r3, r5, #0, #20
    d210:	f3c5 550a 	ubfx	r5, r5, #20, #11
    d214:	bb2d      	cbnz	r5, d262 <__d2b+0x7a>
    d216:	9301      	str	r3, [sp, #4]
    d218:	f1b8 0300 	subs.w	r3, r8, #0
    d21c:	d026      	beq.n	d26c <__d2b+0x84>
    d21e:	4668      	mov	r0, sp
    d220:	9300      	str	r3, [sp, #0]
    d222:	f002 f859 	bl	f2d8 <__lo0bits>
    d226:	9900      	ldr	r1, [sp, #0]
    d228:	b1f0      	cbz	r0, d268 <__d2b+0x80>
    d22a:	9a01      	ldr	r2, [sp, #4]
    d22c:	f1c0 0320 	rsb	r3, r0, #32
    d230:	fa02 f303 	lsl.w	r3, r2, r3
    d234:	430b      	orrs	r3, r1
    d236:	40c2      	lsrs	r2, r0
    d238:	6163      	str	r3, [r4, #20]
    d23a:	9201      	str	r2, [sp, #4]
    d23c:	9b01      	ldr	r3, [sp, #4]
    d23e:	61a3      	str	r3, [r4, #24]
    d240:	2b00      	cmp	r3, #0
    d242:	bf14      	ite	ne
    d244:	2102      	movne	r1, #2
    d246:	2101      	moveq	r1, #1
    d248:	6121      	str	r1, [r4, #16]
    d24a:	b1c5      	cbz	r5, d27e <__d2b+0x96>
    d24c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
    d250:	4405      	add	r5, r0
    d252:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
    d256:	603d      	str	r5, [r7, #0]
    d258:	6030      	str	r0, [r6, #0]
    d25a:	4620      	mov	r0, r4
    d25c:	b002      	add	sp, #8
    d25e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d262:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    d266:	e7d6      	b.n	d216 <__d2b+0x2e>
    d268:	6161      	str	r1, [r4, #20]
    d26a:	e7e7      	b.n	d23c <__d2b+0x54>
    d26c:	a801      	add	r0, sp, #4
    d26e:	f002 f833 	bl	f2d8 <__lo0bits>
    d272:	9b01      	ldr	r3, [sp, #4]
    d274:	6163      	str	r3, [r4, #20]
    d276:	2101      	movs	r1, #1
    d278:	6121      	str	r1, [r4, #16]
    d27a:	3020      	adds	r0, #32
    d27c:	e7e5      	b.n	d24a <__d2b+0x62>
    d27e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
    d282:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
    d286:	6038      	str	r0, [r7, #0]
    d288:	6918      	ldr	r0, [r3, #16]
    d28a:	f002 f805 	bl	f298 <__hi0bits>
    d28e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
    d292:	6031      	str	r1, [r6, #0]
    d294:	e7e1      	b.n	d25a <__d2b+0x72>
    d296:	bf00      	nop
    d298:	00011c31 	.word	0x00011c31
    d29c:	00011bd4 	.word	0x00011bd4

0000d2a0 <_mprec_log10>:
    d2a0:	2817      	cmp	r0, #23
    d2a2:	b5d0      	push	{r4, r6, r7, lr}
    d2a4:	4604      	mov	r4, r0
    d2a6:	dc05      	bgt.n	d2b4 <_mprec_log10+0x14>
    d2a8:	4808      	ldr	r0, [pc, #32]	; (d2cc <_mprec_log10+0x2c>)
    d2aa:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
    d2ae:	e9d4 0100 	ldrd	r0, r1, [r4]
    d2b2:	bdd0      	pop	{r4, r6, r7, pc}
    d2b4:	4906      	ldr	r1, [pc, #24]	; (d2d0 <_mprec_log10+0x30>)
    d2b6:	4f07      	ldr	r7, [pc, #28]	; (d2d4 <_mprec_log10+0x34>)
    d2b8:	2000      	movs	r0, #0
    d2ba:	2600      	movs	r6, #0
    d2bc:	4632      	mov	r2, r6
    d2be:	463b      	mov	r3, r7
    d2c0:	f7f3 f92a 	bl	518 <__aeabi_dmul>
    d2c4:	3c01      	subs	r4, #1
    d2c6:	d1f9      	bne.n	d2bc <_mprec_log10+0x1c>
    d2c8:	e7f3      	b.n	d2b2 <_mprec_log10+0x12>
    d2ca:	bf00      	nop
    d2cc:	0000fac0 	.word	0x0000fac0
    d2d0:	3ff00000 	.word	0x3ff00000
    d2d4:	40240000 	.word	0x40240000

0000d2d8 <_vfiprintf_r>:
    d2d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d2dc:	460d      	mov	r5, r1
    d2de:	b09d      	sub	sp, #116	; 0x74
    d2e0:	4614      	mov	r4, r2
    d2e2:	4698      	mov	r8, r3
    d2e4:	4606      	mov	r6, r0
    d2e6:	b118      	cbz	r0, d2f0 <_vfiprintf_r+0x18>
    d2e8:	6983      	ldr	r3, [r0, #24]
    d2ea:	b90b      	cbnz	r3, d2f0 <_vfiprintf_r+0x18>
    d2ec:	f7ff fc3a 	bl	cb64 <__sinit>
    d2f0:	4b89      	ldr	r3, [pc, #548]	; (d518 <_vfiprintf_r+0x240>)
    d2f2:	429d      	cmp	r5, r3
    d2f4:	d11b      	bne.n	d32e <_vfiprintf_r+0x56>
    d2f6:	6875      	ldr	r5, [r6, #4]
    d2f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    d2fa:	07d9      	lsls	r1, r3, #31
    d2fc:	d405      	bmi.n	d30a <_vfiprintf_r+0x32>
    d2fe:	89ab      	ldrh	r3, [r5, #12]
    d300:	059a      	lsls	r2, r3, #22
    d302:	d402      	bmi.n	d30a <_vfiprintf_r+0x32>
    d304:	6da8      	ldr	r0, [r5, #88]	; 0x58
    d306:	f7f9 f9f7 	bl	66f8 <__retarget_lock_acquire_recursive>
    d30a:	89ab      	ldrh	r3, [r5, #12]
    d30c:	071b      	lsls	r3, r3, #28
    d30e:	d501      	bpl.n	d314 <_vfiprintf_r+0x3c>
    d310:	692b      	ldr	r3, [r5, #16]
    d312:	b9eb      	cbnz	r3, d350 <_vfiprintf_r+0x78>
    d314:	4629      	mov	r1, r5
    d316:	4630      	mov	r0, r6
    d318:	f000 fa98 	bl	d84c <__swsetup_r>
    d31c:	b1c0      	cbz	r0, d350 <_vfiprintf_r+0x78>
    d31e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    d320:	07dc      	lsls	r4, r3, #31
    d322:	d50e      	bpl.n	d342 <_vfiprintf_r+0x6a>
    d324:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    d328:	b01d      	add	sp, #116	; 0x74
    d32a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d32e:	4b7b      	ldr	r3, [pc, #492]	; (d51c <_vfiprintf_r+0x244>)
    d330:	429d      	cmp	r5, r3
    d332:	d101      	bne.n	d338 <_vfiprintf_r+0x60>
    d334:	68b5      	ldr	r5, [r6, #8]
    d336:	e7df      	b.n	d2f8 <_vfiprintf_r+0x20>
    d338:	4b79      	ldr	r3, [pc, #484]	; (d520 <_vfiprintf_r+0x248>)
    d33a:	429d      	cmp	r5, r3
    d33c:	bf08      	it	eq
    d33e:	68f5      	ldreq	r5, [r6, #12]
    d340:	e7da      	b.n	d2f8 <_vfiprintf_r+0x20>
    d342:	89ab      	ldrh	r3, [r5, #12]
    d344:	0598      	lsls	r0, r3, #22
    d346:	d4ed      	bmi.n	d324 <_vfiprintf_r+0x4c>
    d348:	6da8      	ldr	r0, [r5, #88]	; 0x58
    d34a:	f7f9 f9f5 	bl	6738 <__retarget_lock_release_recursive>
    d34e:	e7e9      	b.n	d324 <_vfiprintf_r+0x4c>
    d350:	2300      	movs	r3, #0
    d352:	9309      	str	r3, [sp, #36]	; 0x24
    d354:	2320      	movs	r3, #32
    d356:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    d35a:	f8cd 800c 	str.w	r8, [sp, #12]
    d35e:	2330      	movs	r3, #48	; 0x30
    d360:	f8df 81c0 	ldr.w	r8, [pc, #448]	; d524 <_vfiprintf_r+0x24c>
    d364:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    d368:	f04f 0901 	mov.w	r9, #1
    d36c:	4623      	mov	r3, r4
    d36e:	469a      	mov	sl, r3
    d370:	f813 2b01 	ldrb.w	r2, [r3], #1
    d374:	b10a      	cbz	r2, d37a <_vfiprintf_r+0xa2>
    d376:	2a25      	cmp	r2, #37	; 0x25
    d378:	d1f9      	bne.n	d36e <_vfiprintf_r+0x96>
    d37a:	ebba 0b04 	subs.w	fp, sl, r4
    d37e:	d00b      	beq.n	d398 <_vfiprintf_r+0xc0>
    d380:	465b      	mov	r3, fp
    d382:	4622      	mov	r2, r4
    d384:	4629      	mov	r1, r5
    d386:	4630      	mov	r0, r6
    d388:	f002 f811 	bl	f3ae <__sfputs_r>
    d38c:	3001      	adds	r0, #1
    d38e:	f000 80aa 	beq.w	d4e6 <_vfiprintf_r+0x20e>
    d392:	9a09      	ldr	r2, [sp, #36]	; 0x24
    d394:	445a      	add	r2, fp
    d396:	9209      	str	r2, [sp, #36]	; 0x24
    d398:	f89a 3000 	ldrb.w	r3, [sl]
    d39c:	2b00      	cmp	r3, #0
    d39e:	f000 80a2 	beq.w	d4e6 <_vfiprintf_r+0x20e>
    d3a2:	2300      	movs	r3, #0
    d3a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    d3a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
    d3ac:	f10a 0a01 	add.w	sl, sl, #1
    d3b0:	9304      	str	r3, [sp, #16]
    d3b2:	9307      	str	r3, [sp, #28]
    d3b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    d3b8:	931a      	str	r3, [sp, #104]	; 0x68
    d3ba:	4654      	mov	r4, sl
    d3bc:	2205      	movs	r2, #5
    d3be:	f814 1b01 	ldrb.w	r1, [r4], #1
    d3c2:	4858      	ldr	r0, [pc, #352]	; (d524 <_vfiprintf_r+0x24c>)
    d3c4:	f7f2 fe9c 	bl	100 <memchr>
    d3c8:	9a04      	ldr	r2, [sp, #16]
    d3ca:	b9d8      	cbnz	r0, d404 <_vfiprintf_r+0x12c>
    d3cc:	06d1      	lsls	r1, r2, #27
    d3ce:	bf44      	itt	mi
    d3d0:	2320      	movmi	r3, #32
    d3d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
    d3d6:	0713      	lsls	r3, r2, #28
    d3d8:	bf44      	itt	mi
    d3da:	232b      	movmi	r3, #43	; 0x2b
    d3dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
    d3e0:	f89a 3000 	ldrb.w	r3, [sl]
    d3e4:	2b2a      	cmp	r3, #42	; 0x2a
    d3e6:	d015      	beq.n	d414 <_vfiprintf_r+0x13c>
    d3e8:	9a07      	ldr	r2, [sp, #28]
    d3ea:	4654      	mov	r4, sl
    d3ec:	2000      	movs	r0, #0
    d3ee:	f04f 0c0a 	mov.w	ip, #10
    d3f2:	4621      	mov	r1, r4
    d3f4:	f811 3b01 	ldrb.w	r3, [r1], #1
    d3f8:	3b30      	subs	r3, #48	; 0x30
    d3fa:	2b09      	cmp	r3, #9
    d3fc:	d94e      	bls.n	d49c <_vfiprintf_r+0x1c4>
    d3fe:	b1b0      	cbz	r0, d42e <_vfiprintf_r+0x156>
    d400:	9207      	str	r2, [sp, #28]
    d402:	e014      	b.n	d42e <_vfiprintf_r+0x156>
    d404:	eba0 0308 	sub.w	r3, r0, r8
    d408:	fa09 f303 	lsl.w	r3, r9, r3
    d40c:	4313      	orrs	r3, r2
    d40e:	9304      	str	r3, [sp, #16]
    d410:	46a2      	mov	sl, r4
    d412:	e7d2      	b.n	d3ba <_vfiprintf_r+0xe2>
    d414:	9b03      	ldr	r3, [sp, #12]
    d416:	1d19      	adds	r1, r3, #4
    d418:	681b      	ldr	r3, [r3, #0]
    d41a:	9103      	str	r1, [sp, #12]
    d41c:	2b00      	cmp	r3, #0
    d41e:	bfbb      	ittet	lt
    d420:	425b      	neglt	r3, r3
    d422:	f042 0202 	orrlt.w	r2, r2, #2
    d426:	9307      	strge	r3, [sp, #28]
    d428:	9307      	strlt	r3, [sp, #28]
    d42a:	bfb8      	it	lt
    d42c:	9204      	strlt	r2, [sp, #16]
    d42e:	7823      	ldrb	r3, [r4, #0]
    d430:	2b2e      	cmp	r3, #46	; 0x2e
    d432:	d10c      	bne.n	d44e <_vfiprintf_r+0x176>
    d434:	7863      	ldrb	r3, [r4, #1]
    d436:	2b2a      	cmp	r3, #42	; 0x2a
    d438:	d135      	bne.n	d4a6 <_vfiprintf_r+0x1ce>
    d43a:	9b03      	ldr	r3, [sp, #12]
    d43c:	1d1a      	adds	r2, r3, #4
    d43e:	681b      	ldr	r3, [r3, #0]
    d440:	9203      	str	r2, [sp, #12]
    d442:	2b00      	cmp	r3, #0
    d444:	bfb8      	it	lt
    d446:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
    d44a:	3402      	adds	r4, #2
    d44c:	9305      	str	r3, [sp, #20]
    d44e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; d528 <_vfiprintf_r+0x250>
    d452:	7821      	ldrb	r1, [r4, #0]
    d454:	2203      	movs	r2, #3
    d456:	4650      	mov	r0, sl
    d458:	f7f2 fe52 	bl	100 <memchr>
    d45c:	b140      	cbz	r0, d470 <_vfiprintf_r+0x198>
    d45e:	2340      	movs	r3, #64	; 0x40
    d460:	eba0 000a 	sub.w	r0, r0, sl
    d464:	fa03 f000 	lsl.w	r0, r3, r0
    d468:	9b04      	ldr	r3, [sp, #16]
    d46a:	4303      	orrs	r3, r0
    d46c:	3401      	adds	r4, #1
    d46e:	9304      	str	r3, [sp, #16]
    d470:	f814 1b01 	ldrb.w	r1, [r4], #1
    d474:	482d      	ldr	r0, [pc, #180]	; (d52c <_vfiprintf_r+0x254>)
    d476:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    d47a:	2206      	movs	r2, #6
    d47c:	f7f2 fe40 	bl	100 <memchr>
    d480:	2800      	cmp	r0, #0
    d482:	d03f      	beq.n	d504 <_vfiprintf_r+0x22c>
    d484:	4b2a      	ldr	r3, [pc, #168]	; (d530 <_vfiprintf_r+0x258>)
    d486:	bb1b      	cbnz	r3, d4d0 <_vfiprintf_r+0x1f8>
    d488:	9b03      	ldr	r3, [sp, #12]
    d48a:	3307      	adds	r3, #7
    d48c:	f023 0307 	bic.w	r3, r3, #7
    d490:	3308      	adds	r3, #8
    d492:	9303      	str	r3, [sp, #12]
    d494:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d496:	443b      	add	r3, r7
    d498:	9309      	str	r3, [sp, #36]	; 0x24
    d49a:	e767      	b.n	d36c <_vfiprintf_r+0x94>
    d49c:	fb0c 3202 	mla	r2, ip, r2, r3
    d4a0:	460c      	mov	r4, r1
    d4a2:	2001      	movs	r0, #1
    d4a4:	e7a5      	b.n	d3f2 <_vfiprintf_r+0x11a>
    d4a6:	2300      	movs	r3, #0
    d4a8:	3401      	adds	r4, #1
    d4aa:	9305      	str	r3, [sp, #20]
    d4ac:	4619      	mov	r1, r3
    d4ae:	f04f 0c0a 	mov.w	ip, #10
    d4b2:	4620      	mov	r0, r4
    d4b4:	f810 2b01 	ldrb.w	r2, [r0], #1
    d4b8:	3a30      	subs	r2, #48	; 0x30
    d4ba:	2a09      	cmp	r2, #9
    d4bc:	d903      	bls.n	d4c6 <_vfiprintf_r+0x1ee>
    d4be:	2b00      	cmp	r3, #0
    d4c0:	d0c5      	beq.n	d44e <_vfiprintf_r+0x176>
    d4c2:	9105      	str	r1, [sp, #20]
    d4c4:	e7c3      	b.n	d44e <_vfiprintf_r+0x176>
    d4c6:	fb0c 2101 	mla	r1, ip, r1, r2
    d4ca:	4604      	mov	r4, r0
    d4cc:	2301      	movs	r3, #1
    d4ce:	e7f0      	b.n	d4b2 <_vfiprintf_r+0x1da>
    d4d0:	ab03      	add	r3, sp, #12
    d4d2:	9300      	str	r3, [sp, #0]
    d4d4:	462a      	mov	r2, r5
    d4d6:	4b17      	ldr	r3, [pc, #92]	; (d534 <_vfiprintf_r+0x25c>)
    d4d8:	a904      	add	r1, sp, #16
    d4da:	4630      	mov	r0, r6
    d4dc:	f3af 8000 	nop.w
    d4e0:	4607      	mov	r7, r0
    d4e2:	1c78      	adds	r0, r7, #1
    d4e4:	d1d6      	bne.n	d494 <_vfiprintf_r+0x1bc>
    d4e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    d4e8:	07d9      	lsls	r1, r3, #31
    d4ea:	d405      	bmi.n	d4f8 <_vfiprintf_r+0x220>
    d4ec:	89ab      	ldrh	r3, [r5, #12]
    d4ee:	059a      	lsls	r2, r3, #22
    d4f0:	d402      	bmi.n	d4f8 <_vfiprintf_r+0x220>
    d4f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
    d4f4:	f7f9 f920 	bl	6738 <__retarget_lock_release_recursive>
    d4f8:	89ab      	ldrh	r3, [r5, #12]
    d4fa:	065b      	lsls	r3, r3, #25
    d4fc:	f53f af12 	bmi.w	d324 <_vfiprintf_r+0x4c>
    d500:	9809      	ldr	r0, [sp, #36]	; 0x24
    d502:	e711      	b.n	d328 <_vfiprintf_r+0x50>
    d504:	ab03      	add	r3, sp, #12
    d506:	9300      	str	r3, [sp, #0]
    d508:	462a      	mov	r2, r5
    d50a:	4b0a      	ldr	r3, [pc, #40]	; (d534 <_vfiprintf_r+0x25c>)
    d50c:	a904      	add	r1, sp, #16
    d50e:	4630      	mov	r0, r6
    d510:	f000 f812 	bl	d538 <_printf_i>
    d514:	e7e4      	b.n	d4e0 <_vfiprintf_r+0x208>
    d516:	bf00      	nop
    d518:	000119e8 	.word	0x000119e8
    d51c:	00011a08 	.word	0x00011a08
    d520:	000119c8 	.word	0x000119c8
    d524:	00011c42 	.word	0x00011c42
    d528:	00011c48 	.word	0x00011c48
    d52c:	00011c4c 	.word	0x00011c4c
    d530:	00000000 	.word	0x00000000
    d534:	0000f3af 	.word	0x0000f3af

0000d538 <_printf_i>:
    d538:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
    d53c:	7e0f      	ldrb	r7, [r1, #24]
    d53e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    d540:	2f78      	cmp	r7, #120	; 0x78
    d542:	4691      	mov	r9, r2
    d544:	4680      	mov	r8, r0
    d546:	460c      	mov	r4, r1
    d548:	469a      	mov	sl, r3
    d54a:	f101 0243 	add.w	r2, r1, #67	; 0x43
    d54e:	d807      	bhi.n	d560 <_printf_i+0x28>
    d550:	2f62      	cmp	r7, #98	; 0x62
    d552:	d80a      	bhi.n	d56a <_printf_i+0x32>
    d554:	2f00      	cmp	r7, #0
    d556:	f000 80d8 	beq.w	d70a <_printf_i+0x1d2>
    d55a:	2f58      	cmp	r7, #88	; 0x58
    d55c:	f000 80a3 	beq.w	d6a6 <_printf_i+0x16e>
    d560:	f104 0542 	add.w	r5, r4, #66	; 0x42
    d564:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
    d568:	e03a      	b.n	d5e0 <_printf_i+0xa8>
    d56a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
    d56e:	2b15      	cmp	r3, #21
    d570:	d8f6      	bhi.n	d560 <_printf_i+0x28>
    d572:	a101      	add	r1, pc, #4	; (adr r1, d578 <_printf_i+0x40>)
    d574:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
    d578:	0000d5d1 	.word	0x0000d5d1
    d57c:	0000d5e5 	.word	0x0000d5e5
    d580:	0000d561 	.word	0x0000d561
    d584:	0000d561 	.word	0x0000d561
    d588:	0000d561 	.word	0x0000d561
    d58c:	0000d561 	.word	0x0000d561
    d590:	0000d5e5 	.word	0x0000d5e5
    d594:	0000d561 	.word	0x0000d561
    d598:	0000d561 	.word	0x0000d561
    d59c:	0000d561 	.word	0x0000d561
    d5a0:	0000d561 	.word	0x0000d561
    d5a4:	0000d6f1 	.word	0x0000d6f1
    d5a8:	0000d615 	.word	0x0000d615
    d5ac:	0000d6d3 	.word	0x0000d6d3
    d5b0:	0000d561 	.word	0x0000d561
    d5b4:	0000d561 	.word	0x0000d561
    d5b8:	0000d713 	.word	0x0000d713
    d5bc:	0000d561 	.word	0x0000d561
    d5c0:	0000d615 	.word	0x0000d615
    d5c4:	0000d561 	.word	0x0000d561
    d5c8:	0000d561 	.word	0x0000d561
    d5cc:	0000d6db 	.word	0x0000d6db
    d5d0:	682b      	ldr	r3, [r5, #0]
    d5d2:	1d1a      	adds	r2, r3, #4
    d5d4:	681b      	ldr	r3, [r3, #0]
    d5d6:	602a      	str	r2, [r5, #0]
    d5d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
    d5dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    d5e0:	2301      	movs	r3, #1
    d5e2:	e0a3      	b.n	d72c <_printf_i+0x1f4>
    d5e4:	6820      	ldr	r0, [r4, #0]
    d5e6:	6829      	ldr	r1, [r5, #0]
    d5e8:	0606      	lsls	r6, r0, #24
    d5ea:	f101 0304 	add.w	r3, r1, #4
    d5ee:	d50a      	bpl.n	d606 <_printf_i+0xce>
    d5f0:	680e      	ldr	r6, [r1, #0]
    d5f2:	602b      	str	r3, [r5, #0]
    d5f4:	2e00      	cmp	r6, #0
    d5f6:	da03      	bge.n	d600 <_printf_i+0xc8>
    d5f8:	232d      	movs	r3, #45	; 0x2d
    d5fa:	4276      	negs	r6, r6
    d5fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    d600:	485e      	ldr	r0, [pc, #376]	; (d77c <_printf_i+0x244>)
    d602:	230a      	movs	r3, #10
    d604:	e019      	b.n	d63a <_printf_i+0x102>
    d606:	680e      	ldr	r6, [r1, #0]
    d608:	602b      	str	r3, [r5, #0]
    d60a:	f010 0f40 	tst.w	r0, #64	; 0x40
    d60e:	bf18      	it	ne
    d610:	b236      	sxthne	r6, r6
    d612:	e7ef      	b.n	d5f4 <_printf_i+0xbc>
    d614:	682b      	ldr	r3, [r5, #0]
    d616:	6820      	ldr	r0, [r4, #0]
    d618:	1d19      	adds	r1, r3, #4
    d61a:	6029      	str	r1, [r5, #0]
    d61c:	0601      	lsls	r1, r0, #24
    d61e:	d501      	bpl.n	d624 <_printf_i+0xec>
    d620:	681e      	ldr	r6, [r3, #0]
    d622:	e002      	b.n	d62a <_printf_i+0xf2>
    d624:	0646      	lsls	r6, r0, #25
    d626:	d5fb      	bpl.n	d620 <_printf_i+0xe8>
    d628:	881e      	ldrh	r6, [r3, #0]
    d62a:	4854      	ldr	r0, [pc, #336]	; (d77c <_printf_i+0x244>)
    d62c:	2f6f      	cmp	r7, #111	; 0x6f
    d62e:	bf0c      	ite	eq
    d630:	2308      	moveq	r3, #8
    d632:	230a      	movne	r3, #10
    d634:	2100      	movs	r1, #0
    d636:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
    d63a:	6865      	ldr	r5, [r4, #4]
    d63c:	60a5      	str	r5, [r4, #8]
    d63e:	2d00      	cmp	r5, #0
    d640:	bfa2      	ittt	ge
    d642:	6821      	ldrge	r1, [r4, #0]
    d644:	f021 0104 	bicge.w	r1, r1, #4
    d648:	6021      	strge	r1, [r4, #0]
    d64a:	b90e      	cbnz	r6, d650 <_printf_i+0x118>
    d64c:	2d00      	cmp	r5, #0
    d64e:	d04d      	beq.n	d6ec <_printf_i+0x1b4>
    d650:	4615      	mov	r5, r2
    d652:	fbb6 f1f3 	udiv	r1, r6, r3
    d656:	fb03 6711 	mls	r7, r3, r1, r6
    d65a:	5dc7      	ldrb	r7, [r0, r7]
    d65c:	f805 7d01 	strb.w	r7, [r5, #-1]!
    d660:	4637      	mov	r7, r6
    d662:	42bb      	cmp	r3, r7
    d664:	460e      	mov	r6, r1
    d666:	d9f4      	bls.n	d652 <_printf_i+0x11a>
    d668:	2b08      	cmp	r3, #8
    d66a:	d10b      	bne.n	d684 <_printf_i+0x14c>
    d66c:	6823      	ldr	r3, [r4, #0]
    d66e:	07de      	lsls	r6, r3, #31
    d670:	d508      	bpl.n	d684 <_printf_i+0x14c>
    d672:	6923      	ldr	r3, [r4, #16]
    d674:	6861      	ldr	r1, [r4, #4]
    d676:	4299      	cmp	r1, r3
    d678:	bfde      	ittt	le
    d67a:	2330      	movle	r3, #48	; 0x30
    d67c:	f805 3c01 	strble.w	r3, [r5, #-1]
    d680:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
    d684:	1b52      	subs	r2, r2, r5
    d686:	6122      	str	r2, [r4, #16]
    d688:	f8cd a000 	str.w	sl, [sp]
    d68c:	464b      	mov	r3, r9
    d68e:	aa03      	add	r2, sp, #12
    d690:	4621      	mov	r1, r4
    d692:	4640      	mov	r0, r8
    d694:	f001 fe9d 	bl	f3d2 <_printf_common>
    d698:	3001      	adds	r0, #1
    d69a:	d14c      	bne.n	d736 <_printf_i+0x1fe>
    d69c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    d6a0:	b004      	add	sp, #16
    d6a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    d6a6:	4835      	ldr	r0, [pc, #212]	; (d77c <_printf_i+0x244>)
    d6a8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
    d6ac:	6829      	ldr	r1, [r5, #0]
    d6ae:	6823      	ldr	r3, [r4, #0]
    d6b0:	f851 6b04 	ldr.w	r6, [r1], #4
    d6b4:	6029      	str	r1, [r5, #0]
    d6b6:	061d      	lsls	r5, r3, #24
    d6b8:	d514      	bpl.n	d6e4 <_printf_i+0x1ac>
    d6ba:	07df      	lsls	r7, r3, #31
    d6bc:	bf44      	itt	mi
    d6be:	f043 0320 	orrmi.w	r3, r3, #32
    d6c2:	6023      	strmi	r3, [r4, #0]
    d6c4:	b91e      	cbnz	r6, d6ce <_printf_i+0x196>
    d6c6:	6823      	ldr	r3, [r4, #0]
    d6c8:	f023 0320 	bic.w	r3, r3, #32
    d6cc:	6023      	str	r3, [r4, #0]
    d6ce:	2310      	movs	r3, #16
    d6d0:	e7b0      	b.n	d634 <_printf_i+0xfc>
    d6d2:	6823      	ldr	r3, [r4, #0]
    d6d4:	f043 0320 	orr.w	r3, r3, #32
    d6d8:	6023      	str	r3, [r4, #0]
    d6da:	2378      	movs	r3, #120	; 0x78
    d6dc:	4828      	ldr	r0, [pc, #160]	; (d780 <_printf_i+0x248>)
    d6de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
    d6e2:	e7e3      	b.n	d6ac <_printf_i+0x174>
    d6e4:	0659      	lsls	r1, r3, #25
    d6e6:	bf48      	it	mi
    d6e8:	b2b6      	uxthmi	r6, r6
    d6ea:	e7e6      	b.n	d6ba <_printf_i+0x182>
    d6ec:	4615      	mov	r5, r2
    d6ee:	e7bb      	b.n	d668 <_printf_i+0x130>
    d6f0:	682b      	ldr	r3, [r5, #0]
    d6f2:	6826      	ldr	r6, [r4, #0]
    d6f4:	6961      	ldr	r1, [r4, #20]
    d6f6:	1d18      	adds	r0, r3, #4
    d6f8:	6028      	str	r0, [r5, #0]
    d6fa:	0635      	lsls	r5, r6, #24
    d6fc:	681b      	ldr	r3, [r3, #0]
    d6fe:	d501      	bpl.n	d704 <_printf_i+0x1cc>
    d700:	6019      	str	r1, [r3, #0]
    d702:	e002      	b.n	d70a <_printf_i+0x1d2>
    d704:	0670      	lsls	r0, r6, #25
    d706:	d5fb      	bpl.n	d700 <_printf_i+0x1c8>
    d708:	8019      	strh	r1, [r3, #0]
    d70a:	2300      	movs	r3, #0
    d70c:	6123      	str	r3, [r4, #16]
    d70e:	4615      	mov	r5, r2
    d710:	e7ba      	b.n	d688 <_printf_i+0x150>
    d712:	682b      	ldr	r3, [r5, #0]
    d714:	1d1a      	adds	r2, r3, #4
    d716:	602a      	str	r2, [r5, #0]
    d718:	681d      	ldr	r5, [r3, #0]
    d71a:	6862      	ldr	r2, [r4, #4]
    d71c:	2100      	movs	r1, #0
    d71e:	4628      	mov	r0, r5
    d720:	f7f2 fcee 	bl	100 <memchr>
    d724:	b108      	cbz	r0, d72a <_printf_i+0x1f2>
    d726:	1b40      	subs	r0, r0, r5
    d728:	6060      	str	r0, [r4, #4]
    d72a:	6863      	ldr	r3, [r4, #4]
    d72c:	6123      	str	r3, [r4, #16]
    d72e:	2300      	movs	r3, #0
    d730:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    d734:	e7a8      	b.n	d688 <_printf_i+0x150>
    d736:	6923      	ldr	r3, [r4, #16]
    d738:	462a      	mov	r2, r5
    d73a:	4649      	mov	r1, r9
    d73c:	4640      	mov	r0, r8
    d73e:	47d0      	blx	sl
    d740:	3001      	adds	r0, #1
    d742:	d0ab      	beq.n	d69c <_printf_i+0x164>
    d744:	6823      	ldr	r3, [r4, #0]
    d746:	079b      	lsls	r3, r3, #30
    d748:	d413      	bmi.n	d772 <_printf_i+0x23a>
    d74a:	68e0      	ldr	r0, [r4, #12]
    d74c:	9b03      	ldr	r3, [sp, #12]
    d74e:	4298      	cmp	r0, r3
    d750:	bfb8      	it	lt
    d752:	4618      	movlt	r0, r3
    d754:	e7a4      	b.n	d6a0 <_printf_i+0x168>
    d756:	2301      	movs	r3, #1
    d758:	4632      	mov	r2, r6
    d75a:	4649      	mov	r1, r9
    d75c:	4640      	mov	r0, r8
    d75e:	47d0      	blx	sl
    d760:	3001      	adds	r0, #1
    d762:	d09b      	beq.n	d69c <_printf_i+0x164>
    d764:	3501      	adds	r5, #1
    d766:	68e3      	ldr	r3, [r4, #12]
    d768:	9903      	ldr	r1, [sp, #12]
    d76a:	1a5b      	subs	r3, r3, r1
    d76c:	42ab      	cmp	r3, r5
    d76e:	dcf2      	bgt.n	d756 <_printf_i+0x21e>
    d770:	e7eb      	b.n	d74a <_printf_i+0x212>
    d772:	2500      	movs	r5, #0
    d774:	f104 0619 	add.w	r6, r4, #25
    d778:	e7f5      	b.n	d766 <_printf_i+0x22e>
    d77a:	bf00      	nop
    d77c:	00011c53 	.word	0x00011c53
    d780:	00011c64 	.word	0x00011c64

0000d784 <__swbuf_r>:
    d784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d786:	460e      	mov	r6, r1
    d788:	4614      	mov	r4, r2
    d78a:	4605      	mov	r5, r0
    d78c:	b118      	cbz	r0, d796 <__swbuf_r+0x12>
    d78e:	6983      	ldr	r3, [r0, #24]
    d790:	b90b      	cbnz	r3, d796 <__swbuf_r+0x12>
    d792:	f7ff f9e7 	bl	cb64 <__sinit>
    d796:	4b21      	ldr	r3, [pc, #132]	; (d81c <__swbuf_r+0x98>)
    d798:	429c      	cmp	r4, r3
    d79a:	d12b      	bne.n	d7f4 <__swbuf_r+0x70>
    d79c:	686c      	ldr	r4, [r5, #4]
    d79e:	69a3      	ldr	r3, [r4, #24]
    d7a0:	60a3      	str	r3, [r4, #8]
    d7a2:	89a3      	ldrh	r3, [r4, #12]
    d7a4:	071a      	lsls	r2, r3, #28
    d7a6:	d52f      	bpl.n	d808 <__swbuf_r+0x84>
    d7a8:	6923      	ldr	r3, [r4, #16]
    d7aa:	b36b      	cbz	r3, d808 <__swbuf_r+0x84>
    d7ac:	6923      	ldr	r3, [r4, #16]
    d7ae:	6820      	ldr	r0, [r4, #0]
    d7b0:	1ac0      	subs	r0, r0, r3
    d7b2:	6963      	ldr	r3, [r4, #20]
    d7b4:	b2f6      	uxtb	r6, r6
    d7b6:	4283      	cmp	r3, r0
    d7b8:	4637      	mov	r7, r6
    d7ba:	dc04      	bgt.n	d7c6 <__swbuf_r+0x42>
    d7bc:	4621      	mov	r1, r4
    d7be:	4628      	mov	r0, r5
    d7c0:	f000 f962 	bl	da88 <_fflush_r>
    d7c4:	bb30      	cbnz	r0, d814 <__swbuf_r+0x90>
    d7c6:	68a3      	ldr	r3, [r4, #8]
    d7c8:	3b01      	subs	r3, #1
    d7ca:	60a3      	str	r3, [r4, #8]
    d7cc:	6823      	ldr	r3, [r4, #0]
    d7ce:	1c5a      	adds	r2, r3, #1
    d7d0:	6022      	str	r2, [r4, #0]
    d7d2:	701e      	strb	r6, [r3, #0]
    d7d4:	6963      	ldr	r3, [r4, #20]
    d7d6:	3001      	adds	r0, #1
    d7d8:	4283      	cmp	r3, r0
    d7da:	d004      	beq.n	d7e6 <__swbuf_r+0x62>
    d7dc:	89a3      	ldrh	r3, [r4, #12]
    d7de:	07db      	lsls	r3, r3, #31
    d7e0:	d506      	bpl.n	d7f0 <__swbuf_r+0x6c>
    d7e2:	2e0a      	cmp	r6, #10
    d7e4:	d104      	bne.n	d7f0 <__swbuf_r+0x6c>
    d7e6:	4621      	mov	r1, r4
    d7e8:	4628      	mov	r0, r5
    d7ea:	f000 f94d 	bl	da88 <_fflush_r>
    d7ee:	b988      	cbnz	r0, d814 <__swbuf_r+0x90>
    d7f0:	4638      	mov	r0, r7
    d7f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d7f4:	4b0a      	ldr	r3, [pc, #40]	; (d820 <__swbuf_r+0x9c>)
    d7f6:	429c      	cmp	r4, r3
    d7f8:	d101      	bne.n	d7fe <__swbuf_r+0x7a>
    d7fa:	68ac      	ldr	r4, [r5, #8]
    d7fc:	e7cf      	b.n	d79e <__swbuf_r+0x1a>
    d7fe:	4b09      	ldr	r3, [pc, #36]	; (d824 <__swbuf_r+0xa0>)
    d800:	429c      	cmp	r4, r3
    d802:	bf08      	it	eq
    d804:	68ec      	ldreq	r4, [r5, #12]
    d806:	e7ca      	b.n	d79e <__swbuf_r+0x1a>
    d808:	4621      	mov	r1, r4
    d80a:	4628      	mov	r0, r5
    d80c:	f000 f81e 	bl	d84c <__swsetup_r>
    d810:	2800      	cmp	r0, #0
    d812:	d0cb      	beq.n	d7ac <__swbuf_r+0x28>
    d814:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
    d818:	e7ea      	b.n	d7f0 <__swbuf_r+0x6c>
    d81a:	bf00      	nop
    d81c:	000119e8 	.word	0x000119e8
    d820:	00011a08 	.word	0x00011a08
    d824:	000119c8 	.word	0x000119c8

0000d828 <_write_r>:
    d828:	b538      	push	{r3, r4, r5, lr}
    d82a:	4d07      	ldr	r5, [pc, #28]	; (d848 <_write_r+0x20>)
    d82c:	4604      	mov	r4, r0
    d82e:	4608      	mov	r0, r1
    d830:	4611      	mov	r1, r2
    d832:	2200      	movs	r2, #0
    d834:	602a      	str	r2, [r5, #0]
    d836:	461a      	mov	r2, r3
    d838:	f000 fea8 	bl	e58c <_write>
    d83c:	1c43      	adds	r3, r0, #1
    d83e:	d102      	bne.n	d846 <_write_r+0x1e>
    d840:	682b      	ldr	r3, [r5, #0]
    d842:	b103      	cbz	r3, d846 <_write_r+0x1e>
    d844:	6023      	str	r3, [r4, #0]
    d846:	bd38      	pop	{r3, r4, r5, pc}
    d848:	200051b4 	.word	0x200051b4

0000d84c <__swsetup_r>:
    d84c:	4b32      	ldr	r3, [pc, #200]	; (d918 <__swsetup_r+0xcc>)
    d84e:	b570      	push	{r4, r5, r6, lr}
    d850:	681d      	ldr	r5, [r3, #0]
    d852:	4606      	mov	r6, r0
    d854:	460c      	mov	r4, r1
    d856:	b125      	cbz	r5, d862 <__swsetup_r+0x16>
    d858:	69ab      	ldr	r3, [r5, #24]
    d85a:	b913      	cbnz	r3, d862 <__swsetup_r+0x16>
    d85c:	4628      	mov	r0, r5
    d85e:	f7ff f981 	bl	cb64 <__sinit>
    d862:	4b2e      	ldr	r3, [pc, #184]	; (d91c <__swsetup_r+0xd0>)
    d864:	429c      	cmp	r4, r3
    d866:	d10f      	bne.n	d888 <__swsetup_r+0x3c>
    d868:	686c      	ldr	r4, [r5, #4]
    d86a:	89a3      	ldrh	r3, [r4, #12]
    d86c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    d870:	0719      	lsls	r1, r3, #28
    d872:	d42c      	bmi.n	d8ce <__swsetup_r+0x82>
    d874:	06dd      	lsls	r5, r3, #27
    d876:	d411      	bmi.n	d89c <__swsetup_r+0x50>
    d878:	2309      	movs	r3, #9
    d87a:	6033      	str	r3, [r6, #0]
    d87c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
    d880:	81a3      	strh	r3, [r4, #12]
    d882:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    d886:	e03e      	b.n	d906 <__swsetup_r+0xba>
    d888:	4b25      	ldr	r3, [pc, #148]	; (d920 <__swsetup_r+0xd4>)
    d88a:	429c      	cmp	r4, r3
    d88c:	d101      	bne.n	d892 <__swsetup_r+0x46>
    d88e:	68ac      	ldr	r4, [r5, #8]
    d890:	e7eb      	b.n	d86a <__swsetup_r+0x1e>
    d892:	4b24      	ldr	r3, [pc, #144]	; (d924 <__swsetup_r+0xd8>)
    d894:	429c      	cmp	r4, r3
    d896:	bf08      	it	eq
    d898:	68ec      	ldreq	r4, [r5, #12]
    d89a:	e7e6      	b.n	d86a <__swsetup_r+0x1e>
    d89c:	0758      	lsls	r0, r3, #29
    d89e:	d512      	bpl.n	d8c6 <__swsetup_r+0x7a>
    d8a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
    d8a2:	b141      	cbz	r1, d8b6 <__swsetup_r+0x6a>
    d8a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
    d8a8:	4299      	cmp	r1, r3
    d8aa:	d002      	beq.n	d8b2 <__swsetup_r+0x66>
    d8ac:	4630      	mov	r0, r6
    d8ae:	f7ff f84b 	bl	c948 <_free_r>
    d8b2:	2300      	movs	r3, #0
    d8b4:	6363      	str	r3, [r4, #52]	; 0x34
    d8b6:	89a3      	ldrh	r3, [r4, #12]
    d8b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
    d8bc:	81a3      	strh	r3, [r4, #12]
    d8be:	2300      	movs	r3, #0
    d8c0:	6063      	str	r3, [r4, #4]
    d8c2:	6923      	ldr	r3, [r4, #16]
    d8c4:	6023      	str	r3, [r4, #0]
    d8c6:	89a3      	ldrh	r3, [r4, #12]
    d8c8:	f043 0308 	orr.w	r3, r3, #8
    d8cc:	81a3      	strh	r3, [r4, #12]
    d8ce:	6923      	ldr	r3, [r4, #16]
    d8d0:	b94b      	cbnz	r3, d8e6 <__swsetup_r+0x9a>
    d8d2:	89a3      	ldrh	r3, [r4, #12]
    d8d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
    d8d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    d8dc:	d003      	beq.n	d8e6 <__swsetup_r+0x9a>
    d8de:	4621      	mov	r1, r4
    d8e0:	4630      	mov	r0, r6
    d8e2:	f000 f931 	bl	db48 <__smakebuf_r>
    d8e6:	89a0      	ldrh	r0, [r4, #12]
    d8e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    d8ec:	f010 0301 	ands.w	r3, r0, #1
    d8f0:	d00a      	beq.n	d908 <__swsetup_r+0xbc>
    d8f2:	2300      	movs	r3, #0
    d8f4:	60a3      	str	r3, [r4, #8]
    d8f6:	6963      	ldr	r3, [r4, #20]
    d8f8:	425b      	negs	r3, r3
    d8fa:	61a3      	str	r3, [r4, #24]
    d8fc:	6923      	ldr	r3, [r4, #16]
    d8fe:	b943      	cbnz	r3, d912 <__swsetup_r+0xc6>
    d900:	f010 0080 	ands.w	r0, r0, #128	; 0x80
    d904:	d1ba      	bne.n	d87c <__swsetup_r+0x30>
    d906:	bd70      	pop	{r4, r5, r6, pc}
    d908:	0781      	lsls	r1, r0, #30
    d90a:	bf58      	it	pl
    d90c:	6963      	ldrpl	r3, [r4, #20]
    d90e:	60a3      	str	r3, [r4, #8]
    d910:	e7f4      	b.n	d8fc <__swsetup_r+0xb0>
    d912:	2000      	movs	r0, #0
    d914:	e7f7      	b.n	d906 <__swsetup_r+0xba>
    d916:	bf00      	nop
    d918:	200040e8 	.word	0x200040e8
    d91c:	000119e8 	.word	0x000119e8
    d920:	00011a08 	.word	0x00011a08
    d924:	000119c8 	.word	0x000119c8

0000d928 <__assert_func>:
    d928:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    d92a:	4614      	mov	r4, r2
    d92c:	461a      	mov	r2, r3
    d92e:	4b09      	ldr	r3, [pc, #36]	; (d954 <__assert_func+0x2c>)
    d930:	681b      	ldr	r3, [r3, #0]
    d932:	4605      	mov	r5, r0
    d934:	68d8      	ldr	r0, [r3, #12]
    d936:	b14c      	cbz	r4, d94c <__assert_func+0x24>
    d938:	4b07      	ldr	r3, [pc, #28]	; (d958 <__assert_func+0x30>)
    d93a:	9100      	str	r1, [sp, #0]
    d93c:	e9cd 3401 	strd	r3, r4, [sp, #4]
    d940:	4906      	ldr	r1, [pc, #24]	; (d95c <__assert_func+0x34>)
    d942:	462b      	mov	r3, r5
    d944:	f000 f8dc 	bl	db00 <fiprintf>
    d948:	f001 fea7 	bl	f69a <abort>
    d94c:	4b04      	ldr	r3, [pc, #16]	; (d960 <__assert_func+0x38>)
    d94e:	461c      	mov	r4, r3
    d950:	e7f3      	b.n	d93a <__assert_func+0x12>
    d952:	bf00      	nop
    d954:	200040e8 	.word	0x200040e8
    d958:	00011c75 	.word	0x00011c75
    d95c:	00011c82 	.word	0x00011c82
    d960:	00011cb0 	.word	0x00011cb0

0000d964 <_close_r>:
    d964:	b538      	push	{r3, r4, r5, lr}
    d966:	4d06      	ldr	r5, [pc, #24]	; (d980 <_close_r+0x1c>)
    d968:	2300      	movs	r3, #0
    d96a:	4604      	mov	r4, r0
    d96c:	4608      	mov	r0, r1
    d96e:	602b      	str	r3, [r5, #0]
    d970:	f000 fe12 	bl	e598 <_close>
    d974:	1c43      	adds	r3, r0, #1
    d976:	d102      	bne.n	d97e <_close_r+0x1a>
    d978:	682b      	ldr	r3, [r5, #0]
    d97a:	b103      	cbz	r3, d97e <_close_r+0x1a>
    d97c:	6023      	str	r3, [r4, #0]
    d97e:	bd38      	pop	{r3, r4, r5, pc}
    d980:	200051b4 	.word	0x200051b4

0000d984 <__sflush_r>:
    d984:	898a      	ldrh	r2, [r1, #12]
    d986:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d988:	4605      	mov	r5, r0
    d98a:	0710      	lsls	r0, r2, #28
    d98c:	460c      	mov	r4, r1
    d98e:	d457      	bmi.n	da40 <__sflush_r+0xbc>
    d990:	684b      	ldr	r3, [r1, #4]
    d992:	2b00      	cmp	r3, #0
    d994:	dc04      	bgt.n	d9a0 <__sflush_r+0x1c>
    d996:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    d998:	2b00      	cmp	r3, #0
    d99a:	dc01      	bgt.n	d9a0 <__sflush_r+0x1c>
    d99c:	2000      	movs	r0, #0
    d99e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d9a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    d9a2:	2e00      	cmp	r6, #0
    d9a4:	d0fa      	beq.n	d99c <__sflush_r+0x18>
    d9a6:	2300      	movs	r3, #0
    d9a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
    d9ac:	682f      	ldr	r7, [r5, #0]
    d9ae:	602b      	str	r3, [r5, #0]
    d9b0:	d032      	beq.n	da18 <__sflush_r+0x94>
    d9b2:	6d60      	ldr	r0, [r4, #84]	; 0x54
    d9b4:	89a3      	ldrh	r3, [r4, #12]
    d9b6:	075a      	lsls	r2, r3, #29
    d9b8:	d505      	bpl.n	d9c6 <__sflush_r+0x42>
    d9ba:	6863      	ldr	r3, [r4, #4]
    d9bc:	1ac0      	subs	r0, r0, r3
    d9be:	6b63      	ldr	r3, [r4, #52]	; 0x34
    d9c0:	b10b      	cbz	r3, d9c6 <__sflush_r+0x42>
    d9c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
    d9c4:	1ac0      	subs	r0, r0, r3
    d9c6:	2300      	movs	r3, #0
    d9c8:	4602      	mov	r2, r0
    d9ca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    d9cc:	6a21      	ldr	r1, [r4, #32]
    d9ce:	4628      	mov	r0, r5
    d9d0:	47b0      	blx	r6
    d9d2:	1c43      	adds	r3, r0, #1
    d9d4:	89a3      	ldrh	r3, [r4, #12]
    d9d6:	d106      	bne.n	d9e6 <__sflush_r+0x62>
    d9d8:	6829      	ldr	r1, [r5, #0]
    d9da:	291d      	cmp	r1, #29
    d9dc:	d82c      	bhi.n	da38 <__sflush_r+0xb4>
    d9de:	4a29      	ldr	r2, [pc, #164]	; (da84 <__sflush_r+0x100>)
    d9e0:	40ca      	lsrs	r2, r1
    d9e2:	07d6      	lsls	r6, r2, #31
    d9e4:	d528      	bpl.n	da38 <__sflush_r+0xb4>
    d9e6:	2200      	movs	r2, #0
    d9e8:	6062      	str	r2, [r4, #4]
    d9ea:	04d9      	lsls	r1, r3, #19
    d9ec:	6922      	ldr	r2, [r4, #16]
    d9ee:	6022      	str	r2, [r4, #0]
    d9f0:	d504      	bpl.n	d9fc <__sflush_r+0x78>
    d9f2:	1c42      	adds	r2, r0, #1
    d9f4:	d101      	bne.n	d9fa <__sflush_r+0x76>
    d9f6:	682b      	ldr	r3, [r5, #0]
    d9f8:	b903      	cbnz	r3, d9fc <__sflush_r+0x78>
    d9fa:	6560      	str	r0, [r4, #84]	; 0x54
    d9fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
    d9fe:	602f      	str	r7, [r5, #0]
    da00:	2900      	cmp	r1, #0
    da02:	d0cb      	beq.n	d99c <__sflush_r+0x18>
    da04:	f104 0344 	add.w	r3, r4, #68	; 0x44
    da08:	4299      	cmp	r1, r3
    da0a:	d002      	beq.n	da12 <__sflush_r+0x8e>
    da0c:	4628      	mov	r0, r5
    da0e:	f7fe ff9b 	bl	c948 <_free_r>
    da12:	2000      	movs	r0, #0
    da14:	6360      	str	r0, [r4, #52]	; 0x34
    da16:	e7c2      	b.n	d99e <__sflush_r+0x1a>
    da18:	6a21      	ldr	r1, [r4, #32]
    da1a:	2301      	movs	r3, #1
    da1c:	4628      	mov	r0, r5
    da1e:	47b0      	blx	r6
    da20:	1c41      	adds	r1, r0, #1
    da22:	d1c7      	bne.n	d9b4 <__sflush_r+0x30>
    da24:	682b      	ldr	r3, [r5, #0]
    da26:	2b00      	cmp	r3, #0
    da28:	d0c4      	beq.n	d9b4 <__sflush_r+0x30>
    da2a:	2b1d      	cmp	r3, #29
    da2c:	d001      	beq.n	da32 <__sflush_r+0xae>
    da2e:	2b16      	cmp	r3, #22
    da30:	d101      	bne.n	da36 <__sflush_r+0xb2>
    da32:	602f      	str	r7, [r5, #0]
    da34:	e7b2      	b.n	d99c <__sflush_r+0x18>
    da36:	89a3      	ldrh	r3, [r4, #12]
    da38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    da3c:	81a3      	strh	r3, [r4, #12]
    da3e:	e7ae      	b.n	d99e <__sflush_r+0x1a>
    da40:	690f      	ldr	r7, [r1, #16]
    da42:	2f00      	cmp	r7, #0
    da44:	d0aa      	beq.n	d99c <__sflush_r+0x18>
    da46:	0793      	lsls	r3, r2, #30
    da48:	680e      	ldr	r6, [r1, #0]
    da4a:	bf08      	it	eq
    da4c:	694b      	ldreq	r3, [r1, #20]
    da4e:	600f      	str	r7, [r1, #0]
    da50:	bf18      	it	ne
    da52:	2300      	movne	r3, #0
    da54:	1bf6      	subs	r6, r6, r7
    da56:	608b      	str	r3, [r1, #8]
    da58:	2e00      	cmp	r6, #0
    da5a:	dd9f      	ble.n	d99c <__sflush_r+0x18>
    da5c:	6a21      	ldr	r1, [r4, #32]
    da5e:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
    da62:	4633      	mov	r3, r6
    da64:	463a      	mov	r2, r7
    da66:	4628      	mov	r0, r5
    da68:	47e0      	blx	ip
    da6a:	2800      	cmp	r0, #0
    da6c:	dc06      	bgt.n	da7c <__sflush_r+0xf8>
    da6e:	89a3      	ldrh	r3, [r4, #12]
    da70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    da74:	81a3      	strh	r3, [r4, #12]
    da76:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    da7a:	e790      	b.n	d99e <__sflush_r+0x1a>
    da7c:	4407      	add	r7, r0
    da7e:	1a36      	subs	r6, r6, r0
    da80:	e7ea      	b.n	da58 <__sflush_r+0xd4>
    da82:	bf00      	nop
    da84:	20400001 	.word	0x20400001

0000da88 <_fflush_r>:
    da88:	b538      	push	{r3, r4, r5, lr}
    da8a:	690b      	ldr	r3, [r1, #16]
    da8c:	4605      	mov	r5, r0
    da8e:	460c      	mov	r4, r1
    da90:	b913      	cbnz	r3, da98 <_fflush_r+0x10>
    da92:	2500      	movs	r5, #0
    da94:	4628      	mov	r0, r5
    da96:	bd38      	pop	{r3, r4, r5, pc}
    da98:	b118      	cbz	r0, daa2 <_fflush_r+0x1a>
    da9a:	6983      	ldr	r3, [r0, #24]
    da9c:	b90b      	cbnz	r3, daa2 <_fflush_r+0x1a>
    da9e:	f7ff f861 	bl	cb64 <__sinit>
    daa2:	4b14      	ldr	r3, [pc, #80]	; (daf4 <_fflush_r+0x6c>)
    daa4:	429c      	cmp	r4, r3
    daa6:	d11b      	bne.n	dae0 <_fflush_r+0x58>
    daa8:	686c      	ldr	r4, [r5, #4]
    daaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    daae:	2b00      	cmp	r3, #0
    dab0:	d0ef      	beq.n	da92 <_fflush_r+0xa>
    dab2:	6e62      	ldr	r2, [r4, #100]	; 0x64
    dab4:	07d0      	lsls	r0, r2, #31
    dab6:	d404      	bmi.n	dac2 <_fflush_r+0x3a>
    dab8:	0599      	lsls	r1, r3, #22
    daba:	d402      	bmi.n	dac2 <_fflush_r+0x3a>
    dabc:	6da0      	ldr	r0, [r4, #88]	; 0x58
    dabe:	f7f8 fe1b 	bl	66f8 <__retarget_lock_acquire_recursive>
    dac2:	4628      	mov	r0, r5
    dac4:	4621      	mov	r1, r4
    dac6:	f7ff ff5d 	bl	d984 <__sflush_r>
    daca:	6e63      	ldr	r3, [r4, #100]	; 0x64
    dacc:	07da      	lsls	r2, r3, #31
    dace:	4605      	mov	r5, r0
    dad0:	d4e0      	bmi.n	da94 <_fflush_r+0xc>
    dad2:	89a3      	ldrh	r3, [r4, #12]
    dad4:	059b      	lsls	r3, r3, #22
    dad6:	d4dd      	bmi.n	da94 <_fflush_r+0xc>
    dad8:	6da0      	ldr	r0, [r4, #88]	; 0x58
    dada:	f7f8 fe2d 	bl	6738 <__retarget_lock_release_recursive>
    dade:	e7d9      	b.n	da94 <_fflush_r+0xc>
    dae0:	4b05      	ldr	r3, [pc, #20]	; (daf8 <_fflush_r+0x70>)
    dae2:	429c      	cmp	r4, r3
    dae4:	d101      	bne.n	daea <_fflush_r+0x62>
    dae6:	68ac      	ldr	r4, [r5, #8]
    dae8:	e7df      	b.n	daaa <_fflush_r+0x22>
    daea:	4b04      	ldr	r3, [pc, #16]	; (dafc <_fflush_r+0x74>)
    daec:	429c      	cmp	r4, r3
    daee:	bf08      	it	eq
    daf0:	68ec      	ldreq	r4, [r5, #12]
    daf2:	e7da      	b.n	daaa <_fflush_r+0x22>
    daf4:	000119e8 	.word	0x000119e8
    daf8:	00011a08 	.word	0x00011a08
    dafc:	000119c8 	.word	0x000119c8

0000db00 <fiprintf>:
    db00:	b40e      	push	{r1, r2, r3}
    db02:	b503      	push	{r0, r1, lr}
    db04:	4601      	mov	r1, r0
    db06:	ab03      	add	r3, sp, #12
    db08:	4805      	ldr	r0, [pc, #20]	; (db20 <fiprintf+0x20>)
    db0a:	f853 2b04 	ldr.w	r2, [r3], #4
    db0e:	6800      	ldr	r0, [r0, #0]
    db10:	9301      	str	r3, [sp, #4]
    db12:	f7ff fbe1 	bl	d2d8 <_vfiprintf_r>
    db16:	b002      	add	sp, #8
    db18:	f85d eb04 	ldr.w	lr, [sp], #4
    db1c:	b003      	add	sp, #12
    db1e:	4770      	bx	lr
    db20:	200040e8 	.word	0x200040e8

0000db24 <_lseek_r>:
    db24:	b538      	push	{r3, r4, r5, lr}
    db26:	4d07      	ldr	r5, [pc, #28]	; (db44 <_lseek_r+0x20>)
    db28:	4604      	mov	r4, r0
    db2a:	4608      	mov	r0, r1
    db2c:	4611      	mov	r1, r2
    db2e:	2200      	movs	r2, #0
    db30:	602a      	str	r2, [r5, #0]
    db32:	461a      	mov	r2, r3
    db34:	f000 fd33 	bl	e59e <_lseek>
    db38:	1c43      	adds	r3, r0, #1
    db3a:	d102      	bne.n	db42 <_lseek_r+0x1e>
    db3c:	682b      	ldr	r3, [r5, #0]
    db3e:	b103      	cbz	r3, db42 <_lseek_r+0x1e>
    db40:	6023      	str	r3, [r4, #0]
    db42:	bd38      	pop	{r3, r4, r5, pc}
    db44:	200051b4 	.word	0x200051b4

0000db48 <__smakebuf_r>:
    db48:	898b      	ldrh	r3, [r1, #12]
    db4a:	b573      	push	{r0, r1, r4, r5, r6, lr}
    db4c:	079d      	lsls	r5, r3, #30
    db4e:	4606      	mov	r6, r0
    db50:	460c      	mov	r4, r1
    db52:	d507      	bpl.n	db64 <__smakebuf_r+0x1c>
    db54:	f104 0347 	add.w	r3, r4, #71	; 0x47
    db58:	6023      	str	r3, [r4, #0]
    db5a:	6123      	str	r3, [r4, #16]
    db5c:	2301      	movs	r3, #1
    db5e:	6163      	str	r3, [r4, #20]
    db60:	b002      	add	sp, #8
    db62:	bd70      	pop	{r4, r5, r6, pc}
    db64:	ab01      	add	r3, sp, #4
    db66:	466a      	mov	r2, sp
    db68:	f001 fd72 	bl	f650 <__swhatbuf_r>
    db6c:	9900      	ldr	r1, [sp, #0]
    db6e:	4605      	mov	r5, r0
    db70:	4630      	mov	r0, r6
    db72:	f7fe ff33 	bl	c9dc <_malloc_r>
    db76:	b948      	cbnz	r0, db8c <__smakebuf_r+0x44>
    db78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    db7c:	059a      	lsls	r2, r3, #22
    db7e:	d4ef      	bmi.n	db60 <__smakebuf_r+0x18>
    db80:	f023 0303 	bic.w	r3, r3, #3
    db84:	f043 0302 	orr.w	r3, r3, #2
    db88:	81a3      	strh	r3, [r4, #12]
    db8a:	e7e3      	b.n	db54 <__smakebuf_r+0xc>
    db8c:	4b0d      	ldr	r3, [pc, #52]	; (dbc4 <__smakebuf_r+0x7c>)
    db8e:	62b3      	str	r3, [r6, #40]	; 0x28
    db90:	89a3      	ldrh	r3, [r4, #12]
    db92:	6020      	str	r0, [r4, #0]
    db94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    db98:	81a3      	strh	r3, [r4, #12]
    db9a:	9b00      	ldr	r3, [sp, #0]
    db9c:	6163      	str	r3, [r4, #20]
    db9e:	9b01      	ldr	r3, [sp, #4]
    dba0:	6120      	str	r0, [r4, #16]
    dba2:	b15b      	cbz	r3, dbbc <__smakebuf_r+0x74>
    dba4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    dba8:	4630      	mov	r0, r6
    dbaa:	f000 f831 	bl	dc10 <_isatty_r>
    dbae:	b128      	cbz	r0, dbbc <__smakebuf_r+0x74>
    dbb0:	89a3      	ldrh	r3, [r4, #12]
    dbb2:	f023 0303 	bic.w	r3, r3, #3
    dbb6:	f043 0301 	orr.w	r3, r3, #1
    dbba:	81a3      	strh	r3, [r4, #12]
    dbbc:	89a0      	ldrh	r0, [r4, #12]
    dbbe:	4305      	orrs	r5, r0
    dbc0:	81a5      	strh	r5, [r4, #12]
    dbc2:	e7cd      	b.n	db60 <__smakebuf_r+0x18>
    dbc4:	0000cb29 	.word	0x0000cb29

0000dbc8 <_read_r>:
    dbc8:	b538      	push	{r3, r4, r5, lr}
    dbca:	4d07      	ldr	r5, [pc, #28]	; (dbe8 <_read_r+0x20>)
    dbcc:	4604      	mov	r4, r0
    dbce:	4608      	mov	r0, r1
    dbd0:	4611      	mov	r1, r2
    dbd2:	2200      	movs	r2, #0
    dbd4:	602a      	str	r2, [r5, #0]
    dbd6:	461a      	mov	r2, r3
    dbd8:	f000 fcd2 	bl	e580 <_read>
    dbdc:	1c43      	adds	r3, r0, #1
    dbde:	d102      	bne.n	dbe6 <_read_r+0x1e>
    dbe0:	682b      	ldr	r3, [r5, #0]
    dbe2:	b103      	cbz	r3, dbe6 <_read_r+0x1e>
    dbe4:	6023      	str	r3, [r4, #0]
    dbe6:	bd38      	pop	{r3, r4, r5, pc}
    dbe8:	200051b4 	.word	0x200051b4

0000dbec <_fstat_r>:
    dbec:	b538      	push	{r3, r4, r5, lr}
    dbee:	4d07      	ldr	r5, [pc, #28]	; (dc0c <_fstat_r+0x20>)
    dbf0:	2300      	movs	r3, #0
    dbf2:	4604      	mov	r4, r0
    dbf4:	4608      	mov	r0, r1
    dbf6:	4611      	mov	r1, r2
    dbf8:	602b      	str	r3, [r5, #0]
    dbfa:	f000 fcdb 	bl	e5b4 <_fstat>
    dbfe:	1c43      	adds	r3, r0, #1
    dc00:	d102      	bne.n	dc08 <_fstat_r+0x1c>
    dc02:	682b      	ldr	r3, [r5, #0]
    dc04:	b103      	cbz	r3, dc08 <_fstat_r+0x1c>
    dc06:	6023      	str	r3, [r4, #0]
    dc08:	bd38      	pop	{r3, r4, r5, pc}
    dc0a:	bf00      	nop
    dc0c:	200051b4 	.word	0x200051b4

0000dc10 <_isatty_r>:
    dc10:	b538      	push	{r3, r4, r5, lr}
    dc12:	4d06      	ldr	r5, [pc, #24]	; (dc2c <_isatty_r+0x1c>)
    dc14:	2300      	movs	r3, #0
    dc16:	4604      	mov	r4, r0
    dc18:	4608      	mov	r0, r1
    dc1a:	602b      	str	r3, [r5, #0]
    dc1c:	f000 fcc1 	bl	e5a2 <_isatty>
    dc20:	1c43      	adds	r3, r0, #1
    dc22:	d102      	bne.n	dc2a <_isatty_r+0x1a>
    dc24:	682b      	ldr	r3, [r5, #0]
    dc26:	b103      	cbz	r3, dc2a <_isatty_r+0x1a>
    dc28:	6023      	str	r3, [r4, #0]
    dc2a:	bd38      	pop	{r3, r4, r5, pc}
    dc2c:	200051b4 	.word	0x200051b4

0000dc30 <raise>:
    dc30:	4b02      	ldr	r3, [pc, #8]	; (dc3c <raise+0xc>)
    dc32:	4601      	mov	r1, r0
    dc34:	6818      	ldr	r0, [r3, #0]
    dc36:	f001 bd37 	b.w	f6a8 <_raise_r>
    dc3a:	bf00      	nop
    dc3c:	200040e8 	.word	0x200040e8

0000dc40 <_kill_r>:
    dc40:	b538      	push	{r3, r4, r5, lr}
    dc42:	4d07      	ldr	r5, [pc, #28]	; (dc60 <_kill_r+0x20>)
    dc44:	2300      	movs	r3, #0
    dc46:	4604      	mov	r4, r0
    dc48:	4608      	mov	r0, r1
    dc4a:	4611      	mov	r1, r2
    dc4c:	602b      	str	r3, [r5, #0]
    dc4e:	f000 fcad 	bl	e5ac <_kill>
    dc52:	1c43      	adds	r3, r0, #1
    dc54:	d102      	bne.n	dc5c <_kill_r+0x1c>
    dc56:	682b      	ldr	r3, [r5, #0]
    dc58:	b103      	cbz	r3, dc5c <_kill_r+0x1c>
    dc5a:	6023      	str	r3, [r4, #0]
    dc5c:	bd38      	pop	{r3, r4, r5, pc}
    dc5e:	bf00      	nop
    dc60:	200051b4 	.word	0x200051b4

0000dc64 <nrf_cc3xx_platform_init_no_rng>:
    dc64:	b510      	push	{r4, lr}
    dc66:	4c0a      	ldr	r4, [pc, #40]	; (dc90 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    dc68:	6823      	ldr	r3, [r4, #0]
    dc6a:	b11b      	cbz	r3, dc74 <nrf_cc3xx_platform_init_no_rng+0x10>
    dc6c:	2301      	movs	r3, #1
    dc6e:	6023      	str	r3, [r4, #0]
    dc70:	2000      	movs	r0, #0
    dc72:	bd10      	pop	{r4, pc}
    dc74:	f000 f8ce 	bl	de14 <CC_LibInitNoRng>
    dc78:	2800      	cmp	r0, #0
    dc7a:	d0f7      	beq.n	dc6c <nrf_cc3xx_platform_init_no_rng+0x8>
    dc7c:	3801      	subs	r0, #1
    dc7e:	2806      	cmp	r0, #6
    dc80:	d803      	bhi.n	dc8a <nrf_cc3xx_platform_init_no_rng+0x26>
    dc82:	4b04      	ldr	r3, [pc, #16]	; (dc94 <nrf_cc3xx_platform_init_no_rng+0x30>)
    dc84:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    dc88:	bd10      	pop	{r4, pc}
    dc8a:	4803      	ldr	r0, [pc, #12]	; (dc98 <nrf_cc3xx_platform_init_no_rng+0x34>)
    dc8c:	bd10      	pop	{r4, pc}
    dc8e:	bf00      	nop
    dc90:	200051b8 	.word	0x200051b8
    dc94:	00011a34 	.word	0x00011a34
    dc98:	ffff8ffe 	.word	0xffff8ffe

0000dc9c <nrf_cc3xx_platform_abort>:
    dc9c:	f3bf 8f4f 	dsb	sy
    dca0:	4905      	ldr	r1, [pc, #20]	; (dcb8 <nrf_cc3xx_platform_abort+0x1c>)
    dca2:	4b06      	ldr	r3, [pc, #24]	; (dcbc <nrf_cc3xx_platform_abort+0x20>)
    dca4:	68ca      	ldr	r2, [r1, #12]
    dca6:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    dcaa:	4313      	orrs	r3, r2
    dcac:	60cb      	str	r3, [r1, #12]
    dcae:	f3bf 8f4f 	dsb	sy
    dcb2:	bf00      	nop
    dcb4:	e7fd      	b.n	dcb2 <nrf_cc3xx_platform_abort+0x16>
    dcb6:	bf00      	nop
    dcb8:	e000ed00 	.word	0xe000ed00
    dcbc:	05fa0004 	.word	0x05fa0004

0000dcc0 <CC_PalAbort>:
    dcc0:	b410      	push	{r4}
    dcc2:	4b09      	ldr	r3, [pc, #36]	; (dce8 <CC_PalAbort+0x28>)
    dcc4:	4909      	ldr	r1, [pc, #36]	; (dcec <CC_PalAbort+0x2c>)
    dcc6:	4c0a      	ldr	r4, [pc, #40]	; (dcf0 <CC_PalAbort+0x30>)
    dcc8:	f04f 32fe 	mov.w	r2, #4278124286	; 0xfefefefe
    dccc:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    dcd0:	6849      	ldr	r1, [r1, #4]
    dcd2:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    dcd6:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
    dcda:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    dcde:	2300      	movs	r3, #0
    dce0:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    dce4:	bc10      	pop	{r4}
    dce6:	4708      	bx	r1
    dce8:	5002b000 	.word	0x5002b000
    dcec:	2000414c 	.word	0x2000414c
    dcf0:	5002a000 	.word	0x5002a000

0000dcf4 <nrf_cc3xx_platform_set_abort>:
    dcf4:	e9d0 1200 	ldrd	r1, r2, [r0]
    dcf8:	4b01      	ldr	r3, [pc, #4]	; (dd00 <nrf_cc3xx_platform_set_abort+0xc>)
    dcfa:	e9c3 1200 	strd	r1, r2, [r3]
    dcfe:	4770      	bx	lr
    dd00:	2000414c 	.word	0x2000414c

0000dd04 <mutex_free>:
    dd04:	b510      	push	{r4, lr}
    dd06:	4604      	mov	r4, r0
    dd08:	b130      	cbz	r0, dd18 <mutex_free+0x14>
    dd0a:	6863      	ldr	r3, [r4, #4]
    dd0c:	06db      	lsls	r3, r3, #27
    dd0e:	d502      	bpl.n	dd16 <mutex_free+0x12>
    dd10:	2300      	movs	r3, #0
    dd12:	6023      	str	r3, [r4, #0]
    dd14:	6063      	str	r3, [r4, #4]
    dd16:	bd10      	pop	{r4, pc}
    dd18:	4b02      	ldr	r3, [pc, #8]	; (dd24 <mutex_free+0x20>)
    dd1a:	4803      	ldr	r0, [pc, #12]	; (dd28 <mutex_free+0x24>)
    dd1c:	685b      	ldr	r3, [r3, #4]
    dd1e:	4798      	blx	r3
    dd20:	e7f3      	b.n	dd0a <mutex_free+0x6>
    dd22:	bf00      	nop
    dd24:	2000414c 	.word	0x2000414c
    dd28:	00011a50 	.word	0x00011a50

0000dd2c <mutex_lock>:
    dd2c:	b1b0      	cbz	r0, dd5c <mutex_lock+0x30>
    dd2e:	6843      	ldr	r3, [r0, #4]
    dd30:	b193      	cbz	r3, dd58 <mutex_lock+0x2c>
    dd32:	06db      	lsls	r3, r3, #27
    dd34:	d50e      	bpl.n	dd54 <mutex_lock+0x28>
    dd36:	2301      	movs	r3, #1
    dd38:	e850 2f00 	ldrex	r2, [r0]
    dd3c:	4619      	mov	r1, r3
    dd3e:	e840 1c00 	strex	ip, r1, [r0]
    dd42:	f09c 0f00 	teq	ip, #0
    dd46:	d1f7      	bne.n	dd38 <mutex_lock+0xc>
    dd48:	2a01      	cmp	r2, #1
    dd4a:	d0f5      	beq.n	dd38 <mutex_lock+0xc>
    dd4c:	f3bf 8f5f 	dmb	sy
    dd50:	2000      	movs	r0, #0
    dd52:	4770      	bx	lr
    dd54:	4803      	ldr	r0, [pc, #12]	; (dd64 <mutex_lock+0x38>)
    dd56:	4770      	bx	lr
    dd58:	4803      	ldr	r0, [pc, #12]	; (dd68 <mutex_lock+0x3c>)
    dd5a:	4770      	bx	lr
    dd5c:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    dd60:	4770      	bx	lr
    dd62:	bf00      	nop
    dd64:	ffff8fe9 	.word	0xffff8fe9
    dd68:	ffff8fea 	.word	0xffff8fea

0000dd6c <mutex_unlock>:
    dd6c:	b168      	cbz	r0, dd8a <mutex_unlock+0x1e>
    dd6e:	6843      	ldr	r3, [r0, #4]
    dd70:	b13b      	cbz	r3, dd82 <mutex_unlock+0x16>
    dd72:	06db      	lsls	r3, r3, #27
    dd74:	d507      	bpl.n	dd86 <mutex_unlock+0x1a>
    dd76:	f3bf 8f5f 	dmb	sy
    dd7a:	2300      	movs	r3, #0
    dd7c:	6003      	str	r3, [r0, #0]
    dd7e:	4618      	mov	r0, r3
    dd80:	4770      	bx	lr
    dd82:	4803      	ldr	r0, [pc, #12]	; (dd90 <mutex_unlock+0x24>)
    dd84:	4770      	bx	lr
    dd86:	4803      	ldr	r0, [pc, #12]	; (dd94 <mutex_unlock+0x28>)
    dd88:	4770      	bx	lr
    dd8a:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    dd8e:	4770      	bx	lr
    dd90:	ffff8fea 	.word	0xffff8fea
    dd94:	ffff8fe9 	.word	0xffff8fe9

0000dd98 <mutex_init>:
    dd98:	b510      	push	{r4, lr}
    dd9a:	4604      	mov	r4, r0
    dd9c:	b120      	cbz	r0, dda8 <mutex_init+0x10>
    dd9e:	2200      	movs	r2, #0
    dda0:	2311      	movs	r3, #17
    dda2:	6022      	str	r2, [r4, #0]
    dda4:	6063      	str	r3, [r4, #4]
    dda6:	bd10      	pop	{r4, pc}
    dda8:	4801      	ldr	r0, [pc, #4]	; (ddb0 <mutex_init+0x18>)
    ddaa:	f7ff ff89 	bl	dcc0 <CC_PalAbort>
    ddae:	e7f6      	b.n	dd9e <mutex_init+0x6>
    ddb0:	00011a78 	.word	0x00011a78

0000ddb4 <nrf_cc3xx_platform_set_mutexes>:
    ddb4:	b570      	push	{r4, r5, r6, lr}
    ddb6:	e9d0 2300 	ldrd	r2, r3, [r0]
    ddba:	4c13      	ldr	r4, [pc, #76]	; (de08 <nrf_cc3xx_platform_set_mutexes+0x54>)
    ddbc:	4d13      	ldr	r5, [pc, #76]	; (de0c <nrf_cc3xx_platform_set_mutexes+0x58>)
    ddbe:	6063      	str	r3, [r4, #4]
    ddc0:	e9d0 3002 	ldrd	r3, r0, [r0, #8]
    ddc4:	e9c4 3002 	strd	r3, r0, [r4, #8]
    ddc8:	6022      	str	r2, [r4, #0]
    ddca:	4b11      	ldr	r3, [pc, #68]	; (de10 <nrf_cc3xx_platform_set_mutexes+0x5c>)
    ddcc:	6808      	ldr	r0, [r1, #0]
    ddce:	6018      	str	r0, [r3, #0]
    ddd0:	6848      	ldr	r0, [r1, #4]
    ddd2:	6058      	str	r0, [r3, #4]
    ddd4:	6888      	ldr	r0, [r1, #8]
    ddd6:	6098      	str	r0, [r3, #8]
    ddd8:	e9d1 0103 	ldrd	r0, r1, [r1, #12]
    dddc:	60d8      	str	r0, [r3, #12]
    ddde:	6119      	str	r1, [r3, #16]
    dde0:	f8d5 3118 	ldr.w	r3, [r5, #280]	; 0x118
    dde4:	06db      	lsls	r3, r3, #27
    dde6:	d50d      	bpl.n	de04 <nrf_cc3xx_platform_set_mutexes+0x50>
    dde8:	2300      	movs	r3, #0
    ddea:	e9c5 3345 	strd	r3, r3, [r5, #276]	; 0x114
    ddee:	e9c5 336e 	strd	r3, r3, [r5, #440]	; 0x1b8
    ddf2:	f505 708a 	add.w	r0, r5, #276	; 0x114
    ddf6:	4790      	blx	r2
    ddf8:	6823      	ldr	r3, [r4, #0]
    ddfa:	f505 70dc 	add.w	r0, r5, #440	; 0x1b8
    ddfe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    de02:	4718      	bx	r3
    de04:	bd70      	pop	{r4, r5, r6, pc}
    de06:	bf00      	nop
    de08:	2000415c 	.word	0x2000415c
    de0c:	200051d0 	.word	0x200051d0
    de10:	2000416c 	.word	0x2000416c

0000de14 <CC_LibInitNoRng>:
    de14:	b538      	push	{r3, r4, r5, lr}
    de16:	f000 f82f 	bl	de78 <CC_HalInit>
    de1a:	b120      	cbz	r0, de26 <CC_LibInitNoRng+0x12>
    de1c:	2403      	movs	r4, #3
    de1e:	f000 f863 	bl	dee8 <CC_PalTerminate>
    de22:	4620      	mov	r0, r4
    de24:	bd38      	pop	{r3, r4, r5, pc}
    de26:	f000 f831 	bl	de8c <CC_PalInit>
    de2a:	b998      	cbnz	r0, de54 <CC_LibInitNoRng+0x40>
    de2c:	f000 f8ac 	bl	df88 <CC_PalPowerSaveModeSelect>
    de30:	b998      	cbnz	r0, de5a <CC_LibInitNoRng+0x46>
    de32:	4d0f      	ldr	r5, [pc, #60]	; (de70 <CC_LibInitNoRng+0x5c>)
    de34:	f8d5 3928 	ldr.w	r3, [r5, #2344]	; 0x928
    de38:	0e1b      	lsrs	r3, r3, #24
    de3a:	2bf0      	cmp	r3, #240	; 0xf0
    de3c:	d108      	bne.n	de50 <CC_LibInitNoRng+0x3c>
    de3e:	f8d5 2a24 	ldr.w	r2, [r5, #2596]	; 0xa24
    de42:	4b0c      	ldr	r3, [pc, #48]	; (de74 <CC_LibInitNoRng+0x60>)
    de44:	429a      	cmp	r2, r3
    de46:	d00a      	beq.n	de5e <CC_LibInitNoRng+0x4a>
    de48:	2407      	movs	r4, #7
    de4a:	f000 f817 	bl	de7c <CC_HalTerminate>
    de4e:	e7e6      	b.n	de1e <CC_LibInitNoRng+0xa>
    de50:	2406      	movs	r4, #6
    de52:	e7fa      	b.n	de4a <CC_LibInitNoRng+0x36>
    de54:	2404      	movs	r4, #4
    de56:	4620      	mov	r0, r4
    de58:	bd38      	pop	{r3, r4, r5, pc}
    de5a:	2400      	movs	r4, #0
    de5c:	e7f5      	b.n	de4a <CC_LibInitNoRng+0x36>
    de5e:	2001      	movs	r0, #1
    de60:	f000 f892 	bl	df88 <CC_PalPowerSaveModeSelect>
    de64:	4604      	mov	r4, r0
    de66:	2800      	cmp	r0, #0
    de68:	d1f7      	bne.n	de5a <CC_LibInitNoRng+0x46>
    de6a:	f8c5 0a0c 	str.w	r0, [r5, #2572]	; 0xa0c
    de6e:	e7d8      	b.n	de22 <CC_LibInitNoRng+0xe>
    de70:	5002b000 	.word	0x5002b000
    de74:	20e00000 	.word	0x20e00000

0000de78 <CC_HalInit>:
    de78:	2000      	movs	r0, #0
    de7a:	4770      	bx	lr

0000de7c <CC_HalTerminate>:
    de7c:	2000      	movs	r0, #0
    de7e:	4770      	bx	lr

0000de80 <CC_HalMaskInterrupt>:
    de80:	4b01      	ldr	r3, [pc, #4]	; (de88 <CC_HalMaskInterrupt+0x8>)
    de82:	f8c3 0a04 	str.w	r0, [r3, #2564]	; 0xa04
    de86:	4770      	bx	lr
    de88:	5002b000 	.word	0x5002b000

0000de8c <CC_PalInit>:
    de8c:	b510      	push	{r4, lr}
    de8e:	4811      	ldr	r0, [pc, #68]	; (ded4 <CC_PalInit+0x48>)
    de90:	f000 f848 	bl	df24 <CC_PalMutexCreate>
    de94:	b100      	cbz	r0, de98 <CC_PalInit+0xc>
    de96:	bd10      	pop	{r4, pc}
    de98:	480f      	ldr	r0, [pc, #60]	; (ded8 <CC_PalInit+0x4c>)
    de9a:	f000 f843 	bl	df24 <CC_PalMutexCreate>
    de9e:	2800      	cmp	r0, #0
    dea0:	d1f9      	bne.n	de96 <CC_PalInit+0xa>
    dea2:	4c0e      	ldr	r4, [pc, #56]	; (dedc <CC_PalInit+0x50>)
    dea4:	4620      	mov	r0, r4
    dea6:	f000 f83d 	bl	df24 <CC_PalMutexCreate>
    deaa:	2800      	cmp	r0, #0
    deac:	d1f3      	bne.n	de96 <CC_PalInit+0xa>
    deae:	4b0c      	ldr	r3, [pc, #48]	; (dee0 <CC_PalInit+0x54>)
    deb0:	480c      	ldr	r0, [pc, #48]	; (dee4 <CC_PalInit+0x58>)
    deb2:	601c      	str	r4, [r3, #0]
    deb4:	f000 f836 	bl	df24 <CC_PalMutexCreate>
    deb8:	4601      	mov	r1, r0
    deba:	2800      	cmp	r0, #0
    debc:	d1eb      	bne.n	de96 <CC_PalInit+0xa>
    debe:	f000 f82d 	bl	df1c <CC_PalDmaInit>
    dec2:	4604      	mov	r4, r0
    dec4:	b108      	cbz	r0, deca <CC_PalInit+0x3e>
    dec6:	4620      	mov	r0, r4
    dec8:	bd10      	pop	{r4, pc}
    deca:	f000 f83f 	bl	df4c <CC_PalPowerSaveModeInit>
    dece:	4620      	mov	r0, r4
    ded0:	e7fa      	b.n	dec8 <CC_PalInit+0x3c>
    ded2:	bf00      	nop
    ded4:	200041a4 	.word	0x200041a4
    ded8:	20004198 	.word	0x20004198
    dedc:	200041a0 	.word	0x200041a0
    dee0:	200041a8 	.word	0x200041a8
    dee4:	2000419c 	.word	0x2000419c

0000dee8 <CC_PalTerminate>:
    dee8:	b508      	push	{r3, lr}
    deea:	4808      	ldr	r0, [pc, #32]	; (df0c <CC_PalTerminate+0x24>)
    deec:	f000 f824 	bl	df38 <CC_PalMutexDestroy>
    def0:	4807      	ldr	r0, [pc, #28]	; (df10 <CC_PalTerminate+0x28>)
    def2:	f000 f821 	bl	df38 <CC_PalMutexDestroy>
    def6:	4807      	ldr	r0, [pc, #28]	; (df14 <CC_PalTerminate+0x2c>)
    def8:	f000 f81e 	bl	df38 <CC_PalMutexDestroy>
    defc:	4806      	ldr	r0, [pc, #24]	; (df18 <CC_PalTerminate+0x30>)
    defe:	f000 f81b 	bl	df38 <CC_PalMutexDestroy>
    df02:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    df06:	f000 b80b 	b.w	df20 <CC_PalDmaTerminate>
    df0a:	bf00      	nop
    df0c:	200041a4 	.word	0x200041a4
    df10:	20004198 	.word	0x20004198
    df14:	200041a0 	.word	0x200041a0
    df18:	2000419c 	.word	0x2000419c

0000df1c <CC_PalDmaInit>:
    df1c:	2000      	movs	r0, #0
    df1e:	4770      	bx	lr

0000df20 <CC_PalDmaTerminate>:
    df20:	4770      	bx	lr
    df22:	bf00      	nop

0000df24 <CC_PalMutexCreate>:
    df24:	b508      	push	{r3, lr}
    df26:	4b03      	ldr	r3, [pc, #12]	; (df34 <CC_PalMutexCreate+0x10>)
    df28:	6802      	ldr	r2, [r0, #0]
    df2a:	681b      	ldr	r3, [r3, #0]
    df2c:	6810      	ldr	r0, [r2, #0]
    df2e:	4798      	blx	r3
    df30:	2000      	movs	r0, #0
    df32:	bd08      	pop	{r3, pc}
    df34:	2000415c 	.word	0x2000415c

0000df38 <CC_PalMutexDestroy>:
    df38:	b508      	push	{r3, lr}
    df3a:	4b03      	ldr	r3, [pc, #12]	; (df48 <CC_PalMutexDestroy+0x10>)
    df3c:	6802      	ldr	r2, [r0, #0]
    df3e:	685b      	ldr	r3, [r3, #4]
    df40:	6810      	ldr	r0, [r2, #0]
    df42:	4798      	blx	r3
    df44:	2000      	movs	r0, #0
    df46:	bd08      	pop	{r3, pc}
    df48:	2000415c 	.word	0x2000415c

0000df4c <CC_PalPowerSaveModeInit>:
    df4c:	b570      	push	{r4, r5, r6, lr}
    df4e:	4c09      	ldr	r4, [pc, #36]	; (df74 <CC_PalPowerSaveModeInit+0x28>)
    df50:	4d09      	ldr	r5, [pc, #36]	; (df78 <CC_PalPowerSaveModeInit+0x2c>)
    df52:	6920      	ldr	r0, [r4, #16]
    df54:	68ab      	ldr	r3, [r5, #8]
    df56:	4798      	blx	r3
    df58:	b118      	cbz	r0, df62 <CC_PalPowerSaveModeInit+0x16>
    df5a:	4b08      	ldr	r3, [pc, #32]	; (df7c <CC_PalPowerSaveModeInit+0x30>)
    df5c:	4808      	ldr	r0, [pc, #32]	; (df80 <CC_PalPowerSaveModeInit+0x34>)
    df5e:	685b      	ldr	r3, [r3, #4]
    df60:	4798      	blx	r3
    df62:	4a08      	ldr	r2, [pc, #32]	; (df84 <CC_PalPowerSaveModeInit+0x38>)
    df64:	68eb      	ldr	r3, [r5, #12]
    df66:	6920      	ldr	r0, [r4, #16]
    df68:	2100      	movs	r1, #0
    df6a:	6011      	str	r1, [r2, #0]
    df6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    df70:	4718      	bx	r3
    df72:	bf00      	nop
    df74:	2000416c 	.word	0x2000416c
    df78:	2000415c 	.word	0x2000415c
    df7c:	2000414c 	.word	0x2000414c
    df80:	00011a9c 	.word	0x00011a9c
    df84:	200051cc 	.word	0x200051cc

0000df88 <CC_PalPowerSaveModeSelect>:
    df88:	b570      	push	{r4, r5, r6, lr}
    df8a:	4d1b      	ldr	r5, [pc, #108]	; (dff8 <CC_PalPowerSaveModeSelect+0x70>)
    df8c:	4e1b      	ldr	r6, [pc, #108]	; (dffc <CC_PalPowerSaveModeSelect+0x74>)
    df8e:	4604      	mov	r4, r0
    df90:	68b2      	ldr	r2, [r6, #8]
    df92:	6928      	ldr	r0, [r5, #16]
    df94:	4790      	blx	r2
    df96:	b9f8      	cbnz	r0, dfd8 <CC_PalPowerSaveModeSelect+0x50>
    df98:	b15c      	cbz	r4, dfb2 <CC_PalPowerSaveModeSelect+0x2a>
    df9a:	4c19      	ldr	r4, [pc, #100]	; (e000 <CC_PalPowerSaveModeSelect+0x78>)
    df9c:	6823      	ldr	r3, [r4, #0]
    df9e:	b1b3      	cbz	r3, dfce <CC_PalPowerSaveModeSelect+0x46>
    dfa0:	2b01      	cmp	r3, #1
    dfa2:	d01b      	beq.n	dfdc <CC_PalPowerSaveModeSelect+0x54>
    dfa4:	3b01      	subs	r3, #1
    dfa6:	6023      	str	r3, [r4, #0]
    dfa8:	6928      	ldr	r0, [r5, #16]
    dfaa:	68f3      	ldr	r3, [r6, #12]
    dfac:	4798      	blx	r3
    dfae:	2000      	movs	r0, #0
    dfb0:	bd70      	pop	{r4, r5, r6, pc}
    dfb2:	4c13      	ldr	r4, [pc, #76]	; (e000 <CC_PalPowerSaveModeSelect+0x78>)
    dfb4:	6821      	ldr	r1, [r4, #0]
    dfb6:	b941      	cbnz	r1, dfca <CC_PalPowerSaveModeSelect+0x42>
    dfb8:	4b12      	ldr	r3, [pc, #72]	; (e004 <CC_PalPowerSaveModeSelect+0x7c>)
    dfba:	2201      	movs	r2, #1
    dfbc:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    dfc0:	4a11      	ldr	r2, [pc, #68]	; (e008 <CC_PalPowerSaveModeSelect+0x80>)
    dfc2:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    dfc6:	2b00      	cmp	r3, #0
    dfc8:	d1fb      	bne.n	dfc2 <CC_PalPowerSaveModeSelect+0x3a>
    dfca:	3101      	adds	r1, #1
    dfcc:	6021      	str	r1, [r4, #0]
    dfce:	68f3      	ldr	r3, [r6, #12]
    dfd0:	6928      	ldr	r0, [r5, #16]
    dfd2:	4798      	blx	r3
    dfd4:	2000      	movs	r0, #0
    dfd6:	bd70      	pop	{r4, r5, r6, pc}
    dfd8:	480c      	ldr	r0, [pc, #48]	; (e00c <CC_PalPowerSaveModeSelect+0x84>)
    dfda:	bd70      	pop	{r4, r5, r6, pc}
    dfdc:	4a0a      	ldr	r2, [pc, #40]	; (e008 <CC_PalPowerSaveModeSelect+0x80>)
    dfde:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    dfe2:	2b00      	cmp	r3, #0
    dfe4:	d1fb      	bne.n	dfde <CC_PalPowerSaveModeSelect+0x56>
    dfe6:	4a07      	ldr	r2, [pc, #28]	; (e004 <CC_PalPowerSaveModeSelect+0x7c>)
    dfe8:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    dfec:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    dff0:	f7ff ff46 	bl	de80 <CC_HalMaskInterrupt>
    dff4:	6823      	ldr	r3, [r4, #0]
    dff6:	e7d5      	b.n	dfa4 <CC_PalPowerSaveModeSelect+0x1c>
    dff8:	2000416c 	.word	0x2000416c
    dffc:	2000415c 	.word	0x2000415c
    e000:	200051cc 	.word	0x200051cc
    e004:	5002a000 	.word	0x5002a000
    e008:	5002b000 	.word	0x5002b000
    e00c:	ffff8fe9 	.word	0xffff8fe9

0000e010 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    e010:	4770      	bx	lr

0000e012 <cbprintf_via_va_list>:
{
    e012:	b510      	push	{r4, lr}
    e014:	460c      	mov	r4, r1
    e016:	4611      	mov	r1, r2
    e018:	461a      	mov	r2, r3
	return formatter(out, ctx, fmt, u.ap);
    e01a:	9b02      	ldr	r3, [sp, #8]
    e01c:	47a0      	blx	r4
}
    e01e:	bd10      	pop	{r4, pc}

0000e020 <cbpprintf_external>:
{
	uint8_t *buf = packaged;
	char *fmt, *s, **ps;
	unsigned int i, args_size, s_nbr, ros_nbr, rws_nbr, s_idx;

	if (buf == NULL) {
    e020:	b353      	cbz	r3, e078 <cbpprintf_external+0x58>
{
    e022:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    e026:	b082      	sub	sp, #8
    e028:	4607      	mov	r7, r0
    e02a:	4688      	mov	r8, r1
    e02c:	4691      	mov	r9, r2
    e02e:	461d      	mov	r5, r3
		return -EINVAL;
	}

	/* Retrieve the size of the arg list and number of strings. */
	args_size = buf[0] * sizeof(int);
    e030:	781a      	ldrb	r2, [r3, #0]
	s_nbr     = buf[1];
    e032:	785e      	ldrb	r6, [r3, #1]
	ros_nbr   = buf[2];
    e034:	789c      	ldrb	r4, [r3, #2]
	rws_nbr   = buf[3];
    e036:	78db      	ldrb	r3, [r3, #3]

	/* Locate the string table */
	s = (char *)(buf + args_size + ros_nbr + rws_nbr);
    e038:	eb04 0482 	add.w	r4, r4, r2, lsl #2
    e03c:	441c      	add	r4, r3
    e03e:	442c      	add	r4, r5

	/*
	 * Patch in string pointers.
	 */
	for (i = 0; i < s_nbr; i++) {
    e040:	f04f 0a00 	mov.w	sl, #0
    e044:	e00a      	b.n	e05c <cbpprintf_external+0x3c>
		/* Locate pointer location for this string */
		s_idx = *(uint8_t *)s++;
    e046:	f814 3b01 	ldrb.w	r3, [r4], #1
		ps = (char **)(buf + s_idx * sizeof(int));
		/* update the pointer with current string location */
		*ps = s;
    e04a:	f845 4023 	str.w	r4, [r5, r3, lsl #2]
		/* move to next string */
		s += strlen(s) + 1;
    e04e:	4620      	mov	r0, r4
    e050:	f7f2 fef7 	bl	e42 <strlen>
    e054:	3001      	adds	r0, #1
    e056:	4404      	add	r4, r0
	for (i = 0; i < s_nbr; i++) {
    e058:	f10a 0a01 	add.w	sl, sl, #1
    e05c:	45b2      	cmp	sl, r6
    e05e:	d3f2      	bcc.n	e046 <cbpprintf_external+0x26>

	/* Retrieve format string */
	fmt = ((char **)buf)[1];

	/* skip past format string pointer */
	buf += sizeof(char *) * 2;
    e060:	f105 0308 	add.w	r3, r5, #8

	/* Turn this into a va_list and  print it */
	return cbprintf_via_va_list(out, formatter, ctx, fmt, buf);
    e064:	9300      	str	r3, [sp, #0]
    e066:	686b      	ldr	r3, [r5, #4]
    e068:	464a      	mov	r2, r9
    e06a:	4641      	mov	r1, r8
    e06c:	4638      	mov	r0, r7
    e06e:	f7ff ffd0 	bl	e012 <cbprintf_via_va_list>
}
    e072:	b002      	add	sp, #8
    e074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return -EINVAL;
    e078:	f06f 0015 	mvn.w	r0, #21
}
    e07c:	4770      	bx	lr

0000e07e <sys_notify_validate>:
	if (notify == NULL) {
    e07e:	4602      	mov	r2, r0
    e080:	b158      	cbz	r0, e09a <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    e082:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    e084:	f003 0303 	and.w	r3, r3, #3
	switch (sys_notify_get_method(notify)) {
    e088:	2b01      	cmp	r3, #1
    e08a:	d003      	beq.n	e094 <sys_notify_validate+0x16>
    e08c:	2b03      	cmp	r3, #3
    e08e:	d107      	bne.n	e0a0 <sys_notify_validate+0x22>
		if (notify->method.callback == NULL) {
    e090:	6803      	ldr	r3, [r0, #0]
    e092:	b143      	cbz	r3, e0a6 <sys_notify_validate+0x28>
		notify->result = 0;
    e094:	2000      	movs	r0, #0
    e096:	6090      	str	r0, [r2, #8]
    e098:	4770      	bx	lr
		return -EINVAL;
    e09a:	f06f 0015 	mvn.w	r0, #21
    e09e:	4770      	bx	lr
	switch (sys_notify_get_method(notify)) {
    e0a0:	f06f 0015 	mvn.w	r0, #21
    e0a4:	4770      	bx	lr
			rv = -EINVAL;
    e0a6:	f06f 0015 	mvn.w	r0, #21
}
    e0aa:	4770      	bx	lr

0000e0ac <arch_printk_char_out>:
}
    e0ac:	2000      	movs	r0, #0
    e0ae:	4770      	bx	lr

0000e0b0 <vprintk>:
	ctx->count++;
	return _char_out(c);
}

void vprintk(const char *fmt, va_list ap)
{
    e0b0:	b508      	push	{r3, lr}
	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		z_log_vprintk(fmt, ap);
    e0b2:	f000 f921 	bl	e2f8 <z_log_vprintk>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
    e0b6:	bd08      	pop	{r3, pc}

0000e0b8 <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    e0b8:	b40f      	push	{r0, r1, r2, r3}
    e0ba:	b500      	push	{lr}
    e0bc:	b083      	sub	sp, #12
    e0be:	a904      	add	r1, sp, #16
    e0c0:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    e0c4:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    e0c6:	f7ff fff3 	bl	e0b0 <vprintk>

	va_end(ap);
}
    e0ca:	b003      	add	sp, #12
    e0cc:	f85d eb04 	ldr.w	lr, [sp], #4
    e0d0:	b004      	add	sp, #16
    e0d2:	4770      	bx	lr

0000e0d4 <set_state>:
	mgr->flags = (state & ONOFF_STATE_MASK)
    e0d4:	f001 0307 	and.w	r3, r1, #7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    e0d8:	8b81      	ldrh	r1, [r0, #28]
    e0da:	f021 0107 	bic.w	r1, r1, #7
    e0de:	4319      	orrs	r1, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    e0e0:	8381      	strh	r1, [r0, #28]
}
    e0e2:	4770      	bx	lr

0000e0e4 <notify_monitors>:
{
    e0e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e0e8:	4606      	mov	r6, r0
    e0ea:	460f      	mov	r7, r1
    e0ec:	4690      	mov	r8, r2
	return list->head;
    e0ee:	6881      	ldr	r1, [r0, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    e0f0:	b119      	cbz	r1, e0fa <notify_monitors+0x16>
    e0f2:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    e0f4:	b131      	cbz	r1, e104 <notify_monitors+0x20>
	return node->next;
    e0f6:	680c      	ldr	r4, [r1, #0]
    e0f8:	e004      	b.n	e104 <notify_monitors+0x20>
    e0fa:	460c      	mov	r4, r1
    e0fc:	e002      	b.n	e104 <notify_monitors+0x20>
    e0fe:	4623      	mov	r3, r4
    e100:	4621      	mov	r1, r4
    e102:	461c      	mov	r4, r3
    e104:	b159      	cbz	r1, e11e <notify_monitors+0x3a>
		mon->callback(mgr, mon, state, res);
    e106:	684d      	ldr	r5, [r1, #4]
    e108:	4643      	mov	r3, r8
    e10a:	463a      	mov	r2, r7
    e10c:	4630      	mov	r0, r6
    e10e:	47a8      	blx	r5
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    e110:	2c00      	cmp	r4, #0
    e112:	d0f4      	beq.n	e0fe <notify_monitors+0x1a>
    e114:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    e116:	2c00      	cmp	r4, #0
    e118:	d0f2      	beq.n	e100 <notify_monitors+0x1c>
	return node->next;
    e11a:	6823      	ldr	r3, [r4, #0]
    e11c:	e7f0      	b.n	e100 <notify_monitors+0x1c>
}
    e11e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000e122 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    e122:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
    e124:	f013 0307 	ands.w	r3, r3, #7
    e128:	d103      	bne.n	e132 <process_recheck+0x10>
	return list->head;
    e12a:	6802      	ldr	r2, [r0, #0]
	    && !sys_slist_is_empty(&mgr->clients)) {
    e12c:	b10a      	cbz	r2, e132 <process_recheck+0x10>
		evt = EVT_START;
    e12e:	2003      	movs	r0, #3
    e130:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    e132:	2b02      	cmp	r3, #2
    e134:	d003      	beq.n	e13e <process_recheck+0x1c>
	} else if ((state == ONOFF_STATE_ERROR)
    e136:	2b01      	cmp	r3, #1
    e138:	d006      	beq.n	e148 <process_recheck+0x26>
	int evt = EVT_NOP;
    e13a:	2000      	movs	r0, #0
    e13c:	4770      	bx	lr
		   && (mgr->refs == 0U)) {
    e13e:	8bc2      	ldrh	r2, [r0, #30]
    e140:	2a00      	cmp	r2, #0
    e142:	d1f8      	bne.n	e136 <process_recheck+0x14>
		evt = EVT_STOP;
    e144:	2004      	movs	r0, #4
    e146:	4770      	bx	lr
    e148:	6803      	ldr	r3, [r0, #0]
		   && !sys_slist_is_empty(&mgr->clients)) {
    e14a:	b10b      	cbz	r3, e150 <process_recheck+0x2e>
		evt = EVT_RESET;
    e14c:	2005      	movs	r0, #5
}
    e14e:	4770      	bx	lr
	int evt = EVT_NOP;
    e150:	2000      	movs	r0, #0
    e152:	4770      	bx	lr

0000e154 <validate_args>:
	if ((mgr == NULL) || (cli == NULL)) {
    e154:	b158      	cbz	r0, e16e <validate_args+0x1a>
{
    e156:	b510      	push	{r4, lr}
    e158:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    e15a:	b159      	cbz	r1, e174 <validate_args+0x20>
	int rv = sys_notify_validate(&cli->notify);
    e15c:	1d08      	adds	r0, r1, #4
    e15e:	f7ff ff8e 	bl	e07e <sys_notify_validate>
	if ((rv == 0)
    e162:	b918      	cbnz	r0, e16c <validate_args+0x18>
	    && ((cli->notify.flags
    e164:	68a3      	ldr	r3, [r4, #8]
    e166:	f033 0303 	bics.w	r3, r3, #3
    e16a:	d106      	bne.n	e17a <validate_args+0x26>
}
    e16c:	bd10      	pop	{r4, pc}
		return -EINVAL;
    e16e:	f06f 0015 	mvn.w	r0, #21
}
    e172:	4770      	bx	lr
		return -EINVAL;
    e174:	f06f 0015 	mvn.w	r0, #21
    e178:	e7f8      	b.n	e16c <validate_args+0x18>
		rv = -EINVAL;
    e17a:	f06f 0015 	mvn.w	r0, #21
    e17e:	e7f5      	b.n	e16c <validate_args+0x18>

0000e180 <notify_one>:
{
    e180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e184:	4607      	mov	r7, r0
    e186:	460c      	mov	r4, r1
    e188:	4616      	mov	r6, r2
    e18a:	461d      	mov	r5, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    e18c:	4619      	mov	r1, r3
    e18e:	1d20      	adds	r0, r4, #4
    e190:	f7f5 f9ea 	bl	3568 <sys_notify_finalize>
	if (cb) {
    e194:	b128      	cbz	r0, e1a2 <notify_one+0x22>
    e196:	4680      	mov	r8, r0
		cb(mgr, cli, state, res);
    e198:	462b      	mov	r3, r5
    e19a:	4632      	mov	r2, r6
    e19c:	4621      	mov	r1, r4
    e19e:	4638      	mov	r0, r7
    e1a0:	47c0      	blx	r8
}
    e1a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000e1a6 <notify_all>:
{
    e1a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e1aa:	4680      	mov	r8, r0
    e1ac:	460c      	mov	r4, r1
    e1ae:	4617      	mov	r7, r2
    e1b0:	461e      	mov	r6, r3
	while (!sys_slist_is_empty(list)) {
    e1b2:	e004      	b.n	e1be <notify_all+0x18>
		notify_one(mgr, cli, state, res);
    e1b4:	4633      	mov	r3, r6
    e1b6:	463a      	mov	r2, r7
    e1b8:	4640      	mov	r0, r8
    e1ba:	f7ff ffe1 	bl	e180 <notify_one>
    e1be:	6821      	ldr	r1, [r4, #0]
	while (!sys_slist_is_empty(list)) {
    e1c0:	b131      	cbz	r1, e1d0 <notify_all+0x2a>
	return node->next;
    e1c2:	680d      	ldr	r5, [r1, #0]
	list->head = node;
    e1c4:	6025      	str	r5, [r4, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    e1c6:	6863      	ldr	r3, [r4, #4]
    e1c8:	428b      	cmp	r3, r1
    e1ca:	d1f3      	bne.n	e1b4 <notify_all+0xe>
	list->tail = node;
    e1cc:	6065      	str	r5, [r4, #4]
}
    e1ce:	e7f1      	b.n	e1b4 <notify_all+0xe>
}
    e1d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000e1d4 <onoff_manager_init>:
	if ((mgr == NULL)
    e1d4:	b170      	cbz	r0, e1f4 <onoff_manager_init+0x20>
{
    e1d6:	b538      	push	{r3, r4, r5, lr}
    e1d8:	460c      	mov	r4, r1
    e1da:	4605      	mov	r5, r0
	    || (transitions == NULL)
    e1dc:	b169      	cbz	r1, e1fa <onoff_manager_init+0x26>
	    || (transitions->start == NULL)
    e1de:	680b      	ldr	r3, [r1, #0]
    e1e0:	b173      	cbz	r3, e200 <onoff_manager_init+0x2c>
	    || (transitions->stop == NULL)) {
    e1e2:	684b      	ldr	r3, [r1, #4]
    e1e4:	b17b      	cbz	r3, e206 <onoff_manager_init+0x32>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    e1e6:	2220      	movs	r2, #32
    e1e8:	2100      	movs	r1, #0
    e1ea:	f000 ff81 	bl	f0f0 <memset>
    e1ee:	612c      	str	r4, [r5, #16]
	return 0;
    e1f0:	2000      	movs	r0, #0
}
    e1f2:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    e1f4:	f06f 0015 	mvn.w	r0, #21
}
    e1f8:	4770      	bx	lr
		return -EINVAL;
    e1fa:	f06f 0015 	mvn.w	r0, #21
    e1fe:	e7f8      	b.n	e1f2 <onoff_manager_init+0x1e>
    e200:	f06f 0015 	mvn.w	r0, #21
    e204:	e7f5      	b.n	e1f2 <onoff_manager_init+0x1e>
    e206:	f06f 0015 	mvn.w	r0, #21
    e20a:	e7f2      	b.n	e1f2 <onoff_manager_init+0x1e>

0000e20c <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    e20c:	b508      	push	{r3, lr}
    e20e:	4604      	mov	r4, r0
    e210:	4608      	mov	r0, r1
    e212:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    e214:	461a      	mov	r2, r3
    e216:	47a0      	blx	r4
	return z_impl_z_current_get();
    e218:	f7fd fcc2 	bl	bba0 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    e21c:	f7f8 f83e 	bl	629c <z_impl_k_thread_abort>

0000e220 <free_list_add_bidx>:
{
    e220:	b510      	push	{r4, lr}
	if (b->next == 0U) {
    e222:	1d13      	adds	r3, r2, #4
    e224:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
    e228:	b97c      	cbnz	r4, e24a <free_list_add_bidx+0x2a>
		h->avail_buckets |= BIT(bidx);
    e22a:	2301      	movs	r3, #1
    e22c:	fa03 f402 	lsl.w	r4, r3, r2
    e230:	68c3      	ldr	r3, [r0, #12]
    e232:	4323      	orrs	r3, r4
    e234:	60c3      	str	r3, [r0, #12]
		b->next = c;
    e236:	3204      	adds	r2, #4
    e238:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
	void *cmem = &buf[c];
    e23c:	00cb      	lsls	r3, r1, #3
		((uint16_t *)cmem)[f] = val;
    e23e:	1d1a      	adds	r2, r3, #4
    e240:	b289      	uxth	r1, r1
    e242:	5281      	strh	r1, [r0, r2]
    e244:	3306      	adds	r3, #6
    e246:	52c1      	strh	r1, [r0, r3]
}
    e248:	bd10      	pop	{r4, pc}
	void *cmem = &buf[c];
    e24a:	00e2      	lsls	r2, r4, #3
		return ((uint16_t *)cmem)[f];
    e24c:	3204      	adds	r2, #4
    e24e:	5a83      	ldrh	r3, [r0, r2]
	void *cmem = &buf[c];
    e250:	ea4f 0cc1 	mov.w	ip, r1, lsl #3
		((uint16_t *)cmem)[f] = val;
    e254:	f10c 0e04 	add.w	lr, ip, #4
    e258:	f820 300e 	strh.w	r3, [r0, lr]
    e25c:	f10c 0c06 	add.w	ip, ip, #6
    e260:	f820 400c 	strh.w	r4, [r0, ip]
	void *cmem = &buf[c];
    e264:	00db      	lsls	r3, r3, #3
		((uint16_t *)cmem)[f] = val;
    e266:	3306      	adds	r3, #6
    e268:	b289      	uxth	r1, r1
    e26a:	52c1      	strh	r1, [r0, r3]
    e26c:	5281      	strh	r1, [r0, r2]
    e26e:	e7eb      	b.n	e248 <free_list_add_bidx+0x28>

0000e270 <free_list_add>:
{
    e270:	b508      	push	{r3, lr}
		return ((uint16_t *)cmem)[f];
    e272:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
    e276:	885a      	ldrh	r2, [r3, #2]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
    e278:	0852      	lsrs	r2, r2, #1
	return 31 - __builtin_clz(usable_sz);
    e27a:	fab2 f282 	clz	r2, r2
		free_list_add_bidx(h, c, bidx);
    e27e:	f1c2 021f 	rsb	r2, r2, #31
    e282:	f7ff ffcd 	bl	e220 <free_list_add_bidx>
}
    e286:	bd08      	pop	{r3, pc}

0000e288 <outs>:
{
    e288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e28c:	4607      	mov	r7, r0
    e28e:	460e      	mov	r6, r1
    e290:	4614      	mov	r4, r2
    e292:	4698      	mov	r8, r3
	size_t count = 0;
    e294:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    e296:	e006      	b.n	e2a6 <outs+0x1e>
		int rc = out((int)*sp++, ctx);
    e298:	4631      	mov	r1, r6
    e29a:	f814 0b01 	ldrb.w	r0, [r4], #1
    e29e:	47b8      	blx	r7
		if (rc < 0) {
    e2a0:	2800      	cmp	r0, #0
    e2a2:	db09      	blt.n	e2b8 <outs+0x30>
		++count;
    e2a4:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    e2a6:	4544      	cmp	r4, r8
    e2a8:	d3f6      	bcc.n	e298 <outs+0x10>
    e2aa:	f1b8 0f00 	cmp.w	r8, #0
    e2ae:	d102      	bne.n	e2b6 <outs+0x2e>
    e2b0:	7823      	ldrb	r3, [r4, #0]
    e2b2:	2b00      	cmp	r3, #0
    e2b4:	d1f0      	bne.n	e298 <outs+0x10>
	return (int)count;
    e2b6:	4628      	mov	r0, r5
}
    e2b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000e2bc <assert_post_action>:
	if (k_is_user_context()) {
		k_oops();
	}
#endif

	k_panic();
    e2bc:	4040      	eors	r0, r0
    e2be:	f380 8811 	msr	BASEPRI, r0
    e2c2:	f04f 0004 	mov.w	r0, #4
    e2c6:	df02      	svc	2
}
    e2c8:	4770      	bx	lr

0000e2ca <assert_print>:

void assert_print(const char *fmt, ...)
{
    e2ca:	b40f      	push	{r0, r1, r2, r3}
    e2cc:	b500      	push	{lr}
    e2ce:	b083      	sub	sp, #12
    e2d0:	a904      	add	r1, sp, #16
    e2d2:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    e2d6:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    e2d8:	f7ff feea 	bl	e0b0 <vprintk>

	va_end(ap);
}
    e2dc:	b003      	add	sp, #12
    e2de:	f85d eb04 	ldr.w	lr, [sp], #4
    e2e2:	b004      	add	sp, #16
    e2e4:	4770      	bx	lr

0000e2e6 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_LEGACY_INCLUDE_PATH, 1);

GEN_ABS_SYM_END
    e2e6:	4770      	bx	lr

0000e2e8 <dummy_timestamp>:
}
    e2e8:	2000      	movs	r0, #0
    e2ea:	4770      	bx	lr

0000e2ec <msg_filter_check>:
}
    e2ec:	2001      	movs	r0, #1
    e2ee:	4770      	bx	lr

0000e2f0 <default_get_timestamp>:
{
    e2f0:	b508      	push	{r3, lr}
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
    e2f2:	f000 fcee 	bl	ecd2 <sys_clock_cycle_get_32>
}
    e2f6:	bd08      	pop	{r3, pc}

0000e2f8 <z_log_vprintk>:
{
    e2f8:	b500      	push	{lr}
    e2fa:	b085      	sub	sp, #20
		va_end(parm7.val);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg2_runtime_vcreate(domain_id, source, level, data, dlen, package_flags, fmt, ap);
    e2fc:	9103      	str	r1, [sp, #12]
    e2fe:	9002      	str	r0, [sp, #8]
    e300:	2000      	movs	r0, #0
    e302:	9001      	str	r0, [sp, #4]
    e304:	9000      	str	r0, [sp, #0]
    e306:	4603      	mov	r3, r0
    e308:	4602      	mov	r2, r0
    e30a:	4601      	mov	r1, r0
    e30c:	f7f6 fdf4 	bl	4ef8 <z_impl_z_log_msg2_runtime_vcreate>
}
    e310:	b005      	add	sp, #20
    e312:	f85d fb04 	ldr.w	pc, [sp], #4

0000e316 <enable_logger>:

K_KERNEL_STACK_DEFINE(logging_stack, CONFIG_LOG_PROCESS_THREAD_STACK_SIZE);
struct k_thread logging_thread;

static int enable_logger(const struct device *arg)
{
    e316:	b508      	push	{r3, lr}
				COND_CODE_1(CONFIG_LOG_PROCESS_THREAD,
					K_MSEC(CONFIG_LOG_PROCESS_THREAD_STARTUP_DELAY_MS),
					K_NO_WAIT));
		k_thread_name_set(&logging_thread, "logging");
	} else {
		log_init();
    e318:	f7f6 fac0 	bl	489c <log_init>
	}

	return 0;
}
    e31c:	2000      	movs	r0, #0
    e31e:	bd08      	pop	{r3, pc}

0000e320 <z_log_get_tag>:
}
    e320:	2000      	movs	r0, #0
    e322:	4770      	bx	lr

0000e324 <out_func>:
{
    e324:	b500      	push	{lr}
    e326:	b083      	sub	sp, #12
		char x = (char)c;
    e328:	f88d 0007 	strb.w	r0, [sp, #7]
		out_ctx->func((uint8_t *)&x, 1, out_ctx->control_block->ctx);
    e32c:	680b      	ldr	r3, [r1, #0]
    e32e:	684a      	ldr	r2, [r1, #4]
    e330:	6852      	ldr	r2, [r2, #4]
    e332:	2101      	movs	r1, #1
    e334:	f10d 0007 	add.w	r0, sp, #7
    e338:	4798      	blx	r3
}
    e33a:	2000      	movs	r0, #0
    e33c:	b003      	add	sp, #12
    e33e:	f85d fb04 	ldr.w	pc, [sp], #4

0000e342 <cr_out_func>:
{
    e342:	b538      	push	{r3, r4, r5, lr}
    e344:	4604      	mov	r4, r0
    e346:	460d      	mov	r5, r1
	out_func(c, ctx);
    e348:	f7ff ffec 	bl	e324 <out_func>
	if (c == '\n') {
    e34c:	2c0a      	cmp	r4, #10
    e34e:	d001      	beq.n	e354 <cr_out_func+0x12>
}
    e350:	2000      	movs	r0, #0
    e352:	bd38      	pop	{r3, r4, r5, pc}
		out_func((int)'\r', ctx);
    e354:	4629      	mov	r1, r5
    e356:	200d      	movs	r0, #13
    e358:	f7ff ffe4 	bl	e324 <out_func>
    e35c:	e7f8      	b.n	e350 <cr_out_func+0xe>

0000e35e <buffer_write>:
{
    e35e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e360:	4607      	mov	r7, r0
    e362:	460d      	mov	r5, r1
    e364:	4614      	mov	r4, r2
    e366:	461e      	mov	r6, r3
		processed = outf(buf, len, ctx);
    e368:	4632      	mov	r2, r6
    e36a:	4621      	mov	r1, r4
    e36c:	4628      	mov	r0, r5
    e36e:	47b8      	blx	r7
		buf += processed;
    e370:	4405      	add	r5, r0
	} while (len != 0);
    e372:	1a24      	subs	r4, r4, r0
    e374:	d1f8      	bne.n	e368 <buffer_write+0xa>
}
    e376:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000e378 <color_prefix>:
{
    e378:	b508      	push	{r3, lr}
    e37a:	4613      	mov	r3, r2
	color_print(output, color, true, level);
    e37c:	2201      	movs	r2, #1
    e37e:	f7f6 fc33 	bl	4be8 <color_print>
}
    e382:	bd08      	pop	{r3, pc}

0000e384 <color_postfix>:
{
    e384:	b508      	push	{r3, lr}
    e386:	4613      	mov	r3, r2
	color_print(output, color, false, level);
    e388:	2200      	movs	r2, #0
    e38a:	f7f6 fc2d 	bl	4be8 <color_print>
}
    e38e:	bd08      	pop	{r3, pc}

0000e390 <postfix_print>:
{
    e390:	b538      	push	{r3, r4, r5, lr}
    e392:	4605      	mov	r5, r0
    e394:	460c      	mov	r4, r1
	color_postfix(output, (flags & LOG_OUTPUT_FLAG_COLORS),
    e396:	f001 0101 	and.w	r1, r1, #1
    e39a:	f7ff fff3 	bl	e384 <color_postfix>
	newline_print(output, flags);
    e39e:	4621      	mov	r1, r4
    e3a0:	4628      	mov	r0, r5
    e3a2:	f7f6 fc37 	bl	4c14 <newline_print>
}
    e3a6:	bd38      	pop	{r3, r4, r5, pc}

0000e3a8 <log_msg2_hexdump>:
{
    e3a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    e3ac:	b083      	sub	sp, #12
    e3ae:	4680      	mov	r8, r0
    e3b0:	460e      	mov	r6, r1
    e3b2:	4615      	mov	r5, r2
    e3b4:	461f      	mov	r7, r3
    e3b6:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    e3ba:	462c      	mov	r4, r5
    e3bc:	2d10      	cmp	r5, #16
    e3be:	bf28      	it	cs
    e3c0:	2410      	movcs	r4, #16
		hexdump_line_print(output, data, length,
    e3c2:	f8cd 9000 	str.w	r9, [sp]
    e3c6:	463b      	mov	r3, r7
    e3c8:	4622      	mov	r2, r4
    e3ca:	4631      	mov	r1, r6
    e3cc:	4640      	mov	r0, r8
    e3ce:	f7f6 fc35 	bl	4c3c <hexdump_line_print>
		data += length;
    e3d2:	4426      	add	r6, r4
	} while (len);
    e3d4:	1b2d      	subs	r5, r5, r4
    e3d6:	d1f0      	bne.n	e3ba <log_msg2_hexdump+0x12>
}
    e3d8:	b003      	add	sp, #12
    e3da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0000e3de <log_output_flush>:
{
    e3de:	b510      	push	{r4, lr}
    e3e0:	4604      	mov	r4, r0
		     output->control_block->offset,
    e3e2:	6842      	ldr	r2, [r0, #4]
	buffer_write(output->func, output->buf,
    e3e4:	6853      	ldr	r3, [r2, #4]
    e3e6:	6812      	ldr	r2, [r2, #0]
    e3e8:	6881      	ldr	r1, [r0, #8]
    e3ea:	6800      	ldr	r0, [r0, #0]
    e3ec:	f7ff ffb7 	bl	e35e <buffer_write>
	output->control_block->offset = 0;
    e3f0:	6863      	ldr	r3, [r4, #4]
    e3f2:	2200      	movs	r2, #0
    e3f4:	601a      	str	r2, [r3, #0]
}
    e3f6:	bd10      	pop	{r4, pc}

0000e3f8 <z_log_msg2_finalize>:
{
    e3f8:	b570      	push	{r4, r5, r6, lr}
	if (!msg) {
    e3fa:	b198      	cbz	r0, e424 <z_log_msg2_finalize+0x2c>
    e3fc:	460e      	mov	r6, r1
    e3fe:	4614      	mov	r4, r2
    e400:	4619      	mov	r1, r3
    e402:	4605      	mov	r5, r0
	if (data) {
    e404:	b143      	cbz	r3, e418 <z_log_msg2_finalize+0x20>
		uint8_t *d = msg->data + desc.package_len;
    e406:	f100 0310 	add.w	r3, r0, #16
    e40a:	f3c2 2049 	ubfx	r0, r2, #9, #10
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    e40e:	f3c2 42cb 	ubfx	r2, r2, #19, #12
    e412:	4418      	add	r0, r3
    e414:	f000 fe5e 	bl	f0d4 <memcpy>
	msg->hdr.desc = desc;
    e418:	602c      	str	r4, [r5, #0]
	msg->hdr.source = source;
    e41a:	606e      	str	r6, [r5, #4]
	z_log_msg2_commit(msg);
    e41c:	4628      	mov	r0, r5
    e41e:	f7f6 fb1f 	bl	4a60 <z_log_msg2_commit>
}
    e422:	bd70      	pop	{r4, r5, r6, pc}
		z_log_dropped(false);
    e424:	f7f6 fafc 	bl	4a20 <z_log_dropped>
		return;
    e428:	e7fb      	b.n	e422 <z_log_msg2_finalize+0x2a>

0000e42a <abort_function>:
{
    e42a:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    e42c:	2000      	movs	r0, #0
    e42e:	f7f6 f9bb 	bl	47a8 <sys_reboot>

0000e432 <z_log_msg2_runtime_create>:
{
    e432:	b510      	push	{r4, lr}
    e434:	b086      	sub	sp, #24
	va_start(ap, fmt);
    e436:	ac0b      	add	r4, sp, #44	; 0x2c
    e438:	9405      	str	r4, [sp, #20]
    e43a:	9403      	str	r4, [sp, #12]
    e43c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    e43e:	9402      	str	r4, [sp, #8]
    e440:	9c09      	ldr	r4, [sp, #36]	; 0x24
    e442:	9401      	str	r4, [sp, #4]
    e444:	9c08      	ldr	r4, [sp, #32]
    e446:	9400      	str	r4, [sp, #0]
    e448:	f7f6 fd56 	bl	4ef8 <z_impl_z_log_msg2_runtime_vcreate>
}
    e44c:	b006      	add	sp, #24
    e44e:	bd10      	pop	{r4, pc}

0000e450 <z_arm_fatal_error>:

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    e450:	b538      	push	{r3, r4, r5, lr}
    e452:	4604      	mov	r4, r0

	if (esf != NULL) {
    e454:	460d      	mov	r5, r1
    e456:	b111      	cbz	r1, e45e <z_arm_fatal_error+0xe>
		esf_dump(esf);
    e458:	4608      	mov	r0, r1
    e45a:	f7f7 f975 	bl	5748 <esf_dump>
	}
	z_fatal_error(reason, esf);
    e45e:	4629      	mov	r1, r5
    e460:	4620      	mov	r0, r4
    e462:	f7fb fa77 	bl	9954 <z_fatal_error>
}
    e466:	bd38      	pop	{r3, r4, r5, pc}

0000e468 <z_do_kernel_oops>:
 *   fault handler will executed instead of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    e468:	b508      	push	{r3, lr}
    e46a:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    e46c:	6800      	ldr	r0, [r0, #0]
    e46e:	f7ff ffef 	bl	e450 <z_arm_fatal_error>

	memcpy(&esf_copy, esf, offsetof(z_arch_esf_t, extra_info));
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
    e472:	bd08      	pop	{r3, pc}

0000e474 <z_irq_spurious>:
 * Installed in all _sw_isr_table slots at boot time. Throws an error if
 * called.
 *
 */
void z_irq_spurious(const void *unused)
{
    e474:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    e476:	2100      	movs	r1, #0
    e478:	2001      	movs	r0, #1
    e47a:	f7ff ffe9 	bl	e450 <z_arm_fatal_error>
}
    e47e:	bd08      	pop	{r3, pc}

0000e480 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    e480:	b508      	push	{r3, lr}
	handler();
    e482:	f7f7 f9fd 	bl	5880 <z_SysNmiOnReset>
	z_arm_int_exit();
    e486:	f7f7 faf3 	bl	5a70 <z_arm_exc_exit>
}
    e48a:	bd08      	pop	{r3, pc}

0000e48c <memory_fault_recoverable>:
}
    e48c:	2000      	movs	r0, #0
    e48e:	4770      	bx	lr

0000e490 <z_log_msg2_runtime_create>:
{
    e490:	b510      	push	{r4, lr}
    e492:	b086      	sub	sp, #24
	va_start(ap, fmt);
    e494:	ac0b      	add	r4, sp, #44	; 0x2c
    e496:	9405      	str	r4, [sp, #20]
    e498:	9403      	str	r4, [sp, #12]
    e49a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    e49c:	9402      	str	r4, [sp, #8]
    e49e:	9c09      	ldr	r4, [sp, #36]	; 0x24
    e4a0:	9401      	str	r4, [sp, #4]
    e4a2:	9c08      	ldr	r4, [sp, #32]
    e4a4:	9400      	str	r4, [sp, #0]
    e4a6:	f7f6 fd27 	bl	4ef8 <z_impl_z_log_msg2_runtime_vcreate>
}
    e4aa:	b006      	add	sp, #24
    e4ac:	bd10      	pop	{r4, pc}

0000e4ae <fault_handle>:
{
    e4ae:	b508      	push	{r3, lr}
	*recoverable = false;
    e4b0:	2300      	movs	r3, #0
    e4b2:	7013      	strb	r3, [r2, #0]
	switch (fault) {
    e4b4:	1ecb      	subs	r3, r1, #3
    e4b6:	2b09      	cmp	r3, #9
    e4b8:	d81a      	bhi.n	e4f0 <fault_handle+0x42>
    e4ba:	e8df f003 	tbb	[pc, r3]
    e4be:	0905      	.short	0x0905
    e4c0:	1919110d 	.word	0x1919110d
    e4c4:	14191919 	.word	0x14191919
		reason = hard_fault(esf, recoverable);
    e4c8:	4611      	mov	r1, r2
    e4ca:	f7f7 fd23 	bl	5f14 <hard_fault>
}
    e4ce:	bd08      	pop	{r3, pc}
		reason = mem_manage_fault(esf, 0, recoverable);
    e4d0:	2100      	movs	r1, #0
    e4d2:	f7f7 fc41 	bl	5d58 <mem_manage_fault>
		break;
    e4d6:	e7fa      	b.n	e4ce <fault_handle+0x20>
		reason = bus_fault(esf, 0, recoverable);
    e4d8:	2100      	movs	r1, #0
    e4da:	f7f7 fad7 	bl	5a8c <bus_fault>
		break;
    e4de:	e7f6      	b.n	e4ce <fault_handle+0x20>
		reason = usage_fault(esf);
    e4e0:	f7f7 fb7c 	bl	5bdc <usage_fault>
		break;
    e4e4:	e7f3      	b.n	e4ce <fault_handle+0x20>
		debug_monitor(esf, recoverable);
    e4e6:	4611      	mov	r1, r2
    e4e8:	f7f7 fc02 	bl	5cf0 <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    e4ec:	2000      	movs	r0, #0
		break;
    e4ee:	e7ee      	b.n	e4ce <fault_handle+0x20>
		reserved_exception(esf, fault);
    e4f0:	f7f7 fc12 	bl	5d18 <reserved_exception>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    e4f4:	2000      	movs	r0, #0
	return reason;
    e4f6:	e7ea      	b.n	e4ce <fault_handle+0x20>

0000e4f8 <mpu_partition_is_valid>:
		((part->size & (part->size - 1U)) == 0U)
    e4f8:	6843      	ldr	r3, [r0, #4]
    e4fa:	1e5a      	subs	r2, r3, #1
		&&
    e4fc:	4213      	tst	r3, r2
    e4fe:	d106      	bne.n	e50e <mpu_partition_is_valid+0x16>
		&&
    e500:	2b1f      	cmp	r3, #31
    e502:	d906      	bls.n	e512 <mpu_partition_is_valid+0x1a>
		((part->start & (part->size - 1U)) == 0U);
    e504:	6803      	ldr	r3, [r0, #0]
		&&
    e506:	421a      	tst	r2, r3
    e508:	d005      	beq.n	e516 <mpu_partition_is_valid+0x1e>
    e50a:	2000      	movs	r0, #0
    e50c:	4770      	bx	lr
    e50e:	2000      	movs	r0, #0
    e510:	4770      	bx	lr
    e512:	2000      	movs	r0, #0
    e514:	4770      	bx	lr
    e516:	2001      	movs	r0, #1
}
    e518:	4770      	bx	lr

0000e51a <z_log_msg2_runtime_create>:
{
    e51a:	b510      	push	{r4, lr}
    e51c:	b086      	sub	sp, #24
	va_start(ap, fmt);
    e51e:	ac0b      	add	r4, sp, #44	; 0x2c
    e520:	9405      	str	r4, [sp, #20]
    e522:	9403      	str	r4, [sp, #12]
    e524:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    e526:	9402      	str	r4, [sp, #8]
    e528:	9c09      	ldr	r4, [sp, #36]	; 0x24
    e52a:	9401      	str	r4, [sp, #4]
    e52c:	9c08      	ldr	r4, [sp, #32]
    e52e:	9400      	str	r4, [sp, #0]
    e530:	f7f6 fce2 	bl	4ef8 <z_impl_z_log_msg2_runtime_vcreate>
}
    e534:	b006      	add	sp, #24
    e536:	bd10      	pop	{r4, pc}

0000e538 <mpu_configure_region>:
{
    e538:	b500      	push	{lr}
    e53a:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
    e53c:	680b      	ldr	r3, [r1, #0]
    e53e:	9301      	str	r3, [sp, #4]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    e540:	684b      	ldr	r3, [r1, #4]
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    e542:	688a      	ldr	r2, [r1, #8]
	if (size <= 32U) {
    e544:	2b20      	cmp	r3, #32
    e546:	d912      	bls.n	e56e <mpu_configure_region+0x36>
	if (size > (1UL << 31)) {
    e548:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    e54c:	d811      	bhi.n	e572 <mpu_configure_region+0x3a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    e54e:	3b01      	subs	r3, #1
    e550:	fab3 f383 	clz	r3, r3
    e554:	f1c3 031f 	rsb	r3, r3, #31
    e558:	005b      	lsls	r3, r3, #1
    e55a:	f003 033e 	and.w	r3, r3, #62	; 0x3e
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    e55e:	4313      	orrs	r3, r2
    e560:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
    e562:	a901      	add	r1, sp, #4
    e564:	f7f7 fee8 	bl	6338 <region_allocate_and_init>
}
    e568:	b005      	add	sp, #20
    e56a:	f85d fb04 	ldr.w	pc, [sp], #4
		return REGION_32B;
    e56e:	2308      	movs	r3, #8
    e570:	e7f5      	b.n	e55e <mpu_configure_region+0x26>
		return REGION_4G;
    e572:	233e      	movs	r3, #62	; 0x3e
    e574:	e7f3      	b.n	e55e <mpu_configure_region+0x26>

0000e576 <_stdout_hook_default>:
}
    e576:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    e57a:	4770      	bx	lr

0000e57c <_stdin_hook_default>:
}
    e57c:	2000      	movs	r0, #0
    e57e:	4770      	bx	lr

0000e580 <_read>:
{
    e580:	b508      	push	{r3, lr}
    e582:	4608      	mov	r0, r1
    e584:	4611      	mov	r1, r2
		union { uintptr_t x; int val; } parm1 = { .val = nbytes };
		return (int) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_ZEPHYR_READ_STDIN);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_read_stdin(buf, nbytes);
    e586:	f7f8 f831 	bl	65ec <z_impl_zephyr_read_stdin>
}
    e58a:	bd08      	pop	{r3, pc}

0000e58c <_write>:
{
    e58c:	b508      	push	{r3, lr}
    e58e:	4608      	mov	r0, r1
    e590:	4611      	mov	r1, r2
		union { uintptr_t x; int val; } parm1 = { .val = nbytes };
		return (int) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_ZEPHYR_WRITE_STDOUT);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_write_stdout(buf, nbytes);
    e592:	f7f8 f841 	bl	6618 <z_impl_zephyr_write_stdout>
}
    e596:	bd08      	pop	{r3, pc}

0000e598 <_close>:
}
    e598:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    e59c:	4770      	bx	lr

0000e59e <_lseek>:
}
    e59e:	2000      	movs	r0, #0
    e5a0:	4770      	bx	lr

0000e5a2 <_isatty>:
}
    e5a2:	2802      	cmp	r0, #2
    e5a4:	bfcc      	ite	gt
    e5a6:	2000      	movgt	r0, #0
    e5a8:	2001      	movle	r0, #1
    e5aa:	4770      	bx	lr

0000e5ac <_kill>:
}
    e5ac:	2000      	movs	r0, #0
    e5ae:	4770      	bx	lr

0000e5b0 <_getpid>:
}
    e5b0:	2000      	movs	r0, #0
    e5b2:	4770      	bx	lr

0000e5b4 <_fstat>:
	st->st_mode = S_IFCHR;
    e5b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    e5b8:	604b      	str	r3, [r1, #4]
}
    e5ba:	2000      	movs	r0, #0
    e5bc:	4770      	bx	lr

0000e5be <__errno>:
#endif /* CONFIG_MULTITHREADING */

__weak int *__errno(void)
{
    e5be:	b508      	push	{r3, lr}
	if (z_syscall_trap()) {
		return (int *) arch_syscall_invoke0(K_SYSCALL_Z_ERRNO);
	}
#endif
	compiler_barrier();
	return z_impl_z_errno();
    e5c0:	f7fb f992 	bl	98e8 <z_impl_z_errno>
	return z_errno();
}
    e5c4:	bd08      	pop	{r3, pc}

0000e5c6 <nrf52_errata_197>:
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    e5c6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    e5ca:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    e5ce:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    e5d2:	2a08      	cmp	r2, #8
    e5d4:	d001      	beq.n	e5da <nrf52_errata_197+0x14>
                    default:
                        return false;
                }
            }
        #endif
        return false;
    e5d6:	2000      	movs	r0, #0
    e5d8:	4770      	bx	lr
                switch(var2)
    e5da:	2b02      	cmp	r3, #2
    e5dc:	d001      	beq.n	e5e2 <nrf52_errata_197+0x1c>
                        return false;
    e5de:	2000      	movs	r0, #0
    e5e0:	4770      	bx	lr
                        return true;
    e5e2:	2001      	movs	r0, #1
    #endif
}
    e5e4:	4770      	bx	lr

0000e5e6 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    e5e6:	2806      	cmp	r0, #6
    e5e8:	d000      	beq.n	e5ec <pm_state_set+0x6>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    e5ea:	4770      	bx	lr
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    e5ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    e5f0:	2201      	movs	r2, #1
    e5f2:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    e5f6:	f3bf 8f4f 	dsb	sy
        __WFE();
    e5fa:	bf20      	wfe
    while (true)
    e5fc:	e7fd      	b.n	e5fa <pm_state_set+0x14>

0000e5fe <pm_state_exit_post_ops>:
    e5fe:	2300      	movs	r3, #0
    e600:	f383 8811 	msr	BASEPRI, r3
    e604:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    e608:	4770      	bx	lr

0000e60a <get_sub_data>:
	struct nrf_clock_control_data *data = dev->data;
    e60a:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    e60c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    e610:	0089      	lsls	r1, r1, #2
    e612:	3140      	adds	r1, #64	; 0x40
}
    e614:	4408      	add	r0, r1
    e616:	4770      	bx	lr

0000e618 <get_sub_config>:
	const struct nrf_clock_control_config *config =
    e618:	6840      	ldr	r0, [r0, #4]
	return &config->subsys[type];
    e61a:	eb01 0141 	add.w	r1, r1, r1, lsl #1
}
    e61e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    e622:	4770      	bx	lr

0000e624 <get_onoff_manager>:
	struct nrf_clock_control_data *data = dev->data;
    e624:	6900      	ldr	r0, [r0, #16]
}
    e626:	eb00 1041 	add.w	r0, r0, r1, lsl #5
    e62a:	4770      	bx	lr

0000e62c <set_off_state>:
	__asm__ volatile(
    e62c:	f04f 0320 	mov.w	r3, #32
    e630:	f3ef 8211 	mrs	r2, BASEPRI
    e634:	f383 8812 	msr	BASEPRI_MAX, r3
    e638:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    e63c:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    e63e:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    e642:	d001      	beq.n	e648 <set_off_state+0x1c>
    e644:	428b      	cmp	r3, r1
    e646:	d107      	bne.n	e658 <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    e648:	2301      	movs	r3, #1
    e64a:	6003      	str	r3, [r0, #0]
	int err = 0;
    e64c:	2000      	movs	r0, #0
	__asm__ volatile(
    e64e:	f382 8811 	msr	BASEPRI, r2
    e652:	f3bf 8f6f 	isb	sy
}
    e656:	4770      	bx	lr
		err = -EPERM;
    e658:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    e65c:	e7f7      	b.n	e64e <set_off_state+0x22>

0000e65e <set_starting_state>:
	__asm__ volatile(
    e65e:	f04f 0320 	mov.w	r3, #32
    e662:	f3ef 8211 	mrs	r2, BASEPRI
    e666:	f383 8812 	msr	BASEPRI_MAX, r3
    e66a:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    e66e:	6803      	ldr	r3, [r0, #0]
    e670:	f003 0cc0 	and.w	ip, r3, #192	; 0xc0
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    e674:	f003 0307 	and.w	r3, r3, #7
    e678:	2b01      	cmp	r3, #1
    e67a:	d008      	beq.n	e68e <set_starting_state+0x30>
	} else if (current_ctx != ctx) {
    e67c:	458c      	cmp	ip, r1
    e67e:	d009      	beq.n	e694 <set_starting_state+0x36>
		err = -EPERM;
    e680:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	__asm__ volatile(
    e684:	f382 8811 	msr	BASEPRI, r2
    e688:	f3bf 8f6f 	isb	sy
}
    e68c:	4770      	bx	lr
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    e68e:	6001      	str	r1, [r0, #0]
	int err = 0;
    e690:	2000      	movs	r0, #0
    e692:	e7f7      	b.n	e684 <set_starting_state+0x26>
		err = -EALREADY;
    e694:	f06f 0077 	mvn.w	r0, #119	; 0x77
    e698:	e7f4      	b.n	e684 <set_starting_state+0x26>

0000e69a <set_on_state>:
	__asm__ volatile(
    e69a:	f04f 0320 	mov.w	r3, #32
    e69e:	f3ef 8211 	mrs	r2, BASEPRI
    e6a2:	f383 8812 	msr	BASEPRI_MAX, r3
    e6a6:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    e6aa:	6803      	ldr	r3, [r0, #0]
    e6ac:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    e6b0:	f043 0302 	orr.w	r3, r3, #2
    e6b4:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    e6b6:	f382 8811 	msr	BASEPRI, r2
    e6ba:	f3bf 8f6f 	isb	sy
}
    e6be:	4770      	bx	lr

0000e6c0 <clkstarted_handle>:
{
    e6c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e6c2:	4606      	mov	r6, r0
    e6c4:	460c      	mov	r4, r1
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
    e6c6:	f7ff ffa0 	bl	e60a <get_sub_data>
	clock_control_cb_t callback = sub_data->cb;
    e6ca:	6805      	ldr	r5, [r0, #0]
	void *user_data = sub_data->user_data;
    e6cc:	6847      	ldr	r7, [r0, #4]
	sub_data->cb = NULL;
    e6ce:	2300      	movs	r3, #0
    e6d0:	f840 3b08 	str.w	r3, [r0], #8
	set_on_state(&sub_data->flags);
    e6d4:	f7ff ffe1 	bl	e69a <set_on_state>
	if (callback) {
    e6d8:	b11d      	cbz	r5, e6e2 <clkstarted_handle+0x22>
		callback(dev, (clock_control_subsys_t)type, user_data);
    e6da:	463a      	mov	r2, r7
    e6dc:	4621      	mov	r1, r4
    e6de:	4630      	mov	r0, r6
    e6e0:	47a8      	blx	r5
}
    e6e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000e6e4 <async_start>:
{
    e6e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e6e8:	4606      	mov	r6, r0
    e6ea:	4690      	mov	r8, r2
    e6ec:	461f      	mov	r7, r3
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    e6ee:	b2cd      	uxtb	r5, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    e6f0:	4629      	mov	r1, r5
    e6f2:	f7ff ff8a 	bl	e60a <get_sub_data>
    e6f6:	4604      	mov	r4, r0
	err = set_starting_state(&subdata->flags, ctx);
    e6f8:	9906      	ldr	r1, [sp, #24]
    e6fa:	3008      	adds	r0, #8
    e6fc:	f7ff ffaf 	bl	e65e <set_starting_state>
	if (err < 0) {
    e700:	2800      	cmp	r0, #0
    e702:	db09      	blt.n	e718 <async_start+0x34>
	subdata->cb = cb;
    e704:	f8c4 8000 	str.w	r8, [r4]
	subdata->user_data = user_data;
    e708:	6067      	str	r7, [r4, #4]
	 get_sub_config(dev, type)->start();
    e70a:	4629      	mov	r1, r5
    e70c:	4630      	mov	r0, r6
    e70e:	f7ff ff83 	bl	e618 <get_sub_config>
    e712:	6803      	ldr	r3, [r0, #0]
    e714:	4798      	blx	r3
	return 0;
    e716:	2000      	movs	r0, #0
}
    e718:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000e71c <api_start>:
{
    e71c:	b510      	push	{r4, lr}
    e71e:	b082      	sub	sp, #8
	return async_start(dev, subsys, cb, user_data, CTX_API);
    e720:	2480      	movs	r4, #128	; 0x80
    e722:	9400      	str	r4, [sp, #0]
    e724:	f7ff ffde 	bl	e6e4 <async_start>
}
    e728:	b002      	add	sp, #8
    e72a:	bd10      	pop	{r4, pc}

0000e72c <onoff_started_callback>:
{
    e72c:	b510      	push	{r4, lr}
    e72e:	4614      	mov	r4, r2
	struct onoff_manager *mgr = get_onoff_manager(dev, type);
    e730:	b2c9      	uxtb	r1, r1
    e732:	f7ff ff77 	bl	e624 <get_onoff_manager>
	notify(mgr, 0);
    e736:	2100      	movs	r1, #0
    e738:	47a0      	blx	r4
}
    e73a:	bd10      	pop	{r4, pc}

0000e73c <hfclk_start>:
{
    e73c:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    e73e:	2001      	movs	r0, #1
    e740:	f7f9 ff3a 	bl	85b8 <nrfx_clock_start>
}
    e744:	bd08      	pop	{r3, pc}

0000e746 <lfclk_start>:
{
    e746:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    e748:	2000      	movs	r0, #0
    e74a:	f7f9 ff35 	bl	85b8 <nrfx_clock_start>
}
    e74e:	bd08      	pop	{r3, pc}

0000e750 <hfclk_stop>:
{
    e750:	b508      	push	{r3, lr}
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    e752:	2001      	movs	r0, #1
    e754:	f7f9 ffa6 	bl	86a4 <nrfx_clock_stop>
}
    e758:	bd08      	pop	{r3, pc}

0000e75a <lfclk_stop>:
{
    e75a:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    e75c:	2000      	movs	r0, #0
    e75e:	f7f9 ffa1 	bl	86a4 <nrfx_clock_stop>
}
    e762:	bd08      	pop	{r3, pc}

0000e764 <api_stop>:
{
    e764:	b508      	push	{r3, lr}
	return stop(dev, subsys, CTX_API);
    e766:	2280      	movs	r2, #128	; 0x80
    e768:	f7f8 f8a6 	bl	68b8 <stop>
}
    e76c:	bd08      	pop	{r3, pc}

0000e76e <blocking_start_callback>:
{
    e76e:	b508      	push	{r3, lr}
    e770:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    e772:	f7fb ffa3 	bl	a6bc <z_impl_k_sem_give>
}
    e776:	bd08      	pop	{r3, pc}

0000e778 <get_drive>:
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    e778:	f420 70fc 	bic.w	r0, r0, #504	; 0x1f8
    e77c:	f020 0001 	bic.w	r0, r0, #1
    e780:	0540      	lsls	r0, r0, #21
    e782:	0d40      	lsrs	r0, r0, #21
    e784:	f240 2306 	movw	r3, #518	; 0x206
    e788:	4298      	cmp	r0, r3
    e78a:	d033      	beq.n	e7f4 <get_drive+0x7c>
    e78c:	d816      	bhi.n	e7bc <get_drive+0x44>
    e78e:	2806      	cmp	r0, #6
    e790:	d02c      	beq.n	e7ec <get_drive+0x74>
    e792:	d906      	bls.n	e7a2 <get_drive+0x2a>
    e794:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    e798:	d10d      	bne.n	e7b6 <get_drive+0x3e>
		*drive = NRF_GPIO_PIN_H0S1;
    e79a:	2301      	movs	r3, #1
    e79c:	700b      	strb	r3, [r1, #0]
	int err = 0;
    e79e:	2000      	movs	r0, #0
		break;
    e7a0:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    e7a2:	b300      	cbz	r0, e7e6 <get_drive+0x6e>
    e7a4:	2802      	cmp	r0, #2
    e7a6:	d103      	bne.n	e7b0 <get_drive+0x38>
		*drive = NRF_GPIO_PIN_D0S1;
    e7a8:	2304      	movs	r3, #4
    e7aa:	700b      	strb	r3, [r1, #0]
	int err = 0;
    e7ac:	2000      	movs	r0, #0
		break;
    e7ae:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    e7b0:	f06f 0015 	mvn.w	r0, #21
    e7b4:	4770      	bx	lr
    e7b6:	f06f 0015 	mvn.w	r0, #21
    e7ba:	4770      	bx	lr
    e7bc:	f240 4302 	movw	r3, #1026	; 0x402
    e7c0:	4298      	cmp	r0, r3
    e7c2:	d01b      	beq.n	e7fc <get_drive+0x84>
    e7c4:	f5b0 6fc0 	cmp.w	r0, #1536	; 0x600
    e7c8:	d103      	bne.n	e7d2 <get_drive+0x5a>
		*drive = NRF_GPIO_PIN_H0H1;
    e7ca:	2303      	movs	r3, #3
    e7cc:	700b      	strb	r3, [r1, #0]
	int err = 0;
    e7ce:	2000      	movs	r0, #0
		break;
    e7d0:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    e7d2:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
    e7d6:	d103      	bne.n	e7e0 <get_drive+0x68>
		*drive = NRF_GPIO_PIN_S0H1;
    e7d8:	2302      	movs	r3, #2
    e7da:	700b      	strb	r3, [r1, #0]
	int err = 0;
    e7dc:	2000      	movs	r0, #0
		break;
    e7de:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    e7e0:	f06f 0015 	mvn.w	r0, #21
    e7e4:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0S1;
    e7e6:	2000      	movs	r0, #0
    e7e8:	7008      	strb	r0, [r1, #0]
		break;
    e7ea:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0D1;
    e7ec:	2306      	movs	r3, #6
    e7ee:	700b      	strb	r3, [r1, #0]
	int err = 0;
    e7f0:	2000      	movs	r0, #0
		break;
    e7f2:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_H0D1;
    e7f4:	2307      	movs	r3, #7
    e7f6:	700b      	strb	r3, [r1, #0]
	int err = 0;
    e7f8:	2000      	movs	r0, #0
		break;
    e7fa:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_D0H1;
    e7fc:	2305      	movs	r3, #5
    e7fe:	700b      	strb	r3, [r1, #0]
	int err = 0;
    e800:	2000      	movs	r0, #0
}
    e802:	4770      	bx	lr

0000e804 <get_pull>:
	if (flags & GPIO_PULL_UP) {
    e804:	f010 0f10 	tst.w	r0, #16
    e808:	d104      	bne.n	e814 <get_pull+0x10>
	} else if (flags & GPIO_PULL_DOWN) {
    e80a:	f010 0f20 	tst.w	r0, #32
    e80e:	d103      	bne.n	e818 <get_pull+0x14>
	return NRF_GPIO_PIN_NOPULL;
    e810:	2000      	movs	r0, #0
    e812:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLUP;
    e814:	2003      	movs	r0, #3
    e816:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLDOWN;
    e818:	2001      	movs	r0, #1
}
    e81a:	4770      	bx	lr

0000e81c <gpio_nrfx_port_get_raw>:
	return port->config;
    e81c:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    e81e:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    e820:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    e824:	600b      	str	r3, [r1, #0]
}
    e826:	2000      	movs	r0, #0
    e828:	4770      	bx	lr

0000e82a <gpio_nrfx_port_set_masked_raw>:
	return port->config;
    e82a:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    e82c:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    e82e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    e832:	4042      	eors	r2, r0
    e834:	400a      	ands	r2, r1
    e836:	4042      	eors	r2, r0
    p_reg->OUT = value;
    e838:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    e83c:	2000      	movs	r0, #0
    e83e:	4770      	bx	lr

0000e840 <gpio_nrfx_port_set_bits_raw>:
	return port->config;
    e840:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    e842:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
    e844:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
}
    e848:	2000      	movs	r0, #0
    e84a:	4770      	bx	lr

0000e84c <gpio_nrfx_port_clear_bits_raw>:
	return port->config;
    e84c:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    e84e:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
    e850:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
}
    e854:	2000      	movs	r0, #0
    e856:	4770      	bx	lr

0000e858 <gpio_nrfx_port_toggle_bits>:
	return port->config;
    e858:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    e85a:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    e85c:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    e860:	404b      	eors	r3, r1
    p_reg->OUT = value;
    e862:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    e866:	2000      	movs	r0, #0
    e868:	4770      	bx	lr

0000e86a <get_trigger>:
	if (mode == GPIO_INT_MODE_LEVEL) {
    e86a:	f5b0 0f80 	cmp.w	r0, #4194304	; 0x400000
    e86e:	d007      	beq.n	e880 <get_trigger+0x16>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    e870:	f1b1 6fc0 	cmp.w	r1, #100663296	; 0x6000000
    e874:	d00d      	beq.n	e892 <get_trigger+0x28>
    e876:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
    e87a:	d008      	beq.n	e88e <get_trigger+0x24>
    e87c:	2001      	movs	r0, #1
}
    e87e:	4770      	bx	lr
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    e880:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
    e884:	d001      	beq.n	e88a <get_trigger+0x20>
    e886:	2005      	movs	r0, #5
    e888:	4770      	bx	lr
    e88a:	2004      	movs	r0, #4
    e88c:	4770      	bx	lr
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    e88e:	2002      	movs	r0, #2
    e890:	4770      	bx	lr
    e892:	2003      	movs	r0, #3
    e894:	4770      	bx	lr

0000e896 <endtx_isr>:
	const struct uarte_nrfx_config *config = dev->config;
    e896:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    e898:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
    e89a:	f04f 0120 	mov.w	r1, #32
    e89e:	f3ef 8211 	mrs	r2, BASEPRI
    e8a2:	f381 8812 	msr	BASEPRI_MAX, r1
    e8a6:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    e8aa:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    e8ae:	b131      	cbz	r1, e8be <endtx_isr+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    e8b0:	2100      	movs	r1, #0
    e8b2:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    e8b6:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    e8ba:	2101      	movs	r1, #1
    e8bc:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    e8be:	f382 8811 	msr	BASEPRI, r2
    e8c2:	f3bf 8f6f 	isb	sy
}
    e8c6:	4770      	bx	lr

0000e8c8 <uarte_nrfx_isr_int>:
{
    e8c8:	b538      	push	{r3, r4, r5, lr}
	const struct uarte_nrfx_config *config = dev->config;
    e8ca:	6845      	ldr	r5, [r0, #4]
	return config->uarte_regs;
    e8cc:	682c      	ldr	r4, [r5, #0]
    return p_reg->INTENSET & mask;
    e8ce:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    e8d2:	f413 7f80 	tst.w	r3, #256	; 0x100
    e8d6:	d002      	beq.n	e8de <uarte_nrfx_isr_int+0x16>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    e8d8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
    e8dc:	b9d3      	cbnz	r3, e914 <uarte_nrfx_isr_int+0x4c>
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    e8de:	686b      	ldr	r3, [r5, #4]
    e8e0:	f013 0f10 	tst.w	r3, #16
    e8e4:	d015      	beq.n	e912 <uarte_nrfx_isr_int+0x4a>
	__asm__ volatile(
    e8e6:	f04f 0220 	mov.w	r2, #32
    e8ea:	f3ef 8311 	mrs	r3, BASEPRI
    e8ee:	f382 8812 	msr	BASEPRI_MAX, r2
    e8f2:	f3bf 8f6f 	isb	sy
    e8f6:	f8d4 2158 	ldr.w	r2, [r4, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    e8fa:	b112      	cbz	r2, e902 <uarte_nrfx_isr_int+0x3a>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    e8fc:	2200      	movs	r2, #0
    e8fe:	f8c4 2500 	str.w	r2, [r4, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    e902:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    e906:	f8c4 2308 	str.w	r2, [r4, #776]	; 0x308
	__asm__ volatile(
    e90a:	f383 8811 	msr	BASEPRI, r3
    e90e:	f3bf 8f6f 	isb	sy
}
    e912:	bd38      	pop	{r3, r4, r5, pc}
		endtx_isr(dev);
    e914:	f7ff ffbf 	bl	e896 <endtx_isr>
    e918:	e7e1      	b.n	e8de <uarte_nrfx_isr_int+0x16>

0000e91a <uarte_nrfx_configure>:
{
    e91a:	b570      	push	{r4, r5, r6, lr}
    e91c:	b082      	sub	sp, #8
    e91e:	4606      	mov	r6, r0
    e920:	460c      	mov	r4, r1
	struct uarte_nrfx_data *data = dev->data;
    e922:	6905      	ldr	r5, [r0, #16]
	switch (cfg->stop_bits) {
    e924:	794b      	ldrb	r3, [r1, #5]
    e926:	2b01      	cmp	r3, #1
    e928:	d006      	beq.n	e938 <uarte_nrfx_configure+0x1e>
    e92a:	2b03      	cmp	r3, #3
    e92c:	d011      	beq.n	e952 <uarte_nrfx_configure+0x38>
    e92e:	f06f 0385 	mvn.w	r3, #133	; 0x85
}
    e932:	4618      	mov	r0, r3
    e934:	b002      	add	sp, #8
    e936:	bd70      	pop	{r4, r5, r6, pc}
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
    e938:	2300      	movs	r3, #0
    e93a:	f88d 3006 	strb.w	r3, [sp, #6]
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    e93e:	79a3      	ldrb	r3, [r4, #6]
    e940:	2b03      	cmp	r3, #3
    e942:	d137      	bne.n	e9b4 <uarte_nrfx_configure+0x9a>
	switch (cfg->flow_ctrl) {
    e944:	79e3      	ldrb	r3, [r4, #7]
    e946:	b143      	cbz	r3, e95a <uarte_nrfx_configure+0x40>
    e948:	2b01      	cmp	r3, #1
    e94a:	d010      	beq.n	e96e <uarte_nrfx_configure+0x54>
    e94c:	f06f 0385 	mvn.w	r3, #133	; 0x85
    e950:	e7ef      	b.n	e932 <uarte_nrfx_configure+0x18>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    e952:	2310      	movs	r3, #16
    e954:	f88d 3006 	strb.w	r3, [sp, #6]
		break;
    e958:	e7f1      	b.n	e93e <uarte_nrfx_configure+0x24>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
    e95a:	2300      	movs	r3, #0
    e95c:	f88d 3004 	strb.w	r3, [sp, #4]
	switch (cfg->parity) {
    e960:	7923      	ldrb	r3, [r4, #4]
    e962:	b143      	cbz	r3, e976 <uarte_nrfx_configure+0x5c>
    e964:	2b02      	cmp	r3, #2
    e966:	d021      	beq.n	e9ac <uarte_nrfx_configure+0x92>
    e968:	f06f 0385 	mvn.w	r3, #133	; 0x85
    e96c:	e7e1      	b.n	e932 <uarte_nrfx_configure+0x18>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_ENABLED;
    e96e:	2301      	movs	r3, #1
    e970:	f88d 3004 	strb.w	r3, [sp, #4]
		break;
    e974:	e7f4      	b.n	e960 <uarte_nrfx_configure+0x46>
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
    e976:	2300      	movs	r3, #0
    e978:	f88d 3005 	strb.w	r3, [sp, #5]
	if (baudrate_set(dev, cfg->baudrate) != 0) {
    e97c:	6821      	ldr	r1, [r4, #0]
    e97e:	4630      	mov	r0, r6
    e980:	f7f8 fba2 	bl	70c8 <baudrate_set>
    e984:	4603      	mov	r3, r0
    e986:	b9c0      	cbnz	r0, e9ba <uarte_nrfx_configure+0xa0>
	const struct uarte_nrfx_config *config = dev->config;
    e988:	6872      	ldr	r2, [r6, #4]
	return config->uarte_regs;
    e98a:	6810      	ldr	r0, [r2, #0]
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    e98c:	f89d 1005 	ldrb.w	r1, [sp, #5]
                    | (uint32_t)p_cfg->stop
    e990:	f89d 6006 	ldrb.w	r6, [sp, #6]
                    | (uint32_t)p_cfg->hwfc;
    e994:	f89d 2004 	ldrb.w	r2, [sp, #4]
    e998:	4331      	orrs	r1, r6
    e99a:	430a      	orrs	r2, r1
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    e99c:	f8c0 256c 	str.w	r2, [r0, #1388]	; 0x56c
	data->uart_config = *cfg;
    e9a0:	3504      	adds	r5, #4
    e9a2:	e894 0003 	ldmia.w	r4, {r0, r1}
    e9a6:	e885 0003 	stmia.w	r5, {r0, r1}
	return 0;
    e9aa:	e7c2      	b.n	e932 <uarte_nrfx_configure+0x18>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    e9ac:	230e      	movs	r3, #14
    e9ae:	f88d 3005 	strb.w	r3, [sp, #5]
		break;
    e9b2:	e7e3      	b.n	e97c <uarte_nrfx_configure+0x62>
		return -ENOTSUP;
    e9b4:	f06f 0385 	mvn.w	r3, #133	; 0x85
    e9b8:	e7bb      	b.n	e932 <uarte_nrfx_configure+0x18>
		return -ENOTSUP;
    e9ba:	f06f 0385 	mvn.w	r3, #133	; 0x85
    e9be:	e7b8      	b.n	e932 <uarte_nrfx_configure+0x18>

0000e9c0 <uarte_nrfx_config_get>:
{
    e9c0:	460a      	mov	r2, r1
	struct uarte_nrfx_data *data = dev->data;
    e9c2:	6903      	ldr	r3, [r0, #16]
	*cfg = data->uart_config;
    e9c4:	3304      	adds	r3, #4
    e9c6:	e893 0003 	ldmia.w	r3, {r0, r1}
    e9ca:	e882 0003 	stmia.w	r2, {r0, r1}
}
    e9ce:	2000      	movs	r0, #0
    e9d0:	4770      	bx	lr

0000e9d2 <uarte_nrfx_err_check>:
	const struct uarte_nrfx_config *config = dev->config;
    e9d2:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    e9d4:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    e9d6:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    e9da:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    e9de:	4770      	bx	lr

0000e9e0 <is_tx_ready>:
	const struct uarte_nrfx_config *config = dev->config;
    e9e0:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    e9e2:	681a      	ldr	r2, [r3, #0]
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    e9e4:	685b      	ldr	r3, [r3, #4]
    e9e6:	f003 0302 	and.w	r3, r3, #2
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    e9ea:	f8d2 1158 	ldr.w	r1, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    e9ee:	b929      	cbnz	r1, e9fc <is_tx_ready+0x1c>
    e9f0:	b933      	cbnz	r3, ea00 <is_tx_ready+0x20>
    e9f2:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
    e9f6:	b92b      	cbnz	r3, ea04 <is_tx_ready+0x24>
    e9f8:	2000      	movs	r0, #0
    e9fa:	4770      	bx	lr
    e9fc:	2001      	movs	r0, #1
    e9fe:	4770      	bx	lr
    ea00:	2000      	movs	r0, #0
    ea02:	4770      	bx	lr
    ea04:	2001      	movs	r0, #1
}
    ea06:	4770      	bx	lr

0000ea08 <uarte_enable>:
	const struct uarte_nrfx_config *config = dev->config;
    ea08:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ea0a:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    ea0c:	2208      	movs	r2, #8
    ea0e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
    ea12:	4770      	bx	lr

0000ea14 <tx_start>:
{
    ea14:	b510      	push	{r4, lr}
	const struct uarte_nrfx_config *config = dev->config;
    ea16:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ea18:	681c      	ldr	r4, [r3, #0]

NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    ea1a:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    ea1e:	f8c4 2548 	str.w	r2, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    ea22:	2200      	movs	r2, #0
    ea24:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
    ea28:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
    ea2c:	f8c4 2158 	str.w	r2, [r4, #344]	; 0x158
    ea30:	f8d4 2158 	ldr.w	r2, [r4, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    ea34:	685b      	ldr	r3, [r3, #4]
    ea36:	f013 0f10 	tst.w	r3, #16
    ea3a:	d102      	bne.n	ea42 <tx_start+0x2e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    ea3c:	2301      	movs	r3, #1
    ea3e:	60a3      	str	r3, [r4, #8]
}
    ea40:	bd10      	pop	{r4, pc}
		uarte_enable(dev, UARTE_LOW_POWER_TX);
    ea42:	2101      	movs	r1, #1
    ea44:	f7ff ffe0 	bl	ea08 <uarte_enable>
    p_reg->INTENSET = mask;
    ea48:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    ea4c:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
    ea50:	e7f4      	b.n	ea3c <tx_start+0x28>

0000ea52 <uarte_nrfx_poll_in>:
{
    ea52:	b410      	push	{r4}
	const struct uarte_nrfx_data *data = dev->data;
    ea54:	6904      	ldr	r4, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
    ea56:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    ea58:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    ea5a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    ea5e:	b152      	cbz	r2, ea76 <uarte_nrfx_poll_in+0x24>
	*c = data->rx_data;
    ea60:	7c62      	ldrb	r2, [r4, #17]
    ea62:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    ea64:	2000      	movs	r0, #0
    ea66:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    ea6a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    ea6e:	2201      	movs	r2, #1
    ea70:	601a      	str	r2, [r3, #0]
}
    ea72:	bc10      	pop	{r4}
    ea74:	4770      	bx	lr
		return -1;
    ea76:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    ea7a:	e7fa      	b.n	ea72 <uarte_nrfx_poll_in+0x20>

0000ea7c <wait_tx_ready>:
{
    ea7c:	b570      	push	{r4, r5, r6, lr}
    ea7e:	4606      	mov	r6, r0
    ea80:	e014      	b.n	eaac <wait_tx_ready+0x30>
		if (res) {
    ea82:	b17d      	cbz	r5, eaa4 <wait_tx_ready+0x28>
	__asm__ volatile(
    ea84:	f04f 0320 	mov.w	r3, #32
    ea88:	f3ef 8411 	mrs	r4, BASEPRI
    ea8c:	f383 8812 	msr	BASEPRI_MAX, r3
    ea90:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    ea94:	4630      	mov	r0, r6
    ea96:	f7ff ffa3 	bl	e9e0 <is_tx_ready>
    ea9a:	b9a0      	cbnz	r0, eac6 <wait_tx_ready+0x4a>
	__asm__ volatile(
    ea9c:	f384 8811 	msr	BASEPRI, r4
    eaa0:	f3bf 8f6f 	isb	sy
	return z_impl_k_sleep(timeout);
    eaa4:	2021      	movs	r0, #33	; 0x21
    eaa6:	2100      	movs	r1, #0
    eaa8:	f7fd f82e 	bl	bb08 <z_impl_k_sleep>
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    eaac:	2464      	movs	r4, #100	; 0x64
    eaae:	4630      	mov	r0, r6
    eab0:	f7ff ff96 	bl	e9e0 <is_tx_ready>
    eab4:	4605      	mov	r5, r0
    eab6:	2800      	cmp	r0, #0
    eab8:	d1e3      	bne.n	ea82 <wait_tx_ready+0x6>
    eaba:	2001      	movs	r0, #1
    eabc:	f000 f9c1 	bl	ee42 <nrfx_busy_wait>
    eac0:	3c01      	subs	r4, #1
    eac2:	d1f4      	bne.n	eaae <wait_tx_ready+0x32>
    eac4:	e7dd      	b.n	ea82 <wait_tx_ready+0x6>
}
    eac6:	4620      	mov	r0, r4
    eac8:	bd70      	pop	{r4, r5, r6, pc}

0000eaca <z_log_msg2_runtime_create>:
{
    eaca:	b510      	push	{r4, lr}
    eacc:	b086      	sub	sp, #24
	va_start(ap, fmt);
    eace:	ac0b      	add	r4, sp, #44	; 0x2c
    ead0:	9405      	str	r4, [sp, #20]
    ead2:	9403      	str	r4, [sp, #12]
    ead4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    ead6:	9402      	str	r4, [sp, #8]
    ead8:	9c09      	ldr	r4, [sp, #36]	; 0x24
    eada:	9401      	str	r4, [sp, #4]
    eadc:	9c08      	ldr	r4, [sp, #32]
    eade:	9400      	str	r4, [sp, #0]
    eae0:	f7f6 fa0a 	bl	4ef8 <z_impl_z_log_msg2_runtime_vcreate>
}
    eae4:	b006      	add	sp, #24
    eae6:	bd10      	pop	{r4, pc}

0000eae8 <uarte_instance_init>:

static int uarte_instance_init(const struct device *dev,
			       uint8_t interrupts_active)
{
    eae8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    eaec:	b083      	sub	sp, #12
    eaee:	4605      	mov	r5, r0
	const struct uarte_nrfx_config *config = dev->config;
    eaf0:	6847      	ldr	r7, [r0, #4]
	return config->uarte_regs;
    eaf2:	683e      	ldr	r6, [r7, #0]
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
    eaf4:	f8d0 8010 	ldr.w	r8, [r0, #16]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    eaf8:	2100      	movs	r1, #0
    eafa:	f8c6 1500 	str.w	r1, [r6, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = dev->config;

	nrf_uarte_disable(uarte);

	data->dev = dev;
    eafe:	f8c8 0000 	str.w	r0, [r8]

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
    eb02:	f8d7 900c 	ldr.w	r9, [r7, #12]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    eb06:	aa01      	add	r2, sp, #4
    eb08:	4648      	mov	r0, r9
    eb0a:	f000 f8e6 	bl	ecda <pinctrl_lookup_state>
	if (ret < 0) {
    eb0e:	1e04      	subs	r4, r0, #0
    eb10:	db07      	blt.n	eb22 <uarte_instance_init+0x3a>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    eb12:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    eb14:	f8d9 2000 	ldr.w	r2, [r9]
    eb18:	7919      	ldrb	r1, [r3, #4]
    eb1a:	6818      	ldr	r0, [r3, #0]
    eb1c:	f7f8 fe96 	bl	784c <pinctrl_configure_pins>
    eb20:	4604      	mov	r4, r0
	if (err < 0) {
    eb22:	2c00      	cmp	r4, #0
    eb24:	db35      	blt.n	eb92 <uarte_instance_init+0xaa>
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
    eb26:	f108 0104 	add.w	r1, r8, #4
    eb2a:	4628      	mov	r0, r5
    eb2c:	f7ff fef5 	bl	e91a <uarte_nrfx_configure>
	if (err) {
    eb30:	4604      	mov	r4, r0
    eb32:	bb70      	cbnz	r0, eb92 <uarte_instance_init+0xaa>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    eb34:	687b      	ldr	r3, [r7, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    eb36:	f013 0f02 	tst.w	r3, #2
    eb3a:	d12e      	bne.n	eb9a <uarte_instance_init+0xb2>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    eb3c:	2308      	movs	r3, #8
    eb3e:	f8c6 3500 	str.w	r3, [r6, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    eb42:	7a3b      	ldrb	r3, [r7, #8]
    eb44:	b95b      	cbnz	r3, eb5e <uarte_instance_init+0x76>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    eb46:	f8c6 3110 	str.w	r3, [r6, #272]	; 0x110
    eb4a:	f8d6 3110 	ldr.w	r3, [r6, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    eb4e:	f108 0311 	add.w	r3, r8, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    eb52:	f8c6 3534 	str.w	r3, [r6, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    eb56:	2301      	movs	r3, #1
    eb58:	f8c6 3538 	str.w	r3, [r6, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    eb5c:	6033      	str	r3, [r6, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    eb5e:	687b      	ldr	r3, [r7, #4]
    eb60:	f013 0f02 	tst.w	r3, #2
    eb64:	d103      	bne.n	eb6e <uarte_instance_init+0x86>
    p_reg->INTENSET = mask;
    eb66:	f44f 7380 	mov.w	r3, #256	; 0x100
    eb6a:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    eb6e:	687b      	ldr	r3, [r7, #4]
    eb70:	f013 0f10 	tst.w	r3, #16
    eb74:	d003      	beq.n	eb7e <uarte_instance_init+0x96>
    eb76:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    eb7a:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    eb7e:	f108 0310 	add.w	r3, r8, #16
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    eb82:	f8c6 3544 	str.w	r3, [r6, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    eb86:	2300      	movs	r3, #0
    eb88:	f8c6 3548 	str.w	r3, [r6, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    eb8c:	2301      	movs	r3, #1
    eb8e:	60b3      	str	r3, [r6, #8]
    eb90:	60f3      	str	r3, [r6, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    eb92:	4620      	mov	r0, r4
    eb94:	b003      	add	sp, #12
    eb96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		err = endtx_stoptx_ppi_init(uarte, data);
    eb9a:	4641      	mov	r1, r8
    eb9c:	4630      	mov	r0, r6
    eb9e:	f7f8 fb73 	bl	7288 <endtx_stoptx_ppi_init>
		if (err < 0) {
    eba2:	2800      	cmp	r0, #0
    eba4:	daca      	bge.n	eb3c <uarte_instance_init+0x54>
			return err;
    eba6:	4604      	mov	r4, r0
    eba8:	e7f3      	b.n	eb92 <uarte_instance_init+0xaa>

0000ebaa <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    ebaa:	b510      	push	{r4, lr}
    ebac:	4604      	mov	r4, r0
    ebae:	2200      	movs	r2, #0
    ebb0:	2101      	movs	r1, #1
    ebb2:	2002      	movs	r0, #2
    ebb4:	f7f6 fe2e 	bl	5814 <z_arm_irq_priority_set>
    ebb8:	2002      	movs	r0, #2
    ebba:	f7f6 fe0f 	bl	57dc <arch_irq_enable>
    ebbe:	2100      	movs	r1, #0
    ebc0:	4620      	mov	r0, r4
    ebc2:	f7ff ff91 	bl	eae8 <uarte_instance_init>
    ebc6:	bd10      	pop	{r4, pc}

0000ebc8 <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    ebc8:	b510      	push	{r4, lr}
    ebca:	4604      	mov	r4, r0
    ebcc:	2200      	movs	r2, #0
    ebce:	2101      	movs	r1, #1
    ebd0:	2028      	movs	r0, #40	; 0x28
    ebd2:	f7f6 fe1f 	bl	5814 <z_arm_irq_priority_set>
    ebd6:	2028      	movs	r0, #40	; 0x28
    ebd8:	f7f6 fe00 	bl	57dc <arch_irq_enable>
    ebdc:	2100      	movs	r1, #0
    ebde:	4620      	mov	r0, r4
    ebe0:	f7ff ff82 	bl	eae8 <uarte_instance_init>
    ebe4:	bd10      	pop	{r4, pc}

0000ebe6 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    ebe6:	4770      	bx	lr

0000ebe8 <counter_sub>:
	return (a - b) & COUNTER_MAX;
    ebe8:	1a40      	subs	r0, r0, r1
}
    ebea:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    ebee:	4770      	bx	lr

0000ebf0 <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    ebf0:	f100 0350 	add.w	r3, r0, #80	; 0x50
    ebf4:	009b      	lsls	r3, r3, #2
    ebf6:	b29b      	uxth	r3, r3
    ebf8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    ebfc:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    ec00:	2200      	movs	r2, #0
    ec02:	601a      	str	r2, [r3, #0]
    ec04:	681b      	ldr	r3, [r3, #0]
}
    ec06:	4770      	bx	lr

0000ec08 <absolute_time_to_cc>:
}
    ec08:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    ec0c:	4770      	bx	lr

0000ec0e <full_int_lock>:
	__asm__ volatile(
    ec0e:	f04f 0320 	mov.w	r3, #32
    ec12:	f3ef 8011 	mrs	r0, BASEPRI
    ec16:	f383 8812 	msr	BASEPRI_MAX, r3
    ec1a:	f3bf 8f6f 	isb	sy
}
    ec1e:	4770      	bx	lr

0000ec20 <full_int_unlock>:
	__asm__ volatile(
    ec20:	f380 8811 	msr	BASEPRI, r0
    ec24:	f3bf 8f6f 	isb	sy
}
    ec28:	4770      	bx	lr

0000ec2a <set_absolute_alarm>:
{
    ec2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ec2c:	4606      	mov	r6, r0
	uint32_t cc_val = abs_val & COUNTER_MAX;
    ec2e:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
	uint32_t prev_cc = get_comparator(chan);
    ec32:	f7f8 fb67 	bl	7304 <get_comparator>
    ec36:	4607      	mov	r7, r0
    ec38:	e019      	b.n	ec6e <set_absolute_alarm+0x44>
	z_impl_k_busy_wait(usec_to_wait);
    ec3a:	2013      	movs	r0, #19
    ec3c:	f000 fa33 	bl	f0a6 <z_impl_k_busy_wait>
}
    ec40:	e022      	b.n	ec88 <set_absolute_alarm+0x5e>
		event_clear(chan);
    ec42:	4630      	mov	r0, r6
    ec44:	f7ff ffd4 	bl	ebf0 <event_clear>
		event_enable(chan);
    ec48:	4630      	mov	r0, r6
    ec4a:	f7f8 fb63 	bl	7314 <event_enable>
		set_comparator(chan, cc_val);
    ec4e:	4629      	mov	r1, r5
    ec50:	4630      	mov	r0, r6
    ec52:	f7f8 fb4d 	bl	72f0 <set_comparator>
		now2 = counter();
    ec56:	f7f8 fb71 	bl	733c <counter>
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    ec5a:	4284      	cmp	r4, r0
    ec5c:	d01e      	beq.n	ec9c <set_absolute_alarm+0x72>
    ec5e:	1c81      	adds	r1, r0, #2
    ec60:	4628      	mov	r0, r5
    ec62:	f7ff ffc1 	bl	ebe8 <counter_sub>
	} while ((now2 != now) &&
    ec66:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    ec6a:	d917      	bls.n	ec9c <set_absolute_alarm+0x72>
		prev_cc = cc_val;
    ec6c:	462f      	mov	r7, r5
		now = counter();
    ec6e:	f7f8 fb65 	bl	733c <counter>
    ec72:	4604      	mov	r4, r0
		set_comparator(chan, now);
    ec74:	4601      	mov	r1, r0
    ec76:	4630      	mov	r0, r6
    ec78:	f7f8 fb3a 	bl	72f0 <set_comparator>
		if (counter_sub(prev_cc, now) == 1) {
    ec7c:	4621      	mov	r1, r4
    ec7e:	4638      	mov	r0, r7
    ec80:	f7ff ffb2 	bl	ebe8 <counter_sub>
    ec84:	2801      	cmp	r0, #1
    ec86:	d0d8      	beq.n	ec3a <set_absolute_alarm+0x10>
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    ec88:	1ca7      	adds	r7, r4, #2
    ec8a:	4639      	mov	r1, r7
    ec8c:	4628      	mov	r0, r5
    ec8e:	f7ff ffab 	bl	ebe8 <counter_sub>
    ec92:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    ec96:	d9d4      	bls.n	ec42 <set_absolute_alarm+0x18>
			cc_val = now + 2;
    ec98:	463d      	mov	r5, r7
    ec9a:	e7d2      	b.n	ec42 <set_absolute_alarm+0x18>
}
    ec9c:	4628      	mov	r0, r5
    ec9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000eca0 <compare_set>:
{
    eca0:	b5f0      	push	{r4, r5, r6, r7, lr}
    eca2:	b083      	sub	sp, #12
    eca4:	4604      	mov	r4, r0
    eca6:	4617      	mov	r7, r2
    eca8:	461d      	mov	r5, r3
	key = compare_int_lock(chan);
    ecaa:	f7f8 fb4d 	bl	7348 <compare_int_lock>
    ecae:	4606      	mov	r6, r0
	int ret = compare_set_nolocks(chan, target_time, handler, user_data);
    ecb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    ecb2:	9301      	str	r3, [sp, #4]
    ecb4:	9b08      	ldr	r3, [sp, #32]
    ecb6:	9300      	str	r3, [sp, #0]
    ecb8:	463a      	mov	r2, r7
    ecba:	462b      	mov	r3, r5
    ecbc:	4620      	mov	r0, r4
    ecbe:	f7f8 fc33 	bl	7528 <compare_set_nolocks>
    ecc2:	4605      	mov	r5, r0
	compare_int_unlock(chan, key);
    ecc4:	4631      	mov	r1, r6
    ecc6:	4620      	mov	r0, r4
    ecc8:	f7f8 fba2 	bl	7410 <compare_int_unlock>
}
    eccc:	4628      	mov	r0, r5
    ecce:	b003      	add	sp, #12
    ecd0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000ecd2 <sys_clock_cycle_get_32>:
{
    ecd2:	b508      	push	{r3, lr}
	return (uint32_t)z_nrf_rtc_timer_read();
    ecd4:	f7f8 fc08 	bl	74e8 <z_nrf_rtc_timer_read>
}
    ecd8:	bd08      	pop	{r3, pc}

0000ecda <pinctrl_lookup_state>:

#include <drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    ecda:	b410      	push	{r4}
	*state = &config->states[0];
    ecdc:	6843      	ldr	r3, [r0, #4]
    ecde:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    ece0:	e001      	b.n	ece6 <pinctrl_lookup_state+0xc>
		if (id == (*state)->id) {
			return 0;
		}

		(*state)++;
    ece2:	3408      	adds	r4, #8
    ece4:	6014      	str	r4, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    ece6:	6814      	ldr	r4, [r2, #0]
    ece8:	7a03      	ldrb	r3, [r0, #8]
    ecea:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
    ecee:	3b01      	subs	r3, #1
    ecf0:	f8d0 c004 	ldr.w	ip, [r0, #4]
    ecf4:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
    ecf8:	429c      	cmp	r4, r3
    ecfa:	d804      	bhi.n	ed06 <pinctrl_lookup_state+0x2c>
		if (id == (*state)->id) {
    ecfc:	7963      	ldrb	r3, [r4, #5]
    ecfe:	428b      	cmp	r3, r1
    ed00:	d1ef      	bne.n	ece2 <pinctrl_lookup_state+0x8>
			return 0;
    ed02:	2000      	movs	r0, #0
    ed04:	e001      	b.n	ed0a <pinctrl_lookup_state+0x30>
	}

	return -ENOENT;
    ed06:	f06f 0001 	mvn.w	r0, #1
}
    ed0a:	bc10      	pop	{r4}
    ed0c:	4770      	bx	lr

0000ed0e <z_log_msg2_runtime_create>:
{
    ed0e:	b510      	push	{r4, lr}
    ed10:	b086      	sub	sp, #24
	va_start(ap, fmt);
    ed12:	ac0b      	add	r4, sp, #44	; 0x2c
    ed14:	9405      	str	r4, [sp, #20]
    ed16:	9403      	str	r4, [sp, #12]
    ed18:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    ed1a:	9402      	str	r4, [sp, #8]
    ed1c:	9c09      	ldr	r4, [sp, #36]	; 0x24
    ed1e:	9401      	str	r4, [sp, #4]
    ed20:	9c08      	ldr	r4, [sp, #32]
    ed22:	9400      	str	r4, [sp, #0]
    ed24:	f7f6 f8e8 	bl	4ef8 <z_impl_z_log_msg2_runtime_vcreate>
}
    ed28:	b006      	add	sp, #24
    ed2a:	bd10      	pop	{r4, pc}

0000ed2c <hw_cc3xx_init_internal>:
#include <nrf_cc3xx_platform.h>

#if CONFIG_HW_CC3XX

static int hw_cc3xx_init_internal(const struct device *dev)
{
    ed2c:	b508      	push	{r3, lr}

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    ed2e:	f7fe ff99 	bl	dc64 <nrf_cc3xx_platform_init_no_rng>
#endif

	return res;
}
    ed32:	bd08      	pop	{r3, pc}

0000ed34 <hw_cc3xx_init>:

static int hw_cc3xx_init(const struct device *dev)
{
    ed34:	b510      	push	{r4, lr}
    ed36:	4604      	mov	r4, r0
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    ed38:	f7f6 fc12 	bl	5560 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    ed3c:	f7f6 fcd2 	bl	56e4 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
    ed40:	4620      	mov	r0, r4
    ed42:	f7ff fff3 	bl	ed2c <hw_cc3xx_init_internal>
	return res;
}
    ed46:	bd10      	pop	{r4, pc}

0000ed48 <nrf52_errata_36>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    ed48:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    ed4c:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
            if (var1 == 0x08)
    ed50:	2b08      	cmp	r3, #8
    ed52:	d001      	beq.n	ed58 <nrf52_errata_36+0x10>
        return false;
    ed54:	2000      	movs	r0, #0
    ed56:	4770      	bx	lr
                        return true;
    ed58:	2001      	movs	r0, #1
}
    ed5a:	4770      	bx	lr

0000ed5c <nrf52_errata_66>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    ed5c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    ed60:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
            if (var1 == 0x08)
    ed64:	2b08      	cmp	r3, #8
    ed66:	d001      	beq.n	ed6c <nrf52_errata_66+0x10>
        return false;
    ed68:	2000      	movs	r0, #0
    ed6a:	4770      	bx	lr
                        return true;
    ed6c:	2001      	movs	r0, #1
}
    ed6e:	4770      	bx	lr

0000ed70 <nrf52_errata_98>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    ed70:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    ed74:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    ed78:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            if (var1 == 0x08)
    ed7c:	2a08      	cmp	r2, #8
    ed7e:	d001      	beq.n	ed84 <nrf52_errata_98+0x14>
        return false;
    ed80:	2000      	movs	r0, #0
    ed82:	4770      	bx	lr
                switch(var2)
    ed84:	2b00      	cmp	r3, #0
    ed86:	d804      	bhi.n	ed92 <nrf52_errata_98+0x22>
    ed88:	e8df f003 	tbb	[pc, r3]
    ed8c:	01          	.byte	0x01
    ed8d:	00          	.byte	0x00
    ed8e:	2001      	movs	r0, #1
    ed90:	4770      	bx	lr
                        return false;
    ed92:	2000      	movs	r0, #0
}
    ed94:	4770      	bx	lr

0000ed96 <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    ed96:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    ed9a:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    ed9e:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            if (var1 == 0x08)
    eda2:	2a08      	cmp	r2, #8
    eda4:	d001      	beq.n	edaa <nrf52_errata_103+0x14>
        return false;
    eda6:	2000      	movs	r0, #0
    eda8:	4770      	bx	lr
                switch(var2)
    edaa:	2b00      	cmp	r3, #0
    edac:	d804      	bhi.n	edb8 <nrf52_errata_103+0x22>
    edae:	e8df f003 	tbb	[pc, r3]
    edb2:	01          	.byte	0x01
    edb3:	00          	.byte	0x00
    edb4:	2001      	movs	r0, #1
    edb6:	4770      	bx	lr
                        return false;
    edb8:	2000      	movs	r0, #0
}
    edba:	4770      	bx	lr

0000edbc <nrf52_errata_115>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    edbc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    edc0:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    edc4:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            if (var1 == 0x08)
    edc8:	2a08      	cmp	r2, #8
    edca:	d001      	beq.n	edd0 <nrf52_errata_115+0x14>
        return false;
    edcc:	2000      	movs	r0, #0
    edce:	4770      	bx	lr
                switch(var2)
    edd0:	2b00      	cmp	r3, #0
    edd2:	d804      	bhi.n	edde <nrf52_errata_115+0x22>
    edd4:	e8df f003 	tbb	[pc, r3]
    edd8:	01          	.byte	0x01
    edd9:	00          	.byte	0x00
    edda:	2001      	movs	r0, #1
    eddc:	4770      	bx	lr
                        return false;
    edde:	2000      	movs	r0, #0
}
    ede0:	4770      	bx	lr

0000ede2 <nrf52_errata_120>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    ede2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    ede6:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    edea:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            if (var1 == 0x08)
    edee:	2a08      	cmp	r2, #8
    edf0:	d001      	beq.n	edf6 <nrf52_errata_120+0x14>
        return false;
    edf2:	2000      	movs	r0, #0
    edf4:	4770      	bx	lr
                switch(var2)
    edf6:	2b00      	cmp	r3, #0
    edf8:	d804      	bhi.n	ee04 <nrf52_errata_120+0x22>
    edfa:	e8df f003 	tbb	[pc, r3]
    edfe:	01          	.byte	0x01
    edff:	00          	.byte	0x00
    ee00:	2001      	movs	r0, #1
    ee02:	4770      	bx	lr
                        return false;
    ee04:	2000      	movs	r0, #0
}
    ee06:	4770      	bx	lr

0000ee08 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    ee08:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    ee0c:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
            if (var1 == 0x08)
    ee10:	2b08      	cmp	r3, #8
    ee12:	d001      	beq.n	ee18 <nrf52_errata_136+0x10>
        return false;
    ee14:	2000      	movs	r0, #0
    ee16:	4770      	bx	lr
                        return true;
    ee18:	2001      	movs	r0, #1
}
    ee1a:	4770      	bx	lr

0000ee1c <nrf52_configuration_249>:
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    ee1c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    ee20:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    ee24:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    ee28:	2a08      	cmp	r2, #8
    ee2a:	d001      	beq.n	ee30 <nrf52_configuration_249+0x14>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    ee2c:	2000      	movs	r0, #0
    ee2e:	4770      	bx	lr
                switch(var2)
    ee30:	2b04      	cmp	r3, #4
    ee32:	d801      	bhi.n	ee38 <nrf52_configuration_249+0x1c>
    ee34:	2000      	movs	r0, #0
    ee36:	4770      	bx	lr
                        return true;
    ee38:	2001      	movs	r0, #1
    #endif
}
    ee3a:	4770      	bx	lr

0000ee3c <nrfx_isr>:

#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
    ee3c:	b508      	push	{r3, lr}
	((nrfx_irq_handler_t)irq_handler)();
    ee3e:	4780      	blx	r0
}
    ee40:	bd08      	pop	{r3, pc}

0000ee42 <nrfx_busy_wait>:

void nrfx_busy_wait(uint32_t usec_to_wait)
{
    ee42:	b508      	push	{r3, lr}
	z_impl_k_busy_wait(usec_to_wait);
    ee44:	f000 f92f 	bl	f0a6 <z_impl_k_busy_wait>
	k_busy_wait(usec_to_wait);
}
    ee48:	bd08      	pop	{r3, pc}

0000ee4a <clock_initial_lfclksrc_get>:
}
    ee4a:	2000      	movs	r0, #0
    ee4c:	4770      	bx	lr

0000ee4e <clock_lfclksrc_tweak>:
{
    ee4e:	b538      	push	{r3, r4, r5, lr}
    ee50:	4604      	mov	r4, r0
    bool is_correct_clk = (*p_lfclksrc == NRFX_CLOCK_CONFIG_LF_SRC);
    ee52:	6803      	ldr	r3, [r0, #0]
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    ee54:	2b01      	cmp	r3, #1
    ee56:	d002      	beq.n	ee5e <clock_lfclksrc_tweak+0x10>
    ee58:	b933      	cbnz	r3, ee68 <clock_lfclksrc_tweak+0x1a>
    ee5a:	2301      	movs	r3, #1
    ee5c:	e000      	b.n	ee60 <clock_lfclksrc_tweak+0x12>
    ee5e:	2301      	movs	r3, #1
    if (!is_correct_clk)
    ee60:	461d      	mov	r5, r3
    ee62:	b11b      	cbz	r3, ee6c <clock_lfclksrc_tweak+0x1e>
}
    ee64:	4628      	mov	r0, r5
    ee66:	bd38      	pop	{r3, r4, r5, pc}
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    ee68:	2300      	movs	r3, #0
    ee6a:	e7f9      	b.n	ee60 <clock_lfclksrc_tweak+0x12>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    ee6c:	2000      	movs	r0, #0
    ee6e:	f7f9 fac5 	bl	83fc <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    ee72:	f7ff ffea 	bl	ee4a <clock_initial_lfclksrc_get>
    ee76:	6020      	str	r0, [r4, #0]
    ee78:	e7f4      	b.n	ee64 <clock_lfclksrc_tweak+0x16>

0000ee7a <pin_is_task_output>:
{
    ee7a:	b510      	push	{r4, lr}
    ee7c:	4604      	mov	r4, r0
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    ee7e:	f7f9 fc8f 	bl	87a0 <pin_is_output>
    ee82:	b128      	cbz	r0, ee90 <pin_is_task_output+0x16>
    ee84:	4620      	mov	r0, r4
    ee86:	f7f9 fc75 	bl	8774 <pin_in_use_by_te>
    ee8a:	b118      	cbz	r0, ee94 <pin_is_task_output+0x1a>
    ee8c:	2001      	movs	r0, #1
    ee8e:	e000      	b.n	ee92 <pin_is_task_output+0x18>
    ee90:	2000      	movs	r0, #0
}
    ee92:	bd10      	pop	{r4, pc}
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    ee94:	2000      	movs	r0, #0
    ee96:	e7fc      	b.n	ee92 <pin_is_task_output+0x18>

0000ee98 <pin_is_input>:
{
    ee98:	b508      	push	{r3, lr}
    return !pin_is_output(pin);
    ee9a:	f7f9 fc81 	bl	87a0 <pin_is_output>
    ee9e:	f080 0001 	eor.w	r0, r0, #1
}
    eea2:	b2c0      	uxtb	r0, r0
    eea4:	bd08      	pop	{r3, pc}

0000eea6 <gpiote_polarity_to_trigger>:
}
    eea6:	4770      	bx	lr

0000eea8 <gpiote_trigger_to_polarity>:
}
    eea8:	4770      	bx	lr

0000eeaa <is_level>:
}
    eeaa:	2803      	cmp	r0, #3
    eeac:	bf94      	ite	ls
    eeae:	2000      	movls	r0, #0
    eeb0:	2001      	movhi	r0, #1
    eeb2:	4770      	bx	lr

0000eeb4 <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
    eeb4:	b508      	push	{r3, lr}
  _DoInit();
    eeb6:	f7fa fc3d 	bl	9734 <_DoInit>
}
    eeba:	bd08      	pop	{r3, pc}

0000eebc <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    eebc:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    eebe:	f7ff fff9 	bl	eeb4 <SEGGER_RTT_Init>

	return 0;
}
    eec2:	2000      	movs	r0, #0
    eec4:	bd08      	pop	{r3, pc}

0000eec6 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    eec6:	b148      	cbz	r0, eedc <z_device_is_ready+0x16>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    eec8:	68c3      	ldr	r3, [r0, #12]
    eeca:	8818      	ldrh	r0, [r3, #0]
    eecc:	f3c0 0008 	ubfx	r0, r0, #0, #9
    eed0:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    eed4:	bf14      	ite	ne
    eed6:	2000      	movne	r0, #0
    eed8:	2001      	moveq	r0, #1
    eeda:	4770      	bx	lr
		return false;
    eedc:	2000      	movs	r0, #0
}
    eede:	4770      	bx	lr

0000eee0 <z_log_msg2_runtime_create>:
{
    eee0:	b510      	push	{r4, lr}
    eee2:	b086      	sub	sp, #24
	va_start(ap, fmt);
    eee4:	ac0b      	add	r4, sp, #44	; 0x2c
    eee6:	9405      	str	r4, [sp, #20]
    eee8:	9403      	str	r4, [sp, #12]
    eeea:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    eeec:	9402      	str	r4, [sp, #8]
    eeee:	9c09      	ldr	r4, [sp, #36]	; 0x24
    eef0:	9401      	str	r4, [sp, #4]
    eef2:	9c08      	ldr	r4, [sp, #32]
    eef4:	9400      	str	r4, [sp, #0]
    eef6:	f7f5 ffff 	bl	4ef8 <z_impl_z_log_msg2_runtime_vcreate>
}
    eefa:	b006      	add	sp, #24
    eefc:	bd10      	pop	{r4, pc}

0000eefe <z_early_memset>:
{
    eefe:	b508      	push	{r3, lr}
__ssp_bos_icheck3(memset, void *, int)
    ef00:	f000 f8f6 	bl	f0f0 <memset>
}
    ef04:	bd08      	pop	{r3, pc}

0000ef06 <z_early_memcpy>:
{
    ef06:	b508      	push	{r3, lr}
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    ef08:	f000 f8e4 	bl	f0d4 <memcpy>
}
    ef0c:	bd08      	pop	{r3, pc}

0000ef0e <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    ef0e:	6902      	ldr	r2, [r0, #16]
    ef10:	6943      	ldr	r3, [r0, #20]
    ef12:	431a      	orrs	r2, r3
    ef14:	f012 0203 	ands.w	r2, r2, #3
    ef18:	d10d      	bne.n	ef36 <create_free_list+0x28>
	slab->free_list = NULL;
    ef1a:	2100      	movs	r1, #0
    ef1c:	6181      	str	r1, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    ef1e:	e005      	b.n	ef2c <create_free_list+0x1e>
		*(char **)p = slab->free_list;
    ef20:	6981      	ldr	r1, [r0, #24]
    ef22:	6019      	str	r1, [r3, #0]
		slab->free_list = p;
    ef24:	6183      	str	r3, [r0, #24]
		p += slab->block_size;
    ef26:	6901      	ldr	r1, [r0, #16]
    ef28:	440b      	add	r3, r1
	for (j = 0U; j < slab->num_blocks; j++) {
    ef2a:	3201      	adds	r2, #1
    ef2c:	68c1      	ldr	r1, [r0, #12]
    ef2e:	4291      	cmp	r1, r2
    ef30:	d8f6      	bhi.n	ef20 <create_free_list+0x12>
	return 0;
    ef32:	2000      	movs	r0, #0
    ef34:	4770      	bx	lr
		return -EINVAL;
    ef36:	f06f 0015 	mvn.w	r0, #21
}
    ef3a:	4770      	bx	lr

0000ef3c <k_mem_slab_init>:
{
    ef3c:	b510      	push	{r4, lr}
    ef3e:	4604      	mov	r4, r0
	slab->num_blocks = num_blocks;
    ef40:	60c3      	str	r3, [r0, #12]
	slab->block_size = block_size;
    ef42:	6102      	str	r2, [r0, #16]
	slab->buffer = buffer;
    ef44:	6141      	str	r1, [r0, #20]
	slab->num_used = 0U;
    ef46:	2300      	movs	r3, #0
    ef48:	61c3      	str	r3, [r0, #28]
	slab->lock = (struct k_spinlock) {};
    ef4a:	6083      	str	r3, [r0, #8]
	rc = create_free_list(slab);
    ef4c:	f7ff ffdf 	bl	ef0e <create_free_list>
	if (rc < 0) {
    ef50:	2800      	cmp	r0, #0
    ef52:	db01      	blt.n	ef58 <k_mem_slab_init+0x1c>
	list->head = (sys_dnode_t *)list;
    ef54:	6024      	str	r4, [r4, #0]
	list->tail = (sys_dnode_t *)list;
    ef56:	6064      	str	r4, [r4, #4]
}
    ef58:	bd10      	pop	{r4, pc}

0000ef5a <setup_thread_stack>:
{
    ef5a:	b410      	push	{r4}
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    ef5c:	3207      	adds	r2, #7
    ef5e:	f022 0207 	bic.w	r2, r2, #7
    ef62:	f102 0320 	add.w	r3, r2, #32

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    ef66:	f101 0420 	add.w	r4, r1, #32
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
    ef6a:	f8c0 4098 	str.w	r4, [r0, #152]	; 0x98
	new_thread->stack_info.size = stack_buf_size;
    ef6e:	f8c0 209c 	str.w	r2, [r0, #156]	; 0x9c
	new_thread->stack_info.delta = delta;
    ef72:	2200      	movs	r2, #0
    ef74:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
}
    ef78:	18c8      	adds	r0, r1, r3
    ef7a:	bc10      	pop	{r4}
    ef7c:	4770      	bx	lr

0000ef7e <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    ef7e:	f3ef 8005 	mrs	r0, IPSR
}
    ef82:	3800      	subs	r0, #0
    ef84:	bf18      	it	ne
    ef86:	2001      	movne	r0, #1
    ef88:	4770      	bx	lr

0000ef8a <k_thread_name_get>:
}
    ef8a:	3074      	adds	r0, #116	; 0x74
    ef8c:	4770      	bx	lr

0000ef8e <z_impl_k_thread_start>:
{
    ef8e:	b508      	push	{r3, lr}
	z_sched_start(thread);
    ef90:	f7fc f81c 	bl	afcc <z_sched_start>
}
    ef94:	bd08      	pop	{r3, pc}

0000ef96 <z_init_thread_base>:
{
    ef96:	b410      	push	{r4}
	thread_base->pended_on = NULL;
    ef98:	2400      	movs	r4, #0
    ef9a:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
    ef9c:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    ef9e:	7342      	strb	r2, [r0, #13]
	thread_base->prio = priority;
    efa0:	7381      	strb	r1, [r0, #14]
	thread_base->sched_locked = 0U;
    efa2:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
    efa4:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
    efa6:	61c4      	str	r4, [r0, #28]
}
    efa8:	bc10      	pop	{r4}
    efaa:	4770      	bx	lr

0000efac <z_pm_save_idle_exit>:
{
    efac:	b508      	push	{r3, lr}
	pm_system_resume();
    efae:	f7f6 f8e1 	bl	5174 <pm_system_resume>
	sys_clock_idle_exit();
    efb2:	f7ff fe18 	bl	ebe6 <sys_clock_idle_exit>
}
    efb6:	bd08      	pop	{r3, pc}

0000efb8 <new_prio_for_inheritance>:
	int new_prio = z_is_prio_higher(target, limit) ? target : limit;
    efb8:	4288      	cmp	r0, r1
    efba:	da00      	bge.n	efbe <new_prio_for_inheritance+0x6>
    efbc:	4601      	mov	r1, r0
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
    efbe:	f111 0f7f 	cmn.w	r1, #127	; 0x7f
    efc2:	db01      	blt.n	efc8 <new_prio_for_inheritance+0x10>
    efc4:	4608      	mov	r0, r1
    efc6:	4770      	bx	lr
    efc8:	f06f 007e 	mvn.w	r0, #126	; 0x7e
}
    efcc:	4770      	bx	lr

0000efce <adjust_owner_prio>:
{
    efce:	b508      	push	{r3, lr}
	if (mutex->owner->base.prio != new_prio) {
    efd0:	6880      	ldr	r0, [r0, #8]
    efd2:	f990 300e 	ldrsb.w	r3, [r0, #14]
    efd6:	428b      	cmp	r3, r1
    efd8:	d101      	bne.n	efde <adjust_owner_prio+0x10>
	return false;
    efda:	2000      	movs	r0, #0
}
    efdc:	bd08      	pop	{r3, pc}
		return z_set_prio(mutex->owner, new_prio);
    efde:	f7fc f9ab 	bl	b338 <z_set_prio>
    efe2:	e7fb      	b.n	efdc <adjust_owner_prio+0xe>

0000efe4 <z_impl_k_mutex_init>:
{
    efe4:	4603      	mov	r3, r0
	mutex->owner = NULL;
    efe6:	2000      	movs	r0, #0
    efe8:	6098      	str	r0, [r3, #8]
	mutex->lock_count = 0U;
    efea:	60d8      	str	r0, [r3, #12]
	list->head = (sys_dnode_t *)list;
    efec:	601b      	str	r3, [r3, #0]
	list->tail = (sys_dnode_t *)list;
    efee:	605b      	str	r3, [r3, #4]
}
    eff0:	4770      	bx	lr

0000eff2 <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
    eff2:	b13a      	cbz	r2, f004 <z_impl_k_sem_init+0x12>
    eff4:	428a      	cmp	r2, r1
    eff6:	d308      	bcc.n	f00a <z_impl_k_sem_init+0x18>
	sem->count = initial_count;
    eff8:	6081      	str	r1, [r0, #8]
	sem->limit = limit;
    effa:	60c2      	str	r2, [r0, #12]
	list->head = (sys_dnode_t *)list;
    effc:	6000      	str	r0, [r0, #0]
	list->tail = (sys_dnode_t *)list;
    effe:	6040      	str	r0, [r0, #4]
	return 0;
    f000:	2000      	movs	r0, #0
    f002:	4770      	bx	lr
		return -EINVAL;
    f004:	f06f 0015 	mvn.w	r0, #21
    f008:	4770      	bx	lr
    f00a:	f06f 0015 	mvn.w	r0, #21
}
    f00e:	4770      	bx	lr

0000f010 <thread_active_elsewhere>:
}
    f010:	2000      	movs	r0, #0
    f012:	4770      	bx	lr

0000f014 <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
    f014:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    f018:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
    f01c:	4283      	cmp	r3, r0
    f01e:	d001      	beq.n	f024 <z_sched_prio_cmp+0x10>
		return b2 - b1;
    f020:	1ac0      	subs	r0, r0, r3
    f022:	4770      	bx	lr
	return 0;
    f024:	2000      	movs	r0, #0
}
    f026:	4770      	bx	lr

0000f028 <z_reschedule_irqlock>:
{
    f028:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    f02a:	4603      	mov	r3, r0
    f02c:	b920      	cbnz	r0, f038 <z_reschedule_irqlock+0x10>
    f02e:	f3ef 8205 	mrs	r2, IPSR
    f032:	b942      	cbnz	r2, f046 <z_reschedule_irqlock+0x1e>
    f034:	2201      	movs	r2, #1
    f036:	e000      	b.n	f03a <z_reschedule_irqlock+0x12>
    f038:	2200      	movs	r2, #0
	if (resched(key)) {
    f03a:	b932      	cbnz	r2, f04a <z_reschedule_irqlock+0x22>
    f03c:	f383 8811 	msr	BASEPRI, r3
    f040:	f3bf 8f6f 	isb	sy
}
    f044:	bd08      	pop	{r3, pc}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    f046:	2200      	movs	r2, #0
    f048:	e7f7      	b.n	f03a <z_reschedule_irqlock+0x12>
    f04a:	4618      	mov	r0, r3
    f04c:	f7f6 fc38 	bl	58c0 <arch_swap>
	return ret;
    f050:	e7f8      	b.n	f044 <z_reschedule_irqlock+0x1c>

0000f052 <z_priq_dumb_best>:
{
    f052:	4603      	mov	r3, r0
	return list->head == list;
    f054:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    f056:	4283      	cmp	r3, r0
    f058:	d000      	beq.n	f05c <z_priq_dumb_best+0xa>
}
    f05a:	4770      	bx	lr
	struct k_thread *thread = NULL;
    f05c:	2000      	movs	r0, #0
	return thread;
    f05e:	e7fc      	b.n	f05a <z_priq_dumb_best+0x8>

0000f060 <init_ready_q>:
	sys_dlist_init(&rq->runq);
    f060:	1d03      	adds	r3, r0, #4
	list->head = (sys_dnode_t *)list;
    f062:	6043      	str	r3, [r0, #4]
	list->tail = (sys_dnode_t *)list;
    f064:	6083      	str	r3, [r0, #8]
}
    f066:	4770      	bx	lr

0000f068 <remove_timeout>:
{
    f068:	b510      	push	{r4, lr}
    f06a:	4604      	mov	r4, r0
	if (next(t) != NULL) {
    f06c:	f7fc fe64 	bl	bd38 <next>
    f070:	b148      	cbz	r0, f086 <remove_timeout+0x1e>
    f072:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
    f074:	6920      	ldr	r0, [r4, #16]
    f076:	6961      	ldr	r1, [r4, #20]
    f078:	6913      	ldr	r3, [r2, #16]
    f07a:	181b      	adds	r3, r3, r0
    f07c:	6950      	ldr	r0, [r2, #20]
    f07e:	eb41 0100 	adc.w	r1, r1, r0
    f082:	6113      	str	r3, [r2, #16]
    f084:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
    f086:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
    f088:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
    f08a:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    f08c:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    f08e:	2300      	movs	r3, #0
    f090:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
    f092:	6063      	str	r3, [r4, #4]
}
    f094:	bd10      	pop	{r4, pc}

0000f096 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    f096:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    f098:	f7fd f94a 	bl	c330 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    f09c:	bd08      	pop	{r3, pc}

0000f09e <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
    f09e:	b508      	push	{r3, lr}
	return sys_clock_tick_get();
    f0a0:	f7fd f946 	bl	c330 <sys_clock_tick_get>
}
    f0a4:	bd08      	pop	{r3, pc}

0000f0a6 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    f0a6:	b900      	cbnz	r0, f0aa <z_impl_k_busy_wait+0x4>
    f0a8:	4770      	bx	lr
{
    f0aa:	b508      	push	{r3, lr}
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    f0ac:	f7f7 fb9c 	bl	67e8 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    f0b0:	bd08      	pop	{r3, pc}

0000f0b2 <k_heap_init>:
{
    f0b2:	b510      	push	{r4, lr}
    f0b4:	f100 040c 	add.w	r4, r0, #12
	list->head = (sys_dnode_t *)list;
    f0b8:	60c4      	str	r4, [r0, #12]
	list->tail = (sys_dnode_t *)list;
    f0ba:	6104      	str	r4, [r0, #16]
	sys_heap_init(&h->heap, mem, bytes);
    f0bc:	f7f4 fdd0 	bl	3c60 <sys_heap_init>
}
    f0c0:	bd10      	pop	{r4, pc}

0000f0c2 <fabs>:
    f0c2:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    f0c6:	4770      	bx	lr

0000f0c8 <finite>:
    f0c8:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
    f0cc:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
    f0d0:	0fc0      	lsrs	r0, r0, #31
    f0d2:	4770      	bx	lr

0000f0d4 <memcpy>:
    f0d4:	440a      	add	r2, r1
    f0d6:	4291      	cmp	r1, r2
    f0d8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
    f0dc:	d100      	bne.n	f0e0 <memcpy+0xc>
    f0de:	4770      	bx	lr
    f0e0:	b510      	push	{r4, lr}
    f0e2:	f811 4b01 	ldrb.w	r4, [r1], #1
    f0e6:	f803 4f01 	strb.w	r4, [r3, #1]!
    f0ea:	4291      	cmp	r1, r2
    f0ec:	d1f9      	bne.n	f0e2 <memcpy+0xe>
    f0ee:	bd10      	pop	{r4, pc}

0000f0f0 <memset>:
    f0f0:	4402      	add	r2, r0
    f0f2:	4603      	mov	r3, r0
    f0f4:	4293      	cmp	r3, r2
    f0f6:	d100      	bne.n	f0fa <memset+0xa>
    f0f8:	4770      	bx	lr
    f0fa:	f803 1b01 	strb.w	r1, [r3], #1
    f0fe:	e7f9      	b.n	f0f4 <memset+0x4>

0000f100 <strncpy>:
    f100:	b510      	push	{r4, lr}
    f102:	3901      	subs	r1, #1
    f104:	4603      	mov	r3, r0
    f106:	b132      	cbz	r2, f116 <strncpy+0x16>
    f108:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    f10c:	f803 4b01 	strb.w	r4, [r3], #1
    f110:	3a01      	subs	r2, #1
    f112:	2c00      	cmp	r4, #0
    f114:	d1f7      	bne.n	f106 <strncpy+0x6>
    f116:	441a      	add	r2, r3
    f118:	2100      	movs	r1, #0
    f11a:	4293      	cmp	r3, r2
    f11c:	d100      	bne.n	f120 <strncpy+0x20>
    f11e:	bd10      	pop	{r4, pc}
    f120:	f803 1b01 	strb.w	r1, [r3], #1
    f124:	e7f9      	b.n	f11a <strncpy+0x1a>

0000f126 <strnlen>:
    f126:	b510      	push	{r4, lr}
    f128:	4602      	mov	r2, r0
    f12a:	4401      	add	r1, r0
    f12c:	428a      	cmp	r2, r1
    f12e:	4613      	mov	r3, r2
    f130:	d003      	beq.n	f13a <strnlen+0x14>
    f132:	781c      	ldrb	r4, [r3, #0]
    f134:	3201      	adds	r2, #1
    f136:	2c00      	cmp	r4, #0
    f138:	d1f8      	bne.n	f12c <strnlen+0x6>
    f13a:	1a18      	subs	r0, r3, r0
    f13c:	bd10      	pop	{r4, pc}

0000f13e <print_e>:
    f13e:	b5f0      	push	{r4, r5, r6, r7, lr}
    f140:	b08b      	sub	sp, #44	; 0x2c
    f142:	460d      	mov	r5, r1
    f144:	a908      	add	r1, sp, #32
    f146:	9e10      	ldr	r6, [sp, #64]	; 0x40
    f148:	9104      	str	r1, [sp, #16]
    f14a:	a907      	add	r1, sp, #28
    f14c:	9103      	str	r1, [sp, #12]
    f14e:	a909      	add	r1, sp, #36	; 0x24
    f150:	9102      	str	r1, [sp, #8]
    f152:	1c71      	adds	r1, r6, #1
    f154:	9101      	str	r1, [sp, #4]
    f156:	2102      	movs	r1, #2
    f158:	9100      	str	r1, [sp, #0]
    f15a:	f89d 7044 	ldrb.w	r7, [sp, #68]	; 0x44
    f15e:	9c12      	ldr	r4, [sp, #72]	; 0x48
    f160:	f7f2 ff1e 	bl	1fa0 <_dtoa_r>
    f164:	9a09      	ldr	r2, [sp, #36]	; 0x24
    f166:	f242 730f 	movw	r3, #9999	; 0x270f
    f16a:	429a      	cmp	r2, r3
    f16c:	4601      	mov	r1, r0
    f16e:	d104      	bne.n	f17a <print_e+0x3c>
    f170:	4628      	mov	r0, r5
    f172:	f000 f9de 	bl	f532 <strcpy>
    f176:	b00b      	add	sp, #44	; 0x2c
    f178:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f17a:	462b      	mov	r3, r5
    f17c:	7800      	ldrb	r0, [r0, #0]
    f17e:	f803 0b01 	strb.w	r0, [r3], #1
    f182:	2e00      	cmp	r6, #0
    f184:	bfc8      	it	gt
    f186:	2401      	movgt	r4, #1
    f188:	202e      	movs	r0, #46	; 0x2e
    f18a:	f811 5f01 	ldrb.w	r5, [r1, #1]!
    f18e:	b10d      	cbz	r5, f194 <print_e+0x56>
    f190:	2e00      	cmp	r6, #0
    f192:	dc37      	bgt.n	f204 <print_e+0xc6>
    f194:	2f67      	cmp	r7, #103	; 0x67
    f196:	d046      	beq.n	f226 <print_e+0xe8>
    f198:	2f47      	cmp	r7, #71	; 0x47
    f19a:	d046      	beq.n	f22a <print_e+0xec>
    f19c:	212e      	movs	r1, #46	; 0x2e
    f19e:	2030      	movs	r0, #48	; 0x30
    f1a0:	2e00      	cmp	r6, #0
    f1a2:	dc38      	bgt.n	f216 <print_e+0xd8>
    f1a4:	1e51      	subs	r1, r2, #1
    f1a6:	2900      	cmp	r1, #0
    f1a8:	bfb8      	it	lt
    f1aa:	f1c2 0201 	rsblt	r2, r2, #1
    f1ae:	4618      	mov	r0, r3
    f1b0:	9109      	str	r1, [sp, #36]	; 0x24
    f1b2:	bfac      	ite	ge
    f1b4:	222b      	movge	r2, #43	; 0x2b
    f1b6:	9209      	strlt	r2, [sp, #36]	; 0x24
    f1b8:	f800 7b02 	strb.w	r7, [r0], #2
    f1bc:	bfa8      	it	ge
    f1be:	705a      	strbge	r2, [r3, #1]
    f1c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    f1c2:	bfbc      	itt	lt
    f1c4:	212d      	movlt	r1, #45	; 0x2d
    f1c6:	7059      	strblt	r1, [r3, #1]
    f1c8:	2a63      	cmp	r2, #99	; 0x63
    f1ca:	dd0b      	ble.n	f1e4 <print_e+0xa6>
    f1cc:	2164      	movs	r1, #100	; 0x64
    f1ce:	fb92 f1f1 	sdiv	r1, r2, r1
    f1d2:	f101 0430 	add.w	r4, r1, #48	; 0x30
    f1d6:	1cd8      	adds	r0, r3, #3
    f1d8:	709c      	strb	r4, [r3, #2]
    f1da:	f06f 0363 	mvn.w	r3, #99	; 0x63
    f1de:	fb03 2201 	mla	r2, r3, r1, r2
    f1e2:	9209      	str	r2, [sp, #36]	; 0x24
    f1e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    f1e6:	220a      	movs	r2, #10
    f1e8:	fb93 f2f2 	sdiv	r2, r3, r2
    f1ec:	f102 0130 	add.w	r1, r2, #48	; 0x30
    f1f0:	7001      	strb	r1, [r0, #0]
    f1f2:	f06f 0109 	mvn.w	r1, #9
    f1f6:	fb01 3302 	mla	r3, r1, r2, r3
    f1fa:	3330      	adds	r3, #48	; 0x30
    f1fc:	7043      	strb	r3, [r0, #1]
    f1fe:	2300      	movs	r3, #0
    f200:	7083      	strb	r3, [r0, #2]
    f202:	e7b8      	b.n	f176 <print_e+0x38>
    f204:	b10c      	cbz	r4, f20a <print_e+0xcc>
    f206:	f803 0b01 	strb.w	r0, [r3], #1
    f20a:	780c      	ldrb	r4, [r1, #0]
    f20c:	f803 4b01 	strb.w	r4, [r3], #1
    f210:	3e01      	subs	r6, #1
    f212:	2400      	movs	r4, #0
    f214:	e7b9      	b.n	f18a <print_e+0x4c>
    f216:	b10c      	cbz	r4, f21c <print_e+0xde>
    f218:	f803 1b01 	strb.w	r1, [r3], #1
    f21c:	f803 0b01 	strb.w	r0, [r3], #1
    f220:	3e01      	subs	r6, #1
    f222:	2400      	movs	r4, #0
    f224:	e7bc      	b.n	f1a0 <print_e+0x62>
    f226:	2765      	movs	r7, #101	; 0x65
    f228:	e7bc      	b.n	f1a4 <print_e+0x66>
    f22a:	2745      	movs	r7, #69	; 0x45
    f22c:	e7ba      	b.n	f1a4 <print_e+0x66>

0000f22e <__sfmoreglue>:
    f22e:	b570      	push	{r4, r5, r6, lr}
    f230:	2268      	movs	r2, #104	; 0x68
    f232:	1e4d      	subs	r5, r1, #1
    f234:	4355      	muls	r5, r2
    f236:	460e      	mov	r6, r1
    f238:	f105 0174 	add.w	r1, r5, #116	; 0x74
    f23c:	f7fd fbce 	bl	c9dc <_malloc_r>
    f240:	4604      	mov	r4, r0
    f242:	b140      	cbz	r0, f256 <__sfmoreglue+0x28>
    f244:	2100      	movs	r1, #0
    f246:	e9c0 1600 	strd	r1, r6, [r0]
    f24a:	300c      	adds	r0, #12
    f24c:	60a0      	str	r0, [r4, #8]
    f24e:	f105 0268 	add.w	r2, r5, #104	; 0x68
    f252:	f7ff ff4d 	bl	f0f0 <memset>
    f256:	4620      	mov	r0, r4
    f258:	bd70      	pop	{r4, r5, r6, pc}

0000f25a <_fwalk_reent>:
    f25a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    f25e:	4606      	mov	r6, r0
    f260:	4688      	mov	r8, r1
    f262:	f100 0448 	add.w	r4, r0, #72	; 0x48
    f266:	2700      	movs	r7, #0
    f268:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
    f26c:	f1b9 0901 	subs.w	r9, r9, #1
    f270:	d505      	bpl.n	f27e <_fwalk_reent+0x24>
    f272:	6824      	ldr	r4, [r4, #0]
    f274:	2c00      	cmp	r4, #0
    f276:	d1f7      	bne.n	f268 <_fwalk_reent+0xe>
    f278:	4638      	mov	r0, r7
    f27a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    f27e:	89ab      	ldrh	r3, [r5, #12]
    f280:	2b01      	cmp	r3, #1
    f282:	d907      	bls.n	f294 <_fwalk_reent+0x3a>
    f284:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
    f288:	3301      	adds	r3, #1
    f28a:	d003      	beq.n	f294 <_fwalk_reent+0x3a>
    f28c:	4629      	mov	r1, r5
    f28e:	4630      	mov	r0, r6
    f290:	47c0      	blx	r8
    f292:	4307      	orrs	r7, r0
    f294:	3568      	adds	r5, #104	; 0x68
    f296:	e7e9      	b.n	f26c <_fwalk_reent+0x12>

0000f298 <__hi0bits>:
    f298:	0c02      	lsrs	r2, r0, #16
    f29a:	0412      	lsls	r2, r2, #16
    f29c:	4603      	mov	r3, r0
    f29e:	b9ca      	cbnz	r2, f2d4 <__hi0bits+0x3c>
    f2a0:	0403      	lsls	r3, r0, #16
    f2a2:	2010      	movs	r0, #16
    f2a4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    f2a8:	bf04      	itt	eq
    f2aa:	021b      	lsleq	r3, r3, #8
    f2ac:	3008      	addeq	r0, #8
    f2ae:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    f2b2:	bf04      	itt	eq
    f2b4:	011b      	lsleq	r3, r3, #4
    f2b6:	3004      	addeq	r0, #4
    f2b8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    f2bc:	bf04      	itt	eq
    f2be:	009b      	lsleq	r3, r3, #2
    f2c0:	3002      	addeq	r0, #2
    f2c2:	2b00      	cmp	r3, #0
    f2c4:	db05      	blt.n	f2d2 <__hi0bits+0x3a>
    f2c6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    f2ca:	f100 0001 	add.w	r0, r0, #1
    f2ce:	bf08      	it	eq
    f2d0:	2020      	moveq	r0, #32
    f2d2:	4770      	bx	lr
    f2d4:	2000      	movs	r0, #0
    f2d6:	e7e5      	b.n	f2a4 <__hi0bits+0xc>

0000f2d8 <__lo0bits>:
    f2d8:	6803      	ldr	r3, [r0, #0]
    f2da:	4602      	mov	r2, r0
    f2dc:	f013 0007 	ands.w	r0, r3, #7
    f2e0:	d00b      	beq.n	f2fa <__lo0bits+0x22>
    f2e2:	07d9      	lsls	r1, r3, #31
    f2e4:	d421      	bmi.n	f32a <__lo0bits+0x52>
    f2e6:	0798      	lsls	r0, r3, #30
    f2e8:	bf49      	itett	mi
    f2ea:	085b      	lsrmi	r3, r3, #1
    f2ec:	089b      	lsrpl	r3, r3, #2
    f2ee:	2001      	movmi	r0, #1
    f2f0:	6013      	strmi	r3, [r2, #0]
    f2f2:	bf5c      	itt	pl
    f2f4:	6013      	strpl	r3, [r2, #0]
    f2f6:	2002      	movpl	r0, #2
    f2f8:	4770      	bx	lr
    f2fa:	b299      	uxth	r1, r3
    f2fc:	b909      	cbnz	r1, f302 <__lo0bits+0x2a>
    f2fe:	0c1b      	lsrs	r3, r3, #16
    f300:	2010      	movs	r0, #16
    f302:	b2d9      	uxtb	r1, r3
    f304:	b909      	cbnz	r1, f30a <__lo0bits+0x32>
    f306:	3008      	adds	r0, #8
    f308:	0a1b      	lsrs	r3, r3, #8
    f30a:	0719      	lsls	r1, r3, #28
    f30c:	bf04      	itt	eq
    f30e:	091b      	lsreq	r3, r3, #4
    f310:	3004      	addeq	r0, #4
    f312:	0799      	lsls	r1, r3, #30
    f314:	bf04      	itt	eq
    f316:	089b      	lsreq	r3, r3, #2
    f318:	3002      	addeq	r0, #2
    f31a:	07d9      	lsls	r1, r3, #31
    f31c:	d403      	bmi.n	f326 <__lo0bits+0x4e>
    f31e:	085b      	lsrs	r3, r3, #1
    f320:	f100 0001 	add.w	r0, r0, #1
    f324:	d003      	beq.n	f32e <__lo0bits+0x56>
    f326:	6013      	str	r3, [r2, #0]
    f328:	4770      	bx	lr
    f32a:	2000      	movs	r0, #0
    f32c:	4770      	bx	lr
    f32e:	2020      	movs	r0, #32
    f330:	4770      	bx	lr

0000f332 <__mcmp>:
    f332:	690a      	ldr	r2, [r1, #16]
    f334:	4603      	mov	r3, r0
    f336:	6900      	ldr	r0, [r0, #16]
    f338:	1a80      	subs	r0, r0, r2
    f33a:	b530      	push	{r4, r5, lr}
    f33c:	d10d      	bne.n	f35a <__mcmp+0x28>
    f33e:	3314      	adds	r3, #20
    f340:	3114      	adds	r1, #20
    f342:	eb03 0482 	add.w	r4, r3, r2, lsl #2
    f346:	eb01 0182 	add.w	r1, r1, r2, lsl #2
    f34a:	f854 5d04 	ldr.w	r5, [r4, #-4]!
    f34e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
    f352:	4295      	cmp	r5, r2
    f354:	d002      	beq.n	f35c <__mcmp+0x2a>
    f356:	d304      	bcc.n	f362 <__mcmp+0x30>
    f358:	2001      	movs	r0, #1
    f35a:	bd30      	pop	{r4, r5, pc}
    f35c:	42a3      	cmp	r3, r4
    f35e:	d3f4      	bcc.n	f34a <__mcmp+0x18>
    f360:	e7fb      	b.n	f35a <__mcmp+0x28>
    f362:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    f366:	e7f8      	b.n	f35a <__mcmp+0x28>

0000f368 <_calloc_r>:
    f368:	b538      	push	{r3, r4, r5, lr}
    f36a:	fb02 f501 	mul.w	r5, r2, r1
    f36e:	4629      	mov	r1, r5
    f370:	f7fd fb34 	bl	c9dc <_malloc_r>
    f374:	4604      	mov	r4, r0
    f376:	b118      	cbz	r0, f380 <_calloc_r+0x18>
    f378:	462a      	mov	r2, r5
    f37a:	2100      	movs	r1, #0
    f37c:	f7ff feb8 	bl	f0f0 <memset>
    f380:	4620      	mov	r0, r4
    f382:	bd38      	pop	{r3, r4, r5, pc}

0000f384 <__sfputc_r>:
    f384:	6893      	ldr	r3, [r2, #8]
    f386:	3b01      	subs	r3, #1
    f388:	2b00      	cmp	r3, #0
    f38a:	b410      	push	{r4}
    f38c:	6093      	str	r3, [r2, #8]
    f38e:	da07      	bge.n	f3a0 <__sfputc_r+0x1c>
    f390:	6994      	ldr	r4, [r2, #24]
    f392:	42a3      	cmp	r3, r4
    f394:	db01      	blt.n	f39a <__sfputc_r+0x16>
    f396:	290a      	cmp	r1, #10
    f398:	d102      	bne.n	f3a0 <__sfputc_r+0x1c>
    f39a:	bc10      	pop	{r4}
    f39c:	f7fe b9f2 	b.w	d784 <__swbuf_r>
    f3a0:	6813      	ldr	r3, [r2, #0]
    f3a2:	1c58      	adds	r0, r3, #1
    f3a4:	6010      	str	r0, [r2, #0]
    f3a6:	7019      	strb	r1, [r3, #0]
    f3a8:	4608      	mov	r0, r1
    f3aa:	bc10      	pop	{r4}
    f3ac:	4770      	bx	lr

0000f3ae <__sfputs_r>:
    f3ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f3b0:	4606      	mov	r6, r0
    f3b2:	460f      	mov	r7, r1
    f3b4:	4614      	mov	r4, r2
    f3b6:	18d5      	adds	r5, r2, r3
    f3b8:	42ac      	cmp	r4, r5
    f3ba:	d101      	bne.n	f3c0 <__sfputs_r+0x12>
    f3bc:	2000      	movs	r0, #0
    f3be:	e007      	b.n	f3d0 <__sfputs_r+0x22>
    f3c0:	f814 1b01 	ldrb.w	r1, [r4], #1
    f3c4:	463a      	mov	r2, r7
    f3c6:	4630      	mov	r0, r6
    f3c8:	f7ff ffdc 	bl	f384 <__sfputc_r>
    f3cc:	1c43      	adds	r3, r0, #1
    f3ce:	d1f3      	bne.n	f3b8 <__sfputs_r+0xa>
    f3d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000f3d2 <_printf_common>:
    f3d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    f3d6:	4616      	mov	r6, r2
    f3d8:	4699      	mov	r9, r3
    f3da:	688a      	ldr	r2, [r1, #8]
    f3dc:	690b      	ldr	r3, [r1, #16]
    f3de:	f8dd 8020 	ldr.w	r8, [sp, #32]
    f3e2:	4293      	cmp	r3, r2
    f3e4:	bfb8      	it	lt
    f3e6:	4613      	movlt	r3, r2
    f3e8:	6033      	str	r3, [r6, #0]
    f3ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    f3ee:	4607      	mov	r7, r0
    f3f0:	460c      	mov	r4, r1
    f3f2:	b10a      	cbz	r2, f3f8 <_printf_common+0x26>
    f3f4:	3301      	adds	r3, #1
    f3f6:	6033      	str	r3, [r6, #0]
    f3f8:	6823      	ldr	r3, [r4, #0]
    f3fa:	0699      	lsls	r1, r3, #26
    f3fc:	bf42      	ittt	mi
    f3fe:	6833      	ldrmi	r3, [r6, #0]
    f400:	3302      	addmi	r3, #2
    f402:	6033      	strmi	r3, [r6, #0]
    f404:	6825      	ldr	r5, [r4, #0]
    f406:	f015 0506 	ands.w	r5, r5, #6
    f40a:	d106      	bne.n	f41a <_printf_common+0x48>
    f40c:	f104 0a19 	add.w	sl, r4, #25
    f410:	68e3      	ldr	r3, [r4, #12]
    f412:	6832      	ldr	r2, [r6, #0]
    f414:	1a9b      	subs	r3, r3, r2
    f416:	42ab      	cmp	r3, r5
    f418:	dc26      	bgt.n	f468 <_printf_common+0x96>
    f41a:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
    f41e:	1e13      	subs	r3, r2, #0
    f420:	6822      	ldr	r2, [r4, #0]
    f422:	bf18      	it	ne
    f424:	2301      	movne	r3, #1
    f426:	0692      	lsls	r2, r2, #26
    f428:	d42b      	bmi.n	f482 <_printf_common+0xb0>
    f42a:	f104 0243 	add.w	r2, r4, #67	; 0x43
    f42e:	4649      	mov	r1, r9
    f430:	4638      	mov	r0, r7
    f432:	47c0      	blx	r8
    f434:	3001      	adds	r0, #1
    f436:	d01e      	beq.n	f476 <_printf_common+0xa4>
    f438:	6823      	ldr	r3, [r4, #0]
    f43a:	68e5      	ldr	r5, [r4, #12]
    f43c:	6832      	ldr	r2, [r6, #0]
    f43e:	f003 0306 	and.w	r3, r3, #6
    f442:	2b04      	cmp	r3, #4
    f444:	bf08      	it	eq
    f446:	1aad      	subeq	r5, r5, r2
    f448:	68a3      	ldr	r3, [r4, #8]
    f44a:	6922      	ldr	r2, [r4, #16]
    f44c:	bf0c      	ite	eq
    f44e:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    f452:	2500      	movne	r5, #0
    f454:	4293      	cmp	r3, r2
    f456:	bfc4      	itt	gt
    f458:	1a9b      	subgt	r3, r3, r2
    f45a:	18ed      	addgt	r5, r5, r3
    f45c:	2600      	movs	r6, #0
    f45e:	341a      	adds	r4, #26
    f460:	42b5      	cmp	r5, r6
    f462:	d11a      	bne.n	f49a <_printf_common+0xc8>
    f464:	2000      	movs	r0, #0
    f466:	e008      	b.n	f47a <_printf_common+0xa8>
    f468:	2301      	movs	r3, #1
    f46a:	4652      	mov	r2, sl
    f46c:	4649      	mov	r1, r9
    f46e:	4638      	mov	r0, r7
    f470:	47c0      	blx	r8
    f472:	3001      	adds	r0, #1
    f474:	d103      	bne.n	f47e <_printf_common+0xac>
    f476:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    f47a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    f47e:	3501      	adds	r5, #1
    f480:	e7c6      	b.n	f410 <_printf_common+0x3e>
    f482:	18e1      	adds	r1, r4, r3
    f484:	1c5a      	adds	r2, r3, #1
    f486:	2030      	movs	r0, #48	; 0x30
    f488:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    f48c:	4422      	add	r2, r4
    f48e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    f492:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    f496:	3302      	adds	r3, #2
    f498:	e7c7      	b.n	f42a <_printf_common+0x58>
    f49a:	2301      	movs	r3, #1
    f49c:	4622      	mov	r2, r4
    f49e:	4649      	mov	r1, r9
    f4a0:	4638      	mov	r0, r7
    f4a2:	47c0      	blx	r8
    f4a4:	3001      	adds	r0, #1
    f4a6:	d0e6      	beq.n	f476 <_printf_common+0xa4>
    f4a8:	3601      	adds	r6, #1
    f4aa:	e7d9      	b.n	f460 <_printf_common+0x8e>

0000f4ac <__sread>:
    f4ac:	b510      	push	{r4, lr}
    f4ae:	460c      	mov	r4, r1
    f4b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    f4b4:	f7fe fb88 	bl	dbc8 <_read_r>
    f4b8:	2800      	cmp	r0, #0
    f4ba:	bfab      	itete	ge
    f4bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
    f4be:	89a3      	ldrhlt	r3, [r4, #12]
    f4c0:	181b      	addge	r3, r3, r0
    f4c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
    f4c6:	bfac      	ite	ge
    f4c8:	6563      	strge	r3, [r4, #84]	; 0x54
    f4ca:	81a3      	strhlt	r3, [r4, #12]
    f4cc:	bd10      	pop	{r4, pc}

0000f4ce <__swrite>:
    f4ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f4d2:	461f      	mov	r7, r3
    f4d4:	898b      	ldrh	r3, [r1, #12]
    f4d6:	05db      	lsls	r3, r3, #23
    f4d8:	4605      	mov	r5, r0
    f4da:	460c      	mov	r4, r1
    f4dc:	4616      	mov	r6, r2
    f4de:	d505      	bpl.n	f4ec <__swrite+0x1e>
    f4e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    f4e4:	2302      	movs	r3, #2
    f4e6:	2200      	movs	r2, #0
    f4e8:	f7fe fb1c 	bl	db24 <_lseek_r>
    f4ec:	89a3      	ldrh	r3, [r4, #12]
    f4ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    f4f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    f4f6:	81a3      	strh	r3, [r4, #12]
    f4f8:	4632      	mov	r2, r6
    f4fa:	463b      	mov	r3, r7
    f4fc:	4628      	mov	r0, r5
    f4fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    f502:	f7fe b991 	b.w	d828 <_write_r>

0000f506 <__sseek>:
    f506:	b510      	push	{r4, lr}
    f508:	460c      	mov	r4, r1
    f50a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    f50e:	f7fe fb09 	bl	db24 <_lseek_r>
    f512:	1c43      	adds	r3, r0, #1
    f514:	89a3      	ldrh	r3, [r4, #12]
    f516:	bf15      	itete	ne
    f518:	6560      	strne	r0, [r4, #84]	; 0x54
    f51a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    f51e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    f522:	81a3      	strheq	r3, [r4, #12]
    f524:	bf18      	it	ne
    f526:	81a3      	strhne	r3, [r4, #12]
    f528:	bd10      	pop	{r4, pc}

0000f52a <__sclose>:
    f52a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    f52e:	f7fe ba19 	b.w	d964 <_close_r>

0000f532 <strcpy>:
    f532:	4603      	mov	r3, r0
    f534:	f811 2b01 	ldrb.w	r2, [r1], #1
    f538:	f803 2b01 	strb.w	r2, [r3], #1
    f53c:	2a00      	cmp	r2, #0
    f53e:	d1f9      	bne.n	f534 <strcpy+0x2>
    f540:	4770      	bx	lr

0000f542 <quorem>:
    f542:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f546:	6903      	ldr	r3, [r0, #16]
    f548:	690c      	ldr	r4, [r1, #16]
    f54a:	42a3      	cmp	r3, r4
    f54c:	4607      	mov	r7, r0
    f54e:	db7d      	blt.n	f64c <quorem+0x10a>
    f550:	3c01      	subs	r4, #1
    f552:	f101 0814 	add.w	r8, r1, #20
    f556:	f100 0514 	add.w	r5, r0, #20
    f55a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
    f55e:	9301      	str	r3, [sp, #4]
    f560:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
    f564:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
    f568:	3301      	adds	r3, #1
    f56a:	429a      	cmp	r2, r3
    f56c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
    f570:	eb08 0984 	add.w	r9, r8, r4, lsl #2
    f574:	fbb2 f6f3 	udiv	r6, r2, r3
    f578:	d32e      	bcc.n	f5d8 <quorem+0x96>
    f57a:	f04f 0e00 	mov.w	lr, #0
    f57e:	4640      	mov	r0, r8
    f580:	46ac      	mov	ip, r5
    f582:	46f2      	mov	sl, lr
    f584:	f850 2b04 	ldr.w	r2, [r0], #4
    f588:	b293      	uxth	r3, r2
    f58a:	fb06 e303 	mla	r3, r6, r3, lr
    f58e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
    f592:	0c12      	lsrs	r2, r2, #16
    f594:	b29b      	uxth	r3, r3
    f596:	fb06 e202 	mla	r2, r6, r2, lr
    f59a:	ebaa 0303 	sub.w	r3, sl, r3
    f59e:	f8dc a000 	ldr.w	sl, [ip]
    f5a2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
    f5a6:	b292      	uxth	r2, r2
    f5a8:	fa13 f38a 	uxtah	r3, r3, sl
    f5ac:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
    f5b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
    f5b4:	b29b      	uxth	r3, r3
    f5b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    f5ba:	4581      	cmp	r9, r0
    f5bc:	f84c 3b04 	str.w	r3, [ip], #4
    f5c0:	ea4f 4a22 	mov.w	sl, r2, asr #16
    f5c4:	d2de      	bcs.n	f584 <quorem+0x42>
    f5c6:	f855 300b 	ldr.w	r3, [r5, fp]
    f5ca:	b92b      	cbnz	r3, f5d8 <quorem+0x96>
    f5cc:	9b01      	ldr	r3, [sp, #4]
    f5ce:	3b04      	subs	r3, #4
    f5d0:	429d      	cmp	r5, r3
    f5d2:	461a      	mov	r2, r3
    f5d4:	d32e      	bcc.n	f634 <quorem+0xf2>
    f5d6:	613c      	str	r4, [r7, #16]
    f5d8:	4638      	mov	r0, r7
    f5da:	f7ff feaa 	bl	f332 <__mcmp>
    f5de:	2800      	cmp	r0, #0
    f5e0:	db24      	blt.n	f62c <quorem+0xea>
    f5e2:	3601      	adds	r6, #1
    f5e4:	4628      	mov	r0, r5
    f5e6:	f04f 0c00 	mov.w	ip, #0
    f5ea:	f858 2b04 	ldr.w	r2, [r8], #4
    f5ee:	f8d0 e000 	ldr.w	lr, [r0]
    f5f2:	b293      	uxth	r3, r2
    f5f4:	ebac 0303 	sub.w	r3, ip, r3
    f5f8:	0c12      	lsrs	r2, r2, #16
    f5fa:	fa13 f38e 	uxtah	r3, r3, lr
    f5fe:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
    f602:	eb02 4223 	add.w	r2, r2, r3, asr #16
    f606:	b29b      	uxth	r3, r3
    f608:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    f60c:	45c1      	cmp	r9, r8
    f60e:	f840 3b04 	str.w	r3, [r0], #4
    f612:	ea4f 4c22 	mov.w	ip, r2, asr #16
    f616:	d2e8      	bcs.n	f5ea <quorem+0xa8>
    f618:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
    f61c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
    f620:	b922      	cbnz	r2, f62c <quorem+0xea>
    f622:	3b04      	subs	r3, #4
    f624:	429d      	cmp	r5, r3
    f626:	461a      	mov	r2, r3
    f628:	d30a      	bcc.n	f640 <quorem+0xfe>
    f62a:	613c      	str	r4, [r7, #16]
    f62c:	4630      	mov	r0, r6
    f62e:	b003      	add	sp, #12
    f630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f634:	6812      	ldr	r2, [r2, #0]
    f636:	3b04      	subs	r3, #4
    f638:	2a00      	cmp	r2, #0
    f63a:	d1cc      	bne.n	f5d6 <quorem+0x94>
    f63c:	3c01      	subs	r4, #1
    f63e:	e7c7      	b.n	f5d0 <quorem+0x8e>
    f640:	6812      	ldr	r2, [r2, #0]
    f642:	3b04      	subs	r3, #4
    f644:	2a00      	cmp	r2, #0
    f646:	d1f0      	bne.n	f62a <quorem+0xe8>
    f648:	3c01      	subs	r4, #1
    f64a:	e7eb      	b.n	f624 <quorem+0xe2>
    f64c:	2000      	movs	r0, #0
    f64e:	e7ee      	b.n	f62e <quorem+0xec>

0000f650 <__swhatbuf_r>:
    f650:	b570      	push	{r4, r5, r6, lr}
    f652:	460e      	mov	r6, r1
    f654:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    f658:	2900      	cmp	r1, #0
    f65a:	b096      	sub	sp, #88	; 0x58
    f65c:	4614      	mov	r4, r2
    f65e:	461d      	mov	r5, r3
    f660:	da08      	bge.n	f674 <__swhatbuf_r+0x24>
    f662:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
    f666:	2200      	movs	r2, #0
    f668:	602a      	str	r2, [r5, #0]
    f66a:	061a      	lsls	r2, r3, #24
    f66c:	d410      	bmi.n	f690 <__swhatbuf_r+0x40>
    f66e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    f672:	e00e      	b.n	f692 <__swhatbuf_r+0x42>
    f674:	466a      	mov	r2, sp
    f676:	f7fe fab9 	bl	dbec <_fstat_r>
    f67a:	2800      	cmp	r0, #0
    f67c:	dbf1      	blt.n	f662 <__swhatbuf_r+0x12>
    f67e:	9a01      	ldr	r2, [sp, #4]
    f680:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
    f684:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
    f688:	425a      	negs	r2, r3
    f68a:	415a      	adcs	r2, r3
    f68c:	602a      	str	r2, [r5, #0]
    f68e:	e7ee      	b.n	f66e <__swhatbuf_r+0x1e>
    f690:	2340      	movs	r3, #64	; 0x40
    f692:	2000      	movs	r0, #0
    f694:	6023      	str	r3, [r4, #0]
    f696:	b016      	add	sp, #88	; 0x58
    f698:	bd70      	pop	{r4, r5, r6, pc}

0000f69a <abort>:
    f69a:	b508      	push	{r3, lr}
    f69c:	2006      	movs	r0, #6
    f69e:	f7fe fac7 	bl	dc30 <raise>
    f6a2:	2001      	movs	r0, #1
    f6a4:	f7f6 ffd2 	bl	664c <_exit>

0000f6a8 <_raise_r>:
    f6a8:	291f      	cmp	r1, #31
    f6aa:	b538      	push	{r3, r4, r5, lr}
    f6ac:	4604      	mov	r4, r0
    f6ae:	460d      	mov	r5, r1
    f6b0:	d904      	bls.n	f6bc <_raise_r+0x14>
    f6b2:	2316      	movs	r3, #22
    f6b4:	6003      	str	r3, [r0, #0]
    f6b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    f6ba:	bd38      	pop	{r3, r4, r5, pc}
    f6bc:	6c42      	ldr	r2, [r0, #68]	; 0x44
    f6be:	b112      	cbz	r2, f6c6 <_raise_r+0x1e>
    f6c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    f6c4:	b94b      	cbnz	r3, f6da <_raise_r+0x32>
    f6c6:	4620      	mov	r0, r4
    f6c8:	f000 f816 	bl	f6f8 <_getpid_r>
    f6cc:	462a      	mov	r2, r5
    f6ce:	4601      	mov	r1, r0
    f6d0:	4620      	mov	r0, r4
    f6d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    f6d6:	f7fe bab3 	b.w	dc40 <_kill_r>
    f6da:	2b01      	cmp	r3, #1
    f6dc:	d00a      	beq.n	f6f4 <_raise_r+0x4c>
    f6de:	1c59      	adds	r1, r3, #1
    f6e0:	d103      	bne.n	f6ea <_raise_r+0x42>
    f6e2:	2316      	movs	r3, #22
    f6e4:	6003      	str	r3, [r0, #0]
    f6e6:	2001      	movs	r0, #1
    f6e8:	e7e7      	b.n	f6ba <_raise_r+0x12>
    f6ea:	2400      	movs	r4, #0
    f6ec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
    f6f0:	4628      	mov	r0, r5
    f6f2:	4798      	blx	r3
    f6f4:	2000      	movs	r0, #0
    f6f6:	e7e0      	b.n	f6ba <_raise_r+0x12>

0000f6f8 <_getpid_r>:
    f6f8:	f7fe bf5a 	b.w	e5b0 <_getpid>

0000f6fc <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    f6fc:	f7f8 bd5e 	b.w	81bc <SystemInit>
