/*
 * Copyright (C) 2020 Unigroup Spreadtrum & RDA Technologies Co., Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 ********************************************************************
 * Auto generated c code from ASIC Documentation, PLEASE DONOT EDIT *
 ********************************************************************
 */

#ifndef __DT_BINDINGS_SPRD_QOGIRN6PRO_REGS_H
#define __DT_BINDINGS_SPRD_QOGIRN6PRO_REGS_H

#define REG_AON_APB_APB_EB0                                 0x0000
#define REG_AON_APB_APB_EB1                                 0x0004
#define REG_AON_APB_APB_EB2                                 0x0008
#define REG_AON_APB_APB_RST0                                0x000C
#define REG_AON_APB_APB_RST1                                0x0010
#define REG_AON_APB_APB_RST2                                0x0014
#define REG_AON_APB_APB_RTC_EB0                             0x0018
#define REG_AON_APB_PWR_CTRL                                0x0024
#define REG_AON_APB_TS_CFG                                  0x0028
#define REG_AON_APB_BOOT_MODE                               0x002C
#define REG_AON_APB_BB_BG_CTRL                              0x0030
#define REG_AON_APB_CP_ARM_JTAG_CTRL                        0x0034
#define REG_AON_APB_DCXO_LC_REG0                            0x003C
#define REG_AON_APB_DCXO_LC_REG1                            0x0040
#define REG_AON_APB_AUDCP_BOOT_PROT                         0x0078
#define REG_AON_APB_AON_APB_CLK_SEL                         0x0080
#define REG_AON_APB_DAP_DJTAG_SEL                           0x0084
#define REG_AON_APB_USER_RSV_FLAG1                          0x0088
#define REG_AON_APB_CH_SYS_SOFT_RST                         0x008C
#define REG_AON_APB_SP_SYS_SOFT_RST                         0x0090
#define REG_AON_APB_CLK_AON_APB_DFS_CTRL                    0x0094
#define REG_AON_APB_MDAR_SYS_HSDL_CFG                       0x00C0
#define REG_AON_APB_AUTO_GATE_CTRL0                         0x00D0
#define REG_AON_APB_AUTO_GATE_CTRL1                         0x00D4
#define REG_AON_APB_AP_AXI_CTRL                             0x00D8
#define REG_AON_APB_PLATFORM_ID_L                           0x00E0
#define REG_AON_APB_PLATFORM_ID_H                           0x00E4
#define REG_AON_APB_PROJECT_ID_L                            0x00E8
#define REG_AON_APB_PROJECT_ID_H                            0x00EC
#define REG_AON_APB_DERIVED_ID                              0x00F0
#define REG_AON_APB_MANUFACTURE_ID                          0x00F4
#define REG_AON_APB_IMPLEMENTATION_ID                       0x00F8
#define REG_AON_APB_CCIR_RCVR_CFG                           0x0100
#define REG_AON_APB_PLL_BG_CFG                              0x0108
#define REG_AON_APB_LVDSDIS_SEL                             0x010C
#define REG_AON_APB_AUTO_GATE_CTRL3                         0x0118
#define REG_AON_APB_APCPU_CTRL0                             0x011C
#define REG_AON_APB_CGM_ESE                                 0x0120
#define REG_AON_APB_CH_CFG_BUS                              0x0124
#define REG_AON_APB_SP_CFG_BUS                              0x0128
#define REG_AON_APB_APB_RST3                                0x0130
#define REG_AON_APB_RC100M_CFG                              0x0134
#define REG_AON_APB_CGM_REG1                                0x0138
#define REG_AON_APB_CGM_CLK_TOP_REG1                        0x013C
#define REG_AON_APB_AUDCP_DSP_CTRL0                         0x0140
#define REG_AON_APB_AUDCP_DSP_CTRL1                         0x0144
#define REG_AON_APB_AUDCP_CTRL                              0x014C
#define REG_AON_APB_CDMA2K_CTRL                             0x0160
#define REG_AON_APB_PSCP_AON_EB                             0x0170
#define REG_AON_APB_PSCP_SOFT_RST                           0x0174
#define REG_AON_APB_PSCP_CTRL                               0x0178
#define REG_AON_APB_VECTOR_VDSP                             0x017C
#define REG_AON_APB_AON_SOC_USB_CTRL                        0x0190
#define REG_AON_APB_ESE_INT_MASK                            0x0194
#define REG_AON_APB_SOFT_RST_AON_ADD1                       0x01A0
#define REG_AON_APB_VDSP_INT_CTRL                           0x01A4
#define REG_AON_APB_ISE_SYS_CTRL                            0x01A8
#define REG_AON_APB_EB_AON_ADD1                             0x01B0
#define REG_AON_APB_DBG_DJTAG_CTRL                          0x01C0
#define REG_AON_APB_PAD_DBG_BUS_DATA_A                      0x01F0
#define REG_AON_APB_PAD_DBG_BUS_DATA_B                      0x01F4
#define REG_AON_APB_PAD_DBG_BUS_DATA_OUT                    0x01F8
#define REG_AON_APB_MBIST_EFUSE_CTRL                        0x01FC
#define REG_AON_APB_OTG_PHY_TUNE                            0x0200
#define REG_AON_APB_OTG_PHY_TEST                            0x0204
#define REG_AON_APB_OTG_PHY_CTRL                            0x0208
#define REG_AON_APB_OTG_CTRL0                               0x020C
#define REG_AON_APB_OTG_CTRL1                               0x0210
#define REG_AON_APB_USB_CLK_REF_SEL                         0x0214
#define REG_AON_APB_LVDSRF_CTRL                             0x0218
#define REG_AON_APB_THM0_CTRL                               0x021C
#define REG_AON_APB_THM1_CTRL                               0x0220
#define REG_AON_APB_THM2_CTRL                               0x0224
#define REG_AON_APB_THM3_CTRL                               0x0228
#define REG_AON_APB_OVERHEAT_CTRL                           0x022C
#define REG_AON_APB_PSCP_SIM1_TOP_CTRL                      0x0230
#define REG_AON_APB_PSCP_SIM2_TOP_CTRL                      0x0234
#define REG_AON_APB_PSCP_SIM3_TOP_CTRL                      0x0238
#define REG_AON_APB_AP_SIM_TOP_CTRL                         0x023C
#define REG_AON_APB_AUX0_CTRL                               0x0240
#define REG_AON_APB_AUX1_CTRL                               0x0244
#define REG_AON_APB_AUX2_CTRL                               0x0248
#define REG_AON_APB_PROBE_CTRL                              0x024C
#define REG_AON_APB_AON_MISC_CTRL_REG                       0x0250
#define REG_AON_APB_UFS_REF_CLK_CTRL                        0x0254
#define REG_AON_APB_APCPU_MONITOR_STATUS                    0x0280
#define REG_AON_APB_APCPU_CLUSTER_ATB_LPC_CTRL              0x028C
#define REG_AON_APB_APCPU_CLUSTER_APB_LPC_CTRL              0x0290
#define REG_AON_APB_APCPU_CLUSTER_GIC_LPC_CTRL              0x0294
#define REG_AON_APB_APCPU_GIC600_GIC_LPC_CTRL               0x0298
#define REG_AON_APB_APCPU_DBG_BLK_LPC_CTRL                  0x029C
#define REG_AON_APB_APCPU_TOP_MTX_LPC_CTRL                  0x0300
#define REG_AON_APB_APCPU_TOP_MTX_LPC_PU_NUM_CTRL           0x0304
#define REG_AON_APB_APCPU_MTX_LP_NUM_S0S1                   0x0308
#define REG_AON_APB_APCPU_MTX_LP_NUM_S2S3                   0x030C
#define REG_AON_APB_APCPU_MTX_LP_NUM_M1M2                   0x0310
#define REG_AON_APB_APCPU_MTX_LP_NUM_M3M4                   0x0314
#define REG_AON_APB_APCPU_AON_AB_LPC_CTRL                   0x0318
#define REG_AON_APB_APCPU_CLUSTER_SCU_LPC_CTRL              0x0320
#define REG_AON_APB_APCPU_DDR_AB_LPC_CTRL                   0x0324
#define REG_AON_APB_APCPU_QOS_CTRL                          0x0328
#define REG_AON_APB_MPLL_LIT_CTRL                           0x032C
#define REG_AON_APB_MPLL_MID_CTRL                           0x0330
#define REG_AON_APB_MPLL_BIG_CTRL                           0x0334
#define REG_AON_APB_MPLL_SCU_CTRL                           0x0338
#define REG_AON_APB_APCPU_URGENCY_CTRL                      0x033C
#define REG_AON_APB_DPLL_CTRL                               0x0340
#define REG_AON_APB_PUB_CLK_GATING_CTRL                     0x0344
#define REG_AON_APB_MIPI_CSI_POWER_CTRL                     0x0350
#define REG_AON_APB_AON_MTX_MAIN_LPC_CTRL                   0x0368
#define REG_AON_APB_AON_MTX_M0_LPC_CTRL                     0x036C
#define REG_AON_APB_AON_MTX_M1_LPC_CTRL                     0x0370
#define REG_AON_APB_AON_MTX_M2_LPC_CTRL                     0x0374
#define REG_AON_APB_AON_MTX_M3_LPC_CTRL                     0x0378
#define REG_AON_APB_AON_MTX_M4_LPC_CTRL                     0x037C
#define REG_AON_APB_AON_MTX_M5_LPC_CTRL                     0x0380
#define REG_AON_APB_AON_MTX_M6_LPC_CTRL                     0x0384
#define REG_AON_APB_AON_MTX_M7_LPC_CTRL                     0x0388
#define REG_AON_APB_AON_MTX_M8_LPC_CTRL                     0x038C
#define REG_AON_APB_AON_MTX_M9_LPC_CTRL                     0x0390
#define REG_AON_APB_AON_MTX_M11_LPC_CTRL                    0x0398
#define REG_AON_APB_AON_MTX_S0_LPC_CTRL                     0x039C
#define REG_AON_APB_AON_MTX_S1_LPC_CTRL                     0x03A0
#define REG_AON_APB_AON_MTX_S2_LPC_CTRL                     0x03A4
#define REG_AON_APB_AON_MTX_S3_LPC_CTRL                     0x03A8
#define REG_AON_APB_AON_MTX_S4_LPC_CTRL                     0x03AC
#define REG_AON_APB_AON_MTX_S5_LPC_CTRL                     0x03B0
#define REG_AON_APB_AON_MTX_S6_LPC_CTRL                     0x03B4
#define REG_AON_APB_AON_MTX_S7_LPC_CTRL                     0x03B8
#define REG_AON_APB_AON_MTX_S8_LPC_CTRL                     0x03BC
#define REG_AON_APB_AON_MTX_S9_LPC_CTRL                     0x03C0
#define REG_AON_APB_AON_MTX_S10_LPC_CTRL                    0x03C4
#define REG_AON_APB_AON_MTX_S11_LPC_CTRL                    0x03C8
#define REG_AON_APB_AON_MTX_S12_LPC_CTRL                    0x03CC
#define REG_AON_APB_AON_MTX_S13_LPC_CTRL                    0x03D0
#define REG_AON_APB_AON_MTX_S14_LPC_CTRL                    0x03D4
#define REG_AON_APB_AON_MTX_S15_LPC_CTRL                    0x03D8
#define REG_AON_APB_AON_MTX_S16_LPC_CTRL                    0x03DC
#define REG_AON_APB_AON_MTX_S17_LPC_CTRL                    0x03E0
#define REG_AON_APB_AUDCP2EMC_ASYNC_BRG_LPC_CTRL            0x03E4
#define REG_AON_APB_AI2EMC_ASYNC_BRG_LPC_CTRL               0x03E8
#define REG_AON_APB_AP2EMC_ASYNC_BRG_LPC_CTRL               0x03EC
#define REG_AON_APB_APCPU2EMC_ASYNC_BRG_LPC_CTRL            0x03F0
#define REG_AON_APB_MMLL2EMC_ASYNC_BRG_LPC_CTRL             0x03F4
#define REG_AON_APB_DPU2EMC_ASYNC_BRG_LPC_CTRL              0x03F8
#define REG_AON_APB_DPU12EMC_ASYNC_BRG_LPC_CTRL             0x03FC
#define REG_AON_APB_GPU2EMC_ASYNC_BRG_LPC_CTRL              0x0400
#define REG_AON_APB_IPA2EMC_ASYNC_BRG_LPC_CTRL              0x0404
#define REG_AON_APB_ISE2EMC_ASYNC_BRG_LPC_CTRL              0x0408
#define REG_AON_APB_MMHB2EMC_ASYNC_BRG_LPC_CTRL             0x040C
#define REG_AON_APB_PCIE2EMC_ASYNC_BRG_LPC_CTRL             0x0410
#define REG_AON_APB_PHYCP2EMC_ASYNC_BRG_LPC_CTRL            0x0414
#define REG_AON_APB_PHYCP_ACC2EMC_ASYNC_BRG_LPC_CTRL        0x0418
#define REG_AON_APB_PSCP2EMC_ASYNC_BRG_LPC_CTRL             0x041C
#define REG_AON_APB_PSCP_ACC2EMC_ASYNC_BRG_LPC_CTRL         0x0420
#define REG_AON_APB_VPU2EMC_ASYNC_BRG_LPC_CTRL              0x0424
#define REG_AON_APB_AON2EMC_ASYNC_BRG_LPC_CTRL              0x0428
#define REG_AON_APB_AON2AP_ASYNC_BRG_LPC_CTRL               0x0430
#define REG_AON_APB_AON2DPU_ASYNC_BRG_LPC_CTRL              0x0434
#define REG_AON_APB_AON2IPA_ASYNC_BRG_LPC_CTRL              0x0438
#define REG_AON_APB_AON2MM_ASYNC_BRG_LPC_CTRL               0x043C
#define REG_AON_APB_AON2PCIE_ASYNC_BRG_LPC_CTRL             0x0440
#define REG_AON_APB_AON2AI_ASYNC_BRG_LPC_CTRL               0x0444
#define REG_AON_APB_AON2AUD_ASYNC_BRG_LPC_CTRL              0x0448
#define REG_AON_APB_AON2GPU_ASYNC_BRG_LPC_CTRL              0x044C
#define REG_AON_APB_AON2PUB_ASYNC_BRG_LPC_CTRL              0x0450
#define REG_AON_APB_IPA2PCIE_ASYNC_BRG_LPC_CTRL             0x0454
#define REG_AON_APB_IPA2PSCP_ASYNC_BRG_LPC_CTRL             0x045C
#define REG_AON_APB_PCIE2IPA_ASYNC_BRG_LPC_CTRL             0x0460
#define REG_AON_APB_PHYCP2IPA_ASYNC_BRG_LPC_CTRL            0x0464
#define REG_AON_APB_PSCP2IPA_ASYNC_BRG_LPC_CTRL             0x0468
#define REG_AON_APB_USB2AON_ASYNC_BRG_LPC_CTRL              0x046C
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL0                  0x0500
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL1                  0x0504
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL2                  0x0508
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL3                  0x050C
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL4                  0x0510
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL5                  0x0514
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL6                  0x0518
#define REG_AON_APB_APCPU_INT_ENABLE_CTRL7                  0x051C
#define REG_AON_APB_SDIO0_CTRL_REG                          0x0520
#define REG_AON_APB_SDIO1_CTRL_REG                          0x0524
#define REG_AON_APB_SDIO2_CTRL_REG                          0x0528
#define REG_AON_APB_EMMC_CTRL_REG                           0x052C
#define REG_AON_APB_WDG_RST_FLAG                            0x0A24
#define REG_AON_APB_BOND_OPT0                               0x0A3C
#define REG_AON_APB_DEVICE_LIFE_CYCLE                       0x0A40
#define REG_AON_APB_RES_REG0                                0x0A44
#define REG_AON_APB_RES_REG1                                0x0A48
#define REG_AON_APB_ANA_INT_POL_SEL                         0x0A4C
#define REG_AON_APB_AON_MTX_PROT_CFG                        0x0A58
#define REG_AON_APB_PLL_LOCK_OUT_SEL                        0x0A64
#define REG_AON_APB_LEAKAGE_MAGIC_WORD                      0x0B00
#define REG_AON_APB_LEAKAGE_SWITCH                          0x0B04
#define REG_AON_APB_FUNC_TEST_BOOT_ADDR                     0x0B10
#define REG_AON_APB_CGM_RESCUE                              0x0B14
#define REG_AON_APB_AON_SDIO                                0x0B2C
#define REG_AON_APB_ANALOG_PD_STATUS0                       0x0B30
#define REG_AON_APB_ANALOG_PD_STATUS1                       0x0B34
#define REG_AON_APB_ANALOG_PD_STATUS2                       0x0B38
#define REG_AON_APB_CH_WAKEUP_MASK_EN0                      0x0B80
#define REG_AON_APB_CH_WAKEUP_MASK_EN1                      0x0B84
#define REG_AON_APB_SP_WAKEUP_MASK_EN0                      0x0B88
#define REG_AON_APB_SP_WAKEUP_MASK_EN1                      0x0B8C
#define REG_AON_APB_SP_WAKEUP_MASK_EN2                      0x0B90
#define REG_AON_APB_SDIO_EMMC_POWER_STATUS                  0x0B9C
#define REG_AON_APB_SDIO_EMMC_POWER_STATUS_1                0x0BA0
#define REG_AON_APB_SCC_DBG_BUS                             0x0C00
#define REG_AON_APB_AON_FUNC_CTRL_0                         0x0C04
#define REG_AON_APB_AON_FUNC_CTRL_1                         0x0C08
#define REG_AON_APB_DP_HPD                                  0x0C0C
#define REG_AON_APB_RFSPI_CTRL                              0x0C10
#define REG_AON_APB_UFSHC_CTRL                              0x0C14
#define REG_AON_APB_PHYCP_FUNC_CTRL                         0x0C18
#define REG_AON_APB_MIPI_DSI8_CTRL                          0x0C30
#define REG_AON_APB_RPLL_CTRL_REG0                          0x0C34
#define REG_AON_APB_RPLL_CTRL_REG1                          0x0C38
#define REG_AON_APB_RPLL_CTRL_REG2                          0x0C3C
#define REG_AON_APB_RPLL_CTRL_REG3                          0x0C40
#define REG_AON_APB_RPLL_CTRL_ARRAY_SEL                     0x0C48
#define REG_AON_APB_PSCP_CP_TW_CTRL                         0x0C50
#define REG_AON_APB_PSCP_BOOT_VECTOR                        0x0C54
#define REG_AON_APB_AON_APB_CGM_GATE_AUTO_SEL0              0x0C60
#define REG_AON_APB_AON_APB_CGM_GATE_AUTO_SEL1              0x0C64
#define REG_AON_APB_AON_APB_CGM_GATE_AUTO_SEL2              0x0C68
#define REG_AON_APB_AON_APB_CGM_GATE_AUTO_SEL3              0x0C6C
#define REG_AON_APB_AON_APB_CGM_GATE_FORCE_EN0              0x0C70
#define REG_AON_APB_AON_APB_CGM_GATE_FORCE_EN1              0x0C74
#define REG_AON_APB_AON_APB_CGM_GATE_FORCE_EN2              0x0C78
#define REG_AON_APB_AON_APB_CGM_GATE_FORCE_EN3              0x0C7C
#define REG_AON_APB_GLB_BUS_CGM_GATE_AUTO_SEL               0x0C80
#define REG_AON_APB_GLB_BUS_CGM_GATE_FORCE_EN               0x0C84
#define REG_AON_APB_RC6M_CFG0                               0x0C88
#define REG_AON_APB_RC6M_CFG1                               0x0C8C
#define REG_AON_APB_RC60M_CFG0                              0x0C90
#define REG_AON_APB_RC60M_CFG1                              0x0C94
#define REG_AON_APB_DDCPLL_CTRL                             0x0C98
#define REG_AON_APB_URGENCY_REG                             0x0C9C
#define REG_AON_APB_AQOS_REG                                0x0CA0
#define REG_AON_APB_RC150M_CFG0                             0x0CA4
#define REG_AON_APB_RC100M_CFG1                             0x0CA8
#define REG_AON_APB_PHY_CR8_REG                             0x0CB0
#define REG_AON_APB_FORCE_DIVN_ON                           0x0CB4
#define REG_AON_APB_PHY_CP_TW_REG                           0x0CC0
#define REG_AON_APB_PHY_CP_ROBU_CLK_CTRL                    0x0CC4
#define REG_AON_APB_PS_CP_ROBU_CLK_CTRL                     0x0CC8
#define REG_AON_APB_PHYCP_CGM_XO_EB                         0x0CD0
#define REG_AON_APB_DDC_CTRL_EB                             0x0CD4
#define REG_AON_APB_IPA_ACCESS_CFG                          0x0CD8
#define REG_AON_APB_AON_TMR_RST                             0x0CE0
#define REG_AON_APB_RCO150M_TEST_FR_EN                      0x0CE4
#define REG_AON_APB_UFSDEV_REG                              0x0CE8
#define REG_AON_APB_RST_ASYNCB_REG                          0x0CEC
#define REG_AON_APB_BUSMON_EB_AON_MAIN_MTX                  0x0CF0
#define REG_AON_APB_PSCP_CR8_LOW_POWER_DEBUG                0x0CF4
#define REG_AON_APB_PHYCP_CR8_LOW_POWER_DEBUG               0x0CF8
#define REG_AON_APB_USB31PLL_CTRL_MISC                      0x0CFC
#define REG_AON_APB_RFFE_MUX_PHYCP_AON_0_REG                0x0D00
#define REG_AON_APB_RFFE_MUX_PHYCP_AON_1_REG                0x0D04
#define REG_AON_APB_PHYCP_DBG_FRC_ON                        0x0D08
#define REG_AON_APB_LVDS_PHY_EN                             0x0D0C
#define REG_AON_APB_USB31_CTRL                              0x0D10
#define REG_AON_APB_USB31DPCOMBPHY_CTRL                     0x0D14
#define REG_AON_APB_AUD_ADDX_SEL                            0x0D18
#define REG_AON_APB_AXI_LP_CTRL_DISABLE                     0x0D1C
#define REG_AON_APB_AUX3_CTRL                               0x0D20
#define REG_AON_APB_LCM_RSTN                                0x0D24
#define REG_AON_APB_ACCESS_EN_REG                           0x0D28
#define REG_AON_APB_ANLG_PHY_G12                            0x0D2C
#define REG_AON_APB_CDMA_INT_REQ_ENABLE                     0x0D30
#define REG_AON_APB_PSCP_SIM1_CTRL                          0x0D34
#define REG_AON_APB_BW_VOTE_CTRL                            0x0D38
#define REG_AON_APB_PUB_CFG_EARLY_RESP_CTRL                 0x0D3C
#define REG_AON_APB_RESERVE_H                               0x0FE8
#define REG_AON_APB_RESERVE_L                               0x0FEC
#define REG_GPU_APB_RST                                     0x0000
#define REG_GPU_APB_GPU_PDC_CONTROL_STACK0                  0x002C
#define REG_GPU_APB_GPU_PDC_CONTROL_STACK1                  0x0030
#define REG_GPU_APB_GPU_PDC_CONTROL_STACK2                  0x0034
#define REG_GPU_APB_GPU_PDC_CONTROL_STACK3                  0x0038
#define REG_PMU_APB_AON_MEM_CTRL                            0x0000
#define REG_PMU_APB_MEM_AUTO_SD_CFG                         0x0004
#define REG_PMU_APB_MEM_AUTO_SLP_CFG                        0x0010
#define REG_PMU_APB_MEM_SD_CFG                              0x001C
#define REG_PMU_APB_MEM_SLP_CFG                             0x0028
#define REG_PMU_APB_RAM_PD_EN_CTRL                          0x0034
#define REG_PMU_APB_RAM_SLP_EN_CTRL                         0x003C
#define REG_PMU_APB_RAM_FORCE_PD_CFG_0                      0x0044
#define REG_PMU_APB_RAM_FORCE_PD_CFG_1                      0x0048
#define REG_PMU_APB_RAM_FORCE_PD_CFG_2                      0x004C
#define REG_PMU_APB_RAM_FORCE_SLP_CFG                       0x0054
#define REG_PMU_APB_RAM_FORCE_ON_CFG                        0x0060
#define REG_PMU_APB_SRAM_DLY_CTRL_CFG                       0x006C
#define REG_PMU_APB_CDMA_PROC0_RAM_CFG                      0x0070
#define REG_PMU_APB_PHY_CP_UNI_RFT_RAM_CFG                  0x0074
#define REG_PMU_APB_USB_PHY_RAM_WITH_DS_RAM_CFG             0x0078
#define REG_PMU_APB_PCIE3_PHY_RAM_WITH_DS_RAM_CFG           0x007C
#define REG_PMU_APB_ISE_AON_RAM_CFG                         0x0080
#define REG_PMU_APB_RFTI_RAM_CFG                            0x0084
#define REG_PMU_APB_UFS_PHY_RAM_RAM_CFG                     0x0088
#define REG_PMU_APB_APCPU_CORE_WAKEUP_EN                    0x008C
#define REG_PMU_APB_APCPU_SOFT_INT_GEN                      0x0090
#define REG_PMU_APB_APCPU_CORE_FORCE_STOP                   0x0094
#define REG_PMU_APB_APCPU_CSYSPWRUP_WAKEUP_EN_CFG           0x0098
#define REG_PMU_APB_ANALOG_PHY_PWRDOWN_CFG                  0x009C
#define REG_PMU_APB_ANALOG_PHY_PWRON_CFG                    0x00A0
#define REG_PMU_APB_ANALOG_PHY_PWR_DLY_CFG                  0x00A4
#define REG_PMU_APB_SNPS_USBC_SLP_CTRL                      0x00A8
#define REG_PMU_APB_SNPS_PCIE3_SLP_CTRL                     0x00AC
#define REG_PMU_APB_DDC_SLP_CFG                             0x00F0
#define REG_PMU_APB_SNPS_PHY_PWR_STABLE                     0x00F4
#define REG_PMU_APB_BISR_FORCE_SEL_0                        0x00F8
#define REG_PMU_APB_BISR_FORCE_SEL_1                        0x00FC
#define REG_PMU_APB_BISR_FORCE_SEL_2                        0x0100
#define REG_PMU_APB_BISR_BYP_CFG_0                          0x0108
#define REG_PMU_APB_BISR_BYP_CFG_1                          0x010C
#define REG_PMU_APB_BISR_BYP_CFG_2                          0x0110
#define REG_PMU_APB_BISR_EN_CFG_0                           0x0118
#define REG_PMU_APB_BISR_EN_CFG_1                           0x011C
#define REG_PMU_APB_BISR_EN_CFG_2                           0x0120
#define REG_PMU_APB_BISR_DONE_STATUS_0                      0x0128
#define REG_PMU_APB_BISR_DONE_STATUS_1                      0x012C
#define REG_PMU_APB_BISR_DONE_STATUS_2                      0x0130
#define REG_PMU_APB_BISR_BUSY_STATUS_0                      0x0138
#define REG_PMU_APB_BISR_BUSY_STATUS_1                      0x013C
#define REG_PMU_APB_BISR_BUSY_STATUS_2                      0x0140
#define REG_PMU_APB_COUPLE_EN_CFG                           0x0148
#define REG_PMU_APB_DVFS_BLOCK_SHUTDOWN_CFG                 0x014C
#define REG_PMU_APB_DCDC_CPU0_PWR_DLY_CFG                   0x0150
#define REG_PMU_APB_DCDC_CPU1_PWR_DLY_CFG                   0x0154
#define REG_PMU_APB_DCDC_CPU2_PWR_DLY_CFG                   0x0158
#define REG_PMU_APB_PD_DCDC_CPU1_DCDC_CFG                   0x017C
#define REG_PMU_APB_APCPU_CORE0_DSLP_ENA                    0x01B8
#define REG_PMU_APB_APCPU_CORE1_DSLP_ENA                    0x01BC
#define REG_PMU_APB_APCPU_CORE2_DSLP_ENA                    0x01C0
#define REG_PMU_APB_APCPU_CORE3_DSLP_ENA                    0x01C4
#define REG_PMU_APB_APCPU_CORE4_DSLP_ENA                    0x01C8
#define REG_PMU_APB_APCPU_CORE5_DSLP_ENA                    0x01CC
#define REG_PMU_APB_APCPU_CORE6_DSLP_ENA                    0x01D0
#define REG_PMU_APB_APCPU_CORE7_DSLP_ENA                    0x01D4
#define REG_PMU_APB_AUD_CEVA_DSLP_ENA                       0x01F8
#define REG_PMU_APB_VDSP_BLK_DSLP_ENA                       0x01FC
#define REG_PMU_APB_CR8_PHY_TOP_DSLP_ENA                    0x0204
#define REG_PMU_APB_PCIE_DSLP_ENA                           0x0214
#define REG_PMU_APB_APCPU_CORE0_INT_DISABLE                 0x0218
#define REG_PMU_APB_APCPU_CORE1_INT_DISABLE                 0x021C
#define REG_PMU_APB_APCPU_CORE2_INT_DISABLE                 0x0220
#define REG_PMU_APB_APCPU_CORE3_INT_DISABLE                 0x0224
#define REG_PMU_APB_APCPU_CORE4_INT_DISABLE                 0x0228
#define REG_PMU_APB_APCPU_CORE5_INT_DISABLE                 0x022C
#define REG_PMU_APB_APCPU_CORE6_INT_DISABLE                 0x0230
#define REG_PMU_APB_APCPU_CORE7_INT_DISABLE                 0x0234
#define REG_PMU_APB_AUD_CEVA_CORE_INT_DISABLE               0x0258
#define REG_PMU_APB_VDSP_BLK_CORE_INT_DISABLE               0x025C
#define REG_PMU_APB_CR8_PHY_TOP_CORE_INT_DISABLE            0x0264
#define REG_PMU_APB_GIC_CFG                                 0x0278
#define REG_PMU_APB_PD_AP_CFG_0                             0x027C
#define REG_PMU_APB_PD_APCPU_TOP_CFG_0                      0x0280
#define REG_PMU_APB_PD_APCPU_CORE0_CFG_0                    0x0284
#define REG_PMU_APB_PD_APCPU_CORE1_CFG_0                    0x0288
#define REG_PMU_APB_PD_APCPU_CORE2_CFG_0                    0x028C
#define REG_PMU_APB_PD_APCPU_CORE3_CFG_0                    0x0290
#define REG_PMU_APB_PD_APCPU_CORE4_CFG_0                    0x0294
#define REG_PMU_APB_PD_APCPU_CORE5_CFG_0                    0x0298
#define REG_PMU_APB_PD_APCPU_CORE6_CFG_0                    0x029C
#define REG_PMU_APB_PD_APCPU_CORE7_CFG_0                    0x02A0
#define REG_PMU_APB_PD_GPU_CFG_0                            0x02C4
#define REG_PMU_APB_PD_GPU_CORE0_CFG_0                      0x02C8
#define REG_PMU_APB_PD_GPU_CORE1_CFG_0                      0x02CC
#define REG_PMU_APB_PD_GPU_CORE2_CFG_0                      0x02D0
#define REG_PMU_APB_PD_GPU_CORE3_CFG_0                      0x02D4
#define REG_PMU_APB_PD_CAMERA_CFG_0                         0x02E8
#define REG_PMU_APB_PD_DCAM_BLK_CFG_0                       0x02EC
#define REG_PMU_APB_PD_ISP_BLK_CFG_0                        0x02F4
#define REG_PMU_APB_PD_VDSP_BLK_CFG_0                       0x02FC
#define REG_PMU_APB_PD_DPU_VSP_CFG_0                        0x0308
#define REG_PMU_APB_PD_VENC0_CFG_0                          0x030C
#define REG_PMU_APB_PD_VENC1_CFG_0                          0x0310
#define REG_PMU_APB_PD_VDEC_CFG_0                           0x0314
#define REG_PMU_APB_PD_AI_CFG_0                             0x0320
#define REG_PMU_APB_PD_PS_CP_CFG_0                          0x0330
#define REG_PMU_APB_PD_PHY_CP_CFG_0                         0x0344
#define REG_PMU_APB_PD_CR8_PHY_TOP_CFG_0                    0x0348
#define REG_PMU_APB_PD_TD_CFG_0                             0x0354
#define REG_PMU_APB_PD_LW_PROC_CFG_0                        0x0358
#define REG_PMU_APB_PD_LCE_CFG_0                            0x035C
#define REG_PMU_APB_PD_DPFEC_CFG_0                          0x0360
#define REG_PMU_APB_PD_WCE_CFG_0                            0x0364
#define REG_PMU_APB_PD_NR_DL_TOP_CFG_0                      0x0374
#define REG_PMU_APB_PD_NR_PDS_CFG_0                         0x0378
#define REG_PMU_APB_PD_NR_SPP_CFG_0                         0x037C
#define REG_PMU_APB_PD_NR_CST_CFG_0                         0x0380
#define REG_PMU_APB_PD_UNI_TOP_CFG_0                        0x038C
#define REG_PMU_APB_PD_CDMA_PROC0_CFG_0                     0x03A0
#define REG_PMU_APB_PD_CDMA_PROC1_CFG_0                     0x03A4
#define REG_PMU_APB_PD_AUDIO_CFG_0                          0x03D0
#define REG_PMU_APB_PD_AUD_CEVA_CFG_0                       0x03D4
#define REG_PMU_APB_PD_IPA_CFG_0                            0x03E0
#define REG_PMU_APB_PD_DPU_DP_CFG_0                         0x03E4
#define REG_PMU_APB_PD_PCIE_CFG_0                           0x03E8
#define REG_PMU_APB_PD_ISE_CFG_0                            0x03F0
#define REG_PMU_APB_PD_PUB_CFG_0                            0x03F8
#define REG_PMU_APB_RAM_PWR_DLY_CFG_0                       0x047C
#define REG_PMU_APB_RAM_PWR_DLY_CFG_1                       0x0480
#define REG_PMU_APB_RAM_PWR_DLY_CFG_2                       0x0484
#define REG_PMU_APB_RAM_PWR_DLY_CFG_4                       0x048C
#define REG_PMU_APB_RAM_PWR_DLY_CFG_5                       0x0490
#define REG_PMU_APB_RAM_PWR_DLY_CFG_6                       0x0494
#define REG_PMU_APB_RAM_PWR_DLY_CFG_7                       0x0498
#define REG_PMU_APB_RAM_PWR_DLY_CFG_8                       0x049C
#define REG_PMU_APB_RAM_PWR_DLY_CFG_9                       0x04A0
#define REG_PMU_APB_RAM_PWR_DLY_CFG_10                      0x04A4
#define REG_PMU_APB_RAM_PWR_DLY_CFG_11                      0x04A8
#define REG_PMU_APB_RAM_PWR_DLY_CFG_12                      0x04AC
#define REG_PMU_APB_RAM_PWR_DLY_CFG_13                      0x04B0
#define REG_PMU_APB_RAM_PWR_DLY_CFG_14                      0x04B4
#define REG_PMU_APB_RAM_PWR_DLY_CFG_15                      0x04B8
#define REG_PMU_APB_RAM_PWR_DLY_CFG_16                      0x04BC
#define REG_PMU_APB_RAM_PWR_DLY_CFG_17                      0x04C0
#define REG_PMU_APB_RAM_PWR_DLY_CFG_18                      0x04C4
#define REG_PMU_APB_RAM_PWR_DLY_CFG_21                      0x04D0
#define REG_PMU_APB_RAM_PWR_DLY_CFG_22                      0x04D4
#define REG_PMU_APB_RAM_PWR_DLY_CFG_23                      0x04D8
#define REG_PMU_APB_PWR_DBG_PARAMETER                       0x04EC
#define REG_PMU_APB_PWR_STATUS_DBG_0                        0x04F0
#define REG_PMU_APB_PWR_STATUS_DBG_1                        0x04F4
#define REG_PMU_APB_PWR_STATUS_DBG_2                        0x04F8
#define REG_PMU_APB_PWR_STATUS_DBG_4                        0x0500
#define REG_PMU_APB_PWR_STATUS_DBG_5                        0x0504
#define REG_PMU_APB_PWR_STATUS_DBG_6                        0x0508
#define REG_PMU_APB_PWR_STATUS_DBG_7                        0x050C
#define REG_PMU_APB_PWR_STATUS_DBG_8                        0x0510
#define REG_PMU_APB_PWR_STATUS_DBG_9                        0x0514
#define REG_PMU_APB_PWR_STATUS_DBG_10                       0x0518
#define REG_PMU_APB_PWR_STATUS_DBG_11                       0x051C
#define REG_PMU_APB_PWR_STATUS_DBG_12                       0x0520
#define REG_PMU_APB_PWR_STATUS_DBG_13                       0x0524
#define REG_PMU_APB_PWR_STATUS_DBG_14                       0x0528
#define REG_PMU_APB_PWR_STATUS_DBG_15                       0x052C
#define REG_PMU_APB_PWR_STATUS_DBG_16                       0x0530
#define REG_PMU_APB_PWR_STATUS_DBG_17                       0x0534
#define REG_PMU_APB_PWR_STATUS_DBG_18                       0x0538
#define REG_PMU_APB_PWR_STATUS_DBG_21                       0x0544
#define REG_PMU_APB_PWR_STATUS_DBG_22                       0x0548
#define REG_PMU_APB_PWR_STATUS_DBG_23                       0x054C
#define REG_PMU_APB_DPU_VSP_ANALOG_WRAP_ISO_RST_CTRL        0x0560
#define REG_PMU_APB_CAMERA_ANALOG_WRAP_ISO_RST_CTRL         0x0564
#define REG_PMU_APB_APCPU_C0_SIMD_RET_MODE                  0x05A0
#define REG_PMU_APB_APCPU_C1_SIMD_RET_MODE                  0x05A4
#define REG_PMU_APB_APCPU_C2_SIMD_RET_MODE                  0x05A8
#define REG_PMU_APB_APCPU_C3_SIMD_RET_MODE                  0x05AC
#define REG_PMU_APB_APCPU_C4_SIMD_RET_MODE                  0x05B0
#define REG_PMU_APB_APCPU_C5_SIMD_RET_MODE                  0x05B4
#define REG_PMU_APB_APCPU_C6_SIMD_RET_MODE                  0x05B8
#define REG_PMU_APB_APCPU_C7_SIMD_RET_MODE                  0x05BC
#define REG_PMU_APB_APCPU_CORE0_SW_PACTIVE                  0x05E0
#define REG_PMU_APB_APCPU_CORE1_SW_PACTIVE                  0x05E4
#define REG_PMU_APB_APCPU_CORE2_SW_PACTIVE                  0x05E8
#define REG_PMU_APB_APCPU_CORE3_SW_PACTIVE                  0x05EC
#define REG_PMU_APB_APCPU_CORE4_SW_PACTIVE                  0x05F0
#define REG_PMU_APB_APCPU_CORE5_SW_PACTIVE                  0x05F4
#define REG_PMU_APB_APCPU_CORE6_SW_PACTIVE                  0x05F8
#define REG_PMU_APB_APCPU_CORE7_SW_PACTIVE                  0x05FC
#define REG_PMU_APB_APCPU_CLUSTER_SW_PACTIVE                0x0620
#define REG_PMU_APB_APCPU_CORE0_SW_PCHANNEL_HANDSHAKE       0x0624
#define REG_PMU_APB_APCPU_CORE1_SW_PCHANNEL_HANDSHAKE       0x0628
#define REG_PMU_APB_APCPU_CORE2_SW_PCHANNEL_HANDSHAKE       0x062C
#define REG_PMU_APB_APCPU_CORE3_SW_PCHANNEL_HANDSHAKE       0x0630
#define REG_PMU_APB_APCPU_CORE4_SW_PCHANNEL_HANDSHAKE       0x0634
#define REG_PMU_APB_APCPU_CORE5_SW_PCHANNEL_HANDSHAKE       0x0638
#define REG_PMU_APB_APCPU_CORE6_SW_PCHANNEL_HANDSHAKE       0x063C
#define REG_PMU_APB_APCPU_CORE7_SW_PCHANNEL_HANDSHAKE       0x0640
#define REG_PMU_APB_APCPU_CLUSTER_SW_PCHANNEL_HANDSHAKE     0x0664
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_INF         0x0668
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_INF         0x066C
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_INF         0x0670
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE3_INF         0x0674
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE4_INF         0x0678
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE5_INF         0x067C
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE6_INF         0x0680
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7_INF         0x0684
#define REG_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_INF       0x06A8
#define REG_PMU_APB_APCPU_MODE_ST_CFG0                      0x06AC
#define REG_PMU_APB_APCPU_MODE_ST_CFG1                      0x06B0
#define REG_PMU_APB_APCPU_MODE_ST_CFG2                      0x06B4
#define REG_PMU_APB_APCPU_MODE_ST_CFG3                      0x06B8
#define REG_PMU_APB_APCPU_CORINTH_SCU_CLK_GATE_CFG          0x06BC
#define REG_PMU_APB_APCPU_DENY_TIME_THRESHOLD_CFG           0x06C0
#define REG_PMU_APB_APCPU_MODE_ST_CGM_EN_CFG                0x06C4
#define REG_PMU_APB_APCPU_MODE_ST_FRC_ON_CFG                0x06C8
#define REG_PMU_APB_APCPU_SOFT_RST_TYPE_CFG                 0x06CC
#define REG_PMU_APB_DEBUG_RECOV_TYPE_CFG                    0x06D0
#define REG_PMU_APB_OFF_EMU_CLR_IN_DISABLE_CFG              0x06D4
#define REG_PMU_APB_OFF_EMU_TO_OFF_CFG                      0x06D8
#define REG_PMU_APB_WDG_TRIG_DBG_RECOV_CFG                  0x06DC
#define REG_PMU_APB_APCPU_CORE_ON_DISABLE_GEN               0x06E0
#define REG_PMU_APB_SOFTWARE_APCPU_PACTIVE_ENABLE           0x06E4
#define REG_PMU_APB_SOFTWARE_APCPU_PCHANNEL_HANDSHAKE_ENABLE 0x06E8
#define REG_PMU_APB_INT_REQ_APCPU_MODE_ST_ENABLE            0x06EC
#define REG_PMU_APB_INT_REQ_APCPU_MODE_ST_CLR               0x06F0
#define REG_PMU_APB_INT_REQ_APCPU_MODE_ST_RECORD            0x06F4
#define REG_PMU_APB_APCPU_WFI_MARK                          0x06F8
#define REG_PMU_APB_DEBUG_STATE_MARK                        0x06FC
#define REG_PMU_APB_APCPU_MODE_STATE_0                      0x0700
#define REG_PMU_APB_APCPU_MODE_STATE_1                      0x0704
#define REG_PMU_APB_APCPU_MODE_STATE_4                      0x0710
#define REG_PMU_APB_APCPU_PCHANNEL_STATE_0                  0x0714
#define REG_PMU_APB_APCPU_PCHANNEL_STATE_2                  0x071C
#define REG_PMU_APB_SLEEP_XTLON_CTRL                        0x0744
#define REG_PMU_APB_PWR_CNT_WAIT_CFG_0                      0x0748
#define REG_PMU_APB_PWR_CNT_WAIT_CFG_1                      0x074C
#define REG_PMU_APB_PWR_CNT_WAIT_CFG_2                      0x0750
#define REG_PMU_APB_PWR_CNT_WAIT_CFG_4                      0x0758
#define REG_PMU_APB_SP_CLK_GATE_BYP_CFG                     0x0760
#define REG_PMU_APB_CH_CLK_GATE_BYP_CFG                     0x0764
#define REG_PMU_APB_AP_DSLP_ENA                             0x0770
#define REG_PMU_APB_PS_CP_DSLP_ENA                          0x0774
#define REG_PMU_APB_PHY_CP_DSLP_ENA                         0x0778
#define REG_PMU_APB_AUDIO_DSLP_ENA                          0x077C
#define REG_PMU_APB_IPA_DSLP_ENA                            0x0780
#define REG_PMU_APB_ISE_DSLP_ENA                            0x0784
#define REG_PMU_APB_SP_DSLP_ENA                             0x0790
#define REG_PMU_APB_CH_DSLP_ENA                             0x0794
#define REG_PMU_APB_CDMA_PROC0_DSLP_ENA                     0x07B0
#define REG_PMU_APB_APCPU_TOP_DSLP_ENA                      0x07BC
#define REG_PMU_APB_PS_CP_CORE_INT_DISABLE                  0x07F0
#define REG_PMU_APB_LIGHT_SLEEP_ENABLE                      0x0808
#define REG_PMU_APB_PUB_DEEP_SLEEP_ENA                      0x080C
#define REG_PMU_APB_LIGHT_SLEEP_WAKEUP_EN                   0x0810
#define REG_PMU_APB_PUB_DEEP_SLEEP_WAKEUP_EN                0x0814
#define REG_PMU_APB_FORCE_DEEP_SLEEP_CFG_0                  0x0818
#define REG_PMU_APB_FORCE_DEEP_SLEEP_CFG_1                  0x081C
#define REG_PMU_APB_FORCE_PUB_DEEP_SLEEP_CFG                0x0820
#define REG_PMU_APB_FORCE_SYSTEM_SLEEP_CFG_0                0x0824
#define REG_PMU_APB_FORCE_SYSTEM_SLEEP_CFG_1                0x0828
#define REG_PMU_APB_ALL_FORCE_SYSTEM_SLEEP_CFG              0x082C
#define REG_PMU_APB_FORCE_LIGHT_SLEEP_CFG_0                 0x0830
#define REG_PMU_APB_FORCE_LIGHT_SLEEP_CFG_1                 0x0834
#define REG_PMU_APB_REG_SYS_DDR_PWR_HS_ACK_0                0x0838
#define REG_PMU_APB_REG_SYS_DDR_PWR_HS_ACK_1                0x083C
#define REG_PMU_APB_REG_SYS_SYS_PWR_HS_ACK_0                0x0844
#define REG_PMU_APB_DEEP_SLEEP_MON_0                        0x0850
#define REG_PMU_APB_DEEP_SLEEP_MON_1                        0x0854
#define REG_PMU_APB_LIGHT_SLEEP_MON_0                       0x0858
#define REG_PMU_APB_LIGHT_SLEEP_MON_1                       0x085C
#define REG_PMU_APB_SLEEP_STATUS_0                          0x0860
#define REG_PMU_APB_SLEEP_STATUS_1                          0x0864
#define REG_PMU_APB_SLEEP_STATUS_2                          0x0868
#define REG_PMU_APB_UFS_PWR_GATE_BYP_CFG                    0x0870
#define REG_PMU_APB_BAT_LOST_MAGIC_WORD                     0x0874
#define REG_PMU_APB_NOM_VOLTAGE_FLAG_CTRL                   0x0878
#define REG_PMU_APB_ISE_NFC_DEEP_TYPE_CTRL                  0x087C
#define REG_PMU_APB_AON2AUDIO_PWR_HS_PRE_DONE               0x0880
#define REG_PMU_APB_DDR_SLEEP_WAIT_CNT                      0x08AC
#define REG_PMU_APB_PUB_SLEEP_BYPASS_CFG                    0x08B0
#define REG_PMU_APB_DDR_OP_MODE_CFG                         0x08B4
#define REG_PMU_APB_DDR_PHY_RET_CFG                         0x08B8
#define REG_PMU_APB_PUB_ACC_RDY                             0x08BC
#define REG_PMU_APB_DDR_SLEEP_CTRL                          0x08C0
#define REG_PMU_APB_DDR_SLP_STATUS                          0x08C4
#define REG_PMU_APB_PUB_VOL_DOWN_CFG                        0x08C8
#define REG_PMU_APB_SMART_LIGHT_SLEEP_ENABLE                0x08CC
#define REG_PMU_APB_PUB_AUTO_LIGHT_SLEEP_ENABLE             0x08D0
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_0                   0x08D4
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_1                   0x08D8
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_2                   0x08DC
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_3                   0x08E0
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_5                   0x08E8
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_6                   0x08EC
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_7                   0x08F0
#define REG_PMU_APB_PUB_DEEP_SLEEP_POLL_8                   0x08F4
#define REG_PMU_APB_PUB_DFS_FRQ_SEL                         0x0904
#define REG_PMU_APB_PUB_DEEP_SLEEP_SEL                      0x0908
#define REG_PMU_APB_SP_ACCESS_DDR_CFG                       0x090C
#define REG_PMU_APB_CH_ACCESS_DDR_CFG                       0x0910
#define REG_PMU_APB_FIREWALL_WAKEUP_PUB                     0x092C
#define REG_PMU_APB_DPLL0_CNT_DONE_BYP                      0x0934
#define REG_PMU_APB_DPLL1_CNT_DONE_BYP                      0x0938
#define REG_PMU_APB_DPLL2_CNT_DONE_BYP                      0x093C
#define REG_PMU_APB_XTL0_REL_CFG                            0x09C4
#define REG_PMU_APB_XTLBUF0_REL_CFG                         0x09D4
#define REG_PMU_APB_XTLBUF1_REL_CFG                         0x09D8
#define REG_PMU_APB_RCO100M_REL_CFG                         0x09E4
#define REG_PMU_APB_RCO60M_REL_CFG                          0x09E8
#define REG_PMU_APB_RCO6M_REL_CFG                           0x09EC
#define REG_PMU_APB_RCO150M_REL_CFG                         0x09F0
#define REG_PMU_APB_MPLLSCU_REL_CFG                         0x09F4
#define REG_PMU_APB_MPLLLIT_REL_CFG                         0x09F8
#define REG_PMU_APB_MPLLMID_REL_CFG                         0x09FC
#define REG_PMU_APB_MPLLBIG_REL_CFG                         0x0A00
#define REG_PMU_APB_RPLL_REL_CFG                            0x0A0C
#define REG_PMU_APB_DPLL0_REL_CFG                           0x0A14
#define REG_PMU_APB_DPLL1_REL_CFG                           0x0A18
#define REG_PMU_APB_DPLL2_REL_CFG                           0x0A1C
#define REG_PMU_APB_GPLL_REL_CFG                            0x0A20
#define REG_PMU_APB_AIPLL_REL_CFG                           0x0A24
#define REG_PMU_APB_VDSPPLL_REL_CFG                         0x0A2C
#define REG_PMU_APB_PHYCPR8PLL_REL_CFG                      0x0A30
#define REG_PMU_APB_PSCPR8PLL_REL_CFG                       0x0A34
#define REG_PMU_APB_TGPLL_REL_CFG                           0x0A40
#define REG_PMU_APB_V4NRPLL_REL_CFG                         0x0A44
#define REG_PMU_APB_AUDPLL_REL_CFG                          0x0A48
#define REG_PMU_APB_PCIEPLLV_REL_CFG                        0x0A54
#define REG_PMU_APB_USB31PLLV_REL_CFG                       0x0A58
#define REG_PMU_APB_PIXELPLL_REL_CFG                        0x0A5C
#define REG_PMU_APB_DDCPLL_REL_CFG                          0x0A60
#define REG_PMU_APB_CPLL_REL_CFG                            0x0A80
#define REG_PMU_APB_XTL_WAIT_CNT                            0x0A84
#define REG_PMU_APB_XTLBUF_WAIT_CNT                         0x0A88
#define REG_PMU_APB_RCO_WAIT_CNT                            0x0A8C
#define REG_PMU_APB_PLL_WAIT_CNT_0                          0x0A90
#define REG_PMU_APB_PLL_WAIT_CNT_1                          0x0A94
#define REG_PMU_APB_PLL_WAIT_CNT_2                          0x0A98
#define REG_PMU_APB_PLL_WAIT_CNT_3                          0x0A9C
#define REG_PMU_APB_PLL_WAIT_CNT_4                          0x0AA0
#define REG_PMU_APB_PLL_WAIT_CNT_5                          0x0AA4
#define REG_PMU_APB_PLL_WAIT_CNT_6                          0x0AA8
#define REG_PMU_APB_PLL_WAIT_CNT_8                          0x0AB0
#define REG_PMU_APB_MPLLSCU_RST_CTRL_CFG                    0x0AB4
#define REG_PMU_APB_MPLLLIT_RST_CTRL_CFG                    0x0AB8
#define REG_PMU_APB_MPLLMID_RST_CTRL_CFG                    0x0ABC
#define REG_PMU_APB_MPLLBIG_RST_CTRL_CFG                    0x0AC0
#define REG_PMU_APB_RPLL_RST_CTRL_CFG                       0x0ACC
#define REG_PMU_APB_DPLL0_RST_CTRL_CFG                      0x0AD4
#define REG_PMU_APB_DPLL1_RST_CTRL_CFG                      0x0AD8
#define REG_PMU_APB_DPLL2_RST_CTRL_CFG                      0x0ADC
#define REG_PMU_APB_GPLL_RST_CTRL_CFG                       0x0AE0
#define REG_PMU_APB_AIPLL_RST_CTRL_CFG                      0x0AE4
#define REG_PMU_APB_VDSPPLL_RST_CTRL_CFG                    0x0AEC
#define REG_PMU_APB_PHYCPR8PLL_RST_CTRL_CFG                 0x0AF0
#define REG_PMU_APB_PSCPR8PLL_RST_CTRL_CFG                  0x0AF4
#define REG_PMU_APB_TGPLL_RST_CTRL_CFG                      0x0B00
#define REG_PMU_APB_V4NRPLL_RST_CTRL_CFG                    0x0B04
#define REG_PMU_APB_AUDPLL_RST_CTRL_CFG                     0x0B08
#define REG_PMU_APB_PCIEPLLV_RST_CTRL_CFG                   0x0B14
#define REG_PMU_APB_USB31PLLV_RST_CTRL_CFG                  0x0B18
#define REG_PMU_APB_PIXELPLL_RST_CTRL_CFG                   0x0B1C
#define REG_PMU_APB_DDCPLL_RST_CTRL_CFG                     0x0B20
#define REG_PMU_APB_CPLL_RST_CTRL_CFG                       0x0B40
#define REG_PMU_APB_PLL_CTRL_STATE_0                        0x0B44
#define REG_PMU_APB_PLL_CTRL_STATE_1                        0x0B48
#define REG_PMU_APB_PLL_CTRL_STATE_2                        0x0B4C
#define REG_PMU_APB_PLL_CTRL_STATE_3                        0x0B50
#define REG_PMU_APB_PLL_CTRL_STATE_4                        0x0B54
#define REG_PMU_APB_XTL0_PLL_PD_MASK                        0x0B58
#define REG_PMU_APB_XTL1_PLL_PD_MASK                        0x0B5C
#define REG_PMU_APB_CLK_SOURCE_PD_NEST_CONTROL              0x0B60
#define REG_PMU_APB_CLK_SOURCE_CNTDONE_STATE                0x0B64
#define REG_PMU_APB_APCPU_DSLP_ENA_SRST_MASK_CFG            0x0B7C
#define REG_PMU_APB_APCPU_GIC_RST_EN                        0x0B80
#define REG_PMU_APB_APCPU_MODE_ST_SOFT_RST                  0x0B84
#define REG_PMU_APB_DM_SOFT_RST                             0x0B88
#define REG_PMU_APB_ADM_SOFT_RST                            0x0B8C
#define REG_PMU_APB_REG_SYS_SRST_FRC_LP_ACK_0               0x0B90
#define REG_PMU_APB_SYS_SOFT_RST_0                          0x0B98
#define REG_PMU_APB_SYS_SOFT_RST_1                          0x0B9C
#define REG_PMU_APB_SYS_SOFT_RST_BUSY_0                     0x0BA0
#define REG_PMU_APB_SOFT_RST_SEL_0                          0x0BA8
#define REG_PMU_APB_PD_AP_SHUTDOWN_MARK_STATUS              0x0BB0
#define REG_PMU_APB_PD_APCPU_TOP_SHUTDOWN_MARK_STATUS       0x0BB4
#define REG_PMU_APB_PD_APCPU_CORE0_SHUTDOWN_MARK_STATUS     0x0BB8
#define REG_PMU_APB_PD_APCPU_CORE1_SHUTDOWN_MARK_STATUS     0x0BBC
#define REG_PMU_APB_PD_APCPU_CORE2_SHUTDOWN_MARK_STATUS     0x0BC0
#define REG_PMU_APB_PD_APCPU_CORE3_SHUTDOWN_MARK_STATUS     0x0BC4
#define REG_PMU_APB_PD_APCPU_CORE4_SHUTDOWN_MARK_STATUS     0x0BC8
#define REG_PMU_APB_PD_APCPU_CORE5_SHUTDOWN_MARK_STATUS     0x0BCC
#define REG_PMU_APB_PD_APCPU_CORE6_SHUTDOWN_MARK_STATUS     0x0BD0
#define REG_PMU_APB_PD_APCPU_CORE7_SHUTDOWN_MARK_STATUS     0x0BD4
#define REG_PMU_APB_PD_GPU_SHUTDOWN_MARK_STATUS             0x0BF8
#define REG_PMU_APB_PD_CAMERA_SHUTDOWN_MARK_STATUS          0x0C1C
#define REG_PMU_APB_PD_DCAM_BLK_SHUTDOWN_MARK_STATUS        0x0C20
#define REG_PMU_APB_PD_ISP_BLK_SHUTDOWN_MARK_STATUS         0x0C28
#define REG_PMU_APB_PD_VDSP_BLK_SHUTDOWN_MARK_STATUS        0x0C30
#define REG_PMU_APB_PD_DPU_VSP_SHUTDOWN_MARK_STATUS         0x0C3C
#define REG_PMU_APB_PD_VENC0_SHUTDOWN_MARK_STATUS           0x0C40
#define REG_PMU_APB_PD_VENC1_SHUTDOWN_MARK_STATUS           0x0C44
#define REG_PMU_APB_PD_VDEC_SHUTDOWN_MARK_STATUS            0x0C48
#define REG_PMU_APB_PD_AI_SHUTDOWN_MARK_STATUS              0x0C54
#define REG_PMU_APB_PD_PS_CP_SHUTDOWN_MARK_STATUS           0x0C64
#define REG_PMU_APB_PD_PHY_CP_SHUTDOWN_MARK_STATUS          0x0C78
#define REG_PMU_APB_PD_CR8_PHY_TOP_SHUTDOWN_MARK_STATUS     0x0C7C
#define REG_PMU_APB_PD_TD_SHUTDOWN_MARK_STATUS              0x0C88
#define REG_PMU_APB_PD_LW_PROC_SHUTDOWN_MARK_STATUS         0x0C8C
#define REG_PMU_APB_PD_LCE_SHUTDOWN_MARK_STATUS             0x0C90
#define REG_PMU_APB_PD_DPFEC_SHUTDOWN_MARK_STATUS           0x0C94
#define REG_PMU_APB_PD_WCE_SHUTDOWN_MARK_STATUS             0x0C98
#define REG_PMU_APB_PD_NR_DL_TOP_SHUTDOWN_MARK_STATUS       0x0CA8
#define REG_PMU_APB_PD_NR_PDS_SHUTDOWN_MARK_STATUS          0x0CAC
#define REG_PMU_APB_PD_NR_SPP_SHUTDOWN_MARK_STATUS          0x0CB0
#define REG_PMU_APB_PD_NR_CST_SHUTDOWN_MARK_STATUS          0x0CB4
#define REG_PMU_APB_PD_UNI_TOP_SHUTDOWN_MARK_STATUS         0x0CC0
#define REG_PMU_APB_PD_CDMA_PROC0_SHUTDOWN_MARK_STATUS      0x0CD4
#define REG_PMU_APB_PD_AUDIO_SHUTDOWN_MARK_STATUS           0x0D04
#define REG_PMU_APB_PD_AUD_CEVA_SHUTDOWN_MARK_STATUS        0x0D08
#define REG_PMU_APB_PD_IPA_SHUTDOWN_MARK_STATUS             0x0D14
#define REG_PMU_APB_PD_DPU_DP_SHUTDOWN_MARK_STATUS          0x0D18
#define REG_PMU_APB_PD_PCIE_SHUTDOWN_MARK_STATUS            0x0D1C
#define REG_PMU_APB_PD_ISE_SHUTDOWN_MARK_STATUS             0x0D24
#define REG_PMU_APB_PD_PUB_SHUTDOWN_MARK_STATUS             0x0D2C
#define REG_PMU_APB_ALL_PLL_PD_XTL_BYP                      0x0D94
#define REG_PMU_APB_ALL_PLL_PD_RCO_BYP                      0x0D98
#define REG_PMU_APB_PAD_OUT_CHIP_SLEEP_CFG                  0x0D9C
#define REG_PMU_APB_PAD_OUT_XTL_EN0_CFG                     0x0DA0
#define REG_PMU_APB_PAD_OUT_XTL_EN1_CFG                     0x0DA4
#define REG_PMU_APB_PAD_OUT_XTL_EN2_CFG                     0x0DA8
#define REG_PMU_APB_PAD_OUT_DCDC_APCPU0_EN_CFG              0x0DB4
#define REG_PMU_APB_PAD_OUT_DCDC_APCPU1_EN_CFG              0x0DB8
#define REG_PMU_APB_PAD_OUT_DCDC_APCPU2_EN_CFG              0x0DBC
#define REG_PMU_APB_SEL_32K_PD_DEBOUNCE_CTRL                0x0DF0
#define REG_PMU_APB_SEL_RCO_PD_DEBOUNCE_CTRL                0x0DF4
#define REG_PMU_APB_BISR_SEL_RCO_PD_DEBOUNCE_CTRL           0x0DF8
#define REG_PMU_APB_AP_DEEP_SLEEP_CNT                       0x0DFC
#define REG_PMU_APB_PS_CP_DEEP_SLEEP_CNT                    0x0E00
#define REG_PMU_APB_PHY_CP_DEEP_SLEEP_CNT                   0x0E04
#define REG_PMU_APB_AUDIO_DEEP_SLEEP_CNT                    0x0E08
#define REG_PMU_APB_IPA_DEEP_SLEEP_CNT                      0x0E0C
#define REG_PMU_APB_ISE_DEEP_SLEEP_CNT                      0x0E10
#define REG_PMU_APB_SP_DEEP_SLEEP_CNT                       0x0E1C
#define REG_PMU_APB_CH_DEEP_SLEEP_CNT                       0x0E20
#define REG_PMU_APB_CDMA_PROC0_DEEP_SLEEP_CNT               0x0E3C
#define REG_PMU_APB_APCPU_TOP_DEEP_STOP_FINAL_CNT           0x0E48
#define REG_PMU_APB_PUB_DEEP_SLEEP_CNT                      0x0E60
#define REG_PMU_APB_DEEP_SLEEP_CNT_CLR                      0x0E64
#define REG_PMU_APB_AP_LIGHT_SLEEP_CNT                      0x0E68
#define REG_PMU_APB_PS_CP_LIGHT_SLEEP_CNT                   0x0E6C
#define REG_PMU_APB_PHY_CP_LIGHT_SLEEP_CNT                  0x0E70
#define REG_PMU_APB_AUDIO_LIGHT_SLEEP_CNT                   0x0E74
#define REG_PMU_APB_IPA_LIGHT_SLEEP_CNT                     0x0E78
#define REG_PMU_APB_ISE_LIGHT_SLEEP_CNT                     0x0E7C
#define REG_PMU_APB_AON_LIGHT_SLEEP_CNT                     0x0E88
#define REG_PMU_APB_APCPU_TOP_LIGHT_STOP_FINAL_CNT          0x0EB4
#define REG_PMU_APB_PUB_LIGHT_SLEEP_CNT                     0x0ECC
#define REG_PMU_APB_LIGHT_SLEEP_CNT_CLR                     0x0ED0
#define REG_PMU_APB_AP_SYS_STOP_CNT                         0x0ED4
#define REG_PMU_APB_PS_CP_SYS_STOP_CNT                      0x0ED8
#define REG_PMU_APB_PHY_CP_SYS_STOP_CNT                     0x0EDC
#define REG_PMU_APB_AUDIO_SYS_STOP_CNT                      0x0EE0
#define REG_PMU_APB_IPA_SYS_STOP_CNT                        0x0EE4
#define REG_PMU_APB_ISE_SYS_STOP_CNT                        0x0EE8
#define REG_PMU_APB_CDMA_PROC0_SYS_STOP_CNT                 0x0F14
#define REG_PMU_APB_APCPU_TOP_SYS_STOP_CNT                  0x0F20
#define REG_PMU_APB_PCIE_SYS_STOP_CNT                       0x0F34
#define REG_PMU_APB_SYS_STOP_CNT_CLR                        0x0F38
#define REG_PMU_APB_PAD_OUT_CHIP_SLEEP_EDG_CNT              0x0F3C
#define REG_PMU_APB_PAD_OUT_CHIP_SLEEP_DUR_CNT              0x0F50
#define REG_PMU_APB_FUNCTION_CNT_CLR                        0x0F60
#define REG_PMU_APB_PWR_ST_CLK_DIV_CFG                      0x0F64
#define REG_PMU_APB_SLP_CTRL_CLK_DIV_CFG                    0x0F68
#define REG_PMU_APB_MPLL_WAIT_CLK_DIV_CFG                   0x0F6C
#define REG_PMU_APB_DOMAIN_PWR_DOWN_INT_CLR                 0x0F78
#define REG_PMU_APB_DOMAIN_PWR_UP_INT_CLR                   0x0F7C
#define REG_PMU_APB_CGM_PMU_SEL                             0x0F80
#define REG_PMU_APB_EFUSE_SEL_BUF                           0x0F84
#define REG_PMU_APB_EIC_SEL                                 0x0F88
#define REG_PMU_APB_ISE_FAST_WAKEUP_CTRL                    0x0F8C
#define REG_PMU_APB_BISR_CLK_SEL_RCO_CTRL                   0x0F90
#define REG_PMU_APB_DUMMY_REG_0                             0x0FAC
#define REG_PMU_APB_DUMMY_REG_1                             0x0FB0
#define REG_PMU_APB_CDMA_PROC_MIX                           0x0FB4
#define REG_AP_AHB_AHB_EB                                   0x0000
#define REG_AP_AHB_AHB_RST                                  0x0004
#define REG_AP_AHB_AP_SYS_FORCE_SLEEP_CFG                   0x000C
#define REG_AP_AHB_AP_SYS_AUTO_SLEEP_CFG                    0x0010
#define REG_AP_AHB_HOLDING_PEN                              0x0014
#define REG_AP_AHB_CLOCK_FREQUENCY_DOWN                     0x0018
#define REG_AP_AHB_AHB_EB1                                  0x001C
#define REG_AP_AHB_AP_SYS_CLK_EN_FRC_OFF_0                  0x0020
#define REG_AP_AHB_AP_SYS_CLK_EN_FRC_OFF_1                  0x0024
#define REG_AP_AHB_AP_SYS_CLK_EN_FRC_ON_0                   0x0028
#define REG_AP_AHB_AP_SYS_CLK_EN_FRC_ON_1                   0x002C
#define REG_AP_AHB_UFSHC_CLK_CTRL                           0x0040
#define REG_AP_AHB_AP_ASYNC_BRG_AON                         0x0054
#define REG_AP_AHB_AP_ASYNC_BRG_DDR                         0x0058
#define REG_AP_AHB_AP_ASYNC_BRG_APCPU                       0x005C
#define REG_AP_AHB_M0_LPC                                   0x0060
#define REG_AP_AHB_M1_LPC                                   0x0064
#define REG_AP_AHB_M2_LPC                                   0x0068
#define REG_AP_AHB_M3_LPC                                   0x006C
#define REG_AP_AHB_M4_LPC                                   0x0070
#define REG_AP_AHB_M5_LPC                                   0x0074
#define REG_AP_AHB_M6_LPC                                   0x0078
#define REG_AP_AHB_M7_LPC                                   0x007C
#define REG_AP_AHB_MAIN_LPC                                 0x0088
#define REG_AP_AHB_S0_LPC                                   0x008C
#define REG_AP_AHB_S1_LPC                                   0x0090
#define REG_AP_AHB_S2_LPC                                   0x0094
#define REG_AP_AHB_S3_LPC                                   0x0098
#define REG_AP_AHB_S4_LPC                                   0x009C
#define REG_AP_AHB_S5_LPC                                   0x00A0
#define REG_AP_AHB_S6_LPC                                   0x00A4
#define REG_AP_AHB_S7_LPC                                   0x00A8
#define REG_AP_AHB_AP_URGENCY                               0x0130
#define REG_AP_AHB_AP_QOS0                                  0x0140
#define REG_AP_AHB_AP_QOS1                                  0x0144
#define REG_AP_AHB_ASYNC_BRIDGE_IDLE_OVERFLOW               0x0150
#define REG_AP_AHB_ASYNC_BRIDGE_DEBUG_SIGNAL_W_VDSP         0x0154
#define REG_AP_AHB_ASYNC_BRIDGE_DEBUG_SIGNAL_W_DISP         0x0158
#define REG_AP_AHB_ASYNC_BRIDGE_DEBUG_SIGNAL_W_AP           0x015C
#define REG_AP_AHB_CACHE_EMMC_SDIO                          0x3014
#define REG_AP_AHB_CACHE_UFS                                0x3018
#define REG_AP_AHB_UFSHC_CTRL_STATUS                        0x301C
#define REG_AP_AHB_CHIP_ID                                  0x30FC
#define REG_AP_APB_APB_EB                                   0x0000
#define REG_AP_APB_APB_RST                                  0x0004
#define REG_AP_APB_APB_MISC_CTRL                            0x0008
#define REG_AP_APB_EB_SEC                                   0x000C
#define REG_AP_APB_APB_EB1                                  0x0010
#define REG_IPA_APB_IPA_RST                                 0x0000
#define REG_IPA_APB_IPA_EB                                  0x0004
#define REG_IPA_APB_USB_CTL0                                0x0008
#define REG_IPA_APB_MISC_CFG                                0x000C
#define REG_IPA_APB_M0_LPC                                  0x0010
#define REG_IPA_APB_M1_LPC                                  0x0014
#define REG_IPA_APB_M2_LPC                                  0x0018
#define REG_IPA_APB_M3_LPC                                  0x001C
#define REG_IPA_APB_M4_LPC                                  0x0020
#define REG_IPA_APB_M5_LPC                                  0x0024
#define REG_IPA_APB_M6_LPC                                  0x0028
#define REG_IPA_APB_M7_LPC                                  0x002C
#define REG_IPA_APB_M8_LPC                                  0x0030
#define REG_IPA_APB_MAIN_MTX_LPC                            0x0034
#define REG_IPA_APB_S0_LPC                                  0x0038
#define REG_IPA_APB_S1_LPC                                  0x003C
#define REG_IPA_APB_S2_LPC                                  0x0040
#define REG_IPA_APB_S3_LPC                                  0x0044
#define REG_IPA_APB_S4_LPC                                  0x0048
#define REG_IPA_APB_S5_LPC                                  0x004C
#define REG_IPA_APB_S6_LPC                                  0x0050
#define REG_IPA_APB_S7_LPC                                  0x0054
#define REG_IPA_APB_S8_LPC                                  0x0058
#define REG_IPA_APB_ASYNC_BRG_DDR_LPC                       0x0060
#define REG_IPA_APB_ASYNC_BRG_PCIE_LPC                      0x0064
#define REG_IPA_APB_ASYNC_BRG_AON_LPC                       0x0068
#define REG_IPA_APB_ASYNC_BRG_PHYCP_LPC                     0x006C
#define REG_IPA_APB_ASYNC_BRG_PSCP_LPC                      0x0070
#define REG_IPA_APB_MATRIX_LPC_CTRL                         0x0078
#define REG_IPA_APB_MTX_QOS_0                               0x007C
#define REG_IPA_APB_MTX_QOS_1                               0x0080
#define REG_IPA_APB_MTX_QOS_2                               0x0084
#define REG_IPA_APB_NIC400_URGENCY_0                        0x0088
#define REG_IPA_APB_NIC400_URGENCY_1                        0x008C
#define REG_IPA_APB_IPA_MTX_FREQ_ALLOW_0                    0x0090
#define REG_IPA_APB_IPA_MTX_FREQ_ALLOW_1                    0x0094
#define REG_IPA_APB_IPA_MTX_FREQ_LSLP_ALLOW_0               0x0098
#define REG_IPA_APB_IPA_MTX_FREQ_LSLP_ALLOW_1               0x009C
#define REG_IPA_APB_IPA_SYS_STATUS                          0x00A0
#define REG_IPA_APB_USB3_DEBUG_0                            0x00A4
#define REG_IPA_APB_USB3_DEBUG_1                            0x00A8
#define REG_IPA_APB_USB3_DEBUG_2                            0x00AC
#define REG_IPA_APB_USB3_DEBUG_3                            0x00B0
#define REG_IPA_APB_AP2IPA_BRIDGE_DEBUG_SIGNAL_R            0x00B4
#define REG_IPA_APB_PCIE2IPA_BRIDGE_DEBUG_SIGNAL_R          0x00B8
#define REG_IPA_APB_PHYCP2IPA_BRIDGE_DEBUG_SIGNAL_R         0x00BC
#define REG_IPA_APB_PSCP2IPA_BRIDGE_DEBUG_SIGNAL_R          0x00C0
#define REG_IPA_APB_DDR_BRIDGE_DEBUG_SIGNAL_W               0x00C4
#define REG_IPA_APB_PCIE_BRIDGE_DEBUG_SIGNAL_W              0x00C8
#define REG_IPA_APB_AON_BRIDGE_DEBUG_SIGNAL_W               0x00CC
#define REG_IPA_APB_PHYCP_BRIDGE_DEBUG_SIGNAL_W             0x00D0
#define REG_IPA_APB_PSCP_BRIDGE_DEBUG_SIGNAL_W              0x00D4
#define REG_IPA_APB_IPA_LPC_CTRL                            0x00DC
#define REG_IPA_APB_USB_CTL1                                0x00E0
#define REG_IPA_APB_USB_CTL2                                0x00E4
#define REG_MM_AHB_MM_SYS_EN                                0x0000
#define REG_MM_AHB_ISP_BLOCK_EN                             0x0004
#define REG_MM_AHB_DCAM_BLOCK_EN                            0x000C
#define REG_MM_AHB_MM_QOS                                   0x0010
#define REG_MM_AHB_MM_LP_DISABLE                            0x0014
#define REG_MM_AHB_DCAM_BLK_SOFT_RST                        0x00C8
#define REG_MM_AHB_ISP_BLK_SOFT_RST                         0x00CC
#define REG_MM_AHB_SYS_SOFT_RST                             0x00D0
#define REG_MM_DVFS_AHB_MM_SW_DVFS_CTRL                     0x0038
#define REG_DISPC1_GLB_APB_APB_EB                           0x0000
#define REG_DISPC1_GLB_APB_APB_RST                          0x0004
#define REG_DISPC1_GLB_APB_DISPC1_FORCE_OFF                 0x0010
#define REG_DISPC1_GLB_APB_DISPC1_AUTO_GATE_EN              0x0018
#define REG_DISPC1_GLB_APB_DISPC1_ASYNC_BRG                 0x0028
#define REG_DISPC1_GLB_APB_DISPC1_M0_LPC                    0x0030
#define REG_DISPC1_GLB_APB_DISPC1_M1_LPC                    0x0034
#define REG_DISPC1_GLB_APB_DISPC1_S0_LPC                    0x003C
#define REG_DISPC1_GLB_APB_DISPC_LITE_QOS_CFG               0x0040
#define REG_DISPC1_GLB_APB_HPD_UPDATE                       0x0050
#define REG_DISPC1_GLB_APB_HPD_HIGH_NUM                     0x0054
#define REG_DISPC1_GLB_APB_HPD_LOW_NUM                      0x0058
#define REG_DISPC1_GLB_APB_HPD_IRQ_NUM                      0x005C
#define REG_DISPC1_GLB_APB_HDCP_ADDR_REMAP                  0x0060
#define REG_DISPC1_GLB_APB_ASYNC_BRIDGE_IDLE_OVERFLOW       0x0068
#define REG_DISPC1_GLB_APB_ASYNC_BRIDGE_DEBUG_SIGNAL_W_DISP 0x0098
#define REG_DISPC1_GLB_APB_PHY_CTL0                         0x009C
#define REG_DISPC1_GLB_APB_PHY_CTL1                         0x00A0
#define REG_DISPC1_GLB_APB_PHY_CTL2                         0x00A4
#define REG_DISPC1_GLB_APB_AP2IPA_M0_LPC                    0x00A8
#define REG_DISPC1_GLB_APB_AP2IPA_S0_LPC                    0x00AC
#define REG_DISPC1_GLB_APB_DPTX_CTRL                        0x00B0
#define REG_DISPC1_GLB_APB_APB_EB                           0x0000
#define REG_DISPC1_GLB_APB_APB_RST                          0x0004
#define REG_DISPC1_GLB_APB_DISPC1_FORCE_OFF                 0x0010
#define REG_DISPC1_GLB_APB_DISPC1_AUTO_GATE_EN              0x0018
#define REG_DISPC1_GLB_APB_DISPC1_ASYNC_BRG                 0x0028
#define REG_DISPC1_GLB_APB_DISPC1_M0_LPC                    0x0030
#define REG_DISPC1_GLB_APB_DISPC1_M1_LPC                    0x0034
#define REG_DISPC1_GLB_APB_DISPC1_S0_LPC                    0x003C
#define REG_DISPC1_GLB_APB_DISPC_LITE_QOS_CFG               0x0040
#define REG_DISPC1_GLB_APB_HPD_UPDATE                       0x0050
#define REG_DISPC1_GLB_APB_HPD_HIGH_NUM                     0x0054
#define REG_DISPC1_GLB_APB_HPD_LOW_NUM                      0x0058
#define REG_DISPC1_GLB_APB_HPD_IRQ_NUM                      0x005C
#define REG_DISPC1_GLB_APB_HDCP_ADDR_REMAP                  0x0060
#define REG_DISPC1_GLB_APB_ASYNC_BRIDGE_IDLE_OVERFLOW       0x0068
#define REG_DISPC1_GLB_APB_ASYNC_BRIDGE_DEBUG_SIGNAL_W_DISP 0x0098
#define REG_DISPC1_GLB_APB_PHY_CTL0                         0x009C
#define REG_DISPC1_GLB_APB_PHY_CTL1                         0x00A0
#define REG_DISPC1_GLB_APB_PHY_CTL2                         0x00A4
#define REG_DISPC1_GLB_APB_AP2IPA_M0_LPC                    0x00A8
#define REG_DISPC1_GLB_APB_AP2IPA_S0_LPC                    0x00AC
#define REG_DISPC1_GLB_APB_DPTX_CTRL                        0x00B0
#define REG_DPU_VSP_APB_RST                                 0x0004
#define REG_IPA_GLB_APB_IPA_IP_RST                          0x0000
#define REG_IPA_GLB_APB_IPA_IP_EB                           0x0004
#define REG_IPA_GLB_APB_IPA_IP_LPC_CTRL                     0x0008
#define REG_DPU_VSP_SYS_RST                                 0x00A0
#define REG_DPU_VSP_APB_MISC_CKG_EB                         0x001C
#define REG_PMU_APB_RF_ANALOG_PHY_PD_CFG                    0x009C
#define REG_TOP_DVFS_APB_SUBSYS_SW_DVFS_EN_CFG              0x0D84
#define REG_TOP_DVFS_APB_DCDC_GPU_SW_DVFS_CTRL              0x04B8
#define REG_TOP_DVFS_APB_DCDC_AI_SW_DVFS_CTRL               0x05D4
#define REG_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE_VALUE0       0x04EC
#define REG_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE_VALUE1       0x04F0
#define REG_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE_VALUE2       0x04F4
#define REG_TOP_DVFS_APB_DCDC_GPU_DVFS_VOLTAGE_VALUE3       0x04F8
#endif /* __DT_BINDINGS_SPRD_QOGIRN6PRO_REGS_H */
