
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic.v
# synth_design -part xc7z020clg484-3 -top input_logic -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top input_logic -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 162282 
WARNING: [Synth 8-2306] macro EXPONENT redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic.v:5]
WARNING: [Synth 8-2306] macro MANTISSA redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic.v:6]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1511.035 ; gain = 35.395 ; free physical = 213475 ; free virtual = 280255
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'input_logic' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic.v:30]
INFO: [Synth 8-6155] done synthesizing module 'input_logic' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic.v:30]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1540.176 ; gain = 64.535 ; free physical = 213275 ; free virtual = 280055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1540.176 ; gain = 64.535 ; free physical = 213298 ; free virtual = 280078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.172 ; gain = 72.531 ; free physical = 213299 ; free virtual = 280079
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-4471] merging register 'b_mem_access_reg' into 'a_mem_access_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic.v:155]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1556.176 ; gain = 80.535 ; free physical = 213325 ; free virtual = 280105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module input_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1710.195 ; gain = 234.555 ; free physical = 212917 ; free virtual = 279698
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1710.195 ; gain = 234.555 ; free physical = 212845 ; free virtual = 279626
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.195 ; gain = 234.555 ; free physical = 212837 ; free virtual = 279619
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.195 ; gain = 234.555 ; free physical = 212771 ; free virtual = 279553
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.195 ; gain = 234.555 ; free physical = 212770 ; free virtual = 279552
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.195 ; gain = 234.555 ; free physical = 212769 ; free virtual = 279551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.195 ; gain = 234.555 ; free physical = 212769 ; free virtual = 279551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.195 ; gain = 234.555 ; free physical = 212769 ; free virtual = 279551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.195 ; gain = 234.555 ; free physical = 212768 ; free virtual = 279550
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     2|
|3     |LUT2   |   123|
|4     |LUT3   |     6|
|5     |LUT4   |    54|
|6     |LUT5   |    21|
|7     |LUT6   |    20|
|8     |FDRE   |    37|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   267|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.195 ; gain = 234.555 ; free physical = 212769 ; free virtual = 279551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.195 ; gain = 234.555 ; free physical = 212770 ; free virtual = 279552
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.195 ; gain = 234.555 ; free physical = 212774 ; free virtual = 279556
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1847.352 ; gain = 0.000 ; free physical = 212977 ; free virtual = 279759
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1847.352 ; gain = 371.809 ; free physical = 213028 ; free virtual = 279810
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2409.008 ; gain = 561.656 ; free physical = 212050 ; free virtual = 278832
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.008 ; gain = 0.000 ; free physical = 212054 ; free virtual = 278836
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2433.020 ; gain = 0.000 ; free physical = 212087 ; free virtual = 278870
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2502.082 ; gain = 0.000 ; free physical = 212136 ; free virtual = 278899

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: c5a8bbf3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.082 ; gain = 0.000 ; free physical = 212134 ; free virtual = 278897

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c5a8bbf3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2502.082 ; gain = 0.000 ; free physical = 211909 ; free virtual = 278672
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c5a8bbf3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2502.082 ; gain = 0.000 ; free physical = 211909 ; free virtual = 278672
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12f74a08f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2502.082 ; gain = 0.000 ; free physical = 211908 ; free virtual = 278671
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12f74a08f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2502.082 ; gain = 0.000 ; free physical = 211904 ; free virtual = 278667
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 184baa8c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2502.082 ; gain = 0.000 ; free physical = 211907 ; free virtual = 278670
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 184baa8c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2502.082 ; gain = 0.000 ; free physical = 211907 ; free virtual = 278671
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.082 ; gain = 0.000 ; free physical = 211907 ; free virtual = 278671
Ending Logic Optimization Task | Checksum: 184baa8c

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2502.082 ; gain = 0.000 ; free physical = 211907 ; free virtual = 278671

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 184baa8c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2502.082 ; gain = 0.000 ; free physical = 211899 ; free virtual = 278662

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 184baa8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.082 ; gain = 0.000 ; free physical = 211905 ; free virtual = 278669

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.082 ; gain = 0.000 ; free physical = 211906 ; free virtual = 278669
Ending Netlist Obfuscation Task | Checksum: 184baa8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.082 ; gain = 0.000 ; free physical = 211906 ; free virtual = 278669
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2502.082 ; gain = 0.000 ; free physical = 211906 ; free virtual = 278669
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 184baa8c
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module input_logic ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2518.074 ; gain = 0.000 ; free physical = 211869 ; free virtual = 278632
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2518.074 ; gain = 0.000 ; free physical = 211849 ; free virtual = 278612
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.731 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2519.062 ; gain = 0.988 ; free physical = 211844 ; free virtual = 278607
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2716.254 ; gain = 198.180 ; free physical = 211831 ; free virtual = 278594
Power optimization passes: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2716.254 ; gain = 198.180 ; free physical = 211838 ; free virtual = 278602

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211852 ; free virtual = 278615


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design input_logic ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 37
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 184baa8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211854 ; free virtual = 278617
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 184baa8c
Power optimization: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2716.254 ; gain = 214.172 ; free physical = 211856 ; free virtual = 278619
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28663384 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 184baa8c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211886 ; free virtual = 278649
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 184baa8c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211886 ; free virtual = 278649
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 184baa8c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211885 ; free virtual = 278648
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 184baa8c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211884 ; free virtual = 278647
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 184baa8c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211884 ; free virtual = 278647

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211885 ; free virtual = 278648
Ending Netlist Obfuscation Task | Checksum: 184baa8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211885 ; free virtual = 278648
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212042 ; free virtual = 278815
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0c06672e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212042 ; free virtual = 278815
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212041 ; free virtual = 278814

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 057af8ef

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212044 ; free virtual = 278811

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 310743e4

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212066 ; free virtual = 278833

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 310743e4

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212066 ; free virtual = 278833
Phase 1 Placer Initialization | Checksum: 310743e4

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212066 ; free virtual = 278833

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 33dde6d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212037 ; free virtual = 278804

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212111 ; free virtual = 278864

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 130c4e80

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212120 ; free virtual = 278874
Phase 2 Global Placement | Checksum: d89e1bae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212117 ; free virtual = 278870

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d89e1bae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212116 ; free virtual = 278869

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a995b36a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212122 ; free virtual = 278876

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10f85b7d7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212129 ; free virtual = 278883

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10f85b7d7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212136 ; free virtual = 278890

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 61ec55e7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212103 ; free virtual = 278857

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e4af1c44

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212096 ; free virtual = 278850

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e4af1c44

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212102 ; free virtual = 278856
Phase 3 Detail Placement | Checksum: e4af1c44

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212102 ; free virtual = 278856

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e17c4064

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e17c4064

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212105 ; free virtual = 278859
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.919. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f1391434

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212103 ; free virtual = 278857
Phase 4.1 Post Commit Optimization | Checksum: 1f1391434

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212103 ; free virtual = 278857

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f1391434

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212102 ; free virtual = 278856

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f1391434

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212101 ; free virtual = 278855

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212101 ; free virtual = 278855
Phase 4.4 Final Placement Cleanup | Checksum: 1e80d7230

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212100 ; free virtual = 278854
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e80d7230

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212099 ; free virtual = 278854
Ending Placer Task | Checksum: 148c57448

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212111 ; free virtual = 278865
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212111 ; free virtual = 278865
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212061 ; free virtual = 278815
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212043 ; free virtual = 278797
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 212032 ; free virtual = 278787
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 994f6a3f ConstDB: 0 ShapeSum: af760a09 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "address_mat_b[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_b[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_eltwise_op" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_eltwise_op". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_b[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_b[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_b[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_b[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "address_mat_b[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_b[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_b[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_b[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_b[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_b[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_b[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_b[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_b[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_b[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_a[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_a[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_a[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_a[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_a[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_a[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_b[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_b[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_a[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_a[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_a[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_a[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_a[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_a[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_b[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_b[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_a[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_a[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_a[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_a[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_a[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_a[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_a[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_a[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_b[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_b[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_b[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_b[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_b[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_b[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_b[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_b[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "count[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "count[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "count[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "count[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "count[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "count[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "count[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "count[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "count[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "count[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "count[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "count[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "count[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "count[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "count[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "count[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "count[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "count[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "count[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "count[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "count[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "count[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "count[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "count[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "count[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "count[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "count[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "count[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "count[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "count[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "count[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "count[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "count[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "count[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "count[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "count[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "count[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "count[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: e5938366

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211668 ; free virtual = 278422
Post Restoration Checksum: NetGraph: 30841532 NumContArr: b50f6e34 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e5938366

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211681 ; free virtual = 278436

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e5938366

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211659 ; free virtual = 278413

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e5938366

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211659 ; free virtual = 278413
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16e67c3e7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211725 ; free virtual = 278479
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.057  | TNS=0.000  | WHS=0.105  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 10a0b27c4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211728 ; free virtual = 278483

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 9f1af5a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211723 ; free virtual = 278485

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.564  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14fda57f1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211716 ; free virtual = 278482
Phase 4 Rip-up And Reroute | Checksum: 14fda57f1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211716 ; free virtual = 278482

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14fda57f1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211716 ; free virtual = 278482

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14fda57f1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211716 ; free virtual = 278482
Phase 5 Delay and Skew Optimization | Checksum: 14fda57f1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211716 ; free virtual = 278482

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 176910cc5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211716 ; free virtual = 278481
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.564  | TNS=0.000  | WHS=0.154  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 176910cc5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211716 ; free virtual = 278481
Phase 6 Post Hold Fix | Checksum: 176910cc5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211716 ; free virtual = 278481

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00486694 %
  Global Horizontal Routing Utilization  = 0.00650778 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11f984da5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211716 ; free virtual = 278481

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11f984da5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211715 ; free virtual = 278480

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18e1421c2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211715 ; free virtual = 278480

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.564  | TNS=0.000  | WHS=0.154  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18e1421c2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211715 ; free virtual = 278480
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211747 ; free virtual = 278512

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211747 ; free virtual = 278512
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211750 ; free virtual = 278516
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211747 ; free virtual = 278514
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.254 ; gain = 0.000 ; free physical = 211751 ; free virtual = 278518
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2733.703 ; gain = 0.000 ; free physical = 211581 ; free virtual = 278328
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 02:06:16 2022...
