0.6
2018.2
Jun 14 2018
20:41:02
F:/CompArch/FPGA_Lab/Lab5and6/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
F:/CompArch/FPGA_Lab/Lab5and6/project_2/project_2.srcs/sim_1/new/Car_FSM_test.v,1631775729,verilog,,,,Car_FSM_test,,,,,,,,
F:/CompArch/FPGA_Lab/Lab5and6/project_2/project_2.srcs/sources_1/new/Car_FSM.v,1631779907,verilog,,F:/CompArch/FPGA_Lab/Lab5and6/project_2/project_2.srcs/sim_1/new/Car_FSM_test.v,,Car_FSM,,,,,,,,
