<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p78" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_78{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_78{left:475px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t3_78{left:152px;bottom:1065px;letter-spacing:-0.03px;word-spacing:2.77px;}
#t4_78{left:152px;bottom:1046px;letter-spacing:0.04px;word-spacing:2.9px;}
#t5_78{left:152px;bottom:1028px;letter-spacing:0.06px;word-spacing:2.46px;}
#t6_78{left:152px;bottom:1010px;letter-spacing:0.08px;word-spacing:2.1px;}
#t7_78{left:152px;bottom:992px;letter-spacing:0.01px;word-spacing:2.4px;}
#t8_78{left:152px;bottom:973px;letter-spacing:-0.02px;word-spacing:1.87px;}
#t9_78{left:177px;bottom:955px;word-spacing:4.07px;}
#ta_78{left:152px;bottom:937px;letter-spacing:-0.04px;word-spacing:2.64px;}
#tb_78{left:152px;bottom:919px;letter-spacing:-0.01px;word-spacing:3.06px;}
#tc_78{left:501px;bottom:919px;letter-spacing:0.04px;word-spacing:2.97px;}
#td_78{left:152px;bottom:900px;letter-spacing:-0.02px;word-spacing:2.09px;}
#te_78{left:152px;bottom:882px;letter-spacing:0.1px;word-spacing:1.65px;}
#tf_78{left:177px;bottom:864px;letter-spacing:0.01px;word-spacing:3.59px;}
#tg_78{left:152px;bottom:845px;letter-spacing:0.01px;word-spacing:3.45px;}
#th_78{left:152px;bottom:827px;letter-spacing:-0.03px;word-spacing:3.95px;}
#ti_78{left:152px;bottom:809px;letter-spacing:0.05px;word-spacing:2.35px;}
#tj_78{left:152px;bottom:791px;letter-spacing:0.06px;word-spacing:1px;}
#tk_78{left:152px;bottom:772px;letter-spacing:0.05px;word-spacing:3.82px;}
#tl_78{left:152px;bottom:754px;word-spacing:2.32px;}
#tm_78{left:152px;bottom:736px;letter-spacing:0.02px;word-spacing:1.49px;}
#tn_78{left:152px;bottom:718px;letter-spacing:0.02px;word-spacing:3.19px;}
#to_78{left:152px;bottom:699px;letter-spacing:-0.06px;word-spacing:2.04px;}
#tp_78{left:152px;bottom:681px;letter-spacing:0.03px;word-spacing:1.78px;}
#tq_78{left:177px;bottom:663px;letter-spacing:0.01px;word-spacing:1.5px;}
#tr_78{left:152px;bottom:645px;letter-spacing:-0.04px;word-spacing:2.05px;}
#ts_78{left:152px;bottom:626px;letter-spacing:-0.02px;word-spacing:2.05px;}
#tt_78{left:152px;bottom:608px;letter-spacing:-0.08px;word-spacing:2.22px;}
#tu_78{left:152px;bottom:590px;letter-spacing:-0.03px;word-spacing:2.08px;}
#tv_78{left:152px;bottom:571px;letter-spacing:-0.03px;word-spacing:1.88px;}
#tw_78{left:177px;bottom:553px;letter-spacing:0.08px;word-spacing:2.05px;}
#tx_78{left:152px;bottom:535px;letter-spacing:0.01px;word-spacing:1.36px;}
#ty_78{left:152px;bottom:517px;letter-spacing:0.07px;word-spacing:1.17px;}
#tz_78{left:152px;bottom:498px;letter-spacing:0.01px;word-spacing:1.82px;}
#t10_78{left:110px;bottom:462px;letter-spacing:-0.17px;word-spacing:0.01px;}
#t11_78{left:575px;bottom:462px;letter-spacing:-0.18px;}
#t12_78{left:614px;bottom:462px;letter-spacing:-0.22px;word-spacing:0.12px;}
#t13_78{left:110px;bottom:441px;letter-spacing:-0.18px;word-spacing:0.89px;}
#t14_78{left:110px;bottom:420px;letter-spacing:-0.16px;word-spacing:0.58px;}
#t15_78{left:110px;bottom:400px;letter-spacing:-0.2px;word-spacing:1.64px;}
#t16_78{left:110px;bottom:379px;letter-spacing:-0.14px;word-spacing:1.55px;}
#t17_78{left:110px;bottom:358px;letter-spacing:-0.15px;word-spacing:1.78px;}
#t18_78{left:110px;bottom:338px;letter-spacing:-0.18px;word-spacing:1.58px;}
#t19_78{left:152px;bottom:293px;letter-spacing:0.06px;word-spacing:1.04px;}
#t1a_78{left:152px;bottom:275px;letter-spacing:0.09px;word-spacing:2.37px;}
#t1b_78{left:152px;bottom:257px;word-spacing:1.84px;}
#t1c_78{left:110px;bottom:220px;letter-spacing:-0.17px;word-spacing:1.43px;}
#t1d_78{left:620px;bottom:220px;letter-spacing:-0.18px;}
#t1e_78{left:687px;bottom:220px;letter-spacing:-0.24px;word-spacing:1.56px;}
#t1f_78{left:110px;bottom:199px;letter-spacing:-0.17px;word-spacing:4.82px;}
#t1g_78{left:110px;bottom:179px;letter-spacing:-0.19px;word-spacing:0.86px;}
#t1h_78{left:110px;bottom:158px;letter-spacing:-0.2px;word-spacing:1.49px;}

.s1_78{font-size:17px;font-family:CMR10_270;color:#000;}
.s2_78{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s3_78{font-size:15px;font-family:CMTI10_27t;color:#000;}
.s4_78{font-size:17px;font-family:CMTT10_27z;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts78" type="text/css" >

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

@font-face {
	font-family: CMTT10_27z;
	src: url("fonts/CMTT10_27z.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg78Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg78" style="-webkit-user-select: none;"><object width="935" height="1210" data="78/78.svg" type="image/svg+xml" id="pdf78" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_78" class="t s1_78">60 </span><span id="t2_78" class="t s2_78">Volume I: RISC-V Unprivileged ISA V20191213 </span>
<span id="t3_78" class="t s3_78">RDCYCLE is intended to return the number of cycles executed by the processor core, not the </span>
<span id="t4_78" class="t s3_78" data-mappings='[[18,"fi"],[46,"ffi"]]'>hart. Precisely deﬁning what is a “core” is diﬃcult given some implementation choices (e.g., </span>
<span id="t5_78" class="t s3_78" data-mappings='[[28,"fi"],[68,"ffi"]]'>AMD Bulldozer). Precisely deﬁning what is a “clock cycle” is also diﬃcult given the range of </span>
<span id="t6_78" class="t s3_78">implementations (including software emulations), but the intent is that RDCYCLE is used for </span>
<span id="t7_78" class="t s3_78">performance monitoring along with the other performance counters. In particular, where there </span>
<span id="t8_78" class="t s3_78">is one hart/core, one would expect cycle-count/instructions-retired to measure CPI for a hart. </span>
<span id="t9_78" class="t s3_78">Cores don’t have to be exposed to software at all, and an implementor might choose to </span>
<span id="ta_78" class="t s3_78">pretend multiple harts on one physical core are running on separate cores with one hart/core, </span>
<span id="tb_78" class="t s3_78">and provide separate cycle counters for each hart. </span><span id="tc_78" class="t s3_78">This might make sense in a simple barrel </span>
<span id="td_78" class="t s3_78">processor (e.g., CDC 6600 peripheral processors) where inter-hart timing interactions are non- </span>
<span id="te_78" class="t s3_78">existent or minimal. </span>
<span id="tf_78" class="t s3_78">Where there is more than one hart/core and dynamic multithreading, it is not generally </span>
<span id="tg_78" class="t s3_78" data-mappings='[[90,"fi"]]'>possible to separate out cycles per hart (especially with SMT). It might be possible to deﬁne </span>
<span id="th_78" class="t s3_78">a separate performance counter that tried to capture the number of cycles a particular hart </span>
<span id="ti_78" class="t s3_78" data-mappings='[[24,"fi"]]'>was running, but this deﬁnition would have to be very fuzzy to cover all the possible threading </span>
<span id="tj_78" class="t s3_78">implementations. For example, should we only count cycles for which any instruction was issued </span>
<span id="tk_78" class="t s3_78">to execution for this hart, and/or cycles any instruction retired, or include cycles this hart </span>
<span id="tl_78" class="t s3_78">was occupying machine resources but couldn’t execute due to stalls while other harts went into </span>
<span id="tm_78" class="t s3_78">execution? Likely, “all of the above” would be needed to have understandable performance stats. </span>
<span id="tn_78" class="t s3_78" data-mappings='[[21,"fi"]]'>This complexity of deﬁning a per-hart cycle count, and also the need in any case for a total </span>
<span id="to_78" class="t s3_78">per-core cycle count when tuning multithreaded code led to just standardizing the per-core cycle </span>
<span id="tp_78" class="t s3_78">counter, which also happens to work well for the common single hart/core case. </span>
<span id="tq_78" class="t s3_78">Standardizing what happens during “sleep” is not practical given that what “sleep” means is </span>
<span id="tr_78" class="t s3_78">not standardized across execution environments, but if the entire core is paused (entirely clock- </span>
<span id="ts_78" class="t s3_78">gated or powered-down in deep sleep), then it is not executing clock cycles, and the cycle count </span>
<span id="tt_78" class="t s3_78">shouldn’t be increasing per the spec. There are many details, e.g., whether clock cycles required </span>
<span id="tu_78" class="t s3_78">to reset a processor after waking up from a power-down event should be counted, and these are </span>
<span id="tv_78" class="t s3_78" data-mappings='[[38,"fi"]]'>considered execution-environment-speciﬁc details. </span>
<span id="tw_78" class="t s3_78" data-mappings='[[34,"fi"]]'>Even though there is no precise deﬁnition that works for all platforms, this is still a useful </span>
<span id="tx_78" class="t s3_78">facility for most platforms, and an imprecise, common, “usually correct” standard here is better </span>
<span id="ty_78" class="t s3_78">than no standard. The intent of RDCYCLE was primarily performance monitoring/tuning, and </span>
<span id="tz_78" class="t s3_78" data-mappings='[[9,"fi"]]'>the speciﬁcation was written with that goal in mind. </span>
<span id="t10_78" class="t s1_78">The RDTIME pseudoinstruction reads the low XLEN bits of the </span><span id="t11_78" class="t s4_78">time </span><span id="t12_78" class="t s1_78">CSR, which counts wall-clock </span>
<span id="t13_78" class="t s1_78">real time that has passed from an arbitrary start time in the past. RDTIMEH is an RV32I-only in- </span>
<span id="t14_78" class="t s1_78">struction that reads bits 63–32 of the same real-time counter. The underlying 64-bit counter should </span>
<span id="t15_78" class="t s1_78" data-mappings='[[10,"fl"]]'>never overﬂow in practice. The execution environment should provide a means of determining the </span>
<span id="t16_78" class="t s1_78">period of the real-time counter (seconds/tick). The period must be constant. The real-time clocks </span>
<span id="t17_78" class="t s1_78">of all harts in a single user application should be synchronized to within one tick of the real-time </span>
<span id="t18_78" class="t s1_78">clock. The environment should provide a means to determine the accuracy of the clock. </span>
<span id="t19_78" class="t s3_78">On some simple platforms, cycle count might represent a valid implementation of RDTIME, but </span>
<span id="t1a_78" class="t s3_78">in this case, platforms should implement the RDTIME instruction as an alias for RDCYCLE </span>
<span id="t1b_78" class="t s3_78">to make code more portable, rather than using RDCYCLE to measure wall-clock time. </span>
<span id="t1c_78" class="t s1_78">The RDINSTRET pseudoinstruction reads the low XLEN bits of the </span><span id="t1d_78" class="t s4_78">instret </span><span id="t1e_78" class="t s1_78">CSR, which counts </span>
<span id="t1f_78" class="t s1_78">the number of instructions retired by this hart from some arbitrary start point in the past. </span>
<span id="t1g_78" class="t s1_78">RDINSTRETH is an RV32I-only instruction that reads bits 63–32 of the same instruction counter. </span>
<span id="t1h_78" class="t s1_78" data-mappings='[[47,"fl"]]'>The underlying 64-bit counter should never overﬂow in practice. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
