# Phase 2 â€” Netlist Literacy

## Objective
Understand a netlist as a structural and directed representation of a design.
Be able to reason about connectivity, drivers, loads, and path types without tools.

## Mastery Criteria
- Identify instances, pins, nets
- Distinguish driver vs load
- Distinguish combinational vs sequential logic
- Read a structural Verilog netlist fluently

## Deliverables
- simple_structural.v
- netlist_analysis.tcl
