INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Config.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol is_opr1_signed, assumed default net type wire [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/ALU.sv:43]
INFO: [VRFC 10-2458] undeclared symbol is_opr2_signed, assumed default net type wire [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/ALU.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Branch_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/CSR_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_reg
INFO: [VRFC 10-2458] undeclared symbol timer_inter_occur, assumed default net type wire [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/CSR_reg.sv:17]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Controller/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Hazard_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/Instrmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instrmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Controller/LS_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Controller/Load_Ex_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Load_Ex_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Utilities/Pipeline_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/RISC_V.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Utilities/Regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Controller/Rocc_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rocc_Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Controller/Store_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/acum_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acum_buffer
INFO: [VRFC 10-2458] undeclared symbol wr_en_1, assumed default net type wire [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/acum_buffer.sv:22]
INFO: [VRFC 10-2458] undeclared symbol rd_en_1, assumed default net type wire [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/acum_buffer.sv:23]
INFO: [VRFC 10-2458] undeclared symbol wr_en_2, assumed default net type wire [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/acum_buffer.sv:36]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Utilities/buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/gemm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemm
INFO: [VRFC 10-2458] undeclared symbol accum_start, assumed default net type wire [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/gemm.sv:61]
INFO: [VRFC 10-2458] undeclared symbol prefetch_start, assumed default net type wire [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/gemm.sv:149]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/gemm_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemm_datapath
INFO: [VRFC 10-2458] undeclared symbol valid, assumed default net type wire [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/gemm_datapath.sv:104]
WARNING: [VRFC 10-3380] identifier 'valid_Psum' is used before its declaration [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/gemm_datapath.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/gemm_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemm_decoder
INFO: [VRFC 10-2458] undeclared symbol Tallwave, assumed default net type wire [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/gemm_decoder.sv:15]
INFO: [VRFC 10-2458] undeclared symbol Widewave, assumed default net type wire [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/gemm_decoder.sv:16]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/mac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/memory_mapped.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/memory_mapped.sv:190]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/memory_mapped.sv:196]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Utilities/mux16x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Utilities/muxes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/pipeline_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/super_sys.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module super_sys
WARNING: [VRFC 10-3380] identifier 'core2_if_en' is used before its declaration [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/super_sys.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/systolic _setup _reverse.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_setup_reverse
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/systolic _setup.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_setup
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/systolic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Utilities/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/RISCV_Core/Datapath/wb_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol is_gemm_addr, assumed default net type wire [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/top.sv:33]
INFO: [VRFC 10-2458] undeclared symbol en_gemm_conf, assumed default net type wire [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/top.sv:39]
INFO: [VRFC 10-2458] undeclared symbol en_Dmem, assumed default net type wire [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/top.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
