From 75038426634e04f3edc4547a6817bd2c4050dee4 Mon Sep 17 00:00:00 2001
From: Dong Aisheng <aisheng.dong@nxp.com>
Date: Wed, 18 Oct 2017 18:54:43 +0800
Subject: [PATCH 2657/5242] MLK-16606-2 arm64: dts: imx8qm: add M40 and M41
 I2C devices

commit  69e2eabdce2498c6ac1beb7aa10f68bf0827a201 from
https://source.codeaurora.org/external/imx/linux-imx.git

add M40 and M41 I2C devices

Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm64/boot/dts/freescale/fsl-imx8qm.dtsi |   40 +++++++++++++++++++++++++
 1 file changed, 40 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8qm.dtsi b/arch/arm64/boot/dts/freescale/fsl-imx8qm.dtsi
index de612d1..1bda96a 100644
--- a/arch/arm64/boot/dts/freescale/fsl-imx8qm.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-imx8qm.dtsi
@@ -979,6 +979,12 @@
 				power-domains =<&pd_cm40>;
 			};
 
+			pd_cm40_i2c: PD_CM40_I2C {
+				reg = <SC_R_M4_0_I2C>;
+				#power-domain-cells = <0>;
+				power-domains =<&pd_cm40>;
+			};
+
 			pd_cm40_intmux: PD_CM40_INTMUX {
 				reg = <SC_R_M4_0_INTMUX>;
 				#power-domain-cells = <0>;
@@ -999,6 +1005,12 @@
 				power-domains =<&pd_cm41>;
 			};
 
+			pd_cm41_i2c: PD_CM41_I2C {
+				reg = <SC_R_M4_1_I2C>;
+				#power-domain-cells = <0>;
+				power-domains =<&pd_cm41>;
+			};
+
 			pd_cm41_intmux: PD_CM41_INTMUX {
 				reg = <SC_R_M4_1_INTMUX>;
 				#power-domain-cells = <0>;
@@ -1681,6 +1693,34 @@
 		status = "disabled";
 	};
 
+	i2c0_cm40: i2c@37230000 {
+		compatible = "fsl,imx8qm-lpi2c";
+		reg = <0x0 0x37230000 0x0 0x1000>;
+		interrupts = <9 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-parent = <&intmux_cm40>;
+		clocks = <&clk IMX8QM_CM40_I2C_CLK>,
+			 <&clk IMX8QM_CM40_I2C_IPG_CLK>;
+		clock-names = "per", "ipg";
+		assigned-clocks = <&clk IMX8QM_CM40_I2C_CLK>;
+		assigned-clock-rates = <24000000>;
+		power-domains = <&pd_cm40_i2c>;
+		status = "disabled";
+	};
+
+	i2c0_cm41: i2c@3b230000 {
+		compatible = "fsl,imx8qm-lpi2c";
+		reg = <0x0 0x3b230000 0x0 0x1000>;
+		interrupts = <9 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-parent = <&intmux_cm41>;
+		clocks = <&clk IMX8QM_CM41_I2C_CLK>,
+			 <&clk IMX8QM_CM41_I2C_IPG_CLK>;
+		clock-names = "per", "ipg";
+		assigned-clocks = <&clk IMX8QM_CM41_I2C_CLK>;
+		assigned-clock-rates = <24000000>;
+		power-domains = <&pd_cm41_i2c>;
+		status = "disabled";
+	};
+
 	irqsteer_hdmi: irqsteer@56260000 {
 		compatible = "nxp,imx-irqsteer";
 		reg = <0x0 0x56260000 0x0 0x1000>;
-- 
1.7.9.5

