{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734857011768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734857011768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 16:43:31 2024 " "Processing started: Sun Dec 22 16:43:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734857011768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1734857011768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HT_detect -c HT_detect " "Command: quartus_sta HT_detect -c HT_detect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1734857011768 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1734857011833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1734857011969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1734857011969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734857011996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734857011996 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HT_detect.sdc " "Synopsys Design Constraints File file not found: 'HT_detect.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1734857012255 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1734857012256 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 83.333 -waveform \{0.000 41.666\} -name clk clk " "create_clock -period 83.333 -waveform \{0.000 41.666\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1734857012264 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1734857012264 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 25 -duty_cycle 50.00 -name \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 25 -duty_cycle 50.00 -name \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1734857012264 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734857012264 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1734857012264 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iic_part:iic_part\|display:display\|clk_40khz iic_part:iic_part\|display:display\|clk_40khz " "create_clock -period 1.000 -name iic_part:iic_part\|display:display\|clk_40khz iic_part:iic_part\|display:display\|clk_40khz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1734857012266 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734857012266 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1734857012283 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734857012284 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1734857012286 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1734857012293 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1734857012311 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734857012322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.357 " "Worst-case setup slack is -23.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857012323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857012323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.357            -263.894 iic_part:iic_part\|display:display\|clk_40khz  " "  -23.357            -263.894 iic_part:iic_part\|display:display\|clk_40khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857012323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.087               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   10.087               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857012323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.185               0.000 clk  " "   33.185               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857012323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2486.136               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2486.136               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857012323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734857012323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857012335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857012335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 clk  " "    0.360               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857012335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 iic_part:iic_part\|display:display\|clk_40khz  " "    0.360               0.000 iic_part:iic_part\|display:display\|clk_40khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857012335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.362               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857012335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.362               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857012335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734857012335 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734857012347 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734857012350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857012359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857012359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -46.097 iic_part:iic_part\|display:display\|clk_40khz  " "   -1.487             -46.097 iic_part:iic_part\|display:display\|clk_40khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857012359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.729               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.729               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857012359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.442               0.000 clk  " "   41.442               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857012359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.708               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 1249.708               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857012359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734857012359 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734857012382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734857012382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734857012382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734857012382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 242.450 ns " "Worst Case Available Settling Time: 242.450 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734857012382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734857012382 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734857012382 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734857012387 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734857012419 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734857015236 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734857015501 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734857015527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.111 " "Worst-case setup slack is -22.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.111            -248.698 iic_part:iic_part\|display:display\|clk_40khz  " "  -22.111            -248.698 iic_part:iic_part\|display:display\|clk_40khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.506               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   10.506               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.719               0.000 clk  " "   36.719               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2486.755               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2486.755               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734857015528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 clk  " "    0.322               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 iic_part:iic_part\|display:display\|clk_40khz  " "    0.322               0.000 iic_part:iic_part\|display:display\|clk_40khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.324               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.324               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734857015542 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734857015549 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734857015551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -46.097 iic_part:iic_part\|display:display\|clk_40khz  " "   -1.487             -46.097 iic_part:iic_part\|display:display\|clk_40khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.738               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.738               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.435               0.000 clk  " "   41.435               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.690               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 1249.690               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734857015560 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734857015575 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734857015575 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734857015575 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734857015575 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 242.882 ns " "Worst Case Available Settling Time: 242.882 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734857015575 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734857015575 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734857015575 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734857015577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734857015775 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734857015785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.156 " "Worst-case setup slack is -8.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.156             -83.438 iic_part:iic_part\|display:display\|clk_40khz  " "   -8.156             -83.438 iic_part:iic_part\|display:display\|clk_40khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.934               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   15.934               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   65.025               0.000 clk  " "   65.025               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2494.527               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2494.527               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734857015786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 clk  " "    0.150               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 iic_part:iic_part\|display:display\|clk_40khz  " "    0.150               0.000 iic_part:iic_part\|display:display\|clk_40khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.151               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.151               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734857015797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734857015806 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734857015811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -31.000 iic_part:iic_part\|display:display\|clk_40khz  " "   -1.000             -31.000 iic_part:iic_part\|display:display\|clk_40khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.780               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.780               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.137               0.000 clk  " "   41.137               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.761               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 1249.761               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734857015820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734857015820 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734857015834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734857015834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734857015834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734857015834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 246.912 ns " "Worst Case Available Settling Time: 246.912 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734857015834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734857015834 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734857015834 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734857016392 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734857016393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734857016467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 22 16:43:36 2024 " "Processing ended: Sun Dec 22 16:43:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734857016467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734857016467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734857016467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1734857016467 ""}
