module WAIT_SIG1:

type StrlSampleRange;
input IN1:StrlSampleRange;
input IN2:StrlSampleRange;

trap main_trap in
   loop
      present IN1 then
	 await IN2;
	 exit main_trap
      end present;
   ||
      present IN2 then
	 await IN1;
	 exit main_trap
      end present;
   ||
      present IN1 and IN2 then
	 exit main_trap
      end present;
   ||
      await tick;
   end loop
end trap
end module
