// Seed: 3945438690
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input tri id_2,
    input tri id_3,
    output tri id_4,
    input uwire id_5,
    input tri1 id_6,
    input wor id_7,
    output tri1 id_8,
    input tri1 id_9,
    output wire id_10,
    output wor id_11,
    input wor id_12,
    output supply0 id_13
);
  wand id_15;
  generate
    assign id_15 = id_3;
  endgenerate
endmodule
module module_1 (
    input  tri0 id_0,
    output tri  id_1
);
  assign id_1 = 1'b0;
  module_0(
      id_1, id_0, id_0, id_0, id_1, id_0, id_0, id_0, id_1, id_0, id_1, id_1, id_0, id_1
  );
  assign id_1 = id_0;
endmodule
