Test_Name,Status,Remarks
axi_master_base_test,Passed,
test_all_one_write_read,Passed,
test_all_zero_write_read,Passed,
test_axi_boundary_write_read,Passed,
test_axi_burst_sizes,Failed,"UVM_ERROR ../tb_src/classes_v/axi_sram_scoreboard.sv(387) @ 3910000: uvm_test_top.environment.sram_bank2_scoreboard [Read by Fixed Burst] Data MisMatch :: ------
"
test_axi_consecutive_IDs,Passed,
test_axi_fixed_burst_read,Passed,
test_axi_fixed_burst_same_address_read,Passed,
test_axi_fixed_burst_same_address_write,Passed,
test_axi_fixed_burst_write,Passed,
test_axi_incr_burst_read,Passed,
test_axi_incr_burst_write,Passed,
test_axi_random,Passed,
test_axi_read_after_write,Failed,"UVM_ERROR ../tb_src/classes_v/axi_sram_scoreboard.sv(387) @ 30910000: uvm_test_top.environment.sram_bank3_scoreboard [Read by WRAP Burst] Data MisMatch :: ------
"
test_axi_read_burst_length,Passed,
test_axi_read_write_strobes,Passed,
test_axi_wrap_burst_read,Passed,
test_axi_wrap_burst_write,Passed,
test_axi_write_burst_length,Passed,
test_debug,Failed,"UVM_FATAL ../tb_src/classes_v/axi_sram_monitor.sv(617) @ 313250000: uvm_test_top.environment.sram_bank0_env.initiator_agent[0].monitor [uvm_test_top.environment.sram_bank0_env.initiator_agent[0].monitor] Exiting simulation because read transaction latency reached maximum allowed value:
"
test_mixed_bursts_settings,Passed,
test_parallel_banks_access,Passed,
test_read_fixed_latency,Passed,
test_read_incr_latency,Passed,
test_read_wrap_latency,Passed,
