
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N6/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N6/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N6/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3765190
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.199 ; gain = 241.801 ; free physical = 126334 ; free virtual = 229521
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.600; parent = 2372.479; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.281; parent = 3039.203; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N6/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N6/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3128.168 ; gain = 330.770 ; free physical = 126251 ; free virtual = 229439
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.600; parent = 2372.479; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4101.250; parent = 3128.172; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3145.980 ; gain = 348.582 ; free physical = 126251 ; free virtual = 229439
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.600; parent = 2372.479; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4119.062; parent = 3145.984; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3145.980 ; gain = 348.582 ; free physical = 126250 ; free virtual = 229439
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.600; parent = 2372.479; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4119.062; parent = 3145.984; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3145.980 ; gain = 0.000 ; free physical = 126284 ; free virtual = 229472
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N6/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3310.699 ; gain = 0.000 ; free physical = 126328 ; free virtual = 229517
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3310.699 ; gain = 0.000 ; free physical = 126335 ; free virtual = 229523
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3310.699 ; gain = 513.301 ; free physical = 126425 ; free virtual = 229613
Synthesis current peak Physical Memory [PSS] (MB): peak = 2646.307; parent = 2392.187; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.766; parent = 3278.688; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3310.699 ; gain = 513.301 ; free physical = 126425 ; free virtual = 229613
Synthesis current peak Physical Memory [PSS] (MB): peak = 2646.307; parent = 2392.187; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.766; parent = 3278.688; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3310.699 ; gain = 513.301 ; free physical = 126432 ; free virtual = 229620
Synthesis current peak Physical Memory [PSS] (MB): peak = 2646.307; parent = 2392.187; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.766; parent = 3278.688; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3310.699 ; gain = 513.301 ; free physical = 126494 ; free virtual = 229684
Synthesis current peak Physical Memory [PSS] (MB): peak = 2646.307; parent = 2392.187; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.766; parent = 3278.688; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 174   
+---Registers : 
	               24 Bit    Registers := 176   
	               16 Bit    Registers := 176   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:01:49 . Memory (MB): peak = 3510.012 ; gain = 712.613 ; free physical = 126736 ; free virtual = 229941
Synthesis current peak Physical Memory [PSS] (MB): peak = 3063.787; parent = 2809.698; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4483.094; parent = 3510.016; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:02:01 . Memory (MB): peak = 3762.863 ; gain = 965.465 ; free physical = 126211 ; free virtual = 229416
Synthesis current peak Physical Memory [PSS] (MB): peak = 3300.593; parent = 3046.507; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4735.945; parent = 3762.867; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:02:03 . Memory (MB): peak = 3803.434 ; gain = 1006.035 ; free physical = 126158 ; free virtual = 229363
Synthesis current peak Physical Memory [PSS] (MB): peak = 3333.111; parent = 3079.022; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4776.516; parent = 3803.438; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:12 . Memory (MB): peak = 4337.137 ; gain = 1539.738 ; free physical = 125754 ; free virtual = 228959
Synthesis current peak Physical Memory [PSS] (MB): peak = 3353.811; parent = 3099.722; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5310.219; parent = 4337.141; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:03 ; elapsed = 00:02:15 . Memory (MB): peak = 4337.137 ; gain = 1539.738 ; free physical = 125789 ; free virtual = 228993
Synthesis current peak Physical Memory [PSS] (MB): peak = 3354.295; parent = 3100.206; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5310.219; parent = 4337.141; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:03 ; elapsed = 00:02:15 . Memory (MB): peak = 4337.137 ; gain = 1539.738 ; free physical = 125789 ; free virtual = 228993
Synthesis current peak Physical Memory [PSS] (MB): peak = 3354.311; parent = 3100.222; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5310.219; parent = 4337.141; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:16 . Memory (MB): peak = 4337.137 ; gain = 1539.738 ; free physical = 125773 ; free virtual = 228978
Synthesis current peak Physical Memory [PSS] (MB): peak = 3355.033; parent = 3100.944; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5310.219; parent = 4337.141; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:02:16 . Memory (MB): peak = 4337.137 ; gain = 1539.738 ; free physical = 125796 ; free virtual = 229001
Synthesis current peak Physical Memory [PSS] (MB): peak = 3355.088; parent = 3100.999; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5310.219; parent = 4337.141; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:17 . Memory (MB): peak = 4337.137 ; gain = 1539.738 ; free physical = 125797 ; free virtual = 229002
Synthesis current peak Physical Memory [PSS] (MB): peak = 3355.760; parent = 3101.671; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5310.219; parent = 4337.141; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:17 . Memory (MB): peak = 4337.137 ; gain = 1539.738 ; free physical = 125805 ; free virtual = 229010
Synthesis current peak Physical Memory [PSS] (MB): peak = 3355.760; parent = 3101.671; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5310.219; parent = 4337.141; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2272|
|3     |LUT2   | 11175|
|4     |LUT3   |   700|
|5     |LUT4   |  4200|
|6     |LUT5   |  5250|
|7     |LUT6   |  8750|
|8     |FDRE   |  5994|
|9     |IBUF   |  5253|
|10    |OBUF   |    25|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:17 . Memory (MB): peak = 4337.137 ; gain = 1539.738 ; free physical = 125805 ; free virtual = 229010
Synthesis current peak Physical Memory [PSS] (MB): peak = 3355.760; parent = 3101.671; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5310.219; parent = 4337.141; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:00 ; elapsed = 00:02:13 . Memory (MB): peak = 4337.137 ; gain = 1375.020 ; free physical = 125846 ; free virtual = 229051
Synthesis Optimization Complete : Time (s): cpu = 00:02:04 ; elapsed = 00:02:17 . Memory (MB): peak = 4337.145 ; gain = 1539.738 ; free physical = 125846 ; free virtual = 229051
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4337.145 ; gain = 0.000 ; free physical = 125965 ; free virtual = 229169
INFO: [Netlist 29-17] Analyzing 7526 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N6/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4361.148 ; gain = 0.000 ; free physical = 126049 ; free virtual = 229253
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5254 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 5253 instances

Synth Design complete, checksum: aa55036
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:19 ; elapsed = 00:02:32 . Memory (MB): peak = 4361.148 ; gain = 2656.570 ; free physical = 126292 ; free virtual = 229496
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N6/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N6/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 4690.879 ; gain = 329.730 ; free physical = 125616 ; free virtual = 228821
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 21:00:56 2025...
