INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP4/vivado/tp4_led_memory/tp4_led_memory.srcs/sources_1/new/tp4_ledMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'led_command'
