// Automatically generated by https://github.com/DualTachyon/rk3588-svd

/* Copyright 2024 Dual Tachyon
 * https://github.com/DualTachyon
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 *     Unless required by applicable law or agreed to in writing, software
 *     distributed under the License is distributed on an "AS IS" BASIS,
 *     WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *     See the License for the specific language governing permissions and
 *     limitations under the License.
 */

#ifndef RK3588_IOC_BUS_H
#define RK3588_IOC_BUS_H

#include <stdint.h>

#ifndef REQ_ENUM_EQUALS
#define REG_ENUM_EQUALS(p, r, b, e)                                         (p##_##r##_GET_##b(p##_##r) == p##_##r##_##b##_VALUE_##e)
#endif

#ifndef REQ_ENUM_BITS
#define REG_ENUM_BITS(p, r, b, e)                                           (p##_##r##_SET_##b(p##_##r##_##b##_VALUE_##e))
#endif

#ifndef REQ_ENUM_BITS_WM
#define REG_ENUM_BITS_WM(p, r, b, e)                                        (p##_##r##_SET_##b(p##_##r##_##b##_VALUE_##e) | (p##_##r##_##b##_MASK << 16))
#endif

#ifndef REQ_ENUM_GET
#define REG_ENUM_GET(p, r, b, e)                                            (p##_##r##_GET_##b(p##_##r))
#endif

#ifndef REQ_ENUM_VALUE
#define REG_ENUM_VALUE(p, r, b, e)                                          (p##_##r##_##b##_VALUE_##e)
#endif

#define IOC_BUS_BASE                                                        0x0FD5F8000
#define IOC_BUS_SIZE                                                        0x000001000

#define IOC_BUS_GPIO0B_IOMUX_SEL_H_ADDR                                     (IOC_BUS_BASE + 0x000C)
#define IOC_BUS_GPIO0B_IOMUX_SEL_H                                          (*(volatile uint32_t *)IOC_BUS_GPIO0B_IOMUX_SEL_H_ADDR)
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_SHIFT                        12U
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_WIDTH                        4U
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_MASK                         (((1U << IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_WIDTH) - 1U) << IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_SHIFT)
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GET_GPIO0B7_SEL(v)                       (((v) & IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_MASK) >> IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_SHIFT)
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_SET_GPIO0B7_SEL(v)                       (((v) << IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_SHIFT) & IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_MASK)
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_VALUE_SPI0_CS1_M0            0x8U
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_VALUE_I2C2_SCL_M0            0x9U
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_VALUE_CAN0_TX_M0             0xBU
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_VALUE_PCIE30X1_1_PERSTN_M0   0xCU

#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_SHIFT                        8U
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_WIDTH                        4U
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_MASK                         (((1U << IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_WIDTH) - 1U) << IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_SHIFT)
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GET_GPIO0B6_SEL(v)                       (((v) & IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_MASK) >> IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_SHIFT)
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_SET_GPIO0B6_SEL(v)                       (((v) << IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_SHIFT) & IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_MASK)
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_VALUE_I2C1_SDA_M0            0x9U
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_VALUE_UART2_RX_M0            0xAU
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_VALUE_PCIE30X1_1_WAKEN_M0    0xCU

#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_SHIFT                        4U
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_WIDTH                        4U
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_MASK                         (((1U << IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_WIDTH) - 1U) << IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_SHIFT)
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GET_GPIO0B5_SEL(v)                       (((v) & IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_MASK) >> IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_SHIFT)
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_SET_GPIO0B5_SEL(v)                       (((v) << IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_SHIFT) & IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_MASK)
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_VALUE_I2C1_SCL_M0            0x9U
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_VALUE_UART2_TX_M0            0xAU
#define IOC_BUS_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_VALUE_PCIE30X1_1_CLKREQN_M0  0xCU

#define IOC_BUS_GPIO0C_IOMUX_SEL_L_ADDR                                     (IOC_BUS_BASE + 0x0010)
#define IOC_BUS_GPIO0C_IOMUX_SEL_L                                          (*(volatile uint32_t *)IOC_BUS_GPIO0C_IOMUX_SEL_L_ADDR)
#define IOC_BUS_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_SHIFT                        0U
#define IOC_BUS_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_WIDTH                        4U
#define IOC_BUS_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_MASK                         (((1U << IOC_BUS_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_WIDTH) - 1U) << IOC_BUS_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_SHIFT)
#define IOC_BUS_GPIO0C_IOMUX_SEL_L_GET_GPIO0C0_SEL(v)                       (((v) & IOC_BUS_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_MASK) >> IOC_BUS_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_SHIFT)
#define IOC_BUS_GPIO0C_IOMUX_SEL_L_SET_GPIO0C0_SEL(v)                       (((v) << IOC_BUS_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_SHIFT) & IOC_BUS_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_MASK)
#define IOC_BUS_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_VALUE_SPI0_MOSI_M0           0x8U
#define IOC_BUS_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_VALUE_I2C2_SDA_M0            0x9U
#define IOC_BUS_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_VALUE_CAN0_RX_M0             0xBU
#define IOC_BUS_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_VALUE_PCIE30X1_0_CLKREQN_M0  0xCU

#define IOC_BUS_GPIO0C_IOMUX_SEL_H_ADDR                                     (IOC_BUS_BASE + 0x0014)
#define IOC_BUS_GPIO0C_IOMUX_SEL_H                                          (*(volatile uint32_t *)IOC_BUS_GPIO0C_IOMUX_SEL_H_ADDR)
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_SHIFT                        12U
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_WIDTH                        4U
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_MASK                         (((1U << IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_WIDTH) - 1U) << IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_SHIFT)
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GET_GPIO0C7_SEL(v)                       (((v) & IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_MASK) >> IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_SHIFT)
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_SET_GPIO0C7_SEL(v)                       (((v) << IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_SHIFT) & IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_MASK)
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_VALUE_SPI0_MISO_M0           0x8U
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_VALUE_I2C6_SDA_M0            0x9U
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_VALUE_UART1_RTSN_M2          0xAU
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_VALUE_PWM6_M0                0xBU
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_VALUE_PCIE30X4_WAKEN_M0      0xCU

#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_SHIFT                        8U
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_WIDTH                        4U
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_MASK                         (((1U << IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_WIDTH) - 1U) << IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_SHIFT)
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GET_GPIO0C6_SEL(v)                       (((v) & IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_MASK) >> IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_SHIFT)
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_SET_GPIO0C6_SEL(v)                       (((v) << IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_SHIFT) & IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_MASK)
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_VALUE_SPI0_CLK_M0            0x8U
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_VALUE_PWM5_M1                0xBU
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_VALUE_PCIE30X4_CLKREQN_M0    0xCU
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_VALUE_SATA_CP_POD            0xDU

#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_SHIFT                        4U
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_WIDTH                        4U
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_MASK                         (((1U << IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_WIDTH) - 1U) << IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_SHIFT)
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GET_GPIO0C5_SEL(v)                       (((v) & IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_MASK) >> IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_SHIFT)
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_SET_GPIO0C5_SEL(v)                       (((v) << IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_SHIFT) & IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_MASK)
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_VALUE_I2C4_SCL_M2            0x9U
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_VALUE_DP1_HPDIN_M1           0xAU
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_VALUE_PWM4_M0                0xBU
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_VALUE_PCIE30X1_0_PERSTN_M0   0xCU

#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_SHIFT                        0U
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_WIDTH                        4U
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_MASK                         (((1U << IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_WIDTH) - 1U) << IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_SHIFT)
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GET_GPIO0C4_SEL(v)                       (((v) & IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_MASK) >> IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_SHIFT)
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_SET_GPIO0C4_SEL(v)                       (((v) << IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_SHIFT) & IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_MASK)
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_VALUE_I2C4_SDA_M2            0x9U
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_VALUE_DP0_HPDIN_M1           0xAU
#define IOC_BUS_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_VALUE_PCIE30X1_0_WAKEN_M0    0xCU

#define IOC_BUS_GPIO0D_IOMUX_SEL_L_ADDR                                     (IOC_BUS_BASE + 0x0018)
#define IOC_BUS_GPIO0D_IOMUX_SEL_L                                          (*(volatile uint32_t *)IOC_BUS_GPIO0D_IOMUX_SEL_L_ADDR)
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_SHIFT                        12U
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_WIDTH                        4U
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_MASK                         (((1U << IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_WIDTH) - 1U) << IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_SHIFT)
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GET_GPIO0D3_SEL(v)                       (((v) & IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_MASK) >> IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_SHIFT)
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_SET_GPIO0D3_SEL(v)                       (((v) << IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_SHIFT) & IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_MASK)
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_VALUE_SPI3_CLK_M2            0x8U

#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_SHIFT                        8U
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_WIDTH                        4U
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_MASK                         (((1U << IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_WIDTH) - 1U) << IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_SHIFT)
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GET_GPIO0D2_SEL(v)                       (((v) & IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_MASK) >> IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_SHIFT)
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_SET_GPIO0D2_SEL(v)                       (((v) << IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_SHIFT) & IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_MASK)
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_VALUE_SPI3_MOSI_M2           0x8U
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_VALUE_UART1_RX_M2            0xAU
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_VALUE_HDMI_RX_SCL_M0         0xBU
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_VALUE_PCIE30X2_WAKEN_M0      0xCU
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_VALUE_HDMI_TX1_CEC_M1        0xDU

#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_SHIFT                        4U
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_WIDTH                        4U
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_MASK                         (((1U << IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_WIDTH) - 1U) << IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_SHIFT)
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GET_GPIO0D1_SEL(v)                       (((v) & IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_MASK) >> IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_SHIFT)
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_SET_GPIO0D1_SEL(v)                       (((v) << IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_SHIFT) & IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_MASK)
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_VALUE_SPI0_CS0_M0            0x8U
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_VALUE_UART1_TX_M2            0xAU
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_VALUE_HDMI_RX_SDA_M0         0xBU
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_VALUE_PCIE30X2_CLKREQN_M0    0xCU
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_VALUE_HDMI_TX0_CEC_M1        0xDU

#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_SHIFT                        0U
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_WIDTH                        4U
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_MASK                         (((1U << IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_WIDTH) - 1U) << IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_SHIFT)
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GET_GPIO0D0_SEL(v)                       (((v) & IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_MASK) >> IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_SHIFT)
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_SET_GPIO0D0_SEL(v)                       (((v) << IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_SHIFT) & IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_MASK)
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_VALUE_SPI3_MISO_M2           0x8U
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_VALUE_I2C6_SCL_M0            0x9U
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_VALUE_UART1_CTSN_M2          0xAU
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_VALUE_PWM7_IR_M0             0xBU
#define IOC_BUS_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_VALUE_PCIE30X4_PERSTN_M0     0xCU

#define IOC_BUS_GPIO0D_IOMUX_SEL_H_ADDR                                     (IOC_BUS_BASE + 0x001C)
#define IOC_BUS_GPIO0D_IOMUX_SEL_H                                          (*(volatile uint32_t *)IOC_BUS_GPIO0D_IOMUX_SEL_H_ADDR)
#define IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_SHIFT                        4U
#define IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_WIDTH                        4U
#define IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_MASK                         (((1U << IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_WIDTH) - 1U) << IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_SHIFT)
#define IOC_BUS_GPIO0D_IOMUX_SEL_H_GET_GPIO0D5_SEL(v)                       (((v) & IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_MASK) >> IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_SHIFT)
#define IOC_BUS_GPIO0D_IOMUX_SEL_H_SET_GPIO0D5_SEL(v)                       (((v) << IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_SHIFT) & IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_MASK)
#define IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_VALUE_SPI3_CS1_M2            0x8U
#define IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_VALUE_I2C1_SDA_M2            0x9U
#define IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_VALUE_CAN2_TX_M1             0xAU
#define IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_VALUE_HDMI_TX0_SCL_M1        0xBU
#define IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_VALUE_SATA_MP_SWITCH         0xDU

#define IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_SHIFT                        0U
#define IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_WIDTH                        4U
#define IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_MASK                         (((1U << IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_WIDTH) - 1U) << IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_SHIFT)
#define IOC_BUS_GPIO0D_IOMUX_SEL_H_GET_GPIO0D4_SEL(v)                       (((v) & IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_MASK) >> IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_SHIFT)
#define IOC_BUS_GPIO0D_IOMUX_SEL_H_SET_GPIO0D4_SEL(v)                       (((v) << IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_SHIFT) & IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_MASK)
#define IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_VALUE_SPI3_CS0_M2            0x8U
#define IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_VALUE_I2C1_SCL_M2            0x9U
#define IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_VALUE_CAN2_RX_M1             0xAU
#define IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_VALUE_HDMI_TX0_SDA_M1        0xBU
#define IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_VALUE_PCIE30X2_PERSTN_M0     0xCU
#define IOC_BUS_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_VALUE_SATA_CPDET             0xDU

#define IOC_BUS_GPIO1A_IOMUX_SEL_L_ADDR                                     (IOC_BUS_BASE + 0x0020)
#define IOC_BUS_GPIO1A_IOMUX_SEL_L                                          (*(volatile uint32_t *)IOC_BUS_GPIO1A_IOMUX_SEL_L_ADDR)
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_SHIFT                        12U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_MASK                         (((1U << IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_SHIFT)
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GET_GPIO1A3_SEL(v)                       (((v) & IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_MASK) >> IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_SHIFT)
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_SET_GPIO1A3_SEL(v)                       (((v) << IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_SHIFT) & IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_MASK)
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_VALUE_HDMI_TX1_SDA_M2        0x5U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_VALUE_SPI4_CS0_M2            0x8U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_VALUE_I2C4_SCL_M3            0x9U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_VALUE_UART6_CTSN_M1          0xAU
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_VALUE_PWM1_M2                0xBU

#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_SHIFT                        8U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_MASK                         (((1U << IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_SHIFT)
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GET_GPIO1A2_SEL(v)                       (((v) & IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_MASK) >> IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_SHIFT)
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_SET_GPIO1A2_SEL(v)                       (((v) << IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_SHIFT) & IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_MASK)
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_VALUE_VOP_POST_EMPTY         0x1U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_VALUE_SPI4_CLK_M2            0x8U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_VALUE_I2C4_SDA_M3            0x9U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_VALUE_UART6_RTSN_M1          0xAU
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_VALUE_PWM0_M2                0xBU

#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_SHIFT                        4U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_MASK                         (((1U << IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_SHIFT)
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GET_GPIO1A1_SEL(v)                       (((v) & IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_MASK) >> IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_SHIFT)
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_SET_GPIO1A1_SEL(v)                       (((v) << IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_SHIFT) & IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_MASK)
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_VALUE_PCIE30X1_1_WAKEN_M2    0x4U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_VALUE_DP1_HPDIN_M2           0x5U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_VALUE_SATA1_ACT_LED_M1       0x6U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_VALUE_SPI4_MOSI_M2           0x8U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_VALUE_I2C2_SCL_M4            0x9U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_VALUE_UART6_TX_M1            0xAU

#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_SHIFT                        0U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_MASK                         (((1U << IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_SHIFT)
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GET_GPIO1A0_SEL(v)                       (((v) & IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_MASK) >> IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_SHIFT)
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_SET_GPIO1A0_SEL(v)                       (((v) << IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_SHIFT) & IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_MASK)
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_VALUE_PCIE30X1_1_CLKREQN_M2  0x4U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_VALUE_DP0_HPDIN_M2           0x5U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_VALUE_HDMI_DEBUG6            0x7U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_VALUE_SPI4_MISO_M2           0x8U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_VALUE_I2C2_SDA_M4            0x9U
#define IOC_BUS_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_VALUE_UART6_RX_M1            0xAU

#define IOC_BUS_GPIO1A_IOMUX_SEL_H_ADDR                                     (IOC_BUS_BASE + 0x0024)
#define IOC_BUS_GPIO1A_IOMUX_SEL_H                                          (*(volatile uint32_t *)IOC_BUS_GPIO1A_IOMUX_SEL_H_ADDR)
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_SHIFT                        12U
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_MASK                         (((1U << IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_SHIFT)
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GET_GPIO1A7_SEL(v)                       (((v) & IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_MASK) >> IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_SHIFT)
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_SET_GPIO1A7_SEL(v)                       (((v) << IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_SHIFT) & IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_MASK)
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_VALUE_PDM1_SDI0_M1           0x2U
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_VALUE_PCIE30X1_1_PERSTN_M2   0x4U
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_VALUE_HDMI_DEBUG0            0x7U
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_VALUE_SPI2_CS0_M0            0x8U
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_VALUE_PWM3_IR_M3             0xBU

#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A6_SEL_SHIFT                        8U
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A6_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A6_SEL_MASK                         (((1U << IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A6_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A6_SEL_SHIFT)
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GET_GPIO1A6_SEL(v)                       (((v) & IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A6_SEL_MASK) >> IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A6_SEL_SHIFT)
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_SET_GPIO1A6_SEL(v)                       (((v) << IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A6_SEL_SHIFT) & IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A6_SEL_MASK)
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A6_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A6_SEL_VALUE_HDMI_TX1_HPD_M0        0x5U
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A6_SEL_VALUE_SPI2_CLK_M0            0x8U

#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A5_SEL_SHIFT                        4U
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A5_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A5_SEL_MASK                         (((1U << IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A5_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A5_SEL_SHIFT)
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GET_GPIO1A5_SEL(v)                       (((v) & IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A5_SEL_MASK) >> IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A5_SEL_SHIFT)
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_SET_GPIO1A5_SEL(v)                       (((v) << IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A5_SEL_SHIFT) & IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A5_SEL_MASK)
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A5_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A5_SEL_VALUE_HDMI_TX0_HPD_M0        0x5U
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A5_SEL_VALUE_SPI2_MOSI_M0           0x8U

#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A4_SEL_SHIFT                        0U
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A4_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A4_SEL_MASK                         (((1U << IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A4_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A4_SEL_SHIFT)
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GET_GPIO1A4_SEL(v)                       (((v) & IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A4_SEL_MASK) >> IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A4_SEL_SHIFT)
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_SET_GPIO1A4_SEL(v)                       (((v) << IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A4_SEL_SHIFT) & IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A4_SEL_MASK)
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A4_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A4_SEL_VALUE_HDMI_TX1_SCL_M2        0x5U
#define IOC_BUS_GPIO1A_IOMUX_SEL_H_GPIO1A4_SEL_VALUE_SPI2_MISO_M0           0x8U

#define IOC_BUS_GPIO1B_IOMUX_SEL_L_ADDR                                     (IOC_BUS_BASE + 0x0028)
#define IOC_BUS_GPIO1B_IOMUX_SEL_L                                          (*(volatile uint32_t *)IOC_BUS_GPIO1B_IOMUX_SEL_L_ADDR)
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_SHIFT                        12U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_MASK                         (((1U << IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_SHIFT)
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GET_GPIO1B3_SEL(v)                       (((v) & IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_MASK) >> IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_SHIFT)
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_SET_GPIO1B3_SEL(v)                       (((v) << IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_SHIFT) & IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_MASK)
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_VALUE_PDM1_CLK1_M1           0x2U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_VALUE_PCIE30X1_0_WAKEN_M2    0x4U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_VALUE_SATA0_ACT_LED_M1       0x6U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_VALUE_HDMI_DEBUG4            0x7U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_VALUE_SPI0_CLK_M2            0x8U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_VALUE_UART4_TX_M2            0xAU

#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_SHIFT                        8U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_MASK                         (((1U << IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_SHIFT)
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GET_GPIO1B2_SEL(v)                       (((v) & IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_MASK) >> IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_SHIFT)
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_SET_GPIO1B2_SEL(v)                       (((v) << IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_SHIFT) & IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_MASK)
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_VALUE_PDM1_SDI3_M1           0x2U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_VALUE_PCIE30X4_PERSTN_M3     0x4U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_VALUE_HDMI_DEBUG3            0x7U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_VALUE_SPI0_MOSI_M2           0x8U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_VALUE_UART4_RX_M2            0xAU

#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B1_SEL_SHIFT                        4U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B1_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B1_SEL_MASK                         (((1U << IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B1_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B1_SEL_SHIFT)
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GET_GPIO1B1_SEL(v)                       (((v) & IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B1_SEL_MASK) >> IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B1_SEL_SHIFT)
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_SET_GPIO1B1_SEL(v)                       (((v) << IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B1_SEL_SHIFT) & IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B1_SEL_MASK)
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B1_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B1_SEL_VALUE_PDM1_SDI2_M1           0x2U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B1_SEL_VALUE_PCIE30X4_WAKEN_M3      0x4U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B1_SEL_VALUE_HDMI_DEBUG2            0x7U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B1_SEL_VALUE_SPI0_MISO_M2           0x8U

#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B0_SEL_SHIFT                        0U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B0_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B0_SEL_MASK                         (((1U << IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B0_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B0_SEL_SHIFT)
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GET_GPIO1B0_SEL(v)                       (((v) & IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B0_SEL_MASK) >> IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B0_SEL_SHIFT)
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_SET_GPIO1B0_SEL(v)                       (((v) << IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B0_SEL_SHIFT) & IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B0_SEL_MASK)
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B0_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B0_SEL_VALUE_PDM1_SDI1_M1           0x2U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B0_SEL_VALUE_PCIE30X4_CLKREQN_M3    0x4U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B0_SEL_VALUE_HDMI_DEBUG1            0x7U
#define IOC_BUS_GPIO1B_IOMUX_SEL_L_GPIO1B0_SEL_VALUE_SPI2_CS1_M0            0x8U

#define IOC_BUS_GPIO1B_IOMUX_SEL_H_ADDR                                     (IOC_BUS_BASE + 0x002C)
#define IOC_BUS_GPIO1B_IOMUX_SEL_H                                          (*(volatile uint32_t *)IOC_BUS_GPIO1B_IOMUX_SEL_H_ADDR)
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_SHIFT                        12U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_MASK                         (((1U << IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_SHIFT)
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GET_GPIO1B7_SEL(v)                       (((v) & IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_MASK) >> IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_SHIFT)
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_SET_GPIO1B7_SEL(v)                       (((v) << IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_SHIFT) & IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_MASK)
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_VALUE_MIPI_CAMERA2_CLK_M0    0x2U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_VALUE_SPDIF1_TX_M0           0x3U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_VALUE_PCIE30X2_PERSTN_M3     0x4U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_VALUE_HDMI_RX_CEC_M2         0x5U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_VALUE_SATA2_ACT_LED_M1       0x6U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_VALUE_I2C5_SDA_M3            0x9U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_VALUE_UART1_RX_M1            0xAU
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_VALUE_PWM13_M2               0xBU

#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_SHIFT                        8U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_MASK                         (((1U << IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_SHIFT)
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GET_GPIO1B6_SEL(v)                       (((v) & IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_MASK) >> IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_SHIFT)
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_SET_GPIO1B6_SEL(v)                       (((v) << IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_SHIFT) & IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_MASK)
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_VALUE_MIPI_CAMERA1_CLK_M0    0x2U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_VALUE_SPDIF0_TX_M0           0x3U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_VALUE_PCIE30X2_WAKEN_M3      0x4U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_VALUE_HDMI_RX_HPDOUT_M2      0x5U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_VALUE_I2C5_SCL_M3            0x9U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_VALUE_UART1_TX_M1            0xAU

#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B5_SEL_SHIFT                        4U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B5_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B5_SEL_MASK                         (((1U << IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B5_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B5_SEL_SHIFT)
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GET_GPIO1B5_SEL(v)                       (((v) & IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B5_SEL_MASK) >> IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B5_SEL_SHIFT)
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_SET_GPIO1B5_SEL(v)                       (((v) << IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B5_SEL_SHIFT) & IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B5_SEL_MASK)
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B5_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B5_SEL_VALUE_PCIE30X1_0_CLKREQN_M2  0x4U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B5_SEL_VALUE_SPI0_CS1_M2            0x8U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B5_SEL_VALUE_UART7_TX_M2            0xAU

#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_SHIFT                        0U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_MASK                         (((1U << IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_SHIFT)
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GET_GPIO1B4_SEL(v)                       (((v) & IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_MASK) >> IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_SHIFT)
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_SET_GPIO1B4_SEL(v)                       (((v) << IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_SHIFT) & IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_MASK)
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_VALUE_PDM1_CLK0_M1           0x2U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_VALUE_PCIE30X1_0_PERSTN_M2   0x4U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_VALUE_HDMI_DEBUG5            0x7U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_VALUE_SPI0_CS0_M2            0x8U
#define IOC_BUS_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_VALUE_UART7_RX_M2            0xAU

#define IOC_BUS_GPIO1C_IOMUX_SEL_L_ADDR                                     (IOC_BUS_BASE + 0x0030)
#define IOC_BUS_GPIO1C_IOMUX_SEL_L                                          (*(volatile uint32_t *)IOC_BUS_GPIO1C_IOMUX_SEL_L_ADDR)
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_SHIFT                        12U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_MASK                         (((1U << IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_SHIFT)
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GET_GPIO1C3_SEL(v)                       (((v) & IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_MASK) >> IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_SHIFT)
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_SET_GPIO1C3_SEL(v)                       (((v) << IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_SHIFT) & IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_MASK)
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_VALUE_I2S0_SCLK              0x1U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_VALUE_SPI4_CS0_M0            0x8U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_VALUE_I2C6_SCL_M1            0x9U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_VALUE_UART3_CTSN             0xAU
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_VALUE_PWM7_IR_M2             0xBU

#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_SHIFT                        8U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_MASK                         (((1U << IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_SHIFT)
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GET_GPIO1C2_SEL(v)                       (((v) & IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_MASK) >> IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_SHIFT)
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_SET_GPIO1C2_SEL(v)                       (((v) << IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_SHIFT) & IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_MASK)
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_VALUE_I2S0_MCLK              0x1U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_VALUE_SPI4_CLK_M0            0x8U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_VALUE_I2C6_SDA_M1            0x9U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_VALUE_UART3_RTSN             0xAU
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_VALUE_PWM3_IR_M2             0xBU

#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C1_SEL_SHIFT                        4U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C1_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C1_SEL_MASK                         (((1U << IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C1_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C1_SEL_SHIFT)
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GET_GPIO1C1_SEL(v)                       (((v) & IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C1_SEL_MASK) >> IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C1_SEL_SHIFT)
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_SET_GPIO1C1_SEL(v)                       (((v) << IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C1_SEL_SHIFT) & IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C1_SEL_MASK)
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C1_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C1_SEL_VALUE_SPI4_MOSI_M0           0x8U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C1_SEL_VALUE_I2C3_SCL_M0            0x9U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C1_SEL_VALUE_UART3_TX_M0            0xAU

#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C0_SEL_SHIFT                        0U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C0_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C0_SEL_MASK                         (((1U << IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C0_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C0_SEL_SHIFT)
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GET_GPIO1C0_SEL(v)                       (((v) & IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C0_SEL_MASK) >> IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C0_SEL_SHIFT)
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_SET_GPIO1C0_SEL(v)                       (((v) << IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C0_SEL_SHIFT) & IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C0_SEL_MASK)
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C0_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C0_SEL_VALUE_SPI4_MISO_M0           0x8U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C0_SEL_VALUE_I2C3_SDA_M0            0x9U
#define IOC_BUS_GPIO1C_IOMUX_SEL_L_GPIO1C0_SEL_VALUE_UART3_RX_M0            0xAU

#define IOC_BUS_GPIO1C_IOMUX_SEL_H_ADDR                                     (IOC_BUS_BASE + 0x0034)
#define IOC_BUS_GPIO1C_IOMUX_SEL_H                                          (*(volatile uint32_t *)IOC_BUS_GPIO1C_IOMUX_SEL_H_ADDR)
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C7_SEL_SHIFT                        12U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C7_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C7_SEL_MASK                         (((1U << IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C7_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C7_SEL_SHIFT)
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GET_GPIO1C7_SEL(v)                       (((v) & IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C7_SEL_MASK) >> IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C7_SEL_SHIFT)
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_SET_GPIO1C7_SEL(v)                       (((v) << IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C7_SEL_SHIFT) & IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C7_SEL_MASK)
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C7_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C7_SEL_VALUE_I2S0_SDO0              0x1U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C7_SEL_VALUE_I2C4_SCL_M4            0x9U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C7_SEL_VALUE_UART4_CTSN             0xAU

#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C6_SEL_SHIFT                        8U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C6_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C6_SEL_MASK                         (((1U << IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C6_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C6_SEL_SHIFT)
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GET_GPIO1C6_SEL(v)                       (((v) & IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C6_SEL_MASK) >> IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C6_SEL_SHIFT)
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_SET_GPIO1C6_SEL(v)                       (((v) << IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C6_SEL_SHIFT) & IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C6_SEL_MASK)
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C6_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C6_SEL_VALUE_PDM0_CLK0_M0           0x3U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C6_SEL_VALUE_I2C4_SDA_M4            0x9U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C6_SEL_VALUE_PWM15_IR_M2            0xBU

#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C5_SEL_SHIFT                        4U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C5_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C5_SEL_MASK                         (((1U << IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C5_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C5_SEL_SHIFT)
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GET_GPIO1C5_SEL(v)                       (((v) & IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C5_SEL_MASK) >> IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C5_SEL_SHIFT)
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_SET_GPIO1C5_SEL(v)                       (((v) << IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C5_SEL_SHIFT) & IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C5_SEL_MASK)
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C5_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C5_SEL_VALUE_I2S0_LRCK              0x1U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C5_SEL_VALUE_I2C2_SCL_M3            0x9U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C5_SEL_VALUE_UART4_RTSN             0xAU

#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_SHIFT                        0U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_MASK                         (((1U << IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_SHIFT)
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GET_GPIO1C4_SEL(v)                       (((v) & IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_MASK) >> IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_SHIFT)
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_SET_GPIO1C4_SEL(v)                       (((v) << IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_SHIFT) & IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_MASK)
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_VALUE_PDM0_CLK1_M0           0x3U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_VALUE_PCIE30PHY_DTB0         0x4U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_VALUE_SPI4_CS1_M0            0x8U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_VALUE_I2C2_SDA_M3            0x9U
#define IOC_BUS_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_VALUE_PWM11_IR_M2            0xBU

#define IOC_BUS_GPIO1D_IOMUX_SEL_L_ADDR                                     (IOC_BUS_BASE + 0x0038)
#define IOC_BUS_GPIO1D_IOMUX_SEL_L                                          (*(volatile uint32_t *)IOC_BUS_GPIO1D_IOMUX_SEL_L_ADDR)
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_SHIFT                        12U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_MASK                         (((1U << IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_SHIFT)
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GET_GPIO1D3_SEL(v)                       (((v) & IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_MASK) >> IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_SHIFT)
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_SET_GPIO1D3_SEL(v)                       (((v) << IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_SHIFT) & IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_MASK)
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_VALUE_I2S0_SDI1              0x2U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_VALUE_PDM0_SDI3_M0           0x3U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_VALUE_SPI1_CS0_M2            0x8U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_VALUE_I2C1_SDA_M4            0x9U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_VALUE_UART4_RX_M0            0xAU
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_VALUE_PWM1_M1                0xBU

#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_SHIFT                        8U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_MASK                         (((1U << IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_SHIFT)
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GET_GPIO1D2_SEL(v)                       (((v) & IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_MASK) >> IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_SHIFT)
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_SET_GPIO1D2_SEL(v)                       (((v) << IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_SHIFT) & IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_MASK)
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_VALUE_I2S0_SDO3              0x1U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_VALUE_I2S0_SDI2              0x2U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_VALUE_PDM0_SDI2_M0           0x3U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_VALUE_SPI1_CLK_M2            0x8U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_VALUE_I2C1_SCL_M4            0x9U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_VALUE_UART4_TX_M0            0xAU
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_VALUE_PWM0_M1                0xBU

#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_SHIFT                        4U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_MASK                         (((1U << IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_SHIFT)
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GET_GPIO1D1_SEL(v)                       (((v) & IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_MASK) >> IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_SHIFT)
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_SET_GPIO1D1_SEL(v)                       (((v) << IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_SHIFT) & IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_MASK)
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_VALUE_I2S0_SDO2              0x1U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_VALUE_I2S0_SDI3              0x2U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_VALUE_PDM0_SDI1_M0           0x3U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_VALUE_PCIE30PHY_DTB1         0x4U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_VALUE_SPI1_MOSI_M2           0x8U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_VALUE_I2C7_SDA_M0            0x9U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_VALUE_UART6_RX_M2            0xAU

#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D0_SEL_SHIFT                        0U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D0_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D0_SEL_MASK                         (((1U << IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D0_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D0_SEL_SHIFT)
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GET_GPIO1D0_SEL(v)                       (((v) & IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D0_SEL_MASK) >> IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D0_SEL_SHIFT)
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_SET_GPIO1D0_SEL(v)                       (((v) << IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D0_SEL_SHIFT) & IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D0_SEL_MASK)
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D0_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D0_SEL_VALUE_I2S0_SDO1              0x1U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D0_SEL_VALUE_SPI1_MISO_M2           0x8U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D0_SEL_VALUE_I2C7_SCL_M0            0x9U
#define IOC_BUS_GPIO1D_IOMUX_SEL_L_GPIO1D0_SEL_VALUE_UART6_TX_M2            0xAU

#define IOC_BUS_GPIO1D_IOMUX_SEL_H_ADDR                                     (IOC_BUS_BASE + 0x003C)
#define IOC_BUS_GPIO1D_IOMUX_SEL_H                                          (*(volatile uint32_t *)IOC_BUS_GPIO1D_IOMUX_SEL_H_ADDR)
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D7_SEL_SHIFT                        12U
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D7_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D7_SEL_MASK                         (((1U << IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D7_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D7_SEL_SHIFT)
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GET_GPIO1D7_SEL(v)                       (((v) & IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D7_SEL_MASK) >> IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D7_SEL_SHIFT)
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_SET_GPIO1D7_SEL(v)                       (((v) << IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D7_SEL_SHIFT) & IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D7_SEL_MASK)
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D7_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D7_SEL_VALUE_MIPI_CAMERA4_CLK_M0    0x2U
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D7_SEL_VALUE_PCIE30X2_CLKREQN_M3    0x4U
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D7_SEL_VALUE_HDMI_RX_SDA_M2         0x5U
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D7_SEL_VALUE_I2C8_SDA_M2            0x9U
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D7_SEL_VALUE_UART1_CTSN_M1          0xAU
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D7_SEL_VALUE_PWM15_IR_M3            0xBU

#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D6_SEL_SHIFT                        8U
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D6_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D6_SEL_MASK                         (((1U << IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D6_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D6_SEL_SHIFT)
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GET_GPIO1D6_SEL(v)                       (((v) & IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D6_SEL_MASK) >> IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D6_SEL_SHIFT)
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_SET_GPIO1D6_SEL(v)                       (((v) << IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D6_SEL_SHIFT) & IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D6_SEL_MASK)
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D6_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D6_SEL_VALUE_MIPI_CAMERA3_CLK_M0    0x2U
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D6_SEL_VALUE_HDMI_RX_SCL_M2         0x5U
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D6_SEL_VALUE_I2C8_SCL_M2            0x9U
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D6_SEL_VALUE_UART1_RTSN_M1          0xAU
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D6_SEL_VALUE_PWM14_M2               0xBU

#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D5_SEL_SHIFT                        4U
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D5_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D5_SEL_MASK                         (((1U << IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D5_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D5_SEL_SHIFT)
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GET_GPIO1D5_SEL(v)                       (((v) & IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D5_SEL_MASK) >> IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D5_SEL_SHIFT)
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_SET_GPIO1D5_SEL(v)                       (((v) << IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D5_SEL_SHIFT) & IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D5_SEL_MASK)
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D5_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D5_SEL_VALUE_PDM0_SDI0_M0           0x3U
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D5_SEL_VALUE_SPI1_CS1_M2            0x8U

#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D4_SEL_SHIFT                        0U
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D4_SEL_WIDTH                        4U
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D4_SEL_MASK                         (((1U << IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D4_SEL_WIDTH) - 1U) << IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D4_SEL_SHIFT)
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GET_GPIO1D4_SEL(v)                       (((v) & IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D4_SEL_MASK) >> IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D4_SEL_SHIFT)
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_SET_GPIO1D4_SEL(v)                       (((v) << IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D4_SEL_SHIFT) & IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D4_SEL_MASK)
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D4_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO1D_IOMUX_SEL_H_GPIO1D4_SEL_VALUE_I2S0_SDI0              0x2U

#define IOC_BUS_GPIO2A_IOMUX_SEL_L_ADDR                                     (IOC_BUS_BASE + 0x0040)
#define IOC_BUS_GPIO2A_IOMUX_SEL_L                                          (*(volatile uint32_t *)IOC_BUS_GPIO2A_IOMUX_SEL_L_ADDR)
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A3_SEL_SHIFT                        12U
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A3_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A3_SEL_MASK                         (((1U << IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A3_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A3_SEL_SHIFT)
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GET_GPIO2A3_SEL(v)                       (((v) & IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A3_SEL_MASK) >> IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A3_SEL_SHIFT)
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_SET_GPIO2A3_SEL(v)                       (((v) << IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A3_SEL_SHIFT) & IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A3_SEL_MASK)
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A3_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A3_SEL_VALUE_EMMC_RSTN              0x1U
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A3_SEL_VALUE_I2C2_SCL_M2            0x9U
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A3_SEL_VALUE_UART5_RTSN_M1          0xAU

#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A2_SEL_SHIFT                        8U
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A2_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A2_SEL_MASK                         (((1U << IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A2_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A2_SEL_SHIFT)
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GET_GPIO2A2_SEL(v)                       (((v) & IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A2_SEL_MASK) >> IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A2_SEL_SHIFT)
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_SET_GPIO2A2_SEL(v)                       (((v) << IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A2_SEL_SHIFT) & IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A2_SEL_MASK)
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A2_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A2_SEL_VALUE_EMMC_DATA_STROBE       0x1U
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A2_SEL_VALUE_I2C2_SDA_M2            0x9U
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A2_SEL_VALUE_UART5_CTSN_M1          0xAU

#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A1_SEL_SHIFT                        4U
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A1_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A1_SEL_MASK                         (((1U << IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A1_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A1_SEL_SHIFT)
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GET_GPIO2A1_SEL(v)                       (((v) & IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A1_SEL_MASK) >> IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A1_SEL_SHIFT)
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_SET_GPIO2A1_SEL(v)                       (((v) << IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A1_SEL_SHIFT) & IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A1_SEL_MASK)
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A1_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A1_SEL_VALUE_EMMC_CLKOUT            0x1U

#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A0_SEL_SHIFT                        0U
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A0_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A0_SEL_MASK                         (((1U << IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A0_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A0_SEL_SHIFT)
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GET_GPIO2A0_SEL(v)                       (((v) & IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A0_SEL_MASK) >> IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A0_SEL_SHIFT)
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_SET_GPIO2A0_SEL(v)                       (((v) << IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A0_SEL_SHIFT) & IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A0_SEL_MASK)
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A0_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A0_SEL_VALUE_EMMC_CMD               0x1U
#define IOC_BUS_GPIO2A_IOMUX_SEL_L_GPIO2A0_SEL_VALUE_FSPI_CLK_M0            0x2U

#define IOC_BUS_GPIO2A_IOMUX_SEL_H_ADDR                                     (IOC_BUS_BASE + 0x0044)
#define IOC_BUS_GPIO2A_IOMUX_SEL_H                                          (*(volatile uint32_t *)IOC_BUS_GPIO2A_IOMUX_SEL_H_ADDR)
#define IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A7_SEL_SHIFT                        12U
#define IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A7_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A7_SEL_MASK                         (((1U << IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A7_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A7_SEL_SHIFT)
#define IOC_BUS_GPIO2A_IOMUX_SEL_H_GET_GPIO2A7_SEL(v)                       (((v) & IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A7_SEL_MASK) >> IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A7_SEL_SHIFT)
#define IOC_BUS_GPIO2A_IOMUX_SEL_H_SET_GPIO2A7_SEL(v)                       (((v) << IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A7_SEL_SHIFT) & IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A7_SEL_MASK)
#define IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A7_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A7_SEL_VALUE_GMAC0_RXD3             0x1U
#define IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A7_SEL_VALUE_SDIO_D1_M0             0x2U
#define IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A7_SEL_VALUE_FSPI_D1_M1             0x3U
#define IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A7_SEL_VALUE_UART6_TX_M0            0xAU

#define IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A6_SEL_SHIFT                        8U
#define IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A6_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A6_SEL_MASK                         (((1U << IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A6_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A6_SEL_SHIFT)
#define IOC_BUS_GPIO2A_IOMUX_SEL_H_GET_GPIO2A6_SEL(v)                       (((v) & IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A6_SEL_MASK) >> IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A6_SEL_SHIFT)
#define IOC_BUS_GPIO2A_IOMUX_SEL_H_SET_GPIO2A6_SEL(v)                       (((v) << IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A6_SEL_SHIFT) & IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A6_SEL_MASK)
#define IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A6_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A6_SEL_VALUE_GMAC0_RXD2             0x1U
#define IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A6_SEL_VALUE_SDIO_D0_M0             0x2U
#define IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A6_SEL_VALUE_FSPI_D0_M1             0x3U
#define IOC_BUS_GPIO2A_IOMUX_SEL_H_GPIO2A6_SEL_VALUE_UART6_RX_M0            0xAU

#define IOC_BUS_GPIO2B_IOMUX_SEL_L_ADDR                                     (IOC_BUS_BASE + 0x0048)
#define IOC_BUS_GPIO2B_IOMUX_SEL_L                                          (*(volatile uint32_t *)IOC_BUS_GPIO2B_IOMUX_SEL_L_ADDR)
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B3_SEL_SHIFT                        12U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B3_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B3_SEL_MASK                         (((1U << IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B3_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B3_SEL_SHIFT)
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GET_GPIO2B3_SEL(v)                       (((v) & IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B3_SEL_MASK) >> IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B3_SEL_SHIFT)
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_SET_GPIO2B3_SEL(v)                       (((v) << IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B3_SEL_SHIFT) & IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B3_SEL_MASK)
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B3_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B3_SEL_VALUE_GMAC0_TXCLK            0x1U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B3_SEL_VALUE_SDIO_CLK_M0            0x2U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B3_SEL_VALUE_FSPI_CLK_M1            0x3U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B3_SEL_VALUE_I2C3_SDA_M3            0x9U

#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B2_SEL_SHIFT                        8U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B2_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B2_SEL_MASK                         (((1U << IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B2_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B2_SEL_SHIFT)
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GET_GPIO2B2_SEL(v)                       (((v) & IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B2_SEL_MASK) >> IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B2_SEL_SHIFT)
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_SET_GPIO2B2_SEL(v)                       (((v) << IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B2_SEL_SHIFT) & IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B2_SEL_MASK)
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B2_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B2_SEL_VALUE_GMAC0_TXD3             0x1U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B2_SEL_VALUE_SDIO_CMD_M0            0x2U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B2_SEL_VALUE_I2C3_SCL_M3            0x9U

#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_SHIFT                        4U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_MASK                         (((1U << IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_SHIFT)
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GET_GPIO2B1_SEL(v)                       (((v) & IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_MASK) >> IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_SHIFT)
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_SET_GPIO2B1_SEL(v)                       (((v) << IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_SHIFT) & IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_MASK)
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_VALUE_GMAC0_TXD2             0x1U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_VALUE_SDIO_D3_M0             0x2U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_VALUE_FSPI_D3_M1             0x3U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_VALUE_I2C8_SDA_M1            0x9U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_VALUE_UART6_CTSN_M0          0xAU

#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_SHIFT                        0U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_MASK                         (((1U << IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_SHIFT)
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GET_GPIO2B0_SEL(v)                       (((v) & IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_MASK) >> IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_SHIFT)
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_SET_GPIO2B0_SEL(v)                       (((v) << IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_SHIFT) & IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_MASK)
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_VALUE_GMAC0_RXCLK            0x1U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_VALUE_SDIO_D2_M0             0x2U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_VALUE_FSPI_D2_M1             0x3U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_VALUE_I2C8_SCL_M1            0x9U
#define IOC_BUS_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_VALUE_UART6_RTSN_M0          0xAU

#define IOC_BUS_GPIO2B_IOMUX_SEL_H_ADDR                                     (IOC_BUS_BASE + 0x004C)
#define IOC_BUS_GPIO2B_IOMUX_SEL_H                                          (*(volatile uint32_t *)IOC_BUS_GPIO2B_IOMUX_SEL_H_ADDR)
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B7_SEL_SHIFT                        12U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B7_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B7_SEL_MASK                         (((1U << IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B7_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B7_SEL_SHIFT)
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GET_GPIO2B7_SEL(v)                       (((v) & IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B7_SEL_MASK) >> IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B7_SEL_SHIFT)
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_SET_GPIO2B7_SEL(v)                       (((v) << IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B7_SEL_SHIFT) & IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B7_SEL_MASK)
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B7_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B7_SEL_VALUE_GMAC0_TXD1             0x1U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B7_SEL_VALUE_I2S2_SCLK_M0           0x2U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B7_SEL_VALUE_I2C5_SDA_M4            0x9U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B7_SEL_VALUE_UART1_TX_M0            0xAU

#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B6_SEL_SHIFT                        8U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B6_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B6_SEL_MASK                         (((1U << IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B6_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B6_SEL_SHIFT)
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GET_GPIO2B6_SEL(v)                       (((v) & IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B6_SEL_MASK) >> IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B6_SEL_SHIFT)
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_SET_GPIO2B6_SEL(v)                       (((v) << IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B6_SEL_SHIFT) & IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B6_SEL_MASK)
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B6_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B6_SEL_VALUE_GMAC0_TXD0             0x1U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B6_SEL_VALUE_I2S2_MCLK_M0           0x2U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B6_SEL_VALUE_I2C5_SCL_M4            0x9U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B6_SEL_VALUE_UART1_RX_M0            0xAU

#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_SHIFT                        4U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_MASK                         (((1U << IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_SHIFT)
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GET_GPIO2B5_SEL(v)                       (((v) & IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_MASK) >> IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_SHIFT)
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_SET_GPIO2B5_SEL(v)                       (((v) << IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_SHIFT) & IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_MASK)
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_VALUE_GMAC0_PPSTRING         0x1U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_VALUE_FSPI_CS1N_M1           0x3U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_VALUE_HDMI_TX1_SCL_M0        0x4U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_VALUE_I2C4_SCL_M1            0x9U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_VALUE_UART7_TX_M0            0xAU

#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_SHIFT                        0U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_MASK                         (((1U << IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_SHIFT)
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GET_GPIO2B4_SEL(v)                       (((v) & IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_MASK) >> IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_SHIFT)
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_SET_GPIO2B4_SEL(v)                       (((v) << IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_SHIFT) & IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_MASK)
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_VALUE_GMAC0_PTP_REFCLK       0x1U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_VALUE_FSPI_CS0N_M1           0x3U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_VALUE_HDMI_TX1_SDA_M0        0x4U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_VALUE_I2C4_SDA_M1            0x9U
#define IOC_BUS_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_VALUE_UART7_RX_M0            0xAU

#define IOC_BUS_GPIO2C_IOMUX_SEL_L_ADDR                                     (IOC_BUS_BASE + 0x0050)
#define IOC_BUS_GPIO2C_IOMUX_SEL_L                                          (*(volatile uint32_t *)IOC_BUS_GPIO2C_IOMUX_SEL_L_ADDR)
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C3_SEL_SHIFT                        12U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C3_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C3_SEL_MASK                         (((1U << IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C3_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C3_SEL_SHIFT)
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GET_GPIO2C3_SEL(v)                       (((v) & IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C3_SEL_MASK) >> IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C3_SEL_SHIFT)
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_SET_GPIO2C3_SEL(v)                       (((v) << IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C3_SEL_SHIFT) & IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C3_SEL_MASK)
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C3_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C3_SEL_VALUE_ETH0_REFCLKO_25M       0x1U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C3_SEL_VALUE_I2S2_SDI_M0            0x2U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C3_SEL_VALUE_SPI1_CS0_M0            0x8U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C3_SEL_VALUE_I2C6_SCL_M2            0x9U

#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C2_SEL_SHIFT                        8U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C2_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C2_SEL_MASK                         (((1U << IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C2_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C2_SEL_SHIFT)
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GET_GPIO2C2_SEL(v)                       (((v) & IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C2_SEL_MASK) >> IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C2_SEL_SHIFT)
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_SET_GPIO2C2_SEL(v)                       (((v) << IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C2_SEL_SHIFT) & IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C2_SEL_MASK)
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C2_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C2_SEL_VALUE_GMAC0_RXD1             0x1U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C2_SEL_VALUE_SPI1_MOSI_M0           0x8U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C2_SEL_VALUE_I2C6_SDA_M2            0x9U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C2_SEL_VALUE_UART9_TX_M0            0xAU

#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C1_SEL_SHIFT                        4U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C1_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C1_SEL_MASK                         (((1U << IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C1_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C1_SEL_SHIFT)
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GET_GPIO2C1_SEL(v)                       (((v) & IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C1_SEL_MASK) >> IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C1_SEL_SHIFT)
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_SET_GPIO2C1_SEL(v)                       (((v) << IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C1_SEL_SHIFT) & IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C1_SEL_MASK)
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C1_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C1_SEL_VALUE_GMAC0_RXD0             0x1U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C1_SEL_VALUE_SPI1_MISO_M0           0x8U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C1_SEL_VALUE_I2C2_SCL_M1            0x9U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C1_SEL_VALUE_UART1_CTSN_M0          0xAU

#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_SHIFT                        0U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_MASK                         (((1U << IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_SHIFT)
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GET_GPIO2C0_SEL(v)                       (((v) & IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_MASK) >> IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_SHIFT)
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_SET_GPIO2C0_SEL(v)                       (((v) << IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_SHIFT) & IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_MASK)
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_VALUE_GMAC0_TXEN             0x1U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_VALUE_I2S2_LRCK_M0           0x2U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_VALUE_SPI1_CLK_M0            0x8U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_VALUE_I2C2_SDA_M1            0x9U
#define IOC_BUS_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_VALUE_UART1_RTSN_M0          0xAU

#define IOC_BUS_GPIO2C_IOMUX_SEL_H_ADDR                                     (IOC_BUS_BASE + 0x0054)
#define IOC_BUS_GPIO2C_IOMUX_SEL_H                                          (*(volatile uint32_t *)IOC_BUS_GPIO2C_IOMUX_SEL_H_ADDR)
#define IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C5_SEL_SHIFT                        4U
#define IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C5_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C5_SEL_MASK                         (((1U << IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C5_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C5_SEL_SHIFT)
#define IOC_BUS_GPIO2C_IOMUX_SEL_H_GET_GPIO2C5_SEL(v)                       (((v) & IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C5_SEL_MASK) >> IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C5_SEL_SHIFT)
#define IOC_BUS_GPIO2C_IOMUX_SEL_H_SET_GPIO2C5_SEL(v)                       (((v) << IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C5_SEL_SHIFT) & IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C5_SEL_MASK)
#define IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C5_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C5_SEL_VALUE_CLK32K_OUT1            0x1U

#define IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_SHIFT                        0U
#define IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_MASK                         (((1U << IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_SHIFT)
#define IOC_BUS_GPIO2C_IOMUX_SEL_H_GET_GPIO2C4_SEL(v)                       (((v) & IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_MASK) >> IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_SHIFT)
#define IOC_BUS_GPIO2C_IOMUX_SEL_H_SET_GPIO2C4_SEL(v)                       (((v) << IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_SHIFT) & IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_MASK)
#define IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_VALUE_GMAC0_PPSCLK           0x1U
#define IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_VALUE_TEST_CLKOUT_M1         0x3U
#define IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_VALUE_HDMI_TX1_CEC_M0        0x4U
#define IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_VALUE_SPI1_CS1_M0            0x8U
#define IOC_BUS_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_VALUE_UART9_RX_M0            0xAU

#define IOC_BUS_GPIO2D_IOMUX_SEL_L_ADDR                                     (IOC_BUS_BASE + 0x0058)
#define IOC_BUS_GPIO2D_IOMUX_SEL_L                                          (*(volatile uint32_t *)IOC_BUS_GPIO2D_IOMUX_SEL_L_ADDR)
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D3_SEL_SHIFT                        12U
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D3_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D3_SEL_MASK                         (((1U << IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D3_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D3_SEL_SHIFT)
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GET_GPIO2D3_SEL(v)                       (((v) & IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D3_SEL_MASK) >> IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D3_SEL_SHIFT)
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_SET_GPIO2D3_SEL(v)                       (((v) << IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D3_SEL_SHIFT) & IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D3_SEL_MASK)
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D3_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D3_SEL_VALUE_EMMC_D3                0x1U
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D3_SEL_VALUE_FSPI_D3_M0             0x2U

#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D2_SEL_SHIFT                        8U
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D2_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D2_SEL_MASK                         (((1U << IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D2_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D2_SEL_SHIFT)
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GET_GPIO2D2_SEL(v)                       (((v) & IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D2_SEL_MASK) >> IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D2_SEL_SHIFT)
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_SET_GPIO2D2_SEL(v)                       (((v) << IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D2_SEL_SHIFT) & IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D2_SEL_MASK)
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D2_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D2_SEL_VALUE_EMMC_D2                0x1U
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D2_SEL_VALUE_FSPI_D2_M0             0x2U

#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D1_SEL_SHIFT                        4U
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D1_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D1_SEL_MASK                         (((1U << IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D1_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D1_SEL_SHIFT)
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GET_GPIO2D1_SEL(v)                       (((v) & IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D1_SEL_MASK) >> IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D1_SEL_SHIFT)
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_SET_GPIO2D1_SEL(v)                       (((v) << IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D1_SEL_SHIFT) & IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D1_SEL_MASK)
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D1_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D1_SEL_VALUE_EMMC_D1                0x1U
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D1_SEL_VALUE_FSPI_D1_M0             0x2U

#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D0_SEL_SHIFT                        0U
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D0_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D0_SEL_MASK                         (((1U << IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D0_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D0_SEL_SHIFT)
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GET_GPIO2D0_SEL(v)                       (((v) & IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D0_SEL_MASK) >> IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D0_SEL_SHIFT)
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_SET_GPIO2D0_SEL(v)                       (((v) << IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D0_SEL_SHIFT) & IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D0_SEL_MASK)
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D0_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D0_SEL_VALUE_EMMC_D0                0x1U
#define IOC_BUS_GPIO2D_IOMUX_SEL_L_GPIO2D0_SEL_VALUE_FSPI_D0_M0             0x2U

#define IOC_BUS_GPIO2D_IOMUX_SEL_H_ADDR                                     (IOC_BUS_BASE + 0x005C)
#define IOC_BUS_GPIO2D_IOMUX_SEL_H                                          (*(volatile uint32_t *)IOC_BUS_GPIO2D_IOMUX_SEL_H_ADDR)
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D7_SEL_SHIFT                        12U
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D7_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D7_SEL_MASK                         (((1U << IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D7_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D7_SEL_SHIFT)
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GET_GPIO2D7_SEL(v)                       (((v) & IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D7_SEL_MASK) >> IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D7_SEL_SHIFT)
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_SET_GPIO2D7_SEL(v)                       (((v) << IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D7_SEL_SHIFT) & IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D7_SEL_MASK)
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D7_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D7_SEL_VALUE_EMMC_D7                0x1U
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D7_SEL_VALUE_FSPI_CS1N_M0           0x2U

#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D6_SEL_SHIFT                        8U
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D6_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D6_SEL_MASK                         (((1U << IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D6_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D6_SEL_SHIFT)
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GET_GPIO2D6_SEL(v)                       (((v) & IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D6_SEL_MASK) >> IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D6_SEL_SHIFT)
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_SET_GPIO2D6_SEL(v)                       (((v) << IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D6_SEL_SHIFT) & IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D6_SEL_MASK)
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D6_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D6_SEL_VALUE_EMMC_D6                0x1U
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D6_SEL_VALUE_FSPI_CS0N_M0           0x2U

#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D5_SEL_SHIFT                        4U
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D5_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D5_SEL_MASK                         (((1U << IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D5_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D5_SEL_SHIFT)
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GET_GPIO2D5_SEL(v)                       (((v) & IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D5_SEL_MASK) >> IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D5_SEL_SHIFT)
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_SET_GPIO2D5_SEL(v)                       (((v) << IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D5_SEL_SHIFT) & IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D5_SEL_MASK)
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D5_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D5_SEL_VALUE_EMMC_D5                0x1U
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D5_SEL_VALUE_I2C1_SDA_M3            0x9U
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D5_SEL_VALUE_UART5_TX_M2            0xAU

#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D4_SEL_SHIFT                        0U
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D4_SEL_WIDTH                        4U
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D4_SEL_MASK                         (((1U << IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D4_SEL_WIDTH) - 1U) << IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D4_SEL_SHIFT)
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GET_GPIO2D4_SEL(v)                       (((v) & IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D4_SEL_MASK) >> IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D4_SEL_SHIFT)
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_SET_GPIO2D4_SEL(v)                       (((v) << IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D4_SEL_SHIFT) & IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D4_SEL_MASK)
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D4_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D4_SEL_VALUE_EMMC_D4                0x1U
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D4_SEL_VALUE_I2C1_SCL_M3            0x9U
#define IOC_BUS_GPIO2D_IOMUX_SEL_H_GPIO2D4_SEL_VALUE_UART5_RX_M2            0xAU

#define IOC_BUS_GPIO3A_IOMUX_SEL_L_ADDR                                     (IOC_BUS_BASE + 0x0060)
#define IOC_BUS_GPIO3A_IOMUX_SEL_L                                          (*(volatile uint32_t *)IOC_BUS_GPIO3A_IOMUX_SEL_L_ADDR)
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_SHIFT                        12U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_MASK                         (((1U << IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_SHIFT)
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GET_GPIO3A3_SEL(v)                       (((v) & IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_MASK) >> IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_SHIFT)
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_SET_GPIO3A3_SEL(v)                       (((v) << IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_SHIFT) & IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_MASK)
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_VALUE_GMAC1_RXD3             0x1U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_VALUE_SDIO_D3_M1             0x2U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_VALUE_I2S3_SDO               0x3U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_VALUE_AUDDSM_RN              0x4U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_VALUE_FSPI_D3_M2             0x5U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_VALUE_SPI4_CS0_M1            0x8U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_VALUE_UART8_RX_M1            0xAU

#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_SHIFT                        8U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_MASK                         (((1U << IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_SHIFT)
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GET_GPIO3A2_SEL(v)                       (((v) & IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_MASK) >> IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_SHIFT)
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_SET_GPIO3A2_SEL(v)                       (((v) << IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_SHIFT) & IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_MASK)
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_VALUE_GMAC1_RXD2             0x1U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_VALUE_SDIO_D2_M1             0x2U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_VALUE_I2S3_LRCK              0x3U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_VALUE_AUDDSM_LP              0x4U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_VALUE_FSPI_D2_M2             0x5U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_VALUE_SPI4_CLK_M1            0x8U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_VALUE_UART8_TX_M1            0xAU

#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_SHIFT                        4U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_MASK                         (((1U << IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_SHIFT)
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GET_GPIO3A1_SEL(v)                       (((v) & IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_MASK) >> IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_SHIFT)
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_SET_GPIO3A1_SEL(v)                       (((v) << IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_SHIFT) & IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_MASK)
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_VALUE_GMAC1_TXD3             0x1U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_VALUE_SDIO_D1_M1             0x2U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_VALUE_I2S3_SCLK              0x3U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_VALUE_AUDDSM_LN              0x4U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_VALUE_FSPI_D1_M2             0x5U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_VALUE_SPI4_MOSI_M1           0x8U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_VALUE_I2C6_SCL_M4            0x9U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_VALUE_PWM11_IR_M0            0xBU

#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_SHIFT                        0U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_MASK                         (((1U << IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_SHIFT)
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GET_GPIO3A0_SEL(v)                       (((v) & IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_MASK) >> IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_SHIFT)
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_SET_GPIO3A0_SEL(v)                       (((v) << IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_SHIFT) & IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_MASK)
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_VALUE_GMAC1_TXD2             0x1U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_VALUE_SDIO_D0_M1             0x2U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_VALUE_I2S3_MCLK              0x3U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_VALUE_FSPI_D0_M2             0x5U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_VALUE_SPI4_MISO_M1           0x8U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_VALUE_I2C6_SDA_M4            0x9U
#define IOC_BUS_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_VALUE_PWM10_M0               0xBU

#define IOC_BUS_GPIO3A_IOMUX_SEL_H_ADDR                                     (IOC_BUS_BASE + 0x0064)
#define IOC_BUS_GPIO3A_IOMUX_SEL_H                                          (*(volatile uint32_t *)IOC_BUS_GPIO3A_IOMUX_SEL_H_ADDR)
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A7_SEL_SHIFT                        12U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A7_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A7_SEL_MASK                         (((1U << IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A7_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A7_SEL_SHIFT)
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GET_GPIO3A7_SEL(v)                       (((v) & IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A7_SEL_MASK) >> IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A7_SEL_SHIFT)
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_SET_GPIO3A7_SEL(v)                       (((v) << IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A7_SEL_SHIFT) & IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A7_SEL_MASK)
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A7_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A7_SEL_VALUE_GMAC1_RXD0             0x1U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A7_SEL_VALUE_MIPI_CAMERA2_CLK_M1    0x4U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A7_SEL_VALUE_PWM8_M0                0xBU

#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A6_SEL_SHIFT                        8U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A6_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A6_SEL_MASK                         (((1U << IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A6_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A6_SEL_SHIFT)
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GET_GPIO3A6_SEL(v)                       (((v) & IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A6_SEL_MASK) >> IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A6_SEL_SHIFT)
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_SET_GPIO3A6_SEL(v)                       (((v) << IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A6_SEL_SHIFT) & IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A6_SEL_MASK)
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A6_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A6_SEL_VALUE_ETH1_REFCLKO_25M       0x1U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A6_SEL_VALUE_MIPI_CAMERA1_CLK_M1    0x4U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A6_SEL_VALUE_I2C4_SCL_M0            0x9U

#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_SHIFT                        4U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_MASK                         (((1U << IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_SHIFT)
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GET_GPIO3A5_SEL(v)                       (((v) & IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_MASK) >> IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_SHIFT)
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_SET_GPIO3A5_SEL(v)                       (((v) << IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_SHIFT) & IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_MASK)
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_VALUE_GMAC1_RXCLK            0x1U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_VALUE_SDIO_CLK_M1            0x2U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_VALUE_MIPI_CAMERA0_CLK_M1    0x4U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_VALUE_FSPI_CLK_M2            0x5U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_VALUE_I2C4_SDA_M0            0x9U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_VALUE_UART8_CTSN_M1          0xAU

#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_SHIFT                        0U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_MASK                         (((1U << IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_SHIFT)
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GET_GPIO3A4_SEL(v)                       (((v) & IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_MASK) >> IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_SHIFT)
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_SET_GPIO3A4_SEL(v)                       (((v) << IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_SHIFT) & IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_MASK)
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_VALUE_GMAC1_TXCLK            0x1U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_VALUE_SDIO_CMD_M1            0x2U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_VALUE_I2S3_SDI               0x3U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_VALUE_AUDDSM_RP              0x4U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_VALUE_SPI4_CS1_M1            0x8U
#define IOC_BUS_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_VALUE_UART8_RTSN_M1          0xAU

#define IOC_BUS_GPIO3B_IOMUX_SEL_L_ADDR                                     (IOC_BUS_BASE + 0x0068)
#define IOC_BUS_GPIO3B_IOMUX_SEL_L                                          (*(volatile uint32_t *)IOC_BUS_GPIO3B_IOMUX_SEL_L_ADDR)
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B3_SEL_SHIFT                        12U
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B3_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B3_SEL_MASK                         (((1U << IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B3_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B3_SEL_SHIFT)
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GET_GPIO3B3_SEL(v)                       (((v) & IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B3_SEL_MASK) >> IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B3_SEL_SHIFT)
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_SET_GPIO3B3_SEL(v)                       (((v) << IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B3_SEL_SHIFT) & IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B3_SEL_MASK)
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B3_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B3_SEL_VALUE_GMAC1_TXD0             0x1U
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B3_SEL_VALUE_I2S2_SDO_M1            0x3U
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B3_SEL_VALUE_UART2_RTSN             0xAU

#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B2_SEL_SHIFT                        8U
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B2_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B2_SEL_MASK                         (((1U << IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B2_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B2_SEL_SHIFT)
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GET_GPIO3B2_SEL(v)                       (((v) & IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B2_SEL_MASK) >> IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B2_SEL_SHIFT)
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_SET_GPIO3B2_SEL(v)                       (((v) << IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B2_SEL_SHIFT) & IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B2_SEL_MASK)
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B2_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B2_SEL_VALUE_GMAC1_TXER             0x1U
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B2_SEL_VALUE_I2S2_SDI_M1            0x3U
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B2_SEL_VALUE_UART2_RX_M2            0xAU
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B2_SEL_VALUE_PWM3_IR_M1             0xBU

#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B1_SEL_SHIFT                        4U
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B1_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B1_SEL_MASK                         (((1U << IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B1_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B1_SEL_SHIFT)
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GET_GPIO3B1_SEL(v)                       (((v) & IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B1_SEL_MASK) >> IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B1_SEL_SHIFT)
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_SET_GPIO3B1_SEL(v)                       (((v) << IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B1_SEL_SHIFT) & IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B1_SEL_MASK)
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B1_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B1_SEL_VALUE_GMAC1_RXDV_CRS         0x1U
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B1_SEL_VALUE_MIPI_CAMERA4_CLK_M1    0x4U
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B1_SEL_VALUE_UART2_TX_M2            0xAU
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B1_SEL_VALUE_PWM2_M1                0xBU

#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B0_SEL_SHIFT                        0U
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B0_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B0_SEL_MASK                         (((1U << IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B0_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B0_SEL_SHIFT)
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GET_GPIO3B0_SEL(v)                       (((v) & IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B0_SEL_MASK) >> IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B0_SEL_SHIFT)
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_SET_GPIO3B0_SEL(v)                       (((v) << IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B0_SEL_SHIFT) & IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B0_SEL_MASK)
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B0_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B0_SEL_VALUE_GMAC1_RXD1             0x1U
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B0_SEL_VALUE_MIPI_CAMERA3_CLK_M1    0x4U
#define IOC_BUS_GPIO3B_IOMUX_SEL_L_GPIO3B0_SEL_VALUE_PWM9_M0                0xBU

#define IOC_BUS_GPIO3B_IOMUX_SEL_H_ADDR                                     (IOC_BUS_BASE + 0x006C)
#define IOC_BUS_GPIO3B_IOMUX_SEL_H                                          (*(volatile uint32_t *)IOC_BUS_GPIO3B_IOMUX_SEL_H_ADDR)
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B7_SEL_SHIFT                        12U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B7_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B7_SEL_MASK                         (((1U << IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B7_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B7_SEL_SHIFT)
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GET_GPIO3B7_SEL(v)                       (((v) & IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B7_SEL_MASK) >> IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B7_SEL_SHIFT)
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_SET_GPIO3B7_SEL(v)                       (((v) << IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B7_SEL_SHIFT) & IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B7_SEL_MASK)
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B7_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B7_SEL_VALUE_GMAC1_PTP_REF_CLK      0x1U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B7_SEL_VALUE_HDMI_TX1_HPD_M1        0x5U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B7_SEL_VALUE_SPI1_MOSI_M1           0x8U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B7_SEL_VALUE_I2C3_SCL_M1            0x9U

#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_SHIFT                        8U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_MASK                         (((1U << IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_SHIFT)
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GET_GPIO3B6_SEL(v)                       (((v) & IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_MASK) >> IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_SHIFT)
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_SET_GPIO3B6_SEL(v)                       (((v) << IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_SHIFT) & IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_MASK)
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_VALUE_GMAC1_MCLKINOUT        0x1U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_VALUE_I2S2_LRCK_M1           0x3U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_VALUE_CAN1_TX_M0             0x9U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_VALUE_UART3_RX_M1            0xAU
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_VALUE_PWM13_M0               0xBU

#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_SHIFT                        4U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_MASK                         (((1U << IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_SHIFT)
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GET_GPIO3B5_SEL(v)                       (((v) & IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_MASK) >> IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_SHIFT)
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_SET_GPIO3B5_SEL(v)                       (((v) << IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_SHIFT) & IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_MASK)
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_VALUE_GMAC1_TXEN             0x1U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_VALUE_I2S2_SCLK_M1           0x3U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_VALUE_CAN1_RX_M0             0x9U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_VALUE_UART3_TX_M1            0xAU
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_VALUE_PWM12_M0               0xBU

#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B4_SEL_SHIFT                        0U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B4_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B4_SEL_MASK                         (((1U << IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B4_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B4_SEL_SHIFT)
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GET_GPIO3B4_SEL(v)                       (((v) & IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B4_SEL_MASK) >> IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B4_SEL_SHIFT)
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_SET_GPIO3B4_SEL(v)                       (((v) << IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B4_SEL_SHIFT) & IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B4_SEL_MASK)
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B4_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B4_SEL_VALUE_GMAC1_TXD1             0x1U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B4_SEL_VALUE_I2S2_MCLK_M1           0x3U
#define IOC_BUS_GPIO3B_IOMUX_SEL_H_GPIO3B4_SEL_VALUE_UART2_CTSN             0xAU

#define IOC_BUS_GPIO3C_IOMUX_SEL_L_ADDR                                     (IOC_BUS_BASE + 0x0070)
#define IOC_BUS_GPIO3C_IOMUX_SEL_L                                          (*(volatile uint32_t *)IOC_BUS_GPIO3C_IOMUX_SEL_L_ADDR)
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_SHIFT                        12U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_MASK                         (((1U << IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_SHIFT)
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GET_GPIO3C3_SEL(v)                       (((v) & IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_MASK) >> IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_SHIFT)
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_SET_GPIO3C3_SEL(v)                       (((v) << IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_SHIFT) & IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_MASK)
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_VALUE_GMAC1_MDIO             0x1U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_VALUE_MIPI_TE1               0x2U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_VALUE_SPI1_CS1_M1            0x8U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_VALUE_I2C8_SDA_M4            0x9U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_VALUE_UART7_CTSN_M1          0xAU
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_VALUE_PWM15_IR_M0            0xBU

#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_SHIFT                        8U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_MASK                         (((1U << IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_SHIFT)
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GET_GPIO3C2_SEL(v)                       (((v) & IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_MASK) >> IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_SHIFT)
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_SET_GPIO3C2_SEL(v)                       (((v) << IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_SHIFT) & IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_MASK)
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_VALUE_GMAC1_MDC              0x1U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_VALUE_MIPI_TE0               0x2U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_VALUE_SPI1_CS0_M1            0x8U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_VALUE_I2C8_SCL_M4            0x9U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_VALUE_UART7_RTSN_M1          0xAU
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_VALUE_PWM14_M0               0xBU

#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C1_SEL_SHIFT                        4U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C1_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C1_SEL_MASK                         (((1U << IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C1_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C1_SEL_SHIFT)
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GET_GPIO3C1_SEL(v)                       (((v) & IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C1_SEL_MASK) >> IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C1_SEL_SHIFT)
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_SET_GPIO3C1_SEL(v)                       (((v) << IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C1_SEL_SHIFT) & IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C1_SEL_MASK)
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C1_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C1_SEL_VALUE_GMAC1_PPSCLK           0x1U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C1_SEL_VALUE_PCIE30X2_BUTTON_RSTN   0x4U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C1_SEL_VALUE_SPI1_CLK_M1            0x8U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C1_SEL_VALUE_UART7_RX_M1            0xAU

#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C0_SEL_SHIFT                        0U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C0_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C0_SEL_MASK                         (((1U << IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C0_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C0_SEL_SHIFT)
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GET_GPIO3C0_SEL(v)                       (((v) & IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C0_SEL_MASK) >> IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C0_SEL_SHIFT)
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_SET_GPIO3C0_SEL(v)                       (((v) << IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C0_SEL_SHIFT) & IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C0_SEL_MASK)
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C0_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C0_SEL_VALUE_GMAC1_PPSTRIG          0x1U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C0_SEL_VALUE_SPI1_MISO_M1           0x8U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C0_SEL_VALUE_I2C3_SDA_M1            0x9U
#define IOC_BUS_GPIO3C_IOMUX_SEL_L_GPIO3C0_SEL_VALUE_UART7_TX_M1            0xAU

#define IOC_BUS_GPIO3C_IOMUX_SEL_H_ADDR                                     (IOC_BUS_BASE + 0x0074)
#define IOC_BUS_GPIO3C_IOMUX_SEL_H                                          (*(volatile uint32_t *)IOC_BUS_GPIO3C_IOMUX_SEL_H_ADDR)
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_SHIFT                        12U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_MASK                         (((1U << IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_SHIFT)
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GET_GPIO3C7_SEL(v)                       (((v) & IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_MASK) >> IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_SHIFT)
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_SET_GPIO3C7_SEL(v)                       (((v) << IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_SHIFT) & IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_MASK)
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_VALUE_CIF_D11                0x1U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_VALUE_PCIE20X1_2_CLKREQN_M0  0x4U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_VALUE_HDMI_TX0_SCL_M2        0x5U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_VALUE_SPI3_MOSI_M3           0x8U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_VALUE_I2C5_SCL_M0            0x9U

#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C6_SEL_SHIFT                        8U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C6_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C6_SEL_MASK                         (((1U << IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C6_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C6_SEL_SHIFT)
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GET_GPIO3C6_SEL(v)                       (((v) & IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C6_SEL_MASK) >> IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C6_SEL_SHIFT)
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_SET_GPIO3C6_SEL(v)                       (((v) << IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C6_SEL_SHIFT) & IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C6_SEL_MASK)
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C6_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C6_SEL_VALUE_CIF_D10                0x1U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C6_SEL_VALUE_PCIE30X4_PERSTN_M2     0x4U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C6_SEL_VALUE_HDMI_TX1_SCL_M1        0x5U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C6_SEL_VALUE_SPI3_MISO_M3           0x8U

#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_SHIFT                        4U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_MASK                         (((1U << IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_SHIFT)
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GET_GPIO3C5_SEL(v)                       (((v) & IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_MASK) >> IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_SHIFT)
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_SET_GPIO3C5_SEL(v)                       (((v) << IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_SHIFT) & IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_MASK)
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_VALUE_CIF_D9                 0x1U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_VALUE_FSPI_CS1N_M2           0x2U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_VALUE_PCIE30X4_WAKEN_M2      0x4U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_VALUE_HDMI_TX1_SDA_M1        0x5U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_VALUE_SPI3_CS1_M3            0x8U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_VALUE_CAN2_TX_M0             0x9U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_VALUE_UART5_RX_M1            0xAU

#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_SHIFT                        0U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_MASK                         (((1U << IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_SHIFT)
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GET_GPIO3C4_SEL(v)                       (((v) & IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_MASK) >> IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_SHIFT)
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_SET_GPIO3C4_SEL(v)                       (((v) << IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_SHIFT) & IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_MASK)
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_VALUE_CIF_D8                 0x1U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_VALUE_FSPI_CS0N_M2           0x2U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_VALUE_PCIE30X4_CLKREQN_M2    0x4U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_VALUE_HDMI_TX1_CEC_M2        0x5U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_VALUE_SPI3_CS0_M3            0x8U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_VALUE_CAN2_RX_M0             0x9U
#define IOC_BUS_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_VALUE_UART5_TX_M1            0xAU

#define IOC_BUS_GPIO3D_IOMUX_SEL_L_ADDR                                     (IOC_BUS_BASE + 0x0078)
#define IOC_BUS_GPIO3D_IOMUX_SEL_L                                          (*(volatile uint32_t *)IOC_BUS_GPIO3D_IOMUX_SEL_L_ADDR)
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_SHIFT                        12U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_MASK                         (((1U << IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_SHIFT)
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GET_GPIO3D3_SEL(v)                       (((v) & IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_MASK) >> IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_SHIFT)
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_SET_GPIO3D3_SEL(v)                       (((v) << IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_SHIFT) & IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_MASK)
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_VALUE_CIF_D15                0x1U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_VALUE_PCIE30X2_WAKEN_M2      0x4U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_VALUE_HDMI_RX_SDA_M1         0x5U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_VALUE_SPI0_CLK_M3            0x8U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_VALUE_I2C7_SDA_M2            0x9U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_VALUE_UART9_CTSN_M2          0xAU
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_VALUE_PWM10_M2               0xBU

#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_SHIFT                        8U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_MASK                         (((1U << IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_SHIFT)
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GET_GPIO3D2_SEL(v)                       (((v) & IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_MASK) >> IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_SHIFT)
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_SET_GPIO3D2_SEL(v)                       (((v) << IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_SHIFT) & IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_MASK)
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_VALUE_CIF_D14                0x1U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_VALUE_PCIE30X2_CLKREQN_M2    0x4U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_VALUE_HDMI_RX_SCL_M1         0x5U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_VALUE_SPI0_MOSI_M3           0x8U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_VALUE_I2C7_SCL_M2            0x9U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_VALUE_UART9_RTSN_M2          0xAU

#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_SHIFT                        4U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_MASK                         (((1U << IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_SHIFT)
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GET_GPIO3D1_SEL(v)                       (((v) & IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_MASK) >> IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_SHIFT)
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_SET_GPIO3D1_SEL(v)                       (((v) << IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_SHIFT) & IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_MASK)
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_VALUE_CIF_D13                0x1U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_VALUE_PCIE20X1_2_PERSTN_M0   0x4U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_VALUE_HDMI_RX_CEC_M1         0x5U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_VALUE_SPI0_MISO_M3           0x8U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_VALUE_UART4_TX_M1            0xAU
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_VALUE_PWM9_M2                0xBU

#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_SHIFT                        0U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_MASK                         (((1U << IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_SHIFT)
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GET_GPIO3D0_SEL(v)                       (((v) & IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_MASK) >> IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_SHIFT)
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_SET_GPIO3D0_SEL(v)                       (((v) << IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_SHIFT) & IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_MASK)
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_VALUE_CIF_D12                0x1U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_VALUE_PCIE20X1_2_WAKEN_M0    0x4U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_VALUE_HDMI_TX0_SDA_M2        0x5U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_VALUE_SPI3_CLK_M3            0x8U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_VALUE_I2C5_SDA_M0            0x9U
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_VALUE_UART4_RX_M1            0xAU
#define IOC_BUS_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_VALUE_PWM8_M2                0xBU

#define IOC_BUS_GPIO3D_IOMUX_SEL_H_ADDR                                     (IOC_BUS_BASE + 0x007C)
#define IOC_BUS_GPIO3D_IOMUX_SEL_H                                          (*(volatile uint32_t *)IOC_BUS_GPIO3D_IOMUX_SEL_H_ADDR)
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_SHIFT                        4U
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_MASK                         (((1U << IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_SHIFT)
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GET_GPIO3D5_SEL(v)                       (((v) & IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_MASK) >> IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_SHIFT)
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_SET_GPIO3D5_SEL(v)                       (((v) << IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_SHIFT) & IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_MASK)
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_VALUE_PCIE30X4_BUTTON_RSTN   0x4U
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_VALUE_DP1_HPDIN_M0           0x5U
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_VALUE_MCU_JTAG_TMS_M1        0x6U
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_VALUE_SPI0_CS1_M3            0x8U
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_VALUE_UART9_TX_M2            0xAU
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_VALUE_PWM11_IR_M3            0xBU

#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_SHIFT                        0U
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_WIDTH                        4U
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_MASK                         (((1U << IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_WIDTH) - 1U) << IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_SHIFT)
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GET_GPIO3D4_SEL(v)                       (((v) & IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_MASK) >> IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_SHIFT)
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_SET_GPIO3D4_SEL(v)                       (((v) << IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_SHIFT) & IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_MASK)
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_VALUE_HDMI_TX0_HPD_M1        0x3U
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_VALUE_PCIE30X2_PERSTN_M2     0x4U
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_VALUE_HDMI_RX_HPDOUT_M1      0x5U
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_VALUE_MCU_JTAG_TCK_M1        0x6U
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_VALUE_SPI0_CS0_M3            0x8U
#define IOC_BUS_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_VALUE_UART9_RX_M2            0xAU

#define IOC_BUS_GPIO4A_IOMUX_SEL_L_ADDR                                     (IOC_BUS_BASE + 0x0080)
#define IOC_BUS_GPIO4A_IOMUX_SEL_L                                          (*(volatile uint32_t *)IOC_BUS_GPIO4A_IOMUX_SEL_L_ADDR)
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_SHIFT                        12U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_MASK                         (((1U << IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_SHIFT)
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GET_GPIO4A3_SEL(v)                       (((v) & IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_MASK) >> IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_SHIFT)
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_SET_GPIO4A3_SEL(v)                       (((v) << IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_SHIFT) & IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_MASK)
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_VALUE_CIF_D3                 0x1U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_VALUE_BT1120_D3              0x2U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_VALUE_PCIE30X1_0_CLKREQN_M1  0x4U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_VALUE_DDRPHYCH0_DTB3         0x7U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_VALUE_UART0_TX_M2            0xAU

#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_SHIFT                        8U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_MASK                         (((1U << IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_SHIFT)
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GET_GPIO4A2_SEL(v)                       (((v) & IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_MASK) >> IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_SHIFT)
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_SET_GPIO4A2_SEL(v)                       (((v) << IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_SHIFT) & IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_MASK)
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_VALUE_CIF_D2                 0x1U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_VALUE_BT1120_D2              0x2U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_VALUE_I2S1_LRCK_M0           0x3U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_VALUE_PCIE30X1_1_PERSTN_M1   0x4U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_VALUE_DDRPHYCH0_DTB2         0x7U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_VALUE_SPI0_CLK_M1            0x8U

#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_SHIFT                        4U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_MASK                         (((1U << IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_SHIFT)
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GET_GPIO4A1_SEL(v)                       (((v) & IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_MASK) >> IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_SHIFT)
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_SET_GPIO4A1_SEL(v)                       (((v) << IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_SHIFT) & IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_MASK)
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_VALUE_CIF_D1                 0x1U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_VALUE_BT1120_D1              0x2U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_VALUE_I2S1_SCLK_M0           0x3U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_VALUE_PCIE30X1_1_WAKEN_M1    0x4U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_VALUE_DDRPHYCH0_DTB1         0x7U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_VALUE_SPI0_MOSI_M1           0x8U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_VALUE_UART9_CTSN_M1          0xAU

#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_SHIFT                        0U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_MASK                         (((1U << IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_SHIFT)
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GET_GPIO4A0_SEL(v)                       (((v) & IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_MASK) >> IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_SHIFT)
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_SET_GPIO4A0_SEL(v)                       (((v) << IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_SHIFT) & IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_MASK)
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_VALUE_CIF_D0                 0x1U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_VALUE_BT1120_D0              0x2U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_VALUE_I2S1_MCLK_M0           0x3U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_VALUE_PCIE30X1_1_CLKREQN_M1  0x4U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_VALUE_DDRPHYCH0_DTB0         0x7U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_VALUE_SPI0_MISO_M1           0x8U
#define IOC_BUS_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_VALUE_UART9_RTSN_M1          0xAU

#define IOC_BUS_GPIO4A_IOMUX_SEL_H_ADDR                                     (IOC_BUS_BASE + 0x0084)
#define IOC_BUS_GPIO4A_IOMUX_SEL_H                                          (*(volatile uint32_t *)IOC_BUS_GPIO4A_IOMUX_SEL_H_ADDR)
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_SHIFT                        12U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_MASK                         (((1U << IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_SHIFT)
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GET_GPIO4A7_SEL(v)                       (((v) & IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_MASK) >> IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_SHIFT)
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_SET_GPIO4A7_SEL(v)                       (((v) << IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_SHIFT) & IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_MASK)
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_VALUE_CIF_D7                 0x1U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_VALUE_BT1120_D7              0x2U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_VALUE_I2S1_SDI2_M0           0x3U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_VALUE_PCIE30X2_WAKEN_M1      0x4U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_VALUE_DDRPHYCH1_DTB3         0x7U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_VALUE_SPI2_CS0_M1            0x8U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_VALUE_I2C5_SDA_M2            0x9U

#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_SHIFT                        8U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_MASK                         (((1U << IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_SHIFT)
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GET_GPIO4A6_SEL(v)                       (((v) & IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_MASK) >> IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_SHIFT)
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_SET_GPIO4A6_SEL(v)                       (((v) << IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_SHIFT) & IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_MASK)
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_VALUE_CIF_D6                 0x1U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_VALUE_BT1120_D6              0x2U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_VALUE_I2S1_SDI1_M0           0x3U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_VALUE_PCIE30X2_CLKREQN_M1    0x4U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_VALUE_DDRPHYCH1_DTB2         0x7U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_VALUE_SPI2_CLK_M1            0x8U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_VALUE_I2C5_SCL_M2            0x9U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_VALUE_UART3_RX_M2            0xAU

#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_SHIFT                        4U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_MASK                         (((1U << IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_SHIFT)
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GET_GPIO4A5_SEL(v)                       (((v) & IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_MASK) >> IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_SHIFT)
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_SET_GPIO4A5_SEL(v)                       (((v) << IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_SHIFT) & IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_MASK)
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_VALUE_CIF_D5                 0x1U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_VALUE_BT1120_D5              0x2U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_VALUE_I2S1_SDI0_M0           0x3U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_VALUE_PCIE30X1_0_PERSTN_M1   0x4U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_VALUE_DDRPHYCH1_DTB1         0x7U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_VALUE_SPI2_MOSI_M1           0x8U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_VALUE_I2C3_SDA_M2            0x9U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_VALUE_UART3_TX_M2            0xAU

#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_SHIFT                        0U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_MASK                         (((1U << IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_SHIFT)
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GET_GPIO4A4_SEL(v)                       (((v) & IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_MASK) >> IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_SHIFT)
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_SET_GPIO4A4_SEL(v)                       (((v) << IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_SHIFT) & IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_MASK)
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_VALUE_CIF_D4                 0x1U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_VALUE_BT1120_D4              0x2U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_VALUE_PCIE30X1_0_WAKEN_M1    0x4U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_VALUE_DDRPHYCH1_DTB0         0x7U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_VALUE_SPI2_MISO_M1           0x8U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_VALUE_I2C3_SCL_M2            0x9U
#define IOC_BUS_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_VALUE_UART0_RX_M2            0xAU

#define IOC_BUS_GPIO4B_IOMUX_SEL_L_ADDR                                     (IOC_BUS_BASE + 0x0088)
#define IOC_BUS_GPIO4B_IOMUX_SEL_L                                          (*(volatile uint32_t *)IOC_BUS_GPIO4B_IOMUX_SEL_L_ADDR)
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_SHIFT                        12U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_MASK                         (((1U << IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_SHIFT)
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GET_GPIO4B3_SEL(v)                       (((v) & IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_MASK) >> IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_SHIFT)
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_SET_GPIO4B3_SEL(v)                       (((v) << IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_SHIFT) & IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_MASK)
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_VALUE_CIF_VSYNC              0x1U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_VALUE_BT1120_D9              0x2U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_VALUE_I2S1_SDO2_M0           0x3U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_VALUE_PCIE20X1_2_BUTTON_RSTN 0x4U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_VALUE_DDRPHYCH2_DTB3         0x7U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_VALUE_I2C7_SDA_M3            0x9U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_VALUE_UART8_CTSN_M0          0xAU
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_VALUE_PWM15_IR_M1            0xBU
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_VALUE_CAN1_TX_M1             0xCU

#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_SHIFT                        8U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_MASK                         (((1U << IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_SHIFT)
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GET_GPIO4B2_SEL(v)                       (((v) & IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_MASK) >> IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_SHIFT)
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_SET_GPIO4B2_SEL(v)                       (((v) << IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_SHIFT) & IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_MASK)
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_VALUE_CIF_HREF               0x1U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_VALUE_BT1120_D8              0x2U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_VALUE_I2S1_SDO1_M0           0x3U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_VALUE_PCIE30X1_1_BUTTON_RSTN 0x4U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_VALUE_DDRPHYCH2_DTB2         0x7U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_VALUE_SPI0_CS0_M1            0x8U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_VALUE_I2C7_SCL_M3            0x9U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_VALUE_UART8_RTSN_M0          0xAU
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_VALUE_PWM14_M1               0xBU
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_VALUE_CAN1_RX_M1             0xCU

#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_SHIFT                        4U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_MASK                         (((1U << IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_SHIFT)
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GET_GPIO4B1_SEL(v)                       (((v) & IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_MASK) >> IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_SHIFT)
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_SET_GPIO4B1_SEL(v)                       (((v) << IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_SHIFT) & IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_MASK)
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_VALUE_MIPI_CAMERA0_CLK_M0    0x1U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_VALUE_SPDIF1_TX_M1           0x2U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_VALUE_I2S1_SDO0_M0           0x3U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_VALUE_PCIE30X1_0_BUTTON_RSTN 0x4U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_VALUE_SATA2_ACT_LED_M0       0x6U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_VALUE_DDRPHYCH2_DTB1         0x7U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_VALUE_SPI0_CS1_M1            0x8U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_VALUE_I2C6_SCL_M3            0x9U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_VALUE_UART8_RX_M0            0xAU

#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_SHIFT                        0U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_MASK                         (((1U << IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_SHIFT)
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GET_GPIO4B0_SEL(v)                       (((v) & IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_MASK) >> IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_SHIFT)
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_SET_GPIO4B0_SEL(v)                       (((v) << IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_SHIFT) & IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_MASK)
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_VALUE_CIF_CLKIN              0x1U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_VALUE_BT1120_CLKOUT          0x2U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_VALUE_I2S1_SDI3_M0           0x3U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_VALUE_PCIE30X2_PERSTN_M1     0x4U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_VALUE_DDRPHYCH2_DTB0         0x7U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_VALUE_SPI2_CS1_M1            0x8U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_VALUE_I2C6_SDA_M3            0x9U
#define IOC_BUS_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_VALUE_UART8_TX_M0            0xAU

#define IOC_BUS_GPIO4B_IOMUX_SEL_H_ADDR                                     (IOC_BUS_BASE + 0x008C)
#define IOC_BUS_GPIO4B_IOMUX_SEL_H                                          (*(volatile uint32_t *)IOC_BUS_GPIO4B_IOMUX_SEL_H_ADDR)
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B7_SEL_SHIFT                        12U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B7_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B7_SEL_MASK                         (((1U << IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B7_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B7_SEL_SHIFT)
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GET_GPIO4B7_SEL(v)                       (((v) & IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B7_SEL_MASK) >> IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B7_SEL_SHIFT)
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_SET_GPIO4B7_SEL(v)                       (((v) << IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B7_SEL_SHIFT) & IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B7_SEL_MASK)
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B7_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B7_SEL_VALUE_BT1120_D13             0x2U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B7_SEL_VALUE_PCIE20X1_2_CLKREQN_M1  0x4U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B7_SEL_VALUE_HDMI_TX0_SCL_M0        0x5U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B7_SEL_VALUE_DDRPHYCH3_DTB3         0x7U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B7_SEL_VALUE_SPI3_CLK_M1            0x8U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B7_SEL_VALUE_I2C5_SDA_M1            0x9U

#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_SHIFT                        8U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_MASK                         (((1U << IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_SHIFT)
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GET_GPIO4B6_SEL(v)                       (((v) & IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_MASK) >> IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_SHIFT)
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_SET_GPIO4B6_SEL(v)                       (((v) << IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_SHIFT) & IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_MASK)
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_VALUE_BT1120_D12             0x2U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_VALUE_PCIE30X4_PERSTN_M1     0x4U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_VALUE_HDMI_RX_HPDOUT_M0      0x5U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_VALUE_SATA0_ACT_LED_M0       0x6U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_VALUE_DDRPHYCH3_DTB2         0x7U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_VALUE_SPI3_MOSI_M1           0x8U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_VALUE_I2C5_SCL_M1            0x9U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_VALUE_PWM13_M1               0xBU

#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_SHIFT                        4U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_MASK                         (((1U << IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_SHIFT)
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GET_GPIO4B5_SEL(v)                       (((v) & IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_MASK) >> IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_SHIFT)
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_SET_GPIO4B5_SEL(v)                       (((v) << IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_SHIFT) & IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_MASK)
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_VALUE_BT1120_D11             0x2U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_VALUE_PCIE30X4_WAKEN_M1      0x4U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_VALUE_HDMI_RX_CEC_M0         0x5U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_VALUE_SATA1_ACT_LED_M0       0x6U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_VALUE_DDRPHYCH3_DTB1         0x7U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_VALUE_SPI3_MISO_M1           0x8U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_VALUE_UART9_RX_M1            0xAU
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_VALUE_PWM12_M1               0xBU

#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_SHIFT                        0U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_MASK                         (((1U << IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_SHIFT)
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GET_GPIO4B4_SEL(v)                       (((v) & IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_MASK) >> IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_SHIFT)
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_SET_GPIO4B4_SEL(v)                       (((v) << IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_SHIFT) & IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_MASK)
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_VALUE_CIF_CLKOUT             0x1U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_VALUE_BT1120_D10             0x2U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_VALUE_I2S1_SDO3_M0           0x3U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_VALUE_PCIE30X4_CLKREQN_M1    0x4U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_VALUE_DP0_HPDIN_M0           0x5U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_VALUE_SPDIF0_TX_M1           0x6U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_VALUE_DDRPHYCH3_DTB0         0x7U
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_VALUE_UART9_TX_M1            0xAU
#define IOC_BUS_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_VALUE_PWM11_IR_M1            0xBU

#define IOC_BUS_GPIO4C_IOMUX_SEL_L_ADDR                                     (IOC_BUS_BASE + 0x0090)
#define IOC_BUS_GPIO4C_IOMUX_SEL_L                                          (*(volatile uint32_t *)IOC_BUS_GPIO4C_IOMUX_SEL_L_ADDR)
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_SHIFT                        12U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_MASK                         (((1U << IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_SHIFT)
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GET_GPIO4C3_SEL(v)                       (((v) & IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_MASK) >> IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_SHIFT)
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_SET_GPIO4C3_SEL(v)                       (((v) << IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_SHIFT) & IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_MASK)
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_VALUE_GMAC0_MCLKINOUT        0x1U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_VALUE_I2S2_SDO_M0            0x2U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_VALUE_SPI3_CS1_M0            0x8U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_VALUE_I2C7_SCL_M1            0x9U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_VALUE_PWM4_M1                0xBU

#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C2_SEL_SHIFT                        8U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C2_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C2_SEL_MASK                         (((1U << IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C2_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C2_SEL_SHIFT)
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GET_GPIO4C2_SEL(v)                       (((v) & IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C2_SEL_MASK) >> IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C2_SEL_SHIFT)
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_SET_GPIO4C2_SEL(v)                       (((v) << IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C2_SEL_SHIFT) & IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C2_SEL_MASK)
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C2_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C2_SEL_VALUE_GMAC0_RXDV_CRS         0x1U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C2_SEL_VALUE_SPI3_CS0_M0            0x8U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C2_SEL_VALUE_UART7_RTSN_M0          0xAU
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C2_SEL_VALUE_PWM2_M2                0xBU

#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_SHIFT                        4U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_MASK                         (((1U << IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_SHIFT)
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GET_GPIO4C1_SEL(v)                       (((v) & IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_MASK) >> IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_SHIFT)
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_SET_GPIO4C1_SEL(v)                       (((v) << IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_SHIFT) & IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_MASK)
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_VALUE_BT1120_D15             0x2U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_VALUE_SPDIF1_TX_M2           0x3U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_VALUE_PCIE20X1_2_PERSTN_M1   0x4U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_VALUE_HDMI_TX0_CEC_M0        0x5U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_VALUE_SPI3_CS1_M1            0x8U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_VALUE_I2C8_SDA_M3            0x9U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_VALUE_PWM6_M1                0xBU

#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_SHIFT                        0U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_MASK                         (((1U << IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_SHIFT)
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GET_GPIO4C0_SEL(v)                       (((v) & IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_MASK) >> IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_SHIFT)
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_SET_GPIO4C0_SEL(v)                       (((v) << IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_SHIFT) & IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_MASK)
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_VALUE_BT1120_D14             0x2U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_VALUE_PCIE20X1_2_WAKEN_M1    0x4U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_VALUE_HDMI_TX0_SDA_M0        0x5U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_VALUE_SPI3_CS0_M1            0x8U
#define IOC_BUS_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_VALUE_I2C8_SCL_M3            0x9U

#define IOC_BUS_GPIO4C_IOMUX_SEL_H_ADDR                                     (IOC_BUS_BASE + 0x0094)
#define IOC_BUS_GPIO4C_IOMUX_SEL_H                                          (*(volatile uint32_t *)IOC_BUS_GPIO4C_IOMUX_SEL_H_ADDR)
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_SHIFT                        8U
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_MASK                         (((1U << IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_SHIFT)
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GET_GPIO4C6_SEL(v)                       (((v) & IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_MASK) >> IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_SHIFT)
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_SET_GPIO4C6_SEL(v)                       (((v) << IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_SHIFT) & IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_MASK)
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_VALUE_GMAC0_TXER             0x1U
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_VALUE_SPI3_CLK_M0            0x8U
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_VALUE_I2C0_SDA_M1            0x9U
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_VALUE_UART7_CTSN_M0          0xAU
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_VALUE_PWM7_IR_M3             0xBU

#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_SHIFT                        4U
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_MASK                         (((1U << IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_SHIFT)
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GET_GPIO4C5_SEL(v)                       (((v) & IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_MASK) >> IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_SHIFT)
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_SET_GPIO4C5_SEL(v)                       (((v) << IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_SHIFT) & IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_MASK)
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_VALUE_GMAC0_MDIO             0x1U
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_VALUE_SPI3_MOSI_M0           0x8U
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_VALUE_I2C0_SCL_M1            0x9U
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_VALUE_UART9_CTSN_M0          0xAU
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_VALUE_PWM6_M2                0xBU

#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_SHIFT                        0U
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_MASK                         (((1U << IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_SHIFT)
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GET_GPIO4C4_SEL(v)                       (((v) & IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_MASK) >> IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_SHIFT)
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_SET_GPIO4C4_SEL(v)                       (((v) << IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_SHIFT) & IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_MASK)
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_VALUE_GMAC0_MDC              0x1U
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_VALUE_SPI3_MISO_M0           0x8U
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_VALUE_I2C7_SDA_M1            0x9U
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_VALUE_UART9_RTSN_M0          0xAU
#define IOC_BUS_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_VALUE_PWM5_M2                0xBU

#define IOC_BUS_GPIO4D_IOMUX_SEL_L_ADDR                                     (IOC_BUS_BASE + 0x0098)
#define IOC_BUS_GPIO4D_IOMUX_SEL_L                                          (*(volatile uint32_t *)IOC_BUS_GPIO4D_IOMUX_SEL_L_ADDR)
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D3_SEL_SHIFT                        12U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D3_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D3_SEL_MASK                         (((1U << IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D3_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D3_SEL_SHIFT)
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GET_GPIO4D3_SEL(v)                       (((v) & IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D3_SEL_MASK) >> IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D3_SEL_SHIFT)
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_SET_GPIO4D3_SEL(v)                       (((v) << IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D3_SEL_SHIFT) & IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D3_SEL_MASK)
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D3_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D3_SEL_VALUE_SDMMC_D3               0x1U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D3_SEL_VALUE_PDM1_SDI0_M0           0x2U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D3_SEL_VALUE_JTAG_TMS_M0            0x5U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D3_SEL_VALUE_I2C8_SDA_M0            0x9U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D3_SEL_VALUE_UART5_RTSN_M0          0xAU
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D3_SEL_VALUE_PWM10_M1               0xBU

#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D2_SEL_SHIFT                        8U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D2_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D2_SEL_MASK                         (((1U << IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D2_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D2_SEL_SHIFT)
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GET_GPIO4D2_SEL(v)                       (((v) & IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D2_SEL_MASK) >> IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D2_SEL_SHIFT)
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_SET_GPIO4D2_SEL(v)                       (((v) << IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D2_SEL_SHIFT) & IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D2_SEL_MASK)
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D2_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D2_SEL_VALUE_SDMMC_D2               0x1U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D2_SEL_VALUE_PDM1_SDI1_M0           0x2U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D2_SEL_VALUE_JTAG_TCK_M0            0x5U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D2_SEL_VALUE_I2C8_SCL_M0            0x9U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D2_SEL_VALUE_UART5_CTSN_M0          0xAU

#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_SHIFT                        4U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_MASK                         (((1U << IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_SHIFT)
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GET_GPIO4D1_SEL(v)                       (((v) & IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_MASK) >> IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_SHIFT)
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_SET_GPIO4D1_SEL(v)                       (((v) << IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_SHIFT) & IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_MASK)
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_VALUE_SDMMC_D1               0x1U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_VALUE_PDM1_SDI2_M0           0x2U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_VALUE_JTAG_TMS_M1            0x5U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_VALUE_I2C3_SDA_M4            0x9U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_VALUE_UART2_RX_M1            0xAU
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_VALUE_PWM9_M1                0xBU

#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_SHIFT                        0U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_MASK                         (((1U << IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_SHIFT)
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GET_GPIO4D0_SEL(v)                       (((v) & IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_MASK) >> IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_SHIFT)
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_SET_GPIO4D0_SEL(v)                       (((v) << IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_SHIFT) & IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_MASK)
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_VALUE_SDMMC_D0               0x1U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_VALUE_PDM1_SDI3_M0           0x2U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_VALUE_JTAG_TCK_M1            0x5U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_VALUE_I2C3_SCL_M4            0x9U
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_VALUE_UART2_TX_M1            0xAU
#define IOC_BUS_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_VALUE_PWM8_M1                0xBU

#define IOC_BUS_GPIO4D_IOMUX_SEL_H_ADDR                                     (IOC_BUS_BASE + 0x009C)
#define IOC_BUS_GPIO4D_IOMUX_SEL_H                                          (*(volatile uint32_t *)IOC_BUS_GPIO4D_IOMUX_SEL_H_ADDR)
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D5_SEL_SHIFT                        4U
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D5_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D5_SEL_MASK                         (((1U << IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D5_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D5_SEL_SHIFT)
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GET_GPIO4D5_SEL(v)                       (((v) & IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D5_SEL_MASK) >> IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D5_SEL_SHIFT)
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_SET_GPIO4D5_SEL(v)                       (((v) << IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D5_SEL_SHIFT) & IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D5_SEL_MASK)
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D5_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D5_SEL_VALUE_SDMMC_CLK              0x1U
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D5_SEL_VALUE_PDM1_CLK0_M0           0x2U
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D5_SEL_VALUE_TEST_CLKOUT_M0         0x4U
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D5_SEL_VALUE_MCU_JTAG_TMS_M0        0x5U
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D5_SEL_VALUE_CAN0_RX_M1             0x9U
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D5_SEL_VALUE_UART5_TX_M0            0xAU

#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D4_SEL_SHIFT                        0U
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D4_SEL_WIDTH                        4U
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D4_SEL_MASK                         (((1U << IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D4_SEL_WIDTH) - 1U) << IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D4_SEL_SHIFT)
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GET_GPIO4D4_SEL(v)                       (((v) & IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D4_SEL_MASK) >> IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D4_SEL_SHIFT)
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_SET_GPIO4D4_SEL(v)                       (((v) << IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D4_SEL_SHIFT) & IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D4_SEL_MASK)
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D4_SEL_VALUE_GPIO                   0x0U
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D4_SEL_VALUE_SDMMC_CMD              0x1U
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D4_SEL_VALUE_PDM1_CLK1_M0           0x2U
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D4_SEL_VALUE_MCU_JTAG_TCK_M0        0x5U
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D4_SEL_VALUE_CAN0_TX_M1             0x9U
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D4_SEL_VALUE_UART5_RX_M0            0xAU
#define IOC_BUS_GPIO4D_IOMUX_SEL_H_GPIO4D4_SEL_VALUE_PWM7_IR_M1             0xBU

#endif

