#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu May 24 17:53:26 2018
# Process ID: 7496
# Current directory: E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1
# Command line: vivado.exe -log SingleCycleCPUDesign.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SingleCycleCPUDesign.tcl
# Log file: E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/SingleCycleCPUDesign.vds
# Journal file: E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SingleCycleCPUDesign.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/Desktop/74IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 237.609 ; gain = 15.152
Command: synth_design -top SingleCycleCPUDesign -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 319.547 ; gain = 70.992
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SingleCycleCPUDesign' [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/bd/SingleCycleCPUDesign/hdl/SingleCycleCPUDesign.v:13]
INFO: [Synth 8-638] synthesizing module 'SingleCycleCPUDesign_SelectAndShow_0_0' [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/realtime/SingleCycleCPUDesign_SelectAndShow_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'SingleCycleCPUDesign_SelectAndShow_0_0' (1#1) [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/realtime/SingleCycleCPUDesign_SelectAndShow_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'SingleCycleCPUDesign_SingleCycleCPU_0_0' [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/realtime/SingleCycleCPUDesign_SingleCycleCPU_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'SingleCycleCPUDesign_SingleCycleCPU_0_0' (2#1) [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/realtime/SingleCycleCPUDesign_SingleCycleCPU_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'SingleCycleCPU_0' of module 'SingleCycleCPUDesign_SingleCycleCPU_0_0' requires 12 connections, but only 11 given [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/bd/SingleCycleCPUDesign/hdl/SingleCycleCPUDesign.v:110]
INFO: [Synth 8-638] synthesizing module 'SingleCycleCPUDesign_bcdToseg7_0_0' [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/realtime/SingleCycleCPUDesign_bcdToseg7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'SingleCycleCPUDesign_bcdToseg7_0_0' (3#1) [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/realtime/SingleCycleCPUDesign_bcdToseg7_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'SingleCycleCPUDesign_clk_div_0_1' [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/realtime/SingleCycleCPUDesign_clk_div_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'SingleCycleCPUDesign_clk_div_0_1' (4#1) [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/realtime/SingleCycleCPUDesign_clk_div_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'SingleCycleCPUDesign_clk_div_1_0' [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/realtime/SingleCycleCPUDesign_clk_div_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'SingleCycleCPUDesign_clk_div_1_0' (5#1) [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/realtime/SingleCycleCPUDesign_clk_div_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'SingleCycleCPUDesign_four_2_input_and_gate_0_0' [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/realtime/SingleCycleCPUDesign_four_2_input_and_gate_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'SingleCycleCPUDesign_four_2_input_and_gate_0_0' (6#1) [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/realtime/SingleCycleCPUDesign_four_2_input_and_gate_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'four_2_input_and_gate_0' of module 'SingleCycleCPUDesign_four_2_input_and_gate_0_0' requires 12 connections, but only 9 given [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/bd/SingleCycleCPUDesign/hdl/SingleCycleCPUDesign.v:140]
INFO: [Synth 8-638] synthesizing module 'SingleCycleCPUDesign_generSingal_0_0' [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/realtime/SingleCycleCPUDesign_generSingal_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'SingleCycleCPUDesign_generSingal_0_0' (7#1) [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/realtime/SingleCycleCPUDesign_generSingal_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'SingleCycleCPUDesign' (8#1) [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/bd/SingleCycleCPUDesign/hdl/SingleCycleCPUDesign.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 358.875 ; gain = 110.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 358.875 ; gain = 110.320
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/dcp15/SingleCycleCPUDesign_clk_div_0_1_in_context.xdc] for cell 'clk_div_0'
Finished Parsing XDC File [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/dcp15/SingleCycleCPUDesign_clk_div_0_1_in_context.xdc] for cell 'clk_div_0'
Parsing XDC File [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/dcp17/SingleCycleCPUDesign_four_2_input_and_gate_0_0_in_context.xdc] for cell 'four_2_input_and_gate_0'
Finished Parsing XDC File [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/dcp17/SingleCycleCPUDesign_four_2_input_and_gate_0_0_in_context.xdc] for cell 'four_2_input_and_gate_0'
Parsing XDC File [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/dcp19/SingleCycleCPUDesign_generSingal_0_0_in_context.xdc] for cell 'generSingal_0'
Finished Parsing XDC File [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/dcp19/SingleCycleCPUDesign_generSingal_0_0_in_context.xdc] for cell 'generSingal_0'
Parsing XDC File [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/dcp21/SingleCycleCPUDesign_clk_div_1_0_in_context.xdc] for cell 'clk_div_1'
Finished Parsing XDC File [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/dcp21/SingleCycleCPUDesign_clk_div_1_0_in_context.xdc] for cell 'clk_div_1'
Parsing XDC File [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/dcp23/SingleCycleCPUDesign_bcdToseg7_0_0_in_context.xdc] for cell 'bcdToseg7_0'
Finished Parsing XDC File [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/dcp23/SingleCycleCPUDesign_bcdToseg7_0_0_in_context.xdc] for cell 'bcdToseg7_0'
Parsing XDC File [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/dcp25/SingleCycleCPUDesign_SingleCycleCPU_0_0_in_context.xdc] for cell 'SingleCycleCPU_0'
Finished Parsing XDC File [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/dcp25/SingleCycleCPUDesign_SingleCycleCPU_0_0_in_context.xdc] for cell 'SingleCycleCPU_0'
Parsing XDC File [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/dcp27/SingleCycleCPUDesign_SelectAndShow_0_0_in_context.xdc] for cell 'SelectAndShow_0'
Finished Parsing XDC File [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/dcp27/SingleCycleCPUDesign_SelectAndShow_0_0_in_context.xdc] for cell 'SelectAndShow_0'
Parsing XDC File [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/new/SingleCycleCPU.xdc]
Finished Parsing XDC File [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/new/SingleCycleCPU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/new/SingleCycleCPU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SingleCycleCPUDesign_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SingleCycleCPUDesign_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 589.883 ; gain = 0.000
WARNING: [Runs 36-115] Could not delete directory 'E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/.Xil/Vivado-7496-LAPTOP-BBTT6KDL/dcp35'.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 589.883 ; gain = 341.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 589.883 ; gain = 341.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for SelectAndShow_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SingleCycleCPU_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bcdToseg7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_div_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_div_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for four_2_input_and_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for generSingal_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 589.883 ; gain = 341.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 589.883 ; gain = 341.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 589.883 ; gain = 341.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 608.992 ; gain = 360.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 608.992 ; gain = 360.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 619.133 ; gain = 370.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 619.133 ; gain = 370.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 619.133 ; gain = 370.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 619.133 ; gain = 370.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 619.133 ; gain = 370.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 619.133 ; gain = 370.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 619.133 ; gain = 370.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------------+----------+
|      |BlackBox name                                  |Instances |
+------+-----------------------------------------------+----------+
|1     |SingleCycleCPUDesign_SelectAndShow_0_0         |         1|
|2     |SingleCycleCPUDesign_SingleCycleCPU_0_0        |         1|
|3     |SingleCycleCPUDesign_bcdToseg7_0_0             |         1|
|4     |SingleCycleCPUDesign_clk_div_0_1               |         1|
|5     |SingleCycleCPUDesign_clk_div_1_0               |         1|
|6     |SingleCycleCPUDesign_four_2_input_and_gate_0_0 |         1|
|7     |SingleCycleCPUDesign_generSingal_0_0           |         1|
+------+-----------------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------------+------+
|      |Cell                                           |Count |
+------+-----------------------------------------------+------+
|1     |SingleCycleCPUDesign_SelectAndShow_0_0         |     1|
|2     |SingleCycleCPUDesign_SingleCycleCPU_0_0        |     1|
|3     |SingleCycleCPUDesign_bcdToseg7_0_0             |     1|
|4     |SingleCycleCPUDesign_clk_div_0_1               |     1|
|5     |SingleCycleCPUDesign_clk_div_1_0               |     1|
|6     |SingleCycleCPUDesign_four_2_input_and_gate_0_0 |     1|
|7     |SingleCycleCPUDesign_generSingal_0_0           |     1|
|8     |IBUF                                           |     5|
|9     |OBUF                                           |    11|
+------+-----------------------------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   262|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 619.133 ; gain = 370.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 619.133 ; gain = 139.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 619.133 ; gain = 370.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

30 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 630.656 ; gain = 393.047
INFO: [Common 17-1381] The checkpoint 'E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/synth_1/SingleCycleCPUDesign.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 630.656 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 24 17:54:24 2018...
