<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>Verilog 仿真 Testbench 的书写指南 | 我的博客</title><meta name="author" content="panan13"><meta name="copyright" content="panan13"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="1. 定义模块首先，你需要定义你要测试的设计模块。比如，一个简单的与门模块可以定义如下： 1234567module and_gate (    input wire a,    input wire b,    output wire y);    assign y &#x3D; a &amp; b;endmodule  2. 创建 Testbench 模块Testbench 是一个独立的 Verilog">
<meta property="og:type" content="article">
<meta property="og:title" content="Verilog 仿真 Testbench 的书写指南">
<meta property="og:url" content="http://example.com/2024/08/25/testbench/index.html">
<meta property="og:site_name" content="我的博客">
<meta property="og:description" content="1. 定义模块首先，你需要定义你要测试的设计模块。比如，一个简单的与门模块可以定义如下： 1234567module and_gate (    input wire a,    input wire b,    output wire y);    assign y &#x3D; a &amp; b;endmodule  2. 创建 Testbench 模块Testbench 是一个独立的 Verilog">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/img/butterfly-icon.png">
<meta property="article:published_time" content="2024-08-24T16:00:00.000Z">
<meta property="article:modified_time" content="2025-02-14T13:20:15.476Z">
<meta property="article:author" content="panan13">
<meta property="article:tag" content="仿真">
<meta property="article:tag" content="Verilog">
<meta property="article:tag" content="Testbench">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/img/butterfly-icon.png"><script type="application/ld+json">{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "Verilog 仿真 Testbench 的书写指南",
  "url": "http://example.com/2024/08/25/testbench/",
  "image": "http://example.com/img/butterfly-icon.png",
  "datePublished": "2024-08-24T16:00:00.000Z",
  "dateModified": "2025-02-14T13:20:15.476Z",
  "author": [
    {
      "@type": "Person",
      "name": "panan13",
      "url": "http://example.com/"
    }
  ]
}</script><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2024/08/25/testbench/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyloadPlugin: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'Verilog 仿真 Testbench 的书写指南',
  isHighlightShrink: false,
  isToc: true,
  pageType: 'post'
}</script><meta name="generator" content="Hexo 7.3.0"></head><body><div class="post" id="body-wrap"><header class="post-bg" id="page-header"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">我的博客</span></a><a class="nav-page-title" href="/"><span class="site-name">Verilog 仿真 Testbench 的书写指南</span></a></span><div id="menus"></div></nav><div id="post-info"><h1 class="post-title">Verilog 仿真 Testbench 的书写指南</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2024-08-24T16:00:00.000Z" title="发表于 2024-08-25 00:00:00">2024-08-25</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-02-14T13:20:15.476Z" title="更新于 2025-02-14 21:20:15">2025-02-14</time></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h2 id="1-定义模块"><a href="#1-定义模块" class="headerlink" title="1. 定义模块"></a>1. 定义模块</h2><p>首先，你需要定义你要测试的设计模块。比如，一个简单的与门模块可以定义如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> and_gate (</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> a,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> b,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> y</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">assign</span> y = a &amp; b;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="2-创建-Testbench-模块"><a href="#2-创建-Testbench-模块" class="headerlink" title="2. 创建 Testbench 模块"></a>2. 创建 Testbench 模块</h2><p>Testbench 是一个独立的 Verilog 模块，用于模拟和测试设计模块的行为。它没有任何输入或输出端口，主要负责生成测试信号，并监视设计模块的输出。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> and_gate_tb;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 定义 Testbench 中的寄存器和线</span></span><br><span class="line">    <span class="keyword">reg</span> a;</span><br><span class="line">    <span class="keyword">reg</span> b;</span><br><span class="line">    <span class="keyword">wire</span> y;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 实例化需要测试的模块</span></span><br><span class="line">    and_gate uut (</span><br><span class="line">        <span class="variable">.a</span>(a), </span><br><span class="line">        <span class="variable">.b</span>(b), </span><br><span class="line">        <span class="variable">.y</span>(y)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 初始化输入信号</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 初始化值</span></span><br><span class="line">        a = <span class="number">0</span>;</span><br><span class="line">        b = <span class="number">0</span>;</span><br><span class="line"></span><br><span class="line">        <span class="comment">// 添加测试向量</span></span><br><span class="line">        #<span class="number">10</span> a = <span class="number">1</span>; b = <span class="number">0</span>; <span class="comment">// 测试 a=1, b=0</span></span><br><span class="line">        #<span class="number">10</span> a = <span class="number">0</span>; b = <span class="number">1</span>; <span class="comment">// 测试 a=0, b=1</span></span><br><span class="line">        #<span class="number">10</span> a = <span class="number">1</span>; b = <span class="number">1</span>; <span class="comment">// 测试 a=1, b=1</span></span><br><span class="line">        #<span class="number">10</span> a = <span class="number">0</span>; b = <span class="number">0</span>; <span class="comment">// 测试 a=0, b=0</span></span><br><span class="line"></span><br><span class="line">        <span class="comment">// 结束仿真</span></span><br><span class="line">        #<span class="number">10</span> <span class="built_in">$finish</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 监视信号变化</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$monitor</span>(<span class="string">&quot;Time=%0d : a=%b b=%b y=%b&quot;</span>, <span class="built_in">$time</span>, a, b, y);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="3-仿真输出"><a href="#3-仿真输出" class="headerlink" title="3. 仿真输出"></a>3. 仿真输出</h2><p>当你运行 Testbench 时，仿真器将执行以下步骤：</p>
<ol>
<li><strong>初始化信号</strong>：Testbench 初始化所有输入信号的初始值。</li>
<li><strong>生成测试向量</strong>：Testbench 生成一系列测试信号，来模拟各种输入条件下设计模块的行为。</li>
<li><strong>监视和输出</strong>：使用 <code>$monitor</code> 或 <code>$display</code> 来实时监控输出信号，并打印出当前时间和信号值。</li>
</ol>
<p>仿真器的输出示例：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">Time=0 : a=0 b=0 y=0</span><br><span class="line">Time=10 : a=1 b=0 y=0</span><br><span class="line">Time=20 : a=0 b=1 y=0</span><br><span class="line">Time=30 : a=1 b=1 y=1</span><br><span class="line">Time=40 : a=0 b=0 y=0</span><br></pre></td></tr></table></figure>

<h2 id="4-总结"><a href="#4-总结" class="headerlink" title="4. 总结"></a>4. 总结</h2><p>编写 Testbench 的主要目的是验证设计模块在各种输入条件下的行为是否符合预期。Testbench 通常包括以下关键步骤：</p>
<ol>
<li><strong>定义测试向量</strong>：为所有输入信号定义各种测试向量，以涵盖设计模块的各种输入组合。</li>
<li><strong>监控输出</strong>：使用 <code>$monitor</code> 或 <code>$display</code> 输出仿真过程中的信号变化，帮助你验证模块行为。</li>
<li><strong>结束仿真</strong>：使用 <code>$finish</code> 语句在所有测试完成后结束仿真。</li>
</ol>
<p>通过这个流程，你可以确保设计的模块在不同输入条件下的行为是正确的，这不仅适用于 Verilog，也同样适用于其他硬件描述语言，如 VHDL。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="http://example.com">panan13</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2024/08/25/testbench/">http://example.com/2024/08/25/testbench/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="http://example.com" target="_blank">我的博客</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/%E4%BB%BF%E7%9C%9F/">仿真</a><a class="post-meta__tags" href="/tags/Verilog/">Verilog</a><a class="post-meta__tags" href="/tags/Testbench/">Testbench</a></div><div class="post-share"><div class="social-share" data-image="/img/butterfly-icon.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2024/08/25/verilog%E6%9D%82%E8%B0%88/" title="Verilog 中的数值表示方法与运算符"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">Verilog 中的数值表示方法与运算符</div></div><div class="info-2"><div class="info-item-1">Verilog 中的数值表示方法二进制 (Binary)使用前缀 b 或 B，并以 数字&#39; 开头。 示例: 14&#x27;b1010 // 表示4位的二进制数1010  八进制 (Octal)使用前缀 o 或 O，并以 数字&#39; 开头。 示例: 14&#x27;o12 // 表示4位的八进制数12（对应二进制为1010）  十进制 (Decimal)直接使用数字，或者用 d 或 D 前缀。 示例: 14&#x27;d10 // 表示十进制数10  十六进制 (Hexadecimal)使用前缀 h 或 H，并以 数字&#39; 开头。 示例: 14&#x27;hA // 表示4位的十六进制数A（对应二进制为1010）  Verilog 中的运算符算术运算符 + : 加法 - : 减法 * : 乘法 / : 除法 % : 取模  比较运算符 == : 相等 != : 不等 &lt; : 小于 &lt;= : 小于等于 &gt; : 大于 &gt;= : 大于等于  逻辑运算符 &amp;&amp; : 逻辑与 || : 逻辑或 ! :...</div></div></div></a><a class="pagination-related" href="/2024/08/25/vscode%E9%85%8D%E7%BD%AE%E9%9A%94%E7%A6%BB/" title="在 VS Code 中设置插件互不干扰的技巧"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">在 VS Code 中设置插件互不干扰的技巧</div></div><div class="info-2"><div class="info-item-1">在 Visual Studio Code (VS Code) 中，管理和配置插件非常重要，以避免它们之间的相互干扰，从而确保开发环境的高效性和稳定性。本文将介绍几种确保插件互不干扰的措施。 1. 使用工作区配置文件VS Code 允许为不同的项目创建单独的工作区配置文件，从而在不同的项目中启用不同的插件和设置。 操作步骤： 创建工作区配置：打开一个项目后，点击菜单栏的 文件 -&gt; 首选项 -&gt; 设置，然后点击右上角的文件图标，选择“打开工作区设置”。 编辑 settings.json：在 .vscode 文件夹中编辑 settings.json 文件，配置当前项目的特定设置。 编辑 extensions.json：在 .vscode 文件夹中编辑 extensions.json 文件，指定当前项目所需的插件。可以通过如下配置来推荐或自动安装插件：  123456&#123;    &quot;recommendations&quot;: [        &quot;插件 ID 1&quot;,        &quot;插件 ID 2&quot;   ...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2024/08/12/modelsim/" title="ModelSim 学习指南"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-08-12</div><div class="info-item-2">ModelSim 学习指南</div></div><div class="info-2"><div class="info-item-1">ModelSim 学习指南使用体验ModelSim 是一个功能强大的仿真工具，然而由于其功能复杂，缺乏好的中文教程，入门时会遇到一些困难，特别是对于初学者来说，摸索的难度较大。 入门思路1. 安装与配置 下载和安装: 从 Mentor Graphics 官网下载 ModelSim 安装包并进行安装。根据系统的不同，选择合适的版本（Windows&#x2F;Linux）。 许可证配置: 如果需要许可证，按照提供的说明进行许可证配置。 环境变量: 在命令行中配置 PATH 变量，将 ModelSim 的安装路径加入到环境变量中。  2. 创建新工程 启动 ModelSim: 打开 ModelSim 软件。 创建新工程: 在菜单栏选择 File -&gt; New -&gt; Project，输入项目名称和保存路径。 在 Project Type 选择 Empty Project，然后点击 OK。   添加源文件: 在新建项目的对话框中点击 Add Existing File 或 Create New File。 如果是创建新文件，选择 HDL 文件类型（如...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">panan13</div><div class="author-info-description">这是我的 Hexo 博客</div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">49</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">66</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">8</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#1-%E5%AE%9A%E4%B9%89%E6%A8%A1%E5%9D%97"><span class="toc-number">1.</span> <span class="toc-text">1. 定义模块</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-%E5%88%9B%E5%BB%BA-Testbench-%E6%A8%A1%E5%9D%97"><span class="toc-number">2.</span> <span class="toc-text">2. 创建 Testbench 模块</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#3-%E4%BB%BF%E7%9C%9F%E8%BE%93%E5%87%BA"><span class="toc-number">3.</span> <span class="toc-text">3. 仿真输出</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#4-%E6%80%BB%E7%BB%93"><span class="toc-number">4.</span> <span class="toc-text">4. 总结</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2024/09/27/gentoo%E5%AE%89%E8%A3%85%E6%8C%87%E5%8D%97/" title="gentoo安装指南">gentoo安装指南</a><time datetime="2024-09-27T14:33:01.000Z" title="发表于 2024-09-27 22:33:01">2024-09-27</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2024/09/24/html5-css3%E5%AD%A6%E4%B9%A0/" title="html5+css3学习">html5+css3学习</a><time datetime="2024-09-24T03:59:58.000Z" title="发表于 2024-09-24 11:59:58">2024-09-24</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2024/09/24/ppt%E5%AD%A6%E4%B9%A0/" title="ppt学习">ppt学习</a><time datetime="2024-09-24T03:59:45.000Z" title="发表于 2024-09-24 11:59:45">2024-09-24</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2024/09/12/test/" title="test">test</a><time datetime="2024-09-12T13:22:50.000Z" title="发表于 2024-09-12 21:22:50">2024-09-12</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2024/09/10/Git-%E8%B7%A8%E5%B9%B3%E5%8F%B0%E4%B8%8E-Git-Bash-%E7%9A%84%E5%8C%BA%E5%88%AB/" title="Git 跨平台与 Git Bash 的区别">Git 跨平台与 Git Bash 的区别</a><time datetime="2024-09-09T16:00:00.000Z" title="发表于 2024-09-10 00:00:00">2024-09-10</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2019 - 2025 By panan13</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><div class="js-pjax"></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>