\hypertarget{atmel__start__pins_8h}{}\section{E\+:/\+Ha\+Ha\+Project/\+Atmel\+Xbee/\+A\+T\+Projects/\+Ha\+Ha/\+Ha\+Ha/atmel\+\_\+start\+\_\+pins.h File Reference}
\label{atmel__start__pins_8h}\index{E\+:/\+Ha\+Ha\+Project/\+Atmel\+Xbee/\+A\+T\+Projects/\+Ha\+Ha/\+Ha\+Ha/atmel\+\_\+start\+\_\+pins.\+h@{E\+:/\+Ha\+Ha\+Project/\+Atmel\+Xbee/\+A\+T\+Projects/\+Ha\+Ha/\+Ha\+Ha/atmel\+\_\+start\+\_\+pins.\+h}}
{\ttfamily \#include $<$hal\+\_\+gpio.\+h$>$}\newline
Include dependency graph for atmel\+\_\+start\+\_\+pins.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{atmel__start__pins_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{atmel__start__pins_8h__dep__incl}
\end{center}
\end{figure}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{atmel__start__pins_8h_a3a6e5045e974b764eb0177b8cf40a69b}{L\+P\+\_\+\+G\+P\+I\+O\+\_\+2}~\hyperlink{group___h_p_l_gaf065b9160b968f60a562bdc5c4454a5a}{G\+P\+IO}(\hyperlink{group___h_p_l_gga6d50d8c4b17ff573c07340d4d7965bc1a0d36b47f173bbc4bdced28d8a54fe4ac}{G\+P\+I\+O\+\_\+\+P\+O\+R\+TA}, 2)
\item 
\#define \hyperlink{atmel__start__pins_8h_ae38a71841d8150f9b3c2146d3594cc07}{L\+P\+\_\+\+G\+P\+I\+O\+\_\+3}~\hyperlink{group___h_p_l_gaf065b9160b968f60a562bdc5c4454a5a}{G\+P\+IO}(\hyperlink{group___h_p_l_gga6d50d8c4b17ff573c07340d4d7965bc1a0d36b47f173bbc4bdced28d8a54fe4ac}{G\+P\+I\+O\+\_\+\+P\+O\+R\+TA}, 3)
\item 
\#define \hyperlink{atmel__start__pins_8h_a668a19caf837782c2ad79285b02da9c2}{L\+P\+\_\+\+G\+P\+I\+O\+\_\+6}~\hyperlink{group___h_p_l_gaf065b9160b968f60a562bdc5c4454a5a}{G\+P\+IO}(\hyperlink{group___h_p_l_gga6d50d8c4b17ff573c07340d4d7965bc1a0d36b47f173bbc4bdced28d8a54fe4ac}{G\+P\+I\+O\+\_\+\+P\+O\+R\+TA}, 6)
\item 
\#define \hyperlink{atmel__start__pins_8h_a820c289db21f7851ae5e527ff8f8b184}{L\+P\+\_\+\+G\+P\+I\+O\+\_\+7}~\hyperlink{group___h_p_l_gaf065b9160b968f60a562bdc5c4454a5a}{G\+P\+IO}(\hyperlink{group___h_p_l_gga6d50d8c4b17ff573c07340d4d7965bc1a0d36b47f173bbc4bdced28d8a54fe4ac}{G\+P\+I\+O\+\_\+\+P\+O\+R\+TA}, 7)
\item 
\#define \hyperlink{atmel__start__pins_8h_accf6cb8c48b23271643307c0ed30dac8}{L\+P\+\_\+\+G\+P\+I\+O\+\_\+14}~\hyperlink{group___h_p_l_gaf065b9160b968f60a562bdc5c4454a5a}{G\+P\+IO}(\hyperlink{group___h_p_l_gga6d50d8c4b17ff573c07340d4d7965bc1a0d36b47f173bbc4bdced28d8a54fe4ac}{G\+P\+I\+O\+\_\+\+P\+O\+R\+TA}, 14)
\item 
\#define \hyperlink{atmel__start__pins_8h_a55badfde5c045d42fe6d7ac1769cf112}{L\+P\+\_\+\+G\+P\+I\+O\+\_\+15}~\hyperlink{group___h_p_l_gaf065b9160b968f60a562bdc5c4454a5a}{G\+P\+IO}(\hyperlink{group___h_p_l_gga6d50d8c4b17ff573c07340d4d7965bc1a0d36b47f173bbc4bdced28d8a54fe4ac}{G\+P\+I\+O\+\_\+\+P\+O\+R\+TA}, 15)
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{atmel__start__pins_8h_accf6cb8c48b23271643307c0ed30dac8}\label{atmel__start__pins_8h_accf6cb8c48b23271643307c0ed30dac8}} 
\index{atmel\+\_\+start\+\_\+pins.\+h@{atmel\+\_\+start\+\_\+pins.\+h}!L\+P\+\_\+\+G\+P\+I\+O\+\_\+14@{L\+P\+\_\+\+G\+P\+I\+O\+\_\+14}}
\index{L\+P\+\_\+\+G\+P\+I\+O\+\_\+14@{L\+P\+\_\+\+G\+P\+I\+O\+\_\+14}!atmel\+\_\+start\+\_\+pins.\+h@{atmel\+\_\+start\+\_\+pins.\+h}}
\subsubsection{\texorpdfstring{L\+P\+\_\+\+G\+P\+I\+O\+\_\+14}{LP\_GPIO\_14}}
{\footnotesize\ttfamily \#define L\+P\+\_\+\+G\+P\+I\+O\+\_\+14~\hyperlink{group___h_p_l_gaf065b9160b968f60a562bdc5c4454a5a}{G\+P\+IO}(\hyperlink{group___h_p_l_gga6d50d8c4b17ff573c07340d4d7965bc1a0d36b47f173bbc4bdced28d8a54fe4ac}{G\+P\+I\+O\+\_\+\+P\+O\+R\+TA}, 14)}

\mbox{\Hypertarget{atmel__start__pins_8h_a55badfde5c045d42fe6d7ac1769cf112}\label{atmel__start__pins_8h_a55badfde5c045d42fe6d7ac1769cf112}} 
\index{atmel\+\_\+start\+\_\+pins.\+h@{atmel\+\_\+start\+\_\+pins.\+h}!L\+P\+\_\+\+G\+P\+I\+O\+\_\+15@{L\+P\+\_\+\+G\+P\+I\+O\+\_\+15}}
\index{L\+P\+\_\+\+G\+P\+I\+O\+\_\+15@{L\+P\+\_\+\+G\+P\+I\+O\+\_\+15}!atmel\+\_\+start\+\_\+pins.\+h@{atmel\+\_\+start\+\_\+pins.\+h}}
\subsubsection{\texorpdfstring{L\+P\+\_\+\+G\+P\+I\+O\+\_\+15}{LP\_GPIO\_15}}
{\footnotesize\ttfamily \#define L\+P\+\_\+\+G\+P\+I\+O\+\_\+15~\hyperlink{group___h_p_l_gaf065b9160b968f60a562bdc5c4454a5a}{G\+P\+IO}(\hyperlink{group___h_p_l_gga6d50d8c4b17ff573c07340d4d7965bc1a0d36b47f173bbc4bdced28d8a54fe4ac}{G\+P\+I\+O\+\_\+\+P\+O\+R\+TA}, 15)}

\mbox{\Hypertarget{atmel__start__pins_8h_a3a6e5045e974b764eb0177b8cf40a69b}\label{atmel__start__pins_8h_a3a6e5045e974b764eb0177b8cf40a69b}} 
\index{atmel\+\_\+start\+\_\+pins.\+h@{atmel\+\_\+start\+\_\+pins.\+h}!L\+P\+\_\+\+G\+P\+I\+O\+\_\+2@{L\+P\+\_\+\+G\+P\+I\+O\+\_\+2}}
\index{L\+P\+\_\+\+G\+P\+I\+O\+\_\+2@{L\+P\+\_\+\+G\+P\+I\+O\+\_\+2}!atmel\+\_\+start\+\_\+pins.\+h@{atmel\+\_\+start\+\_\+pins.\+h}}
\subsubsection{\texorpdfstring{L\+P\+\_\+\+G\+P\+I\+O\+\_\+2}{LP\_GPIO\_2}}
{\footnotesize\ttfamily \#define L\+P\+\_\+\+G\+P\+I\+O\+\_\+2~\hyperlink{group___h_p_l_gaf065b9160b968f60a562bdc5c4454a5a}{G\+P\+IO}(\hyperlink{group___h_p_l_gga6d50d8c4b17ff573c07340d4d7965bc1a0d36b47f173bbc4bdced28d8a54fe4ac}{G\+P\+I\+O\+\_\+\+P\+O\+R\+TA}, 2)}

\mbox{\Hypertarget{atmel__start__pins_8h_ae38a71841d8150f9b3c2146d3594cc07}\label{atmel__start__pins_8h_ae38a71841d8150f9b3c2146d3594cc07}} 
\index{atmel\+\_\+start\+\_\+pins.\+h@{atmel\+\_\+start\+\_\+pins.\+h}!L\+P\+\_\+\+G\+P\+I\+O\+\_\+3@{L\+P\+\_\+\+G\+P\+I\+O\+\_\+3}}
\index{L\+P\+\_\+\+G\+P\+I\+O\+\_\+3@{L\+P\+\_\+\+G\+P\+I\+O\+\_\+3}!atmel\+\_\+start\+\_\+pins.\+h@{atmel\+\_\+start\+\_\+pins.\+h}}
\subsubsection{\texorpdfstring{L\+P\+\_\+\+G\+P\+I\+O\+\_\+3}{LP\_GPIO\_3}}
{\footnotesize\ttfamily \#define L\+P\+\_\+\+G\+P\+I\+O\+\_\+3~\hyperlink{group___h_p_l_gaf065b9160b968f60a562bdc5c4454a5a}{G\+P\+IO}(\hyperlink{group___h_p_l_gga6d50d8c4b17ff573c07340d4d7965bc1a0d36b47f173bbc4bdced28d8a54fe4ac}{G\+P\+I\+O\+\_\+\+P\+O\+R\+TA}, 3)}

\mbox{\Hypertarget{atmel__start__pins_8h_a668a19caf837782c2ad79285b02da9c2}\label{atmel__start__pins_8h_a668a19caf837782c2ad79285b02da9c2}} 
\index{atmel\+\_\+start\+\_\+pins.\+h@{atmel\+\_\+start\+\_\+pins.\+h}!L\+P\+\_\+\+G\+P\+I\+O\+\_\+6@{L\+P\+\_\+\+G\+P\+I\+O\+\_\+6}}
\index{L\+P\+\_\+\+G\+P\+I\+O\+\_\+6@{L\+P\+\_\+\+G\+P\+I\+O\+\_\+6}!atmel\+\_\+start\+\_\+pins.\+h@{atmel\+\_\+start\+\_\+pins.\+h}}
\subsubsection{\texorpdfstring{L\+P\+\_\+\+G\+P\+I\+O\+\_\+6}{LP\_GPIO\_6}}
{\footnotesize\ttfamily \#define L\+P\+\_\+\+G\+P\+I\+O\+\_\+6~\hyperlink{group___h_p_l_gaf065b9160b968f60a562bdc5c4454a5a}{G\+P\+IO}(\hyperlink{group___h_p_l_gga6d50d8c4b17ff573c07340d4d7965bc1a0d36b47f173bbc4bdced28d8a54fe4ac}{G\+P\+I\+O\+\_\+\+P\+O\+R\+TA}, 6)}

\mbox{\Hypertarget{atmel__start__pins_8h_a820c289db21f7851ae5e527ff8f8b184}\label{atmel__start__pins_8h_a820c289db21f7851ae5e527ff8f8b184}} 
\index{atmel\+\_\+start\+\_\+pins.\+h@{atmel\+\_\+start\+\_\+pins.\+h}!L\+P\+\_\+\+G\+P\+I\+O\+\_\+7@{L\+P\+\_\+\+G\+P\+I\+O\+\_\+7}}
\index{L\+P\+\_\+\+G\+P\+I\+O\+\_\+7@{L\+P\+\_\+\+G\+P\+I\+O\+\_\+7}!atmel\+\_\+start\+\_\+pins.\+h@{atmel\+\_\+start\+\_\+pins.\+h}}
\subsubsection{\texorpdfstring{L\+P\+\_\+\+G\+P\+I\+O\+\_\+7}{LP\_GPIO\_7}}
{\footnotesize\ttfamily \#define L\+P\+\_\+\+G\+P\+I\+O\+\_\+7~\hyperlink{group___h_p_l_gaf065b9160b968f60a562bdc5c4454a5a}{G\+P\+IO}(\hyperlink{group___h_p_l_gga6d50d8c4b17ff573c07340d4d7965bc1a0d36b47f173bbc4bdced28d8a54fe4ac}{G\+P\+I\+O\+\_\+\+P\+O\+R\+TA}, 7)}

