hmLoadTopic({
hmKeywords:"",
hmTitle:"18.1 Exception Classification",
hmDescription:"18.1.1 Two-Level Classification  Every exceptional event in ASA-EmulatR carries a two-level classification. The high-level PendingEventKind (exceptionLib\/PendingEventKind.h)...",
hmPrevLink:"chapter-18---fault-dispatcher-.html",
hmNextLink:"18_2-pendingevent-structure.html",
hmParentLink:"chapter-18---fault-dispatcher-.html",
hmBreadCrumbs:"<a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-18---fault-dispatcher-.html\">Chapter 18 – Fault Dispatcher &amp; Precise Exceptions<\/a>",
hmTitlePath:"Introduction > Architecture Overview > Chapter 18 – Fault Dispatcher & Precise Exceptions > 18.1 Exception Classification",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">18.1 Exception Classification<\/span><\/h1>\n\r",
hmBody:"<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">18.1.1 Two-Level Classification<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Every exceptional event in ASA-EmulatR carries a two-level classification. The high-level <span class=\"f_CodeExample\">PendingEventKind<\/span> (<span class=\"f_CodeExample\">exceptionLib\/PendingEventKind.h<\/span>) distinguishes the broad event category:<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">enum&nbsp;class&nbsp;PendingEventKind&nbsp;:&nbsp;quint8&nbsp;{<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;None&nbsp;=&nbsp;0,<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;Exception,&nbsp;\/\/&nbsp;Synchronous&nbsp;fault\/trap<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;Interrupt,&nbsp;\/\/&nbsp;Asynchronous&nbsp;interrupt<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;Ast,&nbsp;\/\/&nbsp;Asynchronous&nbsp;System&nbsp;Trap<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;MachineCheck,&nbsp;\/\/&nbsp;Machine&nbsp;check&nbsp;(non-maskable)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;Reset,&nbsp;\/\/&nbsp;Reset\/wakeup<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;PalCall&nbsp;\/\/&nbsp;CALL_PAL&nbsp;event<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">};<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">The fine-grained <span class=\"f_CodeExample\">ExceptionClass_EV6<\/span> (<span class=\"f_CodeExample\">exceptionLib\/ExceptionClass_EV6.h<\/span>) carries 32 values that determine the specific PAL vector and delivery semantics. The full enumeration includes: <span class=\"f_CodeExample\">Reset<\/span>, <span class=\"f_CodeExample\">MachineCheck<\/span>, <span class=\"f_CodeExample\">InternalProcessorError<\/span>, <span class=\"f_CodeExample\">BugCheck<\/span>, <span class=\"f_CodeExample\">Arithmetic<\/span>, <span class=\"f_CodeExample\">Interrupt<\/span>, <span class=\"f_CodeExample\">DStream<\/span>, <span class=\"f_CodeExample\">ItbMiss<\/span>, <span class=\"f_CodeExample\">ItbAcv<\/span>, <span class=\"f_CodeExample\">OpcDec<\/span>, <span class=\"f_CodeExample\">Fen<\/span>, <span class=\"f_CodeExample\">Unalign<\/span>, <span class=\"f_CodeExample\">Dfault<\/span>, <span class=\"f_CodeExample\">DtbAcv<\/span>, <span class=\"f_CodeExample\">Dtb_miss_double_4<\/span>, <span class=\"f_CodeExample\">Dtb_miss_single<\/span>, <span class=\"f_CodeExample\">Dtb_miss_native<\/span>, <span class=\"f_CodeExample\">MT_FPCR<\/span>, <span class=\"f_CodeExample\">IllegalInstruction<\/span>, <span class=\"f_CodeExample\">MemoryFault<\/span>, <span class=\"f_CodeExample\">SoftwareTrap<\/span>, <span class=\"f_CodeExample\">BreakPoint<\/span>, <span class=\"f_CodeExample\">Panic<\/span>, <span class=\"f_CodeExample\">PrivilegeViolation<\/span>, <span class=\"f_CodeExample\">ReservedOperand<\/span>, <span class=\"f_CodeExample\">CallPal<\/span>, and others.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">The design principle: pipeline code creates a <span class=\"f_CodeExample\">PendingEvent<\/span> with an <span class=\"f_CodeExample\">ExceptionClass<\/span>. The <span class=\"f_CodeExample\">FaultDispatcher<\/span> resolves the <span class=\"f_CodeExample\">PalVectorId<\/span> during delivery preparation. Detection and delivery are decoupled — the same <span class=\"f_CodeExample\">PendingEvent<\/span> structure flows through both phases.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<hr style=\"height:1px; color:#000000; border-width:0; background-color:#000000;\" \/><p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">18.1.2 EventPriority<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Each event carries an <span class=\"f_CodeExample\">EventPriority<\/span> that determines dispatch order when multiple events are pending simultaneously:<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<div style=\"text-align: left; text-indent: 0; padding: 0 0 0 0; margin: 0 0 0 0;\"><table style=\"border:none; border-spacing:0; border-collapse:collapse;\">\n\r<thead>\n\r<tr>\n\r<th style=\"vertical-align:top; background-color:#00FFFF; padding:0; border:solid thin #000000;\" scope=\"col\"><p class=\"p_Normal\"><span style=\"font-weight: bold;\">Priority<\/span><\/p>\n\r<\/th>\n\r<th style=\"vertical-align:top; background-color:#00FFFF; padding:0; border:solid thin #000000;\" scope=\"col\"><p class=\"p_Normal\"><span style=\"font-weight: bold;\">Event Types<\/span><\/p>\n\r<\/th>\n\r<\/tr>\n\r<\/thead>\n\r<tbody>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Reset (highest)<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">System\/CPU reset<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Critical<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Machine check, internal processor error<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">High<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Arithmetic exceptions, alignment faults, TLB faults, access violations<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Normal<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Illegal instruction, software traps, CALL_PAL<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Low (lowest)<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Hardware interrupts, IPIs, device completion — maskable by IPL<\/p>\n\r<\/td>\n\r<\/tr>\n\r<\/tbody>\n\r<\/table>\n\r<\/div>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">When multiple events are pending, the FaultDispatcher delivers the highest-priority event first. Lower-priority events remain queued until the higher-priority event is resolved.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: exceptionLib\/PendingEventKind.h; exceptionLib\/ExceptionClass_EV6.h; <a href=\"chapter-7_2-terminology-and-cl.html\" class=\"topiclink\">7.2 Terminology and Classification<\/a>; <a href=\"chapter-7_6-precise-exception-.html\" class=\"topiclink\">7.7 Priority Ordering<\/a>.<\/span><\/p>\n\r"
})
