Encoding,picu0,picl0,picu1,picl1,picu2,picl2,picu3,picl3
0,cycle_counts,cycle_counts,cycle_counts,cycle_counts,cycle_counts,cycle_counts,cycle_counts,cycle_counts
2,instruction_flow_counts,Reserved,Reserved,Reserved,instruction_flow_counts,Reserved,Reserved,xma_inst
5,op_stv_wait,op_stv_wait,op_stv_wait,op_stv_wait,op_stv_wait,op_stv_wait,op_stv_wait,op_stv_wait
6,effective_instruction_counts,effective_instruction_counts,effective_instruction_counts,effective_instruction_counts,effective_instruction_counts,effective_instruction_counts,effective_instruction_counts,effective_instruction_counts
7,SIMD_load_store_instructions,SIMD_floating_instructions,SIMD_fma_instructions,sxar1_instructions,sxar2_instructions,unpack_sxar1,unpack_sxar2,Reserved
8,load_store_instructions,load_store_instructions,load_store_instructions,load_store_instructions,load_store_instructions,load_store_instructions,load_store_instructions,load_store_instructions
9,branch_instructions,branch_instructions,branch_instructions,branch_instructions,branch_instructions,branch_instructions,branch_instructions,branch_instructions
10,floating_instructions,floating_instructions,floating_instructions,floating_instructions,floating_instructions,floating_instructions,floating_instructions,floating_instructions
11,fma_instructions,fma_instructions,fma_instructions,fma_instructions,fma_instructions,fma_instructions,fma_instructions,fma_instructions
12,prefetch_instructions,prefetch_instructions,prefetch_instructions,prefetch_instructions,prefetch_instructions,prefetch_instructions,prefetch_instructions,prefetch_instructions
13,Reserved,ex_load_instructions,ex_store_instructions,fl_load_instructions,fl_store_instructions,SIMD_fl_load_instructions,SIMD_fl_store_instructions,Reserved
22,trap_all,trap_int_vector,trap_int_level,trap_spill,trap_fill,trap_trap_inst,trap_IMMU_miss,trap_DMMU_miss
26,Reserved,Reserved,single_sxar_commit,Reserved,Reserved,Reserved,Reserved,suspend_cycle
29,op_stv_wait_pfp_busy_ex,op_stv_wait_sxmiss,op_stv_wait_sxmiss_ex,op_stv_wait_nc_pend,cse_window_empty_sp_full,op_stv_wait_pfp_busy,Reserved,Reserved
30,cse_window_empty,eu_comp_wait,branch_comp_wait,0endop,op_stv_wait_ex,fl_comp_wait,1endop,2endop
31,inh_cmit_gpr_2write,Reserved,Reserved,Reserved,3endop,Reserved,sleep_cycle,op_stv_wait_swpf
32,uITLB_miss2,uDTLB_miss2,uITLB_miss,uDTLB_miss,L1I_miss,L1D_miss,L1I_wait_all,L1D_wait_all
33,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved
35,L1I_thrashing,L1D_thrashing,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved
48,Reserved,Reserved,L2_miss_dm,L2_miss_pf,L2_read_dm,L2_read_pf,L2_wb_dm,L2_wb_pf