# Lab 1
Blah blah blah

```vhdl
architecture bhv of entity is
begin

end bhv;

```

TODO add an image

[hi](google.com)
