INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_vlsi/counter/counter.sim/sim_1/synth/timing/xsim/counter_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_vlsi/counter/counter.srcs/sim_1/new/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
