// Seed: 140495720
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri id_3,
    input tri0 id_4,
    output wand id_5,
    input wand id_6,
    output supply1 id_7,
    output supply0 id_8
    , id_19,
    input supply1 id_9,
    input tri1 id_10,
    output wand id_11
    , id_20,
    input wand id_12,
    output wire id_13,
    input wire id_14,
    input tri id_15,
    input tri id_16,
    input tri id_17
);
  localparam id_21 = 1;
  wire id_22;
  ;
  wire [1 'b0 : 1 'b0] id_23;
  wire id_24, id_25, id_26;
  assign id_8 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wire id_3,
    output logic id_4,
    inout wand id_5,
    input supply1 id_6,
    input supply1 id_7,
    input wor id_8,
    input tri1 id_9,
    output tri1 id_10,
    output wand id_11,
    input tri id_12,
    input wand id_13
);
  wire id_15, id_16;
  always $clog2(65);
  ;
  assign id_11 = id_15 && -1;
  initial id_4 <= -1;
  wire id_17, id_18, id_19, id_20;
  always id_4 = 1;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_6,
      id_13,
      id_6,
      id_10,
      id_6,
      id_11,
      id_11,
      id_9,
      id_6,
      id_5,
      id_3,
      id_11,
      id_2,
      id_0,
      id_9,
      id_6
  );
  wire id_21;
endmodule
