Source Block: hdl/library/axi_dmac/request_arb.v@268:278@HdlIdDef
wire src_fifo_valid;
wire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;
wire src_fifo_last;

wire response_dest_valid;
wire response_dest_ready = 1'b1;
wire [1:0] response_dest_resp;
wire response_dest_resp_eot;

wire                                 src_bl_valid;
wire                                 src_bl_ready;

Diff Content:
- 273 wire response_dest_ready = 1'b1;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/request_arb.v@263:273
wire [ID_WIDTH-1:0] src_response_id;

wire src_valid;
wire [DMA_DATA_WIDTH_SRC-1:0] src_data;
wire src_last;
wire src_fifo_valid;
wire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;
wire src_fifo_last;

wire response_dest_valid;
wire response_dest_ready = 1'b1;

Clone Blocks 2:
hdl/library/axi_dmac/request_arb.v@264:274

wire src_valid;
wire [DMA_DATA_WIDTH_SRC-1:0] src_data;
wire src_last;
wire src_fifo_valid;
wire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;
wire src_fifo_last;

wire response_dest_valid;
wire response_dest_ready = 1'b1;
wire [1:0] response_dest_resp;

Clone Blocks 3:
hdl/library/axi_dmac/request_arb.v@270:280
wire src_fifo_last;

wire response_dest_valid;
wire response_dest_ready = 1'b1;
wire [1:0] response_dest_resp;
wire response_dest_resp_eot;

wire                                 src_bl_valid;
wire                                 src_bl_ready;
wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;


Clone Blocks 4:
hdl/library/axi_dmac/request_arb.v@267:277
wire src_last;
wire src_fifo_valid;
wire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;
wire src_fifo_last;

wire response_dest_valid;
wire response_dest_ready = 1'b1;
wire [1:0] response_dest_resp;
wire response_dest_resp_eot;

wire                                 src_bl_valid;

Clone Blocks 5:
hdl/library/axi_dmac/request_arb.v@265:275
wire src_valid;
wire [DMA_DATA_WIDTH_SRC-1:0] src_data;
wire src_last;
wire src_fifo_valid;
wire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;
wire src_fifo_last;

wire response_dest_valid;
wire response_dest_ready = 1'b1;
wire [1:0] response_dest_resp;
wire response_dest_resp_eot;

Clone Blocks 6:
hdl/library/axi_dmac/request_arb.v@274:284
wire [1:0] response_dest_resp;
wire response_dest_resp_eot;

wire                                 src_bl_valid;
wire                                 src_bl_ready;
wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;

/* Unused for now
wire response_src_valid;
wire response_src_ready = 1'b1;
wire [1:0] response_src_resp;

Clone Blocks 7:
hdl/library/axi_dmac/request_arb.v@269:279
wire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;
wire src_fifo_last;

wire response_dest_valid;
wire response_dest_ready = 1'b1;
wire [1:0] response_dest_resp;
wire response_dest_resp_eot;

wire                                 src_bl_valid;
wire                                 src_bl_ready;
wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;

Clone Blocks 8:
hdl/library/axi_dmac/request_arb.v@272:282
wire response_dest_valid;
wire response_dest_ready = 1'b1;
wire [1:0] response_dest_resp;
wire response_dest_resp_eot;

wire                                 src_bl_valid;
wire                                 src_bl_ready;
wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;

/* Unused for now
wire response_src_valid;

Clone Blocks 9:
hdl/library/axi_dmac/request_arb.v@273:283
wire response_dest_ready = 1'b1;
wire [1:0] response_dest_resp;
wire response_dest_resp_eot;

wire                                 src_bl_valid;
wire                                 src_bl_ready;
wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;

/* Unused for now
wire response_src_valid;
wire response_src_ready = 1'b1;

