{
  "module_name": "memory.json",
  "hash_id": "9087f19f5d7093c90b6d6eaa4c5a9949d1c736bbcba636d4a083af3a06eb3b0a",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/powerpc/power10/memory.json",
  "human_readable_source": "[\n  {\n    \"EventCode\": \"0x1C040\",\n    \"EventName\": \"PM_XFER_FROM_SRC_PMC1\",\n    \"BriefDescription\": \"The processor's L1 data cache was reloaded from the source specified in MMCR3[0:12]. If MMCR1[16|17] is 0 (default), this count includes only lines that were reloaded to satisfy a demand miss. If MMCR1[16|17] is 1, this count includes both demand misses and prefetch reloads.\"\n  },\n  {\n    \"EventCode\": \"0x1C056\",\n    \"EventName\": \"PM_DERAT_MISS_4K\",\n    \"BriefDescription\": \"Data ERAT Miss (Data TLB Access) page size 4K. When MMCR1[16]=0 this event counts only DERAT reloads for demand misses. When MMCR1[16]=1 this event includes demand misses and prefetches.\"\n  },\n  {\n    \"EventCode\": \"0x1C058\",\n    \"EventName\": \"PM_DTLB_MISS_16G\",\n    \"BriefDescription\": \"Data TLB reload (after a miss) page size 16G. When MMCR1[16]=0 this event counts only for demand misses. When MMCR1[16]=1 this event includes demand misses and prefetches.\"\n  },\n  {\n    \"EventCode\": \"0x1C05C\",\n    \"EventName\": \"PM_DTLB_MISS_2M\",\n    \"BriefDescription\": \"Data TLB reload (after a miss) page size 2M. Implies radix translation was used. When MMCR1[16]=0 this event counts only for demand misses. When MMCR1[16]=1 this event includes demand misses and prefetches.\"\n  },\n  {\n    \"EventCode\": \"0x10062\",\n    \"EventName\": \"PM_LD_L3MISS_PEND_CYC\",\n    \"BriefDescription\": \"Cycles in which an L3 miss was pending for this thread.\"\n  },\n  {\n    \"EventCode\": \"0x2001A\",\n    \"EventName\": \"PM_ITLB_HIT\",\n    \"BriefDescription\": \"The PTE required to translate the instruction address was resident in the TLB (instruction TLB access/IERAT reload). Applies to both HPT and RPT. When MMCR1[17]=0 this event counts only for demand misses. When MMCR1[17]=1 this event includes demand misses and prefetches.\"\n  },\n  {\n    \"EventCode\": \"0x2003E\",\n    \"EventName\": \"PM_PTESYNC_FIN\",\n    \"BriefDescription\": \"Ptesync instruction finished in the store unit. Only one ptesync can finish at a time.\"\n  },\n  {\n    \"EventCode\": \"0x2C040\",\n    \"EventName\": \"PM_XFER_FROM_SRC_PMC2\",\n    \"BriefDescription\": \"The processor's L1 data cache was reloaded from the source specified in MMCR3[15:27]. If MMCR1[16|17] is 0 (default), this count includes only lines that were reloaded to satisfy a demand miss. If MMCR1[16|17] is 1, this count includes both demand misses and prefetch reloads.\"\n  },\n  {\n    \"EventCode\": \"0x2C054\",\n    \"EventName\": \"PM_DERAT_MISS_64K\",\n    \"BriefDescription\": \"Data ERAT Miss (Data TLB Access) page size 64K. When MMCR1[16]=0 this event counts only DERAT reloads for demand misses. When MMCR1[16]=1 this event includes demand misses and prefetches.\"\n  },\n  {\n    \"EventCode\": \"0x2C056\",\n    \"EventName\": \"PM_DTLB_MISS_4K\",\n    \"BriefDescription\": \"Data TLB reload (after a miss) page size 4K. When MMCR1[16]=0 this event counts only for demand misses. When MMCR1[16]=1 this event includes demand misses and prefetches.\"\n  },\n  {\n    \"EventCode\": \"0x2C05A\",\n    \"EventName\": \"PM_DERAT_MISS_1G\",\n    \"BriefDescription\": \"Data ERAT Miss (Data TLB Access) page size 1G. Implies radix translation. When MMCR1[16]=0 this event counts only DERAT reloads for demand misses. When MMCR1[16]=1 this event includes demand misses and prefetches.\"\n  },\n  {\n    \"EventCode\": \"0x200F6\",\n    \"EventName\": \"PM_DERAT_MISS\",\n    \"BriefDescription\": \"DERAT Reloaded to satisfy a DERAT miss. All page sizes are counted by this event. When MMCR1[16]=0 this event counts only DERAT reloads for demand misses. When MMCR1[16]=1 this event includes demand misses and prefetches.\"\n  },\n  {\n    \"EventCode\": \"0x34044\",\n    \"EventName\": \"PM_DERAT_MISS_PREF\",\n    \"BriefDescription\": \"DERAT miss (TLB access) while servicing a data prefetch.\"\n  },\n  {\n    \"EventCode\": \"0x3C040\",\n    \"EventName\": \"PM_XFER_FROM_SRC_PMC3\",\n    \"BriefDescription\": \"The processor's L1 data cache was reloaded from the source specified in MMCR3[30:42]. If MMCR1[16|17] is 0 (default), this count includes only lines that were reloaded to satisfy a demand miss. If MMCR1[16|17] is 1, this count includes both demand misses and prefetch reloads.\"\n  },\n  {\n    \"EventCode\": \"0x3C054\",\n    \"EventName\": \"PM_DERAT_MISS_16M\",\n    \"BriefDescription\": \"Data ERAT Miss (Data TLB Access) page size 16M. When MMCR1[16]=0 this event counts only DERAT reloads for demand misses. When MMCR1[16]=1 this event includes demand misses and prefetches.\"\n  },\n  {\n    \"EventCode\": \"0x3C056\",\n    \"EventName\": \"PM_DTLB_MISS_64K\",\n    \"BriefDescription\": \"Data TLB reload (after a miss) page size 64K. When MMCR1[16]=0 this event counts only for demand misses. When MMCR1[16]=1 this event includes demand misses and prefetches.\"\n  },\n  {\n    \"EventCode\": \"0x3C058\",\n    \"EventName\": \"PM_LARX_FIN\",\n    \"BriefDescription\": \"Load and reserve instruction (LARX) finished. LARX and STCX are instructions used to acquire a lock.\"\n  },\n  {\n    \"EventCode\": \"0x300FC\",\n    \"EventName\": \"PM_DTLB_MISS\",\n    \"BriefDescription\": \"The DPTEG required for the load/store instruction in execution was missing from the TLB. This event only counts for demand misses.\"\n  },\n  {\n    \"EventCode\": \"0x4003E\",\n    \"EventName\": \"PM_LD_CMPL\",\n    \"BriefDescription\": \"Load instruction completed.\"\n  },\n  {\n    \"EventCode\": \"0x4C040\",\n    \"EventName\": \"PM_XFER_FROM_SRC_PMC4\",\n    \"BriefDescription\": \"The processor's L1 data cache was reloaded from the source specified in MMCR3[45:57]. If MMCR1[16|17] is 0 (default), this count includes only lines that were reloaded to satisfy a demand miss. If MMCR1[16|17] is 1, this count includes both demand misses and prefetch reloads.\"\n  },\n  {\n    \"EventCode\": \"0x4C056\",\n    \"EventName\": \"PM_DTLB_MISS_16M\",\n    \"BriefDescription\": \"Data TLB reload (after a miss) page size 16M. When MMCR1[16]=0 this event counts only for demand misses. When MMCR1[16]=1 this event includes demand misses and prefetches.\"\n  },\n  {\n    \"EventCode\": \"0x4C05A\",\n    \"EventName\": \"PM_DTLB_MISS_1G\",\n    \"BriefDescription\": \"Data TLB reload (after a miss) page size 1G. Implies radix translation was used. When MMCR1[16]=0 this event counts only for demand misses. When MMCR1[16]=1 this event includes demand misses and prefetches.\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}