$date
	Mon May  6 18:44:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module AdvanceDff_tb $end
$scope module AD $end
$var wire 1 ! i_clk $end
$var wire 1 " i_data $end
$var wire 1 # i_en $end
$var reg 1 $ o_data $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
0#
0"
0!
$end
#1
1!
#2
0!
1"
#3
1!
#4
0!
#5
1!
#6
0!
#7
1!
#8
0!
1#
#9
1$
1!
#10
0!
0#
#11
1!
#12
0!
#13
1!
#14
0!
0"
#15
1!
#16
0!
#17
1!
#18
0!
