{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1540544775072 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "outputlogic 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"outputlogic\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1540544775076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540544775133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540544775133 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1540544775173 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1540544775178 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540544775228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540544775228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540544775228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540544775228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540544775228 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1540544775228 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 72 " "No exact pin location assignment(s) for 72 pins of 72 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1540544775236 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "outputlogic.sdc " "Synopsys Design Constraints File file not found: 'outputlogic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1540544775267 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1540544775267 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1540544775270 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1540544775270 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540544775270 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540544775270 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540544775270 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1540544775270 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540544775273 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540544775273 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1540544775279 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 11 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1540544775289 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock in PIN 20 " "Automatically promoted some destinations of signal \"reset\" to use Global clock in PIN 20" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "nextstate\[4\] " "Destination \"nextstate\[4\]\" may be non-global or may not use global clock" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1540544775289 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "statereg:state\|q\[4\] " "Destination \"statereg:state\|q\[4\]\" may be non-global or may not use global clock" {  } { { "statereg.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/statereg.vhd" 20 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1540544775289 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control_variable~51 " "Destination \"control_variable~51\" may be non-global or may not use global clock" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 33 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1540544775289 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control_variable~53 " "Destination \"control_variable~53\" may be non-global or may not use global clock" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 33 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1540544775289 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control_variable~55 " "Destination \"control_variable~55\" may be non-global or may not use global clock" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 33 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1540544775289 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control_variable~80 " "Destination \"control_variable~80\" may be non-global or may not use global clock" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 33 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1540544775289 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control_variable~81 " "Destination \"control_variable~81\" may be non-global or may not use global clock" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 33 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1540544775289 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control_variable~95 " "Destination \"control_variable~95\" may be non-global or may not use global clock" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 33 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1540544775289 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control_variable~104 " "Destination \"control_variable~104\" may be non-global or may not use global clock" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 33 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1540544775289 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control_variable~105 " "Destination \"control_variable~105\" may be non-global or may not use global clock" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 33 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1540544775289 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1540544775289 ""}  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 10 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1540544775289 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1540544775289 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1540544775291 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1540544775300 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1540544775311 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1540544775311 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1540544775311 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1540544775312 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "70 unused 3.3V 23 37 10 " "Number of I/O pins in group: 70 (unused VREF, 3.3V VCCIO, 23 input, 37 output, 10 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1540544775312 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1540544775312 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1540544775312 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 23 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540544775313 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540544775313 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540544775313 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540544775313 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1540544775313 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1540544775313 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540544775323 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1540544775326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1540544775425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540544775476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1540544775478 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1540544775813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540544775813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1540544775823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1540544775921 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1540544775921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1540544776044 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1540544776044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540544776044 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1540544776054 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540544776058 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "10 " "Following 10 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "currentstate\[0\] a permanently enabled " "Pin currentstate\[0\] has a permanently enabled output enable" {  } { { "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { currentstate[0] } } } { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 0 { 0 ""} 0 35 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1540544776071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "currentstate\[1\] a permanently enabled " "Pin currentstate\[1\] has a permanently enabled output enable" {  } { { "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { currentstate[1] } } } { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 0 { 0 ""} 0 34 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1540544776071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "currentstate\[2\] a permanently enabled " "Pin currentstate\[2\] has a permanently enabled output enable" {  } { { "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { currentstate[2] } } } { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 0 { 0 ""} 0 33 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1540544776071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "currentstate\[3\] a permanently enabled " "Pin currentstate\[3\] has a permanently enabled output enable" {  } { { "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { currentstate[3] } } } { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 0 { 0 ""} 0 32 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1540544776071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "currentstate\[4\] a permanently enabled " "Pin currentstate\[4\] has a permanently enabled output enable" {  } { { "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { currentstate[4] } } } { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 0 { 0 ""} 0 31 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1540544776071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nextstate\[0\] a permanently enabled " "Pin nextstate\[0\] has a permanently enabled output enable" {  } { { "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { nextstate[0] } } } { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 0 { 0 ""} 0 37 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1540544776071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nextstate\[1\] a permanently enabled " "Pin nextstate\[1\] has a permanently enabled output enable" {  } { { "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { nextstate[1] } } } { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 0 { 0 ""} 0 39 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1540544776071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nextstate\[2\] a permanently enabled " "Pin nextstate\[2\] has a permanently enabled output enable" {  } { { "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { nextstate[2] } } } { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 0 { 0 ""} 0 41 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1540544776071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nextstate\[3\] a permanently enabled " "Pin nextstate\[3\] has a permanently enabled output enable" {  } { { "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { nextstate[3] } } } { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 0 { 0 ""} 0 43 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1540544776071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nextstate\[4\] a permanently enabled " "Pin nextstate\[4\] has a permanently enabled output enable" {  } { { "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pranil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { nextstate[4] } } } { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/" { { 0 { 0 ""} 0 36 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1540544776071 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1540544776071 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1540544776072 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/output_files/outputlogic.fit.smsg " "Generated suppressed messages file /home/pranil/Desktop/EE309 Microcontrollers/outputlogic/output_files/outputlogic.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1540544776094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1268 " "Peak virtual memory: 1268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540544776106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 14:36:16 2018 " "Processing ended: Fri Oct 26 14:36:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540544776106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540544776106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540544776106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1540544776106 ""}
