xrun(64): 23.09-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	23.09-s006: Started on Sep 13, 2024 at 14:26:31 EDT
xrun
	-define check3
	-rnm_package
	-nowarn COVFHT
	-nowarn COVCGN
	-nowarn COVUTA
	-nowarn ICFCLD
	-nowarn WSEM2009
	-input /home/lacp3102/APP1/UdeS_S8_APP1/gei815-ashok-mehta-labs-cadence/verif/scripts/misc_commands.tcl
	-gui
	-input /home/lacp3102/APP1/UdeS_S8_APP1/gei815-ashok-mehta-labs-cadence/verif/scripts/waves.tcl
	-ACCESS +rwc
	-seed random
	-sv
	counter.v
	test_counter.sv
	counter_property.sv
Recompiling... reason: file './counter_property.sv' is newer than expected.
	expected: Fri Sep 13 14:17:56 2024
	actual:   Fri Sep 13 14:26:15 2024
file: counter_property.sv
	module worklib.counter_property:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		test_counter
		Caching library 'worklib' ....... Done
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.counter_property:sv <0x2bc360a3>
			streams:   5, words:  4150
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:              3       3
		Registers:           26      26
		Scalar wires:         5       -
		Vectored wires:       3       -
		Named events:         1       1
		Always blocks:       10      10
		Initial blocks:       3       3
		Pseudo assignments:   7       -
		Assertions:           1       1
		Process Clocks:       2       2
	Writing initial simulation snapshot: worklib.test_counter:sv
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.
SVSEED set randomly from command line: 895580602

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /mnt/opt/cmc/tools/cadence/XCELIUMMAIN23.09.006_lnx86/tools/xcelium/files/xmsimrc
xcelium> ########################################################################
xcelium> ## Author  :    Marc-Andre Tetrault
xcelium> ## Project :    Verification Primer
xcelium> ##
xcelium> ## Universite de Sherbrooke
xcelium> ########################################################################
xcelium> #
xcelium> # Purpose   :   Misc Commands sent to simulator
xcelium> ########################################################################
xcelium> 
xcelium> 
xcelium> # get the seed. Reference: "SystemVerilog Reference" from Cadence Help tool (cdnshelp)
xcelium> set RetrievedSeed [set svseed]
895580602
xcelium> puts "The SystemVerilog seed is $RetrievedSeed"
The SystemVerilog seed is 895580602
xcelium> 
xcelium> # set severity_pack_assert_off {warning}
xcelium> # set pack_assert_off {  numeric_std }
xcelium> 
xcelium> # set assert_stop_level never
xcelium> ########################################################################
xcelium> ## Author  :    Marc-Andre Tetrault
xcelium> ## Project :    Verification Primer
xcelium> ##
xcelium> ## Universite de Sherbrooke
xcelium> ########################################################################
xcelium> 
xcelium> # save all waveforms by default. Consult the Simvision user guide
xcelium> # for details on the commands and how to change recording rules
xcelium> # if disk space is an issue.
xcelium> 
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> 
xcelium> probe -create $::env(LAB_TEST_DUT_NAME) -all -depth all -database waves
Created probe 1
xcelium> run
         5  rst_=1 clk=1 count_enb=0 ld_cnt_=1 updn_cnt=1 DIN=x DOUT=x
        15  rst_=0 clk=1 count_enb=0 ld_cnt_=1 updn_cnt=1 DIN=x DOUT=0
        25  rst_=0 clk=1 count_enb=0 ld_cnt_=1 updn_cnt=1 DIN=x DOUT=0
        35  rst_=1 clk=1 count_enb=0 ld_cnt_=1 updn_cnt=1 DIN=x DOUT=0
        45  rst_=1 clk=1 count_enb=0 ld_cnt_=0 updn_cnt=1 DIN=0 DOUT=0
        55  rst_=1 clk=1 count_enb=0 ld_cnt_=0 updn_cnt=1 DIN=0 DOUT=0
        65  rst_=1 clk=1 count_enb=0 ld_cnt_=0 updn_cnt=1 DIN=100 DOUT=0
        75  rst_=1 clk=1 count_enb=1 ld_cnt_=1 updn_cnt=1 DIN=100 DOUT=100
        85  rst_=1 clk=1 count_enb=1 ld_cnt_=1 updn_cnt=1 DIN=100 DOUT=99
        95  rst_=1 clk=1 count_enb=1 ld_cnt_=1 updn_cnt=1 DIN=100 DOUT=98
       105  rst_=1 clk=1 count_enb=1 ld_cnt_=1 updn_cnt=1 DIN=100 DOUT=97
       115  rst_=1 clk=1 count_enb=1 ld_cnt_=1 updn_cnt=1 DIN=100 DOUT=96
       125  rst_=1 clk=1 count_enb=1 ld_cnt_=1 updn_cnt=1 DIN=100 DOUT=95
       135  rst_=1 clk=1 count_enb=1 ld_cnt_=1 updn_cnt=1 DIN=100 DOUT=94
       145  rst_=1 clk=1 count_enb=1 ld_cnt_=1 updn_cnt=1 DIN=100 DOUT=93
       155  rst_=1 clk=1 count_enb=1 ld_cnt_=1 updn_cnt=1 DIN=100 DOUT=92
       165  rst_=1 clk=1 count_enb=1 ld_cnt_=1 updn_cnt=1 DIN=100 DOUT=91
       175  rst_=1 clk=1 count_enb=0 ld_cnt_=1 updn_cnt=1 DIN=100 DOUT=90
       185  rst_=1 clk=1 count_enb=0 ld_cnt_=1 updn_cnt=1 DIN=100 DOUT=90
  ld_cnt_ && count_enb |=> ##1 (updn_cnt && data_out < $past(data_out, 1)) || (updn_cnt == 0 && data_out > $past(data_out, 1));
                                                                            |
xmsim: *E,ASRTST (./counter_property.sv,66): (time 185 NS) Assertion test_counter.upc.bind_inst.counter_count_check has failed (3 cycles, starting 165 NS)
185 NS + 2 (Assertion output stop: test_counter.upc.bind_inst.counter_count_check = failed)
xcelium> run
       185  		COUNTER COUNT CHECK FAIL:: UPDOWN COUNT using $past 

       195  rst_=1 clk=1 count_enb=0 ld_cnt_=0 updn_cnt=1 DIN=100 DOUT=90
       205  rst_=1 clk=1 count_enb=1 ld_cnt_=1 updn_cnt=0 DIN=100 DOUT=100
       215  rst_=1 clk=1 count_enb=1 ld_cnt_=1 updn_cnt=0 DIN=100 DOUT=101
       225  rst_=1 clk=1 count_enb=1 ld_cnt_=1 updn_cnt=0 DIN=100 DOUT=102
       235  rst_=1 clk=1 count_enb=1 ld_cnt_=1 updn_cnt=0 DIN=100 DOUT=103
       245  rst_=1 clk=1 count_enb=1 ld_cnt_=1 updn_cnt=0 DIN=100 DOUT=104
       255  rst_=1 clk=1 count_enb=1 ld_cnt_=1 updn_cnt=0 DIN=100 DOUT=105
       265  rst_=1 clk=1 count_enb=1 ld_cnt_=1 updn_cnt=0 DIN=100 DOUT=106
       275  rst_=1 clk=1 count_enb=1 ld_cnt_=1 updn_cnt=0 DIN=100 DOUT=107
       285  rst_=1 clk=1 count_enb=1 ld_cnt_=1 updn_cnt=0 DIN=100 DOUT=108
       295  rst_=1 clk=1 count_enb=1 ld_cnt_=1 updn_cnt=0 DIN=100 DOUT=109
       305  rst_=1 clk=1 count_enb=0 ld_cnt_=1 updn_cnt=0 DIN=100 DOUT=110
       315  rst_=1 clk=1 count_enb=0 ld_cnt_=1 updn_cnt=0 DIN=100 DOUT=110
  ld_cnt_ && count_enb |=> ##1 (updn_cnt && data_out < $past(data_out, 1)) || (updn_cnt == 0 && data_out > $past(data_out, 1));
                                                                            |
xmsim: *E,ASRTST (./counter_property.sv,66): (time 315 NS) Assertion test_counter.upc.bind_inst.counter_count_check has failed (3 cycles, starting 295 NS)
315 NS + 2 (Assertion output stop: test_counter.upc.bind_inst.counter_count_check = failed)
xcelium> run
       315  		COUNTER COUNT CHECK FAIL:: UPDOWN COUNT using $past 

       325  rst_=1 clk=1 count_enb=0 ld_cnt_=1 updn_cnt=0 DIN=100 DOUT=110
Memory Usage - Current physical: 89.6M, Current virtual: 380.9M
CPU Usage - 11.6s system + 6.0s user = 17.6s total (2.1% cpu)
Simulation complete via $finish(2) at time 325 NS + 0
./test_counter.sv:29   @(posedge clk); $finish(2);
xcelium> ^C
xcelium> exit
TOOL:	xrun(64)	23.09-s006: Exiting on Sep 13, 2024 at 15:15:11 EDT  (total: 00:48:40)
