Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Thu Sep  7 00:43:28 2023
| Host             : Oldust running 64-bit major release  (build 9200)
| Command          : report_power -file single_cycle_power_routed.rpt -pb single_cycle_power_summary_routed.pb -rpx single_cycle_power_routed.rpx
| Design           : single_cycle
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 8.961        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 8.841        |
| Device Static (W)        | 0.121        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 42.2         |
| Junction Temperature (C) | 67.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.337 |     5253 |       --- |             --- |
|   LUT as Logic           |     1.063 |     1836 |     20800 |            8.83 |
|   CARRY4                 |     0.153 |      128 |      8150 |            1.57 |
|   Register               |     0.109 |     1811 |     41600 |            4.35 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |     0.005 |       18 |      9600 |            0.19 |
|   LUT as Distributed RAM |     0.002 |      512 |      9600 |            5.33 |
|   F7/F8 Muxes            |    <0.001 |      674 |     32600 |            2.07 |
|   Others                 |     0.000 |       21 |       --- |             --- |
| Signals                  |     1.977 |     3569 |       --- |             --- |
| I/O                      |     5.526 |       46 |       210 |           21.90 |
| Static Power             |     0.121 |          |           |                 |
| Total                    |     8.961 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     3.421 |       3.371 |      0.050 |
| Vccaux    |       1.800 |     0.217 |       0.200 |      0.017 |
| Vcco33    |       3.300 |     1.549 |       1.548 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| single_cycle                      |     8.841 |
|   confreg0                        |     0.197 |
|   data_ram_4k                     |     0.002 |
|     U0                            |     0.002 |
|       synth_options.dist_mem_inst |     0.002 |
|   inst_rom_4k                     |     0.259 |
|     U0                            |     0.259 |
|       synth_options.dist_mem_inst |     0.259 |
|   my_player                       |     0.550 |
|   mycpu0                          |     2.049 |
|     _alu                          |     0.065 |
|     _pc                           |     0.614 |
|     _pipeline_reg_D               |     0.298 |
|     _pipeline_reg_E               |     0.433 |
|     _pipeline_reg_M               |     0.127 |
|     _pipeline_reg_W               |     0.370 |
|     _pred_pc                      |     0.039 |
|     _regfile                      |     0.103 |
+-----------------------------------+-----------+


