5 18 121 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (exclude9.2.vcd) 2 -o (exclude9.2.cdd) 2 -v (exclude9.2.v) 1 -ep 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 exclude9.2.v 12 38 1
2 1 3d 21 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 15 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 18 1470004 1 0 0 0 1 17 0 1 0 0 1 0
4 1 21 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 exclude9.2.v 0 27 1
2 2 0 22 50008 1 21004 0 0 1 16 0 0
2 3 1 22 10001 0 1410 0 0 1 1 a
2 4 37 22 10008 1 16 2 3
2 5 0 23 50008 1 21008 0 0 1 16 1 0
2 6 1 23 10001 0 1410 0 0 1 1 b
2 7 37 23 10008 1 1a 5 6
2 8 0 24 20002 1 1008 0 0 32 48 5 0
2 9 2c 24 10002 2 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 0 25 50008 1 21008 0 0 1 16 1 0
2 11 1 25 10001 0 1410 0 0 1 1 a
2 12 37 25 10008 1 1a 10 11
2 13 0 26 50008 1 21004 0 0 1 16 0 0
2 14 1 26 10001 0 1410 0 0 1 1 b
2 15 37 26 10008 1 16 13 14
4 4 22 1 11 7 7 4
4 7 23 1 0 9 9 4
4 9 24 1 0 12 0 4
4 12 25 1 0 15 15 4
4 15 26 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 exclude9.2.v 0 36 1
