0.6
2018.3
Dec  7 2018
00:33:28
D:/Programs/lab-digital-logic/lab01/lab/lab.srcs/sources_1/imports/decoder_38/decoder_38.v,1635922565,verilog,,D:/Programs/lab-digital-logic/lab01/lab/lab.srcs/sim_1/imports/decoder_38/testbench.v,,decoder_38,,,,,,,,
D:/Programs/lab-digital-logic/lab02/lab_holiday_lights/lab.srcs/sources_1/imports/holiday_lights/holiday_lights.v,1636784216,verilog,,D:/Programs/lab-digital-logic/lab02/lab_holiday_lights/lab.srcs/sim_1/imports/holiday_lights/testbench.v,,holiday_lights,,,,,,,,
D:/Programs/lab-digital-logic/lab03/lab_ip/lab.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sim_1/imports/实验3 利用IP设计电路/testbench.v,1636987851,verilog,,,,testbench,,,../../../../lab.srcs/sources_1/ip/clk_div,,,,,
D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/imports/实验3 利用IP设计电路/memory_top.v,1637034717,verilog,,D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/new/memory_w_r.v,,memory_top,,,../../../../lab.srcs/sources_1/ip/clk_div,,,,,
D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/ip/clk_div/clk_div.v,1636988416,verilog,,D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/ip/led_mem/sim/led_mem.v,,clk_div,,,../../../../lab.srcs/sources_1/ip/clk_div,,,,,
D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v,1636988416,verilog,,D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/ip/clk_div/clk_div.v,,clk_div_clk_wiz,,,../../../../lab.srcs/sources_1/ip/clk_div,,,,,
D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/ip/led_mem/sim/led_mem.v,1637034708,verilog,,D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/imports/实验3 利用IP设计电路/memory_top.v,,led_mem,,,../../../../lab.srcs/sources_1/ip/clk_div,,,,,
D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sources_1/new/memory_w_r.v,1637050811,verilog,,D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sim_1/imports/实验3 利用IP设计电路/testbench.v,,memory_w_r,,,../../../../lab.srcs/sources_1/ip/clk_div,,,,,
