

================================================================
== Vitis HLS Report for 'erosion_accel'
================================================================
* Date:           Fri Jan 22 14:16:58 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        erosion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline |
    |   min   |   max   |    min   |    max   | min |  max  |   Type   |
    +---------+---------+----------+----------+-----+-------+----------+
    |       45|    17581| 0.450 us | 0.176 ms |   25|  17561| dataflow |
    +---------+---------+----------+----------+-----+-------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_Array2xfMat_8_0_128_128_1_s_fu_204    |Array2xfMat_8_0_128_128_1_s    |       15|    16398|  0.150 us | 0.164 ms |   15|  16398|   none  |
        |grp_erode_0_0_128_128_2_3_3_1_1_s_fu_216  |erode_0_0_128_128_2_3_3_1_1_s  |       24|    17560|  0.240 us | 0.176 ms |   24|  17560|   none  |
        |grp_xfMat2Array_8_0_128_128_1_s_fu_225    |xfMat2Array_8_0_128_128_1_s    |        6|    16395| 60.000 ns | 0.164 ms |    6|  16395|   none  |
        |grp_Loop_VITIS_LOOP_35_1_proc_fu_235      |Loop_VITIS_LOOP_35_1_proc      |       19|       19|  0.190 us | 0.190 us |   19|     19|   none  |
        |call_ln22_erosion_accel_entry39_fu_243    |erosion_accel_entry39          |        0|        0|    0 ns   |   0 ns   |    0|      0|   none  |
        |call_ln502_Block_split2_proc_fu_262       |Block_split2_proc              |        0|        0|    0 ns   |   0 ns   |    0|      0|   none  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.10>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width"   --->   Operation 9 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%height_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %height"   --->   Operation 10 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%img_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img_out"   --->   Operation 11 'read' 'img_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%process_shape_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %process_shape"   --->   Operation 12 'read' 'process_shape_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%img_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img_in"   --->   Operation 13 'read' 'img_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%imgInput_cols_c10 = alloca i64"   --->   Operation 14 'alloca' 'imgInput_cols_c10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%imgInput_rows_c9 = alloca i64"   --->   Operation 15 'alloca' 'imgInput_rows_c9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%imgOutput_cols_c = alloca i64"   --->   Operation 16 'alloca' 'imgOutput_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%imgOutput_rows_c = alloca i64"   --->   Operation 17 'alloca' 'imgOutput_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%imgInput_cols_c = alloca i64"   --->   Operation 18 'alloca' 'imgInput_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%imgInput_rows_c = alloca i64"   --->   Operation 19 'alloca' 'imgInput_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%width_c = alloca i64" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:503]   --->   Operation 20 'alloca' 'width_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%height_c = alloca i64" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:502]   --->   Operation 21 'alloca' 'height_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%img_out_c = alloca i64" [source/xf_erosion_accel.cpp:22]   --->   Operation 22 'alloca' 'img_out_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 5> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%process_shape_c = alloca i64" [source/xf_erosion_accel.cpp:22]   --->   Operation 23 'alloca' 'process_shape_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%img_in_c = alloca i64" [source/xf_erosion_accel.cpp:22]   --->   Operation 24 'alloca' 'img_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%imgInput_data = alloca i64" [source/xf_erosion_accel.cpp:30]   --->   Operation 25 'alloca' 'imgInput_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%imgOutput_data = alloca i64" [source/xf_erosion_accel.cpp:31]   --->   Operation 26 'alloca' 'imgOutput_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.73ns)   --->   "%p_kernel = alloca i64" [source/xf_erosion_accel.cpp:34]   --->   Operation 27 'alloca' 'p_kernel' <Predicate = true> <Delay = 0.73>
ST_1 : Operation 28 [1/1] (2.10ns)   --->   "%call_ln22 = call void @erosion_accel.entry39, i64 %img_in_read, i64 %process_shape_read, i64 %img_out_read, i32 %height_read, i32 %width_read, i64 %img_in_c, i64 %process_shape_c, i64 %img_out_c, i32 %height_c, i32 %width_c" [source/xf_erosion_accel.cpp:22]   --->   Operation 28 'call' 'call_ln22' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%call_ln502 = call void @Block_.split2_proc, i32 %height_c, i32 %width_c, i32 %imgInput_rows_c, i32 %imgInput_cols_c, i32 %imgOutput_rows_c, i32 %imgOutput_cols_c, void %call_ln22, void %call_ln22" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:502]   --->   Operation 29 'call' 'call_ln502' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln22 = call void @Loop_VITIS_LOOP_35_1_proc, i64 %process_shape_c, i8 %gmem1, i8 %p_kernel, void %call_ln22" [source/xf_erosion_accel.cpp:22]   --->   Operation 30 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln46 = call void @Array2xfMat<8, 0, 128, 128, 1>, i8 %gmem0, i8 %imgInput_data, i64 %img_in_c, i32 %imgInput_rows_c, i32 %imgInput_cols_c, i32 %imgInput_rows_c9, i32 %imgInput_cols_c10, void %call_ln502, void %call_ln502" [source/xf_erosion_accel.cpp:46]   --->   Operation 31 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln22 = call void @Loop_VITIS_LOOP_35_1_proc, i64 %process_shape_c, i8 %gmem1, i8 %p_kernel, void %call_ln22" [source/xf_erosion_accel.cpp:22]   --->   Operation 32 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln46 = call void @Array2xfMat<8, 0, 128, 128, 1>, i8 %gmem0, i8 %imgInput_data, i64 %img_in_c, i32 %imgInput_rows_c, i32 %imgInput_cols_c, i32 %imgInput_rows_c9, i32 %imgInput_cols_c10, void %call_ln502, void %call_ln502" [source/xf_erosion_accel.cpp:46]   --->   Operation 33 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln49 = call void @erode<0, 0, 128, 128, 2, 3, 3, 1, 1>, i8 %imgInput_data, i8 %imgOutput_data, i32 %imgInput_rows_c9, i32 %imgInput_cols_c10, i8 %p_kernel, void %call_ln22, void %call_ln46, void %call_ln46" [source/xf_erosion_accel.cpp:49]   --->   Operation 34 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln49 = call void @erode<0, 0, 128, 128, 2, 3, 3, 1, 1>, i8 %imgInput_data, i8 %imgOutput_data, i32 %imgInput_rows_c9, i32 %imgInput_cols_c10, i8 %p_kernel, void %call_ln22, void %call_ln46, void %call_ln46" [source/xf_erosion_accel.cpp:49]   --->   Operation 35 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln53 = call void @xfMat2Array<8, 0, 128, 128, 1>, i8 %imgOutput_data, i8 %gmem2, i32 %imgOutput_rows_c, i32 %imgOutput_cols_c, i64 %img_out_c, void %call_ln49, void %call_ln49" [source/xf_erosion_accel.cpp:53]   --->   Operation 36 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_21"   --->   Operation 37 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 38 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_12, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_12, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_12, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem2"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_in, void @empty_13, i32, i32, void @empty_21, i32, i32, void @empty_16, void @empty_5, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_17"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_in, void @empty_18, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_17"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %process_shape, void @empty_13, i32, i32, void @empty_21, i32, i32, void @empty_16, void @empty_19, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_17"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %process_shape, void @empty_18, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_17"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_out, void @empty_13, i32, i32, void @empty_21, i32, i32, void @empty_16, void @empty, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_17"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_out, void @empty_18, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_17"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %height"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_18, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_18, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_13, i32, i32, void @empty_21, i32, i32, void @empty_15, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i8 %imgInput_data, i8 %imgInput_data"   --->   Operation 56 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgInput_data, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @imgOutput_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i8 %imgOutput_data, i8 %imgOutput_data"   --->   Operation 58 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput_data, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @img_in_c_str, i32, void @p_str, void @p_str, i32, i32, i64 %img_in_c, i64 %img_in_c" [source/xf_erosion_accel.cpp:22]   --->   Operation 60 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln22 = specinterface void @_ssdm_op_SpecInterface, i64 %img_in_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [source/xf_erosion_accel.cpp:22]   --->   Operation 61 'specinterface' 'specinterface_ln22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @process_shape_c_str, i32, void @p_str, void @p_str, i32, i32, i64 %process_shape_c, i64 %process_shape_c" [source/xf_erosion_accel.cpp:22]   --->   Operation 62 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln22 = specinterface void @_ssdm_op_SpecInterface, i64 %process_shape_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [source/xf_erosion_accel.cpp:22]   --->   Operation 63 'specinterface' 'specinterface_ln22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @img_out_c_str, i32, void @p_str, void @p_str, i32, i32, i64 %img_out_c, i64 %img_out_c" [source/xf_erosion_accel.cpp:22]   --->   Operation 64 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln22 = specinterface void @_ssdm_op_SpecInterface, i64 %img_out_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [source/xf_erosion_accel.cpp:22]   --->   Operation 65 'specinterface' 'specinterface_ln22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @height_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %height_c, i32 %height_c" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:502]   --->   Operation 66 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln502 = specinterface void @_ssdm_op_SpecInterface, i32 %height_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:502]   --->   Operation 67 'specinterface' 'specinterface_ln502' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @width_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %width_c, i32 %width_c" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:503]   --->   Operation 68 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln503 = specinterface void @_ssdm_op_SpecInterface, i32 %width_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:503]   --->   Operation 69 'specinterface' 'specinterface_ln503' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput_OC_rows_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %imgInput_rows_c, i32 %imgInput_rows_c"   --->   Operation 70 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgInput_rows_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput_OC_cols_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %imgInput_cols_c, i32 %imgInput_cols_c"   --->   Operation 72 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgInput_cols_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @imgOutput_OC_rows_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %imgOutput_rows_c, i32 %imgOutput_rows_c"   --->   Operation 74 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgOutput_rows_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @imgOutput_OC_cols_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %imgOutput_cols_c, i32 %imgOutput_cols_c"   --->   Operation 76 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgOutput_cols_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput_OC_rows_c9_str, i32, void @p_str, void @p_str, i32, i32, i32 %imgInput_rows_c9, i32 %imgInput_rows_c9"   --->   Operation 78 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgInput_rows_c9, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput_OC_cols_c10_str, i32, void @p_str, void @p_str, i32, i32, i32 %imgInput_cols_c10, i32 %imgInput_cols_c10"   --->   Operation 80 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgInput_cols_c10, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln53 = call void @xfMat2Array<8, 0, 128, 128, 1>, i8 %imgOutput_data, i8 %gmem2, i32 %imgOutput_rows_c, i32 %imgOutput_cols_c, i64 %img_out_c, void %call_ln49, void %call_ln49" [source/xf_erosion_accel.cpp:53]   --->   Operation 82 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [source/xf_erosion_accel.cpp:56]   --->   Operation 83 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ img_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ process_shape]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
width_read               (read                ) [ 000000000]
height_read              (read                ) [ 000000000]
img_out_read             (read                ) [ 000000000]
process_shape_read       (read                ) [ 000000000]
img_in_read              (read                ) [ 000000000]
imgInput_cols_c10        (alloca              ) [ 001111111]
imgInput_rows_c9         (alloca              ) [ 001111111]
imgOutput_cols_c         (alloca              ) [ 001111111]
imgOutput_rows_c         (alloca              ) [ 001111111]
imgInput_cols_c          (alloca              ) [ 001111111]
imgInput_rows_c          (alloca              ) [ 001111111]
width_c                  (alloca              ) [ 011111111]
height_c                 (alloca              ) [ 011111111]
img_out_c                (alloca              ) [ 011111111]
process_shape_c          (alloca              ) [ 011111111]
img_in_c                 (alloca              ) [ 011111111]
imgInput_data            (alloca              ) [ 001111111]
imgOutput_data           (alloca              ) [ 001111111]
p_kernel                 (alloca              ) [ 001111100]
call_ln22                (call                ) [ 000000000]
call_ln502               (call                ) [ 000000000]
call_ln22                (call                ) [ 000000000]
call_ln46                (call                ) [ 000000000]
call_ln49                (call                ) [ 000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 000000000]
spectopmodule_ln0        (spectopmodule       ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
empty                    (specchannel         ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
empty_48                 (specchannel         ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
empty_49                 (specchannel         ) [ 000000000]
specinterface_ln22       (specinterface       ) [ 000000000]
empty_50                 (specchannel         ) [ 000000000]
specinterface_ln22       (specinterface       ) [ 000000000]
empty_51                 (specchannel         ) [ 000000000]
specinterface_ln22       (specinterface       ) [ 000000000]
empty_52                 (specchannel         ) [ 000000000]
specinterface_ln502      (specinterface       ) [ 000000000]
empty_53                 (specchannel         ) [ 000000000]
specinterface_ln503      (specinterface       ) [ 000000000]
empty_54                 (specchannel         ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
empty_55                 (specchannel         ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
empty_56                 (specchannel         ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
empty_57                 (specchannel         ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
empty_58                 (specchannel         ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
empty_59                 (specchannel         ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
call_ln53                (call                ) [ 000000000]
ret_ln56                 (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="process_shape">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_shape"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="height">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="width">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="erosion_accel.entry39"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_.split2_proc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_35_1_proc"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Array2xfMat<8, 0, 128, 128, 1>"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="erode<0, 0, 128, 128, 2, 3, 3, 1, 1>"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfMat2Array<8, 0, 128, 128, 1>"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_c_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_shape_c_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_c_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_c_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_c_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput_OC_rows_c9_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput_OC_cols_c10_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="imgInput_cols_c10_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput_cols_c10/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="imgInput_rows_c9_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput_rows_c9/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="imgOutput_cols_c_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgOutput_cols_c/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="imgOutput_rows_c_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgOutput_rows_c/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="imgInput_cols_c_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput_cols_c/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="imgInput_rows_c_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput_rows_c/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="width_c_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="width_c/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="height_c_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="height_c/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="img_out_c_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_out_c/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="process_shape_c_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="process_shape_c/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="img_in_c_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_in_c/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="imgInput_data_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput_data/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="imgOutput_data_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgOutput_data/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_kernel_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_kernel/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="width_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="height_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="img_out_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_out_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="process_shape_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="process_shape_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="img_in_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_Array2xfMat_8_0_128_128_1_s_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="2"/>
<pin id="208" dir="0" index="3" bw="64" slack="2"/>
<pin id="209" dir="0" index="4" bw="32" slack="2"/>
<pin id="210" dir="0" index="5" bw="32" slack="2"/>
<pin id="211" dir="0" index="6" bw="32" slack="2"/>
<pin id="212" dir="0" index="7" bw="32" slack="2"/>
<pin id="213" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_erode_0_0_128_128_2_3_3_1_1_s_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="4"/>
<pin id="219" dir="0" index="2" bw="8" slack="4"/>
<pin id="220" dir="0" index="3" bw="32" slack="4"/>
<pin id="221" dir="0" index="4" bw="32" slack="4"/>
<pin id="222" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="223" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln49/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_xfMat2Array_8_0_128_128_1_s_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="6"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="0" index="3" bw="32" slack="6"/>
<pin id="230" dir="0" index="4" bw="32" slack="6"/>
<pin id="231" dir="0" index="5" bw="64" slack="6"/>
<pin id="232" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/7 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_Loop_VITIS_LOOP_35_1_proc_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="2"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="call_ln22_erosion_accel_entry39_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="0" slack="0"/>
<pin id="245" dir="0" index="1" bw="64" slack="0"/>
<pin id="246" dir="0" index="2" bw="64" slack="0"/>
<pin id="247" dir="0" index="3" bw="64" slack="0"/>
<pin id="248" dir="0" index="4" bw="32" slack="0"/>
<pin id="249" dir="0" index="5" bw="32" slack="0"/>
<pin id="250" dir="0" index="6" bw="64" slack="0"/>
<pin id="251" dir="0" index="7" bw="64" slack="0"/>
<pin id="252" dir="0" index="8" bw="64" slack="0"/>
<pin id="253" dir="0" index="9" bw="32" slack="0"/>
<pin id="254" dir="0" index="10" bw="32" slack="0"/>
<pin id="255" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="call_ln502_Block_split2_proc_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="1"/>
<pin id="265" dir="0" index="2" bw="32" slack="1"/>
<pin id="266" dir="0" index="3" bw="32" slack="1"/>
<pin id="267" dir="0" index="4" bw="32" slack="1"/>
<pin id="268" dir="0" index="5" bw="32" slack="1"/>
<pin id="269" dir="0" index="6" bw="32" slack="1"/>
<pin id="270" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln502/2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="imgInput_cols_c10_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="2"/>
<pin id="274" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="imgInput_cols_c10 "/>
</bind>
</comp>

<comp id="278" class="1005" name="imgInput_rows_c9_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2"/>
<pin id="280" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="imgInput_rows_c9 "/>
</bind>
</comp>

<comp id="284" class="1005" name="imgOutput_cols_c_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imgOutput_cols_c "/>
</bind>
</comp>

<comp id="290" class="1005" name="imgOutput_rows_c_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imgOutput_rows_c "/>
</bind>
</comp>

<comp id="296" class="1005" name="imgInput_cols_c_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imgInput_cols_c "/>
</bind>
</comp>

<comp id="302" class="1005" name="imgInput_rows_c_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imgInput_rows_c "/>
</bind>
</comp>

<comp id="308" class="1005" name="width_c_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="width_c "/>
</bind>
</comp>

<comp id="314" class="1005" name="height_c_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="height_c "/>
</bind>
</comp>

<comp id="320" class="1005" name="img_out_c_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="img_out_c "/>
</bind>
</comp>

<comp id="326" class="1005" name="process_shape_c_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="process_shape_c "/>
</bind>
</comp>

<comp id="332" class="1005" name="img_in_c_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="img_in_c "/>
</bind>
</comp>

<comp id="338" class="1005" name="imgInput_data_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="2"/>
<pin id="340" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="imgInput_data "/>
</bind>
</comp>

<comp id="344" class="1005" name="imgOutput_data_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="4"/>
<pin id="346" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="imgOutput_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="18" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="2" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="257"><net_src comp="198" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="258"><net_src comp="192" pin="2"/><net_sink comp="243" pin=2"/></net>

<net id="259"><net_src comp="186" pin="2"/><net_sink comp="243" pin=3"/></net>

<net id="260"><net_src comp="180" pin="2"/><net_sink comp="243" pin=4"/></net>

<net id="261"><net_src comp="174" pin="2"/><net_sink comp="243" pin=5"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="275"><net_src comp="118" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="204" pin=7"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="216" pin=4"/></net>

<net id="281"><net_src comp="122" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="204" pin=6"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="216" pin=3"/></net>

<net id="287"><net_src comp="126" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="262" pin=6"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="225" pin=4"/></net>

<net id="293"><net_src comp="130" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="262" pin=5"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="225" pin=3"/></net>

<net id="299"><net_src comp="134" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="262" pin=4"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="204" pin=5"/></net>

<net id="305"><net_src comp="138" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="262" pin=3"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="204" pin=4"/></net>

<net id="311"><net_src comp="142" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="243" pin=10"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="317"><net_src comp="146" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="243" pin=9"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="323"><net_src comp="150" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="243" pin=8"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="225" pin=5"/></net>

<net id="329"><net_src comp="154" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="243" pin=7"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="335"><net_src comp="158" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="243" pin=6"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="204" pin=3"/></net>

<net id="341"><net_src comp="162" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="347"><net_src comp="166" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="225" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {7 8 }
 - Input state : 
	Port: erosion_accel : gmem0 | {3 4 }
	Port: erosion_accel : gmem1 | {3 4 }
	Port: erosion_accel : img_in | {1 }
	Port: erosion_accel : process_shape | {1 }
	Port: erosion_accel : img_out | {1 }
	Port: erosion_accel : height | {1 }
	Port: erosion_accel : width | {1 }
  - Chain level:
	State 1
		call_ln22 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |  grp_Array2xfMat_8_0_128_128_1_s_fu_204  |    0    |    4    |  5.152  |   901   |   1005  |
|          | grp_erode_0_0_128_128_2_3_3_1_1_s_fu_216 |    3    |    0    |  20.718 |   800   |   960   |
|   call   |  grp_xfMat2Array_8_0_128_128_1_s_fu_225  |    0    |    5    |  6.624  |   834   |   573   |
|          |   grp_Loop_VITIS_LOOP_35_1_proc_fu_235   |    0    |    0    |  0.736  |    25   |    30   |
|          |  call_ln22_erosion_accel_entry39_fu_243  |    0    |    0    |    0    |    0    |    0    |
|          |    call_ln502_Block_split2_proc_fu_262   |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |          width_read_read_fu_174          |    0    |    0    |    0    |    0    |    0    |
|          |          height_read_read_fu_180         |    0    |    0    |    0    |    0    |    0    |
|   read   |         img_out_read_read_fu_186         |    0    |    0    |    0    |    0    |    0    |
|          |      process_shape_read_read_fu_192      |    0    |    0    |    0    |    0    |    0    |
|          |          img_in_read_read_fu_198         |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                          |    3    |    9    |  33.23  |   2560  |   2568  |
|----------|------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|p_kernel|    0   |   32   |    4   |
+--------+--------+--------+--------+
|  Total |    0   |   32   |    4   |
+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     height_c_reg_314    |   32   |
|imgInput_cols_c10_reg_272|   32   |
| imgInput_cols_c_reg_296 |   32   |
|  imgInput_data_reg_338  |    8   |
| imgInput_rows_c9_reg_278|   32   |
| imgInput_rows_c_reg_302 |   32   |
| imgOutput_cols_c_reg_284|   32   |
|  imgOutput_data_reg_344 |    8   |
| imgOutput_rows_c_reg_290|   32   |
|     img_in_c_reg_332    |   64   |
|    img_out_c_reg_320    |   64   |
| process_shape_c_reg_326 |   64   |
|     width_c_reg_308     |   32   |
+-------------------------+--------+
|          Total          |   464  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |    9   |   33   |  2560  |  2568  |
|   Memory  |    0   |    -   |    -   |   32   |    4   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   464  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    9   |   33   |  3056  |  2572  |
+-----------+--------+--------+--------+--------+--------+
