#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55713817cd00 .scope module, "main" "main" 2 1;
 .timescale 0 0;
v0x5571381ae330_0 .var "clk_pseudo_random", 0 0;
v0x5571381ae3d0_0 .net "out_pseudo_random", 0 2, L_0x5571381b1990;  1 drivers
v0x5571381ae490_0 .var "reset_pseudo_random", 0 0;
E_0x55713815d4a0 .event negedge, v0x5571381a7a30_0;
E_0x55713815cdc0 .event posedge, v0x5571381a7820_0;
S_0x55713817fa80 .scope module, "test_pseudo_random" "pseudo_random" 2 5, 3 32 0, S_0x55713817cd00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "Q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
L_0x5571381b1b60 .functor XOR 1, L_0x5571381b1c80, L_0x5571381b1d20, C4<0>, C4<0>;
v0x5571381add90_0 .net "Q", 0 2, L_0x5571381b1990;  alias, 1 drivers
v0x5571381ade90_0 .net *"_s13", 0 0, L_0x5571381b1c80;  1 drivers
v0x5571381adf70_0 .net *"_s15", 0 0, L_0x5571381b1d20;  1 drivers
v0x5571381ae030_0 .net "c1", 0 0, L_0x5571381b1b60;  1 drivers
v0x5571381ae120_0 .net "clk", 0 0, v0x5571381ae330_0;  1 drivers
v0x5571381ae210_0 .net "reset", 0 0, v0x5571381ae490_0;  1 drivers
L_0x5571381b0730 .part L_0x5571381b1990, 2, 1;
RS_0x7f94ce9da6c8 .resolv tri, L_0x5571381b08f0, L_0x5571381b1820;
RS_0x7f94ce9d9eb8 .resolv tri, L_0x5571381af670, L_0x5571381b05c0;
RS_0x7f94ce9d9678 .resolv tri, L_0x5571381ae5f0, L_0x5571381af450;
L_0x5571381b1990 .concat8 [ 1 1 1 0], RS_0x7f94ce9da6c8, RS_0x7f94ce9d9eb8, RS_0x7f94ce9d9678;
L_0x5571381b1a30 .part L_0x5571381b1990, 1, 1;
L_0x5571381b1c80 .part L_0x5571381b1990, 0, 1;
L_0x5571381b1d20 .part L_0x5571381b1990, 2, 1;
S_0x557138184a90 .scope module, "g1" "flip_flop" 3 34, 3 20 0, S_0x55713817fa80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "f"
    .port_info 3 /INPUT 1 "reset"
L_0x5571381ae530 .functor NOT 1, v0x5571381ae330_0, C4<0>, C4<0>, C4<0>;
L_0x5571381ae5f0 .functor NOT 1, L_0x5571381af350, C4<0>, C4<0>, C4<0>;
v0x5571381a7b20_0 .net "a", 0 0, L_0x5571381b1b60;  alias, 1 drivers
v0x5571381a7be0_0 .net "c1", 0 0, L_0x5571381ae530;  1 drivers
v0x5571381a7cb0_0 .net "c2", 0 0, L_0x5571381aed10;  1 drivers
v0x5571381a7d80_0 .net "c3", 0 0, L_0x5571381af350;  1 drivers
v0x5571381a7e70_0 .net "f", 0 0, v0x5571381ae330_0;  alias, 1 drivers
v0x5571381a7f60_0 .net8 "out", 0 0, RS_0x7f94ce9d9678;  2 drivers
v0x5571381a8000_0 .net "reset", 0 0, v0x5571381ae490_0;  alias, 1 drivers
S_0x557138185ce0 .scope module, "g1" "latch" 3 25, 3 11 0, S_0x557138184a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "out2"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "f"
    .port_info 4 /INPUT 1 "reset"
L_0x5571381ae6d0 .functor AND 1, L_0x5571381b1b60, L_0x5571381ae7b0, C4<1>, C4<1>;
L_0x7f94ce990018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5571381ae7b0 .functor NOT 1, L_0x7f94ce990018, C4<0>, C4<0>, C4<0>;
L_0x5571381ae890 .functor OR 1, L_0x5571381ae530, L_0x7f94ce990018, C4<0>, C4<0>;
L_0x5571381aed10 .functor NOT 1, L_0x5571381aebd0, C4<0>, C4<0>, C4<0>;
L_0x5571381aedb0 .functor NOT 1, L_0x5571381aed10, C4<0>, C4<0>, C4<0>;
v0x5571381a61d0_0 .net *"_s1", 0 0, L_0x5571381ae7b0;  1 drivers
v0x5571381a62d0_0 .net "a", 0 0, L_0x5571381b1b60;  alias, 1 drivers
v0x5571381a6390_0 .net "c0", 0 0, L_0x5571381ae890;  1 drivers
v0x5571381a6430_0 .net "c1", 0 0, L_0x5571381ae6d0;  1 drivers
v0x5571381a6500_0 .net "c2", 0 0, L_0x5571381aedb0;  1 drivers
v0x5571381a65f0_0 .net "f", 0 0, L_0x5571381ae530;  alias, 1 drivers
v0x5571381a6690_0 .net "out", 0 0, L_0x5571381aebd0;  1 drivers
v0x5571381a6760_0 .net "out2", 0 0, L_0x5571381aed10;  alias, 1 drivers
v0x5571381a6800_0 .net "reset", 0 0, L_0x7f94ce990018;  1 drivers
S_0x557138185eb0 .scope module, "g1" "mux" 3 15, 3 1 0, S_0x557138185ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "f"
L_0x5571381ae9a0 .functor AND 1, L_0x5571381ae6d0, L_0x5571381ae890, C4<1>, C4<1>;
L_0x5571381aea30 .functor AND 1, L_0x5571381aedb0, L_0x5571381aeb10, C4<1>, C4<1>;
L_0x5571381aeb10 .functor NOT 1, L_0x5571381ae890, C4<0>, C4<0>, C4<0>;
L_0x5571381aebd0 .functor OR 1, L_0x5571381ae9a0, L_0x5571381aea30, C4<0>, C4<0>;
v0x557138184650_0 .net *"_s2", 0 0, L_0x5571381aeb10;  1 drivers
v0x5571381a5ca0_0 .net "a", 0 0, L_0x5571381ae6d0;  alias, 1 drivers
v0x5571381a5d60_0 .net "b", 0 0, L_0x5571381aedb0;  alias, 1 drivers
v0x5571381a5e00_0 .net "c1", 0 0, L_0x5571381ae9a0;  1 drivers
v0x5571381a5ec0_0 .net "c2", 0 0, L_0x5571381aea30;  1 drivers
v0x5571381a5fd0_0 .net "f", 0 0, L_0x5571381ae890;  alias, 1 drivers
v0x5571381a6090_0 .net "out", 0 0, L_0x5571381aebd0;  alias, 1 drivers
S_0x5571381a6930 .scope module, "g2" "latch" 3 26, 3 11 0, S_0x557138184a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "out2"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "f"
    .port_info 4 /INPUT 1 "reset"
L_0x5571381aeed0 .functor AND 1, L_0x5571381aed10, L_0x5571381aef60, C4<1>, C4<1>;
L_0x5571381aef60 .functor NOT 1, v0x5571381ae490_0, C4<0>, C4<0>, C4<0>;
L_0x5571381af040 .functor OR 1, v0x5571381ae330_0, v0x5571381ae490_0, C4<0>, C4<0>;
L_0x5571381af450 .functor NOT 1, L_0x5571381af350, C4<0>, C4<0>, C4<0>;
L_0x5571381af4c0 .functor NOT 1, RS_0x7f94ce9d9678, C4<0>, C4<0>, C4<0>;
v0x5571381a73a0_0 .net *"_s1", 0 0, L_0x5571381aef60;  1 drivers
v0x5571381a74a0_0 .net "a", 0 0, L_0x5571381aed10;  alias, 1 drivers
v0x5571381a7560_0 .net "c0", 0 0, L_0x5571381af040;  1 drivers
v0x5571381a7660_0 .net "c1", 0 0, L_0x5571381aeed0;  1 drivers
v0x5571381a7730_0 .net "c2", 0 0, L_0x5571381af4c0;  1 drivers
v0x5571381a7820_0 .net "f", 0 0, v0x5571381ae330_0;  alias, 1 drivers
v0x5571381a78c0_0 .net "out", 0 0, L_0x5571381af350;  alias, 1 drivers
v0x5571381a7990_0 .net8 "out2", 0 0, RS_0x7f94ce9d9678;  alias, 2 drivers
v0x5571381a7a30_0 .net "reset", 0 0, v0x5571381ae490_0;  alias, 1 drivers
S_0x5571381a6ad0 .scope module, "g1" "mux" 3 15, 3 1 0, S_0x5571381a6930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "f"
L_0x5571381af120 .functor AND 1, L_0x5571381aeed0, L_0x5571381af040, C4<1>, C4<1>;
L_0x5571381af1b0 .functor AND 1, L_0x5571381af4c0, L_0x5571381af290, C4<1>, C4<1>;
L_0x5571381af290 .functor NOT 1, L_0x5571381af040, C4<0>, C4<0>, C4<0>;
L_0x5571381af350 .functor OR 1, L_0x5571381af120, L_0x5571381af1b0, C4<0>, C4<0>;
v0x5571381a6d40_0 .net *"_s2", 0 0, L_0x5571381af290;  1 drivers
v0x5571381a6e40_0 .net "a", 0 0, L_0x5571381aeed0;  alias, 1 drivers
v0x5571381a6f00_0 .net "b", 0 0, L_0x5571381af4c0;  alias, 1 drivers
v0x5571381a6fd0_0 .net "c1", 0 0, L_0x5571381af120;  1 drivers
v0x5571381a7090_0 .net "c2", 0 0, L_0x5571381af1b0;  1 drivers
v0x5571381a71a0_0 .net "f", 0 0, L_0x5571381af040;  alias, 1 drivers
v0x5571381a7260_0 .net "out", 0 0, L_0x5571381af350;  alias, 1 drivers
S_0x5571381a80d0 .scope module, "g2" "flip_flop" 3 35, 3 20 0, S_0x55713817fa80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "f"
    .port_info 3 /INPUT 1 "reset"
L_0x5571381af5c0 .functor NOT 1, v0x5571381ae330_0, C4<0>, C4<0>, C4<0>;
L_0x5571381af670 .functor NOT 1, L_0x5571381b04c0, C4<0>, C4<0>, C4<0>;
v0x5571381aa950_0 .net "a", 0 0, L_0x5571381b0730;  1 drivers
v0x5571381aa9f0_0 .net "c1", 0 0, L_0x5571381af5c0;  1 drivers
v0x5571381aaac0_0 .net "c2", 0 0, L_0x5571381afe40;  1 drivers
v0x5571381aabe0_0 .net "c3", 0 0, L_0x5571381b04c0;  1 drivers
v0x5571381aacd0_0 .net "f", 0 0, v0x5571381ae330_0;  alias, 1 drivers
v0x5571381aadc0_0 .net8 "out", 0 0, RS_0x7f94ce9d9eb8;  2 drivers
v0x5571381aae60_0 .net "reset", 0 0, v0x5571381ae490_0;  alias, 1 drivers
S_0x5571381a8310 .scope module, "g1" "latch" 3 25, 3 11 0, S_0x5571381a80d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "out2"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "f"
    .port_info 4 /INPUT 1 "reset"
L_0x5571381af750 .functor AND 1, L_0x5571381b0730, L_0x5571381af880, C4<1>, C4<1>;
L_0x7f94ce990060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5571381af880 .functor NOT 1, L_0x7f94ce990060, C4<0>, C4<0>, C4<0>;
L_0x5571381af960 .functor OR 1, L_0x5571381af5c0, L_0x7f94ce990060, C4<0>, C4<0>;
L_0x5571381afe40 .functor NOT 1, L_0x5571381afd30, C4<0>, C4<0>, C4<0>;
L_0x5571381afeb0 .functor NOT 1, L_0x5571381afe40, C4<0>, C4<0>, C4<0>;
v0x5571381a8e60_0 .net *"_s1", 0 0, L_0x5571381af880;  1 drivers
v0x5571381a8f60_0 .net "a", 0 0, L_0x5571381b0730;  alias, 1 drivers
v0x5571381a9020_0 .net "c0", 0 0, L_0x5571381af960;  1 drivers
v0x5571381a90f0_0 .net "c1", 0 0, L_0x5571381af750;  1 drivers
v0x5571381a91c0_0 .net "c2", 0 0, L_0x5571381afeb0;  1 drivers
v0x5571381a92b0_0 .net "f", 0 0, L_0x5571381af5c0;  alias, 1 drivers
v0x5571381a9350_0 .net "out", 0 0, L_0x5571381afd30;  1 drivers
v0x5571381a9420_0 .net "out2", 0 0, L_0x5571381afe40;  alias, 1 drivers
v0x5571381a94c0_0 .net "reset", 0 0, L_0x7f94ce990060;  1 drivers
S_0x5571381a8590 .scope module, "g1" "mux" 3 15, 3 1 0, S_0x5571381a8310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "f"
L_0x5571381afa70 .functor AND 1, L_0x5571381af750, L_0x5571381af960, C4<1>, C4<1>;
L_0x5571381afb00 .functor AND 1, L_0x5571381afeb0, L_0x5571381afbe0, C4<1>, C4<1>;
L_0x5571381afbe0 .functor NOT 1, L_0x5571381af960, C4<0>, C4<0>, C4<0>;
L_0x5571381afd30 .functor OR 1, L_0x5571381afa70, L_0x5571381afb00, C4<0>, C4<0>;
v0x5571381a8800_0 .net *"_s2", 0 0, L_0x5571381afbe0;  1 drivers
v0x5571381a8900_0 .net "a", 0 0, L_0x5571381af750;  alias, 1 drivers
v0x5571381a89c0_0 .net "b", 0 0, L_0x5571381afeb0;  alias, 1 drivers
v0x5571381a8a90_0 .net "c1", 0 0, L_0x5571381afa70;  1 drivers
v0x5571381a8b50_0 .net "c2", 0 0, L_0x5571381afb00;  1 drivers
v0x5571381a8c60_0 .net "f", 0 0, L_0x5571381af960;  alias, 1 drivers
v0x5571381a8d20_0 .net "out", 0 0, L_0x5571381afd30;  alias, 1 drivers
S_0x5571381a9680 .scope module, "g2" "latch" 3 26, 3 11 0, S_0x5571381a80d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "out2"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "f"
    .port_info 4 /INPUT 1 "reset"
L_0x5571381affd0 .functor AND 1, L_0x5571381afe40, L_0x5571381b0040, C4<1>, C4<1>;
L_0x5571381b0040 .functor NOT 1, v0x5571381ae490_0, C4<0>, C4<0>, C4<0>;
L_0x5571381b0120 .functor OR 1, v0x5571381ae330_0, v0x5571381ae490_0, C4<0>, C4<0>;
L_0x5571381b05c0 .functor NOT 1, L_0x5571381b04c0, C4<0>, C4<0>, C4<0>;
L_0x5571381b0630 .functor NOT 1, RS_0x7f94ce9d9eb8, C4<0>, C4<0>, C4<0>;
v0x5571381aa170_0 .net *"_s1", 0 0, L_0x5571381b0040;  1 drivers
v0x5571381aa270_0 .net "a", 0 0, L_0x5571381afe40;  alias, 1 drivers
v0x5571381aa330_0 .net "c0", 0 0, L_0x5571381b0120;  1 drivers
v0x5571381aa430_0 .net "c1", 0 0, L_0x5571381affd0;  1 drivers
v0x5571381aa500_0 .net "c2", 0 0, L_0x5571381b0630;  1 drivers
v0x5571381aa5f0_0 .net "f", 0 0, v0x5571381ae330_0;  alias, 1 drivers
v0x5571381aa6e0_0 .net "out", 0 0, L_0x5571381b04c0;  alias, 1 drivers
v0x5571381aa780_0 .net8 "out2", 0 0, RS_0x7f94ce9d9eb8;  alias, 2 drivers
v0x5571381aa820_0 .net "reset", 0 0, v0x5571381ae490_0;  alias, 1 drivers
S_0x5571381a98a0 .scope module, "g1" "mux" 3 15, 3 1 0, S_0x5571381a9680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "f"
L_0x5571381b0200 .functor AND 1, L_0x5571381affd0, L_0x5571381b0120, C4<1>, C4<1>;
L_0x5571381b0290 .functor AND 1, L_0x5571381b0630, L_0x5571381b0370, C4<1>, C4<1>;
L_0x5571381b0370 .functor NOT 1, L_0x5571381b0120, C4<0>, C4<0>, C4<0>;
L_0x5571381b04c0 .functor OR 1, L_0x5571381b0200, L_0x5571381b0290, C4<0>, C4<0>;
v0x5571381a9b10_0 .net *"_s2", 0 0, L_0x5571381b0370;  1 drivers
v0x5571381a9c10_0 .net "a", 0 0, L_0x5571381affd0;  alias, 1 drivers
v0x5571381a9cd0_0 .net "b", 0 0, L_0x5571381b0630;  alias, 1 drivers
v0x5571381a9da0_0 .net "c1", 0 0, L_0x5571381b0200;  1 drivers
v0x5571381a9e60_0 .net "c2", 0 0, L_0x5571381b0290;  1 drivers
v0x5571381a9f70_0 .net "f", 0 0, L_0x5571381b0120;  alias, 1 drivers
v0x5571381aa030_0 .net "out", 0 0, L_0x5571381b04c0;  alias, 1 drivers
S_0x5571381aaf00 .scope module, "g3" "flip_flop" 3 36, 3 20 0, S_0x55713817fa80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "f"
    .port_info 3 /INPUT 1 "reset"
L_0x5571381b07f0 .functor NOT 1, v0x5571381ae330_0, C4<0>, C4<0>, C4<0>;
L_0x5571381b08f0 .functor NOT 1, L_0x5571381b1720, C4<0>, C4<0>, C4<0>;
v0x5571381ad8d0_0 .net "a", 0 0, L_0x5571381b1a30;  1 drivers
v0x5571381ad970_0 .net "c1", 0 0, L_0x5571381b07f0;  1 drivers
v0x5571381ada40_0 .net "c2", 0 0, L_0x5571381b10c0;  1 drivers
v0x5571381adb10_0 .net "c3", 0 0, L_0x5571381b1720;  1 drivers
v0x5571381adbb0_0 .net "f", 0 0, v0x5571381ae330_0;  alias, 1 drivers
v0x5571381adc50_0 .net8 "out", 0 0, RS_0x7f94ce9da6c8;  2 drivers
v0x5571381adcf0_0 .net "reset", 0 0, v0x5571381ae490_0;  alias, 1 drivers
S_0x5571381ab140 .scope module, "g1" "latch" 3 25, 3 11 0, S_0x5571381aaf00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "out2"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "f"
    .port_info 4 /INPUT 1 "reset"
L_0x5571381b09d0 .functor AND 1, L_0x5571381b1a30, L_0x5571381b0b00, C4<1>, C4<1>;
L_0x7f94ce9900a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5571381b0b00 .functor NOT 1, L_0x7f94ce9900a8, C4<0>, C4<0>, C4<0>;
L_0x5571381b0be0 .functor OR 1, L_0x5571381b07f0, L_0x7f94ce9900a8, C4<0>, C4<0>;
L_0x5571381b10c0 .functor NOT 1, L_0x5571381b0fb0, C4<0>, C4<0>, C4<0>;
L_0x5571381b1130 .functor NOT 1, L_0x5571381b10c0, C4<0>, C4<0>, C4<0>;
v0x5571381abcb0_0 .net *"_s1", 0 0, L_0x5571381b0b00;  1 drivers
v0x5571381abdb0_0 .net "a", 0 0, L_0x5571381b1a30;  alias, 1 drivers
v0x5571381abe70_0 .net "c0", 0 0, L_0x5571381b0be0;  1 drivers
v0x5571381abf40_0 .net "c1", 0 0, L_0x5571381b09d0;  1 drivers
v0x5571381ac010_0 .net "c2", 0 0, L_0x5571381b1130;  1 drivers
v0x5571381ac100_0 .net "f", 0 0, L_0x5571381b07f0;  alias, 1 drivers
v0x5571381ac1a0_0 .net "out", 0 0, L_0x5571381b0fb0;  1 drivers
v0x5571381ac270_0 .net "out2", 0 0, L_0x5571381b10c0;  alias, 1 drivers
v0x5571381ac310_0 .net "reset", 0 0, L_0x7f94ce9900a8;  1 drivers
S_0x5571381ab3c0 .scope module, "g1" "mux" 3 15, 3 1 0, S_0x5571381ab140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "f"
L_0x5571381b0cf0 .functor AND 1, L_0x5571381b09d0, L_0x5571381b0be0, C4<1>, C4<1>;
L_0x5571381b0d80 .functor AND 1, L_0x5571381b1130, L_0x5571381b0e60, C4<1>, C4<1>;
L_0x5571381b0e60 .functor NOT 1, L_0x5571381b0be0, C4<0>, C4<0>, C4<0>;
L_0x5571381b0fb0 .functor OR 1, L_0x5571381b0cf0, L_0x5571381b0d80, C4<0>, C4<0>;
v0x5571381ab650_0 .net *"_s2", 0 0, L_0x5571381b0e60;  1 drivers
v0x5571381ab750_0 .net "a", 0 0, L_0x5571381b09d0;  alias, 1 drivers
v0x5571381ab810_0 .net "b", 0 0, L_0x5571381b1130;  alias, 1 drivers
v0x5571381ab8e0_0 .net "c1", 0 0, L_0x5571381b0cf0;  1 drivers
v0x5571381ab9a0_0 .net "c2", 0 0, L_0x5571381b0d80;  1 drivers
v0x5571381abab0_0 .net "f", 0 0, L_0x5571381b0be0;  alias, 1 drivers
v0x5571381abb70_0 .net "out", 0 0, L_0x5571381b0fb0;  alias, 1 drivers
S_0x5571381ac4d0 .scope module, "g2" "latch" 3 26, 3 11 0, S_0x5571381aaf00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "out2"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "f"
    .port_info 4 /INPUT 1 "reset"
L_0x5571381b1230 .functor AND 1, L_0x5571381b10c0, L_0x5571381b12a0, C4<1>, C4<1>;
L_0x5571381b12a0 .functor NOT 1, v0x5571381ae490_0, C4<0>, C4<0>, C4<0>;
L_0x5571381b1380 .functor OR 1, v0x5571381ae330_0, v0x5571381ae490_0, C4<0>, C4<0>;
L_0x5571381b1820 .functor NOT 1, L_0x5571381b1720, C4<0>, C4<0>, C4<0>;
L_0x5571381b1890 .functor NOT 1, RS_0x7f94ce9da6c8, C4<0>, C4<0>, C4<0>;
v0x5571381acfc0_0 .net *"_s1", 0 0, L_0x5571381b12a0;  1 drivers
v0x5571381ad0c0_0 .net "a", 0 0, L_0x5571381b10c0;  alias, 1 drivers
v0x5571381ad180_0 .net "c0", 0 0, L_0x5571381b1380;  1 drivers
v0x5571381ad280_0 .net "c1", 0 0, L_0x5571381b1230;  1 drivers
v0x5571381ad350_0 .net "c2", 0 0, L_0x5571381b1890;  1 drivers
v0x5571381ad440_0 .net "f", 0 0, v0x5571381ae330_0;  alias, 1 drivers
v0x5571381ad570_0 .net "out", 0 0, L_0x5571381b1720;  alias, 1 drivers
v0x5571381ad640_0 .net8 "out2", 0 0, RS_0x7f94ce9da6c8;  alias, 2 drivers
v0x5571381ad6e0_0 .net "reset", 0 0, v0x5571381ae490_0;  alias, 1 drivers
S_0x5571381ac6f0 .scope module, "g1" "mux" 3 15, 3 1 0, S_0x5571381ac4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "f"
L_0x5571381b1460 .functor AND 1, L_0x5571381b1230, L_0x5571381b1380, C4<1>, C4<1>;
L_0x5571381b14f0 .functor AND 1, L_0x5571381b1890, L_0x5571381b15d0, C4<1>, C4<1>;
L_0x5571381b15d0 .functor NOT 1, L_0x5571381b1380, C4<0>, C4<0>, C4<0>;
L_0x5571381b1720 .functor OR 1, L_0x5571381b1460, L_0x5571381b14f0, C4<0>, C4<0>;
v0x5571381ac960_0 .net *"_s2", 0 0, L_0x5571381b15d0;  1 drivers
v0x5571381aca60_0 .net "a", 0 0, L_0x5571381b1230;  alias, 1 drivers
v0x5571381acb20_0 .net "b", 0 0, L_0x5571381b1890;  alias, 1 drivers
v0x5571381acbf0_0 .net "c1", 0 0, L_0x5571381b1460;  1 drivers
v0x5571381accb0_0 .net "c2", 0 0, L_0x5571381b14f0;  1 drivers
v0x5571381acdc0_0 .net "f", 0 0, L_0x5571381b1380;  alias, 1 drivers
v0x5571381ace80_0 .net "out", 0 0, L_0x5571381b1720;  alias, 1 drivers
    .scope S_0x55713817cd00;
T_0 ;
    %vpi_call 2 10 "$dumpfile", "test_pseudo_random.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55713817cd00 {0 0 0};
    %vpi_call 2 13 "$display", "\012test pseudo_random\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571381ae490_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571381ae490_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571381ae490_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571381ae330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571381ae490_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571381ae490_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55713817cd00;
T_1 ;
    %wait E_0x55713815cdc0;
    %vpi_call 2 67 "$display", "<posedge>  clk_pseudo_random = %b   out_pseudo_random = %b   reset_pseudo_random = %b", v0x5571381ae330_0, v0x5571381ae3d0_0, v0x5571381ae490_0 {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_0x55713817cd00;
T_2 ;
    %wait E_0x55713815d4a0;
    %vpi_call 2 71 "$display", "<reset>  clk_pseudo_random = %b   out_pseudo_random = %b   reset_pseudo_random = %b", v0x5571381ae330_0, v0x5571381ae3d0_0, v0x5571381ae490_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "pseudo_random_tb.vt";
    "pseudo_random.v";
