-- VHDL for IBM SMS ALD page 11.10.02.1
-- Title: 1*LOGIC GATE RING CLK PULSES-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 5/12/2022 1:56:50 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_11_10_02_1_1_LOGIC_GATE_RING_CLK_PULSES_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_OSCILLATOR:	 in STD_LOGIC;
		PS_OSCILLATOR_DELAYED:	 in STD_LOGIC;
		PS_1401_STOP_AND_WAIT:	 in STD_LOGIC;
		PS_1401_COND_TEST_OP_CODE:	 in STD_LOGIC;
		PS_I_RING_9_TIME:	 in STD_LOGIC;
		PS_B_CH_WM_BIT_1:	 in STD_LOGIC;
		PS_LOGIC_GATE_E_1:	 in STD_LOGIC;
		PS_STOP_LATCH:	 in STD_LOGIC;
		MS_F_CH_IN_PROCESS:	 in STD_LOGIC;
		MS_E_CH_IN_PROCESS:	 in STD_LOGIC;
		MS_MASTER_ERROR:	 in STD_LOGIC;
		PS_1ST_CLOCK_PULSE_1:	 out STD_LOGIC;
		PS_1ST_CLOCK_PULSE_PRIME:	 out STD_LOGIC;
		PS_2ND_CLOCK_PULSE_1:	 out STD_LOGIC;
		PS_2ND_CLOCK_PULSE_2:	 out STD_LOGIC;
		PS_STOPPED_DOT_NOT_IN_PROCESS:	 out STD_LOGIC;
		PS_CLOCK_STOPPED_STAR_AUTS_STAR:	 out STD_LOGIC;
		PS_CLOCK_STOPPED:	 out STD_LOGIC;
		MS_CLOCK_STOPPED:	 out STD_LOGIC;
		LAMP_15A1K24:	 out STD_LOGIC);
end ALD_11_10_02_1_1_LOGIC_GATE_RING_CLK_PULSES_ACC;

architecture behavioral of ALD_11_10_02_1_1_LOGIC_GATE_RING_CLK_PULSES_ACC is 

	signal OUT_3A_F: STD_LOGIC;
	signal OUT_3A_B: STD_LOGIC;
	signal OUT_2A_D: STD_LOGIC;
	signal OUT_1A_H: STD_LOGIC;
	signal OUT_2B_C: STD_LOGIC;
	signal OUT_5C_G: STD_LOGIC;
	signal OUT_4C_G: STD_LOGIC;
	signal OUT_1C_G: STD_LOGIC;
	signal OUT_4D_K: STD_LOGIC;
	signal OUT_3D_D: STD_LOGIC;
	signal OUT_4E_P: STD_LOGIC;
	signal OUT_3E_G: STD_LOGIC;
	signal OUT_4H_G: STD_LOGIC;
	signal OUT_3H_F: STD_LOGIC;
	signal OUT_3H_F_Latch: STD_LOGIC;
	signal OUT_2H_R: STD_LOGIC;
	signal OUT_2I_C: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;
	signal OUT_DOT_4D: STD_LOGIC;

begin


	SMS_DEY_3A: entity SMS_DEY
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON => '1',	-- Pin K
		ACSET => PS_OSCILLATOR,	-- Pin H
		GATEOFF => '1',	-- Pin E
		ACRESET => PS_OSCILLATOR_DELAYED,	-- Pin A
		DCRFORCE => OUT_3D_D,	-- Pin T
		OUTON => OUT_3A_F,
		OUTOFF => OUT_3A_B,
		GROUND => OPEN,
		DCSFORCE => OPEN,
		DCRESET => OPEN );

	OUT_2A_D <= NOT OUT_3A_F;
	OUT_1A_H <= OUT_2A_D;
	OUT_2B_C <= NOT OUT_3A_B;
	OUT_5C_G <= NOT(OUT_2A_D AND PS_1401_COND_TEST_OP_CODE AND PS_I_RING_9_TIME );
	OUT_4C_G <= NOT(PS_B_CH_WM_BIT_1 AND PS_1401_STOP_AND_WAIT AND PS_LOGIC_GATE_E_1 );
	OUT_1C_G <= OUT_2B_C;
	OUT_4D_K <= NOT(PS_STOP_LATCH AND MS_F_CH_IN_PROCESS );
	OUT_3D_D <= NOT(OUT_DOT_4C AND OUT_DOT_4D AND MS_MASTER_ERROR );
	OUT_4E_P <= NOT(OUT_2A_D AND MS_E_CH_IN_PROCESS );
	OUT_3E_G <= NOT(OUT_DOT_4D );
	OUT_4H_G <= NOT(OUT_DOT_4D AND MS_MASTER_ERROR );
	OUT_3H_F_Latch <= NOT OUT_4H_G;
	OUT_2H_R <= NOT OUT_3H_F;
	OUT_2I_C <= NOT OUT_3H_F;
	LAMP_15A1K24 <= OUT_2I_C;
	OUT_DOT_4C <= OUT_5C_G OR OUT_4C_G;
	OUT_DOT_4D <= OUT_4D_K OR OUT_4E_P;

	PS_1ST_CLOCK_PULSE_PRIME <= OUT_2A_D;
	PS_1ST_CLOCK_PULSE_1 <= OUT_1A_H;
	PS_2ND_CLOCK_PULSE_1 <= OUT_2B_C;
	PS_2ND_CLOCK_PULSE_2 <= OUT_1C_G;
	PS_STOPPED_DOT_NOT_IN_PROCESS <= OUT_3E_G;
	MS_CLOCK_STOPPED <= OUT_3H_F;
	PS_CLOCK_STOPPED <= OUT_2H_R;
	PS_CLOCK_STOPPED_STAR_AUTS_STAR <= OUT_2H_R;

	Latch_3H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3H_F_Latch,
		Q => OUT_3H_F,
		QBar => OPEN );


end;
