
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.094483                       # Number of seconds simulated
sim_ticks                                 94482948000                       # Number of ticks simulated
final_tick                                94482948000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 934589                       # Simulator instruction rate (inst/s)
host_op_rate                                  1540178                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1984790387                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660180                       # Number of bytes of host memory used
host_seconds                                    47.60                       # Real time elapsed on the host
sim_insts                                    44489695                       # Number of instructions simulated
sim_ops                                      73317824                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  94482948000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1379008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1401536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1208064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1208064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            21547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         18876                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18876                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             238435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           14595311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              14833745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        238435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           238435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        12786053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12786053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        12786053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            238435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          14595311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             27619799                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  94482948000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  94482948000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877738                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816528                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  94482948000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  94482948000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59516880                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     94482948000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        188965896                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44489695                       # Number of instructions committed
system.cpu.committedOps                      73317824                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72795900                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232450                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72795900                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691523                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63586393                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636605                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933065                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694261                       # number of memory refs
system.cpu.num_load_insts                    20877733                       # Number of load instructions
system.cpu.num_store_insts                    5816528                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  188965896                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574734                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45443759     61.98%     62.22% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.22% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.59% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.48%     92.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.93%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73317824                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  94482948000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.003453                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694266                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             36896                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            723.500271                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1015.003453                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.991214                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991214                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          477                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          487                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53425428                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53425428                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  94482948000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20847436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20847436                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5802111                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5802111                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26649547                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26649547                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26649547                       # number of overall hits
system.cpu.dcache.overall_hits::total        26649547                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        30302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30302                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14417                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14417                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        44719                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          44719                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        44719                       # number of overall misses
system.cpu.dcache.overall_misses::total         44719                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   6600126000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6600126000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1653632500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1653632500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   8253758500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8253758500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   8253758500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8253758500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694266                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694266                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694266                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694266                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001451                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002479                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002479                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001675                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001675                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001675                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001675                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 217811.563593                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 217811.563593                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 114700.180343                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 114700.180343                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 184569.388850                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 184569.388850                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 184569.388850                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 184569.388850                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        33703                       # number of writebacks
system.cpu.dcache.writebacks::total             33703                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        30302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30302                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14417                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14417                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        44719                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44719                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        44719                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44719                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6569824000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6569824000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1639215500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1639215500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   8209039500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8209039500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   8209039500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8209039500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002479                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002479                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001675                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001675                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001675                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001675                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 216811.563593                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 216811.563593                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 113700.180343                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 113700.180343                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 183569.388850                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 183569.388850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 183569.388850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 183569.388850                       # average overall mshr miss latency
system.cpu.dcache.replacements                  35872                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  94482948000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  94482948000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  94482948000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.296997                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59516880                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          169082.045455                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.296997                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545502                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545502                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119034112                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119034112                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  94482948000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59516528                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59516528                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59516528                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59516528                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59516528                       # number of overall hits
system.cpu.icache.overall_hits::total        59516528                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     63119000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63119000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     63119000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63119000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     63119000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63119000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59516880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59516880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59516880                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59516880                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59516880                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59516880                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 179315.340909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 179315.340909                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 179315.340909                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 179315.340909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 179315.340909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 179315.340909                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           43                       # number of writebacks
system.cpu.icache.writebacks::total                43                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     62767000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62767000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     62767000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62767000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     62767000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62767000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 178315.340909                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 178315.340909                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 178315.340909                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 178315.340909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 178315.340909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 178315.340909                       # average overall mshr miss latency
system.cpu.icache.replacements                     43                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  94482948000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  94482948000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  94482948000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1020.168022                       # Cycle average of tags in use
system.l2.tags.total_refs                       78713                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62065                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.268235                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      643.932378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          4.683004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        371.552640                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.628840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.362844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996258                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          602                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    709953                       # Number of tag accesses
system.l2.tags.data_accesses                   709953                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  94482948000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        33703                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            33703                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           43                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               43                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              7629                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 7629                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                 97                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    97                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data           5726                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5726                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                  5823                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5823                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                 5823                       # number of overall hits
system.l2.overall_hits::total                    5823                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data             194                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                194                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             6497                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6497                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              352                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        24576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           24576                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               31073                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31425                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                352                       # number of overall misses
system.l2.overall_misses::cpu.data              31073                       # number of overall misses
system.l2.overall_misses::total                 31425                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1529192000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1529192000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     62236000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62236000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   6464248000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6464248000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      62236000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    7993440000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8055676000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     62236000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   7993440000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8055676000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        33703                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        33703                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           43                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           43                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          7823                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7823                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        30302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             36896                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                37248                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            36896                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               37248                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.024799                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.024799                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.985290                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.985290                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.811036                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.811036                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.842178                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.843669                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.842178                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.843669                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 235368.939511                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 235368.939511                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 176806.818182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 176806.818182                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 263030.924479                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 263030.924479                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 176806.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 257247.127731                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 256346.093874                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 176806.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 257247.127731                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 256346.093874                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                28623                       # number of writebacks
system.l2.writebacks::total                     28623                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         2079                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2079                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data          194                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           194                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6497                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        24576                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        24576                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          31073                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31425                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         31073                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31425                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data      5335000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5335000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1464222000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1464222000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     58716000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58716000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   6218488000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6218488000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     58716000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   7682710000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7741426000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     58716000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   7682710000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7741426000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.024799                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.024799                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.985290                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.985290                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.811036                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.811036                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.842178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.843669                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.842178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.843669                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        27500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        27500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 225368.939511                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 225368.939511                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 166806.818182                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 166806.818182                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 253030.924479                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 253030.924479                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 166806.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 247247.127731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 246346.093874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 166806.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 247247.127731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 246346.093874                       # average overall mshr miss latency
system.l2.replacements                          61041                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  94482948000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2021.537165                       # Cycle average of tags in use
system.l3.tags.total_refs                       62038                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     42382                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.463782                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1189.685061                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         11.055698                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        820.796407                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.580901                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.005398                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.400779                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.987079                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         1867                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   1040878                       # Number of tag accesses
system.l3.tags.data_accesses                  1040878                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  94482948000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        28623                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            28623                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu.data               194                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                  194                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                 67                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    67                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           9459                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              9459                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  9526                       # number of demand (read+write) hits
system.l3.demand_hits::total                     9526                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 9526                       # number of overall hits
system.l3.overall_hits::total                    9526                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6430                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6430                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          352                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        15117                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           15469                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               21547                       # number of demand (read+write) misses
system.l3.demand_misses::total                  21899                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                352                       # number of overall misses
system.l3.overall_misses::cpu.data              21547                       # number of overall misses
system.l3.overall_misses::total                 21899                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1391649500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1391649500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     54844000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   5792078500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   5846922500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      54844000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    7183728000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       7238572000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     54844000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   7183728000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      7238572000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        28623                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        28623                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data           194                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total              194                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6497                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6497                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        24576                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         24928                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             31073                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                31425                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            31073                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               31425                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989688                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989688                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.615112                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.620547                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.693432                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.696866                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.693432                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.696866                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 216430.715397                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 216430.715397                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 155806.818182                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 383149.996692                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 377976.759972                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 155806.818182                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 333398.060055                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 330543.495137                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 155806.818182                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 333398.060055                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 330543.495137                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                18876                       # number of writebacks
system.l3.writebacks::total                     18876                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          368                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           368                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6430                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6430                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          352                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        15117                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        15469                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          21547                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             21899                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         21547                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            21899                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1288769500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1288769500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     49212000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   5550206500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   5599418500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     49212000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   6838976000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   6888188000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     49212000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   6838976000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   6888188000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989688                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989688                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.615112                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.620547                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.693432                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.696866                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.693432                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.696866                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 200430.715397                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 200430.715397                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 139806.818182                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 367149.996692                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 361976.759972                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 139806.818182                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 317398.060055                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 314543.495137                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 139806.818182                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 317398.060055                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 314543.495137                       # average overall mshr miss latency
system.l3.replacements                          40334                       # number of replacements
system.membus.snoop_filter.tot_requests         42594                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        20695                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  94482948000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15469                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18876                       # Transaction distribution
system.membus.trans_dist::CleanEvict              565                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6430                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6430                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15469                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        63239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        63239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  63239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      2609600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      2609600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2609600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             21899                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   21899    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               21899                       # Request fanout histogram
system.membus.reqLayer2.occupancy           118101500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          109498500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        80986                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        43738                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          45406                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        45406                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  94482948000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             30654                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        81202                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           43                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           56045                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7823                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           7823                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6594                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6594                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           352                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30302                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       125310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                126057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4518336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4543616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          101375                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3039936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           146446                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.310053                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.462517                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 101040     68.99%     68.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  45406     31.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             146446                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           74239000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          59255500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  94482948000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             24928                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        47499                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           23622                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq             194                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp            194                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6497                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6497                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        24928                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        94025                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      3843072                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           40334                       # Total snoops (count)
system.tol3bus.snoopTraffic                   1208064                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           102740                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.392583                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.488328                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  62406     60.74%     60.74% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  40334     39.26%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             102740                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           59826000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          47234500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
