<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v</a>
time_elapsed: 0.004s
ram usage: 9952 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld -e v2k_reg <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v</a>
warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:4</a>:9-10:
   | 
   | reg a = 0;
   |         ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:4</a>:9-10:
   | 
   | reg a = 0;
   |         ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:4</a>:9-10:
   | 
   | reg a = 0;
   |         ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:4</a>:9-10:
   | 
   | reg a = 0;
   |         ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:4</a>:9-10:
   | 
   | reg a = 0;
   |         ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:4</a>:9-10:
   | 
   | reg a = 0;
   |         ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:4</a>:9-10:
   | 
   | reg a = 0;
   |         ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:4</a>:9-10:
   | 
   | reg a = 0;
   |         ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:7</a>:15-16:
   | 
   | reg b, c, d = 0;
   |               ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:7</a>:15-16:
   | 
   | reg b, c, d = 0;
   |               ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:7</a>:15-16:
   | 
   | reg b, c, d = 0;
   |               ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:7</a>:15-16:
   | 
   | reg b, c, d = 0;
   |               ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:7</a>:15-16:
   | 
   | reg b, c, d = 0;
   |               ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:7</a>:15-16:
   | 
   | reg b, c, d = 0;
   |               ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:7</a>:15-16:
   | 
   | reg b, c, d = 0;
   |               ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:7</a>:15-16:
   | 
   | reg b, c, d = 0;
   |               ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:10</a>:25-31:
   | 
   | reg signed [7:0] data = 8&#39;shF0;
   |                         ^^^^^^ 
   = note: Casts `8&#39;shF0` from `byte unsigned` to `logic [7:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:10</a>:25-31:
   | 
   | reg signed [7:0] data = 8&#39;shF0;
   |                         ^^^^^^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:10</a>:25-31:
   | 
   | reg signed [7:0] data = 8&#39;shF0;
   |                         ^^^^^^ 
   = note: Casts `8&#39;shF0` from `byte` to `byte unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v:10</a>:25-31:
   | 
   | reg signed [7:0] data = 8&#39;shF0;
   |                         ^^^^^^ 

entity @v2k_reg () -&gt; () {
    halt
}

</pre>
</body>