# Reading F:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do mult4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying F:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied F:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/cmWork/FPGA/mult4 {E:/cmWork/FPGA/mult4/mult4.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:24:14 on Sep 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/cmWork/FPGA/mult4" E:/cmWork/FPGA/mult4/mult4.v 
# -- Compiling module mult4
# 
# Top level modules:
# 	mult4
# End time: 21:24:14 on Sep 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/cmWork/FPGA/mult4/simulation/modelsim {E:/cmWork/FPGA/mult4/simulation/modelsim/mult4_vlg_tst.vt}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:24:14 on Sep 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/cmWork/FPGA/mult4/simulation/modelsim" E:/cmWork/FPGA/mult4/simulation/modelsim/mult4_vlg_tst.vt 
# -- Compiling module mult4_vlg_tst
# 
# Top level modules:
# 	mult4_vlg_tst
# End time: 21:24:14 on Sep 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  mult4_vlg_tst
# vsim -gui "+altera" -l msim_transcript -do "mult4_run_msim_rtl_verilog.do" 
# Start time: 21:24:14 on Sep 07,2018
# Loading work.mult4_vlg_tst
# Loading work.mult4
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 800 ns
# Running testbench
# End time: 21:24:40 on Sep 07,2018, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
