Analysis & Synthesis report for mips_32
Mon Jul 05 14:41:59 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated
 17. Source assignments for cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_2e02:auto_generated
 18. Source assignments for cpu:cpu|reg_file_ram:rfr|port_ram1:r2|altsyncram:altsyncram_component|altsyncram_2e02:auto_generated
 19. Source assignments for data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Parameter Settings for User Entity Instance: inctructions:im|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: cpu:cpu|reg_file_ram:rfr|port_ram1:r2|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: data:dm|altsyncram:altsyncram_component
 25. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 26. Parameter Settings for Inferred Entity Instance: cpu:cpu|lpm_mult:Mult0
 27. Parameter Settings for Inferred Entity Instance: cpu:cpu|lpm_divide:Div0
 28. altsyncram Parameter Settings by Entity Instance
 29. lpm_mult Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "cpu:cpu|reg_file_ram:rfr"
 31. Port Connectivity Checks: "cpu:cpu"
 32. Signal Tap Logic Analyzer Settings
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Connections to In-System Debugging Instance "auto_signaltap_0"
 36. Analysis & Synthesis Messages
 37. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 05 14:41:58 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; mips_32                                     ;
; Top-level Entity Name              ; mips_32                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,885                                       ;
;     Total combinational functions  ; 3,438                                       ;
;     Dedicated logic registers      ; 3,430                                       ;
; Total registers                    ; 3430                                        ;
; Total pins                         ; 33                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 46,720                                      ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; mips_32            ; mips_32            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+
; reg_file_ram.v                                                     ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/mips_32/reg_file_ram.v                                                         ;             ;
; mips_32.v                                                          ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/mips_32/mips_32.v                                                              ;             ;
; inctructions.v                                                     ; yes             ; User Wizard-Generated File                   ; D:/QuartusProject/mips_32/inctructions.v                                                         ;             ;
; cpu.v                                                              ; yes             ; User Verilog HDL File                        ; D:/QuartusProject/mips_32/cpu.v                                                                  ;             ;
; port_ram1.v                                                        ; yes             ; User Wizard-Generated File                   ; D:/QuartusProject/mips_32/port_ram1.v                                                            ;             ;
; data.v                                                             ; yes             ; User Wizard-Generated File                   ; D:/QuartusProject/mips_32/data.v                                                                 ;             ;
; instructions.mif                                                   ; yes             ; User Memory Initialization File              ; D:/QuartusProject/mips_32/instructions.mif                                                       ;             ;
; data_32.mif                                                        ; yes             ; User Memory Initialization File              ; D:/QuartusProject/mips_32/data_32.mif                                                            ;             ;
; reg_file_ram_32.hex                                                ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/QuartusProject/mips_32/reg_file_ram_32.hex                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_2mv1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/mips_32/db/altsyncram_2mv1.tdf                                                 ;             ;
; db/altsyncram_2e02.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/mips_32/db/altsyncram_2e02.tdf                                                 ;             ;
; db/altsyncram_bnv1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/mips_32/db/altsyncram_bnv1.tdf                                                 ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;             ;
; db/altsyncram_g824.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/mips_32/db/altsyncram_g824.tdf                                                 ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                      ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/mips_32/db/mux_ssc.tdf                                                         ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                   ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/mips_32/db/decode_dvf.tdf                                                      ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;             ;
; db/cntr_9ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/mips_32/db/cntr_9ii.tdf                                                        ;             ;
; db/cmpr_ugc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/mips_32/db/cmpr_ugc.tdf                                                        ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/mips_32/db/cntr_i6j.tdf                                                        ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/mips_32/db/cntr_egi.tdf                                                        ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/mips_32/db/cmpr_qgc.tdf                                                        ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/mips_32/db/cntr_23j.tdf                                                        ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/mips_32/db/cmpr_ngc.tdf                                                        ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sld2d1f6d31/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/QuartusProject/mips_32/db/ip/sld2d1f6d31/alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/QuartusProject/mips_32/db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab.v                 ; alt_sld_fab ;
; db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/QuartusProject/mips_32/db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_ident.sv          ; alt_sld_fab ;
; db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/QuartusProject/mips_32/db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv       ; alt_sld_fab ;
; db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/QuartusProject/mips_32/db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd     ; alt_sld_fab ;
; db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/QuartusProject/mips_32/db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv       ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                      ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                      ;             ;
; db/mult_7dt.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/mips_32/db/mult_7dt.tdf                                                        ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                    ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                   ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc               ;             ;
; db/lpm_divide_hkm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/mips_32/db/lpm_divide_hkm.tdf                                                  ;             ;
; db/sign_div_unsign_9nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/mips_32/db/sign_div_unsign_9nh.tdf                                             ;             ;
; db/alt_u_div_6af.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/mips_32/db/alt_u_div_6af.tdf                                                   ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/mips_32/db/add_sub_7pc.tdf                                                     ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProject/mips_32/db/add_sub_8pc.tdf                                                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 5,885     ;
;                                             ;           ;
; Total combinational functions               ; 3438      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1816      ;
;     -- 3 input functions                    ; 1346      ;
;     -- <=2 input functions                  ; 276       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2709      ;
;     -- arithmetic mode                      ; 729       ;
;                                             ;           ;
; Total registers                             ; 3430      ;
;     -- Dedicated logic registers            ; 3430      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 33        ;
; Total memory bits                           ; 46720     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 6         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2606      ;
; Total fan-out                               ; 27013     ;
; Average fan-out                             ; 3.70      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |mips_32                                                                                                                                ; 3438 (1)            ; 3430 (0)                  ; 46720       ; 6            ; 0       ; 3         ; 33   ; 0            ; |mips_32                                                                                                                                                                                                                                                                                                                                            ; mips_32                           ; work         ;
;    |cpu:cpu|                                                                                                                            ; 2251 (1142)         ; 317 (317)                 ; 1024        ; 6            ; 0       ; 3         ; 0    ; 0            ; |mips_32|cpu:cpu                                                                                                                                                                                                                                                                                                                                    ; cpu                               ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 1081 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|cpu:cpu|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                    ; lpm_divide                        ; work         ;
;          |lpm_divide_hkm:auto_generated|                                                                                                ; 1081 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|cpu:cpu|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                                                                                                                                                                                                                                                      ; lpm_divide_hkm                    ; work         ;
;             |sign_div_unsign_9nh:divider|                                                                                               ; 1081 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|cpu:cpu|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                                          ; sign_div_unsign_9nh               ; work         ;
;                |alt_u_div_6af:divider|                                                                                                  ; 1081 (1080)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|cpu:cpu|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                                                                                                                                                                                                                                    ; alt_u_div_6af                     ; work         ;
;                   |add_sub_8pc:add_sub_1|                                                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|cpu:cpu|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                              ; add_sub_8pc                       ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |mips_32|cpu:cpu|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                     ; lpm_mult                          ; work         ;
;          |mult_7dt:auto_generated|                                                                                                      ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |mips_32|cpu:cpu|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                                                                                                             ; mult_7dt                          ; work         ;
;       |reg_file_ram:rfr|                                                                                                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|cpu:cpu|reg_file_ram:rfr                                                                                                                                                                                                                                                                                                                   ; reg_file_ram                      ; work         ;
;          |port_ram1:r1|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|cpu:cpu|reg_file_ram:rfr|port_ram1:r1                                                                                                                                                                                                                                                                                                      ; port_ram1                         ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                |altsyncram_2e02:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_2e02:auto_generated                                                                                                                                                                                                                                       ; altsyncram_2e02                   ; work         ;
;          |port_ram1:r2|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|cpu:cpu|reg_file_ram:rfr|port_ram1:r2                                                                                                                                                                                                                                                                                                      ; port_ram1                         ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|cpu:cpu|reg_file_ram:rfr|port_ram1:r2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                |altsyncram_2e02:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|cpu:cpu|reg_file_ram:rfr|port_ram1:r2|altsyncram:altsyncram_component|altsyncram_2e02:auto_generated                                                                                                                                                                                                                                       ; altsyncram_2e02                   ; work         ;
;    |data:dm|                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|data:dm                                                                                                                                                                                                                                                                                                                                    ; data                              ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|data:dm|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;          |altsyncram_bnv1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated                                                                                                                                                                                                                                                                     ; altsyncram_bnv1                   ; work         ;
;    |inctructions:im|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|inctructions:im                                                                                                                                                                                                                                                                                                                            ; inctructions                      ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|inctructions:im|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;          |altsyncram_2mv1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_2mv1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1061 (2)            ; 3023 (458)                ; 29312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1059 (0)            ; 2565 (0)                  ; 29312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1059 (89)           ; 2565 (990)                ; 29312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 29312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_g824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 29312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g824:auto_generated                                                                                                                                                 ; altsyncram_g824                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 537 (1)             ; 1161 (1)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 458 (0)             ; 1145 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 687 (687)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 458 (0)             ; 458 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 78 (78)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 296 (11)            ; 279 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_9ii:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_9ii:auto_generated                                                             ; cntr_9ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 229 (229)           ; 229 (229)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_32|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------+
; cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_2e02:auto_generated|ALTSYNCRAM                                                                                       ; M9K  ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; reg_file_ram_32.hex ;
; cpu:cpu|reg_file_ram:rfr|port_ram1:r2|altsyncram:altsyncram_component|altsyncram_2e02:auto_generated|ALTSYNCRAM                                                                                       ; M9K  ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; reg_file_ram_32.hex ;
; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|ALTSYNCRAM                                                                                                                     ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; data_32.mif         ;
; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|ALTSYNCRAM                                                                                                             ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; instructions.mif    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 229          ; 128          ; 229          ; 29312 ; None                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mips_32|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mips_32|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mips_32|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mips_32|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mips_32|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |mips_32|cpu:cpu|reg_file_ram:rfr|port_ram1:r1                                                                                                                                                                                                                               ; port_ram1.v     ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |mips_32|cpu:cpu|reg_file_ram:rfr|port_ram1:r2                                                                                                                                                                                                                               ; port_ram1.v     ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |mips_32|data:dm                                                                                                                                                                                                                                                             ; data.v          ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |mips_32|inctructions:im                                                                                                                                                                                                                                                     ; inctructions.v  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+-----------------------------------------------------+------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal    ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------+------------------------+
; cpu:cpu|alu_result[0]                               ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[1]                               ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[2]                               ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[3]                               ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[4]                               ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[5]                               ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[6]                               ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[7]                               ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[8]                               ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[9]                               ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[10]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[11]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[12]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[13]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[14]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[15]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[16]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[17]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[18]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[19]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[20]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[21]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[22]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[23]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[24]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[25]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[26]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[27]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[28]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[29]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[30]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_result[31]                              ; cpu:cpu|alu_result[10] ; yes                    ;
; cpu:cpu|alu_word[0]                                 ; cpu:cpu|r_opcode_E[24] ; yes                    ;
; cpu:cpu|alu_word[1]                                 ; cpu:cpu|r_opcode_E[24] ; yes                    ;
; cpu:cpu|alu_word[2]                                 ; cpu:cpu|r_opcode_E[24] ; yes                    ;
; cpu:cpu|alu_word[3]                                 ; cpu:cpu|r_opcode_E[24] ; yes                    ;
; cpu:cpu|alu_word[4]                                 ; cpu:cpu|r_opcode_E[24] ; yes                    ;
; cpu:cpu|alu_word[5]                                 ; cpu:cpu|r_opcode_E[24] ; yes                    ;
; cpu:cpu|alu_word[6]                                 ; cpu:cpu|r_opcode_E[24] ; yes                    ;
; cpu:cpu|alu_word[7]                                 ; cpu:cpu|r_opcode_E[24] ; yes                    ;
; cpu:cpu|alu_word[8]                                 ; cpu:cpu|r_opcode_E[24] ; yes                    ;
; cpu:cpu|alu_word[9]                                 ; cpu:cpu|r_opcode_E[24] ; yes                    ;
; cpu:cpu|alu_word[10]                                ; cpu:cpu|r_opcode_E[24] ; yes                    ;
; cpu:cpu|alu_word[11]                                ; cpu:cpu|r_opcode_E[24] ; yes                    ;
; Number of user-specified and inferred latches = 44  ;                        ;                        ;
+-----------------------------------------------------+------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; cpu:cpu|fb_addr_D[4..7]                ; Stuck at GND due to stuck port data_in ;
; cpu:cpu|rf_read_addr_1_D[4..7]         ; Stuck at GND due to stuck port data_in ;
; cpu:cpu|rf_read_addr_2_D[4..7]         ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 12 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3430  ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 74    ;
; Number of registers using Asynchronous Clear ; 1044  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 953   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |mips_32|cpu:cpu|ip[7]                   ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |mips_32|cpu:cpu|r_opcode_D[11]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mips_32|cpu:cpu|reg_write_data_dm_M[13] ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; No         ; |mips_32|cpu:cpu|rf_write_data[9]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mips_32|cpu:cpu|alu_comand[1]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mips_32|cpu:cpu|alu_dm                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mips_32|cpu:cpu|shift_code[0]           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |mips_32|cpu:cpu|rf_data_1[25]           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |mips_32|cpu:cpu|rf_data_2[2]            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |mips_32|cpu:cpu|Add1                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mips_32|cpu:cpu|Add1                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |mips_32|cpu:cpu|Add1                    ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |mips_32|cpu:cpu|Add1                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |mips_32|cpu:cpu|Add1                    ;
; 17:1               ; 8 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; No         ; |mips_32|cpu:cpu|alu_result[13]          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; No         ; |mips_32|cpu:cpu|alu_result[18]          ;
; 18:1               ; 4 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |mips_32|cpu:cpu|alu_result[6]           ;
; 18:1               ; 4 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |mips_32|cpu:cpu|alu_result[26]          ;
; 19:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |mips_32|cpu:cpu|alu_result[29]          ;
; 19:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |mips_32|cpu:cpu|alu_result[2]           ;
; 20:1               ; 2 bits    ; 26 LEs        ; 20 LEs               ; 6 LEs                  ; No         ; |mips_32|cpu:cpu|alu_result[31]          ;
; 20:1               ; 2 bits    ; 26 LEs        ; 20 LEs               ; 6 LEs                  ; No         ; |mips_32|cpu:cpu|alu_result[0]           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_2e02:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu|reg_file_ram:rfr|port_ram1:r2|altsyncram:altsyncram_component|altsyncram_2e02:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inctructions:im|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                   ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                   ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; instructions.mif     ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_2mv1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                         ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                         ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; reg_file_ram_32.hex  ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_2e02      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|reg_file_ram:rfr|port_ram1:r2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                         ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                         ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; reg_file_ram_32.hex  ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_2e02      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data:dm|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 32                   ; Signed Integer           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 32                   ; Signed Integer           ;
; WIDTHAD_B                          ; 8                    ; Signed Integer           ;
; NUMWORDS_B                         ; 256                  ; Signed Integer           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                  ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; data_32.mif          ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_bnv1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 229                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 229                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 708                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 229                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu|lpm_mult:Mult0             ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                        ;
; LPM_WIDTHD             ; 32             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                     ;
; Entity Instance                           ; inctructions:im|altsyncram:altsyncram_component                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                              ;
; Entity Instance                           ; cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 16                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 16                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                              ;
; Entity Instance                           ; cpu:cpu|reg_file_ram:rfr|port_ram1:r2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 16                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 16                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                              ;
; Entity Instance                           ; data:dm|altsyncram:altsyncram_component                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                 ;
+---------------------------------------+------------------------+
; Name                                  ; Value                  ;
+---------------------------------------+------------------------+
; Number of entity instances            ; 1                      ;
; Entity Instance                       ; cpu:cpu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                     ;
;     -- LPM_WIDTHB                     ; 32                     ;
;     -- LPM_WIDTHP                     ; 64                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                     ;
;     -- USE_EAB                        ; OFF                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                     ;
+---------------------------------------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|reg_file_ram:rfr" ;
+--------+-------+----------+--------------------------+
; Port   ; Type  ; Severity ; Details                  ;
+--------+-------+----------+--------------------------+
; rden_2 ; Input ; Info     ; Stuck at VCC             ;
+--------+-------+----------+--------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "cpu:cpu"     ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; reset ; Input ; Info     ; Stuck at GND ;
+-------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 229                 ; 229              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 262                         ;
; cycloneiii_ff         ; 317                         ;
;     SLD               ; 8                           ;
;     plain             ; 309                         ;
; cycloneiii_lcell_comb ; 2252                        ;
;     arith             ; 652                         ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 645                         ;
;     normal            ; 1600                        ;
;         0 data inputs ; 31                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 98                          ;
;         3 data inputs ; 357                         ;
;         4 data inputs ; 1113                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 124.50                      ;
; Average LUT depth     ; 62.41                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:22     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------+---------+
; Name                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                      ; Details ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------+---------+
; clk                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                                    ; N/A     ;
; cpu:cpu|address[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|ip[0]                                                                          ; N/A     ;
; cpu:cpu|address[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|ip[0]                                                                          ; N/A     ;
; cpu:cpu|address[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|ip[1]                                                                          ; N/A     ;
; cpu:cpu|address[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|ip[1]                                                                          ; N/A     ;
; cpu:cpu|address[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|ip[2]                                                                          ; N/A     ;
; cpu:cpu|address[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|ip[2]                                                                          ; N/A     ;
; cpu:cpu|address[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|ip[3]                                                                          ; N/A     ;
; cpu:cpu|address[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|ip[3]                                                                          ; N/A     ;
; cpu:cpu|address[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|ip[4]                                                                          ; N/A     ;
; cpu:cpu|address[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|ip[4]                                                                          ; N/A     ;
; cpu:cpu|address[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|ip[5]                                                                          ; N/A     ;
; cpu:cpu|address[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|ip[5]                                                                          ; N/A     ;
; cpu:cpu|address[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|ip[6]                                                                          ; N/A     ;
; cpu:cpu|address[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|ip[6]                                                                          ; N/A     ;
; cpu:cpu|address[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|ip[7]                                                                          ; N/A     ;
; cpu:cpu|address[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|ip[7]                                                                          ; N/A     ;
; cpu:cpu|command[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[0]  ; N/A     ;
; cpu:cpu|command[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[0]  ; N/A     ;
; cpu:cpu|command[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[10] ; N/A     ;
; cpu:cpu|command[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[10] ; N/A     ;
; cpu:cpu|command[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[11] ; N/A     ;
; cpu:cpu|command[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[11] ; N/A     ;
; cpu:cpu|command[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[12] ; N/A     ;
; cpu:cpu|command[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[12] ; N/A     ;
; cpu:cpu|command[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[13] ; N/A     ;
; cpu:cpu|command[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[13] ; N/A     ;
; cpu:cpu|command[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[14] ; N/A     ;
; cpu:cpu|command[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[14] ; N/A     ;
; cpu:cpu|command[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[15] ; N/A     ;
; cpu:cpu|command[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[15] ; N/A     ;
; cpu:cpu|command[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[16] ; N/A     ;
; cpu:cpu|command[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[16] ; N/A     ;
; cpu:cpu|command[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[17] ; N/A     ;
; cpu:cpu|command[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[17] ; N/A     ;
; cpu:cpu|command[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[18] ; N/A     ;
; cpu:cpu|command[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[18] ; N/A     ;
; cpu:cpu|command[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[19] ; N/A     ;
; cpu:cpu|command[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[19] ; N/A     ;
; cpu:cpu|command[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[1]  ; N/A     ;
; cpu:cpu|command[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[1]  ; N/A     ;
; cpu:cpu|command[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[20] ; N/A     ;
; cpu:cpu|command[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[20] ; N/A     ;
; cpu:cpu|command[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[21] ; N/A     ;
; cpu:cpu|command[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[21] ; N/A     ;
; cpu:cpu|command[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[22] ; N/A     ;
; cpu:cpu|command[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[22] ; N/A     ;
; cpu:cpu|command[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[23] ; N/A     ;
; cpu:cpu|command[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[23] ; N/A     ;
; cpu:cpu|command[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[24] ; N/A     ;
; cpu:cpu|command[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[24] ; N/A     ;
; cpu:cpu|command[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[25] ; N/A     ;
; cpu:cpu|command[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[25] ; N/A     ;
; cpu:cpu|command[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[26] ; N/A     ;
; cpu:cpu|command[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[26] ; N/A     ;
; cpu:cpu|command[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[27] ; N/A     ;
; cpu:cpu|command[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[27] ; N/A     ;
; cpu:cpu|command[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[28] ; N/A     ;
; cpu:cpu|command[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[28] ; N/A     ;
; cpu:cpu|command[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[29] ; N/A     ;
; cpu:cpu|command[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[29] ; N/A     ;
; cpu:cpu|command[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[2]  ; N/A     ;
; cpu:cpu|command[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[2]  ; N/A     ;
; cpu:cpu|command[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[30] ; N/A     ;
; cpu:cpu|command[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[30] ; N/A     ;
; cpu:cpu|command[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[31] ; N/A     ;
; cpu:cpu|command[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[31] ; N/A     ;
; cpu:cpu|command[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[3]  ; N/A     ;
; cpu:cpu|command[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[3]  ; N/A     ;
; cpu:cpu|command[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[4]  ; N/A     ;
; cpu:cpu|command[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[4]  ; N/A     ;
; cpu:cpu|command[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[5]  ; N/A     ;
; cpu:cpu|command[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[5]  ; N/A     ;
; cpu:cpu|command[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[6]  ; N/A     ;
; cpu:cpu|command[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[6]  ; N/A     ;
; cpu:cpu|command[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[7]  ; N/A     ;
; cpu:cpu|command[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[7]  ; N/A     ;
; cpu:cpu|command[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[8]  ; N/A     ;
; cpu:cpu|command[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[8]  ; N/A     ;
; cpu:cpu|command[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[9]  ; N/A     ;
; cpu:cpu|command[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|q_b[9]  ; N/A     ;
; cpu:cpu|need_jump         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|need_jump~23                                                                   ; N/A     ;
; cpu:cpu|need_jump         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|need_jump~23                                                                   ; N/A     ;
; cpu:cpu|rdaddress_dm[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rdaddress_dm[0]~0                                                              ; N/A     ;
; cpu:cpu|rdaddress_dm[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rdaddress_dm[0]~0                                                              ; N/A     ;
; cpu:cpu|rdaddress_dm[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rdaddress_dm[1]~1                                                              ; N/A     ;
; cpu:cpu|rdaddress_dm[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rdaddress_dm[1]~1                                                              ; N/A     ;
; cpu:cpu|rdaddress_dm[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rdaddress_dm[2]~2                                                              ; N/A     ;
; cpu:cpu|rdaddress_dm[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rdaddress_dm[2]~2                                                              ; N/A     ;
; cpu:cpu|rdaddress_dm[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rdaddress_dm[3]~3                                                              ; N/A     ;
; cpu:cpu|rdaddress_dm[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rdaddress_dm[3]~3                                                              ; N/A     ;
; cpu:cpu|rdaddress_dm[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rdaddress_dm[4]~4                                                              ; N/A     ;
; cpu:cpu|rdaddress_dm[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rdaddress_dm[4]~4                                                              ; N/A     ;
; cpu:cpu|rdaddress_dm[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rdaddress_dm[5]~5                                                              ; N/A     ;
; cpu:cpu|rdaddress_dm[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rdaddress_dm[5]~5                                                              ; N/A     ;
; cpu:cpu|rdaddress_dm[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rdaddress_dm[6]~6                                                              ; N/A     ;
; cpu:cpu|rdaddress_dm[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rdaddress_dm[6]~6                                                              ; N/A     ;
; cpu:cpu|rdaddress_dm[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rdaddress_dm[7]~7                                                              ; N/A     ;
; cpu:cpu|rdaddress_dm[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rdaddress_dm[7]~7                                                              ; N/A     ;
; cpu:cpu|read_data_dm[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[0]          ; N/A     ;
; cpu:cpu|read_data_dm[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[0]          ; N/A     ;
; cpu:cpu|read_data_dm[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[10]         ; N/A     ;
; cpu:cpu|read_data_dm[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[10]         ; N/A     ;
; cpu:cpu|read_data_dm[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[11]         ; N/A     ;
; cpu:cpu|read_data_dm[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[11]         ; N/A     ;
; cpu:cpu|read_data_dm[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[12]         ; N/A     ;
; cpu:cpu|read_data_dm[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[12]         ; N/A     ;
; cpu:cpu|read_data_dm[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[13]         ; N/A     ;
; cpu:cpu|read_data_dm[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[13]         ; N/A     ;
; cpu:cpu|read_data_dm[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[14]         ; N/A     ;
; cpu:cpu|read_data_dm[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[14]         ; N/A     ;
; cpu:cpu|read_data_dm[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[15]         ; N/A     ;
; cpu:cpu|read_data_dm[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[15]         ; N/A     ;
; cpu:cpu|read_data_dm[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[16]         ; N/A     ;
; cpu:cpu|read_data_dm[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[16]         ; N/A     ;
; cpu:cpu|read_data_dm[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[17]         ; N/A     ;
; cpu:cpu|read_data_dm[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[17]         ; N/A     ;
; cpu:cpu|read_data_dm[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[18]         ; N/A     ;
; cpu:cpu|read_data_dm[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[18]         ; N/A     ;
; cpu:cpu|read_data_dm[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[19]         ; N/A     ;
; cpu:cpu|read_data_dm[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[19]         ; N/A     ;
; cpu:cpu|read_data_dm[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[1]          ; N/A     ;
; cpu:cpu|read_data_dm[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[1]          ; N/A     ;
; cpu:cpu|read_data_dm[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[20]         ; N/A     ;
; cpu:cpu|read_data_dm[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[20]         ; N/A     ;
; cpu:cpu|read_data_dm[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[21]         ; N/A     ;
; cpu:cpu|read_data_dm[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[21]         ; N/A     ;
; cpu:cpu|read_data_dm[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[22]         ; N/A     ;
; cpu:cpu|read_data_dm[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[22]         ; N/A     ;
; cpu:cpu|read_data_dm[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[23]         ; N/A     ;
; cpu:cpu|read_data_dm[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[23]         ; N/A     ;
; cpu:cpu|read_data_dm[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[24]         ; N/A     ;
; cpu:cpu|read_data_dm[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[24]         ; N/A     ;
; cpu:cpu|read_data_dm[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[25]         ; N/A     ;
; cpu:cpu|read_data_dm[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[25]         ; N/A     ;
; cpu:cpu|read_data_dm[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[26]         ; N/A     ;
; cpu:cpu|read_data_dm[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[26]         ; N/A     ;
; cpu:cpu|read_data_dm[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[27]         ; N/A     ;
; cpu:cpu|read_data_dm[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[27]         ; N/A     ;
; cpu:cpu|read_data_dm[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[28]         ; N/A     ;
; cpu:cpu|read_data_dm[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[28]         ; N/A     ;
; cpu:cpu|read_data_dm[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[29]         ; N/A     ;
; cpu:cpu|read_data_dm[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[29]         ; N/A     ;
; cpu:cpu|read_data_dm[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[2]          ; N/A     ;
; cpu:cpu|read_data_dm[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[2]          ; N/A     ;
; cpu:cpu|read_data_dm[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[30]         ; N/A     ;
; cpu:cpu|read_data_dm[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[30]         ; N/A     ;
; cpu:cpu|read_data_dm[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[31]         ; N/A     ;
; cpu:cpu|read_data_dm[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[31]         ; N/A     ;
; cpu:cpu|read_data_dm[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[3]          ; N/A     ;
; cpu:cpu|read_data_dm[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[3]          ; N/A     ;
; cpu:cpu|read_data_dm[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[4]          ; N/A     ;
; cpu:cpu|read_data_dm[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[4]          ; N/A     ;
; cpu:cpu|read_data_dm[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[5]          ; N/A     ;
; cpu:cpu|read_data_dm[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[5]          ; N/A     ;
; cpu:cpu|read_data_dm[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[6]          ; N/A     ;
; cpu:cpu|read_data_dm[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[6]          ; N/A     ;
; cpu:cpu|read_data_dm[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[7]          ; N/A     ;
; cpu:cpu|read_data_dm[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[7]          ; N/A     ;
; cpu:cpu|read_data_dm[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[8]          ; N/A     ;
; cpu:cpu|read_data_dm[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[8]          ; N/A     ;
; cpu:cpu|read_data_dm[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[9]          ; N/A     ;
; cpu:cpu|read_data_dm[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated|q_b[9]          ; N/A     ;
; cpu:cpu|rf_data_1[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[0]~13                                                                ; N/A     ;
; cpu:cpu|rf_data_1[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[0]~13                                                                ; N/A     ;
; cpu:cpu|rf_data_1[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[10]~43                                                               ; N/A     ;
; cpu:cpu|rf_data_1[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[10]~43                                                               ; N/A     ;
; cpu:cpu|rf_data_1[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[11]~40                                                               ; N/A     ;
; cpu:cpu|rf_data_1[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[11]~40                                                               ; N/A     ;
; cpu:cpu|rf_data_1[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[12]~49                                                               ; N/A     ;
; cpu:cpu|rf_data_1[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[12]~49                                                               ; N/A     ;
; cpu:cpu|rf_data_1[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[13]~46                                                               ; N/A     ;
; cpu:cpu|rf_data_1[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[13]~46                                                               ; N/A     ;
; cpu:cpu|rf_data_1[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[14]~55                                                               ; N/A     ;
; cpu:cpu|rf_data_1[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[14]~55                                                               ; N/A     ;
; cpu:cpu|rf_data_1[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[15]~52                                                               ; N/A     ;
; cpu:cpu|rf_data_1[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[15]~52                                                               ; N/A     ;
; cpu:cpu|rf_data_1[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[16]~61                                                               ; N/A     ;
; cpu:cpu|rf_data_1[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[16]~61                                                               ; N/A     ;
; cpu:cpu|rf_data_1[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[17]~58                                                               ; N/A     ;
; cpu:cpu|rf_data_1[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[17]~58                                                               ; N/A     ;
; cpu:cpu|rf_data_1[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[18]~67                                                               ; N/A     ;
; cpu:cpu|rf_data_1[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[18]~67                                                               ; N/A     ;
; cpu:cpu|rf_data_1[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[19]~64                                                               ; N/A     ;
; cpu:cpu|rf_data_1[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[19]~64                                                               ; N/A     ;
; cpu:cpu|rf_data_1[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[1]~10                                                                ; N/A     ;
; cpu:cpu|rf_data_1[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[1]~10                                                                ; N/A     ;
; cpu:cpu|rf_data_1[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[20]~73                                                               ; N/A     ;
; cpu:cpu|rf_data_1[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[20]~73                                                               ; N/A     ;
; cpu:cpu|rf_data_1[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[21]~70                                                               ; N/A     ;
; cpu:cpu|rf_data_1[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[21]~70                                                               ; N/A     ;
; cpu:cpu|rf_data_1[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[22]~79                                                               ; N/A     ;
; cpu:cpu|rf_data_1[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[22]~79                                                               ; N/A     ;
; cpu:cpu|rf_data_1[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[23]~76                                                               ; N/A     ;
; cpu:cpu|rf_data_1[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[23]~76                                                               ; N/A     ;
; cpu:cpu|rf_data_1[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[24]~85                                                               ; N/A     ;
; cpu:cpu|rf_data_1[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[24]~85                                                               ; N/A     ;
; cpu:cpu|rf_data_1[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[25]~82                                                               ; N/A     ;
; cpu:cpu|rf_data_1[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[25]~82                                                               ; N/A     ;
; cpu:cpu|rf_data_1[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[26]~91                                                               ; N/A     ;
; cpu:cpu|rf_data_1[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[26]~91                                                               ; N/A     ;
; cpu:cpu|rf_data_1[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[27]~88                                                               ; N/A     ;
; cpu:cpu|rf_data_1[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[27]~88                                                               ; N/A     ;
; cpu:cpu|rf_data_1[28]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[28]~97                                                               ; N/A     ;
; cpu:cpu|rf_data_1[28]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[28]~97                                                               ; N/A     ;
; cpu:cpu|rf_data_1[29]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[29]~94                                                               ; N/A     ;
; cpu:cpu|rf_data_1[29]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[29]~94                                                               ; N/A     ;
; cpu:cpu|rf_data_1[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[2]~19                                                                ; N/A     ;
; cpu:cpu|rf_data_1[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[2]~19                                                                ; N/A     ;
; cpu:cpu|rf_data_1[30]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[30]~103                                                              ; N/A     ;
; cpu:cpu|rf_data_1[30]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[30]~103                                                              ; N/A     ;
; cpu:cpu|rf_data_1[31]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[31]~100                                                              ; N/A     ;
; cpu:cpu|rf_data_1[31]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[31]~100                                                              ; N/A     ;
; cpu:cpu|rf_data_1[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[3]~16                                                                ; N/A     ;
; cpu:cpu|rf_data_1[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[3]~16                                                                ; N/A     ;
; cpu:cpu|rf_data_1[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[4]~25                                                                ; N/A     ;
; cpu:cpu|rf_data_1[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[4]~25                                                                ; N/A     ;
; cpu:cpu|rf_data_1[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[5]~22                                                                ; N/A     ;
; cpu:cpu|rf_data_1[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[5]~22                                                                ; N/A     ;
; cpu:cpu|rf_data_1[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[6]~31                                                                ; N/A     ;
; cpu:cpu|rf_data_1[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[6]~31                                                                ; N/A     ;
; cpu:cpu|rf_data_1[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[7]~28                                                                ; N/A     ;
; cpu:cpu|rf_data_1[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[7]~28                                                                ; N/A     ;
; cpu:cpu|rf_data_1[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[8]~37                                                                ; N/A     ;
; cpu:cpu|rf_data_1[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[8]~37                                                                ; N/A     ;
; cpu:cpu|rf_data_1[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[9]~34                                                                ; N/A     ;
; cpu:cpu|rf_data_1[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_1[9]~34                                                                ; N/A     ;
; cpu:cpu|rf_data_2[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[0]~11                                                                ; N/A     ;
; cpu:cpu|rf_data_2[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[0]~11                                                                ; N/A     ;
; cpu:cpu|rf_data_2[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[10]~41                                                               ; N/A     ;
; cpu:cpu|rf_data_2[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[10]~41                                                               ; N/A     ;
; cpu:cpu|rf_data_2[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[11]~44                                                               ; N/A     ;
; cpu:cpu|rf_data_2[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[11]~44                                                               ; N/A     ;
; cpu:cpu|rf_data_2[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[12]~47                                                               ; N/A     ;
; cpu:cpu|rf_data_2[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[12]~47                                                               ; N/A     ;
; cpu:cpu|rf_data_2[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[13]~50                                                               ; N/A     ;
; cpu:cpu|rf_data_2[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[13]~50                                                               ; N/A     ;
; cpu:cpu|rf_data_2[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[14]~53                                                               ; N/A     ;
; cpu:cpu|rf_data_2[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[14]~53                                                               ; N/A     ;
; cpu:cpu|rf_data_2[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[15]~56                                                               ; N/A     ;
; cpu:cpu|rf_data_2[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[15]~56                                                               ; N/A     ;
; cpu:cpu|rf_data_2[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[16]~59                                                               ; N/A     ;
; cpu:cpu|rf_data_2[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[16]~59                                                               ; N/A     ;
; cpu:cpu|rf_data_2[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[17]~62                                                               ; N/A     ;
; cpu:cpu|rf_data_2[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[17]~62                                                               ; N/A     ;
; cpu:cpu|rf_data_2[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[18]~65                                                               ; N/A     ;
; cpu:cpu|rf_data_2[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[18]~65                                                               ; N/A     ;
; cpu:cpu|rf_data_2[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[19]~68                                                               ; N/A     ;
; cpu:cpu|rf_data_2[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[19]~68                                                               ; N/A     ;
; cpu:cpu|rf_data_2[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[1]~14                                                                ; N/A     ;
; cpu:cpu|rf_data_2[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[1]~14                                                                ; N/A     ;
; cpu:cpu|rf_data_2[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[20]~71                                                               ; N/A     ;
; cpu:cpu|rf_data_2[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[20]~71                                                               ; N/A     ;
; cpu:cpu|rf_data_2[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[21]~74                                                               ; N/A     ;
; cpu:cpu|rf_data_2[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[21]~74                                                               ; N/A     ;
; cpu:cpu|rf_data_2[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[22]~77                                                               ; N/A     ;
; cpu:cpu|rf_data_2[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[22]~77                                                               ; N/A     ;
; cpu:cpu|rf_data_2[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[23]~80                                                               ; N/A     ;
; cpu:cpu|rf_data_2[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[23]~80                                                               ; N/A     ;
; cpu:cpu|rf_data_2[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[24]~83                                                               ; N/A     ;
; cpu:cpu|rf_data_2[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[24]~83                                                               ; N/A     ;
; cpu:cpu|rf_data_2[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[25]~86                                                               ; N/A     ;
; cpu:cpu|rf_data_2[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[25]~86                                                               ; N/A     ;
; cpu:cpu|rf_data_2[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[26]~89                                                               ; N/A     ;
; cpu:cpu|rf_data_2[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[26]~89                                                               ; N/A     ;
; cpu:cpu|rf_data_2[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[27]~92                                                               ; N/A     ;
; cpu:cpu|rf_data_2[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[27]~92                                                               ; N/A     ;
; cpu:cpu|rf_data_2[28]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[28]~95                                                               ; N/A     ;
; cpu:cpu|rf_data_2[28]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[28]~95                                                               ; N/A     ;
; cpu:cpu|rf_data_2[29]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[29]~98                                                               ; N/A     ;
; cpu:cpu|rf_data_2[29]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[29]~98                                                               ; N/A     ;
; cpu:cpu|rf_data_2[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[2]~17                                                                ; N/A     ;
; cpu:cpu|rf_data_2[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[2]~17                                                                ; N/A     ;
; cpu:cpu|rf_data_2[30]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[30]~101                                                              ; N/A     ;
; cpu:cpu|rf_data_2[30]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[30]~101                                                              ; N/A     ;
; cpu:cpu|rf_data_2[31]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[31]~104                                                              ; N/A     ;
; cpu:cpu|rf_data_2[31]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[31]~104                                                              ; N/A     ;
; cpu:cpu|rf_data_2[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[3]~20                                                                ; N/A     ;
; cpu:cpu|rf_data_2[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[3]~20                                                                ; N/A     ;
; cpu:cpu|rf_data_2[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[4]~23                                                                ; N/A     ;
; cpu:cpu|rf_data_2[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[4]~23                                                                ; N/A     ;
; cpu:cpu|rf_data_2[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[5]~26                                                                ; N/A     ;
; cpu:cpu|rf_data_2[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[5]~26                                                                ; N/A     ;
; cpu:cpu|rf_data_2[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[6]~29                                                                ; N/A     ;
; cpu:cpu|rf_data_2[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[6]~29                                                                ; N/A     ;
; cpu:cpu|rf_data_2[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[7]~32                                                                ; N/A     ;
; cpu:cpu|rf_data_2[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[7]~32                                                                ; N/A     ;
; cpu:cpu|rf_data_2[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[8]~35                                                                ; N/A     ;
; cpu:cpu|rf_data_2[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[8]~35                                                                ; N/A     ;
; cpu:cpu|rf_data_2[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[9]~38                                                                ; N/A     ;
; cpu:cpu|rf_data_2[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_data_2[9]~38                                                                ; N/A     ;
; cpu:cpu|rf_read_addr_1[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_read_addr_1[0]~0                                                            ; N/A     ;
; cpu:cpu|rf_read_addr_1[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_read_addr_1[0]~0                                                            ; N/A     ;
; cpu:cpu|rf_read_addr_1[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_read_addr_1[1]~1                                                            ; N/A     ;
; cpu:cpu|rf_read_addr_1[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_read_addr_1[1]~1                                                            ; N/A     ;
; cpu:cpu|rf_read_addr_1[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_read_addr_1[2]~2                                                            ; N/A     ;
; cpu:cpu|rf_read_addr_1[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_read_addr_1[2]~2                                                            ; N/A     ;
; cpu:cpu|rf_read_addr_1[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_read_addr_1[3]~3                                                            ; N/A     ;
; cpu:cpu|rf_read_addr_1[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_read_addr_1[3]~3                                                            ; N/A     ;
; cpu:cpu|rf_read_addr_2[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_read_addr_2[0]~0                                                            ; N/A     ;
; cpu:cpu|rf_read_addr_2[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_read_addr_2[0]~0                                                            ; N/A     ;
; cpu:cpu|rf_read_addr_2[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_read_addr_2[1]~1                                                            ; N/A     ;
; cpu:cpu|rf_read_addr_2[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_read_addr_2[1]~1                                                            ; N/A     ;
; cpu:cpu|rf_read_addr_2[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_read_addr_2[2]~2                                                            ; N/A     ;
; cpu:cpu|rf_read_addr_2[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_read_addr_2[2]~2                                                            ; N/A     ;
; cpu:cpu|rf_read_addr_2[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_read_addr_2[3]~3                                                            ; N/A     ;
; cpu:cpu|rf_read_addr_2[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_read_addr_2[3]~3                                                            ; N/A     ;
; cpu:cpu|rf_write_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[0]~0                                                             ; N/A     ;
; cpu:cpu|rf_write_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[0]~0                                                             ; N/A     ;
; cpu:cpu|rf_write_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[10]~1                                                            ; N/A     ;
; cpu:cpu|rf_write_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[10]~1                                                            ; N/A     ;
; cpu:cpu|rf_write_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[11]~2                                                            ; N/A     ;
; cpu:cpu|rf_write_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[11]~2                                                            ; N/A     ;
; cpu:cpu|rf_write_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[12]~3                                                            ; N/A     ;
; cpu:cpu|rf_write_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[12]~3                                                            ; N/A     ;
; cpu:cpu|rf_write_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[13]~4                                                            ; N/A     ;
; cpu:cpu|rf_write_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[13]~4                                                            ; N/A     ;
; cpu:cpu|rf_write_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[14]~5                                                            ; N/A     ;
; cpu:cpu|rf_write_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[14]~5                                                            ; N/A     ;
; cpu:cpu|rf_write_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[15]~6                                                            ; N/A     ;
; cpu:cpu|rf_write_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[15]~6                                                            ; N/A     ;
; cpu:cpu|rf_write_data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[16]~7                                                            ; N/A     ;
; cpu:cpu|rf_write_data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[16]~7                                                            ; N/A     ;
; cpu:cpu|rf_write_data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[17]~8                                                            ; N/A     ;
; cpu:cpu|rf_write_data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[17]~8                                                            ; N/A     ;
; cpu:cpu|rf_write_data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[18]~9                                                            ; N/A     ;
; cpu:cpu|rf_write_data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[18]~9                                                            ; N/A     ;
; cpu:cpu|rf_write_data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[19]~10                                                           ; N/A     ;
; cpu:cpu|rf_write_data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[19]~10                                                           ; N/A     ;
; cpu:cpu|rf_write_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[1]~11                                                            ; N/A     ;
; cpu:cpu|rf_write_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[1]~11                                                            ; N/A     ;
; cpu:cpu|rf_write_data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[20]~12                                                           ; N/A     ;
; cpu:cpu|rf_write_data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[20]~12                                                           ; N/A     ;
; cpu:cpu|rf_write_data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[21]~13                                                           ; N/A     ;
; cpu:cpu|rf_write_data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[21]~13                                                           ; N/A     ;
; cpu:cpu|rf_write_data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[22]~14                                                           ; N/A     ;
; cpu:cpu|rf_write_data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[22]~14                                                           ; N/A     ;
; cpu:cpu|rf_write_data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[23]~15                                                           ; N/A     ;
; cpu:cpu|rf_write_data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[23]~15                                                           ; N/A     ;
; cpu:cpu|rf_write_data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[24]~16                                                           ; N/A     ;
; cpu:cpu|rf_write_data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[24]~16                                                           ; N/A     ;
; cpu:cpu|rf_write_data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[25]~17                                                           ; N/A     ;
; cpu:cpu|rf_write_data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[25]~17                                                           ; N/A     ;
; cpu:cpu|rf_write_data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[26]~18                                                           ; N/A     ;
; cpu:cpu|rf_write_data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[26]~18                                                           ; N/A     ;
; cpu:cpu|rf_write_data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[27]~19                                                           ; N/A     ;
; cpu:cpu|rf_write_data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[27]~19                                                           ; N/A     ;
; cpu:cpu|rf_write_data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[28]~20                                                           ; N/A     ;
; cpu:cpu|rf_write_data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[28]~20                                                           ; N/A     ;
; cpu:cpu|rf_write_data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[29]~21                                                           ; N/A     ;
; cpu:cpu|rf_write_data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[29]~21                                                           ; N/A     ;
; cpu:cpu|rf_write_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[2]~22                                                            ; N/A     ;
; cpu:cpu|rf_write_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[2]~22                                                            ; N/A     ;
; cpu:cpu|rf_write_data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[30]~23                                                           ; N/A     ;
; cpu:cpu|rf_write_data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[30]~23                                                           ; N/A     ;
; cpu:cpu|rf_write_data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[31]~24                                                           ; N/A     ;
; cpu:cpu|rf_write_data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[31]~24                                                           ; N/A     ;
; cpu:cpu|rf_write_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[3]~25                                                            ; N/A     ;
; cpu:cpu|rf_write_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[3]~25                                                            ; N/A     ;
; cpu:cpu|rf_write_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[4]~26                                                            ; N/A     ;
; cpu:cpu|rf_write_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[4]~26                                                            ; N/A     ;
; cpu:cpu|rf_write_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[5]~27                                                            ; N/A     ;
; cpu:cpu|rf_write_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[5]~27                                                            ; N/A     ;
; cpu:cpu|rf_write_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[6]~28                                                            ; N/A     ;
; cpu:cpu|rf_write_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[6]~28                                                            ; N/A     ;
; cpu:cpu|rf_write_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[7]~29                                                            ; N/A     ;
; cpu:cpu|rf_write_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[7]~29                                                            ; N/A     ;
; cpu:cpu|rf_write_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[8]~30                                                            ; N/A     ;
; cpu:cpu|rf_write_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[8]~30                                                            ; N/A     ;
; cpu:cpu|rf_write_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[9]~31                                                            ; N/A     ;
; cpu:cpu|rf_write_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_data[9]~31                                                            ; N/A     ;
; cpu:cpu|rf_write_dest[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_dest[0]~0                                                             ; N/A     ;
; cpu:cpu|rf_write_dest[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_dest[0]~0                                                             ; N/A     ;
; cpu:cpu|rf_write_dest[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_dest[1]~1                                                             ; N/A     ;
; cpu:cpu|rf_write_dest[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_dest[1]~1                                                             ; N/A     ;
; cpu:cpu|rf_write_dest[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_dest[2]~2                                                             ; N/A     ;
; cpu:cpu|rf_write_dest[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_dest[2]~2                                                             ; N/A     ;
; cpu:cpu|rf_write_dest[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_dest[3]~3                                                             ; N/A     ;
; cpu:cpu|rf_write_dest[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|rf_write_dest[3]~3                                                             ; N/A     ;
; cpu:cpu|wraddress_dm[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|wraddress_dm[0]~0                                                              ; N/A     ;
; cpu:cpu|wraddress_dm[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|wraddress_dm[0]~0                                                              ; N/A     ;
; cpu:cpu|wraddress_dm[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|wraddress_dm[1]~1                                                              ; N/A     ;
; cpu:cpu|wraddress_dm[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|wraddress_dm[1]~1                                                              ; N/A     ;
; cpu:cpu|wraddress_dm[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|wraddress_dm[2]~2                                                              ; N/A     ;
; cpu:cpu|wraddress_dm[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|wraddress_dm[2]~2                                                              ; N/A     ;
; cpu:cpu|wraddress_dm[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|wraddress_dm[3]~3                                                              ; N/A     ;
; cpu:cpu|wraddress_dm[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|wraddress_dm[3]~3                                                              ; N/A     ;
; cpu:cpu|wraddress_dm[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|wraddress_dm[4]~4                                                              ; N/A     ;
; cpu:cpu|wraddress_dm[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|wraddress_dm[4]~4                                                              ; N/A     ;
; cpu:cpu|wraddress_dm[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|wraddress_dm[5]~5                                                              ; N/A     ;
; cpu:cpu|wraddress_dm[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|wraddress_dm[5]~5                                                              ; N/A     ;
; cpu:cpu|wraddress_dm[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|wraddress_dm[6]~6                                                              ; N/A     ;
; cpu:cpu|wraddress_dm[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|wraddress_dm[6]~6                                                              ; N/A     ;
; cpu:cpu|wraddress_dm[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|wraddress_dm[7]~7                                                              ; N/A     ;
; cpu:cpu|wraddress_dm[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|wraddress_dm[7]~7                                                              ; N/A     ;
; cpu:cpu|write_data_dm[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[0]~0                                                             ; N/A     ;
; cpu:cpu|write_data_dm[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[0]~0                                                             ; N/A     ;
; cpu:cpu|write_data_dm[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[10]~1                                                            ; N/A     ;
; cpu:cpu|write_data_dm[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[10]~1                                                            ; N/A     ;
; cpu:cpu|write_data_dm[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[11]~2                                                            ; N/A     ;
; cpu:cpu|write_data_dm[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[11]~2                                                            ; N/A     ;
; cpu:cpu|write_data_dm[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[12]~3                                                            ; N/A     ;
; cpu:cpu|write_data_dm[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[12]~3                                                            ; N/A     ;
; cpu:cpu|write_data_dm[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[13]~4                                                            ; N/A     ;
; cpu:cpu|write_data_dm[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[13]~4                                                            ; N/A     ;
; cpu:cpu|write_data_dm[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[14]~5                                                            ; N/A     ;
; cpu:cpu|write_data_dm[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[14]~5                                                            ; N/A     ;
; cpu:cpu|write_data_dm[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[15]~6                                                            ; N/A     ;
; cpu:cpu|write_data_dm[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[15]~6                                                            ; N/A     ;
; cpu:cpu|write_data_dm[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[16]~7                                                            ; N/A     ;
; cpu:cpu|write_data_dm[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[16]~7                                                            ; N/A     ;
; cpu:cpu|write_data_dm[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[17]~8                                                            ; N/A     ;
; cpu:cpu|write_data_dm[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[17]~8                                                            ; N/A     ;
; cpu:cpu|write_data_dm[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[18]~9                                                            ; N/A     ;
; cpu:cpu|write_data_dm[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[18]~9                                                            ; N/A     ;
; cpu:cpu|write_data_dm[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[19]~10                                                           ; N/A     ;
; cpu:cpu|write_data_dm[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[19]~10                                                           ; N/A     ;
; cpu:cpu|write_data_dm[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[1]~11                                                            ; N/A     ;
; cpu:cpu|write_data_dm[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[1]~11                                                            ; N/A     ;
; cpu:cpu|write_data_dm[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[20]~12                                                           ; N/A     ;
; cpu:cpu|write_data_dm[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[20]~12                                                           ; N/A     ;
; cpu:cpu|write_data_dm[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[21]~13                                                           ; N/A     ;
; cpu:cpu|write_data_dm[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[21]~13                                                           ; N/A     ;
; cpu:cpu|write_data_dm[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[22]~14                                                           ; N/A     ;
; cpu:cpu|write_data_dm[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[22]~14                                                           ; N/A     ;
; cpu:cpu|write_data_dm[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[23]~15                                                           ; N/A     ;
; cpu:cpu|write_data_dm[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[23]~15                                                           ; N/A     ;
; cpu:cpu|write_data_dm[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[24]~16                                                           ; N/A     ;
; cpu:cpu|write_data_dm[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[24]~16                                                           ; N/A     ;
; cpu:cpu|write_data_dm[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[25]~17                                                           ; N/A     ;
; cpu:cpu|write_data_dm[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[25]~17                                                           ; N/A     ;
; cpu:cpu|write_data_dm[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[26]~18                                                           ; N/A     ;
; cpu:cpu|write_data_dm[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[26]~18                                                           ; N/A     ;
; cpu:cpu|write_data_dm[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[27]~19                                                           ; N/A     ;
; cpu:cpu|write_data_dm[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[27]~19                                                           ; N/A     ;
; cpu:cpu|write_data_dm[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[28]~20                                                           ; N/A     ;
; cpu:cpu|write_data_dm[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[28]~20                                                           ; N/A     ;
; cpu:cpu|write_data_dm[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[29]~21                                                           ; N/A     ;
; cpu:cpu|write_data_dm[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[29]~21                                                           ; N/A     ;
; cpu:cpu|write_data_dm[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[2]~22                                                            ; N/A     ;
; cpu:cpu|write_data_dm[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[2]~22                                                            ; N/A     ;
; cpu:cpu|write_data_dm[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[30]~23                                                           ; N/A     ;
; cpu:cpu|write_data_dm[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[30]~23                                                           ; N/A     ;
; cpu:cpu|write_data_dm[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[31]~24                                                           ; N/A     ;
; cpu:cpu|write_data_dm[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[31]~24                                                           ; N/A     ;
; cpu:cpu|write_data_dm[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[3]~25                                                            ; N/A     ;
; cpu:cpu|write_data_dm[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[3]~25                                                            ; N/A     ;
; cpu:cpu|write_data_dm[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[4]~26                                                            ; N/A     ;
; cpu:cpu|write_data_dm[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[4]~26                                                            ; N/A     ;
; cpu:cpu|write_data_dm[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[5]~27                                                            ; N/A     ;
; cpu:cpu|write_data_dm[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[5]~27                                                            ; N/A     ;
; cpu:cpu|write_data_dm[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[6]~28                                                            ; N/A     ;
; cpu:cpu|write_data_dm[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[6]~28                                                            ; N/A     ;
; cpu:cpu|write_data_dm[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[7]~29                                                            ; N/A     ;
; cpu:cpu|write_data_dm[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[7]~29                                                            ; N/A     ;
; cpu:cpu|write_data_dm[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[8]~30                                                            ; N/A     ;
; cpu:cpu|write_data_dm[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[8]~30                                                            ; N/A     ;
; cpu:cpu|write_data_dm[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[9]~31                                                            ; N/A     ;
; cpu:cpu|write_data_dm[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|write_data_dm[9]~31                                                            ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Jul 05 14:39:55 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips_32 -c mips_32
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file tb_mips_32.v
    Info (12023): Found entity 1: tb_mips_32 File: D:/QuartusProject/mips_32/tb_mips_32.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file reg_file_ram.v
    Info (12023): Found entity 1: reg_file_ram File: D:/QuartusProject/mips_32/reg_file_ram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mips_32.v
    Info (12023): Found entity 1: mips_32 File: D:/QuartusProject/mips_32/mips_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inctructions.v
    Info (12023): Found entity 1: inctructions File: D:/QuartusProject/mips_32/inctructions.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu File: D:/QuartusProject/mips_32/cpu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file port_ram1.v
    Info (12023): Found entity 1: port_ram1 File: D:/QuartusProject/mips_32/port_ram1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file data.v
    Info (12023): Found entity 1: data File: D:/QuartusProject/mips_32/data.v Line: 40
Info (12127): Elaborating entity "mips_32" for the top level hierarchy
Info (12128): Elaborating entity "inctructions" for hierarchy "inctructions:im" File: D:/QuartusProject/mips_32/mips_32.v Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "inctructions:im|altsyncram:altsyncram_component" File: D:/QuartusProject/mips_32/inctructions.v Line: 92
Info (12130): Elaborated megafunction instantiation "inctructions:im|altsyncram:altsyncram_component" File: D:/QuartusProject/mips_32/inctructions.v Line: 92
Info (12133): Instantiated megafunction "inctructions:im|altsyncram:altsyncram_component" with the following parameter: File: D:/QuartusProject/mips_32/inctructions.v Line: 92
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "instructions.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2mv1.tdf
    Info (12023): Found entity 1: altsyncram_2mv1 File: D:/QuartusProject/mips_32/db/altsyncram_2mv1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2mv1" for hierarchy "inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated" File: d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:cpu" File: D:/QuartusProject/mips_32/mips_32.v Line: 49
Warning (10230): Verilog HDL assignment warning at cpu.v(97): truncated value with size 32 to match size of target (8) File: D:/QuartusProject/mips_32/cpu.v Line: 97
Warning (10230): Verilog HDL assignment warning at cpu.v(98): truncated value with size 32 to match size of target (8) File: D:/QuartusProject/mips_32/cpu.v Line: 98
Warning (10230): Verilog HDL assignment warning at cpu.v(99): truncated value with size 32 to match size of target (8) File: D:/QuartusProject/mips_32/cpu.v Line: 99
Warning (10230): Verilog HDL assignment warning at cpu.v(100): truncated value with size 32 to match size of target (8) File: D:/QuartusProject/mips_32/cpu.v Line: 100
Warning (10230): Verilog HDL assignment warning at cpu.v(101): truncated value with size 32 to match size of target (8) File: D:/QuartusProject/mips_32/cpu.v Line: 101
Warning (10230): Verilog HDL assignment warning at cpu.v(242): truncated value with size 9 to match size of target (8) File: D:/QuartusProject/mips_32/cpu.v Line: 242
Warning (10240): Verilog HDL Always Construct warning at cpu.v(129): inferring latch(es) for variable "alu_word", which holds its previous value in one or more paths through the always construct File: D:/QuartusProject/mips_32/cpu.v Line: 129
Warning (10270): Verilog HDL Case Statement warning at cpu.v(287): incomplete case statement has no default case item File: D:/QuartusProject/mips_32/cpu.v Line: 287
Warning (10270): Verilog HDL Case Statement warning at cpu.v(303): incomplete case statement has no default case item File: D:/QuartusProject/mips_32/cpu.v Line: 303
Warning (10240): Verilog HDL Always Construct warning at cpu.v(286): inferring latch(es) for variable "alu_result", which holds its previous value in one or more paths through the always construct File: D:/QuartusProject/mips_32/cpu.v Line: 286
Info (10041): Inferred latch for "alu_result[0]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[1]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[2]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[3]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[4]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[5]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[6]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[7]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[8]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[9]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[10]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[11]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[12]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[13]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[14]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[15]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[16]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[17]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[18]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[19]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[20]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[21]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[22]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[23]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[24]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[25]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[26]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[27]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[28]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[29]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[30]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_result[31]" at cpu.v(309) File: D:/QuartusProject/mips_32/cpu.v Line: 309
Info (10041): Inferred latch for "alu_word[0]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[1]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[2]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[3]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[4]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[5]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[6]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[7]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[8]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[9]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[10]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[11]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[12]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[13]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[14]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[15]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[16]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[17]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[18]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[19]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[20]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[21]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[22]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[23]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[24]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[25]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[26]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[27]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[28]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[29]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[30]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (10041): Inferred latch for "alu_word[31]" at cpu.v(157) File: D:/QuartusProject/mips_32/cpu.v Line: 157
Info (12128): Elaborating entity "reg_file_ram" for hierarchy "cpu:cpu|reg_file_ram:rfr" File: D:/QuartusProject/mips_32/cpu.v Line: 275
Info (12128): Elaborating entity "port_ram1" for hierarchy "cpu:cpu|reg_file_ram:rfr|port_ram1:r1" File: D:/QuartusProject/mips_32/reg_file_ram.v Line: 22
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component" File: D:/QuartusProject/mips_32/port_ram1.v Line: 95
Info (12130): Elaborated megafunction instantiation "cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component" File: D:/QuartusProject/mips_32/port_ram1.v Line: 95
Info (12133): Instantiated megafunction "cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component" with the following parameter: File: D:/QuartusProject/mips_32/port_ram1.v Line: 95
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "reg_file_ram_32.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2e02.tdf
    Info (12023): Found entity 1: altsyncram_2e02 File: D:/QuartusProject/mips_32/db/altsyncram_2e02.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2e02" for hierarchy "cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_2e02:auto_generated" File: d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "data" for hierarchy "data:dm" File: D:/QuartusProject/mips_32/mips_32.v Line: 62
Info (12128): Elaborating entity "altsyncram" for hierarchy "data:dm|altsyncram:altsyncram_component" File: D:/QuartusProject/mips_32/data.v Line: 95
Info (12130): Elaborated megafunction instantiation "data:dm|altsyncram:altsyncram_component" File: D:/QuartusProject/mips_32/data.v Line: 95
Info (12133): Instantiated megafunction "data:dm|altsyncram:altsyncram_component" with the following parameter: File: D:/QuartusProject/mips_32/data.v Line: 95
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "data_32.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bnv1.tdf
    Info (12023): Found entity 1: altsyncram_bnv1 File: D:/QuartusProject/mips_32/db/altsyncram_bnv1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bnv1" for hierarchy "data:dm|altsyncram:altsyncram_component|altsyncram_bnv1:auto_generated" File: d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g824.tdf
    Info (12023): Found entity 1: altsyncram_g824 File: D:/QuartusProject/mips_32/db/altsyncram_g824.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: D:/QuartusProject/mips_32/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/QuartusProject/mips_32/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9ii.tdf
    Info (12023): Found entity 1: cntr_9ii File: D:/QuartusProject/mips_32/db/cntr_9ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: D:/QuartusProject/mips_32/db/cmpr_ugc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: D:/QuartusProject/mips_32/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: D:/QuartusProject/mips_32/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: D:/QuartusProject/mips_32/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/QuartusProject/mips_32/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/QuartusProject/mips_32/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.07.05.14:41:01 Progress: Loading sld2d1f6d31/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d1f6d31/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/QuartusProject/mips_32/db/ip/sld2d1f6d31/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/QuartusProject/mips_32/db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/QuartusProject/mips_32/db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/QuartusProject/mips_32/db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/QuartusProject/mips_32/db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/QuartusProject/mips_32/db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/QuartusProject/mips_32/db/ip/sld2d1f6d31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cpu:cpu|Mult0" File: D:/QuartusProject/mips_32/cpu.v Line: 311
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "cpu:cpu|Div0" File: D:/QuartusProject/mips_32/cpu.v Line: 313
Info (12130): Elaborated megafunction instantiation "cpu:cpu|lpm_mult:Mult0" File: D:/QuartusProject/mips_32/cpu.v Line: 311
Info (12133): Instantiated megafunction "cpu:cpu|lpm_mult:Mult0" with the following parameter: File: D:/QuartusProject/mips_32/cpu.v Line: 311
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: D:/QuartusProject/mips_32/db/mult_7dt.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "cpu:cpu|lpm_divide:Div0" File: D:/QuartusProject/mips_32/cpu.v Line: 313
Info (12133): Instantiated megafunction "cpu:cpu|lpm_divide:Div0" with the following parameter: File: D:/QuartusProject/mips_32/cpu.v Line: 313
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: D:/QuartusProject/mips_32/db/lpm_divide_hkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: D:/QuartusProject/mips_32/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: D:/QuartusProject/mips_32/db/alt_u_div_6af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/QuartusProject/mips_32/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/QuartusProject/mips_32/db/add_sub_8pc.tdf Line: 23
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "cpu:cpu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: D:/QuartusProject/mips_32/db/mult_7dt.tdf Line: 67
        Warning (14320): Synthesized away node "cpu:cpu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: D:/QuartusProject/mips_32/db/mult_7dt.tdf Line: 91
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13012): Latch cpu:cpu|alu_result[0] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[1] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[2] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[28] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[3] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[28] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[4] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[5] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[6] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[7] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[8] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[9] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[10] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[11] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[12] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[13] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[14] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[15] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[16] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[17] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[18] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[19] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[20] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[21] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[22] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[23] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[24] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[25] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[26] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[27] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[28] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[28] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[29] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[28] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[30] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Warning (13012): Latch cpu:cpu|alu_result[31] has unsafe behavior File: D:/QuartusProject/mips_32/cpu.v Line: 309
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:cpu|r_opcode_E[27] File: D:/QuartusProject/mips_32/cpu.v Line: 355
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file D:/QuartusProject/mips_32/output_files/mips_32.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 491 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6520 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 6119 logic cells
    Info (21064): Implemented 357 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings
    Info: Peak virtual memory: 4919 megabytes
    Info: Processing ended: Mon Jul 05 14:41:59 2021
    Info: Elapsed time: 00:02:04
    Info: Total CPU time (on all processors): 00:03:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/QuartusProject/mips_32/output_files/mips_32.map.smsg.


