# ğŸ’¾ å¿œç”¨ç·¨ ç¬¬1ç« ï½œãƒ¡ãƒ¢ãƒªæŠ€è¡“ã®æ§‹é€ ã¨é¸å®šæŒ‡é‡  
# ğŸ’¾ Applied Chapter 1 | Memory Technologies â€“ Structure and Selection Guidelines

---

## ğŸ”„ å‰ç« ã¨ã®æ¥ç¶šï½œConnection to Previous Chapter

| æ—¥æœ¬èª â€“ Japanese                                                                                   | English â€“ English                                                                                       |
|------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------|
| åŸºç¤ç·¨ã§ã¯ã€MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã®æ§‹é€ ã‚„ç‰¹æ€§ã‚’å­¦ã³ã¾ã—ãŸã€‚                                                 | The foundational chapters covered **MOS structure and characteristics**.                                 |
| æœ¬ç« ã§ã¯ã€ãã‚Œã‚‰ã‚’å¿œç”¨ã—ã€SoCè¨­è¨ˆã«ãŠã‘ã‚‹**çµ„è¾¼ã¿ï¼å¤–éƒ¨ãƒ¡ãƒ¢ãƒªã®é¸å®šãƒ»çµ±åˆ**ã«å¿…è¦ãªçŸ¥è­˜ã‚’ç¿’å¾—ã—ã¾ã™ã€‚ | This chapter builds upon that to understand **integration and selection of embedded/external memory** in SoC. |

â¡ï¸ [ğŸ“˜ **åŸºç¤ç·¨ ç¬¬4ç« ï¼šMOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ç‰¹æ€§**](../chapter4_mos_characteristics/README.md) ã«æˆ»ã‚‹  
â¡ï¸ [ğŸ“˜ **Chapter 4: MOS Transistor Characteristics**](../chapter4_mos_characteristics/README.md) (EN)

---

## ğŸ¯ ç« ã®ã­ã‚‰ã„ï½œChapter Objectives

| æ—¥æœ¬èª â€“ Japanese                                                                                              | English â€“ English                                                                                             |
|---------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------|
| - å„ç¨®ãƒ¡ãƒ¢ãƒªï¼ˆSRAM / DRAM / FeRAM / MRAM / NANDï¼‰ã®**æ§‹é€ ã¨å‹•ä½œåŸç†**ã‚’ç†è§£ã™ã‚‹                                 | - Understand **structure and operation principles** of SRAM, DRAM, FeRAM, MRAM, and NAND                     |
| - **é€Ÿåº¦ãƒ»ä¸æ®ç™ºæ€§ãƒ»æ›¸æ›è€æ€§ãƒ»é¢ç©åŠ¹ç‡ãƒ»æ¶ˆè²»é›»åŠ›**ãªã©ã®**è©•ä¾¡è»¸ã‚’æ¯”è¼ƒæ¤œè¨**ã§ãã‚‹ã‚ˆã†ã«ãªã‚‹                    | - Be able to compare memory options using metrics such as **speed, non-volatility, endurance, area, power** |
| - SoCã«ãŠã‘ã‚‹**ãƒ¡ãƒ¢ãƒªçµ±åˆãƒ»é¸å®šãƒ»æ¥ç¶šæ–¹æ³•**ã‚’ç¿’å¾—ã—ã€è¨­è¨ˆåˆ¤æ–­ã®åŸºç›¤ã‚’ç¯‰ã                                       | - Learn how to **integrate and choose memory** in SoC design with sound engineering judgment                |

---

## ğŸ“š ç¯€æ§‹æˆï½œChapter Structure

| No. | ã‚»ã‚¯ã‚·ãƒ§ãƒ³åï¼ˆæ—¥æœ¬èªï¼‰                             | Section Title (English)                                    | ãƒªãƒ³ã‚¯ |
|-----|----------------------------------------------------|-------------------------------------------------------------|--------|
| 1.1 | SRAMï¼ˆStatic RAMï¼‰ï¼šé«˜é€Ÿãƒ»æ®ç™º                      | High-speed volatile memory for cache/registers              | [ğŸ“](sram.md) |
| 1.2 | DRAMï¼ˆDynamic RAMï¼‰ï¼šå¤§å®¹é‡ãƒ»ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥å¿…è¦       | High-density memory requiring refresh (e.g., DDR, LPDDR)    | [ğŸ“](dram.md) |
| 1.3 | FeRAMï¼šå¼·èª˜é›»ä½“RAMãƒ»ä¸æ®ç™º                          | Non-volatile memory for low-power / analog-mixed LSI        | [ğŸ“](feram.md) |
| 1.4 | MRAMï¼šç£æ°—RAMãƒ»ä¸æ®ç™ºãƒ»é«˜è€ä¹…                        | Durable non-volatile memory (STT/SOT); eFlash replacement    | [ğŸ“](mram.md) |
| 1.5 | 3D NANDï¼šå¤§å®¹é‡ãƒ»ä¸æ®ç™ºãƒ»ã‚¹ãƒˆãƒ¬ãƒ¼ã‚¸ç”¨é€”              | Large-capacity flash for storage (eMMC, SSD, UFS, etc.)     | [ğŸ“](3dnand.md) |

---

## ğŸ§  è¨­è¨ˆè¦³ç‚¹ã®ãƒˆãƒ”ãƒƒã‚¯ï½œDesign-Oriented Topics

- çµ„è¾¼ã¿ï¼ˆSRAM/FeRAM/MRAMï¼‰ã¨å¤–éƒ¨ï¼ˆDRAM/NANDï¼‰ãƒ¡ãƒ¢ãƒªã®**æ§‹é€ çš„é•ã„**  
  Structural differences between embedded and external memories  
- **é€Ÿåº¦ãƒ»æ®ç™ºæ€§ãƒ»è€ä¹…æ€§ãƒ»é¢ç©åŠ¹ç‡ãƒ»é›»åŠ›**ã«ã‚ˆã‚‹ãƒˆãƒ¬ãƒ¼ãƒ‰ã‚ªãƒ•åˆ†æ  
  Trade-off analysis among speed, volatility, endurance, area, and power  
- **OpenLane/Sky130ã§ã®SRAMãƒã‚¯ãƒ­å‘¼å‡ºãƒ»çµ±åˆä¾‹**  
  SRAM macro instantiation via OpenLane (e.g., Sky130)  
- **eMRAMã«ã‚ˆã‚‹eFlashä»£æ›¿æ¤œè¨ï¼FeRAMã®æ··è¼‰SoCé©ç”¨ä¾‹**  
  eMRAM as eFlash alternative; FeRAM in sensor SoCs  
- NANDå‘ã‘**FTL, ECC, èª­ã¿å‡ºã—å¹²æ¸‰å¯¾ç­–**ãªã©ã®åˆ¶å¾¡å›è·¯è¨­è¨ˆ  
  NAND controller design: FTL, ECC, read disturbance mitigation  

---

## ğŸ”— ä»–ç« ãƒ»æŠ€è¡“è¨˜éŒ²ã¨ã®æ¥ç¶šï½œCross-Chapter and Archive Links

| ç« ãƒ»è³‡æ–™ | å†…å®¹ | æœ¬ç« ã¨ã®é–¢ä¿‚ |
|-----------|------|-------------|
| [ç¬¬4ç« ï¼šMOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ç‰¹æ€§](../chapter4_mos_characteristics/) | MOSã®å‹•ä½œåŸç†ã¨æ§‹é€  | ãƒ¡ãƒ¢ãƒªã‚»ãƒ«ï¼ˆ6T, 1T1C, MTJç­‰ï¼‰ç†è§£ã®å‰æ |
| [ç¬¬5ç« ï¼šSoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã¨EDAãƒ„ãƒ¼ãƒ«](../chapter5_soc_design_flow/) | åˆæˆãƒ»PDKçµ±åˆãƒ»é…ç½®é…ç·š | SRAMãƒã‚¯ãƒ­ã®è¨­è¨ˆãƒ»å‘¼å‡ºã«é–¢ä¸ |
| [ç¬¬6ç« ï¼šãƒ†ã‚¹ãƒˆãƒ»ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸æŠ€è¡“](../chapter6_test_and_package/) | æ›¸æ›è€ä¹…ãƒ»ãƒªãƒ†ãƒ³ã‚·ãƒ§ãƒ³ãƒ»ä¿¡é ¼æ€§ | ãƒ¡ãƒ¢ãƒªè©•ä¾¡ãƒ»ä¸è‰¯è§£æã¨ã®æ¥ç¶š |
| [Edusemi-Plus/archive/in1998/DRAM_Startup_64M_1998.md](../../Edusemi-Plus/archive/in1998/DRAM_Startup_64M_1998.md) | **1998å¹´ DRAMç«‹ã¡ä¸Šã’è¨˜éŒ²** | DRAMã‚»ãƒ«ä¿¡é ¼æ€§ã€é…¸åŒ–è†œãƒ€ãƒ¡ãƒ¼ã‚¸å¯¾ç­–ãªã©å®ŸéŒ² |
| [Edusemi-Plus/archive/in2001/VSRAM_2001.md](../../Edusemi-Plus/archive/in2001/VSRAM_2001.md) | **2001å¹´ VSRAMé–‹ç™ºè¨˜éŒ²** | DRAMå¿œç”¨SRAMã®è¨­è¨ˆã¨æ­©ç•™ã¾ã‚Šæ”¹å–„ã®æ•™æåŒ– |

---

## ğŸ”œ æ¬¡ç« ã¸ã®å°å…¥ï½œLead-in to Next Chapter

| æ—¥æœ¬èª â€“ Japanese                                                                                   | English â€“ English                                                                                       |
|------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------|
| æ¬¡ç« ã§ã¯ã€ã“ã“ã§å­¦ã‚“ã **ãƒ¡ãƒ¢ãƒªãƒã‚¯ãƒ­ã®æ§‹é€ ãƒ»é¸å®š**ã‚’è¸ã¾ãˆã€**SoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã¨EDAãƒ„ãƒ¼ãƒ«**ã§ã®æ´»ç”¨æ–¹æ³•ã‚’å­¦ã³ã¾ã™ã€‚ | The next chapter builds on memory macro knowledge and applies it within the **SoC design flow and EDA tools**. |
| SRAMã‚„eMRAMã®çµ±åˆã¯ã€åˆæˆãƒ»é…ç½®ãƒ»æ¤œè¨¼ã®å‰ææ¡ä»¶ã¨ãªã‚Šã¾ã™ã€‚                                        | Integration of SRAM/eMRAM is fundamental to synthesis, placement, and verification.                     |

â¡ï¸ [ğŸ“˜ **ç¬¬2ç« ï¼šSoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã¨EDAãƒ„ãƒ¼ãƒ«**](../chapter5_soc_design_flow/README.md) ã«é€²ã‚€  
â¡ï¸ [ğŸ“˜ **Chapter 5: SoC Design Flows and EDA Tools**](../chapter5_soc_design_flow/README.md) (EN)

---

## ğŸ§© ç« ã®ã‚­ãƒ¼ãƒ¯ãƒ¼ãƒ‰ï½œKeywords

SRAM, DRAM, FeRAM, MRAM, 3D NAND, PDK, Macro, Non-volatile, Endurance, FTL, ECC, Sky130

---

## ğŸ“Œ è£œè¶³æƒ…å ±ï½œSupplement

- Open PDK examples: [Sky130 PDK â€“ Google/SkyWater](https://skywater-pdk.readthedocs.io)  
- Memory taxonomy references: ISSCC papers, JEDEC standards  
- NAND flash controller design: Error correction, FTL layering, wear leveling techniques  

---

ğŸ  [Edusemi ãƒˆãƒƒãƒ—ã«æˆ»ã‚‹ï½œBack to Edusemi-v4x Top](../README.md)

---
