# Copyright 2026 the Miles contributors and ByteDance Ltd. and/or its affiliates
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#
# Adapted from radixark/miles; modified for VeOmni.

# ruff: noqa
# Adapted from miles_plugins/models/glm5/ops/tilelang_sparse_mla_fwd.py for DeepSeek-V4.
# Key differences from GLM-5:
#   - attn_sink: learnable per-head scalar added to softmax denominator
#   - Single-head KV: kv shape [B, S_kv, D] (no kv_group, no D/D_tail split)
#   - Index shape: [B, S, topk] (no kv_group dim)
#   - Output: [B, S, H, D] + LSE [B, S, H]
import tilelang
import torch
from tilelang import language as T

from ....utils.device import get_torch_device


@tilelang.jit(
    out_idx=[-2, -1],
    pass_configs={
        tilelang.PassConfigKey.TL_DISABLE_TMA_LOWER: True,
        tilelang.PassConfigKey.TL_DISABLE_WARP_SPECIALIZED: True,
    },
)
def sparse_mqa_fwd(
    heads,
    dim,
    topk,
    sm_scale=None,
    block_I=64,
    num_stages=0,
    threads=256,
):
    # ``num_stages >= 1`` pipelines the KV gather, and that is only legal because the
    # gather takes its row index straight from ``Indices`` in global memory. This is
    # load-bearing: if the index ever comes from a register fragment again -- as it did
    # before the clamp rewrite -- TileLang's IsPureCopyStmt puts the gather in stage 0
    # while the loop writing that fragment lands in a later stage, and the pipeliner dies
    # on `Check failed: src_info.stage <= dst_info.stage (1 vs. 0)`. Only the gather's own
    # index matters; the ``mask`` fragment is fine where it is, since it and its consumer
    # both stay in the compute stage.
    #
    # It stays off by default: enabling it cost 5% of a production step. An isolated
    # benchmark of this kernel had predicted a win, and why it was wrong matters more
    # than its numbers -- in training every gather slowed by 46-69%, including the
    # compress-ratio-4 layers whose working set that benchmark measured a 19% gain on.
    # The commit/wait only pays for itself if the gather is HBM-bound, and no isolated
    # measurement reproduced the cache and bandwidth state of a real step. So re-enable
    # this on an end-to-end measurement, never on a microbenchmark. Nothing plumbs the
    # parameter to a config, so opting in is a source change by construction.
    assert num_stages >= 0, f"num_stages must be non-negative, got {num_stages}"
    assert dim == tilelang.math.next_power_of_2(dim), f"dim must be power of 2, got {dim}"
    assert topk % block_I == 0, f"topk ({topk}) must be divisible by block_I ({block_I})"
    if sm_scale is None:
        sm_scale = (1.0 / dim) ** 0.5 * 1.44269504  # log2(e)
    else:
        sm_scale = sm_scale * 1.44269504  # log2(e)

    batch = T.dynamic("batch")
    seq_len = T.dynamic("seq_len")
    seq_len_kv = T.dynamic("seq_len_kv")

    q_shape = [batch, seq_len, heads, dim]
    kv_shape = [batch, seq_len_kv, dim]
    o_shape = [batch, seq_len, heads, dim]
    indices_shape = [batch, seq_len, topk]
    lse_shape = [batch, seq_len, heads]
    attn_sink_shape = [heads]
    indices_dtype = T.int32
    dtype = T.bfloat16
    accum_dtype = T.float32

    H = heads
    padded_H = max(tilelang.math.next_power_of_2(heads), 16)
    BI = block_I
    NI = tilelang.cdiv(topk, block_I)
    D = dim

    if heads > 64:
        assert heads % 64 == 0, "heads should be a multiple of 64"
        REPLICATE_H = heads // 64
    else:
        REPLICATE_H = 1

    H_per_block = padded_H if REPLICATE_H == 1 else 64

    # Every stage past the first double-buffers the BI x D KV tile, so the depth is
    # bounded by shared memory rather than by anything in the algorithm -- and by
    # block_I and dim too, which is why the shipped depth is checked as well and not
    # only the opt-in ones.
    #
    # O_shared and Lse_shared are deliberately absent from the sum: TileLang merges
    # them into buffers that are dead by the time the output accumulates, so they cost
    # nothing on top. Measured across heads in {8, 16, 64}, block_I in {64, 128} and
    # depths 0-2, the launch requests exactly this sum plus 2048 B of inter-buffer
    # alignment -- adding O_shared would over-count by ~32% and falsely reject depths
    # that run today. The 2048 stays out because it is TileLang's own padding rule
    # rather than ours; leaving the sum a lower bound means it can only under-reject,
    # and a depth that slips through still fails loudly at launch naming its bytes.
    smem_lower_bound = (
        H_per_block * D * 2  # Q_shared, bf16
        + H_per_block * BI * 2  # S_shared, bf16
        + max(num_stages, 1) * BI * D * 2  # KV_shared, one buffer per stage
    )
    # Every kernel here is CUDA-only, so the device-agnostic helper reads as more
    # portable than it is -- but it stays: `device-api-check` rejects a vendor-namespaced
    # device reference under veomni/ unless `veomni/utils/device.py` has no equivalent,
    # and here it does. Reaching this line already implies an accelerator anyway, since
    # the module imports tilelang at import time and only a compiling kernel gets here.
    smem_limit = get_torch_device().get_device_properties(None).shared_memory_per_block_optin
    assert smem_lower_bound <= smem_limit, (
        f"num_stages={num_stages} at block_I={block_I}, dim={dim} needs at least "
        f"{smem_lower_bound} B of shared memory per block, above this device's {smem_limit} B"
    )

    @T.prim_func
    def main(
        Q: T.Tensor(q_shape, dtype),  # type: ignore
        KV: T.Tensor(kv_shape, dtype),  # type: ignore
        AttnSink: T.Tensor(attn_sink_shape, accum_dtype),  # type: ignore
        Indices: T.Tensor(indices_shape, indices_dtype),  # type: ignore
        Output: T.Tensor(o_shape, dtype),  # type: ignore
        Lse: T.Tensor(lse_shape, accum_dtype),  # type: ignore
    ):
        with T.Kernel(seq_len * REPLICATE_H, batch, threads=threads) as (bx, by):
            Q_shared = T.alloc_shared([H_per_block, D], dtype)
            KV_shared = T.alloc_shared([BI, D], dtype)
            O_shared = T.alloc_shared([H_per_block, D], dtype)
            Lse_shared = T.alloc_shared([H_per_block], accum_dtype)
            mask = T.alloc_fragment([BI], "bool")

            acc_o = T.alloc_fragment([H_per_block, D], accum_dtype)
            acc_s = T.alloc_fragment([H_per_block, BI], accum_dtype)
            S_shared = T.alloc_shared([H_per_block, BI], dtype)
            sumexp = T.alloc_fragment([H_per_block], accum_dtype)
            sumexp_i = T.alloc_fragment([H_per_block], accum_dtype)
            alpha = T.alloc_fragment([H_per_block], accum_dtype)
            m_i = T.alloc_fragment([H_per_block], accum_dtype)
            m_i_prev = T.alloc_fragment([H_per_block], accum_dtype)

            T.fill(acc_o, 0)
            T.fill(sumexp, 0)
            T.fill(m_i, -(2**30))

            b_i = by
            s_i = bx if REPLICATE_H == 1 else (bx // REPLICATE_H)

            H0 = 0 if REPLICATE_H == 1 else (bx % REPLICATE_H) * 64
            H1 = H0 + H_per_block

            T.copy(Q[b_i, s_i, H0:H1, :D], Q_shared)

            for i_i in T.Pipelined(NI, num_stages=num_stages):
                for bi_i in T.Parallel(BI):
                    mask[bi_i] = (
                        Indices[b_i, s_i, i_i * BI + bi_i] >= 0 and Indices[b_i, s_i, i_i * BI + bi_i] < seq_len_kv
                    )

                # Read the row index straight from global memory and clamp it, instead of
                # going through a register fragment. A fragment index would tie this copy
                # to the fragment's inferred layout, which collapses the whole tile onto
                # the handful of threads that own the BI axis; reading Indices directly
                # lets layout inference pick a coalesced whole-CTA copy instead.
                # Clamping is equivalent to substituting row 0: out-of-range candidates
                # have their scores pre-set to -inf below, which absorbs the finite QK
                # product from whichever real row is fetched here, so their softmax
                # weight is exactly zero and they contribute nothing to the PV GEMM.
                for bi_i, d_i in T.Parallel(BI, D):
                    KV_shared[bi_i, d_i] = KV[
                        b_i, T.max(T.min(Indices[b_i, s_i, i_i * BI + bi_i], seq_len_kv - 1), 0), d_i
                    ]

                for h_i, bi_i in T.Parallel(H_per_block, BI):
                    acc_s[h_i, bi_i] = T.if_then_else(mask[bi_i], 0, -T.infinity(acc_s.dtype))
                T.gemm(
                    Q_shared,
                    KV_shared,
                    acc_s,
                    transpose_B=True,
                    policy=T.GemmWarpPolicy.FullRow,
                )
                T.copy(m_i, m_i_prev)
                T.reduce_max(acc_s, m_i, dim=1, clear=False)
                for h_i in T.Parallel(H_per_block):
                    m_i[h_i] = T.max(m_i[h_i], m_i_prev[h_i])
                for h_i in T.Parallel(H_per_block):
                    alpha[h_i] = T.exp2((m_i_prev[h_i] - m_i[h_i]) * sm_scale)
                for h_i, bi_i in T.Parallel(H_per_block, BI):
                    acc_s[h_i, bi_i] = T.exp2(acc_s[h_i, bi_i] * sm_scale - m_i[h_i] * sm_scale)
                T.reduce_sum(acc_s, sumexp_i, dim=1)
                for h_i in T.Parallel(H_per_block):
                    sumexp[h_i] = sumexp[h_i] * alpha[h_i] + sumexp_i[h_i]
                for h_i, d_i in T.Parallel(H_per_block, D):
                    acc_o[h_i, d_i] = acc_o[h_i, d_i] * alpha[h_i]

                T.copy(acc_s, S_shared)
                T.gemm(S_shared, KV_shared, acc_o, policy=T.GemmWarpPolicy.FullRow)

            # attn_sink: add exp(attn_sink[h] - max_scaled) to softmax denominator
            # attn_sink is a pre-scaled logit (same space as scores*sm_scale), so only convert to log2 base
            for h_i in T.Parallel(H_per_block):
                sumexp[h_i] += T.exp2(AttnSink[H0 + h_i] * 1.44269504 - m_i[h_i] * sm_scale)

            # Rescale output
            for h_i, d_i in T.Parallel(H_per_block, D):
                acc_o[h_i, d_i] /= sumexp[h_i]
            # LSE = log2(sumexp) + m_i * sm_scale (in log2 space)
            for h_i in T.Parallel(H_per_block):
                sumexp[h_i] = T.log2(sumexp[h_i]) + m_i[h_i] * sm_scale

            T.copy(acc_o, Output[b_i, s_i, H0:H1, :])
            T.copy(sumexp, Lse[b_i, s_i, H0:H1])

    return main


def sparse_mqa_fwd_interface(q, kv, attn_sink, topk_idxs, sm_scale=None, block_I=64, num_stages=0, threads=256):
    """Forward interface for V4 sparse MQA attention.

    Args:
        q:         [B, S, H, D] bf16
        kv:        [B, S_kv, D] bf16
        attn_sink: [H] fp32
        topk_idxs: [B, S, topk] int32
        sm_scale:  float or None (defaults to 1/sqrt(D))

    Returns:
        out: [B, S, H, D] bf16
        lse: [B, S, H] fp32
    """
    assert q.is_contiguous() and kv.is_contiguous() and topk_idxs.is_contiguous()
    batch, seq_len, heads, dim = q.shape
    _, seq_len_kv, kv_dim = kv.shape
    assert kv_dim == dim
    # The gather clamps candidate rows into [0, seq_len_kv - 1], which needs a row to exist.
    assert seq_len_kv > 0, "kv must have at least one row"
    _, _, topk = topk_idxs.shape

    # Pad topk to next multiple of block_I (kernel requires divisibility)
    padded_topk = (topk + block_I - 1) // block_I * block_I
    if padded_topk != topk:
        pad = torch.full((batch, seq_len, padded_topk - topk), -1, device=topk_idxs.device, dtype=topk_idxs.dtype)
        topk_idxs = torch.cat([topk_idxs, pad], dim=-1).contiguous()
        topk = padded_topk

    padded_heads = max(tilelang.math.next_power_of_2(heads), 16)
    if padded_heads != heads:
        q = torch.cat([q, q.new_zeros(batch, seq_len, padded_heads - heads, dim)], dim=2).contiguous()
        attn_sink = torch.cat([attn_sink, attn_sink.new_zeros(padded_heads - heads)])

    kernel = sparse_mqa_fwd(
        padded_heads,
        dim,
        topk,
        sm_scale,
        block_I=block_I,
        num_stages=num_stages,
        threads=threads,
    )
    out, lse = kernel(q, kv, attn_sink, topk_idxs)
    return out[:, :, :heads].contiguous(), lse[:, :, :heads].contiguous()
