// Seed: 1590451920
module module_0;
  logic ['b0 : ""] id_1;
  assign id_1 = id_1;
  assign module_1.id_6 = 0;
  always @(posedge -1 ^ 1 ^ 1 or posedge id_1 || id_1) id_1 <= 1'b0;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output tri id_2,
    input wor id_3,
    input supply1 id_4,
    output supply0 id_5,
    output supply0 id_6,
    output uwire id_7,
    output tri0 id_8,
    output wire id_9
    , id_16,
    input wire id_10,
    input supply1 id_11,
    output supply1 id_12,
    output supply1 id_13,
    output wire id_14
);
  logic id_17;
  always @(posedge id_17 or posedge id_11);
  module_0 modCall_1 ();
endmodule
