V 50
K _ plusestate
Y 1
D 0 0 360 280
Z 10
i 9
P 1 0 240 20 240 0 2 0
L 20 240 10 0 2 0 1 0 pluseclk
A 0 250 10 0 2 0 PINTYPE=IN
P 2 0 220 20 220 0 2 0
L 20 220 10 0 2 0 1 0 pluserst
A 0 230 10 0 2 0 PINTYPE=IN
P 10 0 200 20 200 0 2 0
L 20 200 10 0 2 0 1 0 datain[15:0]
A 0 210 10 0 2 0 PINTYPE=IN
P 11 0 180 20 180 0 2 0
L 20 180 10 0 2 0 1 0 load
A 0 190 10 0 2 0 PINTYPE=IN
P 12 0 160 20 160 0 2 0
L 20 160 10 0 2 0 1 0 loadchoice
A 0 170 10 0 2 0 PINTYPE=IN
P 3 360 240 340 240 0 3 0
L 280 240 10 0 2 0 1 0 soft_d
A 340 250 10 0 2 0 PINTYPE=OUT
P 4 360 220 340 220 0 3 0
L 290 220 10 0 2 0 1 0 rt_sw
A 340 230 10 0 2 0 PINTYPE=OUT
P 5 360 200 340 200 0 3 0
L 270 200 10 0 2 0 1 0 sw_acq1
A 340 210 10 0 2 0 PINTYPE=OUT
P 6 360 180 340 180 0 3 0
L 270 180 10 0 2 0 1 0 sw_acq2
A 340 190 10 0 2 0 PINTYPE=OUT
P 7 360 160 340 160 0 3 0
L 190 160 10 0 2 0 1 0 timecount[19:0]
A 340 170 10 0 2 0 PINTYPE=OUT
P 8 360 140 340 140 0 3 0
L 250 140 10 0 2 0 1 0 pluse_acq
A 340 150 10 0 2 0 PINTYPE=OUT
P 9 360 120 340 120 0 3 0
L 240 120 10 0 2 0 1 0 bridge_str
A 340 130 10 0 2 0 PINTYPE=OUT
P 13 360 100 340 100 0 3 0
L 170 100 10 0 2 0 1 0 dumpoff_ctrl[1:0]
A 340 110 10 0 2 0 PINTYPE=OUT
P 14 360 80 340 80 0 3 0
L 240 80 10 0 2 0 1 0 dump_start
A 340 90 10 0 2 0 PINTYPE=OUT
P 15 360 60 340 60 0 3 0
L 240 60 10 0 2 0 1 0 doff_start
A 340 70 10 0 2 0 PINTYPE=OUT
P 16 360 40 340 40 0 3 0
L 250 40 10 0 2 0 1 0 stateover
A 340 50 10 0 2 0 PINTYPE=OUT
U 20 10 10 0 2 3 DEVICE=plusestate
U 20 0 10 0 3 0 VFILE=D:/FPGA_PROGRAM/NMR_FPGA/hdl/plusestate.v
U 20 -10 10 0 3 0 ACCEL=VCS
U 20 -20 10 0 3 0 LEVEL=VERILOG
U 20 -30 10 0 3 0 VERILOG=plusestate
U 20 -40 10 0 3 0 PINORDER=pluseclk pluserst soft_d rt_sw sw_acq1 sw_acq2 timecount[19:0] pluse_acq bridge_str datain[15:0] load loadchoice dumpoff_ctrl[1:0] dump_start doff_start stateover 
b 20 20 340 260
E
