

================================================================
== Vitis HLS Report for 'backProp_64_8_4_Pipeline_VITIS_LOOP_31_1'
================================================================
* Date:           Sat Apr 12 12:18:44 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.131 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../activations.h:31->../layer.h:199]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.48ns)   --->   "%store_ln31 = store i4 0, i4 %i" [../activations.h:31->../layer.h:199]   --->   Operation 6 'store' 'store_ln31' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_34 = load i4 %i" [../activations.h:31->../layer.h:199]   --->   Operation 8 'load' 'i_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.86ns)   --->   "%icmp_ln31 = icmp_eq  i4 %i_34, i4 8" [../activations.h:31->../layer.h:199]   --->   Operation 9 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.86ns)   --->   "%i_35 = add i4 %i_34, i4 1" [../activations.h:31->../layer.h:199]   --->   Operation 10 'add' 'i_35' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.body.i.split, void %VITIS_LOOP_209_4.preheader.exitStub" [../activations.h:31->../layer.h:199]   --->   Operation 11 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i4 %i_34" [../activations.h:31->../layer.h:199]   --->   Operation 12 'zext' 'zext_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%net_0_addr = getelementptr i25 %net_0, i64 0, i64 %zext_ln31" [../activations.h:33->../layer.h:199]   --->   Operation 13 'getelementptr' 'net_0_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.79ns)   --->   "%net_0_load = load i3 %net_0_addr" [../activations.h:33->../layer.h:199]   --->   Operation 14 'load' 'net_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln31 = store i4 %i_35, i4 %i" [../activations.h:31->../layer.h:199]   --->   Operation 15 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.48>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.13>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../activations.h:31->../layer.h:199]   --->   Operation 16 'specpipeline' 'specpipeline_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [../activations.h:31->../layer.h:199]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_91" [../activations.h:31->../layer.h:199]   --->   Operation 18 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.79ns)   --->   "%net_0_load = load i3 %net_0_addr" [../activations.h:33->../layer.h:199]   --->   Operation 19 'load' 'net_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 20 [1/1] (1.12ns)   --->   "%icmp_ln33 = icmp_sgt  i25 %net_0_load, i25 0" [../activations.h:33->../layer.h:199]   --->   Operation 20 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.42ns)   --->   "%select_ln33 = select i1 %icmp_ln33, i18 131072, i18 0" [../activations.h:33->../layer.h:199]   --->   Operation 21 'select' 'select_ln33' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%d_activation_0_addr = getelementptr i18 %d_activation_0, i64 0, i64 %zext_ln31" [../activations.h:33->../layer.h:199]   --->   Operation 22 'getelementptr' 'd_activation_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.79ns)   --->   "%store_ln33 = store i18 %select_ln33, i3 %d_activation_0_addr" [../activations.h:33->../layer.h:199]   --->   Operation 23 'store' 'store_ln33' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 8> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body.i" [../activations.h:31->../layer.h:199]   --->   Operation 24 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ net_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d_activation_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010]
store_ln31             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_34                   (load             ) [ 000]
icmp_ln31              (icmp             ) [ 010]
i_35                   (add              ) [ 000]
br_ln31                (br               ) [ 000]
zext_ln31              (zext             ) [ 011]
net_0_addr             (getelementptr    ) [ 011]
store_ln31             (store            ) [ 000]
specpipeline_ln31      (specpipeline     ) [ 000]
speclooptripcount_ln31 (speclooptripcount) [ 000]
specloopname_ln31      (specloopname     ) [ 000]
net_0_load             (load             ) [ 000]
icmp_ln33              (icmp             ) [ 000]
select_ln33            (select           ) [ 000]
d_activation_0_addr    (getelementptr    ) [ 000]
store_ln33             (store            ) [ 000]
br_ln31                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="net_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_activation_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_activation_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_91"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="net_0_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="25" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="4" slack="0"/>
<pin id="44" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="3" slack="0"/>
<pin id="49" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_0_load/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="d_activation_0_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="18" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="4" slack="1"/>
<pin id="57" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_activation_0_addr/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="store_ln33_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="3" slack="0"/>
<pin id="62" dir="0" index="1" bw="18" slack="0"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln31_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="4" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="i_34_load_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="0"/>
<pin id="73" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_34/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="icmp_ln31_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="0" index="1" bw="4" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_35_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_35/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln31_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln31_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="4" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln33_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="25" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="select_ln33_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="18" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="i_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="121" class="1005" name="zext_ln31_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="1"/>
<pin id="123" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="126" class="1005" name="net_0_addr_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="1"/>
<pin id="128" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="net_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="78"><net_src comp="71" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="71" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="71" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="95"><net_src comp="80" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="47" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="110"><net_src comp="102" pin="3"/><net_sink comp="60" pin=1"/></net>

<net id="114"><net_src comp="36" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="116"><net_src comp="111" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="117"><net_src comp="111" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="124"><net_src comp="86" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="129"><net_src comp="40" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="47" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_activation_0 | {2 }
 - Input state : 
	Port: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1 : net_0 | {1 2 }
  - Chain level:
	State 1
		store_ln31 : 1
		i_34 : 1
		icmp_ln31 : 2
		i_35 : 2
		br_ln31 : 3
		zext_ln31 : 2
		net_0_addr : 3
		net_0_load : 4
		store_ln31 : 3
	State 2
		icmp_ln33 : 1
		select_ln33 : 2
		store_ln33 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   icmp   |   icmp_ln31_fu_74  |    0    |    12   |
|          |   icmp_ln33_fu_96  |    0    |    32   |
|----------|--------------------|---------|---------|
|  select  | select_ln33_fu_102 |    0    |    18   |
|----------|--------------------|---------|---------|
|    add   |     i_35_fu_80     |    0    |    12   |
|----------|--------------------|---------|---------|
|   zext   |   zext_ln31_fu_86  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    74   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_111    |    4   |
|net_0_addr_reg_126|    3   |
| zext_ln31_reg_121|   64   |
+------------------+--------+
|       Total      |   71   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_47 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    6   ||  0.489  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   74   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   71   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   71   |   83   |
+-----------+--------+--------+--------+
