{
    "graphjs": {
        "version": "1.0",
        "keys": [
            {
                "abrv": "VH",
                "name": "vert_hid",
                "type": "int",
                "for": "node"
            },
            {
                "abrv": "VM",
                "name": "vert_name",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "VT",
                "name": "vert_type",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "BA",
                "name": "base_addr",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "HA",
                "name": "high_addr",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "BP",
                "name": "base_param",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "HP",
                "name": "high_param",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "MA",
                "name": "master_addrspace",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "MX",
                "name": "master_instance",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "MI",
                "name": "master_interface",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "MS",
                "name": "master_segment",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "MV",
                "name": "master_vlnv",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "SX",
                "name": "slave_instance",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "SI",
                "name": "slave_interface",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "MM",
                "name": "slave_memmap",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "SS",
                "name": "slave_segment",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "SV",
                "name": "slave_vlnv",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "TM",
                "name": "memory_type",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "TU",
                "name": "usage_type",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "LT",
                "name": "lock_type",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "BT",
                "name": "boot_type",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "EH",
                "name": "edge_hid",
                "type": "int",
                "for": "edge"
            }
        ],
        "vertice_type_order": [
            {
                "abrv": "BC",
                "desc": "Block Container"
            },
            {
                "abrv": "PR",
                "desc": "Parital Reference"
            },
            {
                "abrv": "VR",
                "desc": "Variant"
            },
            {
                "abrv": "PM",
                "desc": "Variant Permutations"
            },
            {
                "abrv": "CX",
                "desc": "Boundary Connection"
            },
            {
                "abrv": "AC",
                "desc": "Assignment Coordinate"
            },
            {
                "abrv": "ACE",
                "desc": "Excluded Assign Coordinate"
            },
            {
                "abrv": "APX",
                "desc": "Boundary Aperture"
            },
            {
                "abrv": "CIP",
                "desc": "High level Processing System"
            }
        ],
        "vertices": {
            "V0": {
                "VM": "design_1",
                "VT": "BC"
            },
            "V1": {
                "VH": "2",
                "VM": "design_1",
                "VT": "VR"
            },
            "V2": {
                "VH": "2",
                "VT": "PM",
                "TU": "active"
            },
            "V3": {
                "VT": "AC",
                "BA": "0x00000000",
                "HA": "0x0000FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_R5_0_ATCM_0_psv_r5_0_atcm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_0_atcm",
                "SI": "psv_r5_0_atcm",
                "SS": "psv_r5_0_atcm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V4": {
                "VT": "AC",
                "BA": "0x00000000",
                "HA": "0x0000FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_R5_1_ATCM_0_psv_r5_1_atcm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_atcm",
                "SI": "psv_r5_1_atcm",
                "SS": "psv_r5_1_atcm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V5": {
                "VT": "AC",
                "BA": "0x00000000",
                "HA": "0x0003FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_R5__TCM_0_psv_r5_tcm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_tcm_ram_0",
                "SI": "psv_r5_tcm_ram_0",
                "SS": "psv_r5_tcm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V6": {
                "VT": "AC",
                "BA": "0x00000000",
                "HA": "0x0003FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_R5__TCM_0_psv_r5_tcm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_tcm_ram_0",
                "SI": "psv_r5_tcm_ram_0",
                "SS": "psv_r5_tcm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V7": {
                "VT": "AC",
                "BA": "0x00020000",
                "HA": "0x0002FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_R5_0_BTCM_0_psv_r5_0_btcm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_0_btcm",
                "SI": "psv_r5_0_btcm",
                "SS": "psv_r5_0_btcm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V8": {
                "VT": "AC",
                "BA": "0x00020000",
                "HA": "0x0002FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_R5_1_BTCM_0_psv_r5_1_btcm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_btcm",
                "SI": "psv_r5_1_btcm",
                "SS": "psv_r5_1_btcm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V9": {
                "VT": "AC",
                "BA": "0xF0083000",
                "HA": "0xF0083FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PPU0_TMR_INJECT_INT_psv_pmc_tmr_inject_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_tmr_inject_0",
                "SI": "psv_pmc_tmr_inject_0",
                "SS": "psv_pmc_tmr_inject_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V10": {
                "VT": "AC",
                "BA": "0xF0083000",
                "HA": "0xF0083FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PPU0_TMR_INJECT_INT_psv_pmc_tmr_inject_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_tmr_inject_0",
                "SI": "psv_pmc_tmr_inject_0",
                "SS": "psv_pmc_tmr_inject_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V11": {
                "VT": "AC",
                "BA": "0xF0200000",
                "HA": "0xF023FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PPU1_RAM_INSTR_INT_psv_pmc_ram_instr_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_instr_cntlr",
                "SI": "psv_pmc_ram_instr_cntlr",
                "SS": "psv_pmc_ram_instr_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V12": {
                "VT": "AC",
                "BA": "0xF0200000",
                "HA": "0xF023FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PPU1_RAM_INSTR_INT_psv_pmc_ram_instr_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_instr_cntlr",
                "SI": "psv_pmc_ram_instr_cntlr",
                "SS": "psv_pmc_ram_instr_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V13": {
                "VT": "AC",
                "BA": "0xF0240000",
                "HA": "0xF025FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PPU1_RAM_DATA_INT_psv_pmc_ram_data_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_data_cntlr",
                "SI": "psv_pmc_ram_data_cntlr",
                "SS": "psv_pmc_ram_data_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V14": {
                "VT": "AC",
                "BA": "0xF0240000",
                "HA": "0xF025FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PPU1_RAM_DATA_INT_psv_pmc_ram_data_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_data_cntlr",
                "SI": "psv_pmc_ram_data_cntlr",
                "SS": "psv_pmc_ram_data_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V15": {
                "VT": "AC",
                "BA": "0xF0280000",
                "HA": "0xF0280FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PPU1_IOMODULE_INT_psv_pmc_iomodule_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_iomodule_0",
                "SI": "psv_pmc_iomodule_0",
                "SS": "psv_pmc_iomodule_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V16": {
                "VT": "AC",
                "BA": "0xF0280000",
                "HA": "0xF0280FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PPU1_IOMODULE_INT_psv_pmc_iomodule_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_iomodule_0",
                "SI": "psv_pmc_iomodule_0",
                "SS": "psv_pmc_iomodule_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V17": {
                "VT": "AC",
                "BA": "0xF0283000",
                "HA": "0xF0283FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PPU1_TMR_MANAGER_INT_psv_pmc_tmr_manager_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_tmr_manager_0",
                "SI": "psv_pmc_tmr_manager_0",
                "SS": "psv_pmc_tmr_manager_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V18": {
                "VT": "AC",
                "BA": "0xF0283000",
                "HA": "0xF0283FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PPU1_TMR_MANAGER_INT_psv_pmc_tmr_manager_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_tmr_manager_0",
                "SI": "psv_pmc_tmr_manager_0",
                "SS": "psv_pmc_tmr_manager_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V19": {
                "VT": "AC",
                "BA": "0xF0310000",
                "HA": "0xF0317FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PPU1_MDM_HSD_INT_psv_pmc_ppu1_mdm_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ppu1_mdm_0",
                "SI": "psv_pmc_ppu1_mdm_0",
                "SS": "psv_pmc_ppu1_mdm_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V20": {
                "VT": "AC",
                "BA": "0x0000F0310000",
                "HA": "0x0000F0317FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PPU1_MDM_HSD_INT_psv_pmc_ppu1_mdm_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ppu1_mdm_0",
                "SI": "psv_pmc_ppu1_mdm_0",
                "SS": "psv_pmc_ppu1_mdm_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V21": {
                "VT": "AC",
                "BA": "0x0000F0310000",
                "HA": "0x0000F0317FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PPU1_MDM_HSD_INT_psv_pmc_ppu1_mdm_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ppu1_mdm_0",
                "SI": "psv_pmc_ppu1_mdm_0",
                "SS": "psv_pmc_ppu1_mdm_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V22": {
                "VT": "AC",
                "BA": "0xF0310000",
                "HA": "0xF0317FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PPU1_MDM_HSD_INT_psv_pmc_ppu1_mdm_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ppu1_mdm_0",
                "SI": "psv_pmc_ppu1_mdm_0",
                "SS": "psv_pmc_ppu1_mdm_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V23": {
                "VT": "AC",
                "BA": "0xF0310000",
                "HA": "0xF0317FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PPU1_MDM_HSD_INT_psv_pmc_ppu1_mdm_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ppu1_mdm_0",
                "SI": "psv_pmc_ppu1_mdm_0",
                "SS": "psv_pmc_ppu1_mdm_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V24": {
                "VT": "AC",
                "BA": "0xF0310000",
                "HA": "0xF0317FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PPU1_MDM_HSD_INT_psv_pmc_ppu1_mdm_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ppu1_mdm_0",
                "SI": "psv_pmc_ppu1_mdm_0",
                "SS": "psv_pmc_ppu1_mdm_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V25": {
                "VT": "AC",
                "BA": "0xF0310000",
                "HA": "0xF0317FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PPU1_MDM_HSD_INT_psv_pmc_ppu1_mdm_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ppu1_mdm_0",
                "SI": "psv_pmc_ppu1_mdm_0",
                "SS": "psv_pmc_ppu1_mdm_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V26": {
                "VT": "AC",
                "BA": "0xF0800000",
                "HA": "0xF080FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_PMC_ROM_INT_psv_coresight_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_0",
                "SI": "psv_coresight_0",
                "SS": "psv_coresight_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V27": {
                "VT": "AC",
                "BA": "0x0000F0800000",
                "HA": "0x0000F080FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_PMC_ROM_INT_psv_coresight_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_0",
                "SI": "psv_coresight_0",
                "SS": "psv_coresight_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V28": {
                "VT": "AC",
                "BA": "0x0000F0800000",
                "HA": "0x0000F080FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_PMC_ROM_INT_psv_coresight_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_0",
                "SI": "psv_coresight_0",
                "SS": "psv_coresight_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V29": {
                "VT": "AC",
                "BA": "0xF0800000",
                "HA": "0xF080FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_PMC_ROM_INT_psv_coresight_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_0",
                "SI": "psv_coresight_0",
                "SS": "psv_coresight_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V30": {
                "VT": "AC",
                "BA": "0xF0800000",
                "HA": "0xF080FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_PMC_ROM_INT_psv_coresight_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_0",
                "SI": "psv_coresight_0",
                "SS": "psv_coresight_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V31": {
                "VT": "AC",
                "BA": "0xF0800000",
                "HA": "0xF080FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_PMC_ROM_INT_psv_coresight_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_0",
                "SI": "psv_coresight_0",
                "SS": "psv_coresight_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V32": {
                "VT": "AC",
                "BA": "0xF0800000",
                "HA": "0xF080FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_PMC_ROM_INT_psv_coresight_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_0",
                "SI": "psv_coresight_0",
                "SS": "psv_coresight_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V33": {
                "VT": "AC",
                "BA": "0xF0980000",
                "HA": "0xF098FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_LPD_ATM_INT_psv_coresight_lpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_lpd_atm",
                "SI": "psv_coresight_lpd_atm",
                "SS": "psv_coresight_lpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V34": {
                "VT": "AC",
                "BA": "0x0000F0980000",
                "HA": "0x0000F098FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_LPD_ATM_INT_psv_coresight_lpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_lpd_atm",
                "SI": "psv_coresight_lpd_atm",
                "SS": "psv_coresight_lpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V35": {
                "VT": "AC",
                "BA": "0x0000F0980000",
                "HA": "0x0000F098FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_LPD_ATM_INT_psv_coresight_lpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_lpd_atm",
                "SI": "psv_coresight_lpd_atm",
                "SS": "psv_coresight_lpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V36": {
                "VT": "AC",
                "BA": "0xF0980000",
                "HA": "0xF098FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_LPD_ATM_INT_psv_coresight_lpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_lpd_atm",
                "SI": "psv_coresight_lpd_atm",
                "SS": "psv_coresight_lpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V37": {
                "VT": "AC",
                "BA": "0xF0980000",
                "HA": "0xF098FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_LPD_ATM_INT_psv_coresight_lpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_lpd_atm",
                "SI": "psv_coresight_lpd_atm",
                "SS": "psv_coresight_lpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V38": {
                "VT": "AC",
                "BA": "0xF0980000",
                "HA": "0xF098FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_LPD_ATM_INT_psv_coresight_lpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_lpd_atm",
                "SI": "psv_coresight_lpd_atm",
                "SS": "psv_coresight_lpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V39": {
                "VT": "AC",
                "BA": "0xF0980000",
                "HA": "0xF098FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_LPD_ATM_INT_psv_coresight_lpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_lpd_atm",
                "SI": "psv_coresight_lpd_atm",
                "SS": "psv_coresight_lpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V40": {
                "VT": "AC",
                "BA": "0xF0B70000",
                "HA": "0xF0B7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_FPD_STM_INT_psv_coresight_fpd_stm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_stm",
                "SI": "psv_coresight_fpd_stm",
                "SS": "psv_coresight_fpd_stm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V41": {
                "VT": "AC",
                "BA": "0x0000F0B70000",
                "HA": "0x0000F0B7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_FPD_STM_INT_psv_coresight_fpd_stm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_stm",
                "SI": "psv_coresight_fpd_stm",
                "SS": "psv_coresight_fpd_stm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V42": {
                "VT": "AC",
                "BA": "0x0000F0B70000",
                "HA": "0x0000F0B7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_FPD_STM_INT_psv_coresight_fpd_stm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_stm",
                "SI": "psv_coresight_fpd_stm",
                "SS": "psv_coresight_fpd_stm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V43": {
                "VT": "AC",
                "BA": "0xF0B70000",
                "HA": "0xF0B7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_FPD_STM_INT_psv_coresight_fpd_stm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_stm",
                "SI": "psv_coresight_fpd_stm",
                "SS": "psv_coresight_fpd_stm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V44": {
                "VT": "AC",
                "BA": "0xF0B70000",
                "HA": "0xF0B7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_FPD_STM_INT_psv_coresight_fpd_stm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_stm",
                "SI": "psv_coresight_fpd_stm",
                "SS": "psv_coresight_fpd_stm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V45": {
                "VT": "AC",
                "BA": "0xF0B70000",
                "HA": "0xF0B7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_FPD_STM_INT_psv_coresight_fpd_stm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_stm",
                "SI": "psv_coresight_fpd_stm",
                "SS": "psv_coresight_fpd_stm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V46": {
                "VT": "AC",
                "BA": "0xF0B70000",
                "HA": "0xF0B7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_FPD_STM_INT_psv_coresight_fpd_stm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_stm",
                "SI": "psv_coresight_fpd_stm",
                "SS": "psv_coresight_fpd_stm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V47": {
                "VT": "AC",
                "BA": "0xF0B80000",
                "HA": "0xF0B8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_FPD_ATM_INT_psv_coresight_fpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_atm",
                "SI": "psv_coresight_fpd_atm",
                "SS": "psv_coresight_fpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V48": {
                "VT": "AC",
                "BA": "0x0000F0B80000",
                "HA": "0x0000F0B8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_FPD_ATM_INT_psv_coresight_fpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_atm",
                "SI": "psv_coresight_fpd_atm",
                "SS": "psv_coresight_fpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V49": {
                "VT": "AC",
                "BA": "0x0000F0B80000",
                "HA": "0x0000F0B8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_FPD_ATM_INT_psv_coresight_fpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_atm",
                "SI": "psv_coresight_fpd_atm",
                "SS": "psv_coresight_fpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V50": {
                "VT": "AC",
                "BA": "0xF0B80000",
                "HA": "0xF0B8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_FPD_ATM_INT_psv_coresight_fpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_atm",
                "SI": "psv_coresight_fpd_atm",
                "SS": "psv_coresight_fpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V51": {
                "VT": "AC",
                "BA": "0xF0B80000",
                "HA": "0xF0B8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_FPD_ATM_INT_psv_coresight_fpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_atm",
                "SI": "psv_coresight_fpd_atm",
                "SS": "psv_coresight_fpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V52": {
                "VT": "AC",
                "BA": "0xF0B80000",
                "HA": "0xF0B8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_FPD_ATM_INT_psv_coresight_fpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_atm",
                "SI": "psv_coresight_fpd_atm",
                "SS": "psv_coresight_fpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V53": {
                "VT": "AC",
                "BA": "0xF0B80000",
                "HA": "0xF0B8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_FPD_ATM_INT_psv_coresight_fpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_atm",
                "SI": "psv_coresight_fpd_atm",
                "SS": "psv_coresight_fpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V54": {
                "VT": "AC",
                "BA": "0xF0C20000",
                "HA": "0xF0C2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_APU_FUN_INT_psv_coresight_apu_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_fun",
                "SI": "psv_coresight_apu_fun",
                "SS": "psv_coresight_apu_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V55": {
                "VT": "AC",
                "BA": "0x0000F0C20000",
                "HA": "0x0000F0C2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_APU_FUN_INT_psv_coresight_apu_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_fun",
                "SI": "psv_coresight_apu_fun",
                "SS": "psv_coresight_apu_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V56": {
                "VT": "AC",
                "BA": "0x0000F0C20000",
                "HA": "0x0000F0C2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_APU_FUN_INT_psv_coresight_apu_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_fun",
                "SI": "psv_coresight_apu_fun",
                "SS": "psv_coresight_apu_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V57": {
                "VT": "AC",
                "BA": "0xF0C20000",
                "HA": "0xF0C2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_APU_FUN_INT_psv_coresight_apu_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_fun",
                "SI": "psv_coresight_apu_fun",
                "SS": "psv_coresight_apu_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V58": {
                "VT": "AC",
                "BA": "0xF0C20000",
                "HA": "0xF0C2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_APU_FUN_INT_psv_coresight_apu_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_fun",
                "SI": "psv_coresight_apu_fun",
                "SS": "psv_coresight_apu_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V59": {
                "VT": "AC",
                "BA": "0xF0C20000",
                "HA": "0xF0C2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_APU_FUN_INT_psv_coresight_apu_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_fun",
                "SI": "psv_coresight_apu_fun",
                "SS": "psv_coresight_apu_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V60": {
                "VT": "AC",
                "BA": "0xF0C20000",
                "HA": "0xF0C2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_APU_FUN_INT_psv_coresight_apu_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_fun",
                "SI": "psv_coresight_apu_fun",
                "SS": "psv_coresight_apu_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V61": {
                "VT": "AC",
                "BA": "0xF0C30000",
                "HA": "0xF0C3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_APU_ETF_INT_psv_coresight_apu_etf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_etf",
                "SI": "psv_coresight_apu_etf",
                "SS": "psv_coresight_apu_etf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V62": {
                "VT": "AC",
                "BA": "0x0000F0C30000",
                "HA": "0x0000F0C3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_APU_ETF_INT_psv_coresight_apu_etf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_etf",
                "SI": "psv_coresight_apu_etf",
                "SS": "psv_coresight_apu_etf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V63": {
                "VT": "AC",
                "BA": "0x0000F0C30000",
                "HA": "0x0000F0C3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_APU_ETF_INT_psv_coresight_apu_etf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_etf",
                "SI": "psv_coresight_apu_etf",
                "SS": "psv_coresight_apu_etf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V64": {
                "VT": "AC",
                "BA": "0xF0C30000",
                "HA": "0xF0C3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_APU_ETF_INT_psv_coresight_apu_etf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_etf",
                "SI": "psv_coresight_apu_etf",
                "SS": "psv_coresight_apu_etf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V65": {
                "VT": "AC",
                "BA": "0xF0C30000",
                "HA": "0xF0C3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_APU_ETF_INT_psv_coresight_apu_etf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_etf",
                "SI": "psv_coresight_apu_etf",
                "SS": "psv_coresight_apu_etf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V66": {
                "VT": "AC",
                "BA": "0xF0C30000",
                "HA": "0xF0C3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_APU_ETF_INT_psv_coresight_apu_etf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_etf",
                "SI": "psv_coresight_apu_etf",
                "SS": "psv_coresight_apu_etf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V67": {
                "VT": "AC",
                "BA": "0xF0C30000",
                "HA": "0xF0C3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_APU_ETF_INT_psv_coresight_apu_etf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_etf",
                "SI": "psv_coresight_apu_etf",
                "SS": "psv_coresight_apu_etf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V68": {
                "VT": "AC",
                "BA": "0xF0C60000",
                "HA": "0xF0C6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_APU_ELA_INT_psv_coresight_apu_ela",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_ela",
                "SI": "psv_coresight_apu_ela",
                "SS": "psv_coresight_apu_ela",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V69": {
                "VT": "AC",
                "BA": "0x0000F0C60000",
                "HA": "0x0000F0C6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_APU_ELA_INT_psv_coresight_apu_ela",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_ela",
                "SI": "psv_coresight_apu_ela",
                "SS": "psv_coresight_apu_ela",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V70": {
                "VT": "AC",
                "BA": "0x0000F0C60000",
                "HA": "0x0000F0C6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_APU_ELA_INT_psv_coresight_apu_ela",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_ela",
                "SI": "psv_coresight_apu_ela",
                "SS": "psv_coresight_apu_ela",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V71": {
                "VT": "AC",
                "BA": "0xF0C60000",
                "HA": "0xF0C6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_APU_ELA_INT_psv_coresight_apu_ela",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_ela",
                "SI": "psv_coresight_apu_ela",
                "SS": "psv_coresight_apu_ela",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V72": {
                "VT": "AC",
                "BA": "0xF0C60000",
                "HA": "0xF0C6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_APU_ELA_INT_psv_coresight_apu_ela",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_ela",
                "SI": "psv_coresight_apu_ela",
                "SS": "psv_coresight_apu_ela",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V73": {
                "VT": "AC",
                "BA": "0xF0C60000",
                "HA": "0xF0C6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_APU_ELA_INT_psv_coresight_apu_ela",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_ela",
                "SI": "psv_coresight_apu_ela",
                "SS": "psv_coresight_apu_ela",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V74": {
                "VT": "AC",
                "BA": "0xF0C60000",
                "HA": "0xF0C6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_APU_ELA_INT_psv_coresight_apu_ela",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_ela",
                "SI": "psv_coresight_apu_ela",
                "SS": "psv_coresight_apu_ela",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V75": {
                "VT": "AC",
                "BA": "0xF0CA0000",
                "HA": "0xF0CAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_APU_CTI_INT_psv_coresight_apu_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_cti",
                "SI": "psv_coresight_apu_cti",
                "SS": "psv_coresight_apu_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V76": {
                "VT": "AC",
                "BA": "0x0000F0CA0000",
                "HA": "0x0000F0CAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_APU_CTI_INT_psv_coresight_apu_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_cti",
                "SI": "psv_coresight_apu_cti",
                "SS": "psv_coresight_apu_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V77": {
                "VT": "AC",
                "BA": "0x0000F0CA0000",
                "HA": "0x0000F0CAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_APU_CTI_INT_psv_coresight_apu_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_cti",
                "SI": "psv_coresight_apu_cti",
                "SS": "psv_coresight_apu_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V78": {
                "VT": "AC",
                "BA": "0xF0CA0000",
                "HA": "0xF0CAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_APU_CTI_INT_psv_coresight_apu_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_cti",
                "SI": "psv_coresight_apu_cti",
                "SS": "psv_coresight_apu_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V79": {
                "VT": "AC",
                "BA": "0xF0CA0000",
                "HA": "0xF0CAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_APU_CTI_INT_psv_coresight_apu_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_cti",
                "SI": "psv_coresight_apu_cti",
                "SS": "psv_coresight_apu_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V80": {
                "VT": "AC",
                "BA": "0xF0CA0000",
                "HA": "0xF0CAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_APU_CTI_INT_psv_coresight_apu_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_cti",
                "SI": "psv_coresight_apu_cti",
                "SS": "psv_coresight_apu_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V81": {
                "VT": "AC",
                "BA": "0xF0CA0000",
                "HA": "0xF0CAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_APU_CTI_INT_psv_coresight_apu_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_cti",
                "SI": "psv_coresight_apu_cti",
                "SS": "psv_coresight_apu_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V82": {
                "VT": "AC",
                "BA": "0xF0D00000",
                "HA": "0xF0D0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_A720_DBG_INT_psv_coresight_a720_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_dbg",
                "SI": "psv_coresight_a720_dbg",
                "SS": "psv_coresight_a720_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V83": {
                "VT": "AC",
                "BA": "0x0000F0D00000",
                "HA": "0x0000F0D0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_A720_DBG_INT_psv_coresight_a720_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_dbg",
                "SI": "psv_coresight_a720_dbg",
                "SS": "psv_coresight_a720_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V84": {
                "VT": "AC",
                "BA": "0x0000F0D00000",
                "HA": "0x0000F0D0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_A720_DBG_INT_psv_coresight_a720_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_dbg",
                "SI": "psv_coresight_a720_dbg",
                "SS": "psv_coresight_a720_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V85": {
                "VT": "AC",
                "BA": "0xF0D00000",
                "HA": "0xF0D0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_A720_DBG_INT_psv_coresight_a720_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_dbg",
                "SI": "psv_coresight_a720_dbg",
                "SS": "psv_coresight_a720_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V86": {
                "VT": "AC",
                "BA": "0xF0D00000",
                "HA": "0xF0D0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_A720_DBG_INT_psv_coresight_a720_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_dbg",
                "SI": "psv_coresight_a720_dbg",
                "SS": "psv_coresight_a720_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V87": {
                "VT": "AC",
                "BA": "0xF0D00000",
                "HA": "0xF0D0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_A720_DBG_INT_psv_coresight_a720_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_dbg",
                "SI": "psv_coresight_a720_dbg",
                "SS": "psv_coresight_a720_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V88": {
                "VT": "AC",
                "BA": "0xF0D00000",
                "HA": "0xF0D0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_A720_DBG_INT_psv_coresight_a720_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_dbg",
                "SI": "psv_coresight_a720_dbg",
                "SS": "psv_coresight_a720_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V89": {
                "VT": "AC",
                "BA": "0xF0D10000",
                "HA": "0xF0D1FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_A720_CTI_INT_psv_coresight_a720_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_cti",
                "SI": "psv_coresight_a720_cti",
                "SS": "psv_coresight_a720_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V90": {
                "VT": "AC",
                "BA": "0x0000F0D10000",
                "HA": "0x0000F0D1FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_A720_CTI_INT_psv_coresight_a720_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_cti",
                "SI": "psv_coresight_a720_cti",
                "SS": "psv_coresight_a720_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V91": {
                "VT": "AC",
                "BA": "0x0000F0D10000",
                "HA": "0x0000F0D1FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_A720_CTI_INT_psv_coresight_a720_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_cti",
                "SI": "psv_coresight_a720_cti",
                "SS": "psv_coresight_a720_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V92": {
                "VT": "AC",
                "BA": "0xF0D10000",
                "HA": "0xF0D1FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_A720_CTI_INT_psv_coresight_a720_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_cti",
                "SI": "psv_coresight_a720_cti",
                "SS": "psv_coresight_a720_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V93": {
                "VT": "AC",
                "BA": "0xF0D10000",
                "HA": "0xF0D1FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_A720_CTI_INT_psv_coresight_a720_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_cti",
                "SI": "psv_coresight_a720_cti",
                "SS": "psv_coresight_a720_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V94": {
                "VT": "AC",
                "BA": "0xF0D10000",
                "HA": "0xF0D1FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_A720_CTI_INT_psv_coresight_a720_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_cti",
                "SI": "psv_coresight_a720_cti",
                "SS": "psv_coresight_a720_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V95": {
                "VT": "AC",
                "BA": "0xF0D10000",
                "HA": "0xF0D1FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_A720_CTI_INT_psv_coresight_a720_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_cti",
                "SI": "psv_coresight_a720_cti",
                "SS": "psv_coresight_a720_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V96": {
                "VT": "AC",
                "BA": "0xF0D20000",
                "HA": "0xF0D2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_A720_PMU_INT_psv_coresight_a720_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_pmu",
                "SI": "psv_coresight_a720_pmu",
                "SS": "psv_coresight_a720_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V97": {
                "VT": "AC",
                "BA": "0x0000F0D20000",
                "HA": "0x0000F0D2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_A720_PMU_INT_psv_coresight_a720_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_pmu",
                "SI": "psv_coresight_a720_pmu",
                "SS": "psv_coresight_a720_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V98": {
                "VT": "AC",
                "BA": "0x0000F0D20000",
                "HA": "0x0000F0D2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_A720_PMU_INT_psv_coresight_a720_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_pmu",
                "SI": "psv_coresight_a720_pmu",
                "SS": "psv_coresight_a720_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V99": {
                "VT": "AC",
                "BA": "0xF0D20000",
                "HA": "0xF0D2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_A720_PMU_INT_psv_coresight_a720_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_pmu",
                "SI": "psv_coresight_a720_pmu",
                "SS": "psv_coresight_a720_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V100": {
                "VT": "AC",
                "BA": "0xF0D20000",
                "HA": "0xF0D2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_A720_PMU_INT_psv_coresight_a720_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_pmu",
                "SI": "psv_coresight_a720_pmu",
                "SS": "psv_coresight_a720_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V101": {
                "VT": "AC",
                "BA": "0xF0D20000",
                "HA": "0xF0D2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_A720_PMU_INT_psv_coresight_a720_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_pmu",
                "SI": "psv_coresight_a720_pmu",
                "SS": "psv_coresight_a720_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V102": {
                "VT": "AC",
                "BA": "0xF0D20000",
                "HA": "0xF0D2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_A720_PMU_INT_psv_coresight_a720_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_pmu",
                "SI": "psv_coresight_a720_pmu",
                "SS": "psv_coresight_a720_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V103": {
                "VT": "AC",
                "BA": "0xF0D30000",
                "HA": "0xF0D3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_A720_ETM_INT_psv_coresight_a720_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_etm",
                "SI": "psv_coresight_a720_etm",
                "SS": "psv_coresight_a720_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V104": {
                "VT": "AC",
                "BA": "0x0000F0D30000",
                "HA": "0x0000F0D3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_A720_ETM_INT_psv_coresight_a720_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_etm",
                "SI": "psv_coresight_a720_etm",
                "SS": "psv_coresight_a720_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V105": {
                "VT": "AC",
                "BA": "0x0000F0D30000",
                "HA": "0x0000F0D3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_A720_ETM_INT_psv_coresight_a720_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_etm",
                "SI": "psv_coresight_a720_etm",
                "SS": "psv_coresight_a720_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V106": {
                "VT": "AC",
                "BA": "0xF0D30000",
                "HA": "0xF0D3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_A720_ETM_INT_psv_coresight_a720_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_etm",
                "SI": "psv_coresight_a720_etm",
                "SS": "psv_coresight_a720_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V107": {
                "VT": "AC",
                "BA": "0xF0D30000",
                "HA": "0xF0D3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_A720_ETM_INT_psv_coresight_a720_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_etm",
                "SI": "psv_coresight_a720_etm",
                "SS": "psv_coresight_a720_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V108": {
                "VT": "AC",
                "BA": "0xF0D30000",
                "HA": "0xF0D3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_A720_ETM_INT_psv_coresight_a720_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_etm",
                "SI": "psv_coresight_a720_etm",
                "SS": "psv_coresight_a720_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V109": {
                "VT": "AC",
                "BA": "0xF0D30000",
                "HA": "0xF0D3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_A720_ETM_INT_psv_coresight_a720_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_etm",
                "SI": "psv_coresight_a720_etm",
                "SS": "psv_coresight_a720_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V110": {
                "VT": "AC",
                "BA": "0xF0D40000",
                "HA": "0xF0D4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_A721_DBG_INT_psv_coresight_a721_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_dbg",
                "SI": "psv_coresight_a721_dbg",
                "SS": "psv_coresight_a721_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V111": {
                "VT": "AC",
                "BA": "0x0000F0D40000",
                "HA": "0x0000F0D4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_A721_DBG_INT_psv_coresight_a721_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_dbg",
                "SI": "psv_coresight_a721_dbg",
                "SS": "psv_coresight_a721_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V112": {
                "VT": "AC",
                "BA": "0x0000F0D40000",
                "HA": "0x0000F0D4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_A721_DBG_INT_psv_coresight_a721_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_dbg",
                "SI": "psv_coresight_a721_dbg",
                "SS": "psv_coresight_a721_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V113": {
                "VT": "AC",
                "BA": "0xF0D40000",
                "HA": "0xF0D4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_A721_DBG_INT_psv_coresight_a721_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_dbg",
                "SI": "psv_coresight_a721_dbg",
                "SS": "psv_coresight_a721_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V114": {
                "VT": "AC",
                "BA": "0xF0D40000",
                "HA": "0xF0D4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_A721_DBG_INT_psv_coresight_a721_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_dbg",
                "SI": "psv_coresight_a721_dbg",
                "SS": "psv_coresight_a721_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V115": {
                "VT": "AC",
                "BA": "0xF0D40000",
                "HA": "0xF0D4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_A721_DBG_INT_psv_coresight_a721_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_dbg",
                "SI": "psv_coresight_a721_dbg",
                "SS": "psv_coresight_a721_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V116": {
                "VT": "AC",
                "BA": "0xF0D40000",
                "HA": "0xF0D4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_A721_DBG_INT_psv_coresight_a721_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_dbg",
                "SI": "psv_coresight_a721_dbg",
                "SS": "psv_coresight_a721_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V117": {
                "VT": "AC",
                "BA": "0xF0D50000",
                "HA": "0xF0D5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_A721_CTI_INT_psv_coresight_a721_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_cti",
                "SI": "psv_coresight_a721_cti",
                "SS": "psv_coresight_a721_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V118": {
                "VT": "AC",
                "BA": "0x0000F0D50000",
                "HA": "0x0000F0D5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_A721_CTI_INT_psv_coresight_a721_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_cti",
                "SI": "psv_coresight_a721_cti",
                "SS": "psv_coresight_a721_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V119": {
                "VT": "AC",
                "BA": "0x0000F0D50000",
                "HA": "0x0000F0D5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_A721_CTI_INT_psv_coresight_a721_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_cti",
                "SI": "psv_coresight_a721_cti",
                "SS": "psv_coresight_a721_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V120": {
                "VT": "AC",
                "BA": "0xF0D50000",
                "HA": "0xF0D5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_A721_CTI_INT_psv_coresight_a721_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_cti",
                "SI": "psv_coresight_a721_cti",
                "SS": "psv_coresight_a721_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V121": {
                "VT": "AC",
                "BA": "0xF0D50000",
                "HA": "0xF0D5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_A721_CTI_INT_psv_coresight_a721_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_cti",
                "SI": "psv_coresight_a721_cti",
                "SS": "psv_coresight_a721_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V122": {
                "VT": "AC",
                "BA": "0xF0D50000",
                "HA": "0xF0D5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_A721_CTI_INT_psv_coresight_a721_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_cti",
                "SI": "psv_coresight_a721_cti",
                "SS": "psv_coresight_a721_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V123": {
                "VT": "AC",
                "BA": "0xF0D50000",
                "HA": "0xF0D5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_A721_CTI_INT_psv_coresight_a721_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_cti",
                "SI": "psv_coresight_a721_cti",
                "SS": "psv_coresight_a721_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V124": {
                "VT": "AC",
                "BA": "0xF0D60000",
                "HA": "0xF0D6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_A721_PMU_INT_psv_coresight_a721_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_pmu",
                "SI": "psv_coresight_a721_pmu",
                "SS": "psv_coresight_a721_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V125": {
                "VT": "AC",
                "BA": "0x0000F0D60000",
                "HA": "0x0000F0D6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_A721_PMU_INT_psv_coresight_a721_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_pmu",
                "SI": "psv_coresight_a721_pmu",
                "SS": "psv_coresight_a721_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V126": {
                "VT": "AC",
                "BA": "0x0000F0D60000",
                "HA": "0x0000F0D6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_A721_PMU_INT_psv_coresight_a721_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_pmu",
                "SI": "psv_coresight_a721_pmu",
                "SS": "psv_coresight_a721_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V127": {
                "VT": "AC",
                "BA": "0xF0D60000",
                "HA": "0xF0D6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_A721_PMU_INT_psv_coresight_a721_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_pmu",
                "SI": "psv_coresight_a721_pmu",
                "SS": "psv_coresight_a721_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V128": {
                "VT": "AC",
                "BA": "0xF0D60000",
                "HA": "0xF0D6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_A721_PMU_INT_psv_coresight_a721_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_pmu",
                "SI": "psv_coresight_a721_pmu",
                "SS": "psv_coresight_a721_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V129": {
                "VT": "AC",
                "BA": "0xF0D60000",
                "HA": "0xF0D6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_A721_PMU_INT_psv_coresight_a721_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_pmu",
                "SI": "psv_coresight_a721_pmu",
                "SS": "psv_coresight_a721_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V130": {
                "VT": "AC",
                "BA": "0xF0D60000",
                "HA": "0xF0D6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_A721_PMU_INT_psv_coresight_a721_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_pmu",
                "SI": "psv_coresight_a721_pmu",
                "SS": "psv_coresight_a721_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V131": {
                "VT": "AC",
                "BA": "0xF0D70000",
                "HA": "0xF0D7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_A721_ETM_INT_psv_coresight_a721_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_etm",
                "SI": "psv_coresight_a721_etm",
                "SS": "psv_coresight_a721_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V132": {
                "VT": "AC",
                "BA": "0x0000F0D70000",
                "HA": "0x0000F0D7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_A721_ETM_INT_psv_coresight_a721_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_etm",
                "SI": "psv_coresight_a721_etm",
                "SS": "psv_coresight_a721_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V133": {
                "VT": "AC",
                "BA": "0x0000F0D70000",
                "HA": "0x0000F0D7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_A721_ETM_INT_psv_coresight_a721_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_etm",
                "SI": "psv_coresight_a721_etm",
                "SS": "psv_coresight_a721_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V134": {
                "VT": "AC",
                "BA": "0xF0D70000",
                "HA": "0xF0D7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_A721_ETM_INT_psv_coresight_a721_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_etm",
                "SI": "psv_coresight_a721_etm",
                "SS": "psv_coresight_a721_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V135": {
                "VT": "AC",
                "BA": "0xF0D70000",
                "HA": "0xF0D7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_A721_ETM_INT_psv_coresight_a721_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_etm",
                "SI": "psv_coresight_a721_etm",
                "SS": "psv_coresight_a721_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V136": {
                "VT": "AC",
                "BA": "0xF0D70000",
                "HA": "0xF0D7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_A721_ETM_INT_psv_coresight_a721_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_etm",
                "SI": "psv_coresight_a721_etm",
                "SS": "psv_coresight_a721_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V137": {
                "VT": "AC",
                "BA": "0xF0D70000",
                "HA": "0xF0D7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_A721_ETM_INT_psv_coresight_a721_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_etm",
                "SI": "psv_coresight_a721_etm",
                "SS": "psv_coresight_a721_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V138": {
                "VT": "AC",
                "BA": "0xF0F00000",
                "HA": "0xF0F0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_CPM_ROM_INT_psv_coresight_cpm_rom",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_rom",
                "SI": "psv_coresight_cpm_rom",
                "SS": "psv_coresight_cpm_rom",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V139": {
                "VT": "AC",
                "BA": "0x0000F0F00000",
                "HA": "0x0000F0F0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_CPM_ROM_INT_psv_coresight_cpm_rom",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_rom",
                "SI": "psv_coresight_cpm_rom",
                "SS": "psv_coresight_cpm_rom",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V140": {
                "VT": "AC",
                "BA": "0x0000F0F00000",
                "HA": "0x0000F0F0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_CPM_ROM_INT_psv_coresight_cpm_rom",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_rom",
                "SI": "psv_coresight_cpm_rom",
                "SS": "psv_coresight_cpm_rom",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V141": {
                "VT": "AC",
                "BA": "0xF0F00000",
                "HA": "0xF0F0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_CPM_ROM_INT_psv_coresight_cpm_rom",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_rom",
                "SI": "psv_coresight_cpm_rom",
                "SS": "psv_coresight_cpm_rom",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V142": {
                "VT": "AC",
                "BA": "0xF0F00000",
                "HA": "0xF0F0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_CPM_ROM_INT_psv_coresight_cpm_rom",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_rom",
                "SI": "psv_coresight_cpm_rom",
                "SS": "psv_coresight_cpm_rom",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V143": {
                "VT": "AC",
                "BA": "0xF0F00000",
                "HA": "0xF0F0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_CPM_ROM_INT_psv_coresight_cpm_rom",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_rom",
                "SI": "psv_coresight_cpm_rom",
                "SS": "psv_coresight_cpm_rom",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V144": {
                "VT": "AC",
                "BA": "0xF0F00000",
                "HA": "0xF0F0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_CPM_ROM_INT_psv_coresight_cpm_rom",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_rom",
                "SI": "psv_coresight_cpm_rom",
                "SS": "psv_coresight_cpm_rom",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V145": {
                "VT": "AC",
                "BA": "0xF0F20000",
                "HA": "0xF0F2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_CPM_FUN_INT_psv_coresight_cpm_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_fun",
                "SI": "psv_coresight_cpm_fun",
                "SS": "psv_coresight_cpm_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V146": {
                "VT": "AC",
                "BA": "0x0000F0F20000",
                "HA": "0x0000F0F2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_CPM_FUN_INT_psv_coresight_cpm_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_fun",
                "SI": "psv_coresight_cpm_fun",
                "SS": "psv_coresight_cpm_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V147": {
                "VT": "AC",
                "BA": "0x0000F0F20000",
                "HA": "0x0000F0F2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_CPM_FUN_INT_psv_coresight_cpm_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_fun",
                "SI": "psv_coresight_cpm_fun",
                "SS": "psv_coresight_cpm_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V148": {
                "VT": "AC",
                "BA": "0xF0F20000",
                "HA": "0xF0F2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_CPM_FUN_INT_psv_coresight_cpm_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_fun",
                "SI": "psv_coresight_cpm_fun",
                "SS": "psv_coresight_cpm_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V149": {
                "VT": "AC",
                "BA": "0xF0F20000",
                "HA": "0xF0F2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_CPM_FUN_INT_psv_coresight_cpm_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_fun",
                "SI": "psv_coresight_cpm_fun",
                "SS": "psv_coresight_cpm_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V150": {
                "VT": "AC",
                "BA": "0xF0F20000",
                "HA": "0xF0F2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_CPM_FUN_INT_psv_coresight_cpm_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_fun",
                "SI": "psv_coresight_cpm_fun",
                "SS": "psv_coresight_cpm_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V151": {
                "VT": "AC",
                "BA": "0xF0F20000",
                "HA": "0xF0F2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_CPM_FUN_INT_psv_coresight_cpm_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_fun",
                "SI": "psv_coresight_cpm_fun",
                "SS": "psv_coresight_cpm_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V152": {
                "VT": "AC",
                "BA": "0xF0F40000",
                "HA": "0xF0F4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_CPM_ELA2A_INT_psv_coresight_cpm_ela2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2a",
                "SI": "psv_coresight_cpm_ela2a",
                "SS": "psv_coresight_cpm_ela2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V153": {
                "VT": "AC",
                "BA": "0x0000F0F40000",
                "HA": "0x0000F0F4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_CPM_ELA2A_INT_psv_coresight_cpm_ela2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2a",
                "SI": "psv_coresight_cpm_ela2a",
                "SS": "psv_coresight_cpm_ela2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V154": {
                "VT": "AC",
                "BA": "0x0000F0F40000",
                "HA": "0x0000F0F4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_CPM_ELA2A_INT_psv_coresight_cpm_ela2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2a",
                "SI": "psv_coresight_cpm_ela2a",
                "SS": "psv_coresight_cpm_ela2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V155": {
                "VT": "AC",
                "BA": "0xF0F40000",
                "HA": "0xF0F4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_CPM_ELA2A_INT_psv_coresight_cpm_ela2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2a",
                "SI": "psv_coresight_cpm_ela2a",
                "SS": "psv_coresight_cpm_ela2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V156": {
                "VT": "AC",
                "BA": "0xF0F40000",
                "HA": "0xF0F4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_CPM_ELA2A_INT_psv_coresight_cpm_ela2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2a",
                "SI": "psv_coresight_cpm_ela2a",
                "SS": "psv_coresight_cpm_ela2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V157": {
                "VT": "AC",
                "BA": "0xF0F40000",
                "HA": "0xF0F4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_CPM_ELA2A_INT_psv_coresight_cpm_ela2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2a",
                "SI": "psv_coresight_cpm_ela2a",
                "SS": "psv_coresight_cpm_ela2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V158": {
                "VT": "AC",
                "BA": "0xF0F40000",
                "HA": "0xF0F4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_CPM_ELA2A_INT_psv_coresight_cpm_ela2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2a",
                "SI": "psv_coresight_cpm_ela2a",
                "SS": "psv_coresight_cpm_ela2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V159": {
                "VT": "AC",
                "BA": "0xF0F50000",
                "HA": "0xF0F5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_CPM_ELA2B_INT_psv_coresight_cpm_ela2b",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2b",
                "SI": "psv_coresight_cpm_ela2b",
                "SS": "psv_coresight_cpm_ela2b",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V160": {
                "VT": "AC",
                "BA": "0x0000F0F50000",
                "HA": "0x0000F0F5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_CPM_ELA2B_INT_psv_coresight_cpm_ela2b",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2b",
                "SI": "psv_coresight_cpm_ela2b",
                "SS": "psv_coresight_cpm_ela2b",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V161": {
                "VT": "AC",
                "BA": "0x0000F0F50000",
                "HA": "0x0000F0F5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_CPM_ELA2B_INT_psv_coresight_cpm_ela2b",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2b",
                "SI": "psv_coresight_cpm_ela2b",
                "SS": "psv_coresight_cpm_ela2b",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V162": {
                "VT": "AC",
                "BA": "0xF0F50000",
                "HA": "0xF0F5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_CPM_ELA2B_INT_psv_coresight_cpm_ela2b",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2b",
                "SI": "psv_coresight_cpm_ela2b",
                "SS": "psv_coresight_cpm_ela2b",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V163": {
                "VT": "AC",
                "BA": "0xF0F50000",
                "HA": "0xF0F5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_CPM_ELA2B_INT_psv_coresight_cpm_ela2b",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2b",
                "SI": "psv_coresight_cpm_ela2b",
                "SS": "psv_coresight_cpm_ela2b",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V164": {
                "VT": "AC",
                "BA": "0xF0F50000",
                "HA": "0xF0F5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_CPM_ELA2B_INT_psv_coresight_cpm_ela2b",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2b",
                "SI": "psv_coresight_cpm_ela2b",
                "SS": "psv_coresight_cpm_ela2b",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V165": {
                "VT": "AC",
                "BA": "0xF0F50000",
                "HA": "0xF0F5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_CPM_ELA2B_INT_psv_coresight_cpm_ela2b",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2b",
                "SI": "psv_coresight_cpm_ela2b",
                "SS": "psv_coresight_cpm_ela2b",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V166": {
                "VT": "AC",
                "BA": "0xF0F60000",
                "HA": "0xF0F6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_CPM_ELA2C_INT_psv_coresight_cpm_ela2c",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2c",
                "SI": "psv_coresight_cpm_ela2c",
                "SS": "psv_coresight_cpm_ela2c",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V167": {
                "VT": "AC",
                "BA": "0x0000F0F60000",
                "HA": "0x0000F0F6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_CPM_ELA2C_INT_psv_coresight_cpm_ela2c",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2c",
                "SI": "psv_coresight_cpm_ela2c",
                "SS": "psv_coresight_cpm_ela2c",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V168": {
                "VT": "AC",
                "BA": "0x0000F0F60000",
                "HA": "0x0000F0F6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_CPM_ELA2C_INT_psv_coresight_cpm_ela2c",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2c",
                "SI": "psv_coresight_cpm_ela2c",
                "SS": "psv_coresight_cpm_ela2c",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V169": {
                "VT": "AC",
                "BA": "0xF0F60000",
                "HA": "0xF0F6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_CPM_ELA2C_INT_psv_coresight_cpm_ela2c",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2c",
                "SI": "psv_coresight_cpm_ela2c",
                "SS": "psv_coresight_cpm_ela2c",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V170": {
                "VT": "AC",
                "BA": "0xF0F60000",
                "HA": "0xF0F6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_CPM_ELA2C_INT_psv_coresight_cpm_ela2c",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2c",
                "SI": "psv_coresight_cpm_ela2c",
                "SS": "psv_coresight_cpm_ela2c",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V171": {
                "VT": "AC",
                "BA": "0xF0F60000",
                "HA": "0xF0F6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_CPM_ELA2C_INT_psv_coresight_cpm_ela2c",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2c",
                "SI": "psv_coresight_cpm_ela2c",
                "SS": "psv_coresight_cpm_ela2c",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V172": {
                "VT": "AC",
                "BA": "0xF0F60000",
                "HA": "0xF0F6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_CPM_ELA2C_INT_psv_coresight_cpm_ela2c",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2c",
                "SI": "psv_coresight_cpm_ela2c",
                "SS": "psv_coresight_cpm_ela2c",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V173": {
                "VT": "AC",
                "BA": "0xF0F70000",
                "HA": "0xF0F7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_CPM_ELA2D_INT_psv_coresight_cpm_ela2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2d",
                "SI": "psv_coresight_cpm_ela2d",
                "SS": "psv_coresight_cpm_ela2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V174": {
                "VT": "AC",
                "BA": "0x0000F0F70000",
                "HA": "0x0000F0F7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_CPM_ELA2D_INT_psv_coresight_cpm_ela2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2d",
                "SI": "psv_coresight_cpm_ela2d",
                "SS": "psv_coresight_cpm_ela2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V175": {
                "VT": "AC",
                "BA": "0x0000F0F70000",
                "HA": "0x0000F0F7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_CPM_ELA2D_INT_psv_coresight_cpm_ela2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2d",
                "SI": "psv_coresight_cpm_ela2d",
                "SS": "psv_coresight_cpm_ela2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V176": {
                "VT": "AC",
                "BA": "0xF0F70000",
                "HA": "0xF0F7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_CPM_ELA2D_INT_psv_coresight_cpm_ela2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2d",
                "SI": "psv_coresight_cpm_ela2d",
                "SS": "psv_coresight_cpm_ela2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V177": {
                "VT": "AC",
                "BA": "0xF0F70000",
                "HA": "0xF0F7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_CPM_ELA2D_INT_psv_coresight_cpm_ela2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2d",
                "SI": "psv_coresight_cpm_ela2d",
                "SS": "psv_coresight_cpm_ela2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V178": {
                "VT": "AC",
                "BA": "0xF0F70000",
                "HA": "0xF0F7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_CPM_ELA2D_INT_psv_coresight_cpm_ela2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2d",
                "SI": "psv_coresight_cpm_ela2d",
                "SS": "psv_coresight_cpm_ela2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V179": {
                "VT": "AC",
                "BA": "0xF0F70000",
                "HA": "0xF0F7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_CPM_ELA2D_INT_psv_coresight_cpm_ela2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2d",
                "SI": "psv_coresight_cpm_ela2d",
                "SS": "psv_coresight_cpm_ela2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V180": {
                "VT": "AC",
                "BA": "0xF0F80000",
                "HA": "0xF0F8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_CPM_ATM_INT_psv_coresight_cpm_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_atm",
                "SI": "psv_coresight_cpm_atm",
                "SS": "psv_coresight_cpm_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V181": {
                "VT": "AC",
                "BA": "0x0000F0F80000",
                "HA": "0x0000F0F8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_CPM_ATM_INT_psv_coresight_cpm_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_atm",
                "SI": "psv_coresight_cpm_atm",
                "SS": "psv_coresight_cpm_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V182": {
                "VT": "AC",
                "BA": "0x0000F0F80000",
                "HA": "0x0000F0F8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_CPM_ATM_INT_psv_coresight_cpm_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_atm",
                "SI": "psv_coresight_cpm_atm",
                "SS": "psv_coresight_cpm_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V183": {
                "VT": "AC",
                "BA": "0xF0F80000",
                "HA": "0xF0F8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_CPM_ATM_INT_psv_coresight_cpm_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_atm",
                "SI": "psv_coresight_cpm_atm",
                "SS": "psv_coresight_cpm_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V184": {
                "VT": "AC",
                "BA": "0xF0F80000",
                "HA": "0xF0F8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_CPM_ATM_INT_psv_coresight_cpm_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_atm",
                "SI": "psv_coresight_cpm_atm",
                "SS": "psv_coresight_cpm_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V185": {
                "VT": "AC",
                "BA": "0xF0F80000",
                "HA": "0xF0F8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_CPM_ATM_INT_psv_coresight_cpm_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_atm",
                "SI": "psv_coresight_cpm_atm",
                "SS": "psv_coresight_cpm_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V186": {
                "VT": "AC",
                "BA": "0xF0F80000",
                "HA": "0xF0F8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_CPM_ATM_INT_psv_coresight_cpm_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_atm",
                "SI": "psv_coresight_cpm_atm",
                "SS": "psv_coresight_cpm_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V187": {
                "VT": "AC",
                "BA": "0xF0FA0000",
                "HA": "0xF0FAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_CPM_CTI2A_INT_psv_coresight_cpm_cti2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2a",
                "SI": "psv_coresight_cpm_cti2a",
                "SS": "psv_coresight_cpm_cti2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V188": {
                "VT": "AC",
                "BA": "0x0000F0FA0000",
                "HA": "0x0000F0FAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_CPM_CTI2A_INT_psv_coresight_cpm_cti2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2a",
                "SI": "psv_coresight_cpm_cti2a",
                "SS": "psv_coresight_cpm_cti2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V189": {
                "VT": "AC",
                "BA": "0x0000F0FA0000",
                "HA": "0x0000F0FAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_CPM_CTI2A_INT_psv_coresight_cpm_cti2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2a",
                "SI": "psv_coresight_cpm_cti2a",
                "SS": "psv_coresight_cpm_cti2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V190": {
                "VT": "AC",
                "BA": "0xF0FA0000",
                "HA": "0xF0FAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_CPM_CTI2A_INT_psv_coresight_cpm_cti2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2a",
                "SI": "psv_coresight_cpm_cti2a",
                "SS": "psv_coresight_cpm_cti2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V191": {
                "VT": "AC",
                "BA": "0xF0FA0000",
                "HA": "0xF0FAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_CPM_CTI2A_INT_psv_coresight_cpm_cti2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2a",
                "SI": "psv_coresight_cpm_cti2a",
                "SS": "psv_coresight_cpm_cti2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V192": {
                "VT": "AC",
                "BA": "0xF0FA0000",
                "HA": "0xF0FAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_CPM_CTI2A_INT_psv_coresight_cpm_cti2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2a",
                "SI": "psv_coresight_cpm_cti2a",
                "SS": "psv_coresight_cpm_cti2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V193": {
                "VT": "AC",
                "BA": "0xF0FA0000",
                "HA": "0xF0FAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_CPM_CTI2A_INT_psv_coresight_cpm_cti2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2a",
                "SI": "psv_coresight_cpm_cti2a",
                "SS": "psv_coresight_cpm_cti2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V194": {
                "VT": "AC",
                "BA": "0xF0FD0000",
                "HA": "0xF0FDFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_CPM_CTI2D_INT_psv_coresight_cpm_cti2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2d",
                "SI": "psv_coresight_cpm_cti2d",
                "SS": "psv_coresight_cpm_cti2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V195": {
                "VT": "AC",
                "BA": "0x0000F0FD0000",
                "HA": "0x0000F0FDFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_CPM_CTI2D_INT_psv_coresight_cpm_cti2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2d",
                "SI": "psv_coresight_cpm_cti2d",
                "SS": "psv_coresight_cpm_cti2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V196": {
                "VT": "AC",
                "BA": "0x0000F0FD0000",
                "HA": "0x0000F0FDFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_CPM_CTI2D_INT_psv_coresight_cpm_cti2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2d",
                "SI": "psv_coresight_cpm_cti2d",
                "SS": "psv_coresight_cpm_cti2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V197": {
                "VT": "AC",
                "BA": "0xF0FD0000",
                "HA": "0xF0FDFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_CPM_CTI2D_INT_psv_coresight_cpm_cti2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2d",
                "SI": "psv_coresight_cpm_cti2d",
                "SS": "psv_coresight_cpm_cti2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V198": {
                "VT": "AC",
                "BA": "0xF0FD0000",
                "HA": "0xF0FDFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_CPM_CTI2D_INT_psv_coresight_cpm_cti2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2d",
                "SI": "psv_coresight_cpm_cti2d",
                "SS": "psv_coresight_cpm_cti2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V199": {
                "VT": "AC",
                "BA": "0xF0FD0000",
                "HA": "0xF0FDFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_CPM_CTI2D_INT_psv_coresight_cpm_cti2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2d",
                "SI": "psv_coresight_cpm_cti2d",
                "SS": "psv_coresight_cpm_cti2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V200": {
                "VT": "AC",
                "BA": "0xF0FD0000",
                "HA": "0xF0FDFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_CPM_CTI2D_INT_psv_coresight_cpm_cti2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2d",
                "SI": "psv_coresight_cpm_cti2d",
                "SS": "psv_coresight_cpm_cti2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V201": {
                "VT": "AC",
                "BA": "0xF1110000",
                "HA": "0xF115FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_GLOBAL_INT_psv_pmc_global_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_global_0",
                "SI": "psv_pmc_global_0",
                "SS": "psv_pmc_global_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V202": {
                "VT": "AC",
                "BA": "0x0000F1110000",
                "HA": "0x0000F115FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_GLOBAL_INT_psv_pmc_global_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_global_0",
                "SI": "psv_pmc_global_0",
                "SS": "psv_pmc_global_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V203": {
                "VT": "AC",
                "BA": "0x0000F1110000",
                "HA": "0x0000F115FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_GLOBAL_INT_psv_pmc_global_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_global_0",
                "SI": "psv_pmc_global_0",
                "SS": "psv_pmc_global_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V204": {
                "VT": "AC",
                "BA": "0xF1110000",
                "HA": "0xF115FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_GLOBAL_INT_psv_pmc_global_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_global_0",
                "SI": "psv_pmc_global_0",
                "SS": "psv_pmc_global_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V205": {
                "VT": "AC",
                "BA": "0xF1110000",
                "HA": "0xF115FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_GLOBAL_INT_psv_pmc_global_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_global_0",
                "SI": "psv_pmc_global_0",
                "SS": "psv_pmc_global_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V206": {
                "VT": "AC",
                "BA": "0xF1110000",
                "HA": "0xF115FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_GLOBAL_INT_psv_pmc_global_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_global_0",
                "SI": "psv_pmc_global_0",
                "SS": "psv_pmc_global_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V207": {
                "VT": "AC",
                "BA": "0xF1110000",
                "HA": "0xF115FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_GLOBAL_INT_psv_pmc_global_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_global_0",
                "SI": "psv_pmc_global_0",
                "SS": "psv_pmc_global_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V208": {
                "VT": "AC",
                "BA": "0xF11C0000",
                "HA": "0xF11CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_DMA0_INT_psv_pmc_dma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_0",
                "SI": "psv_pmc_dma_0",
                "SS": "psv_pmc_dma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V209": {
                "VT": "AC",
                "BA": "0x0000F11C0000",
                "HA": "0x0000F11CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_DMA0_INT_psv_pmc_dma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_0",
                "SI": "psv_pmc_dma_0",
                "SS": "psv_pmc_dma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V210": {
                "VT": "AC",
                "BA": "0x0000F11C0000",
                "HA": "0x0000F11CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_DMA0_INT_psv_pmc_dma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_0",
                "SI": "psv_pmc_dma_0",
                "SS": "psv_pmc_dma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V211": {
                "VT": "AC",
                "BA": "0xF11C0000",
                "HA": "0xF11CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_DMA0_INT_psv_pmc_dma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_0",
                "SI": "psv_pmc_dma_0",
                "SS": "psv_pmc_dma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V212": {
                "VT": "AC",
                "BA": "0xF11C0000",
                "HA": "0xF11CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_DMA0_INT_psv_pmc_dma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_0",
                "SI": "psv_pmc_dma_0",
                "SS": "psv_pmc_dma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V213": {
                "VT": "AC",
                "BA": "0xF11C0000",
                "HA": "0xF11CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_DMA0_INT_psv_pmc_dma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_0",
                "SI": "psv_pmc_dma_0",
                "SS": "psv_pmc_dma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V214": {
                "VT": "AC",
                "BA": "0xF11C0000",
                "HA": "0xF11CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_DMA0_INT_psv_pmc_dma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_0",
                "SI": "psv_pmc_dma_0",
                "SS": "psv_pmc_dma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V215": {
                "VT": "AC",
                "BA": "0xF11D0000",
                "HA": "0xF11DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_DMA1_INT_psv_pmc_dma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_1",
                "SI": "psv_pmc_dma_1",
                "SS": "psv_pmc_dma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V216": {
                "VT": "AC",
                "BA": "0x0000F11D0000",
                "HA": "0x0000F11DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_DMA1_INT_psv_pmc_dma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_1",
                "SI": "psv_pmc_dma_1",
                "SS": "psv_pmc_dma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V217": {
                "VT": "AC",
                "BA": "0x0000F11D0000",
                "HA": "0x0000F11DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_DMA1_INT_psv_pmc_dma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_1",
                "SI": "psv_pmc_dma_1",
                "SS": "psv_pmc_dma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V218": {
                "VT": "AC",
                "BA": "0xF11D0000",
                "HA": "0xF11DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_DMA1_INT_psv_pmc_dma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_1",
                "SI": "psv_pmc_dma_1",
                "SS": "psv_pmc_dma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V219": {
                "VT": "AC",
                "BA": "0xF11D0000",
                "HA": "0xF11DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_DMA1_INT_psv_pmc_dma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_1",
                "SI": "psv_pmc_dma_1",
                "SS": "psv_pmc_dma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V220": {
                "VT": "AC",
                "BA": "0xF11D0000",
                "HA": "0xF11DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_DMA1_INT_psv_pmc_dma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_1",
                "SI": "psv_pmc_dma_1",
                "SS": "psv_pmc_dma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V221": {
                "VT": "AC",
                "BA": "0xF11D0000",
                "HA": "0xF11DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_DMA1_INT_psv_pmc_dma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_1",
                "SI": "psv_pmc_dma_1",
                "SS": "psv_pmc_dma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V222": {
                "VT": "AC",
                "BA": "0xF11E0000",
                "HA": "0xF11EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_AES_INT_psv_pmc_aes",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_aes",
                "SI": "psv_pmc_aes",
                "SS": "psv_pmc_aes",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V223": {
                "VT": "AC",
                "BA": "0x0000F11E0000",
                "HA": "0x0000F11EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_AES_INT_psv_pmc_aes",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_aes",
                "SI": "psv_pmc_aes",
                "SS": "psv_pmc_aes",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V224": {
                "VT": "AC",
                "BA": "0x0000F11E0000",
                "HA": "0x0000F11EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_AES_INT_psv_pmc_aes",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_aes",
                "SI": "psv_pmc_aes",
                "SS": "psv_pmc_aes",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V225": {
                "VT": "AC",
                "BA": "0xF11E0000",
                "HA": "0xF11EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_AES_INT_psv_pmc_aes",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_aes",
                "SI": "psv_pmc_aes",
                "SS": "psv_pmc_aes",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V226": {
                "VT": "AC",
                "BA": "0xF11E0000",
                "HA": "0xF11EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_AES_INT_psv_pmc_aes",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_aes",
                "SI": "psv_pmc_aes",
                "SS": "psv_pmc_aes",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V227": {
                "VT": "AC",
                "BA": "0xF11E0000",
                "HA": "0xF11EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_AES_INT_psv_pmc_aes",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_aes",
                "SI": "psv_pmc_aes",
                "SS": "psv_pmc_aes",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V228": {
                "VT": "AC",
                "BA": "0xF11E0000",
                "HA": "0xF11EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_AES_INT_psv_pmc_aes",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_aes",
                "SI": "psv_pmc_aes",
                "SS": "psv_pmc_aes",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V229": {
                "VT": "AC",
                "BA": "0xF11F0000",
                "HA": "0xF11FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_BBRAM_CTRL_INT_psv_pmc_bbram_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_bbram_ctrl",
                "SI": "psv_pmc_bbram_ctrl",
                "SS": "psv_pmc_bbram_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V230": {
                "VT": "AC",
                "BA": "0x0000F11F0000",
                "HA": "0x0000F11FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_BBRAM_CTRL_INT_psv_pmc_bbram_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_bbram_ctrl",
                "SI": "psv_pmc_bbram_ctrl",
                "SS": "psv_pmc_bbram_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V231": {
                "VT": "AC",
                "BA": "0x0000F11F0000",
                "HA": "0x0000F11FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_BBRAM_CTRL_INT_psv_pmc_bbram_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_bbram_ctrl",
                "SI": "psv_pmc_bbram_ctrl",
                "SS": "psv_pmc_bbram_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V232": {
                "VT": "AC",
                "BA": "0xF11F0000",
                "HA": "0xF11FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_BBRAM_CTRL_INT_psv_pmc_bbram_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_bbram_ctrl",
                "SI": "psv_pmc_bbram_ctrl",
                "SS": "psv_pmc_bbram_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V233": {
                "VT": "AC",
                "BA": "0xF11F0000",
                "HA": "0xF11FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_BBRAM_CTRL_INT_psv_pmc_bbram_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_bbram_ctrl",
                "SI": "psv_pmc_bbram_ctrl",
                "SS": "psv_pmc_bbram_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V234": {
                "VT": "AC",
                "BA": "0xF11F0000",
                "HA": "0xF11FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_BBRAM_CTRL_INT_psv_pmc_bbram_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_bbram_ctrl",
                "SI": "psv_pmc_bbram_ctrl",
                "SS": "psv_pmc_bbram_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V235": {
                "VT": "AC",
                "BA": "0xF11F0000",
                "HA": "0xF11FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_BBRAM_CTRL_INT_psv_pmc_bbram_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_bbram_ctrl",
                "SI": "psv_pmc_bbram_ctrl",
                "SS": "psv_pmc_bbram_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V236": {
                "VT": "AC",
                "BA": "0xF1200000",
                "HA": "0xF120FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_ECDSA_RSA_INT_psv_pmc_rsa",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rsa",
                "SI": "psv_pmc_rsa",
                "SS": "psv_pmc_rsa",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V237": {
                "VT": "AC",
                "BA": "0x0000F1200000",
                "HA": "0x0000F120FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_ECDSA_RSA_INT_psv_pmc_rsa",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rsa",
                "SI": "psv_pmc_rsa",
                "SS": "psv_pmc_rsa",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V238": {
                "VT": "AC",
                "BA": "0x0000F1200000",
                "HA": "0x0000F120FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_ECDSA_RSA_INT_psv_pmc_rsa",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rsa",
                "SI": "psv_pmc_rsa",
                "SS": "psv_pmc_rsa",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V239": {
                "VT": "AC",
                "BA": "0xF1200000",
                "HA": "0xF120FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_ECDSA_RSA_INT_psv_pmc_rsa",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rsa",
                "SI": "psv_pmc_rsa",
                "SS": "psv_pmc_rsa",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V240": {
                "VT": "AC",
                "BA": "0xF1200000",
                "HA": "0xF120FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_ECDSA_RSA_INT_psv_pmc_rsa",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rsa",
                "SI": "psv_pmc_rsa",
                "SS": "psv_pmc_rsa",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V241": {
                "VT": "AC",
                "BA": "0xF1200000",
                "HA": "0xF120FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_ECDSA_RSA_INT_psv_pmc_rsa",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rsa",
                "SI": "psv_pmc_rsa",
                "SS": "psv_pmc_rsa",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V242": {
                "VT": "AC",
                "BA": "0xF1200000",
                "HA": "0xF120FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_ECDSA_RSA_INT_psv_pmc_rsa",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rsa",
                "SI": "psv_pmc_rsa",
                "SS": "psv_pmc_rsa",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V243": {
                "VT": "AC",
                "BA": "0xF1210000",
                "HA": "0xF121FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_SHA3_INT_psv_pmc_sha",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sha",
                "SI": "psv_pmc_sha",
                "SS": "psv_pmc_sha",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V244": {
                "VT": "AC",
                "BA": "0x0000F1210000",
                "HA": "0x0000F121FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_SHA3_INT_psv_pmc_sha",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sha",
                "SI": "psv_pmc_sha",
                "SS": "psv_pmc_sha",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V245": {
                "VT": "AC",
                "BA": "0x0000F1210000",
                "HA": "0x0000F121FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_SHA3_INT_psv_pmc_sha",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sha",
                "SI": "psv_pmc_sha",
                "SS": "psv_pmc_sha",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V246": {
                "VT": "AC",
                "BA": "0xF1210000",
                "HA": "0xF121FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_SHA3_INT_psv_pmc_sha",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sha",
                "SI": "psv_pmc_sha",
                "SS": "psv_pmc_sha",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V247": {
                "VT": "AC",
                "BA": "0xF1210000",
                "HA": "0xF121FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_SHA3_INT_psv_pmc_sha",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sha",
                "SI": "psv_pmc_sha",
                "SS": "psv_pmc_sha",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V248": {
                "VT": "AC",
                "BA": "0xF1210000",
                "HA": "0xF121FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_SHA3_INT_psv_pmc_sha",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sha",
                "SI": "psv_pmc_sha",
                "SS": "psv_pmc_sha",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V249": {
                "VT": "AC",
                "BA": "0xF1210000",
                "HA": "0xF121FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_SHA3_INT_psv_pmc_sha",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sha",
                "SI": "psv_pmc_sha",
                "SS": "psv_pmc_sha",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V250": {
                "VT": "AC",
                "BA": "0xF1220000",
                "HA": "0xF122FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_SLAVE_BOOT_INT_psv_pmc_slave_boot",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot",
                "SI": "psv_pmc_slave_boot",
                "SS": "psv_pmc_slave_boot",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V251": {
                "VT": "AC",
                "BA": "0x0000F1220000",
                "HA": "0x0000F122FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_SLAVE_BOOT_INT_psv_pmc_slave_boot",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot",
                "SI": "psv_pmc_slave_boot",
                "SS": "psv_pmc_slave_boot",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V252": {
                "VT": "AC",
                "BA": "0x0000F1220000",
                "HA": "0x0000F122FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_SLAVE_BOOT_INT_psv_pmc_slave_boot",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot",
                "SI": "psv_pmc_slave_boot",
                "SS": "psv_pmc_slave_boot",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V253": {
                "VT": "AC",
                "BA": "0xF1220000",
                "HA": "0xF122FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_SLAVE_BOOT_INT_psv_pmc_slave_boot",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot",
                "SI": "psv_pmc_slave_boot",
                "SS": "psv_pmc_slave_boot",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V254": {
                "VT": "AC",
                "BA": "0xF1220000",
                "HA": "0xF122FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_SLAVE_BOOT_INT_psv_pmc_slave_boot",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot",
                "SI": "psv_pmc_slave_boot",
                "SS": "psv_pmc_slave_boot",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V255": {
                "VT": "AC",
                "BA": "0xF1220000",
                "HA": "0xF122FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_SLAVE_BOOT_INT_psv_pmc_slave_boot",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot",
                "SI": "psv_pmc_slave_boot",
                "SS": "psv_pmc_slave_boot",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V256": {
                "VT": "AC",
                "BA": "0xF1220000",
                "HA": "0xF122FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_SLAVE_BOOT_INT_psv_pmc_slave_boot",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot",
                "SI": "psv_pmc_slave_boot",
                "SS": "psv_pmc_slave_boot",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V257": {
                "VT": "AC",
                "BA": "0xF1230000",
                "HA": "0xF123FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PSV_PMC_TRNG_INT_psv_pmc_trng",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_trng",
                "SI": "psv_pmc_trng",
                "SS": "psv_pmc_trng",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V258": {
                "VT": "AC",
                "BA": "0x0000F1230000",
                "HA": "0x0000F123FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PSV_PMC_TRNG_INT_psv_pmc_trng",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_trng",
                "SI": "psv_pmc_trng",
                "SS": "psv_pmc_trng",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V259": {
                "VT": "AC",
                "BA": "0x0000F1230000",
                "HA": "0x0000F123FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PSV_PMC_TRNG_INT_psv_pmc_trng",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_trng",
                "SI": "psv_pmc_trng",
                "SS": "psv_pmc_trng",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V260": {
                "VT": "AC",
                "BA": "0xF1230000",
                "HA": "0xF123FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PSV_PMC_TRNG_INT_psv_pmc_trng",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_trng",
                "SI": "psv_pmc_trng",
                "SS": "psv_pmc_trng",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V261": {
                "VT": "AC",
                "BA": "0xF1230000",
                "HA": "0xF123FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PSV_PMC_TRNG_INT_psv_pmc_trng",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_trng",
                "SI": "psv_pmc_trng",
                "SS": "psv_pmc_trng",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V262": {
                "VT": "AC",
                "BA": "0xF1230000",
                "HA": "0xF123FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PSV_PMC_TRNG_INT_psv_pmc_trng",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_trng",
                "SI": "psv_pmc_trng",
                "SS": "psv_pmc_trng",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V263": {
                "VT": "AC",
                "BA": "0xF1230000",
                "HA": "0xF123FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PSV_PMC_TRNG_INT_psv_pmc_trng",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_trng",
                "SI": "psv_pmc_trng",
                "SS": "psv_pmc_trng",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V264": {
                "VT": "AC",
                "BA": "0xF1240000",
                "HA": "0xF124FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_EFUSE_CTRL_INT_psv_pmc_efuse_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_ctrl",
                "SI": "psv_pmc_efuse_ctrl",
                "SS": "psv_pmc_efuse_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V265": {
                "VT": "AC",
                "BA": "0x0000F1240000",
                "HA": "0x0000F124FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_EFUSE_CTRL_INT_psv_pmc_efuse_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_ctrl",
                "SI": "psv_pmc_efuse_ctrl",
                "SS": "psv_pmc_efuse_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V266": {
                "VT": "AC",
                "BA": "0x0000F1240000",
                "HA": "0x0000F124FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_EFUSE_CTRL_INT_psv_pmc_efuse_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_ctrl",
                "SI": "psv_pmc_efuse_ctrl",
                "SS": "psv_pmc_efuse_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V267": {
                "VT": "AC",
                "BA": "0xF1240000",
                "HA": "0xF124FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_EFUSE_CTRL_INT_psv_pmc_efuse_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_ctrl",
                "SI": "psv_pmc_efuse_ctrl",
                "SS": "psv_pmc_efuse_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V268": {
                "VT": "AC",
                "BA": "0xF1240000",
                "HA": "0xF124FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_EFUSE_CTRL_INT_psv_pmc_efuse_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_ctrl",
                "SI": "psv_pmc_efuse_ctrl",
                "SS": "psv_pmc_efuse_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V269": {
                "VT": "AC",
                "BA": "0xF1240000",
                "HA": "0xF124FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_EFUSE_CTRL_INT_psv_pmc_efuse_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_ctrl",
                "SI": "psv_pmc_efuse_ctrl",
                "SS": "psv_pmc_efuse_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V270": {
                "VT": "AC",
                "BA": "0xF1240000",
                "HA": "0xF124FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_EFUSE_CTRL_INT_psv_pmc_efuse_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_ctrl",
                "SI": "psv_pmc_efuse_ctrl",
                "SS": "psv_pmc_efuse_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V271": {
                "VT": "AC",
                "BA": "0xF1250000",
                "HA": "0xF125FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_EFUSE_CACHE_INT_psv_pmc_efuse_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_cache",
                "SI": "psv_pmc_efuse_cache",
                "SS": "psv_pmc_efuse_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V272": {
                "VT": "AC",
                "BA": "0x0000F1250000",
                "HA": "0x0000F125FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_EFUSE_CACHE_INT_psv_pmc_efuse_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_cache",
                "SI": "psv_pmc_efuse_cache",
                "SS": "psv_pmc_efuse_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V273": {
                "VT": "AC",
                "BA": "0x0000F1250000",
                "HA": "0x0000F125FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_EFUSE_CACHE_INT_psv_pmc_efuse_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_cache",
                "SI": "psv_pmc_efuse_cache",
                "SS": "psv_pmc_efuse_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V274": {
                "VT": "AC",
                "BA": "0xF1250000",
                "HA": "0xF125FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_EFUSE_CACHE_INT_psv_pmc_efuse_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_cache",
                "SI": "psv_pmc_efuse_cache",
                "SS": "psv_pmc_efuse_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V275": {
                "VT": "AC",
                "BA": "0xF1250000",
                "HA": "0xF125FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_EFUSE_CACHE_INT_psv_pmc_efuse_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_cache",
                "SI": "psv_pmc_efuse_cache",
                "SS": "psv_pmc_efuse_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V276": {
                "VT": "AC",
                "BA": "0xF1250000",
                "HA": "0xF125FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_EFUSE_CACHE_INT_psv_pmc_efuse_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_cache",
                "SI": "psv_pmc_efuse_cache",
                "SS": "psv_pmc_efuse_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V277": {
                "VT": "AC",
                "BA": "0xF1250000",
                "HA": "0xF125FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_EFUSE_CACHE_INT_psv_pmc_efuse_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_cache",
                "SI": "psv_pmc_efuse_cache",
                "SS": "psv_pmc_efuse_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V278": {
                "VT": "AC",
                "BA": "0xF1260000",
                "HA": "0xF126FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CRP_INT_psv_crp_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crp_0",
                "SI": "psv_crp_0",
                "SS": "psv_crp_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V279": {
                "VT": "AC",
                "BA": "0x0000F1260000",
                "HA": "0x0000F126FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CRP_INT_psv_crp_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crp_0",
                "SI": "psv_crp_0",
                "SS": "psv_crp_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V280": {
                "VT": "AC",
                "BA": "0x0000F1260000",
                "HA": "0x0000F126FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CRP_INT_psv_crp_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crp_0",
                "SI": "psv_crp_0",
                "SS": "psv_crp_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V281": {
                "VT": "AC",
                "BA": "0xF1260000",
                "HA": "0xF126FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CRP_INT_psv_crp_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crp_0",
                "SI": "psv_crp_0",
                "SS": "psv_crp_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V282": {
                "VT": "AC",
                "BA": "0xF1260000",
                "HA": "0xF126FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CRP_INT_psv_crp_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crp_0",
                "SI": "psv_crp_0",
                "SS": "psv_crp_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V283": {
                "VT": "AC",
                "BA": "0xF1260000",
                "HA": "0xF126FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CRP_INT_psv_crp_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crp_0",
                "SI": "psv_crp_0",
                "SS": "psv_crp_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V284": {
                "VT": "AC",
                "BA": "0xF1260000",
                "HA": "0xF126FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CRP_INT_psv_crp_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crp_0",
                "SI": "psv_crp_0",
                "SS": "psv_crp_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V285": {
                "VT": "AC",
                "BA": "0xF1270000",
                "HA": "0xF129FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_SYSMON_INT_psv_pmc_sysmon_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sysmon_0",
                "SI": "psv_pmc_sysmon_0",
                "SS": "psv_pmc_sysmon_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V286": {
                "VT": "AC",
                "BA": "0x0000F1270000",
                "HA": "0x0000F129FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_SYSMON_INT_psv_pmc_sysmon_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sysmon_0",
                "SI": "psv_pmc_sysmon_0",
                "SS": "psv_pmc_sysmon_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V287": {
                "VT": "AC",
                "BA": "0x0000F1270000",
                "HA": "0x0000F129FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_SYSMON_INT_psv_pmc_sysmon_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sysmon_0",
                "SI": "psv_pmc_sysmon_0",
                "SS": "psv_pmc_sysmon_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V288": {
                "VT": "AC",
                "BA": "0xF1270000",
                "HA": "0xF129FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_SYSMON_INT_psv_pmc_sysmon_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sysmon_0",
                "SI": "psv_pmc_sysmon_0",
                "SS": "psv_pmc_sysmon_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V289": {
                "VT": "AC",
                "BA": "0xF1270000",
                "HA": "0xF129FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_SYSMON_INT_psv_pmc_sysmon_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sysmon_0",
                "SI": "psv_pmc_sysmon_0",
                "SS": "psv_pmc_sysmon_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V290": {
                "VT": "AC",
                "BA": "0xF1270000",
                "HA": "0xF129FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_SYSMON_INT_psv_pmc_sysmon_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sysmon_0",
                "SI": "psv_pmc_sysmon_0",
                "SS": "psv_pmc_sysmon_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V291": {
                "VT": "AC",
                "BA": "0xF1270000",
                "HA": "0xF129FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_SYSMON_INT_psv_pmc_sysmon_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sysmon_0",
                "SI": "psv_pmc_sysmon_0",
                "SS": "psv_pmc_sysmon_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V292": {
                "VT": "AC",
                "BA": "0xF12A0000",
                "HA": "0xF12AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_RTC_INT_psv_pmc_rtc_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rtc_0",
                "SI": "psv_pmc_rtc_0",
                "SS": "psv_pmc_rtc_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V293": {
                "VT": "AC",
                "BA": "0x0000F12A0000",
                "HA": "0x0000F12AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_RTC_INT_psv_pmc_rtc_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rtc_0",
                "SI": "psv_pmc_rtc_0",
                "SS": "psv_pmc_rtc_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V294": {
                "VT": "AC",
                "BA": "0x0000F12A0000",
                "HA": "0x0000F12AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_RTC_INT_psv_pmc_rtc_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rtc_0",
                "SI": "psv_pmc_rtc_0",
                "SS": "psv_pmc_rtc_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V295": {
                "VT": "AC",
                "BA": "0xF12A0000",
                "HA": "0xF12AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_RTC_INT_psv_pmc_rtc_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rtc_0",
                "SI": "psv_pmc_rtc_0",
                "SS": "psv_pmc_rtc_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V296": {
                "VT": "AC",
                "BA": "0xF12A0000",
                "HA": "0xF12AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_RTC_INT_psv_pmc_rtc_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rtc_0",
                "SI": "psv_pmc_rtc_0",
                "SS": "psv_pmc_rtc_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V297": {
                "VT": "AC",
                "BA": "0xF12A0000",
                "HA": "0xF12AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_RTC_INT_psv_pmc_rtc_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rtc_0",
                "SI": "psv_pmc_rtc_0",
                "SS": "psv_pmc_rtc_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V298": {
                "VT": "AC",
                "BA": "0xF12A0000",
                "HA": "0xF12AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_RTC_INT_psv_pmc_rtc_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rtc_0",
                "SI": "psv_pmc_rtc_0",
                "SS": "psv_pmc_rtc_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V299": {
                "VT": "AC",
                "BA": "0xF12B0000",
                "HA": "0xF12BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CFU_APB_INT_psv_pmc_cfu_apb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfu_apb_0",
                "SI": "psv_pmc_cfu_apb_0",
                "SS": "psv_pmc_cfu_apb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V300": {
                "VT": "AC",
                "BA": "0x0000F12B0000",
                "HA": "0x0000F12BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CFU_APB_INT_psv_pmc_cfu_apb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfu_apb_0",
                "SI": "psv_pmc_cfu_apb_0",
                "SS": "psv_pmc_cfu_apb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V301": {
                "VT": "AC",
                "BA": "0x0000F12B0000",
                "HA": "0x0000F12BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CFU_APB_INT_psv_pmc_cfu_apb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfu_apb_0",
                "SI": "psv_pmc_cfu_apb_0",
                "SS": "psv_pmc_cfu_apb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V302": {
                "VT": "AC",
                "BA": "0xF12B0000",
                "HA": "0xF12BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CFU_APB_INT_psv_pmc_cfu_apb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfu_apb_0",
                "SI": "psv_pmc_cfu_apb_0",
                "SS": "psv_pmc_cfu_apb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V303": {
                "VT": "AC",
                "BA": "0xF12B0000",
                "HA": "0xF12BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CFU_APB_INT_psv_pmc_cfu_apb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfu_apb_0",
                "SI": "psv_pmc_cfu_apb_0",
                "SS": "psv_pmc_cfu_apb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V304": {
                "VT": "AC",
                "BA": "0xF12B0000",
                "HA": "0xF12BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CFU_APB_INT_psv_pmc_cfu_apb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfu_apb_0",
                "SI": "psv_pmc_cfu_apb_0",
                "SS": "psv_pmc_cfu_apb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V305": {
                "VT": "AC",
                "BA": "0xF12B0000",
                "HA": "0xF12BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CFU_APB_INT_psv_pmc_cfu_apb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfu_apb_0",
                "SI": "psv_pmc_cfu_apb_0",
                "SS": "psv_pmc_cfu_apb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V306": {
                "VT": "AC",
                "BA": "0xF12D0000",
                "HA": "0xF12D0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CFRAME0_REG_INT_psv_pmc_cfi_cframe_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfi_cframe_0",
                "SI": "psv_pmc_cfi_cframe_0",
                "SS": "psv_pmc_cfi_cframe_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V307": {
                "VT": "AC",
                "BA": "0x0000F12D0000",
                "HA": "0x0000F12D0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CFRAME0_REG_INT_psv_pmc_cfi_cframe_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfi_cframe_0",
                "SI": "psv_pmc_cfi_cframe_0",
                "SS": "psv_pmc_cfi_cframe_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V308": {
                "VT": "AC",
                "BA": "0x0000F12D0000",
                "HA": "0x0000F12D0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CFRAME0_REG_INT_psv_pmc_cfi_cframe_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfi_cframe_0",
                "SI": "psv_pmc_cfi_cframe_0",
                "SS": "psv_pmc_cfi_cframe_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V309": {
                "VT": "AC",
                "BA": "0xF12D0000",
                "HA": "0xF12D0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CFRAME0_REG_INT_psv_pmc_cfi_cframe_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfi_cframe_0",
                "SI": "psv_pmc_cfi_cframe_0",
                "SS": "psv_pmc_cfi_cframe_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V310": {
                "VT": "AC",
                "BA": "0xF12D0000",
                "HA": "0xF12D0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CFRAME0_REG_INT_psv_pmc_cfi_cframe_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfi_cframe_0",
                "SI": "psv_pmc_cfi_cframe_0",
                "SS": "psv_pmc_cfi_cframe_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V311": {
                "VT": "AC",
                "BA": "0xF12D0000",
                "HA": "0xF12D0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CFRAME0_REG_INT_psv_pmc_cfi_cframe_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfi_cframe_0",
                "SI": "psv_pmc_cfi_cframe_0",
                "SS": "psv_pmc_cfi_cframe_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V312": {
                "VT": "AC",
                "BA": "0xF12D0000",
                "HA": "0xF12D0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CFRAME0_REG_INT_psv_pmc_cfi_cframe_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfi_cframe_0",
                "SI": "psv_pmc_cfi_cframe_0",
                "SS": "psv_pmc_cfi_cframe_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V313": {
                "VT": "AC",
                "BA": "0xF12F0000",
                "HA": "0xF12FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_XMPU_INT_psv_pmc_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xmpu_0",
                "SI": "psv_pmc_xmpu_0",
                "SS": "psv_pmc_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V314": {
                "VT": "AC",
                "BA": "0x0000F12F0000",
                "HA": "0x0000F12FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_XMPU_INT_psv_pmc_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xmpu_0",
                "SI": "psv_pmc_xmpu_0",
                "SS": "psv_pmc_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V315": {
                "VT": "AC",
                "BA": "0x0000F12F0000",
                "HA": "0x0000F12FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_XMPU_INT_psv_pmc_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xmpu_0",
                "SI": "psv_pmc_xmpu_0",
                "SS": "psv_pmc_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V316": {
                "VT": "AC",
                "BA": "0xF12F0000",
                "HA": "0xF12FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_XMPU_INT_psv_pmc_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xmpu_0",
                "SI": "psv_pmc_xmpu_0",
                "SS": "psv_pmc_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V317": {
                "VT": "AC",
                "BA": "0xF12F0000",
                "HA": "0xF12FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_XMPU_INT_psv_pmc_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xmpu_0",
                "SI": "psv_pmc_xmpu_0",
                "SS": "psv_pmc_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V318": {
                "VT": "AC",
                "BA": "0xF12F0000",
                "HA": "0xF12FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_XMPU_INT_psv_pmc_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xmpu_0",
                "SI": "psv_pmc_xmpu_0",
                "SS": "psv_pmc_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V319": {
                "VT": "AC",
                "BA": "0xF12F0000",
                "HA": "0xF12FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_XMPU_INT_psv_pmc_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xmpu_0",
                "SI": "psv_pmc_xmpu_0",
                "SS": "psv_pmc_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V320": {
                "VT": "AC",
                "BA": "0xF1300000",
                "HA": "0xF130FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_XPPU_NPI_INT_psv_pmc_xppu_npi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_npi_0",
                "SI": "psv_pmc_xppu_npi_0",
                "SS": "psv_pmc_xppu_npi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V321": {
                "VT": "AC",
                "BA": "0x0000F1300000",
                "HA": "0x0000F130FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_XPPU_NPI_INT_psv_pmc_xppu_npi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_npi_0",
                "SI": "psv_pmc_xppu_npi_0",
                "SS": "psv_pmc_xppu_npi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V322": {
                "VT": "AC",
                "BA": "0x0000F1300000",
                "HA": "0x0000F130FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_XPPU_NPI_INT_psv_pmc_xppu_npi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_npi_0",
                "SI": "psv_pmc_xppu_npi_0",
                "SS": "psv_pmc_xppu_npi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V323": {
                "VT": "AC",
                "BA": "0xF1300000",
                "HA": "0xF130FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_XPPU_NPI_INT_psv_pmc_xppu_npi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_npi_0",
                "SI": "psv_pmc_xppu_npi_0",
                "SS": "psv_pmc_xppu_npi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V324": {
                "VT": "AC",
                "BA": "0xF1300000",
                "HA": "0xF130FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_XPPU_NPI_INT_psv_pmc_xppu_npi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_npi_0",
                "SI": "psv_pmc_xppu_npi_0",
                "SS": "psv_pmc_xppu_npi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V325": {
                "VT": "AC",
                "BA": "0xF1300000",
                "HA": "0xF130FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_XPPU_NPI_INT_psv_pmc_xppu_npi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_npi_0",
                "SI": "psv_pmc_xppu_npi_0",
                "SS": "psv_pmc_xppu_npi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V326": {
                "VT": "AC",
                "BA": "0xF1300000",
                "HA": "0xF130FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_XPPU_NPI_INT_psv_pmc_xppu_npi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_npi_0",
                "SI": "psv_pmc_xppu_npi_0",
                "SS": "psv_pmc_xppu_npi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V327": {
                "VT": "AC",
                "BA": "0xF1310000",
                "HA": "0xF131FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_XPPU_INT_psv_pmc_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_0",
                "SI": "psv_pmc_xppu_0",
                "SS": "psv_pmc_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V328": {
                "VT": "AC",
                "BA": "0x0000F1310000",
                "HA": "0x0000F131FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_XPPU_INT_psv_pmc_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_0",
                "SI": "psv_pmc_xppu_0",
                "SS": "psv_pmc_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V329": {
                "VT": "AC",
                "BA": "0x0000F1310000",
                "HA": "0x0000F131FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_XPPU_INT_psv_pmc_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_0",
                "SI": "psv_pmc_xppu_0",
                "SS": "psv_pmc_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V330": {
                "VT": "AC",
                "BA": "0xF1310000",
                "HA": "0xF131FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_XPPU_INT_psv_pmc_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_0",
                "SI": "psv_pmc_xppu_0",
                "SS": "psv_pmc_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V331": {
                "VT": "AC",
                "BA": "0xF1310000",
                "HA": "0xF131FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_XPPU_INT_psv_pmc_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_0",
                "SI": "psv_pmc_xppu_0",
                "SS": "psv_pmc_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V332": {
                "VT": "AC",
                "BA": "0xF1310000",
                "HA": "0xF131FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_XPPU_INT_psv_pmc_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_0",
                "SI": "psv_pmc_xppu_0",
                "SS": "psv_pmc_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V333": {
                "VT": "AC",
                "BA": "0xF1310000",
                "HA": "0xF131FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_XPPU_INT_psv_pmc_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_0",
                "SI": "psv_pmc_xppu_0",
                "SS": "psv_pmc_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V334": {
                "VT": "AC",
                "BA": "0xF2000000",
                "HA": "0xF201FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_RAM_INT_psv_pmc_ram",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram",
                "SI": "psv_pmc_ram",
                "SS": "psv_pmc_ram",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V335": {
                "VT": "AC",
                "BA": "0x0000F2000000",
                "HA": "0x0000F201FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_RAM_INT_psv_pmc_ram",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram",
                "SI": "psv_pmc_ram",
                "SS": "psv_pmc_ram",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V336": {
                "VT": "AC",
                "BA": "0x0000F2000000",
                "HA": "0x0000F201FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_RAM_INT_psv_pmc_ram",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram",
                "SI": "psv_pmc_ram",
                "SS": "psv_pmc_ram",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V337": {
                "VT": "AC",
                "BA": "0xF2000000",
                "HA": "0xF201FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_RAM_INT_psv_pmc_ram",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram",
                "SI": "psv_pmc_ram",
                "SS": "psv_pmc_ram",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V338": {
                "VT": "AC",
                "BA": "0xF2000000",
                "HA": "0xF201FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_RAM_INT_psv_pmc_ram",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram",
                "SI": "psv_pmc_ram",
                "SS": "psv_pmc_ram",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V339": {
                "VT": "AC",
                "BA": "0xF2000000",
                "HA": "0xF201FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_RAM_INT_psv_pmc_ram",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram",
                "SI": "psv_pmc_ram",
                "SS": "psv_pmc_ram",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V340": {
                "VT": "AC",
                "BA": "0xF2000000",
                "HA": "0xF201FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_RAM_INT_psv_pmc_ram",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram",
                "SI": "psv_pmc_ram",
                "SS": "psv_pmc_ram",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V341": {
                "VT": "AC",
                "BA": "0xF2100000",
                "HA": "0xF210FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_SLAVE_BOOT_STREAM_INT_psv_pmc_slave_boot_stream",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot_stream",
                "SI": "psv_pmc_slave_boot_stream",
                "SS": "psv_pmc_slave_boot_stream",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V342": {
                "VT": "AC",
                "BA": "0x0000F2100000",
                "HA": "0x0000F210FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_SLAVE_BOOT_STREAM_INT_psv_pmc_slave_boot_stream",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot_stream",
                "SI": "psv_pmc_slave_boot_stream",
                "SS": "psv_pmc_slave_boot_stream",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V343": {
                "VT": "AC",
                "BA": "0x0000F2100000",
                "HA": "0x0000F210FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_SLAVE_BOOT_STREAM_INT_psv_pmc_slave_boot_stream",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot_stream",
                "SI": "psv_pmc_slave_boot_stream",
                "SS": "psv_pmc_slave_boot_stream",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V344": {
                "VT": "AC",
                "BA": "0xF2100000",
                "HA": "0xF210FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_SLAVE_BOOT_STREAM_INT_psv_pmc_slave_boot_stream",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot_stream",
                "SI": "psv_pmc_slave_boot_stream",
                "SS": "psv_pmc_slave_boot_stream",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V345": {
                "VT": "AC",
                "BA": "0xF2100000",
                "HA": "0xF210FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_SLAVE_BOOT_STREAM_INT_psv_pmc_slave_boot_stream",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot_stream",
                "SI": "psv_pmc_slave_boot_stream",
                "SS": "psv_pmc_slave_boot_stream",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V346": {
                "VT": "AC",
                "BA": "0xF2100000",
                "HA": "0xF210FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_SLAVE_BOOT_STREAM_INT_psv_pmc_slave_boot_stream",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot_stream",
                "SI": "psv_pmc_slave_boot_stream",
                "SS": "psv_pmc_slave_boot_stream",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V347": {
                "VT": "AC",
                "BA": "0xF2100000",
                "HA": "0xF210FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_SLAVE_BOOT_STREAM_INT_psv_pmc_slave_boot_stream",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot_stream",
                "SI": "psv_pmc_slave_boot_stream",
                "SS": "psv_pmc_slave_boot_stream",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V348": {
                "VT": "AC",
                "BA": "0xF6000000",
                "HA": "0xF7FFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_RAM_NPI_INT_psv_pmc_ram_npi",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_npi",
                "SI": "psv_pmc_ram_npi",
                "SS": "psv_pmc_ram_npi",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V349": {
                "VT": "AC",
                "BA": "0x0000F6000000",
                "HA": "0x0000F7FFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_RAM_NPI_INT_psv_pmc_ram_npi",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_npi",
                "SI": "psv_pmc_ram_npi",
                "SS": "psv_pmc_ram_npi",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V350": {
                "VT": "AC",
                "BA": "0x0000F6000000",
                "HA": "0x0000F7FFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_RAM_NPI_INT_psv_pmc_ram_npi",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_npi",
                "SI": "psv_pmc_ram_npi",
                "SS": "psv_pmc_ram_npi",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V351": {
                "VT": "AC",
                "BA": "0xF6000000",
                "HA": "0xF7FFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_RAM_NPI_INT_psv_pmc_ram_npi",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_npi",
                "SI": "psv_pmc_ram_npi",
                "SS": "psv_pmc_ram_npi",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V352": {
                "VT": "AC",
                "BA": "0xF6000000",
                "HA": "0xF7FFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_RAM_NPI_INT_psv_pmc_ram_npi",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_npi",
                "SI": "psv_pmc_ram_npi",
                "SS": "psv_pmc_ram_npi",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V353": {
                "VT": "AC",
                "BA": "0xF6000000",
                "HA": "0xF7FFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_RAM_NPI_INT_psv_pmc_ram_npi",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_npi",
                "SI": "psv_pmc_ram_npi",
                "SS": "psv_pmc_ram_npi",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V354": {
                "VT": "AC",
                "BA": "0xF6000000",
                "HA": "0xF7FFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_RAM_NPI_INT_psv_pmc_ram_npi",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_npi",
                "SI": "psv_pmc_ram_npi",
                "SS": "psv_pmc_ram_npi",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V355": {
                "VT": "AC",
                "BA": "0x0000F9000000",
                "HA": "0x0000F9002FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_RPU_GIC_psv_rcpu_gic",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_rcpu_gic",
                "SI": "psv_rcpu_gic",
                "SS": "psv_rcpu_gic",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V356": {
                "VT": "AC",
                "BA": "0x0000F9000000",
                "HA": "0x0000F9002FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_RPU_GIC_psv_rcpu_gic",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_rcpu_gic",
                "SI": "psv_rcpu_gic",
                "SS": "psv_rcpu_gic",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V357": {
                "VT": "AC",
                "BA": "0xF9000000",
                "HA": "0xF9002FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_RPU_GIC_psv_rcpu_gic",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_rcpu_gic",
                "SI": "psv_rcpu_gic",
                "SS": "psv_rcpu_gic",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V358": {
                "VT": "AC",
                "BA": "0xF9000000",
                "HA": "0xF9002FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_RPU_GIC_psv_rcpu_gic",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_rcpu_gic",
                "SI": "psv_rcpu_gic",
                "SS": "psv_rcpu_gic",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V359": {
                "VT": "AC",
                "BA": "0x0000F9000000",
                "HA": "0x0000F906FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_APU_GIC_psv_acpu_gic",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_acpu_gic",
                "SI": "psv_acpu_gic",
                "SS": "psv_acpu_gic",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V360": {
                "VT": "AC",
                "BA": "0x0000F9000000",
                "HA": "0x0000F906FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_APU_GIC_psv_acpu_gic",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_acpu_gic",
                "SI": "psv_acpu_gic",
                "SS": "psv_acpu_gic",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V361": {
                "VT": "AC",
                "BA": "0xF9000000",
                "HA": "0xF906FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_APU_GIC_psv_acpu_gic",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_acpu_gic",
                "SI": "psv_acpu_gic",
                "SS": "psv_acpu_gic",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V362": {
                "VT": "AC",
                "BA": "0xF9000000",
                "HA": "0xF906FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_APU_GIC_psv_acpu_gic",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_acpu_gic",
                "SI": "psv_acpu_gic",
                "SS": "psv_acpu_gic",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V363": {
                "VT": "AC",
                "BA": "0xFC000000",
                "HA": "0xFCFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CPM_psv_cpm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_cpm",
                "SI": "psv_cpm",
                "SS": "psv_cpm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V364": {
                "VT": "AC",
                "BA": "0x0000FC000000",
                "HA": "0x0000FCFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CPM_psv_cpm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_cpm",
                "SI": "psv_cpm",
                "SS": "psv_cpm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V365": {
                "VT": "AC",
                "BA": "0x0000FC000000",
                "HA": "0x0000FCFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CPM_psv_cpm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_cpm",
                "SI": "psv_cpm",
                "SS": "psv_cpm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V366": {
                "VT": "AC",
                "BA": "0xFC000000",
                "HA": "0xFCFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CPM_psv_cpm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_cpm",
                "SI": "psv_cpm",
                "SS": "psv_cpm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V367": {
                "VT": "AC",
                "BA": "0xFD000000",
                "HA": "0xFD0FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_FPD_MAINCCI_psv_fpd_maincci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_maincci_0",
                "SI": "psv_fpd_maincci_0",
                "SS": "psv_fpd_maincci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V368": {
                "VT": "AC",
                "BA": "0x0000FD000000",
                "HA": "0x0000FD0FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_MAINCCI_psv_fpd_maincci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_maincci_0",
                "SI": "psv_fpd_maincci_0",
                "SS": "psv_fpd_maincci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V369": {
                "VT": "AC",
                "BA": "0x0000FD000000",
                "HA": "0x0000FD0FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_MAINCCI_psv_fpd_maincci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_maincci_0",
                "SI": "psv_fpd_maincci_0",
                "SS": "psv_fpd_maincci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V370": {
                "VT": "AC",
                "BA": "0xFD000000",
                "HA": "0xFD0FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_MAINCCI_psv_fpd_maincci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_maincci_0",
                "SI": "psv_fpd_maincci_0",
                "SS": "psv_fpd_maincci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V371": {
                "VT": "AC",
                "BA": "0xFD000000",
                "HA": "0xFD0FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_MAINCCI_psv_fpd_maincci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_maincci_0",
                "SI": "psv_fpd_maincci_0",
                "SS": "psv_fpd_maincci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V372": {
                "VT": "AC",
                "BA": "0xFD000000",
                "HA": "0xFD0FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_FPD_MAINCCI_psv_fpd_maincci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_maincci_0",
                "SI": "psv_fpd_maincci_0",
                "SS": "psv_fpd_maincci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V373": {
                "VT": "AC",
                "BA": "0xFD000000",
                "HA": "0xFD0FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_FPD_MAINCCI_psv_fpd_maincci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_maincci_0",
                "SI": "psv_fpd_maincci_0",
                "SS": "psv_fpd_maincci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V374": {
                "VT": "AC",
                "BA": "0xFD1A0000",
                "HA": "0xFD2DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CRF_psv_crf_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crf_0",
                "SI": "psv_crf_0",
                "SS": "psv_crf_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V375": {
                "VT": "AC",
                "BA": "0x0000FD1A0000",
                "HA": "0x0000FD2DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CRF_psv_crf_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crf_0",
                "SI": "psv_crf_0",
                "SS": "psv_crf_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V376": {
                "VT": "AC",
                "BA": "0x0000FD1A0000",
                "HA": "0x0000FD2DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CRF_psv_crf_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crf_0",
                "SI": "psv_crf_0",
                "SS": "psv_crf_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V377": {
                "VT": "AC",
                "BA": "0xFD1A0000",
                "HA": "0xFD2DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CRF_psv_crf_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crf_0",
                "SI": "psv_crf_0",
                "SS": "psv_crf_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V378": {
                "VT": "AC",
                "BA": "0xFD1A0000",
                "HA": "0xFD2DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CRF_psv_crf_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crf_0",
                "SI": "psv_crf_0",
                "SS": "psv_crf_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V379": {
                "VT": "AC",
                "BA": "0xFD1A0000",
                "HA": "0xFD2DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CRF_psv_crf_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crf_0",
                "SI": "psv_crf_0",
                "SS": "psv_crf_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V380": {
                "VT": "AC",
                "BA": "0xFD1A0000",
                "HA": "0xFD2DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CRF_psv_crf_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crf_0",
                "SI": "psv_crf_0",
                "SS": "psv_crf_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V381": {
                "VT": "AC",
                "BA": "0xFD360000",
                "HA": "0xFD36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_FPD_AFIFM0_psv_fpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_0",
                "SI": "psv_fpd_afi_0",
                "SS": "psv_fpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V382": {
                "VT": "AC",
                "BA": "0x0000FD360000",
                "HA": "0x0000FD36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_AFIFM0_psv_fpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_0",
                "SI": "psv_fpd_afi_0",
                "SS": "psv_fpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V383": {
                "VT": "AC",
                "BA": "0x0000FD360000",
                "HA": "0x0000FD36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_AFIFM0_psv_fpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_0",
                "SI": "psv_fpd_afi_0",
                "SS": "psv_fpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V384": {
                "VT": "AC",
                "BA": "0xFD360000",
                "HA": "0xFD36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_AFIFM0_psv_fpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_0",
                "SI": "psv_fpd_afi_0",
                "SS": "psv_fpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V385": {
                "VT": "AC",
                "BA": "0xFD360000",
                "HA": "0xFD36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_AFIFM0_psv_fpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_0",
                "SI": "psv_fpd_afi_0",
                "SS": "psv_fpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V386": {
                "VT": "AC",
                "BA": "0xFD360000",
                "HA": "0xFD36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_FPD_AFIFM0_psv_fpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_0",
                "SI": "psv_fpd_afi_0",
                "SS": "psv_fpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V387": {
                "VT": "AC",
                "BA": "0xFD360000",
                "HA": "0xFD36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_FPD_AFIFM0_psv_fpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_0",
                "SI": "psv_fpd_afi_0",
                "SS": "psv_fpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V388": {
                "VT": "AC",
                "BA": "0xFD380000",
                "HA": "0xFD38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_FPD_AFIFM2_psv_fpd_afi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_2",
                "SI": "psv_fpd_afi_2",
                "SS": "psv_fpd_afi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V389": {
                "VT": "AC",
                "BA": "0x0000FD380000",
                "HA": "0x0000FD38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_AFIFM2_psv_fpd_afi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_2",
                "SI": "psv_fpd_afi_2",
                "SS": "psv_fpd_afi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V390": {
                "VT": "AC",
                "BA": "0x0000FD380000",
                "HA": "0x0000FD38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_AFIFM2_psv_fpd_afi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_2",
                "SI": "psv_fpd_afi_2",
                "SS": "psv_fpd_afi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V391": {
                "VT": "AC",
                "BA": "0xFD380000",
                "HA": "0xFD38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_AFIFM2_psv_fpd_afi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_2",
                "SI": "psv_fpd_afi_2",
                "SS": "psv_fpd_afi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V392": {
                "VT": "AC",
                "BA": "0xFD380000",
                "HA": "0xFD38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_AFIFM2_psv_fpd_afi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_2",
                "SI": "psv_fpd_afi_2",
                "SS": "psv_fpd_afi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V393": {
                "VT": "AC",
                "BA": "0xFD380000",
                "HA": "0xFD38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_FPD_AFIFM2_psv_fpd_afi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_2",
                "SI": "psv_fpd_afi_2",
                "SS": "psv_fpd_afi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V394": {
                "VT": "AC",
                "BA": "0xFD380000",
                "HA": "0xFD38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_FPD_AFIFM2_psv_fpd_afi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_2",
                "SI": "psv_fpd_afi_2",
                "SS": "psv_fpd_afi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V395": {
                "VT": "AC",
                "BA": "0xFD390000",
                "HA": "0xFD39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_FPD_SLAVE_XMPU_psv_fpd_slave_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slave_xmpu_0",
                "SI": "psv_fpd_slave_xmpu_0",
                "SS": "psv_fpd_slave_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V396": {
                "VT": "AC",
                "BA": "0x0000FD390000",
                "HA": "0x0000FD39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_SLAVE_XMPU_psv_fpd_slave_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slave_xmpu_0",
                "SI": "psv_fpd_slave_xmpu_0",
                "SS": "psv_fpd_slave_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V397": {
                "VT": "AC",
                "BA": "0x0000FD390000",
                "HA": "0x0000FD39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_SLAVE_XMPU_psv_fpd_slave_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slave_xmpu_0",
                "SI": "psv_fpd_slave_xmpu_0",
                "SS": "psv_fpd_slave_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V398": {
                "VT": "AC",
                "BA": "0xFD390000",
                "HA": "0xFD39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_SLAVE_XMPU_psv_fpd_slave_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slave_xmpu_0",
                "SI": "psv_fpd_slave_xmpu_0",
                "SS": "psv_fpd_slave_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V399": {
                "VT": "AC",
                "BA": "0xFD390000",
                "HA": "0xFD39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_SLAVE_XMPU_psv_fpd_slave_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slave_xmpu_0",
                "SI": "psv_fpd_slave_xmpu_0",
                "SS": "psv_fpd_slave_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V400": {
                "VT": "AC",
                "BA": "0xFD390000",
                "HA": "0xFD39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_FPD_SLAVE_XMPU_psv_fpd_slave_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slave_xmpu_0",
                "SI": "psv_fpd_slave_xmpu_0",
                "SS": "psv_fpd_slave_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V401": {
                "VT": "AC",
                "BA": "0xFD390000",
                "HA": "0xFD39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_FPD_SLAVE_XMPU_psv_fpd_slave_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slave_xmpu_0",
                "SI": "psv_fpd_slave_xmpu_0",
                "SS": "psv_fpd_slave_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V402": {
                "VT": "AC",
                "BA": "0x0000FD5C0000",
                "HA": "0x0000FD5CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_APU_psv_apu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_apu_0",
                "SI": "psv_apu_0",
                "SS": "psv_apu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V403": {
                "VT": "AC",
                "BA": "0x0000FD5C0000",
                "HA": "0x0000FD5CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_APU_psv_apu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_apu_0",
                "SI": "psv_apu_0",
                "SS": "psv_apu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V404": {
                "VT": "AC",
                "BA": "0xFD5C0000",
                "HA": "0xFD5CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_APU_psv_apu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_apu_0",
                "SI": "psv_apu_0",
                "SS": "psv_apu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V405": {
                "VT": "AC",
                "BA": "0xFD5C0000",
                "HA": "0xFD5CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_APU_psv_apu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_apu_0",
                "SI": "psv_apu_0",
                "SS": "psv_apu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V406": {
                "VT": "AC",
                "BA": "0xFD5E0000",
                "HA": "0xFD5EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_FPD_GPCCI_psv_fpd_cci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_cci_0",
                "SI": "psv_fpd_cci_0",
                "SS": "psv_fpd_cci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V407": {
                "VT": "AC",
                "BA": "0x0000FD5E0000",
                "HA": "0x0000FD5EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_GPCCI_psv_fpd_cci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_cci_0",
                "SI": "psv_fpd_cci_0",
                "SS": "psv_fpd_cci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V408": {
                "VT": "AC",
                "BA": "0x0000FD5E0000",
                "HA": "0x0000FD5EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_GPCCI_psv_fpd_cci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_cci_0",
                "SI": "psv_fpd_cci_0",
                "SS": "psv_fpd_cci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V409": {
                "VT": "AC",
                "BA": "0xFD5E0000",
                "HA": "0xFD5EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_GPCCI_psv_fpd_cci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_cci_0",
                "SI": "psv_fpd_cci_0",
                "SS": "psv_fpd_cci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V410": {
                "VT": "AC",
                "BA": "0xFD5E0000",
                "HA": "0xFD5EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_GPCCI_psv_fpd_cci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_cci_0",
                "SI": "psv_fpd_cci_0",
                "SS": "psv_fpd_cci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V411": {
                "VT": "AC",
                "BA": "0xFD5E0000",
                "HA": "0xFD5EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_FPD_GPCCI_psv_fpd_cci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_cci_0",
                "SI": "psv_fpd_cci_0",
                "SS": "psv_fpd_cci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V412": {
                "VT": "AC",
                "BA": "0xFD5E0000",
                "HA": "0xFD5EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_FPD_GPCCI_psv_fpd_cci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_cci_0",
                "SI": "psv_fpd_cci_0",
                "SS": "psv_fpd_cci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V413": {
                "VT": "AC",
                "BA": "0xFD5F0000",
                "HA": "0xFD5FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_FPD_SMMU_psv_fpd_smmu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmu_0",
                "SI": "psv_fpd_smmu_0",
                "SS": "psv_fpd_smmu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V414": {
                "VT": "AC",
                "BA": "0x0000FD5F0000",
                "HA": "0x0000FD5FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_SMMU_psv_fpd_smmu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmu_0",
                "SI": "psv_fpd_smmu_0",
                "SS": "psv_fpd_smmu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V415": {
                "VT": "AC",
                "BA": "0x0000FD5F0000",
                "HA": "0x0000FD5FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_SMMU_psv_fpd_smmu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmu_0",
                "SI": "psv_fpd_smmu_0",
                "SS": "psv_fpd_smmu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V416": {
                "VT": "AC",
                "BA": "0xFD5F0000",
                "HA": "0xFD5FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_SMMU_psv_fpd_smmu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmu_0",
                "SI": "psv_fpd_smmu_0",
                "SS": "psv_fpd_smmu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V417": {
                "VT": "AC",
                "BA": "0xFD5F0000",
                "HA": "0xFD5FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_SMMU_psv_fpd_smmu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmu_0",
                "SI": "psv_fpd_smmu_0",
                "SS": "psv_fpd_smmu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V418": {
                "VT": "AC",
                "BA": "0xFD5F0000",
                "HA": "0xFD5FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_FPD_SMMU_psv_fpd_smmu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmu_0",
                "SI": "psv_fpd_smmu_0",
                "SS": "psv_fpd_smmu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V419": {
                "VT": "AC",
                "BA": "0xFD5F0000",
                "HA": "0xFD5FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_FPD_SMMU_psv_fpd_smmu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmu_0",
                "SI": "psv_fpd_smmu_0",
                "SS": "psv_fpd_smmu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V420": {
                "VT": "AC",
                "BA": "0xFD610000",
                "HA": "0xFD61FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_FPD_SLCR_psv_fpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_0",
                "SI": "psv_fpd_slcr_0",
                "SS": "psv_fpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V421": {
                "VT": "AC",
                "BA": "0x0000FD610000",
                "HA": "0x0000FD61FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_SLCR_psv_fpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_0",
                "SI": "psv_fpd_slcr_0",
                "SS": "psv_fpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V422": {
                "VT": "AC",
                "BA": "0x0000FD610000",
                "HA": "0x0000FD61FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_SLCR_psv_fpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_0",
                "SI": "psv_fpd_slcr_0",
                "SS": "psv_fpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V423": {
                "VT": "AC",
                "BA": "0xFD610000",
                "HA": "0xFD61FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_SLCR_psv_fpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_0",
                "SI": "psv_fpd_slcr_0",
                "SS": "psv_fpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V424": {
                "VT": "AC",
                "BA": "0xFD610000",
                "HA": "0xFD61FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_SLCR_psv_fpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_0",
                "SI": "psv_fpd_slcr_0",
                "SS": "psv_fpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V425": {
                "VT": "AC",
                "BA": "0xFD610000",
                "HA": "0xFD61FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_FPD_SLCR_psv_fpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_0",
                "SI": "psv_fpd_slcr_0",
                "SS": "psv_fpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V426": {
                "VT": "AC",
                "BA": "0xFD610000",
                "HA": "0xFD61FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_FPD_SLCR_psv_fpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_0",
                "SI": "psv_fpd_slcr_0",
                "SS": "psv_fpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V427": {
                "VT": "AC",
                "BA": "0xFD690000",
                "HA": "0xFD69FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_FPD_SLCR_SECURE_psv_fpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_secure_0",
                "SI": "psv_fpd_slcr_secure_0",
                "SS": "psv_fpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V428": {
                "VT": "AC",
                "BA": "0x0000FD690000",
                "HA": "0x0000FD69FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_SLCR_SECURE_psv_fpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_secure_0",
                "SI": "psv_fpd_slcr_secure_0",
                "SS": "psv_fpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V429": {
                "VT": "AC",
                "BA": "0x0000FD690000",
                "HA": "0x0000FD69FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_SLCR_SECURE_psv_fpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_secure_0",
                "SI": "psv_fpd_slcr_secure_0",
                "SS": "psv_fpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V430": {
                "VT": "AC",
                "BA": "0xFD690000",
                "HA": "0xFD69FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_SLCR_SECURE_psv_fpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_secure_0",
                "SI": "psv_fpd_slcr_secure_0",
                "SS": "psv_fpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V431": {
                "VT": "AC",
                "BA": "0xFD690000",
                "HA": "0xFD69FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_SLCR_SECURE_psv_fpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_secure_0",
                "SI": "psv_fpd_slcr_secure_0",
                "SS": "psv_fpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V432": {
                "VT": "AC",
                "BA": "0xFD690000",
                "HA": "0xFD69FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_FPD_SLCR_SECURE_psv_fpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_secure_0",
                "SI": "psv_fpd_slcr_secure_0",
                "SS": "psv_fpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V433": {
                "VT": "AC",
                "BA": "0xFD690000",
                "HA": "0xFD69FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_FPD_SLCR_SECURE_psv_fpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_secure_0",
                "SI": "psv_fpd_slcr_secure_0",
                "SS": "psv_fpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V434": {
                "VT": "AC",
                "BA": "0xFD700000",
                "HA": "0xFD7FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_FPD_GPV_psv_fpd_gpv_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_gpv_0",
                "SI": "psv_fpd_gpv_0",
                "SS": "psv_fpd_gpv_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V435": {
                "VT": "AC",
                "BA": "0x0000FD700000",
                "HA": "0x0000FD7FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_GPV_psv_fpd_gpv_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_gpv_0",
                "SI": "psv_fpd_gpv_0",
                "SS": "psv_fpd_gpv_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V436": {
                "VT": "AC",
                "BA": "0x0000FD700000",
                "HA": "0x0000FD7FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_GPV_psv_fpd_gpv_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_gpv_0",
                "SI": "psv_fpd_gpv_0",
                "SS": "psv_fpd_gpv_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V437": {
                "VT": "AC",
                "BA": "0xFD700000",
                "HA": "0xFD7FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_GPV_psv_fpd_gpv_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_gpv_0",
                "SI": "psv_fpd_gpv_0",
                "SS": "psv_fpd_gpv_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V438": {
                "VT": "AC",
                "BA": "0xFD700000",
                "HA": "0xFD7FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_GPV_psv_fpd_gpv_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_gpv_0",
                "SI": "psv_fpd_gpv_0",
                "SS": "psv_fpd_gpv_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V439": {
                "VT": "AC",
                "BA": "0xFD700000",
                "HA": "0xFD7FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_FPD_GPV_psv_fpd_gpv_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_gpv_0",
                "SI": "psv_fpd_gpv_0",
                "SS": "psv_fpd_gpv_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V440": {
                "VT": "AC",
                "BA": "0xFD700000",
                "HA": "0xFD7FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_FPD_GPV_psv_fpd_gpv_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_gpv_0",
                "SI": "psv_fpd_gpv_0",
                "SS": "psv_fpd_gpv_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V441": {
                "VT": "AC",
                "BA": "0xFD800000",
                "HA": "0xFDFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_FPD_SMMUTCU_psv_fpd_smmutcu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmutcu_0",
                "SI": "psv_fpd_smmutcu_0",
                "SS": "psv_fpd_smmutcu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V442": {
                "VT": "AC",
                "BA": "0x0000FD800000",
                "HA": "0x0000FDFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_SMMUTCU_psv_fpd_smmutcu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmutcu_0",
                "SI": "psv_fpd_smmutcu_0",
                "SS": "psv_fpd_smmutcu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V443": {
                "VT": "AC",
                "BA": "0x0000FD800000",
                "HA": "0x0000FDFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_SMMUTCU_psv_fpd_smmutcu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmutcu_0",
                "SI": "psv_fpd_smmutcu_0",
                "SS": "psv_fpd_smmutcu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V444": {
                "VT": "AC",
                "BA": "0xFD800000",
                "HA": "0xFDFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_SMMUTCU_psv_fpd_smmutcu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmutcu_0",
                "SI": "psv_fpd_smmutcu_0",
                "SS": "psv_fpd_smmutcu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V445": {
                "VT": "AC",
                "BA": "0xFD800000",
                "HA": "0xFDFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_SMMUTCU_psv_fpd_smmutcu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmutcu_0",
                "SI": "psv_fpd_smmutcu_0",
                "SS": "psv_fpd_smmutcu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V446": {
                "VT": "AC",
                "BA": "0xFD800000",
                "HA": "0xFDFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_FPD_SMMUTCU_psv_fpd_smmutcu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmutcu_0",
                "SI": "psv_fpd_smmutcu_0",
                "SS": "psv_fpd_smmutcu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V447": {
                "VT": "AC",
                "BA": "0xFD800000",
                "HA": "0xFDFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_FPD_SMMUTCU_psv_fpd_smmutcu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmutcu_0",
                "SI": "psv_fpd_smmutcu_0",
                "SS": "psv_fpd_smmutcu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V448": {
                "VT": "AC",
                "BA": "0xFF080000",
                "HA": "0xFF09FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_LPD_IOU_SLCR_psv_lpd_iou_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_slcr_0",
                "SI": "psv_lpd_iou_slcr_0",
                "SS": "psv_lpd_iou_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V449": {
                "VT": "AC",
                "BA": "0x0000FF080000",
                "HA": "0x0000FF09FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_LPD_IOU_SLCR_psv_lpd_iou_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_slcr_0",
                "SI": "psv_lpd_iou_slcr_0",
                "SS": "psv_lpd_iou_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V450": {
                "VT": "AC",
                "BA": "0x0000FF080000",
                "HA": "0x0000FF09FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_LPD_IOU_SLCR_psv_lpd_iou_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_slcr_0",
                "SI": "psv_lpd_iou_slcr_0",
                "SS": "psv_lpd_iou_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V451": {
                "VT": "AC",
                "BA": "0xFF080000",
                "HA": "0xFF09FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_LPD_IOU_SLCR_psv_lpd_iou_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_slcr_0",
                "SI": "psv_lpd_iou_slcr_0",
                "SS": "psv_lpd_iou_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V452": {
                "VT": "AC",
                "BA": "0xFF080000",
                "HA": "0xFF09FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_LPD_IOU_SLCR_psv_lpd_iou_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_slcr_0",
                "SI": "psv_lpd_iou_slcr_0",
                "SS": "psv_lpd_iou_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V453": {
                "VT": "AC",
                "BA": "0xFF080000",
                "HA": "0xFF09FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_LPD_IOU_SLCR_psv_lpd_iou_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_slcr_0",
                "SI": "psv_lpd_iou_slcr_0",
                "SS": "psv_lpd_iou_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V454": {
                "VT": "AC",
                "BA": "0xFF080000",
                "HA": "0xFF09FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_LPD_IOU_SLCR_psv_lpd_iou_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_slcr_0",
                "SI": "psv_lpd_iou_slcr_0",
                "SS": "psv_lpd_iou_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V455": {
                "VT": "AC",
                "BA": "0xFF0A0000",
                "HA": "0xFF0AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_LPD_IOU_SECURE_SLCR_psv_lpd_iou_secure_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_secure_slcr_0",
                "SI": "psv_lpd_iou_secure_slcr_0",
                "SS": "psv_lpd_iou_secure_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V456": {
                "VT": "AC",
                "BA": "0x0000FF0A0000",
                "HA": "0x0000FF0AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_LPD_IOU_SECURE_SLCR_psv_lpd_iou_secure_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_secure_slcr_0",
                "SI": "psv_lpd_iou_secure_slcr_0",
                "SS": "psv_lpd_iou_secure_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V457": {
                "VT": "AC",
                "BA": "0x0000FF0A0000",
                "HA": "0x0000FF0AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_LPD_IOU_SECURE_SLCR_psv_lpd_iou_secure_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_secure_slcr_0",
                "SI": "psv_lpd_iou_secure_slcr_0",
                "SS": "psv_lpd_iou_secure_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V458": {
                "VT": "AC",
                "BA": "0xFF0A0000",
                "HA": "0xFF0AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_LPD_IOU_SECURE_SLCR_psv_lpd_iou_secure_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_secure_slcr_0",
                "SI": "psv_lpd_iou_secure_slcr_0",
                "SS": "psv_lpd_iou_secure_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V459": {
                "VT": "AC",
                "BA": "0xFF0A0000",
                "HA": "0xFF0AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_LPD_IOU_SECURE_SLCR_psv_lpd_iou_secure_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_secure_slcr_0",
                "SI": "psv_lpd_iou_secure_slcr_0",
                "SS": "psv_lpd_iou_secure_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V460": {
                "VT": "AC",
                "BA": "0xFF0A0000",
                "HA": "0xFF0AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_LPD_IOU_SECURE_SLCR_psv_lpd_iou_secure_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_secure_slcr_0",
                "SI": "psv_lpd_iou_secure_slcr_0",
                "SS": "psv_lpd_iou_secure_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V461": {
                "VT": "AC",
                "BA": "0xFF0A0000",
                "HA": "0xFF0AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_LPD_IOU_SECURE_SLCR_psv_lpd_iou_secure_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_secure_slcr_0",
                "SI": "psv_lpd_iou_secure_slcr_0",
                "SS": "psv_lpd_iou_secure_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V462": {
                "VT": "AC",
                "BA": "0xFF130000",
                "HA": "0xFF13FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_IOU_SCNTR_psv_scntr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntr_0",
                "SI": "psv_scntr_0",
                "SS": "psv_scntr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V463": {
                "VT": "AC",
                "BA": "0x0000FF130000",
                "HA": "0x0000FF13FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_IOU_SCNTR_psv_scntr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntr_0",
                "SI": "psv_scntr_0",
                "SS": "psv_scntr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V464": {
                "VT": "AC",
                "BA": "0x0000FF130000",
                "HA": "0x0000FF13FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_IOU_SCNTR_psv_scntr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntr_0",
                "SI": "psv_scntr_0",
                "SS": "psv_scntr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V465": {
                "VT": "AC",
                "BA": "0xFF130000",
                "HA": "0xFF13FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_IOU_SCNTR_psv_scntr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntr_0",
                "SI": "psv_scntr_0",
                "SS": "psv_scntr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V466": {
                "VT": "AC",
                "BA": "0xFF130000",
                "HA": "0xFF13FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_IOU_SCNTR_psv_scntr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntr_0",
                "SI": "psv_scntr_0",
                "SS": "psv_scntr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V467": {
                "VT": "AC",
                "BA": "0xFF130000",
                "HA": "0xFF13FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_IOU_SCNTR_psv_scntr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntr_0",
                "SI": "psv_scntr_0",
                "SS": "psv_scntr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V468": {
                "VT": "AC",
                "BA": "0xFF130000",
                "HA": "0xFF13FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_IOU_SCNTR_psv_scntr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntr_0",
                "SI": "psv_scntr_0",
                "SS": "psv_scntr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V469": {
                "VT": "AC",
                "BA": "0xFF140000",
                "HA": "0xFF14FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_IOU_SCNTRS_psv_scntrs_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntrs_0",
                "SI": "psv_scntrs_0",
                "SS": "psv_scntrs_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V470": {
                "VT": "AC",
                "BA": "0x0000FF140000",
                "HA": "0x0000FF14FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_IOU_SCNTRS_psv_scntrs_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntrs_0",
                "SI": "psv_scntrs_0",
                "SS": "psv_scntrs_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V471": {
                "VT": "AC",
                "BA": "0x0000FF140000",
                "HA": "0x0000FF14FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_IOU_SCNTRS_psv_scntrs_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntrs_0",
                "SI": "psv_scntrs_0",
                "SS": "psv_scntrs_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V472": {
                "VT": "AC",
                "BA": "0xFF140000",
                "HA": "0xFF14FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_IOU_SCNTRS_psv_scntrs_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntrs_0",
                "SI": "psv_scntrs_0",
                "SS": "psv_scntrs_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V473": {
                "VT": "AC",
                "BA": "0xFF140000",
                "HA": "0xFF14FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_IOU_SCNTRS_psv_scntrs_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntrs_0",
                "SI": "psv_scntrs_0",
                "SS": "psv_scntrs_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V474": {
                "VT": "AC",
                "BA": "0xFF140000",
                "HA": "0xFF14FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_IOU_SCNTRS_psv_scntrs_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntrs_0",
                "SI": "psv_scntrs_0",
                "SS": "psv_scntrs_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V475": {
                "VT": "AC",
                "BA": "0xFF140000",
                "HA": "0xFF14FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_IOU_SCNTRS_psv_scntrs_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntrs_0",
                "SI": "psv_scntrs_0",
                "SS": "psv_scntrs_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V476": {
                "VT": "AC",
                "BA": "0xFF310000",
                "HA": "0xFF31FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PSM_IPI_psv_ipi_psm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_psm",
                "SI": "psv_ipi_psm",
                "SS": "psv_ipi_psm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V477": {
                "VT": "AC",
                "BA": "0x0000FF310000",
                "HA": "0x0000FF31FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PSM_IPI_psv_ipi_psm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_psm",
                "SI": "psv_ipi_psm",
                "SS": "psv_ipi_psm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V478": {
                "VT": "AC",
                "BA": "0x0000FF310000",
                "HA": "0x0000FF31FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PSM_IPI_psv_ipi_psm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_psm",
                "SI": "psv_ipi_psm",
                "SS": "psv_ipi_psm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V479": {
                "VT": "AC",
                "BA": "0xFF310000",
                "HA": "0xFF31FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PSM_IPI_psv_ipi_psm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_psm",
                "SI": "psv_ipi_psm",
                "SS": "psv_ipi_psm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V480": {
                "VT": "AC",
                "BA": "0xFF310000",
                "HA": "0xFF31FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PSM_IPI_psv_ipi_psm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_psm",
                "SI": "psv_ipi_psm",
                "SS": "psv_ipi_psm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V481": {
                "VT": "AC",
                "BA": "0xFF310000",
                "HA": "0xFF31FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PSM_IPI_psv_ipi_psm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_psm",
                "SI": "psv_ipi_psm",
                "SS": "psv_ipi_psm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V482": {
                "VT": "AC",
                "BA": "0xFF310000",
                "HA": "0xFF31FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PSM_IPI_psv_ipi_psm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_psm",
                "SI": "psv_ipi_psm",
                "SS": "psv_ipi_psm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V483": {
                "VT": "AC",
                "BA": "0xFF320000",
                "HA": "0xFF32FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_IPI_psv_ipi_pmc",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc",
                "SI": "psv_ipi_pmc",
                "SS": "psv_ipi_pmc",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V484": {
                "VT": "AC",
                "BA": "0x0000FF320000",
                "HA": "0x0000FF32FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_IPI_psv_ipi_pmc",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc",
                "SI": "psv_ipi_pmc",
                "SS": "psv_ipi_pmc",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V485": {
                "VT": "AC",
                "BA": "0x0000FF320000",
                "HA": "0x0000FF32FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_IPI_psv_ipi_pmc",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc",
                "SI": "psv_ipi_pmc",
                "SS": "psv_ipi_pmc",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V486": {
                "VT": "AC",
                "BA": "0xFF320000",
                "HA": "0xFF32FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_IPI_psv_ipi_pmc",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc",
                "SI": "psv_ipi_pmc",
                "SS": "psv_ipi_pmc",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V487": {
                "VT": "AC",
                "BA": "0xFF320000",
                "HA": "0xFF32FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_IPI_psv_ipi_pmc",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc",
                "SI": "psv_ipi_pmc",
                "SS": "psv_ipi_pmc",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V488": {
                "VT": "AC",
                "BA": "0xFF320000",
                "HA": "0xFF32FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_IPI_psv_ipi_pmc",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc",
                "SI": "psv_ipi_pmc",
                "SS": "psv_ipi_pmc",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V489": {
                "VT": "AC",
                "BA": "0xFF320000",
                "HA": "0xFF32FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_IPI_psv_ipi_pmc",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc",
                "SI": "psv_ipi_pmc",
                "SS": "psv_ipi_pmc",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V490": {
                "VT": "AC",
                "BA": "0xFF390000",
                "HA": "0xFF39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_NOBUF_psv_ipi_pmc_nobuf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc_nobuf",
                "SI": "psv_ipi_pmc_nobuf",
                "SS": "psv_ipi_pmc_nobuf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V491": {
                "VT": "AC",
                "BA": "0x0000FF390000",
                "HA": "0x0000FF39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_NOBUF_psv_ipi_pmc_nobuf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc_nobuf",
                "SI": "psv_ipi_pmc_nobuf",
                "SS": "psv_ipi_pmc_nobuf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V492": {
                "VT": "AC",
                "BA": "0x0000FF390000",
                "HA": "0x0000FF39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_NOBUF_psv_ipi_pmc_nobuf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc_nobuf",
                "SI": "psv_ipi_pmc_nobuf",
                "SS": "psv_ipi_pmc_nobuf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V493": {
                "VT": "AC",
                "BA": "0xFF390000",
                "HA": "0xFF39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_NOBUF_psv_ipi_pmc_nobuf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc_nobuf",
                "SI": "psv_ipi_pmc_nobuf",
                "SS": "psv_ipi_pmc_nobuf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V494": {
                "VT": "AC",
                "BA": "0xFF390000",
                "HA": "0xFF39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_NOBUF_psv_ipi_pmc_nobuf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc_nobuf",
                "SI": "psv_ipi_pmc_nobuf",
                "SS": "psv_ipi_pmc_nobuf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V495": {
                "VT": "AC",
                "BA": "0xFF390000",
                "HA": "0xFF39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_NOBUF_psv_ipi_pmc_nobuf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc_nobuf",
                "SI": "psv_ipi_pmc_nobuf",
                "SS": "psv_ipi_pmc_nobuf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V496": {
                "VT": "AC",
                "BA": "0xFF390000",
                "HA": "0xFF39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_NOBUF_psv_ipi_pmc_nobuf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc_nobuf",
                "SI": "psv_ipi_pmc_nobuf",
                "SS": "psv_ipi_pmc_nobuf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V497": {
                "VT": "AC",
                "BA": "0xFF3F0000",
                "HA": "0xFF3F0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_IPI_BUFFER_psv_ipi_buffer",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_buffer",
                "SI": "psv_ipi_buffer",
                "SS": "psv_ipi_buffer",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V498": {
                "VT": "AC",
                "BA": "0x0000FF3F0000",
                "HA": "0x0000FF3F0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_IPI_BUFFER_psv_ipi_buffer",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_buffer",
                "SI": "psv_ipi_buffer",
                "SS": "psv_ipi_buffer",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V499": {
                "VT": "AC",
                "BA": "0x0000FF3F0000",
                "HA": "0x0000FF3F0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_IPI_BUFFER_psv_ipi_buffer",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_buffer",
                "SI": "psv_ipi_buffer",
                "SS": "psv_ipi_buffer",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V500": {
                "VT": "AC",
                "BA": "0xFF3F0000",
                "HA": "0xFF3F0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_IPI_BUFFER_psv_ipi_buffer",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_buffer",
                "SI": "psv_ipi_buffer",
                "SS": "psv_ipi_buffer",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V501": {
                "VT": "AC",
                "BA": "0xFF3F0000",
                "HA": "0xFF3F0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_IPI_BUFFER_psv_ipi_buffer",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_buffer",
                "SI": "psv_ipi_buffer",
                "SS": "psv_ipi_buffer",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V502": {
                "VT": "AC",
                "BA": "0xFF3F0000",
                "HA": "0xFF3F0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_IPI_BUFFER_psv_ipi_buffer",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_buffer",
                "SI": "psv_ipi_buffer",
                "SS": "psv_ipi_buffer",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V503": {
                "VT": "AC",
                "BA": "0xFF3F0000",
                "HA": "0xFF3F0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_IPI_BUFFER_psv_ipi_buffer",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_buffer",
                "SI": "psv_ipi_buffer",
                "SS": "psv_ipi_buffer",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V504": {
                "VT": "AC",
                "BA": "0xFF410000",
                "HA": "0xFF50FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_LPD_SLCR_psv_lpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_0",
                "SI": "psv_lpd_slcr_0",
                "SS": "psv_lpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V505": {
                "VT": "AC",
                "BA": "0x0000FF410000",
                "HA": "0x0000FF50FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_LPD_SLCR_psv_lpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_0",
                "SI": "psv_lpd_slcr_0",
                "SS": "psv_lpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V506": {
                "VT": "AC",
                "BA": "0x0000FF410000",
                "HA": "0x0000FF50FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_LPD_SLCR_psv_lpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_0",
                "SI": "psv_lpd_slcr_0",
                "SS": "psv_lpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V507": {
                "VT": "AC",
                "BA": "0xFF410000",
                "HA": "0xFF50FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_LPD_SLCR_psv_lpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_0",
                "SI": "psv_lpd_slcr_0",
                "SS": "psv_lpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V508": {
                "VT": "AC",
                "BA": "0xFF410000",
                "HA": "0xFF50FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_LPD_SLCR_psv_lpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_0",
                "SI": "psv_lpd_slcr_0",
                "SS": "psv_lpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V509": {
                "VT": "AC",
                "BA": "0xFF410000",
                "HA": "0xFF50FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_LPD_SLCR_psv_lpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_0",
                "SI": "psv_lpd_slcr_0",
                "SS": "psv_lpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V510": {
                "VT": "AC",
                "BA": "0xFF410000",
                "HA": "0xFF50FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_LPD_SLCR_psv_lpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_0",
                "SI": "psv_lpd_slcr_0",
                "SS": "psv_lpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V511": {
                "VT": "AC",
                "BA": "0xFF510000",
                "HA": "0xFF54FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_LPD_SLCR_SECURE_psv_lpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_secure_0",
                "SI": "psv_lpd_slcr_secure_0",
                "SS": "psv_lpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V512": {
                "VT": "AC",
                "BA": "0x0000FF510000",
                "HA": "0x0000FF54FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_LPD_SLCR_SECURE_psv_lpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_secure_0",
                "SI": "psv_lpd_slcr_secure_0",
                "SS": "psv_lpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V513": {
                "VT": "AC",
                "BA": "0x0000FF510000",
                "HA": "0x0000FF54FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_LPD_SLCR_SECURE_psv_lpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_secure_0",
                "SI": "psv_lpd_slcr_secure_0",
                "SS": "psv_lpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V514": {
                "VT": "AC",
                "BA": "0xFF510000",
                "HA": "0xFF54FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_LPD_SLCR_SECURE_psv_lpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_secure_0",
                "SI": "psv_lpd_slcr_secure_0",
                "SS": "psv_lpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V515": {
                "VT": "AC",
                "BA": "0xFF510000",
                "HA": "0xFF54FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_LPD_SLCR_SECURE_psv_lpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_secure_0",
                "SI": "psv_lpd_slcr_secure_0",
                "SS": "psv_lpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V516": {
                "VT": "AC",
                "BA": "0xFF510000",
                "HA": "0xFF54FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_LPD_SLCR_SECURE_psv_lpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_secure_0",
                "SI": "psv_lpd_slcr_secure_0",
                "SS": "psv_lpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V517": {
                "VT": "AC",
                "BA": "0xFF510000",
                "HA": "0xFF54FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_LPD_SLCR_SECURE_psv_lpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_secure_0",
                "SI": "psv_lpd_slcr_secure_0",
                "SS": "psv_lpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V518": {
                "VT": "AC",
                "BA": "0xFF5E0000",
                "HA": "0xFF8DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CRL_psv_crl_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crl_0",
                "SI": "psv_crl_0",
                "SS": "psv_crl_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V519": {
                "VT": "AC",
                "BA": "0x0000FF5E0000",
                "HA": "0x0000FF8DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CRL_psv_crl_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crl_0",
                "SI": "psv_crl_0",
                "SS": "psv_crl_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V520": {
                "VT": "AC",
                "BA": "0x0000FF5E0000",
                "HA": "0x0000FF8DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CRL_psv_crl_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crl_0",
                "SI": "psv_crl_0",
                "SS": "psv_crl_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V521": {
                "VT": "AC",
                "BA": "0xFF5E0000",
                "HA": "0xFF8DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CRL_psv_crl_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crl_0",
                "SI": "psv_crl_0",
                "SS": "psv_crl_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V522": {
                "VT": "AC",
                "BA": "0xFF5E0000",
                "HA": "0xFF8DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CRL_psv_crl_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crl_0",
                "SI": "psv_crl_0",
                "SS": "psv_crl_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V523": {
                "VT": "AC",
                "BA": "0xFF5E0000",
                "HA": "0xFF8DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CRL_psv_crl_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crl_0",
                "SI": "psv_crl_0",
                "SS": "psv_crl_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V524": {
                "VT": "AC",
                "BA": "0xFF5E0000",
                "HA": "0xFF8DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CRL_psv_crl_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crl_0",
                "SI": "psv_crl_0",
                "SS": "psv_crl_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V525": {
                "VT": "AC",
                "BA": "0xFF960000",
                "HA": "0xFF96FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_OCM_psv_ocm_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ctrl",
                "SI": "psv_ocm_ctrl",
                "SS": "psv_ocm_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V526": {
                "VT": "AC",
                "BA": "0x0000FF960000",
                "HA": "0x0000FF96FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_OCM_psv_ocm_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ctrl",
                "SI": "psv_ocm_ctrl",
                "SS": "psv_ocm_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V527": {
                "VT": "AC",
                "BA": "0x0000FF960000",
                "HA": "0x0000FF96FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_OCM_psv_ocm_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ctrl",
                "SI": "psv_ocm_ctrl",
                "SS": "psv_ocm_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V528": {
                "VT": "AC",
                "BA": "0xFF960000",
                "HA": "0xFF96FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_OCM_psv_ocm_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ctrl",
                "SI": "psv_ocm_ctrl",
                "SS": "psv_ocm_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V529": {
                "VT": "AC",
                "BA": "0xFF960000",
                "HA": "0xFF96FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_OCM_psv_ocm_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ctrl",
                "SI": "psv_ocm_ctrl",
                "SS": "psv_ocm_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V530": {
                "VT": "AC",
                "BA": "0xFF960000",
                "HA": "0xFF96FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_OCM_psv_ocm_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ctrl",
                "SI": "psv_ocm_ctrl",
                "SS": "psv_ocm_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V531": {
                "VT": "AC",
                "BA": "0xFF960000",
                "HA": "0xFF96FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_OCM_psv_ocm_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ctrl",
                "SI": "psv_ocm_ctrl",
                "SS": "psv_ocm_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V532": {
                "VT": "AC",
                "BA": "0xFF980000",
                "HA": "0xFF98FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_OCM_XMPU_psv_ocm_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_xmpu_0",
                "SI": "psv_ocm_xmpu_0",
                "SS": "psv_ocm_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V533": {
                "VT": "AC",
                "BA": "0x0000FF980000",
                "HA": "0x0000FF98FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_OCM_XMPU_psv_ocm_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_xmpu_0",
                "SI": "psv_ocm_xmpu_0",
                "SS": "psv_ocm_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V534": {
                "VT": "AC",
                "BA": "0x0000FF980000",
                "HA": "0x0000FF98FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_OCM_XMPU_psv_ocm_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_xmpu_0",
                "SI": "psv_ocm_xmpu_0",
                "SS": "psv_ocm_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V535": {
                "VT": "AC",
                "BA": "0xFF980000",
                "HA": "0xFF98FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_OCM_XMPU_psv_ocm_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_xmpu_0",
                "SI": "psv_ocm_xmpu_0",
                "SS": "psv_ocm_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V536": {
                "VT": "AC",
                "BA": "0xFF980000",
                "HA": "0xFF98FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_OCM_XMPU_psv_ocm_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_xmpu_0",
                "SI": "psv_ocm_xmpu_0",
                "SS": "psv_ocm_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V537": {
                "VT": "AC",
                "BA": "0xFF980000",
                "HA": "0xFF98FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_OCM_XMPU_psv_ocm_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_xmpu_0",
                "SI": "psv_ocm_xmpu_0",
                "SS": "psv_ocm_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V538": {
                "VT": "AC",
                "BA": "0xFF980000",
                "HA": "0xFF98FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_OCM_XMPU_psv_ocm_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_xmpu_0",
                "SI": "psv_ocm_xmpu_0",
                "SS": "psv_ocm_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V539": {
                "VT": "AC",
                "BA": "0xFF990000",
                "HA": "0xFF99FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_LPD_XPPU_psv_lpd_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_xppu_0",
                "SI": "psv_lpd_xppu_0",
                "SS": "psv_lpd_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V540": {
                "VT": "AC",
                "BA": "0x0000FF990000",
                "HA": "0x0000FF99FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_LPD_XPPU_psv_lpd_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_xppu_0",
                "SI": "psv_lpd_xppu_0",
                "SS": "psv_lpd_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V541": {
                "VT": "AC",
                "BA": "0x0000FF990000",
                "HA": "0x0000FF99FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_LPD_XPPU_psv_lpd_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_xppu_0",
                "SI": "psv_lpd_xppu_0",
                "SS": "psv_lpd_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V542": {
                "VT": "AC",
                "BA": "0xFF990000",
                "HA": "0xFF99FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_LPD_XPPU_psv_lpd_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_xppu_0",
                "SI": "psv_lpd_xppu_0",
                "SS": "psv_lpd_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V543": {
                "VT": "AC",
                "BA": "0xFF990000",
                "HA": "0xFF99FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_LPD_XPPU_psv_lpd_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_xppu_0",
                "SI": "psv_lpd_xppu_0",
                "SS": "psv_lpd_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V544": {
                "VT": "AC",
                "BA": "0xFF990000",
                "HA": "0xFF99FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_LPD_XPPU_psv_lpd_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_xppu_0",
                "SI": "psv_lpd_xppu_0",
                "SS": "psv_lpd_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V545": {
                "VT": "AC",
                "BA": "0xFF990000",
                "HA": "0xFF99FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_LPD_XPPU_psv_lpd_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_xppu_0",
                "SI": "psv_lpd_xppu_0",
                "SS": "psv_lpd_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V546": {
                "VT": "AC",
                "BA": "0x0000FF9A0000",
                "HA": "0x0000FF9AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_RPU_psv_rpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_rpu_0",
                "SI": "psv_rpu_0",
                "SS": "psv_rpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V547": {
                "VT": "AC",
                "BA": "0x0000FF9A0000",
                "HA": "0x0000FF9AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_RPU_psv_rpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_rpu_0",
                "SI": "psv_rpu_0",
                "SS": "psv_rpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V548": {
                "VT": "AC",
                "BA": "0xFF9A0000",
                "HA": "0xFF9AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_RPU_psv_rpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_rpu_0",
                "SI": "psv_rpu_0",
                "SS": "psv_rpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V549": {
                "VT": "AC",
                "BA": "0xFF9A0000",
                "HA": "0xFF9AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_RPU_psv_rpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_rpu_0",
                "SI": "psv_rpu_0",
                "SS": "psv_rpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V550": {
                "VT": "AC",
                "BA": "0xFF9B0000",
                "HA": "0xFF9BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_LPD_AFIFM4_psv_lpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_afi_0",
                "SI": "psv_lpd_afi_0",
                "SS": "psv_lpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V551": {
                "VT": "AC",
                "BA": "0x0000FF9B0000",
                "HA": "0x0000FF9BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_LPD_AFIFM4_psv_lpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_afi_0",
                "SI": "psv_lpd_afi_0",
                "SS": "psv_lpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V552": {
                "VT": "AC",
                "BA": "0x0000FF9B0000",
                "HA": "0x0000FF9BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_LPD_AFIFM4_psv_lpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_afi_0",
                "SI": "psv_lpd_afi_0",
                "SS": "psv_lpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V553": {
                "VT": "AC",
                "BA": "0xFF9B0000",
                "HA": "0xFF9BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_LPD_AFIFM4_psv_lpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_afi_0",
                "SI": "psv_lpd_afi_0",
                "SS": "psv_lpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V554": {
                "VT": "AC",
                "BA": "0xFF9B0000",
                "HA": "0xFF9BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_LPD_AFIFM4_psv_lpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_afi_0",
                "SI": "psv_lpd_afi_0",
                "SS": "psv_lpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V555": {
                "VT": "AC",
                "BA": "0xFF9B0000",
                "HA": "0xFF9BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_LPD_AFIFM4_psv_lpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_afi_0",
                "SI": "psv_lpd_afi_0",
                "SS": "psv_lpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V556": {
                "VT": "AC",
                "BA": "0xFF9B0000",
                "HA": "0xFF9BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_LPD_AFIFM4_psv_lpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_afi_0",
                "SI": "psv_lpd_afi_0",
                "SS": "psv_lpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V557": {
                "VT": "AC",
                "BA": "0xFFA80000",
                "HA": "0xFFA8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_ADMA_CH0_psv_adma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_0",
                "SI": "psv_adma_0",
                "SS": "psv_adma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V558": {
                "VT": "AC",
                "BA": "0x0000FFA80000",
                "HA": "0x0000FFA8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_ADMA_CH0_psv_adma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_0",
                "SI": "psv_adma_0",
                "SS": "psv_adma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V559": {
                "VT": "AC",
                "BA": "0x0000FFA80000",
                "HA": "0x0000FFA8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_ADMA_CH0_psv_adma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_0",
                "SI": "psv_adma_0",
                "SS": "psv_adma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V560": {
                "VT": "AC",
                "BA": "0xFFA80000",
                "HA": "0xFFA8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_ADMA_CH0_psv_adma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_0",
                "SI": "psv_adma_0",
                "SS": "psv_adma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V561": {
                "VT": "AC",
                "BA": "0xFFA80000",
                "HA": "0xFFA8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_ADMA_CH0_psv_adma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_0",
                "SI": "psv_adma_0",
                "SS": "psv_adma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V562": {
                "VT": "AC",
                "BA": "0xFFA80000",
                "HA": "0xFFA8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_ADMA_CH0_psv_adma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_0",
                "SI": "psv_adma_0",
                "SS": "psv_adma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V563": {
                "VT": "AC",
                "BA": "0xFFA80000",
                "HA": "0xFFA8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_ADMA_CH0_psv_adma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_0",
                "SI": "psv_adma_0",
                "SS": "psv_adma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V564": {
                "VT": "AC",
                "BA": "0xFFA90000",
                "HA": "0xFFA9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_ADMA_CH1_psv_adma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_1",
                "SI": "psv_adma_1",
                "SS": "psv_adma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V565": {
                "VT": "AC",
                "BA": "0x0000FFA90000",
                "HA": "0x0000FFA9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_ADMA_CH1_psv_adma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_1",
                "SI": "psv_adma_1",
                "SS": "psv_adma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V566": {
                "VT": "AC",
                "BA": "0x0000FFA90000",
                "HA": "0x0000FFA9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_ADMA_CH1_psv_adma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_1",
                "SI": "psv_adma_1",
                "SS": "psv_adma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V567": {
                "VT": "AC",
                "BA": "0xFFA90000",
                "HA": "0xFFA9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_ADMA_CH1_psv_adma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_1",
                "SI": "psv_adma_1",
                "SS": "psv_adma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V568": {
                "VT": "AC",
                "BA": "0xFFA90000",
                "HA": "0xFFA9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_ADMA_CH1_psv_adma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_1",
                "SI": "psv_adma_1",
                "SS": "psv_adma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V569": {
                "VT": "AC",
                "BA": "0xFFA90000",
                "HA": "0xFFA9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_ADMA_CH1_psv_adma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_1",
                "SI": "psv_adma_1",
                "SS": "psv_adma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V570": {
                "VT": "AC",
                "BA": "0xFFA90000",
                "HA": "0xFFA9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_ADMA_CH1_psv_adma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_1",
                "SI": "psv_adma_1",
                "SS": "psv_adma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V571": {
                "VT": "AC",
                "BA": "0xFFAA0000",
                "HA": "0xFFAAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_ADMA_CH2_psv_adma_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_2",
                "SI": "psv_adma_2",
                "SS": "psv_adma_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V572": {
                "VT": "AC",
                "BA": "0x0000FFAA0000",
                "HA": "0x0000FFAAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_ADMA_CH2_psv_adma_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_2",
                "SI": "psv_adma_2",
                "SS": "psv_adma_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V573": {
                "VT": "AC",
                "BA": "0x0000FFAA0000",
                "HA": "0x0000FFAAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_ADMA_CH2_psv_adma_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_2",
                "SI": "psv_adma_2",
                "SS": "psv_adma_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V574": {
                "VT": "AC",
                "BA": "0xFFAA0000",
                "HA": "0xFFAAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_ADMA_CH2_psv_adma_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_2",
                "SI": "psv_adma_2",
                "SS": "psv_adma_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V575": {
                "VT": "AC",
                "BA": "0xFFAA0000",
                "HA": "0xFFAAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_ADMA_CH2_psv_adma_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_2",
                "SI": "psv_adma_2",
                "SS": "psv_adma_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V576": {
                "VT": "AC",
                "BA": "0xFFAA0000",
                "HA": "0xFFAAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_ADMA_CH2_psv_adma_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_2",
                "SI": "psv_adma_2",
                "SS": "psv_adma_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V577": {
                "VT": "AC",
                "BA": "0xFFAA0000",
                "HA": "0xFFAAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_ADMA_CH2_psv_adma_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_2",
                "SI": "psv_adma_2",
                "SS": "psv_adma_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V578": {
                "VT": "AC",
                "BA": "0xFFAB0000",
                "HA": "0xFFABFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_ADMA_CH3_psv_adma_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_3",
                "SI": "psv_adma_3",
                "SS": "psv_adma_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V579": {
                "VT": "AC",
                "BA": "0x0000FFAB0000",
                "HA": "0x0000FFABFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_ADMA_CH3_psv_adma_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_3",
                "SI": "psv_adma_3",
                "SS": "psv_adma_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V580": {
                "VT": "AC",
                "BA": "0x0000FFAB0000",
                "HA": "0x0000FFABFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_ADMA_CH3_psv_adma_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_3",
                "SI": "psv_adma_3",
                "SS": "psv_adma_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V581": {
                "VT": "AC",
                "BA": "0xFFAB0000",
                "HA": "0xFFABFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_ADMA_CH3_psv_adma_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_3",
                "SI": "psv_adma_3",
                "SS": "psv_adma_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V582": {
                "VT": "AC",
                "BA": "0xFFAB0000",
                "HA": "0xFFABFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_ADMA_CH3_psv_adma_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_3",
                "SI": "psv_adma_3",
                "SS": "psv_adma_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V583": {
                "VT": "AC",
                "BA": "0xFFAB0000",
                "HA": "0xFFABFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_ADMA_CH3_psv_adma_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_3",
                "SI": "psv_adma_3",
                "SS": "psv_adma_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V584": {
                "VT": "AC",
                "BA": "0xFFAB0000",
                "HA": "0xFFABFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_ADMA_CH3_psv_adma_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_3",
                "SI": "psv_adma_3",
                "SS": "psv_adma_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V585": {
                "VT": "AC",
                "BA": "0xFFAC0000",
                "HA": "0xFFACFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_ADMA_CH4_psv_adma_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_4",
                "SI": "psv_adma_4",
                "SS": "psv_adma_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V586": {
                "VT": "AC",
                "BA": "0x0000FFAC0000",
                "HA": "0x0000FFACFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_ADMA_CH4_psv_adma_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_4",
                "SI": "psv_adma_4",
                "SS": "psv_adma_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V587": {
                "VT": "AC",
                "BA": "0x0000FFAC0000",
                "HA": "0x0000FFACFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_ADMA_CH4_psv_adma_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_4",
                "SI": "psv_adma_4",
                "SS": "psv_adma_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V588": {
                "VT": "AC",
                "BA": "0xFFAC0000",
                "HA": "0xFFACFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_ADMA_CH4_psv_adma_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_4",
                "SI": "psv_adma_4",
                "SS": "psv_adma_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V589": {
                "VT": "AC",
                "BA": "0xFFAC0000",
                "HA": "0xFFACFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_ADMA_CH4_psv_adma_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_4",
                "SI": "psv_adma_4",
                "SS": "psv_adma_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V590": {
                "VT": "AC",
                "BA": "0xFFAC0000",
                "HA": "0xFFACFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_ADMA_CH4_psv_adma_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_4",
                "SI": "psv_adma_4",
                "SS": "psv_adma_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V591": {
                "VT": "AC",
                "BA": "0xFFAC0000",
                "HA": "0xFFACFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_ADMA_CH4_psv_adma_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_4",
                "SI": "psv_adma_4",
                "SS": "psv_adma_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V592": {
                "VT": "AC",
                "BA": "0xFFAD0000",
                "HA": "0xFFADFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_ADMA_CH5_psv_adma_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_5",
                "SI": "psv_adma_5",
                "SS": "psv_adma_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V593": {
                "VT": "AC",
                "BA": "0x0000FFAD0000",
                "HA": "0x0000FFADFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_ADMA_CH5_psv_adma_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_5",
                "SI": "psv_adma_5",
                "SS": "psv_adma_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V594": {
                "VT": "AC",
                "BA": "0x0000FFAD0000",
                "HA": "0x0000FFADFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_ADMA_CH5_psv_adma_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_5",
                "SI": "psv_adma_5",
                "SS": "psv_adma_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V595": {
                "VT": "AC",
                "BA": "0xFFAD0000",
                "HA": "0xFFADFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_ADMA_CH5_psv_adma_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_5",
                "SI": "psv_adma_5",
                "SS": "psv_adma_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V596": {
                "VT": "AC",
                "BA": "0xFFAD0000",
                "HA": "0xFFADFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_ADMA_CH5_psv_adma_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_5",
                "SI": "psv_adma_5",
                "SS": "psv_adma_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V597": {
                "VT": "AC",
                "BA": "0xFFAD0000",
                "HA": "0xFFADFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_ADMA_CH5_psv_adma_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_5",
                "SI": "psv_adma_5",
                "SS": "psv_adma_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V598": {
                "VT": "AC",
                "BA": "0xFFAD0000",
                "HA": "0xFFADFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_ADMA_CH5_psv_adma_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_5",
                "SI": "psv_adma_5",
                "SS": "psv_adma_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V599": {
                "VT": "AC",
                "BA": "0xFFAE0000",
                "HA": "0xFFAEFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_ADMA_CH6_psv_adma_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_6",
                "SI": "psv_adma_6",
                "SS": "psv_adma_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V600": {
                "VT": "AC",
                "BA": "0x0000FFAE0000",
                "HA": "0x0000FFAEFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_ADMA_CH6_psv_adma_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_6",
                "SI": "psv_adma_6",
                "SS": "psv_adma_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V601": {
                "VT": "AC",
                "BA": "0x0000FFAE0000",
                "HA": "0x0000FFAEFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_ADMA_CH6_psv_adma_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_6",
                "SI": "psv_adma_6",
                "SS": "psv_adma_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V602": {
                "VT": "AC",
                "BA": "0xFFAE0000",
                "HA": "0xFFAEFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_ADMA_CH6_psv_adma_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_6",
                "SI": "psv_adma_6",
                "SS": "psv_adma_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V603": {
                "VT": "AC",
                "BA": "0xFFAE0000",
                "HA": "0xFFAEFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_ADMA_CH6_psv_adma_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_6",
                "SI": "psv_adma_6",
                "SS": "psv_adma_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V604": {
                "VT": "AC",
                "BA": "0xFFAE0000",
                "HA": "0xFFAEFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_ADMA_CH6_psv_adma_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_6",
                "SI": "psv_adma_6",
                "SS": "psv_adma_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V605": {
                "VT": "AC",
                "BA": "0xFFAE0000",
                "HA": "0xFFAEFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_ADMA_CH6_psv_adma_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_6",
                "SI": "psv_adma_6",
                "SS": "psv_adma_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V606": {
                "VT": "AC",
                "BA": "0xFFAF0000",
                "HA": "0xFFAFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_ADMA_CH7_psv_adma_7",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_7",
                "SI": "psv_adma_7",
                "SS": "psv_adma_7",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V607": {
                "VT": "AC",
                "BA": "0x0000FFAF0000",
                "HA": "0x0000FFAFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_ADMA_CH7_psv_adma_7",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_7",
                "SI": "psv_adma_7",
                "SS": "psv_adma_7",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V608": {
                "VT": "AC",
                "BA": "0x0000FFAF0000",
                "HA": "0x0000FFAFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_ADMA_CH7_psv_adma_7",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_7",
                "SI": "psv_adma_7",
                "SS": "psv_adma_7",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V609": {
                "VT": "AC",
                "BA": "0xFFAF0000",
                "HA": "0xFFAFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_ADMA_CH7_psv_adma_7",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_7",
                "SI": "psv_adma_7",
                "SS": "psv_adma_7",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V610": {
                "VT": "AC",
                "BA": "0xFFAF0000",
                "HA": "0xFFAFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_ADMA_CH7_psv_adma_7",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_7",
                "SI": "psv_adma_7",
                "SS": "psv_adma_7",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V611": {
                "VT": "AC",
                "BA": "0xFFAF0000",
                "HA": "0xFFAFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_ADMA_CH7_psv_adma_7",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_7",
                "SI": "psv_adma_7",
                "SS": "psv_adma_7",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V612": {
                "VT": "AC",
                "BA": "0xFFAF0000",
                "HA": "0xFFAFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_ADMA_CH7_psv_adma_7",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_7",
                "SI": "psv_adma_7",
                "SS": "psv_adma_7",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V613": {
                "VT": "AC",
                "BA": "0xFFC00000",
                "HA": "0xFFC1FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_RAM_INSTR_psv_psm_ram_instr_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_ram_instr_cntlr",
                "SI": "psv_psm_ram_instr_cntlr",
                "SS": "psv_psm_ram_instr_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V614": {
                "VT": "AC",
                "BA": "0xFFC20000",
                "HA": "0xFFC3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_RAM_DATA_psv_psm_ram_data_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_ram_data_cntlr",
                "SI": "psv_psm_ram_data_cntlr",
                "SS": "psv_psm_ram_data_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V615": {
                "VT": "AC",
                "BA": "0xFFC80000",
                "HA": "0xFFC87FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PSM_IOMODULE_psv_psm_iomodule_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_iomodule_0",
                "SI": "psv_psm_iomodule_0",
                "SS": "psv_psm_iomodule_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V616": {
                "VT": "AC",
                "BA": "0xFFC90000",
                "HA": "0xFFC9EFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PSM_GLOBAL_REG_psv_psm_global_reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_global_reg",
                "SI": "psv_psm_global_reg",
                "SS": "psv_psm_global_reg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V617": {
                "VT": "AC",
                "BA": "0x0000FFC90000",
                "HA": "0x0000FFC9EFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PSM_GLOBAL_REG_psv_psm_global_reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_global_reg",
                "SI": "psv_psm_global_reg",
                "SS": "psv_psm_global_reg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V618": {
                "VT": "AC",
                "BA": "0x0000FFC90000",
                "HA": "0x0000FFC9EFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PSM_GLOBAL_REG_psv_psm_global_reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_global_reg",
                "SI": "psv_psm_global_reg",
                "SS": "psv_psm_global_reg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V619": {
                "VT": "AC",
                "BA": "0xFFC90000",
                "HA": "0xFFC9EFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PSM_GLOBAL_REG_psv_psm_global_reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_global_reg",
                "SI": "psv_psm_global_reg",
                "SS": "psv_psm_global_reg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V620": {
                "VT": "AC",
                "BA": "0xFFC90000",
                "HA": "0xFFC9EFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PSM_GLOBAL_REG_psv_psm_global_reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_global_reg",
                "SI": "psv_psm_global_reg",
                "SS": "psv_psm_global_reg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V621": {
                "VT": "AC",
                "BA": "0xFFC90000",
                "HA": "0xFFC9EFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PSM_GLOBAL_REG_psv_psm_global_reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_global_reg",
                "SI": "psv_psm_global_reg",
                "SS": "psv_psm_global_reg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V622": {
                "VT": "AC",
                "BA": "0xFFC90000",
                "HA": "0xFFC9EFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PSM_GLOBAL_REG_psv_psm_global_reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_global_reg",
                "SI": "psv_psm_global_reg",
                "SS": "psv_psm_global_reg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V623": {
                "VT": "AC",
                "BA": "0xFFCC0000",
                "HA": "0xFFCCFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PSM_TMR_MANAGER_psv_psm_tmr_manager_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_tmr_manager_0",
                "SI": "psv_psm_tmr_manager_0",
                "SS": "psv_psm_tmr_manager_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V624": {
                "VT": "AC",
                "BA": "0xFFCD0000",
                "HA": "0xFFCDFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PSM_TMR_INJECT_psv_psm_tmr_inject_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_tmr_inject_0",
                "SI": "psv_psm_tmr_inject_0",
                "SS": "psv_psm_tmr_inject_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V625": {
                "VT": "AC",
                "BA": "0xFFE00000",
                "HA": "0xFFE3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_R5__TCM_GLOBAL_psv_r5_tcm_ram_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_tcm_ram_global",
                "SI": "psv_r5_tcm_ram_global",
                "SS": "psv_r5_tcm_ram_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V626": {
                "VT": "AC",
                "BA": "0x0000FFE00000",
                "HA": "0x0000FFE3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_R5__TCM_GLOBAL_psv_r5_tcm_ram_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_tcm_ram_global",
                "SI": "psv_r5_tcm_ram_global",
                "SS": "psv_r5_tcm_ram_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V627": {
                "VT": "AC",
                "BA": "0x0000FFE00000",
                "HA": "0x0000FFE3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_R5__TCM_GLOBAL_psv_r5_tcm_ram_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_tcm_ram_global",
                "SI": "psv_r5_tcm_ram_global",
                "SS": "psv_r5_tcm_ram_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V628": {
                "VT": "AC",
                "BA": "0xFFE00000",
                "HA": "0xFFE3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_R5__TCM_GLOBAL_psv_r5_tcm_ram_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_tcm_ram_global",
                "SI": "psv_r5_tcm_ram_global",
                "SS": "psv_r5_tcm_ram_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V629": {
                "VT": "AC",
                "BA": "0xFFE00000",
                "HA": "0xFFE3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_R5__TCM_GLOBAL_psv_r5_tcm_ram_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_tcm_ram_global",
                "SI": "psv_r5_tcm_ram_global",
                "SS": "psv_r5_tcm_ram_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V630": {
                "VT": "AC",
                "BA": "0xFFE40000",
                "HA": "0xFFE4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_R5_0_Instruction_Cache_psv_r5_0_instruction_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_0_instruction_cache",
                "SI": "psv_r5_0_instruction_cache",
                "SS": "psv_r5_0_instruction_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V631": {
                "VT": "AC",
                "BA": "0xFFE40000",
                "HA": "0xFFE4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_R5_0_Instruction_Cache_psv_r5_0_instruction_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_0_instruction_cache",
                "SI": "psv_r5_0_instruction_cache",
                "SS": "psv_r5_0_instruction_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V632": {
                "VT": "AC",
                "BA": "0xFFE50000",
                "HA": "0xFFE5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_R5_0_Data_Cache_psv_r5_0_data_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_0_data_cache",
                "SI": "psv_r5_0_data_cache",
                "SS": "psv_r5_0_data_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V633": {
                "VT": "AC",
                "BA": "0xFFE50000",
                "HA": "0xFFE5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_R5_0_Data_Cache_psv_r5_0_data_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_0_data_cache",
                "SI": "psv_r5_0_data_cache",
                "SS": "psv_r5_0_data_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V634": {
                "VT": "AC",
                "BA": "0xFFE90000",
                "HA": "0xFFE9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_R5_1_ATCM_psv_r5_1_atcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_atcm_global",
                "SI": "psv_r5_1_atcm_global",
                "SS": "psv_r5_1_atcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V635": {
                "VT": "AC",
                "BA": "0x0000FFE90000",
                "HA": "0x0000FFE9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_R5_1_ATCM_psv_r5_1_atcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_atcm_global",
                "SI": "psv_r5_1_atcm_global",
                "SS": "psv_r5_1_atcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V636": {
                "VT": "AC",
                "BA": "0x0000FFE90000",
                "HA": "0x0000FFE9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_R5_1_ATCM_psv_r5_1_atcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_atcm_global",
                "SI": "psv_r5_1_atcm_global",
                "SS": "psv_r5_1_atcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V637": {
                "VT": "AC",
                "BA": "0xFFE90000",
                "HA": "0xFFE9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_R5_1_ATCM_psv_r5_1_atcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_atcm_global",
                "SI": "psv_r5_1_atcm_global",
                "SS": "psv_r5_1_atcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V638": {
                "VT": "AC",
                "BA": "0xFFE90000",
                "HA": "0xFFE9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_R5_1_ATCM_psv_r5_1_atcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_atcm_global",
                "SI": "psv_r5_1_atcm_global",
                "SS": "psv_r5_1_atcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V639": {
                "VT": "AC",
                "BA": "0xFFEB0000",
                "HA": "0xFFEBFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_R5_1_BTCM_psv_r5_1_btcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_btcm_global",
                "SI": "psv_r5_1_btcm_global",
                "SS": "psv_r5_1_btcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V640": {
                "VT": "AC",
                "BA": "0x0000FFEB0000",
                "HA": "0x0000FFEBFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_R5_1_BTCM_psv_r5_1_btcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_btcm_global",
                "SI": "psv_r5_1_btcm_global",
                "SS": "psv_r5_1_btcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V641": {
                "VT": "AC",
                "BA": "0x0000FFEB0000",
                "HA": "0x0000FFEBFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_R5_1_BTCM_psv_r5_1_btcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_btcm_global",
                "SI": "psv_r5_1_btcm_global",
                "SS": "psv_r5_1_btcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V642": {
                "VT": "AC",
                "BA": "0xFFEB0000",
                "HA": "0xFFEBFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_R5_1_BTCM_psv_r5_1_btcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_btcm_global",
                "SI": "psv_r5_1_btcm_global",
                "SS": "psv_r5_1_btcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V643": {
                "VT": "AC",
                "BA": "0xFFEB0000",
                "HA": "0xFFEBFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_R5_1_BTCM_psv_r5_1_btcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_btcm_global",
                "SI": "psv_r5_1_btcm_global",
                "SS": "psv_r5_1_btcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V644": {
                "VT": "AC",
                "BA": "0xFFEC0000",
                "HA": "0xFFECFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_R5_1_Instruction_Cache_psv_r5_1_instruction_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_instruction_cache",
                "SI": "psv_r5_1_instruction_cache",
                "SS": "psv_r5_1_instruction_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V645": {
                "VT": "AC",
                "BA": "0xFFEC0000",
                "HA": "0xFFECFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_R5_1_Instruction_Cache_psv_r5_1_instruction_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_instruction_cache",
                "SI": "psv_r5_1_instruction_cache",
                "SS": "psv_r5_1_instruction_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V646": {
                "VT": "AC",
                "BA": "0xFFED0000",
                "HA": "0xFFEDFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_R5_1_Data_Cache_psv_r5_1_data_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_data_cache",
                "SI": "psv_r5_1_data_cache",
                "SS": "psv_r5_1_data_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V647": {
                "VT": "AC",
                "BA": "0xFFED0000",
                "HA": "0xFFEDFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_R5_1_Data_Cache_psv_r5_1_data_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_data_cache",
                "SI": "psv_r5_1_data_cache",
                "SS": "psv_r5_1_data_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V648": {
                "VT": "AC",
                "BA": "0xFFFC0000",
                "HA": "0xFFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_OCM_MEM_psv_ocm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ram_0",
                "SI": "psv_ocm_ram_0",
                "SS": "psv_ocm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V649": {
                "VT": "AC",
                "BA": "0x0000FFFC0000",
                "HA": "0x0000FFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_OCM_MEM_psv_ocm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ram_0",
                "SI": "psv_ocm_ram_0",
                "SS": "psv_ocm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V650": {
                "VT": "AC",
                "BA": "0x0000FFFC0000",
                "HA": "0x0000FFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_OCM_MEM_psv_ocm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ram_0",
                "SI": "psv_ocm_ram_0",
                "SS": "psv_ocm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V651": {
                "VT": "AC",
                "BA": "0xFFFC0000",
                "HA": "0xFFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_OCM_MEM_psv_ocm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ram_0",
                "SI": "psv_ocm_ram_0",
                "SS": "psv_ocm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V652": {
                "VT": "AC",
                "BA": "0xFFFC0000",
                "HA": "0xFFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_OCM_MEM_psv_ocm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ram_0",
                "SI": "psv_ocm_ram_0",
                "SS": "psv_ocm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V653": {
                "VT": "AC",
                "BA": "0xFFFC0000",
                "HA": "0xFFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_OCM_MEM_psv_ocm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ram_0",
                "SI": "psv_ocm_ram_0",
                "SS": "psv_ocm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V654": {
                "VT": "AC",
                "BA": "0xFFFC0000",
                "HA": "0xFFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_OCM_MEM_psv_ocm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ram_0",
                "SI": "psv_ocm_ram_0",
                "SS": "psv_ocm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V655": {
                "VT": "CIP",
                "MV": "xilinx.com:ip:versal_cips:3.4"
            }
        },
        "edges": [
            {
                "src": "V0",
                "trg": "V1"
            },
            {
                "src": "V1",
                "trg": "V2"
            },
            {
                "src": "V3",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V4",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V5",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V6",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V7",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V8",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V9",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V10",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V11",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V12",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V13",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V14",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V15",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V16",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V17",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V18",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V19",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V20",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V21",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V22",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V23",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V24",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V25",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V26",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V27",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V28",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V29",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V30",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V31",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V32",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V33",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V34",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V35",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V36",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V37",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V38",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V39",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V40",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V41",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V42",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V43",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V44",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V45",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V46",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V47",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V48",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V49",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V50",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V51",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V52",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V53",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V54",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V55",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V56",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V57",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V58",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V59",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V60",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V61",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V62",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V63",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V64",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V65",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V66",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V67",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V68",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V69",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V70",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V71",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V72",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V73",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V74",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V75",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V76",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V77",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V78",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V79",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V80",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V81",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V82",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V83",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V84",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V85",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V86",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V87",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V88",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V89",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V90",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V91",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V92",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V93",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V94",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V95",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V96",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V97",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V98",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V99",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V100",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V101",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V102",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V103",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V104",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V105",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V106",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V107",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V108",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V109",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V110",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V111",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V112",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V113",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V114",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V115",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V116",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V117",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V118",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V119",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V120",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V121",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V122",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V123",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V124",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V125",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V126",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V127",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V128",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V129",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V130",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V131",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V132",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V133",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V134",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V135",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V136",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V137",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V138",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V139",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V140",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V141",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V142",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V143",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V144",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V145",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V146",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V147",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V148",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V149",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V150",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V151",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V152",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V153",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V154",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V155",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V156",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V157",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V158",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V159",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V160",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V161",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V162",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V163",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V164",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V165",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V166",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V167",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V168",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V169",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V170",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V171",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V172",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V173",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V174",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V175",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V176",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V177",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V178",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V179",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V180",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V181",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V182",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V183",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V184",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V185",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V186",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V187",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V188",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V189",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V190",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V191",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V192",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V193",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V194",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V195",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V196",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V197",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V198",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V199",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V200",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V201",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V202",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V203",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V204",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V205",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V206",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V207",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V208",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V209",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V210",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V211",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V212",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V213",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V214",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V215",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V216",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V217",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V218",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V219",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V220",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V221",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V222",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V223",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V224",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V225",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V226",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V227",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V228",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V229",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V230",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V231",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V232",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V233",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V234",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V235",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V236",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V237",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V238",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V239",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V240",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V241",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V242",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V243",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V244",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V245",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V246",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V247",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V248",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V249",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V250",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V251",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V252",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V253",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V254",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V255",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V256",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V257",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V258",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V259",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V260",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V261",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V262",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V263",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V264",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V265",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V266",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V267",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V268",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V269",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V270",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V271",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V272",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V273",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V274",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V275",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V276",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V277",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V278",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V279",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V280",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V281",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V282",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V283",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V284",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V285",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V286",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V287",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V288",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V289",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V290",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V291",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V292",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V293",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V294",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V295",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V296",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V297",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V298",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V299",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V300",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V301",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V302",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V303",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V304",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V305",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V306",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V307",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V308",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V309",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V310",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V311",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V312",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V313",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V314",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V315",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V316",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V317",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V318",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V319",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V320",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V321",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V322",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V323",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V324",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V325",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V326",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V327",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V328",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V329",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V330",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V331",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V332",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V333",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V334",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V335",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V336",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V337",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V338",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V339",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V340",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V341",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V342",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V343",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V344",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V345",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V346",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V347",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V348",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V349",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V350",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V351",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V352",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V353",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V354",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V355",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V356",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V357",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V358",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V359",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V360",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V361",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V362",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V363",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V364",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V365",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V366",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V367",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V368",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V369",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V370",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V371",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V372",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V373",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V374",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V375",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V376",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V377",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V378",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V379",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V380",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V381",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V382",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V383",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V384",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V385",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V386",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V387",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V388",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V389",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V390",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V391",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V392",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V393",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V394",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V395",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V396",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V397",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V398",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V399",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V400",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V401",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V402",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V403",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V404",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V405",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V406",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V407",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V408",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V409",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V410",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V411",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V412",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V413",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V414",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V415",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V416",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V417",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V418",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V419",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V420",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V421",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V422",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V423",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V424",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V425",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V426",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V427",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V428",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V429",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V430",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V431",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V432",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V433",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V434",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V435",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V436",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V437",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V438",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V439",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V440",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V441",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V442",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V443",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V444",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V445",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V446",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V447",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V448",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V449",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V450",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V451",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V452",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V453",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V454",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V455",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V456",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V457",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V458",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V459",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V460",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V461",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V462",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V463",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V464",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V465",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V466",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V467",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V468",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V469",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V470",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V471",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V472",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V473",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V474",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V475",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V476",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V477",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V478",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V479",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V480",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V481",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V482",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V483",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V484",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V485",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V486",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V487",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V488",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V489",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V490",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V491",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V492",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V493",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V494",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V495",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V496",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V497",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V498",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V499",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V500",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V501",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V502",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V503",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V504",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V505",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V506",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V507",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V508",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V509",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V510",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V511",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V512",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V513",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V514",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V515",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V516",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V517",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V518",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V519",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V520",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V521",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V522",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V523",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V524",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V525",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V526",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V527",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V528",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V529",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V530",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V531",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V532",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V533",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V534",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V535",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V536",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V537",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V538",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V539",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V540",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V541",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V542",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V543",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V544",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V545",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V546",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V547",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V548",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V549",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V550",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V551",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V552",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V553",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V554",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V555",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V556",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V557",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V558",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V559",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V560",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V561",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V562",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V563",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V564",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V565",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V566",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V567",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V568",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V569",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V570",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V571",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V572",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V573",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V574",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V575",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V576",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V577",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V578",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V579",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V580",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V581",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V582",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V583",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V584",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V585",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V586",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V587",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V588",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V589",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V590",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V591",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V592",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V593",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V594",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V595",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V596",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V597",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V598",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V599",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V600",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V601",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V602",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V603",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V604",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V605",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V606",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V607",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V608",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V609",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V610",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V611",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V612",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V613",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V614",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V615",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V616",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V617",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V618",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V619",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V620",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V621",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V622",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V623",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V624",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V625",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V626",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V627",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V628",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V629",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V630",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V631",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V632",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V633",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V634",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V635",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V636",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V637",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V638",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V639",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V640",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V641",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V642",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V643",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V644",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V645",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V646",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V647",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V648",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V649",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V650",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V651",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V652",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V653",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V654",
                "trg": "V2",
                "EH": "2"
            }
        ]
    }
}
