// Seed: 2358020429
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  assign id_4 = id_5;
  wire id_9;
  assign id_8 = !1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri1 id_6 = 1;
  and (id_5, id_6, id_2, id_3);
  module_0(
      id_3, id_1, id_3, id_6, id_3, id_3, id_6
  );
  integer id_7;
  always id_2 <= id_2;
  wire id_8;
endmodule
