\hypertarget{struct_l_p_t_i_m___type_def}{}\section{L\+P\+T\+I\+M\+\_\+\+Type\+Def Struct Reference}
\label{struct_l_p_t_i_m___type_def}\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}}


L\+P\+T\+I\+M\+I\+M\+ER.  




{\ttfamily \#include $<$stm32f722xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a5b270971af377ca8387e65bb9267dd0e}{I\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a09774178fdd5412dd8f4539f431b15c9}{I\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a58d1ea360d85b8d4f13e4f6bba594ea7}{I\+ER}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a35c555cdc39e12f291f1e96bdf953ec4}{C\+F\+GR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_aa4900090e51a693ed07d4a90eb45ddf8}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a0f22edd659052ecb52c692e507a8ebdc}{C\+MP}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a0aa430eedacf1806e078057cd5e6970c}{A\+RR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a8c510cd4e483030373cb03eb347d65df}{C\+NT}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+P\+T\+I\+M\+I\+M\+ER. 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a0aa430eedacf1806e078057cd5e6970c}\label{struct_l_p_t_i_m___type_def_a0aa430eedacf1806e078057cd5e6970c}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!ARR@{ARR}}
\index{ARR@{ARR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\subsubsection{\texorpdfstring{ARR}{ARR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+P\+T\+I\+M\+\_\+\+Type\+Def\+::\+A\+RR}

L\+P\+T\+IM Autoreload register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a35c555cdc39e12f291f1e96bdf953ec4}\label{struct_l_p_t_i_m___type_def_a35c555cdc39e12f291f1e96bdf953ec4}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\subsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+P\+T\+I\+M\+\_\+\+Type\+Def\+::\+C\+F\+GR}

L\+P\+T\+IM Configuration register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a0f22edd659052ecb52c692e507a8ebdc}\label{struct_l_p_t_i_m___type_def_a0f22edd659052ecb52c692e507a8ebdc}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!CMP@{CMP}}
\index{CMP@{CMP}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\subsubsection{\texorpdfstring{CMP}{CMP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+P\+T\+I\+M\+\_\+\+Type\+Def\+::\+C\+MP}

L\+P\+T\+IM Compare register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a8c510cd4e483030373cb03eb347d65df}\label{struct_l_p_t_i_m___type_def_a8c510cd4e483030373cb03eb347d65df}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!CNT@{CNT}}
\index{CNT@{CNT}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\subsubsection{\texorpdfstring{CNT}{CNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+P\+T\+I\+M\+\_\+\+Type\+Def\+::\+C\+NT}

L\+P\+T\+IM Counter register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_aa4900090e51a693ed07d4a90eb45ddf8}\label{struct_l_p_t_i_m___type_def_aa4900090e51a693ed07d4a90eb45ddf8}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!CR@{CR}}
\index{CR@{CR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\subsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+P\+T\+I\+M\+\_\+\+Type\+Def\+::\+CR}

L\+P\+T\+IM Control register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a09774178fdd5412dd8f4539f431b15c9}\label{struct_l_p_t_i_m___type_def_a09774178fdd5412dd8f4539f431b15c9}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\subsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+P\+T\+I\+M\+\_\+\+Type\+Def\+::\+I\+CR}

L\+P\+T\+IM Interrupt Clear register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a58d1ea360d85b8d4f13e4f6bba594ea7}\label{struct_l_p_t_i_m___type_def_a58d1ea360d85b8d4f13e4f6bba594ea7}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!IER@{IER}}
\index{IER@{IER}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\subsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+P\+T\+I\+M\+\_\+\+Type\+Def\+::\+I\+ER}

L\+P\+T\+IM Interrupt Enable register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a5b270971af377ca8387e65bb9267dd0e}\label{struct_l_p_t_i_m___type_def_a5b270971af377ca8387e65bb9267dd0e}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\subsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+P\+T\+I\+M\+\_\+\+Type\+Def\+::\+I\+SR}

L\+P\+T\+IM Interrupt and Status register, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F7xx/\+Include/\mbox{\hyperlink{stm32f722xx_8h}{stm32f722xx.\+h}}\end{DoxyCompactItemize}
