{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568164753413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568164753433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 19:19:13 2019 " "Processing started: Tue Sep 10 19:19:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568164753433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164753433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164753433 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568164755659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568164755659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate_test " "Found entity 1: xor_gate_test" {  } { { "xor_gate_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/xor_gate_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/xor_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srl_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file srl_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srl_test " "Found entity 1: srl_test" {  } { { "srl_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/srl_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slr.sv 1 1 " "Found 1 design units, including 1 entities, in source file slr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slr " "Found entity 1: slr" {  } { { "slr.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/slr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file sll_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll_test " "Found entity 1: sll_test" {  } { { "sll_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/sll_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.sv 1 1 " "Found 1 design units, including 1 entities, in source file sll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "sll.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/sll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_gate_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate_test " "Found entity 1: or_gate_test" {  } { { "or_gate_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/or_gate_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_result_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_result_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_result_test " "Found entity 1: mux_result_test" {  } { { "mux_result_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/mux_result_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_result.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_result.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_result " "Found entity 1: mux_result" {  } { { "mux_result.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/mux_result.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_not_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_not_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_not_test " "Found entity 1: mux_not_test" {  } { { "mux_not_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/mux_not_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_not " "Found entity 1: mux_not" {  } { { "mux_not.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/mux_not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/fulladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N flag_generator.sv(1) " "Verilog HDL Declaration information at flag_generator.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "flag_generator.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/flag_generator.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568164766692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_generator " "Found entity 1: flag_generator" {  } { { "flag_generator.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/flag_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_gate_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_test " "Found entity 1: and_gate_test" {  } { { "and_gate_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/and_gate_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568164766728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_sub_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_test " "Found entity 1: add_sub_test" {  } { { "add_sub_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/add_sub_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar.sv 1 1 " "Found 1 design units, including 1 entities, in source file sar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sar " "Found entity 1: sar" {  } { { "sar.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/sar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file sar_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sar_test " "Found entity 1: sar_test" {  } { { "sar_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/sar_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc.sv 1 1 " "Found 1 design units, including 1 entities, in source file sc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sc " "Found entity 1: sc" {  } { { "sc.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/sc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file sc_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sc_test " "Found entity 1: sc_test" {  } { { "sc_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/sc_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_generator_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_generator_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_generator_test " "Found entity 1: flag_generator_test" {  } { { "flag_generator_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/flag_generator_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_test " "Found entity 1: ALU_test" {  } { { "ALU_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/ALU_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco " "Found entity 1: deco" {  } { { "deco.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU_displayed.sv(1) " "Verilog HDL Declaration information at ALU_displayed.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU_displayed.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/ALU_displayed.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568164766794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_displayed.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_displayed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_displayed " "Found entity 1: ALU_displayed" {  } { { "ALU_displayed.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/ALU_displayed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568164766816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164766816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_displayed " "Elaborating entity \"ALU_displayed\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568164767481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_module " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_module\"" {  } { { "ALU_displayed.sv" "alu_module" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/ALU_displayed.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568164768510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate ALU:alu_module\|and_gate:and_module " "Elaborating entity \"and_gate\" for hierarchy \"ALU:alu_module\|and_gate:and_module\"" {  } { { "ALU.sv" "and_module" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/ALU.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568164768533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate ALU:alu_module\|or_gate:or_module " "Elaborating entity \"or_gate\" for hierarchy \"ALU:alu_module\|or_gate:or_module\"" {  } { { "ALU.sv" "or_module" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568164768548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate ALU:alu_module\|xor_gate:xor_module " "Elaborating entity \"xor_gate\" for hierarchy \"ALU:alu_module\|xor_gate:xor_module\"" {  } { { "ALU.sv" "xor_module" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568164768567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_not ALU:alu_module\|mux_not:mux_not_module " "Elaborating entity \"mux_not\" for hierarchy \"ALU:alu_module\|mux_not:mux_not_module\"" {  } { { "ALU.sv" "mux_not_module" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568164768586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ALU:alu_module\|fulladder:fulladder_module " "Elaborating entity \"fulladder\" for hierarchy \"ALU:alu_module\|fulladder:fulladder_module\"" {  } { { "ALU.sv" "fulladder_module" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/ALU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568164768595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slr ALU:alu_module\|slr:slr_module " "Elaborating entity \"slr\" for hierarchy \"ALU:alu_module\|slr:slr_module\"" {  } { { "ALU.sv" "slr_module" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568164768605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll ALU:alu_module\|sll:sll_module " "Elaborating entity \"sll\" for hierarchy \"ALU:alu_module\|sll:sll_module\"" {  } { { "ALU.sv" "sll_module" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/ALU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568164768614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_result ALU:alu_module\|mux_result:mux_result_module " "Elaborating entity \"mux_result\" for hierarchy \"ALU:alu_module\|mux_result:mux_result_module\"" {  } { { "ALU.sv" "mux_result_module" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568164768618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_generator ALU:alu_module\|flag_generator:flag_generator_module " "Elaborating entity \"flag_generator\" for hierarchy \"ALU:alu_module\|flag_generator:flag_generator_module\"" {  } { { "ALU.sv" "flag_generator_module" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568164768627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sar ALU:alu_module\|sar:sar_module " "Elaborating entity \"sar\" for hierarchy \"ALU:alu_module\|sar:sar_module\"" {  } { { "ALU.sv" "sar_module" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568164768692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc ALU:alu_module\|sc:sc_module " "Elaborating entity \"sc\" for hierarchy \"ALU:alu_module\|sc:sc_module\"" {  } { { "ALU.sv" "sc_module" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568164768754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco deco:deco_module " "Elaborating entity \"deco\" for hierarchy \"deco:deco_module\"" {  } { { "ALU_displayed.sv" "deco_module" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/ALU_displayed.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568164768769 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1568164772144 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568164772516 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/output_files/Lab3.map.smsg " "Generated suppressed messages file C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/output_files/Lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164775203 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568164777363 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568164777363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568164782810 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568164782810 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568164782810 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568164782810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568164782894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 10 19:19:42 2019 " "Processing ended: Tue Sep 10 19:19:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568164782894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568164782894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568164782894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568164782894 ""}
