Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Sep 26 17:36:02 2023
| Host         : DESKTOP-EUK436V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description            Violations  
---------  ----------------  ---------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree  1           
TIMING-16  Warning           Large setup violation  185         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.953     -941.303                    232                 7173        0.105        0.000                      0                 7173        1.100        0.000                       0                  3019  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0          -2.388      -15.000                      7                   14        0.108        0.000                      0                   14        4.232        0.000                       0                   264  
  clkout2          34.422        0.000                      0                  298        0.105        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          38.644        0.000                      0                 4981        0.108        0.000                      0                 4981       49.600        0.000                       0                  2589  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -2.081     -166.382                    180                  575        0.229        0.000                      0                  575  
clkout3       clkout0            -5.953     -920.996                    194                  194        1.101        0.000                      0                  194  
clkout0       clkout2             6.042        0.000                      0                   12        0.239        0.000                      0                   12  
clkout3       clkout2            12.187        0.000                      0                  135        2.933        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 46.124        0.000                      0                 1272        0.157        0.000                      0                 1272  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            7  Failing Endpoints,  Worst Slack       -2.388ns,  Total Violation      -15.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.388ns  (required time - arrival time)
  Source:                 vga/code_if_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.115ns  (logic 0.572ns (8.039%)  route 6.543ns (91.961%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.824ns = ( 3.176 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     5.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -0.604 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.603 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.573     3.176    vga/CLK_OUT1
    SLICE_X48Y47         FDRE                                         r  vga/code_if_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.228     3.404 r  vga/code_if_reg[6]/Q
                         net (fo=24, routed)          2.203     5.607    vga/c2i1/Q[6]
    SLICE_X15Y50         LUT5 (Prop_lut5_I2_O)        0.043     5.650 r  vga/c2i1/i_/ascii_code[2]_i_59/O
                         net (fo=37, routed)          0.776     6.426    vga/c2i1_n_57
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.043     6.469 f  vga/ascii_code[6]_i_128/O
                         net (fo=40, routed)          0.874     7.344    vga/c2i1/ascii_code[1]_i_73
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.043     7.387 r  vga/c2i1/i_/ascii_code[1]_i_160/O
                         net (fo=1, routed)           0.261     7.648    vga/U12/inst_if[31]
    SLICE_X7Y49          LUT6 (Prop_lut6_I5_O)        0.043     7.691 r  vga/U12/ascii_code[1]_i_62/O
                         net (fo=1, routed)           0.497     8.188    vga/U12/ascii_code[1]_i_62_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.043     8.231 r  vga/U12/ascii_code[1]_i_24/O
                         net (fo=1, routed)           0.574     8.805    vga/U12/ascii_code[1]_i_24_n_0
    SLICE_X11Y54         LUT6 (Prop_lut6_I0_O)        0.043     8.848 r  vga/U12/ascii_code[1]_i_12/O
                         net (fo=1, routed)           0.813     9.660    vga/U12/ascii_code[1]_i_12_n_0
    SLICE_X19Y65         LUT6 (Prop_lut6_I0_O)        0.043     9.703 r  vga/U12/ascii_code[1]_i_4/O
                         net (fo=1, routed)           0.545    10.248    vga/U12/ascii_code[1]_i_4_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I4_O)        0.043    10.291 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000    10.291    vga/U12_n_47
    SLICE_X11Y65         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.317     8.607    vga/CLK_OUT1
    SLICE_X11Y65         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.672     7.935    
                         clock uncertainty           -0.066     7.869    
    SLICE_X11Y65         FDRE (Setup_fdre_C_D)        0.034     7.903    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.903    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                 -2.388    

Slack (VIOLATED) :        -2.255ns  (required time - arrival time)
  Source:                 vga/code_if_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.022ns  (logic 0.529ns (7.533%)  route 6.493ns (92.467%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.836ns = ( 3.164 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     5.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -0.604 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.603 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.561     3.164    vga/CLK_OUT1
    SLICE_X45Y27         FDRE                                         r  vga/code_if_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.228     3.392 r  vga/code_if_reg[2]/Q
                         net (fo=27, routed)          2.157     5.550    vga/c2i1/Q[2]
    SLICE_X14Y50         LUT5 (Prop_lut5_I4_O)        0.043     5.593 f  vga/c2i1/i_/ascii_code[6]_i_243/O
                         net (fo=131, routed)         1.159     6.752    vga/c2i1/code_if_reg[3]
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.043     6.795 r  vga/c2i1/i_/ascii_code[6]_i_256/O
                         net (fo=17, routed)          0.833     7.628    vga/c2i1/inst_if[26]
    SLICE_X12Y47         LUT6 (Prop_lut6_I3_O)        0.043     7.671 r  vga/c2i1/i_/ascii_code[4]_i_67/O
                         net (fo=1, routed)           0.437     8.108    vga/U12/inst_if[9]
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.043     8.151 r  vga/U12/ascii_code[4]_i_29/O
                         net (fo=1, routed)           0.579     8.730    vga/U12/ascii_code[4]_i_29_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I5_O)        0.043     8.773 r  vga/U12/ascii_code[4]_i_10/O
                         net (fo=1, routed)           0.542     9.315    vga/U12/ascii_code[4]_i_10_n_0
    SLICE_X20Y55         LUT6 (Prop_lut6_I0_O)        0.043     9.358 r  vga/U12/ascii_code[4]_i_4/O
                         net (fo=1, routed)           0.785    10.143    vga/U12/ascii_code[4]_i_4_n_0
    SLICE_X22Y64         LUT6 (Prop_lut6_I4_O)        0.043    10.186 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000    10.186    vga/U12_n_44
    SLICE_X22Y64         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.315     8.605    vga/CLK_OUT1
    SLICE_X22Y64         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.672     7.933    
                         clock uncertainty           -0.066     7.867    
    SLICE_X22Y64         FDRE (Setup_fdre_C_D)        0.064     7.931    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.931    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                 -2.255    

Slack (VIOLATED) :        -2.225ns  (required time - arrival time)
  Source:                 vga/code_id_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.961ns  (logic 0.720ns (10.343%)  route 6.241ns (89.657%))
  Logic Levels:           8  (LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.836ns = ( 3.164 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     5.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -0.604 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.603 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.561     3.164    vga/CLK_OUT1
    SLICE_X48Y19         FDRE                                         r  vga/code_id_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.228     3.392 r  vga/code_id_reg[5]/Q
                         net (fo=24, routed)          1.800     5.192    vga/c2i2/Q[5]
    SLICE_X39Y53         LUT5 (Prop_lut5_I3_O)        0.043     5.235 r  vga/c2i2/i_/ascii_code[6]_i_284/O
                         net (fo=130, routed)         1.419     6.654    vga/c2i2_n_41
    SLICE_X18Y54         LUT6 (Prop_lut6_I1_O)        0.043     6.697 r  vga/ascii_code[2]_i_73/O
                         net (fo=7, routed)           1.256     7.953    vga/c2i2/ascii_code[0]_inv_i_89
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.043     7.996 f  vga/c2i2/i_/ascii_code[0]_inv_i_193/O
                         net (fo=1, routed)           0.417     8.413    vga/U12/ascii_code_reg[0]_inv_i_38_3
    SLICE_X36Y55         LUT6 (Prop_lut6_I1_O)        0.043     8.456 f  vga/U12/ascii_code[0]_inv_i_89/O
                         net (fo=1, routed)           0.000     8.456    vga/U12/ascii_code[0]_inv_i_89_n_0
    SLICE_X36Y55         MUXF7 (Prop_muxf7_I1_O)      0.108     8.564 f  vga/U12/ascii_code_reg[0]_inv_i_38/O
                         net (fo=1, routed)           0.000     8.564    vga/U12/ascii_code_reg[0]_inv_i_38_n_0
    SLICE_X36Y55         MUXF8 (Prop_muxf8_I1_O)      0.043     8.607 f  vga/U12/ascii_code_reg[0]_inv_i_13/O
                         net (fo=1, routed)           0.767     9.375    vga/U12/ascii_code_reg[0]_inv_i_13_n_0
    SLICE_X23Y55         LUT6 (Prop_lut6_I3_O)        0.126     9.501 f  vga/U12/ascii_code[0]_inv_i_4/O
                         net (fo=1, routed)           0.582    10.082    vga/U12/ascii_code[0]_inv_i_4_n_0
    SLICE_X23Y64         LUT6 (Prop_lut6_I4_O)        0.043    10.125 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    10.125    vga/U12_n_48
    SLICE_X23Y64         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.315     8.605    vga/CLK_OUT1
    SLICE_X23Y64         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.672     7.933    
                         clock uncertainty           -0.066     7.867    
    SLICE_X23Y64         FDRE (Setup_fdre_C_D)        0.033     7.900    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                 -2.225    

Slack (VIOLATED) :        -2.158ns  (required time - arrival time)
  Source:                 vga/code_id_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.892ns  (logic 0.719ns (10.432%)  route 6.173ns (89.568%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 8.603 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.835ns = ( 3.165 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     5.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -0.604 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.603 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.562     3.165    vga/CLK_OUT1
    SLICE_X45Y28         FDRE                                         r  vga/code_id_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.228     3.393 r  vga/code_id_reg[2]/Q
                         net (fo=27, routed)          2.277     5.671    vga/c2i2/Q[2]
    SLICE_X23Y57         LUT5 (Prop_lut5_I3_O)        0.043     5.714 f  vga/c2i2/i_/ascii_code[6]_i_150/O
                         net (fo=115, routed)         0.918     6.632    vga/c2i2_n_40
    SLICE_X16Y55         LUT6 (Prop_lut6_I0_O)        0.043     6.675 r  vga/ascii_code[6]_i_146/O
                         net (fo=14, routed)          1.084     7.759    vga/U12/ascii_code[1]_i_14_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I0_O)        0.043     7.802 r  vga/U12/ascii_code[3]_i_199/O
                         net (fo=1, routed)           0.000     7.802    vga/U12/ascii_code[3]_i_199_n_0
    SLICE_X28Y55         MUXF7 (Prop_muxf7_I0_O)      0.107     7.909 r  vga/U12/ascii_code_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     7.909    vga/U12/ascii_code_reg[3]_i_83_n_0
    SLICE_X28Y55         MUXF8 (Prop_muxf8_I1_O)      0.043     7.952 r  vga/U12/ascii_code_reg[3]_i_35/O
                         net (fo=1, routed)           0.672     8.624    vga/U12/ascii_code_reg[3]_i_35_n_0
    SLICE_X22Y57         LUT6 (Prop_lut6_I5_O)        0.126     8.750 r  vga/U12/ascii_code[3]_i_14/O
                         net (fo=1, routed)           0.556     9.307    vga/U12/ascii_code[3]_i_14_n_0
    SLICE_X13Y58         LUT4 (Prop_lut4_I1_O)        0.043     9.350 r  vga/U12/ascii_code[3]_i_4/O
                         net (fo=1, routed)           0.665    10.014    vga/U12/ascii_code[3]_i_4_n_0
    SLICE_X23Y66         LUT6 (Prop_lut6_I4_O)        0.043    10.057 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000    10.057    vga/U12_n_45
    SLICE_X23Y66         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.313     8.603    vga/CLK_OUT1
    SLICE_X23Y66         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.672     7.931    
                         clock uncertainty           -0.066     7.865    
    SLICE_X23Y66         FDRE (Setup_fdre_C_D)        0.034     7.899    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.899    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                 -2.158    

Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 vga/code_id_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.869ns  (logic 0.762ns (11.093%)  route 6.107ns (88.907%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.604 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.836ns = ( 3.164 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     5.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -0.604 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.603 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.561     3.164    vga/CLK_OUT1
    SLICE_X48Y19         FDRE                                         r  vga/code_id_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.228     3.392 r  vga/code_id_reg[5]/Q
                         net (fo=24, routed)          1.800     5.192    vga/c2i2/Q[5]
    SLICE_X39Y53         LUT5 (Prop_lut5_I3_O)        0.043     5.235 r  vga/c2i2/i_/ascii_code[6]_i_284/O
                         net (fo=130, routed)         1.419     6.654    vga/c2i2_n_41
    SLICE_X18Y54         LUT6 (Prop_lut6_I1_O)        0.043     6.697 r  vga/ascii_code[2]_i_73/O
                         net (fo=7, routed)           1.147     7.844    vga/c2i2/ascii_code[0]_inv_i_89
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.043     7.887 f  vga/c2i2/i_/ascii_code[2]_i_262/O
                         net (fo=1, routed)           0.534     8.421    vga/c2i2/i_/ascii_code[2]_i_262_n_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I5_O)        0.043     8.464 r  vga/c2i2/i_/ascii_code[2]_i_163/O
                         net (fo=1, routed)           0.312     8.776    vga/U12/inst_id[13]
    SLICE_X29Y54         LUT6 (Prop_lut6_I0_O)        0.043     8.819 r  vga/U12/ascii_code[2]_i_80/O
                         net (fo=1, routed)           0.000     8.819    vga/U12/ascii_code[2]_i_80_n_0
    SLICE_X29Y54         MUXF7 (Prop_muxf7_I0_O)      0.107     8.926 r  vga/U12/ascii_code_reg[2]_i_35/O
                         net (fo=1, routed)           0.000     8.926    vga/U12/ascii_code_reg[2]_i_35_n_0
    SLICE_X29Y54         MUXF8 (Prop_muxf8_I1_O)      0.043     8.969 r  vga/U12/ascii_code_reg[2]_i_14/O
                         net (fo=1, routed)           0.595     9.564    vga/U12/ascii_code_reg[2]_i_14_n_0
    SLICE_X22Y65         LUT6 (Prop_lut6_I3_O)        0.126     9.690 r  vga/U12/ascii_code[2]_i_4/O
                         net (fo=1, routed)           0.301     9.990    vga/U12/ascii_code[2]_i_4_n_0
    SLICE_X23Y65         LUT6 (Prop_lut6_I4_O)        0.043    10.033 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000    10.033    vga/U12_n_46
    SLICE_X23Y65         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.314     8.604    vga/CLK_OUT1
    SLICE_X23Y65         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.672     7.932    
                         clock uncertainty           -0.066     7.866    
    SLICE_X23Y65         FDRE (Setup_fdre_C_D)        0.034     7.900    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.022ns  (required time - arrival time)
  Source:                 vga/code_id_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.758ns  (logic 0.529ns (7.827%)  route 6.229ns (92.173%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.836ns = ( 3.164 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     5.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -0.604 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.603 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.561     3.164    vga/CLK_OUT1
    SLICE_X48Y19         FDRE                                         r  vga/code_id_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.228     3.392 r  vga/code_id_reg[5]/Q
                         net (fo=24, routed)          1.800     5.192    vga/c2i2/Q[5]
    SLICE_X39Y53         LUT5 (Prop_lut5_I3_O)        0.043     5.235 r  vga/c2i2/i_/ascii_code[6]_i_284/O
                         net (fo=130, routed)         1.220     6.455    vga/c2i2/code_id_reg[2]
    SLICE_X18Y54         LUT6 (Prop_lut6_I0_O)        0.043     6.498 r  vga/c2i2/i_/ascii_code[6]_i_290/O
                         net (fo=5, routed)           0.888     7.386    vga/c2i2/code_id_reg[30]_8
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.043     7.429 f  vga/c2i2/i_/ascii_code[6]_i_152/O
                         net (fo=3, routed)           0.785     8.214    vga/U12/inst_id[29]
    SLICE_X16Y56         LUT6 (Prop_lut6_I5_O)        0.043     8.257 r  vga/U12/ascii_code[6]_i_66/O
                         net (fo=1, routed)           0.447     8.704    vga/U12/ascii_code[6]_i_66_n_0
    SLICE_X16Y55         LUT6 (Prop_lut6_I5_O)        0.043     8.747 r  vga/U12/ascii_code[6]_i_32/O
                         net (fo=1, routed)           0.336     9.083    vga/U12/ascii_code[6]_i_32_n_0
    SLICE_X16Y57         LUT6 (Prop_lut6_I3_O)        0.043     9.126 r  vga/U12/ascii_code[6]_i_9/O
                         net (fo=1, routed)           0.754     9.880    vga/U12/ascii_code[6]_i_9_n_0
    SLICE_X23Y64         LUT6 (Prop_lut6_I4_O)        0.043     9.923 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     9.923    vga/U12_n_42
    SLICE_X23Y64         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.315     8.605    vga/CLK_OUT1
    SLICE_X23Y64         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.672     7.933    
                         clock uncertainty           -0.066     7.867    
    SLICE_X23Y64         FDRE (Setup_fdre_C_D)        0.034     7.901    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -9.923    
  -------------------------------------------------------------------
                         slack                                 -2.022    

Slack (VIOLATED) :        -1.818ns  (required time - arrival time)
  Source:                 vga/code_exe_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.554ns  (logic 0.564ns (8.606%)  route 5.990ns (91.394%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.832ns = ( 3.168 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     5.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -0.604 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.603 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.565     3.168    vga/CLK_OUT1
    SLICE_X44Y30         FDRE                                         r  vga/code_exe_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_fdre_C_Q)         0.263     3.431 r  vga/code_exe_reg[4]/Q
                         net (fo=24, routed)          1.378     4.809    vga/c2i3/Q[4]
    SLICE_X40Y52         LUT5 (Prop_lut5_I2_O)        0.043     4.852 r  vga/c2i3/i_/ascii_code[6]_i_230/O
                         net (fo=134, routed)         1.442     6.295    vga/c2i3/code_exe_reg[2]_1
    SLICE_X22Y53         LUT6 (Prop_lut6_I2_O)        0.043     6.338 f  vga/c2i3/i_/ascii_code[6]_i_227/O
                         net (fo=2, routed)           0.603     6.940    vga/c2i3_n_48
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.043     6.983 r  vga/ascii_code[5]_i_44/O
                         net (fo=2, routed)           0.712     7.695    vga/U12/ascii_code_reg[4]_i_24_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I2_O)        0.043     7.738 r  vga/U12/ascii_code[5]_i_19/O
                         net (fo=1, routed)           0.392     8.130    vga/U12/ascii_code[5]_i_19_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I3_O)        0.043     8.173 r  vga/U12/ascii_code[5]_i_8/O
                         net (fo=1, routed)           0.902     9.075    vga/U12/data2[5]
    SLICE_X23Y64         LUT6 (Prop_lut6_I1_O)        0.043     9.118 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.561     9.679    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.043     9.722 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     9.722    vga/U12_n_43
    SLICE_X13Y64         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.318     8.608    vga/CLK_OUT1
    SLICE_X13Y64         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.672     7.936    
                         clock uncertainty           -0.066     7.870    
    SLICE_X13Y64         FDRE (Setup_fdre_C_D)        0.034     7.904    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.904    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                 -1.818    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.223ns (17.496%)  route 1.052ns (82.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.445    -1.952    vga/CLK_OUT1
    SLICE_X23Y66         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y66         FDRE (Prop_fdre_C_Q)         0.223    -1.729 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           1.052    -0.677    vga/FONT_8X16/ADDR[10]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.341     8.630    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.578     8.053    
                         clock uncertainty           -0.066     7.987    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     7.571    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.571    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.223ns (24.155%)  route 0.700ns (75.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.948ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.449    -1.948    vga/CLK_OUT1
    SLICE_X11Y65         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.725 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.700    -1.025    vga/FONT_8X16/ADDR[8]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.341     8.630    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.032    
                         clock uncertainty           -0.066     7.966    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     7.550    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.625ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.259ns (28.937%)  route 0.636ns (71.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.447    -1.950    vga/CLK_OUT1
    SLICE_X22Y64         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.636    -1.055    vga/FONT_8X16/ADDR[11]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.341     8.630    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.578     8.053    
                         clock uncertainty           -0.066     7.987    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416     7.571    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.571    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  8.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.100ns (30.341%)  route 0.230ns (69.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.628    -0.492    vga/CLK_OUT1
    SLICE_X23Y65         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.392 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.230    -0.163    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.872    -0.494    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.041    -0.454    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.271    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.100ns (30.316%)  route 0.230ns (69.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.628    -0.492    vga/CLK_OUT1
    SLICE_X23Y64         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.100    -0.392 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.230    -0.162    vga/FONT_8X16/ADDR[7]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.872    -0.494    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.041    -0.454    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.271    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.100ns (28.864%)  route 0.246ns (71.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.628    -0.492    vga/CLK_OUT1
    SLICE_X23Y64         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.100    -0.392 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.246    -0.146    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.872    -0.494    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.041    -0.454    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.271    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.100ns (24.047%)  route 0.316ns (75.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.629    -0.491    vga/CLK_OUT1
    SLICE_X13Y64         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.100    -0.391 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.316    -0.075    vga/FONT_8X16/ADDR[12]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.872    -0.494    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.437    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.254    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.100ns (21.177%)  route 0.372ns (78.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.630    -0.490    vga/CLK_OUT1
    SLICE_X11Y65         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.390 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.372    -0.018    vga/FONT_8X16/ADDR[8]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.872    -0.494    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.437    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.254    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.118ns (23.645%)  route 0.381ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.628    -0.492    vga/CLK_OUT1
    SLICE_X22Y64         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.118    -0.374 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.381     0.007    vga/FONT_8X16/ADDR[11]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.872    -0.494    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.041    -0.454    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.271    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.100ns (16.569%)  route 0.504ns (83.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.627    -0.493    vga/CLK_OUT1
    SLICE_X23Y66         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y66         FDRE (Prop_fdre_C_Q)         0.100    -0.393 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.504     0.110    vga/FONT_8X16/ADDR[10]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.872    -0.494    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.041    -0.454    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.271    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 vga/strdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.202ns (32.953%)  route 0.411ns (67.047%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.629    -0.491    vga/CLK_OUT1
    SLICE_X16Y65         FDRE                                         r  vga/strdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y65         FDRE (Prop_fdre_C_Q)         0.118    -0.373 r  vga/strdata_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.321    vga/U12/strdata[3]
    SLICE_X17Y65         LUT6 (Prop_lut6_I5_O)        0.028    -0.293 r  vga/U12/ascii_code[3]_i_7/O
                         net (fo=1, routed)           0.238    -0.055    vga/U12/ascii_code[3]_i_7_n_0
    SLICE_X23Y66         LUT6 (Prop_lut6_I2_O)        0.028    -0.027 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.120     0.094    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X23Y66         LUT6 (Prop_lut6_I1_O)        0.028     0.122 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.122    vga/U12_n_45
    SLICE_X23Y66         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.844    -0.522    vga/CLK_OUT1
    SLICE_X23Y66         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.058    -0.464    
    SLICE_X23Y66         FDRE (Hold_fdre_C_D)         0.060    -0.404    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 vga/strdata_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.267ns (40.422%)  route 0.394ns (59.578%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.520ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.628    -0.492    vga/CLK_OUT1
    SLICE_X19Y66         FDRE                                         r  vga/strdata_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_fdre_C_Q)         0.100    -0.392 r  vga/strdata_reg[44]/Q
                         net (fo=1, routed)           0.056    -0.337    vga/U12/strdata[39]
    SLICE_X18Y66         LUT6 (Prop_lut6_I3_O)        0.028    -0.309 r  vga/U12/ascii_code[4]_i_16/O
                         net (fo=1, routed)           0.000    -0.309    vga/U12/ascii_code[4]_i_16_n_0
    SLICE_X18Y66         MUXF7 (Prop_muxf7_I1_O)      0.043    -0.266 r  vga/U12/ascii_code_reg[4]_i_6/O
                         net (fo=1, routed)           0.283     0.018    vga/U12/ascii_code_reg[4]_i_6_n_0
    SLICE_X22Y64         LUT5 (Prop_lut5_I3_O)        0.068     0.086 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.055     0.140    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X22Y64         LUT6 (Prop_lut6_I1_O)        0.028     0.168 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.168    vga/U12_n_44
    SLICE_X22Y64         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.846    -0.520    vga/CLK_OUT1
    SLICE_X22Y64         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.058    -0.462    
    SLICE_X22Y64         FDRE (Hold_fdre_C_D)         0.087    -0.375    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 vga/strdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.202ns (28.292%)  route 0.512ns (71.708%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.629    -0.491    vga/CLK_OUT1
    SLICE_X18Y65         FDRE                                         r  vga/strdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y65         FDRE (Prop_fdre_C_Q)         0.118    -0.373 r  vga/strdata_reg[18]/Q
                         net (fo=1, routed)           0.103    -0.270    vga/U12/strdata[16]
    SLICE_X19Y65         LUT6 (Prop_lut6_I1_O)        0.028    -0.242 r  vga/U12/ascii_code[2]_i_7/O
                         net (fo=1, routed)           0.240    -0.002    vga/U12/ascii_code[2]_i_7_n_0
    SLICE_X22Y65         LUT6 (Prop_lut6_I2_O)        0.028     0.026 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.169     0.195    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X23Y65         LUT6 (Prop_lut6_I1_O)        0.028     0.223 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.223    vga/U12_n_46
    SLICE_X23Y65         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.845    -0.521    vga/CLK_OUT1
    SLICE_X23Y65         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.058    -0.463    
    SLICE_X23Y65         FDRE (Hold_fdre_C_D)         0.060    -0.403    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.626    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y26     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X53Y55     vga/code_exe_reg[26]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X44Y52     vga/code_exe_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X50Y44     vga/code_id_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X43Y52     vga/code_id_reg[20]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X46Y58     vga/code_id_reg[21]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X44Y57     vga/code_id_reg[30]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X48Y47     vga/code_if_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y47     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y47     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y47     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y47     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y47     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y47     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y47     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y47     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y47     vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y47     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y47     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y47     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y47     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y47     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y47     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y47     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y47     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y47     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y47     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y47     vga/data_buf_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.422ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 0.631ns (11.692%)  route 4.766ns (88.308%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.405    -1.992    vga/U12/CLK_OUT3
    SLICE_X37Y60         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.223    -1.769 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         1.139    -0.630    vga/U12/h_count_reg[4]_0[2]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.043    -0.587 r  vga/U12/data_buf_reg_0_3_0_5_i_183/O
                         net (fo=4, routed)           0.364    -0.223    vga/U12/data_buf_reg_0_3_0_5_i_183_n_0
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.043    -0.180 r  vga/U12/data_buf_reg_0_3_0_5_i_110/O
                         net (fo=80, routed)          0.706     0.526    vga/U12/col_addr[7]
    SLICE_X25Y68         LUT5 (Prop_lut5_I2_O)        0.049     0.575 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.340     0.916    vga/U12/R[3]_i_21_n_0
    SLICE_X25Y67         LUT6 (Prop_lut6_I5_O)        0.136     1.052 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.322     1.373    vga/U12/p_33_in
    SLICE_X25Y68         LUT6 (Prop_lut6_I5_O)        0.043     1.416 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.434     1.850    vga/U12/R[3]_i_3_n_0
    SLICE_X24Y67         LUT6 (Prop_lut6_I1_O)        0.043     1.893 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.806     2.699    vga/U12/dout1
    SLICE_X20Y69         LUT5 (Prop_lut5_I4_O)        0.051     2.750 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.655     3.405    vga/U12/G[3]_i_1_n_0
    SLICE_X20Y69         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.312    38.602    vga/U12/CLK_OUT3
    SLICE_X20Y69         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    38.003    
                         clock uncertainty           -0.081    37.922    
    SLICE_X20Y69         FDRE (Setup_fdre_C_D)       -0.095    37.827    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.827    
                         arrival time                          -3.405    
  -------------------------------------------------------------------
                         slack                                 34.422    

Slack (MET) :             34.532ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.631ns (11.936%)  route 4.655ns (88.064%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.405    -1.992    vga/U12/CLK_OUT3
    SLICE_X37Y60         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.223    -1.769 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         1.139    -0.630    vga/U12/h_count_reg[4]_0[2]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.043    -0.587 r  vga/U12/data_buf_reg_0_3_0_5_i_183/O
                         net (fo=4, routed)           0.364    -0.223    vga/U12/data_buf_reg_0_3_0_5_i_183_n_0
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.043    -0.180 r  vga/U12/data_buf_reg_0_3_0_5_i_110/O
                         net (fo=80, routed)          0.706     0.526    vga/U12/col_addr[7]
    SLICE_X25Y68         LUT5 (Prop_lut5_I2_O)        0.049     0.575 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.340     0.916    vga/U12/R[3]_i_21_n_0
    SLICE_X25Y67         LUT6 (Prop_lut6_I5_O)        0.136     1.052 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.322     1.373    vga/U12/p_33_in
    SLICE_X25Y68         LUT6 (Prop_lut6_I5_O)        0.043     1.416 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.434     1.850    vga/U12/R[3]_i_3_n_0
    SLICE_X24Y67         LUT6 (Prop_lut6_I1_O)        0.043     1.893 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.806     2.699    vga/U12/dout1
    SLICE_X20Y69         LUT5 (Prop_lut5_I4_O)        0.051     2.750 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.545     3.295    vga/U12/G[3]_i_1_n_0
    SLICE_X20Y69         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.312    38.602    vga/U12/CLK_OUT3
    SLICE_X20Y69         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.599    38.003    
                         clock uncertainty           -0.081    37.922    
    SLICE_X20Y69         FDRE (Setup_fdre_C_D)       -0.095    37.827    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.827    
                         arrival time                          -3.295    
  -------------------------------------------------------------------
                         slack                                 34.532    

Slack (MET) :             34.568ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.623ns (11.658%)  route 4.721ns (88.342%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.405    -1.992    vga/U12/CLK_OUT3
    SLICE_X37Y60         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.223    -1.769 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         1.139    -0.630    vga/U12/h_count_reg[4]_0[2]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.043    -0.587 r  vga/U12/data_buf_reg_0_3_0_5_i_183/O
                         net (fo=4, routed)           0.364    -0.223    vga/U12/data_buf_reg_0_3_0_5_i_183_n_0
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.043    -0.180 r  vga/U12/data_buf_reg_0_3_0_5_i_110/O
                         net (fo=80, routed)          0.706     0.526    vga/U12/col_addr[7]
    SLICE_X25Y68         LUT5 (Prop_lut5_I2_O)        0.049     0.575 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.340     0.916    vga/U12/R[3]_i_21_n_0
    SLICE_X25Y67         LUT6 (Prop_lut6_I5_O)        0.136     1.052 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.322     1.373    vga/U12/p_33_in
    SLICE_X25Y68         LUT6 (Prop_lut6_I5_O)        0.043     1.416 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.434     1.850    vga/U12/R[3]_i_3_n_0
    SLICE_X24Y67         LUT6 (Prop_lut6_I1_O)        0.043     1.893 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.806     2.699    vga/U12/dout1
    SLICE_X20Y69         LUT5 (Prop_lut5_I4_O)        0.043     2.742 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.610     3.352    vga/U12/B[2]_i_1_n_0
    SLICE_X20Y69         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.312    38.602    vga/U12/CLK_OUT3
    SLICE_X20Y69         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.599    38.003    
                         clock uncertainty           -0.081    37.922    
    SLICE_X20Y69         FDRE (Setup_fdre_C_D)       -0.002    37.920    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.920    
                         arrival time                          -3.352    
  -------------------------------------------------------------------
                         slack                                 34.568    

Slack (MET) :             34.679ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 0.627ns (12.200%)  route 4.513ns (87.800%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 38.598 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.405    -1.992    vga/U12/CLK_OUT3
    SLICE_X37Y60         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.223    -1.769 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         1.139    -0.630    vga/U12/h_count_reg[4]_0[2]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.043    -0.587 r  vga/U12/data_buf_reg_0_3_0_5_i_183/O
                         net (fo=4, routed)           0.364    -0.223    vga/U12/data_buf_reg_0_3_0_5_i_183_n_0
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.043    -0.180 r  vga/U12/data_buf_reg_0_3_0_5_i_110/O
                         net (fo=80, routed)          0.706     0.526    vga/U12/col_addr[7]
    SLICE_X25Y68         LUT5 (Prop_lut5_I2_O)        0.049     0.575 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.340     0.916    vga/U12/R[3]_i_21_n_0
    SLICE_X25Y67         LUT6 (Prop_lut6_I5_O)        0.136     1.052 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.322     1.373    vga/U12/p_33_in
    SLICE_X25Y68         LUT6 (Prop_lut6_I5_O)        0.043     1.416 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.434     1.850    vga/U12/R[3]_i_3_n_0
    SLICE_X24Y67         LUT6 (Prop_lut6_I1_O)        0.043     1.893 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.810     2.703    vga/U12/dout1
    SLICE_X20Y69         LUT2 (Prop_lut2_I0_O)        0.047     2.750 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.398     3.148    vga/U12/R[3]_i_1_n_0
    SLICE_X20Y72         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.308    38.598    vga/U12/CLK_OUT3
    SLICE_X20Y72         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    37.999    
                         clock uncertainty           -0.081    37.918    
    SLICE_X20Y72         FDRE (Setup_fdre_C_D)       -0.091    37.827    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.827    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                 34.679    

Slack (MET) :             34.789ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.627ns (12.467%)  route 4.402ns (87.533%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 38.598 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.405    -1.992    vga/U12/CLK_OUT3
    SLICE_X37Y60         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.223    -1.769 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         1.139    -0.630    vga/U12/h_count_reg[4]_0[2]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.043    -0.587 r  vga/U12/data_buf_reg_0_3_0_5_i_183/O
                         net (fo=4, routed)           0.364    -0.223    vga/U12/data_buf_reg_0_3_0_5_i_183_n_0
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.043    -0.180 r  vga/U12/data_buf_reg_0_3_0_5_i_110/O
                         net (fo=80, routed)          0.706     0.526    vga/U12/col_addr[7]
    SLICE_X25Y68         LUT5 (Prop_lut5_I2_O)        0.049     0.575 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.340     0.916    vga/U12/R[3]_i_21_n_0
    SLICE_X25Y67         LUT6 (Prop_lut6_I5_O)        0.136     1.052 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.322     1.373    vga/U12/p_33_in
    SLICE_X25Y68         LUT6 (Prop_lut6_I5_O)        0.043     1.416 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.434     1.850    vga/U12/R[3]_i_3_n_0
    SLICE_X24Y67         LUT6 (Prop_lut6_I1_O)        0.043     1.893 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.810     2.703    vga/U12/dout1
    SLICE_X20Y69         LUT2 (Prop_lut2_I0_O)        0.047     2.750 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.287     3.037    vga/U12/R[3]_i_1_n_0
    SLICE_X20Y72         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.308    38.598    vga/U12/CLK_OUT3
    SLICE_X20Y72         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.599    37.999    
                         clock uncertainty           -0.081    37.918    
    SLICE_X20Y72         FDRE (Setup_fdre_C_D)       -0.091    37.827    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.827    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 34.789    

Slack (MET) :             35.956ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.451ns (11.821%)  route 3.364ns (88.179%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 38.599 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.445    -1.952    vga/U12/CLK_OUT3
    SLICE_X22Y66         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_fdre_C_Q)         0.236    -1.716 r  vga/U12/v_count_reg[3]/Q
                         net (fo=17, routed)          1.018    -0.697    vga/U12/PRow[3]
    SLICE_X22Y66         LUT5 (Prop_lut5_I0_O)        0.123    -0.574 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=102, routed)         0.746     0.172    vga/U12/v_count_reg[3]_8
    SLICE_X26Y67         LUT4 (Prop_lut4_I2_O)        0.043     0.215 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         0.977     1.192    vga/U12/v_count_reg[6]_0
    SLICE_X20Y69         LUT4 (Prop_lut4_I3_O)        0.049     1.241 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.623     1.863    vga/U12/G[1]_i_1_n_0
    SLICE_X20Y71         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.309    38.599    vga/U12/CLK_OUT3
    SLICE_X20Y71         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.599    38.000    
                         clock uncertainty           -0.081    37.919    
    SLICE_X20Y71         FDRE (Setup_fdre_C_D)       -0.099    37.820    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.820    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 35.956    

Slack (MET) :             36.025ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.445ns (11.571%)  route 3.401ns (88.429%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 38.601 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.445    -1.952    vga/U12/CLK_OUT3
    SLICE_X22Y66         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_fdre_C_Q)         0.236    -1.716 r  vga/U12/v_count_reg[3]/Q
                         net (fo=17, routed)          1.018    -0.697    vga/U12/PRow[3]
    SLICE_X22Y66         LUT5 (Prop_lut5_I0_O)        0.123    -0.574 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=102, routed)         0.746     0.172    vga/U12/v_count_reg[3]_8
    SLICE_X26Y67         LUT4 (Prop_lut4_I2_O)        0.043     0.215 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         0.985     1.200    vga/U12/v_count_reg[6]_0
    SLICE_X20Y69         LUT4 (Prop_lut4_I2_O)        0.043     1.243 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.651     1.894    vga/U12/B[1]_i_1_n_0
    SLICE_X20Y70         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.601    vga/U12/CLK_OUT3
    SLICE_X20Y70         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.599    38.002    
                         clock uncertainty           -0.081    37.921    
    SLICE_X20Y70         FDRE (Setup_fdre_C_D)       -0.002    37.919    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.919    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                 36.025    

Slack (MET) :             36.075ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.451ns (12.173%)  route 3.254ns (87.827%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 38.599 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.445    -1.952    vga/U12/CLK_OUT3
    SLICE_X22Y66         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_fdre_C_Q)         0.236    -1.716 r  vga/U12/v_count_reg[3]/Q
                         net (fo=17, routed)          1.018    -0.697    vga/U12/PRow[3]
    SLICE_X22Y66         LUT5 (Prop_lut5_I0_O)        0.123    -0.574 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=102, routed)         0.746     0.172    vga/U12/v_count_reg[3]_8
    SLICE_X26Y67         LUT4 (Prop_lut4_I2_O)        0.043     0.215 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         0.977     1.192    vga/U12/v_count_reg[6]_0
    SLICE_X20Y69         LUT4 (Prop_lut4_I3_O)        0.049     1.241 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.512     1.753    vga/U12/G[1]_i_1_n_0
    SLICE_X20Y71         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.309    38.599    vga/U12/CLK_OUT3
    SLICE_X20Y71         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.599    38.000    
                         clock uncertainty           -0.081    37.919    
    SLICE_X20Y71         FDRE (Setup_fdre_C_D)       -0.091    37.828    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.828    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                 36.075    

Slack (MET) :             36.108ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.445ns (11.850%)  route 3.310ns (88.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.445    -1.952    vga/U12/CLK_OUT3
    SLICE_X22Y66         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_fdre_C_Q)         0.236    -1.716 r  vga/U12/v_count_reg[3]/Q
                         net (fo=17, routed)          1.018    -0.697    vga/U12/PRow[3]
    SLICE_X22Y66         LUT5 (Prop_lut5_I0_O)        0.123    -0.574 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=102, routed)         0.746     0.172    vga/U12/v_count_reg[3]_8
    SLICE_X26Y67         LUT4 (Prop_lut4_I2_O)        0.043     0.215 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         0.977     1.192    vga/U12/v_count_reg[6]_0
    SLICE_X20Y69         LUT4 (Prop_lut4_I3_O)        0.043     1.235 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.569     1.804    vga/U12/B[3]_i_1_n_0
    SLICE_X20Y69         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.312    38.602    vga/U12/CLK_OUT3
    SLICE_X20Y69         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.599    38.003    
                         clock uncertainty           -0.081    37.922    
    SLICE_X20Y69         FDRE (Setup_fdre_C_D)       -0.010    37.912    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.912    
                         arrival time                          -1.804    
  -------------------------------------------------------------------
                         slack                                 36.108    

Slack (MET) :             36.177ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.445ns (12.110%)  route 3.230ns (87.890%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.445    -1.952    vga/U12/CLK_OUT3
    SLICE_X22Y66         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_fdre_C_Q)         0.236    -1.716 r  vga/U12/v_count_reg[3]/Q
                         net (fo=17, routed)          1.018    -0.697    vga/U12/PRow[3]
    SLICE_X22Y66         LUT5 (Prop_lut5_I0_O)        0.123    -0.574 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=102, routed)         0.746     0.172    vga/U12/v_count_reg[3]_8
    SLICE_X26Y67         LUT4 (Prop_lut4_I2_O)        0.043     0.215 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         0.985     1.200    vga/U12/v_count_reg[6]_0
    SLICE_X20Y69         LUT4 (Prop_lut4_I2_O)        0.043     1.243 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.480     1.723    vga/U12/B[1]_i_1_n_0
    SLICE_X21Y69         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.312    38.602    vga/U12/CLK_OUT3
    SLICE_X21Y69         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.599    38.003    
                         clock uncertainty           -0.081    37.922    
    SLICE_X21Y69         FDRE (Setup_fdre_C_D)       -0.022    37.900    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.900    
                         arrival time                          -1.723    
  -------------------------------------------------------------------
                         slack                                 36.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.182%)  route 0.075ns (36.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.656    -0.464    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X7Y80          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  DISPLAY/P2S_SEG/data_count_reg[4]/Q
                         net (fo=3, routed)           0.075    -0.290    DISPLAY/P2S_SEG/sel0[4]
    SLICE_X6Y80          LUT6 (Prop_lut6_I2_O)        0.028    -0.262 r  DISPLAY/P2S_SEG/data_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.262    DISPLAY/P2S_SEG/data_count[5]_i_2_n_0
    SLICE_X6Y80          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.874    -0.492    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y80          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.039    -0.453    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.087    -0.366    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.135%)  route 0.106ns (53.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.659    -0.461    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDSE (Prop_fdse_C_Q)         0.091    -0.370 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.106    -0.264    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.877    -0.489    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.039    -0.450    
    SLICE_X2Y82          SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.392    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.079%)  route 0.147ns (57.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.657    -0.463    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDSE (Prop_fdse_C_Q)         0.107    -0.356 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.147    -0.209    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.876    -0.490    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.450    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.110    -0.340    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.659    -0.461    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDSE (Prop_fdse_C_Q)         0.100    -0.361 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.148    -0.213    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.877    -0.489    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.039    -0.450    
    SLICE_X2Y82          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.348    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.921%)  route 0.114ns (47.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.660    -0.460    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y86          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDSE (Prop_fdse_C_Q)         0.100    -0.360 r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.114    -0.246    DISPLAY/P2S_LED/FSM_onehot_state_reg_n_0_[0]
    SLICE_X6Y86          LUT6 (Prop_lut6_I1_O)        0.028    -0.218 r  DISPLAY/P2S_LED/buff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    DISPLAY/P2S_LED/buff[0]_i_1_n_0
    SLICE_X6Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.487    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/C
                         clock pessimism              0.040    -0.447    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.087    -0.360    DISPLAY/P2S_LED/buff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.118ns (62.101%)  route 0.072ns (37.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.631    -0.489    BTN_SCAN/CLK_OUT3
    SLICE_X10Y87         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.118    -0.371 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.072    -0.299    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X10Y87         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.850    -0.516    BTN_SCAN/CLK_OUT3
    SLICE_X10Y87         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
                         clock pessimism              0.027    -0.489    
    SLICE_X10Y87         FDRE (Hold_fdre_C_D)         0.045    -0.444    BTN_SCAN/FSM_onehot_btn_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.609%)  route 0.077ns (34.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.660    -0.460    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.118    -0.342 r  DISPLAY/P2S_LED/buff_reg[1]/Q
                         net (fo=1, routed)           0.077    -0.266    DISPLAY/P2S_LED/buff[1]
    SLICE_X7Y86          LUT5 (Prop_lut5_I0_O)        0.028    -0.238 r  DISPLAY/P2S_LED/buff[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    DISPLAY/P2S_LED/buff[2]_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.487    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X7Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C
                         clock pessimism              0.038    -0.449    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.060    -0.389    DISPLAY/P2S_LED/buff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.118ns (56.225%)  route 0.092ns (43.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.660    -0.460    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.118    -0.342 r  DISPLAY/P2S_LED/buff_reg[7]/Q
                         net (fo=1, routed)           0.092    -0.250    DISPLAY/P2S_LED/buff[7]
    SLICE_X4Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.487    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism              0.040    -0.447    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.044    -0.403    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.130ns (49.893%)  route 0.131ns (50.107%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.657    -0.463    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y80          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.363 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=25, routed)          0.131    -0.233    DISPLAY/P2S_SEG/s_clk_reg_0
    SLICE_X2Y80          LUT4 (Prop_lut4_I2_O)        0.030    -0.203 r  DISPLAY/P2S_SEG/buff[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    DISPLAY/P2S_SEG/buff[23]_i_1_n_0
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.875    -0.491    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
                         clock pessimism              0.039    -0.452    
    SLICE_X2Y80          FDSE (Hold_fdse_C_D)         0.096    -0.356    DISPLAY/P2S_SEG/buff_reg[23]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.132ns (49.894%)  route 0.133ns (50.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.657    -0.463    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y80          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.363 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=25, routed)          0.133    -0.231    DISPLAY/P2S_SEG/s_clk_reg_0
    SLICE_X2Y80          LUT4 (Prop_lut4_I2_O)        0.032    -0.199 r  DISPLAY/P2S_SEG/buff[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    DISPLAY/P2S_SEG/buff[31]_i_1_n_0
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.875    -0.491    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
                         clock pessimism              0.039    -0.452    
    SLICE_X2Y80          FDSE (Hold_fdse_C_D)         0.096    -0.356    DISPLAY/P2S_SEG/buff_reg[31]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y2    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X10Y87     BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y86      DISPLAY/P2S_LED/buff_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y86      DISPLAY/P2S_LED/buff_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X1Y87      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y82      DISPLAY/P2S_SEG/buff_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       38.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.644ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[23][1]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.916ns  (logic 0.402ns (3.683%)  route 10.514ns (96.317%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.696ns = ( 50.696 - 50.000 ) 
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.581     0.432    core/reg_EXE_MEM/debug_clk
    SLICE_X34Y47         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.223     0.655 f  core/reg_EXE_MEM/ALUO_MEM_reg[25]/Q
                         net (fo=5, routed)           0.463     1.118    core/data_ram/Q[25]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.043     1.161 f  core/data_ram/MDR_WB[7]_i_5/O
                         net (fo=1, routed)           0.251     1.412    core/data_ram/MDR_WB[7]_i_5_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.043     1.455 f  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=2, routed)           0.255     1.710    core/data_ram/ALUO_MEM_reg[30]
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.043     1.753 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.272     3.025    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.050     3.075 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        8.273    11.348    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X30Y28         FDRE                                         r  core/data_ram/data_reg[23][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.434    50.696    core/data_ram/debug_clk
    SLICE_X30Y28         FDRE                                         r  core/data_ram/data_reg[23][1]/C  (IS_INVERTED)
                         clock pessimism             -0.322    50.375    
                         clock uncertainty           -0.095    50.280    
    SLICE_X30Y28         FDRE (Setup_fdre_C_CE)      -0.288    49.992    core/data_ram/data_reg[23][1]
  -------------------------------------------------------------------
                         required time                         49.992    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                 38.644    

Slack (MET) :             38.644ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[37][3]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.916ns  (logic 0.402ns (3.683%)  route 10.514ns (96.317%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.696ns = ( 50.696 - 50.000 ) 
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.581     0.432    core/reg_EXE_MEM/debug_clk
    SLICE_X34Y47         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.223     0.655 f  core/reg_EXE_MEM/ALUO_MEM_reg[25]/Q
                         net (fo=5, routed)           0.463     1.118    core/data_ram/Q[25]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.043     1.161 f  core/data_ram/MDR_WB[7]_i_5/O
                         net (fo=1, routed)           0.251     1.412    core/data_ram/MDR_WB[7]_i_5_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.043     1.455 f  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=2, routed)           0.255     1.710    core/data_ram/ALUO_MEM_reg[30]
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.043     1.753 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.272     3.025    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.050     3.075 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        8.273    11.348    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X30Y28         FDRE                                         r  core/data_ram/data_reg[37][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.434    50.696    core/data_ram/debug_clk
    SLICE_X30Y28         FDRE                                         r  core/data_ram/data_reg[37][3]/C  (IS_INVERTED)
                         clock pessimism             -0.322    50.375    
                         clock uncertainty           -0.095    50.280    
    SLICE_X30Y28         FDRE (Setup_fdre_C_CE)      -0.288    49.992    core/data_ram/data_reg[37][3]
  -------------------------------------------------------------------
                         required time                         49.992    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                 38.644    

Slack (MET) :             38.743ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[100][5]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.826ns  (logic 0.402ns (3.713%)  route 10.424ns (96.287%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.705ns = ( 50.705 - 50.000 ) 
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.581     0.432    core/reg_EXE_MEM/debug_clk
    SLICE_X34Y47         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.223     0.655 f  core/reg_EXE_MEM/ALUO_MEM_reg[25]/Q
                         net (fo=5, routed)           0.463     1.118    core/data_ram/Q[25]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.043     1.161 f  core/data_ram/MDR_WB[7]_i_5/O
                         net (fo=1, routed)           0.251     1.412    core/data_ram/MDR_WB[7]_i_5_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.043     1.455 f  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=2, routed)           0.255     1.710    core/data_ram/ALUO_MEM_reg[30]
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.043     1.753 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.272     3.025    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.050     3.075 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        8.183    11.258    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X27Y36         FDRE                                         r  core/data_ram/data_reg[100][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.443    50.705    core/data_ram/debug_clk
    SLICE_X27Y36         FDRE                                         r  core/data_ram/data_reg[100][5]/C  (IS_INVERTED)
                         clock pessimism             -0.322    50.384    
                         clock uncertainty           -0.095    50.289    
    SLICE_X27Y36         FDRE (Setup_fdre_C_CE)      -0.288    50.001    core/data_ram/data_reg[100][5]
  -------------------------------------------------------------------
                         required time                         50.001    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                 38.743    

Slack (MET) :             38.743ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[109][5]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.826ns  (logic 0.402ns (3.713%)  route 10.424ns (96.287%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.705ns = ( 50.705 - 50.000 ) 
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.581     0.432    core/reg_EXE_MEM/debug_clk
    SLICE_X34Y47         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.223     0.655 f  core/reg_EXE_MEM/ALUO_MEM_reg[25]/Q
                         net (fo=5, routed)           0.463     1.118    core/data_ram/Q[25]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.043     1.161 f  core/data_ram/MDR_WB[7]_i_5/O
                         net (fo=1, routed)           0.251     1.412    core/data_ram/MDR_WB[7]_i_5_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.043     1.455 f  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=2, routed)           0.255     1.710    core/data_ram/ALUO_MEM_reg[30]
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.043     1.753 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.272     3.025    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.050     3.075 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        8.183    11.258    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X27Y36         FDRE                                         r  core/data_ram/data_reg[109][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.443    50.705    core/data_ram/debug_clk
    SLICE_X27Y36         FDRE                                         r  core/data_ram/data_reg[109][5]/C  (IS_INVERTED)
                         clock pessimism             -0.322    50.384    
                         clock uncertainty           -0.095    50.289    
    SLICE_X27Y36         FDRE (Setup_fdre_C_CE)      -0.288    50.001    core/data_ram/data_reg[109][5]
  -------------------------------------------------------------------
                         required time                         50.001    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                 38.743    

Slack (MET) :             38.743ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[63][7]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.826ns  (logic 0.402ns (3.713%)  route 10.424ns (96.287%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.705ns = ( 50.705 - 50.000 ) 
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.581     0.432    core/reg_EXE_MEM/debug_clk
    SLICE_X34Y47         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.223     0.655 f  core/reg_EXE_MEM/ALUO_MEM_reg[25]/Q
                         net (fo=5, routed)           0.463     1.118    core/data_ram/Q[25]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.043     1.161 f  core/data_ram/MDR_WB[7]_i_5/O
                         net (fo=1, routed)           0.251     1.412    core/data_ram/MDR_WB[7]_i_5_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.043     1.455 f  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=2, routed)           0.255     1.710    core/data_ram/ALUO_MEM_reg[30]
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.043     1.753 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.272     3.025    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.050     3.075 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        8.183    11.258    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X27Y36         FDRE                                         r  core/data_ram/data_reg[63][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.443    50.705    core/data_ram/debug_clk
    SLICE_X27Y36         FDRE                                         r  core/data_ram/data_reg[63][7]/C  (IS_INVERTED)
                         clock pessimism             -0.322    50.384    
                         clock uncertainty           -0.095    50.289    
    SLICE_X27Y36         FDRE (Setup_fdre_C_CE)      -0.288    50.001    core/data_ram/data_reg[63][7]
  -------------------------------------------------------------------
                         required time                         50.001    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                 38.743    

Slack (MET) :             38.761ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[16][6]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.802ns  (logic 0.402ns (3.722%)  route 10.400ns (96.278%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.699ns = ( 50.699 - 50.000 ) 
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.581     0.432    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y46         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.223     0.655 f  core/reg_EXE_MEM/ALUO_MEM_reg[9]/Q
                         net (fo=5, routed)           0.460     1.114    core/data_ram/Q[9]
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.043     1.157 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.198     1.356    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.043     1.399 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.304     1.703    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.043     1.746 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.272     3.018    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.050     3.068 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        8.165    11.234    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X35Y30         FDRE                                         r  core/data_ram/data_reg[16][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.437    50.699    core/data_ram/debug_clk
    SLICE_X35Y30         FDRE                                         r  core/data_ram/data_reg[16][6]/C  (IS_INVERTED)
                         clock pessimism             -0.322    50.378    
                         clock uncertainty           -0.095    50.283    
    SLICE_X35Y30         FDRE (Setup_fdre_C_CE)      -0.288    49.995    core/data_ram/data_reg[16][6]
  -------------------------------------------------------------------
                         required time                         49.995    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                 38.761    

Slack (MET) :             38.761ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[22][0]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.802ns  (logic 0.402ns (3.722%)  route 10.400ns (96.278%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.699ns = ( 50.699 - 50.000 ) 
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.581     0.432    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y46         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.223     0.655 f  core/reg_EXE_MEM/ALUO_MEM_reg[9]/Q
                         net (fo=5, routed)           0.460     1.114    core/data_ram/Q[9]
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.043     1.157 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.198     1.356    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.043     1.399 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.304     1.703    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.043     1.746 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.272     3.018    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.050     3.068 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        8.165    11.234    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X35Y30         FDRE                                         r  core/data_ram/data_reg[22][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.437    50.699    core/data_ram/debug_clk
    SLICE_X35Y30         FDRE                                         r  core/data_ram/data_reg[22][0]/C  (IS_INVERTED)
                         clock pessimism             -0.322    50.378    
                         clock uncertainty           -0.095    50.283    
    SLICE_X35Y30         FDRE (Setup_fdre_C_CE)      -0.288    49.995    core/data_ram/data_reg[22][0]
  -------------------------------------------------------------------
                         required time                         49.995    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                 38.761    

Slack (MET) :             38.761ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[45][4]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.802ns  (logic 0.402ns (3.722%)  route 10.400ns (96.278%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.699ns = ( 50.699 - 50.000 ) 
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.581     0.432    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y46         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.223     0.655 f  core/reg_EXE_MEM/ALUO_MEM_reg[9]/Q
                         net (fo=5, routed)           0.460     1.114    core/data_ram/Q[9]
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.043     1.157 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.198     1.356    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.043     1.399 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.304     1.703    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.043     1.746 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.272     3.018    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.050     3.068 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        8.165    11.234    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X35Y30         FDRE                                         r  core/data_ram/data_reg[45][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.437    50.699    core/data_ram/debug_clk
    SLICE_X35Y30         FDRE                                         r  core/data_ram/data_reg[45][4]/C  (IS_INVERTED)
                         clock pessimism             -0.322    50.378    
                         clock uncertainty           -0.095    50.283    
    SLICE_X35Y30         FDRE (Setup_fdre_C_CE)      -0.288    49.995    core/data_ram/data_reg[45][4]
  -------------------------------------------------------------------
                         required time                         49.995    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                 38.761    

Slack (MET) :             38.761ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[56][5]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.802ns  (logic 0.402ns (3.722%)  route 10.400ns (96.278%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.699ns = ( 50.699 - 50.000 ) 
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.581     0.432    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y46         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.223     0.655 f  core/reg_EXE_MEM/ALUO_MEM_reg[9]/Q
                         net (fo=5, routed)           0.460     1.114    core/data_ram/Q[9]
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.043     1.157 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.198     1.356    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.043     1.399 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.304     1.703    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.043     1.746 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.272     3.018    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.050     3.068 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        8.165    11.234    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X35Y30         FDRE                                         r  core/data_ram/data_reg[56][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.437    50.699    core/data_ram/debug_clk
    SLICE_X35Y30         FDRE                                         r  core/data_ram/data_reg[56][5]/C  (IS_INVERTED)
                         clock pessimism             -0.322    50.378    
                         clock uncertainty           -0.095    50.283    
    SLICE_X35Y30         FDRE (Setup_fdre_C_CE)      -0.288    49.995    core/data_ram/data_reg[56][5]
  -------------------------------------------------------------------
                         required time                         49.995    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                 38.761    

Slack (MET) :             38.854ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[104][5]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.716ns  (logic 0.402ns (3.751%)  route 10.314ns (96.249%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.705ns = ( 50.705 - 50.000 ) 
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.581     0.432    core/reg_EXE_MEM/debug_clk
    SLICE_X34Y47         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.223     0.655 f  core/reg_EXE_MEM/ALUO_MEM_reg[25]/Q
                         net (fo=5, routed)           0.463     1.118    core/data_ram/Q[25]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.043     1.161 f  core/data_ram/MDR_WB[7]_i_5/O
                         net (fo=1, routed)           0.251     1.412    core/data_ram/MDR_WB[7]_i_5_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.043     1.455 f  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=2, routed)           0.255     1.710    core/data_ram/ALUO_MEM_reg[30]
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.043     1.753 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.272     3.025    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.050     3.075 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        8.072    11.147    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X26Y36         FDRE                                         r  core/data_ram/data_reg[104][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.443    50.705    core/data_ram/debug_clk
    SLICE_X26Y36         FDRE                                         r  core/data_ram/data_reg[104][5]/C  (IS_INVERTED)
                         clock pessimism             -0.322    50.384    
                         clock uncertainty           -0.095    50.289    
    SLICE_X26Y36         FDRE (Setup_fdre_C_CE)      -0.288    50.001    core/data_ram/data_reg[104][5]
  -------------------------------------------------------------------
                         required time                         50.001    
                         arrival time                         -11.147    
  -------------------------------------------------------------------
                         slack                                 38.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/DatatoReg_MEM_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/DatatoReg_WB_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.641     0.544    core/reg_EXE_MEM/debug_clk
    SLICE_X59Y36         FDRE                                         r  core/reg_EXE_MEM/DatatoReg_MEM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.100     0.644 r  core/reg_EXE_MEM/DatatoReg_MEM_reg/Q
                         net (fo=1, routed)           0.055     0.699    core/reg_MEM_WB/DatatoReg_MEM
    SLICE_X59Y36         FDRE                                         r  core/reg_MEM_WB/DatatoReg_WB_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.879     0.830    core/reg_MEM_WB/debug_clk
    SLICE_X59Y36         FDRE                                         r  core/reg_MEM_WB/DatatoReg_WB_reg/C
                         clock pessimism             -0.285     0.544    
    SLICE_X59Y36         FDRE (Hold_fdre_C_D)         0.047     0.591    core/reg_MEM_WB/DatatoReg_WB_reg
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.118ns (33.829%)  route 0.231ns (66.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.593     0.496    core/reg_EXE_MEM/debug_clk
    SLICE_X50Y60         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.118     0.614 r  core/reg_EXE_MEM/IR_MEM_reg[19]/Q
                         net (fo=2, routed)           0.231     0.845    core/reg_MEM_WB/inst_MEM[13]
    SLICE_X56Y54         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.812     0.763    core/reg_MEM_WB/debug_clk
    SLICE_X56Y54         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[19]/C
                         clock pessimism             -0.075     0.687    
    SLICE_X56Y54         FDCE (Hold_fdce_C_D)         0.040     0.727    core/reg_MEM_WB/IR_WB_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.646     0.549    core/reg_EXE_MEM/debug_clk
    SLICE_X57Y48         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDCE (Prop_fdce_C_Q)         0.100     0.649 r  core/reg_EXE_MEM/IR_MEM_reg[13]/Q
                         net (fo=2, routed)           0.062     0.711    core/reg_MEM_WB/inst_MEM[7]
    SLICE_X57Y48         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.885     0.836    core/reg_MEM_WB/debug_clk
    SLICE_X57Y48         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[13]/C
                         clock pessimism             -0.286     0.549    
    SLICE_X57Y48         FDCE (Hold_fdce_C_D)         0.044     0.593    core/reg_MEM_WB/IR_WB_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.593    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/B_EX_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.717%)  route 0.221ns (63.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.656     0.559    core/reg_ID_EX/debug_clk
    SLICE_X39Y47         FDRE                                         r  core/reg_ID_EX/B_EX_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.100     0.659 r  core/reg_ID_EX/B_EX_reg[30]/Q
                         net (fo=5, routed)           0.221     0.880    core/mux_forward_EXE/B_EX[29]
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.028     0.908 r  core/mux_forward_EXE/Datao_MEM[30]_i_1/O
                         net (fo=1, routed)           0.000     0.908    core/reg_EXE_MEM/Datao_MEM_reg[31]_1[30]
    SLICE_X40Y52         FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.823     0.774    core/reg_EXE_MEM/debug_clk
    SLICE_X40Y52         FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[30]/C
                         clock pessimism             -0.075     0.698    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.087     0.785    core/reg_EXE_MEM/Datao_MEM_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.100ns (27.445%)  route 0.264ns (72.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.646     0.549    core/reg_EXE_MEM/debug_clk
    SLICE_X57Y48         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDCE (Prop_fdce_C_Q)         0.100     0.649 r  core/reg_EXE_MEM/IR_MEM_reg[16]/Q
                         net (fo=2, routed)           0.264     0.913    core/reg_MEM_WB/inst_MEM[10]
    SLICE_X48Y43         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.888     0.839    core/reg_MEM_WB/debug_clk
    SLICE_X48Y43         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[16]/C
                         clock pessimism             -0.095     0.743    
    SLICE_X48Y43         FDCE (Hold_fdce_C_D)         0.043     0.786    core/reg_MEM_WB/IR_WB_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.118ns (65.177%)  route 0.063ns (34.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.506ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.603     0.506    core/reg_EXE_MEM/debug_clk
    SLICE_X42Y50         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.118     0.624 r  core/reg_EXE_MEM/PCurrent_MEM_reg[30]/Q
                         net (fo=2, routed)           0.063     0.687    core/reg_MEM_WB/PC_MEM[30]
    SLICE_X42Y50         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.822     0.773    core/reg_MEM_WB/debug_clk
    SLICE_X42Y50         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[30]/C
                         clock pessimism             -0.266     0.506    
    SLICE_X42Y50         FDCE (Hold_fdce_C_D)         0.045     0.551    core/reg_MEM_WB/PCurrent_WB_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/RegWrite_MEM_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/RegWrite_WB_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.646     0.549    core/reg_EXE_MEM/debug_clk
    SLICE_X63Y36         FDCE                                         r  core/reg_EXE_MEM/RegWrite_MEM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDCE (Prop_fdce_C_Q)         0.100     0.649 r  core/reg_EXE_MEM/RegWrite_MEM_reg/Q
                         net (fo=1, routed)           0.096     0.745    core/reg_MEM_WB/RegWrite_MEM
    SLICE_X62Y36         FDCE                                         r  core/reg_MEM_WB/RegWrite_WB_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.883     0.834    core/reg_MEM_WB/debug_clk
    SLICE_X62Y36         FDCE                                         r  core/reg_MEM_WB/RegWrite_WB_reg/C
                         clock pessimism             -0.273     0.560    
    SLICE_X62Y36         FDCE (Hold_fdce_C_D)         0.040     0.600    core/reg_MEM_WB/RegWrite_WB_reg
  -------------------------------------------------------------------
                         required time                         -0.600    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.118ns (25.644%)  route 0.342ns (74.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.504ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.601     0.504    core/reg_IF_ID/debug_clk
    SLICE_X46Y53         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDCE (Prop_fdce_C_Q)         0.118     0.622 r  core/reg_IF_ID/PCurrent_ID_reg[26]/Q
                         net (fo=4, routed)           0.342     0.964    core/reg_ID_EX/PCurrent_EX_reg[31]_0[26]
    SLICE_X39Y44         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.894     0.845    core/reg_ID_EX/debug_clk
    SLICE_X39Y44         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[26]/C
                         clock pessimism             -0.075     0.769    
    SLICE_X39Y44         FDCE (Hold_fdce_C_D)         0.047     0.816    core/reg_ID_EX/PCurrent_EX_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.118ns (35.366%)  route 0.216ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.646     0.549    core/reg_EXE_MEM/debug_clk
    SLICE_X58Y49         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDCE (Prop_fdce_C_Q)         0.118     0.667 r  core/reg_EXE_MEM/IR_MEM_reg[23]/Q
                         net (fo=2, routed)           0.216     0.883    core/reg_MEM_WB/inst_MEM[17]
    SLICE_X56Y54         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.812     0.763    core/reg_MEM_WB/debug_clk
    SLICE_X56Y54         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[23]/C
                         clock pessimism             -0.075     0.687    
    SLICE_X56Y54         FDCE (Hold_fdce_C_D)         0.038     0.725    core/reg_MEM_WB/IR_WB_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/RegWrite_EX_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/RegWrite_MEM_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.433%)  route 0.095ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.647     0.550    core/reg_ID_EX/debug_clk
    SLICE_X62Y37         FDCE                                         r  core/reg_ID_EX/RegWrite_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDCE (Prop_fdce_C_Q)         0.118     0.668 r  core/reg_ID_EX/RegWrite_EX_reg/Q
                         net (fo=1, routed)           0.095     0.763    core/reg_EXE_MEM/RegWrite_EXE
    SLICE_X63Y36         FDCE                                         r  core/reg_EXE_MEM/RegWrite_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.883     0.834    core/reg_EXE_MEM/debug_clk
    SLICE_X63Y36         FDCE                                         r  core/reg_EXE_MEM/RegWrite_MEM_reg/C
                         clock pessimism             -0.271     0.562    
    SLICE_X63Y36         FDCE (Hold_fdce_C_D)         0.040     0.602    core/reg_EXE_MEM/RegWrite_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.602    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X63Y13     rst_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X63Y13     rst_count_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X46Y35     core/REG_PC/Q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X44Y34     core/REG_PC/Q_reg[16]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X44Y34     core/REG_PC/Q_reg[17]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X50Y31     core/REG_PC/Q_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X33Y21     core/data_ram/data_reg[28][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X63Y13     rst_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X63Y13     rst_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X63Y13     rst_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X63Y13     rst_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X46Y35     core/REG_PC/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X46Y35     core/REG_PC/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X44Y34     core/REG_PC/Q_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X44Y34     core/REG_PC/Q_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X44Y34     core/REG_PC/Q_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X44Y34     core/REG_PC/Q_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X62Y13     rst_all_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X62Y13     rst_all_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X62Y6      rst_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X62Y6      rst_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X63Y13     rst_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X63Y13     rst_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X63Y13     rst_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X63Y13     rst_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X63Y13     rst_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X63Y13     rst_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :          180  Failing Endpoints,  Worst Slack       -2.081ns,  Total Violation     -166.382ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.081ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 0.693ns (10.306%)  route 6.031ns (89.694%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 3.723 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.445    -1.952    vga/U12/CLK_OUT3
    SLICE_X22Y66         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_fdre_C_Q)         0.236    -1.716 r  vga/U12/v_count_reg[3]/Q
                         net (fo=17, routed)          1.018    -0.697    vga/U12/PRow[3]
    SLICE_X22Y66         LUT5 (Prop_lut5_I0_O)        0.123    -0.574 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=102, routed)         3.714     3.140    core/register/data_buf_reg_0_3_0_5_i_16_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_S_O)       0.163     3.303 r  core/register/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=2, routed)           0.000     3.303    core/register/data_buf_reg_0_3_0_5_i_52_n_0
    SLICE_X61Y34         MUXF8 (Prop_muxf8_I0_O)      0.045     3.348 r  core/register/code_wb_reg[0]_i_2/O
                         net (fo=1, routed)           0.881     4.229    core/register_n_95
    SLICE_X47Y33         LUT6 (Prop_lut6_I2_O)        0.126     4.355 r  core/code_wb[0]_i_1/O
                         net (fo=5, routed)           0.417     4.773    vga/Debug_data[0]
    SLICE_X45Y31         FDRE                                         r  vga/code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.433     3.723    vga/CLK_OUT1
    SLICE_X45Y31         FDRE                                         r  vga/code_mem_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.903    
                         clock uncertainty           -0.201     2.702    
    SLICE_X45Y31         FDRE (Setup_fdre_C_D)       -0.010     2.692    vga/code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                          2.692    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                 -2.081    

Slack (VIOLATED) :        -1.983ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 0.701ns (10.587%)  route 5.920ns (89.413%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 3.723 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.445    -1.952    vga/U12/CLK_OUT3
    SLICE_X22Y66         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_fdre_C_Q)         0.236    -1.716 r  vga/U12/v_count_reg[3]/Q
                         net (fo=17, routed)          1.018    -0.697    vga/U12/PRow[3]
    SLICE_X22Y66         LUT5 (Prop_lut5_I0_O)        0.123    -0.574 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=102, routed)         3.611     3.037    core/register/data_buf_reg_0_3_0_5_i_16_0
    SLICE_X58Y32         MUXF7 (Prop_muxf7_S_O)       0.171     3.208 r  core/register/data_buf_reg_0_3_0_5_i_98/O
                         net (fo=2, routed)           0.000     3.208    core/register/data_buf_reg_0_3_0_5_i_98_n_0
    SLICE_X58Y32         MUXF8 (Prop_muxf8_I0_O)      0.046     3.254 r  core/register/code_wb_reg[4]_i_3/O
                         net (fo=1, routed)           0.699     3.953    core/register_n_86
    SLICE_X47Y28         LUT6 (Prop_lut6_I4_O)        0.125     4.078 r  core/code_wb[4]_i_1/O
                         net (fo=5, routed)           0.592     4.670    vga/Debug_data[4]
    SLICE_X45Y30         FDRE                                         r  vga/code_wb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.433     3.723    vga/CLK_OUT1
    SLICE_X45Y30         FDRE                                         r  vga/code_wb_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.903    
                         clock uncertainty           -0.201     2.702    
    SLICE_X45Y30         FDRE (Setup_fdre_C_D)       -0.015     2.687    vga/code_wb_reg[4]
  -------------------------------------------------------------------
                         required time                          2.687    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                 -1.983    

Slack (VIOLATED) :        -1.981ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.626ns  (logic 0.693ns (10.458%)  route 5.933ns (89.542%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 3.725 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.445    -1.952    vga/U12/CLK_OUT3
    SLICE_X22Y66         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_fdre_C_Q)         0.236    -1.716 r  vga/U12/v_count_reg[3]/Q
                         net (fo=17, routed)          1.018    -0.697    vga/U12/PRow[3]
    SLICE_X22Y66         LUT5 (Prop_lut5_I0_O)        0.123    -0.574 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=102, routed)         3.714     3.140    core/register/data_buf_reg_0_3_0_5_i_16_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_S_O)       0.163     3.303 r  core/register/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=2, routed)           0.000     3.303    core/register/data_buf_reg_0_3_0_5_i_52_n_0
    SLICE_X61Y34         MUXF8 (Prop_muxf8_I0_O)      0.045     3.348 r  core/register/code_wb_reg[0]_i_2/O
                         net (fo=1, routed)           0.881     4.229    core/register_n_95
    SLICE_X47Y33         LUT6 (Prop_lut6_I2_O)        0.126     4.355 r  core/code_wb[0]_i_1/O
                         net (fo=5, routed)           0.319     4.675    vga/Debug_data[0]
    SLICE_X45Y33         FDRE                                         r  vga/code_id_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.435     3.725    vga/CLK_OUT1
    SLICE_X45Y33         FDRE                                         r  vga/code_id_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.905    
                         clock uncertainty           -0.201     2.704    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)       -0.010     2.694    vga/code_id_reg[0]
  -------------------------------------------------------------------
                         required time                          2.694    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                 -1.981    

Slack (VIOLATED) :        -1.978ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 0.693ns (10.448%)  route 5.940ns (89.552%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 3.723 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.445    -1.952    vga/U12/CLK_OUT3
    SLICE_X22Y66         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_fdre_C_Q)         0.236    -1.716 r  vga/U12/v_count_reg[3]/Q
                         net (fo=17, routed)          1.018    -0.697    vga/U12/PRow[3]
    SLICE_X22Y66         LUT5 (Prop_lut5_I0_O)        0.123    -0.574 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=102, routed)         3.714     3.140    core/register/data_buf_reg_0_3_0_5_i_16_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_S_O)       0.163     3.303 r  core/register/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=2, routed)           0.000     3.303    core/register/data_buf_reg_0_3_0_5_i_52_n_0
    SLICE_X61Y34         MUXF8 (Prop_muxf8_I0_O)      0.045     3.348 r  core/register/code_wb_reg[0]_i_2/O
                         net (fo=1, routed)           0.881     4.229    core/register_n_95
    SLICE_X47Y33         LUT6 (Prop_lut6_I2_O)        0.126     4.355 r  core/code_wb[0]_i_1/O
                         net (fo=5, routed)           0.326     4.681    vga/Debug_data[0]
    SLICE_X46Y31         FDRE                                         r  vga/code_exe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.433     3.723    vga/CLK_OUT1
    SLICE_X46Y31         FDRE                                         r  vga/code_exe_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.903    
                         clock uncertainty           -0.201     2.702    
    SLICE_X46Y31         FDRE (Setup_fdre_C_D)        0.001     2.703    vga/code_exe_reg[0]
  -------------------------------------------------------------------
                         required time                          2.703    
                         arrival time                          -4.681    
  -------------------------------------------------------------------
                         slack                                 -1.978    

Slack (VIOLATED) :        -1.974ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 0.701ns (10.572%)  route 5.930ns (89.428%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 3.723 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.445    -1.952    vga/U12/CLK_OUT3
    SLICE_X22Y66         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_fdre_C_Q)         0.236    -1.716 r  vga/U12/v_count_reg[3]/Q
                         net (fo=17, routed)          1.018    -0.697    vga/U12/PRow[3]
    SLICE_X22Y66         LUT5 (Prop_lut5_I0_O)        0.123    -0.574 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=102, routed)         3.611     3.037    core/register/data_buf_reg_0_3_0_5_i_16_0
    SLICE_X58Y32         MUXF7 (Prop_muxf7_S_O)       0.171     3.208 r  core/register/data_buf_reg_0_3_0_5_i_98/O
                         net (fo=2, routed)           0.000     3.208    core/register/data_buf_reg_0_3_0_5_i_98_n_0
    SLICE_X58Y32         MUXF8 (Prop_muxf8_I0_O)      0.046     3.254 r  core/register/code_wb_reg[4]_i_3/O
                         net (fo=1, routed)           0.699     3.953    core/register_n_86
    SLICE_X47Y28         LUT6 (Prop_lut6_I4_O)        0.125     4.078 r  core/code_wb[4]_i_1/O
                         net (fo=5, routed)           0.601     4.679    vga/Debug_data[4]
    SLICE_X44Y30         FDRE                                         r  vga/code_exe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.433     3.723    vga/CLK_OUT1
    SLICE_X44Y30         FDRE                                         r  vga/code_exe_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.903    
                         clock uncertainty           -0.201     2.702    
    SLICE_X44Y30         FDRE (Setup_fdre_C_D)        0.003     2.705    vga/code_exe_reg[4]
  -------------------------------------------------------------------
                         required time                          2.705    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                 -1.974    

Slack (VIOLATED) :        -1.972ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 0.693ns (10.488%)  route 5.915ns (89.512%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 3.723 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.445    -1.952    vga/U12/CLK_OUT3
    SLICE_X22Y66         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_fdre_C_Q)         0.236    -1.716 r  vga/U12/v_count_reg[3]/Q
                         net (fo=17, routed)          1.018    -0.697    vga/U12/PRow[3]
    SLICE_X22Y66         LUT5 (Prop_lut5_I0_O)        0.123    -0.574 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=102, routed)         3.714     3.140    core/register/data_buf_reg_0_3_0_5_i_16_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_S_O)       0.163     3.303 r  core/register/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=2, routed)           0.000     3.303    core/register/data_buf_reg_0_3_0_5_i_52_n_0
    SLICE_X61Y34         MUXF8 (Prop_muxf8_I0_O)      0.045     3.348 r  core/register/code_wb_reg[0]_i_2/O
                         net (fo=1, routed)           0.881     4.229    core/register_n_95
    SLICE_X47Y33         LUT6 (Prop_lut6_I2_O)        0.126     4.355 r  core/code_wb[0]_i_1/O
                         net (fo=5, routed)           0.301     4.656    vga/Debug_data[0]
    SLICE_X47Y31         FDRE                                         r  vga/code_wb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.433     3.723    vga/CLK_OUT1
    SLICE_X47Y31         FDRE                                         r  vga/code_wb_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.903    
                         clock uncertainty           -0.201     2.702    
    SLICE_X47Y31         FDRE (Setup_fdre_C_D)       -0.018     2.684    vga/code_wb_reg[0]
  -------------------------------------------------------------------
                         required time                          2.684    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 -1.972    

Slack (VIOLATED) :        -1.969ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 0.693ns (10.461%)  route 5.931ns (89.539%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 3.726 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.445    -1.952    vga/U12/CLK_OUT3
    SLICE_X22Y66         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_fdre_C_Q)         0.236    -1.716 r  vga/U12/v_count_reg[3]/Q
                         net (fo=17, routed)          1.018    -0.697    vga/U12/PRow[3]
    SLICE_X22Y66         LUT5 (Prop_lut5_I0_O)        0.123    -0.574 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=102, routed)         3.714     3.140    core/register/data_buf_reg_0_3_0_5_i_16_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_S_O)       0.163     3.303 r  core/register/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=2, routed)           0.000     3.303    core/register/data_buf_reg_0_3_0_5_i_52_n_0
    SLICE_X61Y34         MUXF8 (Prop_muxf8_I0_O)      0.045     3.348 r  core/register/code_wb_reg[0]_i_2/O
                         net (fo=1, routed)           0.881     4.229    core/register_n_95
    SLICE_X47Y33         LUT6 (Prop_lut6_I2_O)        0.126     4.355 r  core/code_wb[0]_i_1/O
                         net (fo=5, routed)           0.317     4.673    vga/Debug_data[0]
    SLICE_X45Y34         FDRE                                         r  vga/code_if_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.436     3.726    vga/CLK_OUT1
    SLICE_X45Y34         FDRE                                         r  vga/code_if_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.906    
                         clock uncertainty           -0.201     2.705    
    SLICE_X45Y34         FDRE (Setup_fdre_C_D)       -0.001     2.704    vga/code_if_reg[0]
  -------------------------------------------------------------------
                         required time                          2.704    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                 -1.969    

Slack (VIOLATED) :        -1.946ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.431ns (6.549%)  route 6.150ns (93.451%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns = ( 3.723 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.445    -1.952    vga/U12/CLK_OUT3
    SLICE_X22Y66         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_fdre_C_Q)         0.259    -1.693 r  vga/U12/v_count_reg[2]/Q
                         net (fo=19, routed)          0.969    -0.723    vga/U12/PRow[2]
    SLICE_X23Y66         LUT6 (Prop_lut6_I1_O)        0.043    -0.680 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.956     0.276    vga/U12/p_0_in[1]
    SLICE_X42Y56         LUT2 (Prop_lut2_I1_O)        0.043     0.319 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=164, routed)         3.624     3.943    core/U1_3/code_mem_reg[31]
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.043     3.986 r  core/U1_3/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=2, routed)           0.281     4.267    core/Datao_MEM_reg[1]
    SLICE_X45Y29         LUT6 (Prop_lut6_I1_O)        0.043     4.310 r  core/code_wb[1]_i_1/O
                         net (fo=5, routed)           0.319     4.629    vga/Debug_data[1]
    SLICE_X45Y30         FDRE                                         r  vga/code_wb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.433     3.723    vga/CLK_OUT1
    SLICE_X45Y30         FDRE                                         r  vga/code_wb_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.903    
                         clock uncertainty           -0.201     2.702    
    SLICE_X45Y30         FDRE (Setup_fdre_C_D)       -0.018     2.684    vga/code_wb_reg[1]
  -------------------------------------------------------------------
                         required time                          2.684    
                         arrival time                          -4.629    
  -------------------------------------------------------------------
                         slack                                 -1.946    

Slack (VIOLATED) :        -1.944ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 0.693ns (10.514%)  route 5.898ns (89.486%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 3.726 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.445    -1.952    vga/U12/CLK_OUT3
    SLICE_X22Y66         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_fdre_C_Q)         0.236    -1.716 r  vga/U12/v_count_reg[3]/Q
                         net (fo=17, routed)          1.018    -0.697    vga/U12/PRow[3]
    SLICE_X22Y66         LUT5 (Prop_lut5_I0_O)        0.123    -0.574 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=102, routed)         3.794     3.220    core/register/data_buf_reg_0_3_0_5_i_16_0
    SLICE_X57Y34         MUXF7 (Prop_muxf7_S_O)       0.163     3.383 r  core/register/data_buf_reg_0_3_0_5_i_64/O
                         net (fo=2, routed)           0.000     3.383    core/register/data_buf_reg_0_3_0_5_i_64_n_0
    SLICE_X57Y34         MUXF8 (Prop_muxf8_I0_O)      0.045     3.428 r  core/register/code_wb_reg[3]_i_3/O
                         net (fo=1, routed)           0.730     4.158    core/register_n_88
    SLICE_X46Y31         LUT6 (Prop_lut6_I4_O)        0.126     4.284 r  core/code_wb[3]_i_1/O
                         net (fo=5, routed)           0.355     4.639    vga/Debug_data[3]
    SLICE_X45Y34         FDRE                                         r  vga/code_if_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.436     3.726    vga/CLK_OUT1
    SLICE_X45Y34         FDRE                                         r  vga/code_if_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.906    
                         clock uncertainty           -0.201     2.705    
    SLICE_X45Y34         FDRE (Setup_fdre_C_D)       -0.009     2.696    vga/code_if_reg[3]
  -------------------------------------------------------------------
                         required time                          2.696    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                 -1.944    

Slack (VIOLATED) :        -1.932ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 0.431ns (6.566%)  route 6.133ns (93.434%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 3.720 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.952ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.445    -1.952    vga/U12/CLK_OUT3
    SLICE_X22Y66         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_fdre_C_Q)         0.259    -1.693 r  vga/U12/v_count_reg[2]/Q
                         net (fo=19, routed)          0.969    -0.723    vga/U12/PRow[2]
    SLICE_X23Y66         LUT6 (Prop_lut6_I1_O)        0.043    -0.680 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.956     0.276    vga/U12/p_0_in[1]
    SLICE_X42Y56         LUT2 (Prop_lut2_I1_O)        0.043     0.319 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=164, routed)         3.624     3.943    core/U1_3/code_mem_reg[31]
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.043     3.986 r  core/U1_3/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=2, routed)           0.281     4.267    core/Datao_MEM_reg[1]
    SLICE_X45Y29         LUT6 (Prop_lut6_I1_O)        0.043     4.310 r  core/code_wb[1]_i_1/O
                         net (fo=5, routed)           0.302     4.613    vga/Debug_data[1]
    SLICE_X45Y28         FDRE                                         r  vga/code_id_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.430     3.720    vga/CLK_OUT1
    SLICE_X45Y28         FDRE                                         r  vga/code_id_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.900    
                         clock uncertainty           -0.201     2.699    
    SLICE_X45Y28         FDRE (Setup_fdre_C_D)       -0.018     2.681    vga/code_id_reg[1]
  -------------------------------------------------------------------
                         required time                          2.681    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                 -1.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.100ns (9.186%)  route 0.989ns (90.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.601    -0.519    vga/U12/CLK_OUT3
    SLICE_X39Y61         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.100    -0.419 r  vga/U12/h_count_reg[3]/Q
                         net (fo=621, routed)         0.989     0.569    vga/data_buf_reg_0_3_30_31/A0
    SLICE_X46Y48         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.893    -0.473    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X46Y48         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/CLK
                         clock pessimism              0.315    -0.158    
                         clock uncertainty            0.201     0.043    
    SLICE_X46Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.340    vga/data_buf_reg_0_3_30_31/DP
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.100ns (9.186%)  route 0.989ns (90.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.601    -0.519    vga/U12/CLK_OUT3
    SLICE_X39Y61         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.100    -0.419 r  vga/U12/h_count_reg[3]/Q
                         net (fo=621, routed)         0.989     0.569    vga/data_buf_reg_0_3_30_31/A0
    SLICE_X46Y48         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.893    -0.473    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X46Y48         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/CLK
                         clock pessimism              0.315    -0.158    
                         clock uncertainty            0.201     0.043    
    SLICE_X46Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.340    vga/data_buf_reg_0_3_30_31/SP
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.100ns (9.186%)  route 0.989ns (90.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.601    -0.519    vga/U12/CLK_OUT3
    SLICE_X39Y61         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.100    -0.419 r  vga/U12/h_count_reg[3]/Q
                         net (fo=621, routed)         0.989     0.569    vga/data_buf_reg_0_3_30_31__0/A0
    SLICE_X46Y48         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.893    -0.473    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X46Y48         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/CLK
                         clock pessimism              0.315    -0.158    
                         clock uncertainty            0.201     0.043    
    SLICE_X46Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.340    vga/data_buf_reg_0_3_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.100ns (9.186%)  route 0.989ns (90.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.601    -0.519    vga/U12/CLK_OUT3
    SLICE_X39Y61         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.100    -0.419 r  vga/U12/h_count_reg[3]/Q
                         net (fo=621, routed)         0.989     0.569    vga/data_buf_reg_0_3_30_31__0/A0
    SLICE_X46Y48         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.893    -0.473    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X46Y48         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/SP/CLK
                         clock pessimism              0.315    -0.158    
                         clock uncertainty            0.201     0.043    
    SLICE_X46Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.340    vga/data_buf_reg_0_3_30_31__0/SP
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.229ns (28.102%)  route 0.586ns (71.898%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.625    -0.495    vga/U12/CLK_OUT3
    SLICE_X22Y68         FDRE                                         r  vga/U12/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y68         FDRE (Prop_fdre_C_Q)         0.107    -0.388 r  vga/U12/v_count_reg[8]/Q
                         net (fo=10, routed)          0.166    -0.222    vga/U12/PRow[8]
    SLICE_X22Y67         LUT6 (Prop_lut6_I0_O)        0.066    -0.156 f  vga/U12/ascii_code[6]_i_14/O
                         net (fo=1, routed)           0.250     0.094    vga/U12/ascii_code[6]_i_14_n_0
    SLICE_X24Y66         LUT6 (Prop_lut6_I1_O)        0.028     0.122 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=16, routed)          0.170     0.292    vga/U12/flag117_out
    SLICE_X23Y66         LUT6 (Prop_lut6_I2_O)        0.028     0.320 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.320    vga/U12_n_45
    SLICE_X23Y66         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.844    -0.522    vga/CLK_OUT1
    SLICE_X23Y66         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.315    -0.207    
                         clock uncertainty            0.201    -0.006    
    SLICE_X23Y66         FDRE (Hold_fdre_C_D)         0.060     0.054    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.100ns (9.967%)  route 0.903ns (90.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.601    -0.519    vga/U12/CLK_OUT3
    SLICE_X29Y66         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.100    -0.419 r  vga/U12/h_count_reg[0]/Q
                         net (fo=39, routed)          0.903     0.484    vga/FONT_8X16/ADDR[0]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.872    -0.494    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.315    -0.180    
                         clock uncertainty            0.201     0.022    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.205    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.244ns (26.407%)  route 0.680ns (73.593%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.519ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.627    -0.493    vga/U12/CLK_OUT3
    SLICE_X22Y66         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_fdre_C_Q)         0.118    -0.375 r  vga/U12/v_count_reg[2]/Q
                         net (fo=19, routed)          0.248    -0.128    vga/U12/PRow[2]
    SLICE_X22Y66         LUT5 (Prop_lut5_I3_O)        0.028    -0.100 f  vga/U12/code_wb[31]_i_4/O
                         net (fo=102, routed)         0.176     0.077    vga/U12/v_count_reg[3]_8
    SLICE_X21Y67         LUT2 (Prop_lut2_I0_O)        0.029     0.106 r  vga/U12/strdata[4]_i_2/O
                         net (fo=2, routed)           0.256     0.362    vga/U12/strdata[4]_i_2_n_0
    SLICE_X16Y65         LUT6 (Prop_lut6_I2_O)        0.069     0.431 r  vga/U12/strdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.431    vga/U12_n_91
    SLICE_X16Y65         FDRE                                         r  vga/strdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.847    -0.519    vga/CLK_OUT1
    SLICE_X16Y65         FDRE                                         r  vga/strdata_reg[3]/C
                         clock pessimism              0.315    -0.204    
                         clock uncertainty            0.201    -0.003    
    SLICE_X16Y65         FDRE (Hold_fdre_C_D)         0.087     0.084    vga/strdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.130ns (12.569%)  route 0.904ns (87.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.599    -0.521    vga/U12/CLK_OUT3
    SLICE_X24Y68         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.421 r  vga/U12/v_count_reg[1]/Q
                         net (fo=19, routed)          0.437     0.016    vga/U12/PRow[1]
    SLICE_X25Y65         LUT3 (Prop_lut3_I1_O)        0.030     0.046 r  vga/U12/BRAM_PC_VGA_0_i_2/O
                         net (fo=1, routed)           0.467     0.513    vga/FONT_8X16/ADDR[5]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.872    -0.494    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.315    -0.180    
                         clock uncertainty            0.201     0.022    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.142     0.164    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.173ns (20.911%)  route 0.654ns (79.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.625    -0.495    vga/U12/CLK_OUT3
    SLICE_X22Y68         FDRE                                         r  vga/U12/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y68         FDRE (Prop_fdre_C_Q)         0.107    -0.388 r  vga/U12/v_count_reg[8]/Q
                         net (fo=10, routed)          0.275    -0.113    vga/U12/PRow[8]
    SLICE_X22Y67         LUT6 (Prop_lut6_I1_O)        0.066    -0.047 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.380     0.332    vga/U12_n_119
    SLICE_X19Y67         FDRE                                         r  vga/strdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.845    -0.521    vga/CLK_OUT1
    SLICE_X19Y67         FDRE                                         r  vga/strdata_reg[11]/C
                         clock pessimism              0.315    -0.206    
                         clock uncertainty            0.201    -0.005    
    SLICE_X19Y67         FDRE (Hold_fdre_C_R)        -0.014    -0.019    vga/strdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.131ns (12.462%)  route 0.920ns (87.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.601    -0.519    vga/U12/CLK_OUT3
    SLICE_X33Y64         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.100    -0.419 r  vga/U12/h_count_reg[2]/Q
                         net (fo=35, routed)          0.382    -0.037    vga/U12/h_count_reg_n_0_[2]
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.031    -0.006 r  vga/U12/BRAM_PC_VGA_0_i_5/O
                         net (fo=1, routed)           0.538     0.532    vga/FONT_8X16/ADDR[2]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.872    -0.494    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.315    -0.180    
                         clock uncertainty            0.201     0.022    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.142     0.164    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :          194  Failing Endpoints,  Worst Slack       -5.953ns,  Total Violation     -920.996ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.953ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/B_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.035ns  (logic 1.179ns (14.673%)  route 6.856ns (85.327%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 3.562 - 5.000 ) 
    Source Clock Delay      (SCD):    0.431ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.580     0.431    core/reg_ID_EX/debug_clk
    SLICE_X37Y45         FDRE                                         r  core/reg_ID_EX/B_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.223     0.654 r  core/reg_ID_EX/B_EX_reg[4]/Q
                         net (fo=5, routed)           0.346     1.000    core/mux_B_EXE/B_EX[4]
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.043     1.043 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.936     1.978    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.043     2.021 r  core/reg_ID_EX/ALUO_MEM[6]_i_14/O
                         net (fo=3, routed)           0.478     2.499    core/reg_ID_EX/ALUO_MEM[6]_i_14_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.043     2.542 r  core/reg_ID_EX/ALUO_MEM[6]_i_12/O
                         net (fo=2, routed)           0.471     3.013    core/reg_ID_EX/ALUO_MEM[6]_i_12_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.056 r  core/reg_ID_EX/ALUO_MEM[6]_i_9/O
                         net (fo=2, routed)           0.398     3.453    core/reg_ID_EX/ALUO_MEM[6]_i_9_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.043     3.496 r  core/reg_ID_EX/ALUO_MEM[5]_i_6/O
                         net (fo=1, routed)           0.178     3.675    core/reg_ID_EX/ALUO_MEM[5]_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.043     3.718 r  core/reg_ID_EX/ALUO_MEM[5]_i_4/O
                         net (fo=1, routed)           0.101     3.819    core/reg_ID_EX/ALUO_MEM[5]_i_4_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.043     3.862 r  core/reg_ID_EX/ALUO_MEM[5]_i_1/O
                         net (fo=3, routed)           0.512     4.374    core/hazard_unit/ALUout_EXE[5]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.043     4.417 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.662     5.079    core/hazard_unit/rs1_data_ID[5]
    SLICE_X35Y39         LUT4 (Prop_lut4_I0_O)        0.043     5.122 r  core/hazard_unit/Q[31]_i_68/O
                         net (fo=1, routed)           0.000     5.122    core/cmp_ID/Q_reg[31]_i_35_0[2]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.317 r  core/cmp_ID/Q_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.317    core/cmp_ID/Q_reg[31]_i_50_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.370 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.370    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.423 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.423    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.476 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.606     6.082    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.043     6.125 r  core/hazard_unit/IR_ID[31]_i_12/O
                         net (fo=1, routed)           0.456     6.580    core/ctrl/res_LT
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.043     6.623 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=57, routed)          0.615     7.239    core/U1_3/Branch_ctrl
    SLICE_X45Y50         LUT6 (Prop_lut6_I1_O)        0.043     7.282 r  core/U1_3/data_buf_reg_0_3_18_23_i_64/O
                         net (fo=1, routed)           0.390     7.672    core/U1_3/data_buf_reg_0_3_18_23_i_64_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.043     7.715 r  core/U1_3/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=2, routed)           0.323     8.038    core/Datao_MEM_reg[20]
    SLICE_X47Y52         LUT6 (Prop_lut6_I1_O)        0.043     8.081 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.385     8.466    vga/Debug_data[20]
    SLICE_X45Y53         FDRE                                         r  vga/code_if_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.272     3.562    vga/CLK_OUT1
    SLICE_X45Y53         FDRE                                         r  vga/code_if_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.742    
                         clock uncertainty           -0.215     2.528    
    SLICE_X45Y53         FDRE (Setup_fdre_C_D)       -0.015     2.513    vga/code_if_reg[20]
  -------------------------------------------------------------------
                         required time                          2.513    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                 -5.953    

Slack (VIOLATED) :        -5.933ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/B_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 1.179ns (14.689%)  route 6.847ns (85.311%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 3.562 - 5.000 ) 
    Source Clock Delay      (SCD):    0.431ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.580     0.431    core/reg_ID_EX/debug_clk
    SLICE_X37Y45         FDRE                                         r  core/reg_ID_EX/B_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.223     0.654 r  core/reg_ID_EX/B_EX_reg[4]/Q
                         net (fo=5, routed)           0.346     1.000    core/mux_B_EXE/B_EX[4]
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.043     1.043 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.936     1.978    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.043     2.021 r  core/reg_ID_EX/ALUO_MEM[6]_i_14/O
                         net (fo=3, routed)           0.478     2.499    core/reg_ID_EX/ALUO_MEM[6]_i_14_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.043     2.542 r  core/reg_ID_EX/ALUO_MEM[6]_i_12/O
                         net (fo=2, routed)           0.471     3.013    core/reg_ID_EX/ALUO_MEM[6]_i_12_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.056 r  core/reg_ID_EX/ALUO_MEM[6]_i_9/O
                         net (fo=2, routed)           0.398     3.453    core/reg_ID_EX/ALUO_MEM[6]_i_9_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.043     3.496 r  core/reg_ID_EX/ALUO_MEM[5]_i_6/O
                         net (fo=1, routed)           0.178     3.675    core/reg_ID_EX/ALUO_MEM[5]_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.043     3.718 r  core/reg_ID_EX/ALUO_MEM[5]_i_4/O
                         net (fo=1, routed)           0.101     3.819    core/reg_ID_EX/ALUO_MEM[5]_i_4_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.043     3.862 r  core/reg_ID_EX/ALUO_MEM[5]_i_1/O
                         net (fo=3, routed)           0.512     4.374    core/hazard_unit/ALUout_EXE[5]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.043     4.417 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.662     5.079    core/hazard_unit/rs1_data_ID[5]
    SLICE_X35Y39         LUT4 (Prop_lut4_I0_O)        0.043     5.122 r  core/hazard_unit/Q[31]_i_68/O
                         net (fo=1, routed)           0.000     5.122    core/cmp_ID/Q_reg[31]_i_35_0[2]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.317 r  core/cmp_ID/Q_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.317    core/cmp_ID/Q_reg[31]_i_50_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.370 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.370    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.423 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.423    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.476 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.606     6.082    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.043     6.125 r  core/hazard_unit/IR_ID[31]_i_12/O
                         net (fo=1, routed)           0.456     6.580    core/ctrl/res_LT
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.043     6.623 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=57, routed)          0.615     7.239    core/U1_3/Branch_ctrl
    SLICE_X45Y50         LUT6 (Prop_lut6_I1_O)        0.043     7.282 r  core/U1_3/data_buf_reg_0_3_18_23_i_64/O
                         net (fo=1, routed)           0.390     7.672    core/U1_3/data_buf_reg_0_3_18_23_i_64_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.043     7.715 r  core/U1_3/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=2, routed)           0.323     8.038    core/Datao_MEM_reg[20]
    SLICE_X47Y52         LUT6 (Prop_lut6_I1_O)        0.043     8.081 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.376     8.457    vga/Debug_data[20]
    SLICE_X47Y55         FDRE                                         r  vga/code_mem_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.272     3.562    vga/CLK_OUT1
    SLICE_X47Y55         FDRE                                         r  vga/code_mem_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.742    
                         clock uncertainty           -0.215     2.528    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)       -0.004     2.524    vga/code_mem_reg[20]
  -------------------------------------------------------------------
                         required time                          2.524    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                 -5.933    

Slack (VIOLATED) :        -5.898ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/B_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.968ns  (logic 1.179ns (14.796%)  route 6.789ns (85.204%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 3.562 - 5.000 ) 
    Source Clock Delay      (SCD):    0.431ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.580     0.431    core/reg_ID_EX/debug_clk
    SLICE_X37Y45         FDRE                                         r  core/reg_ID_EX/B_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.223     0.654 r  core/reg_ID_EX/B_EX_reg[4]/Q
                         net (fo=5, routed)           0.346     1.000    core/mux_B_EXE/B_EX[4]
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.043     1.043 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.936     1.978    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.043     2.021 r  core/reg_ID_EX/ALUO_MEM[6]_i_14/O
                         net (fo=3, routed)           0.478     2.499    core/reg_ID_EX/ALUO_MEM[6]_i_14_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.043     2.542 r  core/reg_ID_EX/ALUO_MEM[6]_i_12/O
                         net (fo=2, routed)           0.471     3.013    core/reg_ID_EX/ALUO_MEM[6]_i_12_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.056 r  core/reg_ID_EX/ALUO_MEM[6]_i_9/O
                         net (fo=2, routed)           0.398     3.453    core/reg_ID_EX/ALUO_MEM[6]_i_9_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.043     3.496 r  core/reg_ID_EX/ALUO_MEM[5]_i_6/O
                         net (fo=1, routed)           0.178     3.675    core/reg_ID_EX/ALUO_MEM[5]_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.043     3.718 r  core/reg_ID_EX/ALUO_MEM[5]_i_4/O
                         net (fo=1, routed)           0.101     3.819    core/reg_ID_EX/ALUO_MEM[5]_i_4_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.043     3.862 r  core/reg_ID_EX/ALUO_MEM[5]_i_1/O
                         net (fo=3, routed)           0.512     4.374    core/hazard_unit/ALUout_EXE[5]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.043     4.417 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.662     5.079    core/hazard_unit/rs1_data_ID[5]
    SLICE_X35Y39         LUT4 (Prop_lut4_I0_O)        0.043     5.122 r  core/hazard_unit/Q[31]_i_68/O
                         net (fo=1, routed)           0.000     5.122    core/cmp_ID/Q_reg[31]_i_35_0[2]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.317 r  core/cmp_ID/Q_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.317    core/cmp_ID/Q_reg[31]_i_50_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.370 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.370    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.423 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.423    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.476 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.606     6.082    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.043     6.125 r  core/hazard_unit/IR_ID[31]_i_12/O
                         net (fo=1, routed)           0.456     6.580    core/ctrl/res_LT
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.043     6.623 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=57, routed)          0.615     7.239    core/U1_3/Branch_ctrl
    SLICE_X45Y50         LUT6 (Prop_lut6_I1_O)        0.043     7.282 r  core/U1_3/data_buf_reg_0_3_18_23_i_64/O
                         net (fo=1, routed)           0.390     7.672    core/U1_3/data_buf_reg_0_3_18_23_i_64_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.043     7.715 r  core/U1_3/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=2, routed)           0.323     8.038    core/Datao_MEM_reg[20]
    SLICE_X47Y52         LUT6 (Prop_lut6_I1_O)        0.043     8.081 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.318     8.399    vga/Debug_data[20]
    SLICE_X47Y53         FDRE                                         r  vga/code_wb_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.272     3.562    vga/CLK_OUT1
    SLICE_X47Y53         FDRE                                         r  vga/code_wb_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.742    
                         clock uncertainty           -0.215     2.528    
    SLICE_X47Y53         FDRE (Setup_fdre_C_D)       -0.027     2.501    vga/code_wb_reg[20]
  -------------------------------------------------------------------
                         required time                          2.501    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                 -5.898    

Slack (VIOLATED) :        -5.875ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/B_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 1.179ns (14.839%)  route 6.766ns (85.161%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 3.562 - 5.000 ) 
    Source Clock Delay      (SCD):    0.431ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.580     0.431    core/reg_ID_EX/debug_clk
    SLICE_X37Y45         FDRE                                         r  core/reg_ID_EX/B_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.223     0.654 r  core/reg_ID_EX/B_EX_reg[4]/Q
                         net (fo=5, routed)           0.346     1.000    core/mux_B_EXE/B_EX[4]
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.043     1.043 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.936     1.978    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.043     2.021 r  core/reg_ID_EX/ALUO_MEM[6]_i_14/O
                         net (fo=3, routed)           0.478     2.499    core/reg_ID_EX/ALUO_MEM[6]_i_14_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.043     2.542 r  core/reg_ID_EX/ALUO_MEM[6]_i_12/O
                         net (fo=2, routed)           0.471     3.013    core/reg_ID_EX/ALUO_MEM[6]_i_12_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.056 r  core/reg_ID_EX/ALUO_MEM[6]_i_9/O
                         net (fo=2, routed)           0.398     3.453    core/reg_ID_EX/ALUO_MEM[6]_i_9_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.043     3.496 r  core/reg_ID_EX/ALUO_MEM[5]_i_6/O
                         net (fo=1, routed)           0.178     3.675    core/reg_ID_EX/ALUO_MEM[5]_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.043     3.718 r  core/reg_ID_EX/ALUO_MEM[5]_i_4/O
                         net (fo=1, routed)           0.101     3.819    core/reg_ID_EX/ALUO_MEM[5]_i_4_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.043     3.862 r  core/reg_ID_EX/ALUO_MEM[5]_i_1/O
                         net (fo=3, routed)           0.512     4.374    core/hazard_unit/ALUout_EXE[5]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.043     4.417 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.662     5.079    core/hazard_unit/rs1_data_ID[5]
    SLICE_X35Y39         LUT4 (Prop_lut4_I0_O)        0.043     5.122 r  core/hazard_unit/Q[31]_i_68/O
                         net (fo=1, routed)           0.000     5.122    core/cmp_ID/Q_reg[31]_i_35_0[2]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.317 r  core/cmp_ID/Q_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.317    core/cmp_ID/Q_reg[31]_i_50_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.370 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.370    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.423 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.423    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.476 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.606     6.082    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.043     6.125 r  core/hazard_unit/IR_ID[31]_i_12/O
                         net (fo=1, routed)           0.456     6.580    core/ctrl/res_LT
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.043     6.623 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=57, routed)          0.615     7.239    core/U1_3/Branch_ctrl
    SLICE_X45Y50         LUT6 (Prop_lut6_I1_O)        0.043     7.282 r  core/U1_3/data_buf_reg_0_3_18_23_i_64/O
                         net (fo=1, routed)           0.390     7.672    core/U1_3/data_buf_reg_0_3_18_23_i_64_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.043     7.715 r  core/U1_3/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=2, routed)           0.323     8.038    core/Datao_MEM_reg[20]
    SLICE_X47Y52         LUT6 (Prop_lut6_I1_O)        0.043     8.081 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.295     8.376    vga/Debug_data[20]
    SLICE_X47Y51         FDRE                                         r  vga/code_exe_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.272     3.562    vga/CLK_OUT1
    SLICE_X47Y51         FDRE                                         r  vga/code_exe_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.742    
                         clock uncertainty           -0.215     2.528    
    SLICE_X47Y51         FDRE (Setup_fdre_C_D)       -0.027     2.501    vga/code_exe_reg[20]
  -------------------------------------------------------------------
                         required time                          2.501    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                 -5.875    

Slack (VIOLATED) :        -5.859ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/B_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 1.179ns (14.816%)  route 6.779ns (85.184%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 3.561 - 5.000 ) 
    Source Clock Delay      (SCD):    0.431ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.580     0.431    core/reg_ID_EX/debug_clk
    SLICE_X37Y45         FDRE                                         r  core/reg_ID_EX/B_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.223     0.654 r  core/reg_ID_EX/B_EX_reg[4]/Q
                         net (fo=5, routed)           0.346     1.000    core/mux_B_EXE/B_EX[4]
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.043     1.043 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.936     1.978    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.043     2.021 r  core/reg_ID_EX/ALUO_MEM[6]_i_14/O
                         net (fo=3, routed)           0.478     2.499    core/reg_ID_EX/ALUO_MEM[6]_i_14_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.043     2.542 r  core/reg_ID_EX/ALUO_MEM[6]_i_12/O
                         net (fo=2, routed)           0.471     3.013    core/reg_ID_EX/ALUO_MEM[6]_i_12_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.056 r  core/reg_ID_EX/ALUO_MEM[6]_i_9/O
                         net (fo=2, routed)           0.398     3.453    core/reg_ID_EX/ALUO_MEM[6]_i_9_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.043     3.496 r  core/reg_ID_EX/ALUO_MEM[5]_i_6/O
                         net (fo=1, routed)           0.178     3.675    core/reg_ID_EX/ALUO_MEM[5]_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.043     3.718 r  core/reg_ID_EX/ALUO_MEM[5]_i_4/O
                         net (fo=1, routed)           0.101     3.819    core/reg_ID_EX/ALUO_MEM[5]_i_4_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.043     3.862 r  core/reg_ID_EX/ALUO_MEM[5]_i_1/O
                         net (fo=3, routed)           0.512     4.374    core/hazard_unit/ALUout_EXE[5]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.043     4.417 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.662     5.079    core/hazard_unit/rs1_data_ID[5]
    SLICE_X35Y39         LUT4 (Prop_lut4_I0_O)        0.043     5.122 r  core/hazard_unit/Q[31]_i_68/O
                         net (fo=1, routed)           0.000     5.122    core/cmp_ID/Q_reg[31]_i_35_0[2]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.317 r  core/cmp_ID/Q_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.317    core/cmp_ID/Q_reg[31]_i_50_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.370 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.370    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.423 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.423    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.476 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.606     6.082    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.043     6.125 r  core/hazard_unit/IR_ID[31]_i_12/O
                         net (fo=1, routed)           0.456     6.580    core/ctrl/res_LT
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.043     6.623 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=57, routed)          0.735     7.359    core/U1_3/Branch_ctrl
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.043     7.402 r  core/U1_3/data_buf_reg_0_3_24_29_i_32/O
                         net (fo=1, routed)           0.267     7.668    core/U1_3/data_buf_reg_0_3_24_29_i_32_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.043     7.711 r  core/U1_3/data_buf_reg_0_3_24_29_i_8/O
                         net (fo=2, routed)           0.247     7.959    core/Datao_MEM_reg[25]
    SLICE_X46Y56         LUT6 (Prop_lut6_I1_O)        0.043     8.002 r  core/code_wb[25]_i_1/O
                         net (fo=5, routed)           0.387     8.388    vga/Debug_data[25]
    SLICE_X44Y57         FDRE                                         r  vga/code_id_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.271     3.561    vga/CLK_OUT1
    SLICE_X44Y57         FDRE                                         r  vga/code_id_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.741    
                         clock uncertainty           -0.215     2.527    
    SLICE_X44Y57         FDRE (Setup_fdre_C_D)        0.003     2.530    vga/code_id_reg[25]
  -------------------------------------------------------------------
                         required time                          2.530    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                 -5.859    

Slack (VIOLATED) :        -5.853ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/B_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 1.179ns (14.836%)  route 6.768ns (85.164%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    0.431ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.580     0.431    core/reg_ID_EX/debug_clk
    SLICE_X37Y45         FDRE                                         r  core/reg_ID_EX/B_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.223     0.654 r  core/reg_ID_EX/B_EX_reg[4]/Q
                         net (fo=5, routed)           0.346     1.000    core/mux_B_EXE/B_EX[4]
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.043     1.043 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.936     1.978    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.043     2.021 r  core/reg_ID_EX/ALUO_MEM[6]_i_14/O
                         net (fo=3, routed)           0.478     2.499    core/reg_ID_EX/ALUO_MEM[6]_i_14_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.043     2.542 r  core/reg_ID_EX/ALUO_MEM[6]_i_12/O
                         net (fo=2, routed)           0.471     3.013    core/reg_ID_EX/ALUO_MEM[6]_i_12_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.056 r  core/reg_ID_EX/ALUO_MEM[6]_i_9/O
                         net (fo=2, routed)           0.398     3.453    core/reg_ID_EX/ALUO_MEM[6]_i_9_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.043     3.496 r  core/reg_ID_EX/ALUO_MEM[5]_i_6/O
                         net (fo=1, routed)           0.178     3.675    core/reg_ID_EX/ALUO_MEM[5]_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.043     3.718 r  core/reg_ID_EX/ALUO_MEM[5]_i_4/O
                         net (fo=1, routed)           0.101     3.819    core/reg_ID_EX/ALUO_MEM[5]_i_4_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.043     3.862 r  core/reg_ID_EX/ALUO_MEM[5]_i_1/O
                         net (fo=3, routed)           0.512     4.374    core/hazard_unit/ALUout_EXE[5]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.043     4.417 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.662     5.079    core/hazard_unit/rs1_data_ID[5]
    SLICE_X35Y39         LUT4 (Prop_lut4_I0_O)        0.043     5.122 r  core/hazard_unit/Q[31]_i_68/O
                         net (fo=1, routed)           0.000     5.122    core/cmp_ID/Q_reg[31]_i_35_0[2]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.317 r  core/cmp_ID/Q_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.317    core/cmp_ID/Q_reg[31]_i_50_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.370 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.370    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.423 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.423    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.476 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.606     6.082    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.043     6.125 r  core/hazard_unit/IR_ID[31]_i_12/O
                         net (fo=1, routed)           0.456     6.580    core/ctrl/res_LT
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.043     6.623 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=57, routed)          0.615     7.239    core/U1_3/Branch_ctrl
    SLICE_X45Y50         LUT6 (Prop_lut6_I1_O)        0.043     7.282 r  core/U1_3/data_buf_reg_0_3_18_23_i_64/O
                         net (fo=1, routed)           0.390     7.672    core/U1_3/data_buf_reg_0_3_18_23_i_64_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.043     7.715 r  core/U1_3/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=2, routed)           0.323     8.038    core/Datao_MEM_reg[20]
    SLICE_X47Y52         LUT6 (Prop_lut6_I1_O)        0.043     8.081 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.297     8.378    vga/Debug_data[20]
    SLICE_X43Y52         FDRE                                         r  vga/code_id_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.273     3.563    vga/CLK_OUT1
    SLICE_X43Y52         FDRE                                         r  vga/code_id_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.743    
                         clock uncertainty           -0.215     2.529    
    SLICE_X43Y52         FDRE (Setup_fdre_C_D)       -0.004     2.525    vga/code_id_reg[20]
  -------------------------------------------------------------------
                         required time                          2.525    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                 -5.853    

Slack (VIOLATED) :        -5.850ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/B_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.932ns  (logic 1.179ns (14.864%)  route 6.753ns (85.136%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 3.562 - 5.000 ) 
    Source Clock Delay      (SCD):    0.431ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.580     0.431    core/reg_ID_EX/debug_clk
    SLICE_X37Y45         FDRE                                         r  core/reg_ID_EX/B_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.223     0.654 r  core/reg_ID_EX/B_EX_reg[4]/Q
                         net (fo=5, routed)           0.346     1.000    core/mux_B_EXE/B_EX[4]
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.043     1.043 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.936     1.978    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.043     2.021 r  core/reg_ID_EX/ALUO_MEM[6]_i_14/O
                         net (fo=3, routed)           0.478     2.499    core/reg_ID_EX/ALUO_MEM[6]_i_14_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.043     2.542 r  core/reg_ID_EX/ALUO_MEM[6]_i_12/O
                         net (fo=2, routed)           0.471     3.013    core/reg_ID_EX/ALUO_MEM[6]_i_12_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.056 r  core/reg_ID_EX/ALUO_MEM[6]_i_9/O
                         net (fo=2, routed)           0.398     3.453    core/reg_ID_EX/ALUO_MEM[6]_i_9_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.043     3.496 r  core/reg_ID_EX/ALUO_MEM[5]_i_6/O
                         net (fo=1, routed)           0.178     3.675    core/reg_ID_EX/ALUO_MEM[5]_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.043     3.718 r  core/reg_ID_EX/ALUO_MEM[5]_i_4/O
                         net (fo=1, routed)           0.101     3.819    core/reg_ID_EX/ALUO_MEM[5]_i_4_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.043     3.862 r  core/reg_ID_EX/ALUO_MEM[5]_i_1/O
                         net (fo=3, routed)           0.512     4.374    core/hazard_unit/ALUout_EXE[5]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.043     4.417 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.662     5.079    core/hazard_unit/rs1_data_ID[5]
    SLICE_X35Y39         LUT4 (Prop_lut4_I0_O)        0.043     5.122 r  core/hazard_unit/Q[31]_i_68/O
                         net (fo=1, routed)           0.000     5.122    core/cmp_ID/Q_reg[31]_i_35_0[2]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.317 r  core/cmp_ID/Q_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.317    core/cmp_ID/Q_reg[31]_i_50_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.370 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.370    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.423 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.423    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.476 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.606     6.082    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.043     6.125 r  core/hazard_unit/IR_ID[31]_i_12/O
                         net (fo=1, routed)           0.456     6.580    core/ctrl/res_LT
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.043     6.623 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=57, routed)          0.523     7.146    core/U1_3/Branch_ctrl
    SLICE_X43Y48         LUT6 (Prop_lut6_I1_O)        0.043     7.189 r  core/U1_3/code_wb[30]_i_11/O
                         net (fo=1, routed)           0.326     7.515    core/U1_3/code_wb[30]_i_11_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.043     7.558 r  core/U1_3/code_wb[30]_i_3/O
                         net (fo=2, routed)           0.253     7.812    core/Datao_MEM_reg[30]
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.043     7.855 r  core/code_wb[30]_i_1/O
                         net (fo=5, routed)           0.508     8.362    vga/Debug_data[30]
    SLICE_X45Y51         FDRE                                         r  vga/code_mem_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.272     3.562    vga/CLK_OUT1
    SLICE_X45Y51         FDRE                                         r  vga/code_mem_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.742    
                         clock uncertainty           -0.215     2.528    
    SLICE_X45Y51         FDRE (Setup_fdre_C_D)       -0.015     2.513    vga/code_mem_reg[30]
  -------------------------------------------------------------------
                         required time                          2.513    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                 -5.850    

Slack (VIOLATED) :        -5.825ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/B_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.891ns  (logic 1.179ns (14.941%)  route 6.712ns (85.059%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 3.558 - 5.000 ) 
    Source Clock Delay      (SCD):    0.431ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.580     0.431    core/reg_ID_EX/debug_clk
    SLICE_X37Y45         FDRE                                         r  core/reg_ID_EX/B_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.223     0.654 r  core/reg_ID_EX/B_EX_reg[4]/Q
                         net (fo=5, routed)           0.346     1.000    core/mux_B_EXE/B_EX[4]
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.043     1.043 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.936     1.978    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.043     2.021 r  core/reg_ID_EX/ALUO_MEM[6]_i_14/O
                         net (fo=3, routed)           0.478     2.499    core/reg_ID_EX/ALUO_MEM[6]_i_14_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.043     2.542 r  core/reg_ID_EX/ALUO_MEM[6]_i_12/O
                         net (fo=2, routed)           0.471     3.013    core/reg_ID_EX/ALUO_MEM[6]_i_12_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.056 r  core/reg_ID_EX/ALUO_MEM[6]_i_9/O
                         net (fo=2, routed)           0.398     3.453    core/reg_ID_EX/ALUO_MEM[6]_i_9_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.043     3.496 r  core/reg_ID_EX/ALUO_MEM[5]_i_6/O
                         net (fo=1, routed)           0.178     3.675    core/reg_ID_EX/ALUO_MEM[5]_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.043     3.718 r  core/reg_ID_EX/ALUO_MEM[5]_i_4/O
                         net (fo=1, routed)           0.101     3.819    core/reg_ID_EX/ALUO_MEM[5]_i_4_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.043     3.862 r  core/reg_ID_EX/ALUO_MEM[5]_i_1/O
                         net (fo=3, routed)           0.512     4.374    core/hazard_unit/ALUout_EXE[5]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.043     4.417 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.662     5.079    core/hazard_unit/rs1_data_ID[5]
    SLICE_X35Y39         LUT4 (Prop_lut4_I0_O)        0.043     5.122 r  core/hazard_unit/Q[31]_i_68/O
                         net (fo=1, routed)           0.000     5.122    core/cmp_ID/Q_reg[31]_i_35_0[2]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.317 r  core/cmp_ID/Q_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.317    core/cmp_ID/Q_reg[31]_i_50_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.370 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.370    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.423 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.423    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.476 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.606     6.082    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.043     6.125 r  core/hazard_unit/IR_ID[31]_i_12/O
                         net (fo=1, routed)           0.456     6.580    core/ctrl/res_LT
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.043     6.623 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=57, routed)          0.433     7.056    core/U1_3/Branch_ctrl
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.043     7.099 r  core/U1_3/data_buf_reg_0_3_18_23_i_32/O
                         net (fo=1, routed)           0.456     7.555    core/U1_3/data_buf_reg_0_3_18_23_i_32_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.043     7.598 r  core/U1_3/data_buf_reg_0_3_18_23_i_8/O
                         net (fo=2, routed)           0.215     7.813    core/Datao_MEM_reg[19]
    SLICE_X48Y48         LUT6 (Prop_lut6_I1_O)        0.043     7.856 r  core/code_wb[19]_i_1/O
                         net (fo=5, routed)           0.465     8.322    vga/Debug_data[19]
    SLICE_X48Y50         FDRE                                         r  vga/code_mem_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.268     3.558    vga/CLK_OUT1
    SLICE_X48Y50         FDRE                                         r  vga/code_mem_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.738    
                         clock uncertainty           -0.215     2.524    
    SLICE_X48Y50         FDRE (Setup_fdre_C_D)       -0.027     2.497    vga/code_mem_reg[19]
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                 -5.825    

Slack (VIOLATED) :        -5.823ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/B_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 1.179ns (14.937%)  route 6.714ns (85.063%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 3.562 - 5.000 ) 
    Source Clock Delay      (SCD):    0.431ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.580     0.431    core/reg_ID_EX/debug_clk
    SLICE_X37Y45         FDRE                                         r  core/reg_ID_EX/B_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.223     0.654 r  core/reg_ID_EX/B_EX_reg[4]/Q
                         net (fo=5, routed)           0.346     1.000    core/mux_B_EXE/B_EX[4]
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.043     1.043 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.936     1.978    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.043     2.021 r  core/reg_ID_EX/ALUO_MEM[6]_i_14/O
                         net (fo=3, routed)           0.478     2.499    core/reg_ID_EX/ALUO_MEM[6]_i_14_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.043     2.542 r  core/reg_ID_EX/ALUO_MEM[6]_i_12/O
                         net (fo=2, routed)           0.471     3.013    core/reg_ID_EX/ALUO_MEM[6]_i_12_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.056 r  core/reg_ID_EX/ALUO_MEM[6]_i_9/O
                         net (fo=2, routed)           0.398     3.453    core/reg_ID_EX/ALUO_MEM[6]_i_9_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.043     3.496 r  core/reg_ID_EX/ALUO_MEM[5]_i_6/O
                         net (fo=1, routed)           0.178     3.675    core/reg_ID_EX/ALUO_MEM[5]_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.043     3.718 r  core/reg_ID_EX/ALUO_MEM[5]_i_4/O
                         net (fo=1, routed)           0.101     3.819    core/reg_ID_EX/ALUO_MEM[5]_i_4_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.043     3.862 r  core/reg_ID_EX/ALUO_MEM[5]_i_1/O
                         net (fo=3, routed)           0.512     4.374    core/hazard_unit/ALUout_EXE[5]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.043     4.417 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.662     5.079    core/hazard_unit/rs1_data_ID[5]
    SLICE_X35Y39         LUT4 (Prop_lut4_I0_O)        0.043     5.122 r  core/hazard_unit/Q[31]_i_68/O
                         net (fo=1, routed)           0.000     5.122    core/cmp_ID/Q_reg[31]_i_35_0[2]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.317 r  core/cmp_ID/Q_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.317    core/cmp_ID/Q_reg[31]_i_50_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.370 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.370    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.423 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.423    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.476 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.606     6.082    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.043     6.125 r  core/hazard_unit/IR_ID[31]_i_12/O
                         net (fo=1, routed)           0.456     6.580    core/ctrl/res_LT
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.043     6.623 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=57, routed)          0.574     7.198    core/U1_3/Branch_ctrl
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.043     7.241 r  core/U1_3/data_buf_reg_0_3_24_29_i_42/O
                         net (fo=1, routed)           0.348     7.588    core/U1_3/data_buf_reg_0_3_24_29_i_42_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.043     7.631 r  core/U1_3/data_buf_reg_0_3_24_29_i_11/O
                         net (fo=2, routed)           0.247     7.878    core/Datao_MEM_reg[24]
    SLICE_X45Y52         LUT6 (Prop_lut6_I1_O)        0.043     7.921 r  core/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.402     8.324    vga/Debug_data[24]
    SLICE_X47Y50         FDRE                                         r  vga/code_wb_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.272     3.562    vga/CLK_OUT1
    SLICE_X47Y50         FDRE                                         r  vga/code_wb_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.742    
                         clock uncertainty           -0.215     2.528    
    SLICE_X47Y50         FDRE (Setup_fdre_C_D)       -0.027     2.501    vga/code_wb_reg[24]
  -------------------------------------------------------------------
                         required time                          2.501    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                 -5.823    

Slack (VIOLATED) :        -5.808ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/B_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 1.179ns (14.943%)  route 6.711ns (85.057%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 3.562 - 5.000 ) 
    Source Clock Delay      (SCD):    0.431ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.580     0.431    core/reg_ID_EX/debug_clk
    SLICE_X37Y45         FDRE                                         r  core/reg_ID_EX/B_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.223     0.654 r  core/reg_ID_EX/B_EX_reg[4]/Q
                         net (fo=5, routed)           0.346     1.000    core/mux_B_EXE/B_EX[4]
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.043     1.043 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.936     1.978    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.043     2.021 r  core/reg_ID_EX/ALUO_MEM[6]_i_14/O
                         net (fo=3, routed)           0.478     2.499    core/reg_ID_EX/ALUO_MEM[6]_i_14_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.043     2.542 r  core/reg_ID_EX/ALUO_MEM[6]_i_12/O
                         net (fo=2, routed)           0.471     3.013    core/reg_ID_EX/ALUO_MEM[6]_i_12_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.056 r  core/reg_ID_EX/ALUO_MEM[6]_i_9/O
                         net (fo=2, routed)           0.398     3.453    core/reg_ID_EX/ALUO_MEM[6]_i_9_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.043     3.496 r  core/reg_ID_EX/ALUO_MEM[5]_i_6/O
                         net (fo=1, routed)           0.178     3.675    core/reg_ID_EX/ALUO_MEM[5]_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.043     3.718 r  core/reg_ID_EX/ALUO_MEM[5]_i_4/O
                         net (fo=1, routed)           0.101     3.819    core/reg_ID_EX/ALUO_MEM[5]_i_4_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.043     3.862 r  core/reg_ID_EX/ALUO_MEM[5]_i_1/O
                         net (fo=3, routed)           0.512     4.374    core/hazard_unit/ALUout_EXE[5]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.043     4.417 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.662     5.079    core/hazard_unit/rs1_data_ID[5]
    SLICE_X35Y39         LUT4 (Prop_lut4_I0_O)        0.043     5.122 r  core/hazard_unit/Q[31]_i_68/O
                         net (fo=1, routed)           0.000     5.122    core/cmp_ID/Q_reg[31]_i_35_0[2]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.317 r  core/cmp_ID/Q_reg[31]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.317    core/cmp_ID/Q_reg[31]_i_50_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.370 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.370    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.423 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.423    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.476 r  core/cmp_ID/Q_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.606     6.082    core/hazard_unit/i_/IR_ID[31]_i_5[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.043     6.125 r  core/hazard_unit/IR_ID[31]_i_12/O
                         net (fo=1, routed)           0.456     6.580    core/ctrl/res_LT
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.043     6.623 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=57, routed)          0.541     7.164    core/U1_3/Branch_ctrl
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.043     7.207 r  core/U1_3/code_wb[31]_i_14/O
                         net (fo=1, routed)           0.284     7.491    core/U1_3/code_wb[31]_i_14_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.043     7.534 r  core/U1_3/code_wb[31]_i_6/O
                         net (fo=2, routed)           0.352     7.886    core/Datao_MEM_reg[31]
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.043     7.929 r  core/code_wb[31]_i_2/O
                         net (fo=5, routed)           0.392     8.320    vga/Debug_data[31]
    SLICE_X45Y51         FDRE                                         r  vga/code_mem_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.272     3.562    vga/CLK_OUT1
    SLICE_X45Y51         FDRE                                         r  vga/code_mem_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.742    
                         clock uncertainty           -0.215     2.528    
    SLICE_X45Y51         FDRE (Setup_fdre_C_D)       -0.015     2.513    vga/code_mem_reg[31]
  -------------------------------------------------------------------
                         required time                          2.513    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                 -5.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/PCurrent_WB_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.213ns (29.330%)  route 0.513ns (70.670%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.649     0.552    core/reg_MEM_WB/debug_clk
    SLICE_X48Y43         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDCE (Prop_fdce_C_Q)         0.091     0.643 r  core/reg_MEM_WB/PCurrent_WB_reg[16]/Q
                         net (fo=1, routed)           0.098     0.741    core/U1_3/PC_WB[16]
    SLICE_X48Y44         LUT6 (Prop_lut6_I5_O)        0.066     0.807 r  core/U1_3/data_buf_reg_0_3_12_17_i_84/O
                         net (fo=1, routed)           0.117     0.924    core/U1_3/data_buf_reg_0_3_12_17_i_84_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.028     0.952 r  core/U1_3/data_buf_reg_0_3_12_17_i_23/O
                         net (fo=2, routed)           0.151     1.102    vga/U12/data_buf_reg_0_3_12_17_7
    SLICE_X55Y44         LUT6 (Prop_lut6_I3_O)        0.028     1.130 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.148     1.278    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X54Y48         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.885    -0.481    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X54Y48         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism              0.315    -0.166    
                         clock uncertainty            0.215     0.048    
    SLICE_X54Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.177    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.177    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.239ns (33.147%)  route 0.482ns (66.853%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.649     0.552    core/reg_EXE_MEM/debug_clk
    SLICE_X48Y43         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDCE (Prop_fdce_C_Q)         0.100     0.652 r  core/reg_EXE_MEM/PCurrent_MEM_reg[13]/Q
                         net (fo=2, routed)           0.115     0.767    core/U1_3/PC_MEM[9]
    SLICE_X50Y43         LUT6 (Prop_lut6_I0_O)        0.028     0.795 r  core/U1_3/data_buf_reg_0_3_12_17_i_34/O
                         net (fo=1, routed)           0.000     0.795    core/U1_3/data_buf_reg_0_3_12_17_i_34_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I1_O)      0.043     0.838 r  core/U1_3/data_buf_reg_0_3_12_17_i_9/O
                         net (fo=2, routed)           0.190     1.028    vga/U12/data_buf_reg_0_3_12_17_2
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.068     1.096 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.178     1.273    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X54Y48         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.885    -0.481    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X54Y48         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism              0.315    -0.166    
                         clock uncertainty            0.215     0.048    
    SLICE_X54Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.156    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.247ns (33.400%)  route 0.493ns (66.600%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.646     0.549    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y48         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.100     0.649 r  core/reg_EXE_MEM/PCurrent_MEM_reg[15]/Q
                         net (fo=2, routed)           0.214     0.863    core/U1_3/PC_MEM[11]
    SLICE_X53Y48         LUT6 (Prop_lut6_I0_O)        0.028     0.891 r  core/U1_3/data_buf_reg_0_3_12_17_i_54/O
                         net (fo=1, routed)           0.000     0.891    core/U1_3/data_buf_reg_0_3_12_17_i_54_n_0
    SLICE_X53Y48         MUXF7 (Prop_muxf7_I1_O)      0.051     0.942 r  core/U1_3/data_buf_reg_0_3_12_17_i_15/O
                         net (fo=2, routed)           0.135     1.077    vga/U12/data_buf_reg_0_3_12_17_6
    SLICE_X52Y48         LUT6 (Prop_lut6_I5_O)        0.068     1.145 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.144     1.289    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X54Y48         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.885    -0.481    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X54Y48         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism              0.315    -0.166    
                         clock uncertainty            0.215     0.048    
    SLICE_X54Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.163    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.239ns (29.187%)  route 0.580ns (70.813%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.646     0.549    core/reg_EXE_MEM/debug_clk
    SLICE_X60Y43         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         FDCE (Prop_fdce_C_Q)         0.100     0.649 r  core/reg_EXE_MEM/IR_MEM_reg[14]/Q
                         net (fo=2, routed)           0.309     0.958    core/U1_3/inst_MEM[5]
    SLICE_X54Y47         LUT6 (Prop_lut6_I2_O)        0.028     0.986 r  core/U1_3/data_buf_reg_0_3_12_17_i_64/O
                         net (fo=1, routed)           0.000     0.986    core/U1_3/data_buf_reg_0_3_12_17_i_64_n_0
    SLICE_X54Y47         MUXF7 (Prop_muxf7_I1_O)      0.043     1.029 r  core/U1_3/data_buf_reg_0_3_12_17_i_18/O
                         net (fo=2, routed)           0.217     1.247    vga/U12/data_buf_reg_0_3_12_17_4
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.068     1.315 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.053     1.368    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X54Y48         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.885    -0.481    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X54Y48         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism              0.315    -0.166    
                         clock uncertainty            0.215     0.048    
    SLICE_X54Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.180    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.257ns (27.252%)  route 0.686ns (72.748%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    0.504ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.601     0.504    core/reg_EXE_MEM/debug_clk
    SLICE_X44Y53         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDCE (Prop_fdce_C_Q)         0.118     0.622 r  core/reg_EXE_MEM/IR_MEM_reg[24]/Q
                         net (fo=2, routed)           0.169     0.791    core/U1_3/inst_MEM[13]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.028     0.819 r  core/U1_3/data_buf_reg_0_3_24_29_i_44/O
                         net (fo=1, routed)           0.000     0.819    core/U1_3/data_buf_reg_0_3_24_29_i_44_n_0
    SLICE_X44Y52         MUXF7 (Prop_muxf7_I1_O)      0.043     0.862 r  core/U1_3/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=2, routed)           0.264     1.127    vga/U12/data_buf_reg_0_3_24_29_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.068     1.195 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.253     1.447    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X50Y49         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.887    -0.479    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X50Y49         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism              0.315    -0.164    
                         clock uncertainty            0.215     0.050    
    SLICE_X50Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.181    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.297ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.265ns (30.984%)  route 0.590ns (69.016%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.652     0.555    core/reg_EXE_MEM/debug_clk
    SLICE_X44Y42         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.118     0.673 r  core/reg_EXE_MEM/PCurrent_MEM_reg[10]/Q
                         net (fo=2, routed)           0.242     0.915    core/U1_3/PC_MEM[6]
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.028     0.943 r  core/U1_3/data_buf_reg_0_3_6_11_i_86/O
                         net (fo=1, routed)           0.000     0.943    core/U1_3/data_buf_reg_0_3_6_11_i_86_n_0
    SLICE_X45Y46         MUXF7 (Prop_muxf7_I1_O)      0.051     0.994 r  core/U1_3/data_buf_reg_0_3_6_11_i_24/O
                         net (fo=2, routed)           0.210     1.204    vga/U12/data_buf_reg_0_3_6_11_8
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.068     1.272 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.139     1.410    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X46Y51         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.821    -0.545    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X46Y51         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.315    -0.230    
                         clock uncertainty            0.215    -0.016    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.113    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.257ns (26.366%)  route 0.718ns (73.634%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    0.504ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.601     0.504    core/reg_EXE_MEM/debug_clk
    SLICE_X44Y53         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDCE (Prop_fdce_C_Q)         0.118     0.622 r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/Q
                         net (fo=2, routed)           0.305     0.927    core/U1_3/PC_MEM[21]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.028     0.955 r  core/U1_3/data_buf_reg_0_3_24_29_i_54/O
                         net (fo=1, routed)           0.000     0.955    core/U1_3/data_buf_reg_0_3_24_29_i_54_n_0
    SLICE_X50Y51         MUXF7 (Prop_muxf7_I1_O)      0.043     0.998 r  core/U1_3/data_buf_reg_0_3_24_29_i_15/O
                         net (fo=2, routed)           0.243     1.241    vga/U12/data_buf_reg_0_3_24_29_6
    SLICE_X50Y55         LUT6 (Prop_lut6_I5_O)        0.068     1.309 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.170     1.479    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X50Y49         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.887    -0.479    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X50Y49         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.315    -0.164    
                         clock uncertainty            0.215     0.050    
    SLICE_X50Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.165    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.165    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 core/register/register_reg[6][12]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.996ns  (logic 0.289ns (29.019%)  route 0.707ns (70.982%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns = ( 49.519 - 50.000 ) 
    Source Clock Delay      (SCD):    0.499ns = ( 50.499 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414    50.414 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    47.923 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    48.854    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.880 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    49.606    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    49.634 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.877    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.903 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.596    50.499    core/register/debug_clk
    SLICE_X49Y57         FDCE                                         r  core/register/register_reg[6][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDCE (Prop_fdce_C_Q)         0.107    50.606 r  core/register/register_reg[6][12]/Q
                         net (fo=3, routed)           0.100    50.707    core/register/register_reg[6]_133[12]
    SLICE_X48Y57         LUT6 (Prop_lut6_I1_O)        0.028    50.735 r  core/register/data_buf_reg_0_3_12_17_i_104/O
                         net (fo=1, routed)           0.000    50.735    core/register/data_buf_reg_0_3_12_17_i_104_n_0
    SLICE_X48Y57         MUXF7 (Prop_muxf7_I1_O)      0.059    50.794 r  core/register/data_buf_reg_0_3_12_17_i_36/O
                         net (fo=2, routed)           0.161    50.954    core/register/data_buf_reg_0_3_12_17_i_36_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.067    51.021 r  core/register/data_buf_reg_0_3_12_17_i_10/O
                         net (fo=1, routed)           0.295    51.316    vga/U12/Debug_regs[12]
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.028    51.344 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.151    51.495    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X54Y48         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495    50.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    47.608 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    48.604    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.634 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.885    49.519    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X54Y48         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism              0.315    49.834    
                         clock uncertainty            0.215    50.048    
    SLICE_X54Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    50.179    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                        -50.179    
                         arrival time                          51.495    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.342ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.257ns (29.263%)  route 0.621ns (70.737%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.651     0.554    core/reg_IF_ID/debug_clk
    SLICE_X44Y39         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDCE (Prop_fdce_C_Q)         0.118     0.672 r  core/reg_IF_ID/PCurrent_ID_reg[11]/Q
                         net (fo=4, routed)           0.138     0.810    core/U1_3/code_wb_reg[31]_i_5_1[10]
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.028     0.838 r  core/U1_3/data_buf_reg_0_3_6_11_i_75/O
                         net (fo=1, routed)           0.000     0.838    core/U1_3/data_buf_reg_0_3_6_11_i_75_n_0
    SLICE_X44Y41         MUXF7 (Prop_muxf7_I0_O)      0.043     0.881 r  core/U1_3/data_buf_reg_0_3_6_11_i_21/O
                         net (fo=2, routed)           0.105     0.986    vga/U12/data_buf_reg_0_3_6_11_10
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.068     1.054 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.378     1.432    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X46Y51         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.821    -0.545    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X46Y51         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism              0.315    -0.230    
                         clock uncertainty            0.215    -0.016    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.090    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.289ns (30.623%)  route 0.655ns (69.377%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.653     0.556    core/reg_IF_ID/debug_clk
    SLICE_X44Y45         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDCE (Prop_fdce_C_Q)         0.107     0.663 r  core/reg_IF_ID/PCurrent_ID_reg[29]/Q
                         net (fo=4, routed)           0.426     1.089    core/U1_3/code_wb_reg[31]_i_5_1[25]
    SLICE_X53Y49         LUT6 (Prop_lut6_I0_O)        0.064     1.153 r  core/U1_3/data_buf_reg_0_3_24_29_i_73/O
                         net (fo=1, routed)           0.000     1.153    core/U1_3/data_buf_reg_0_3_24_29_i_73_n_0
    SLICE_X53Y49         MUXF7 (Prop_muxf7_I0_O)      0.050     1.203 r  core/U1_3/data_buf_reg_0_3_24_29_i_21/O
                         net (fo=2, routed)           0.133     1.336    vga/U12/data_buf_reg_0_3_24_29_10
    SLICE_X52Y48         LUT6 (Prop_lut6_I5_O)        0.068     1.404 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.096     1.500    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X50Y49         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.887    -0.479    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X50Y49         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism              0.315    -0.164    
                         clock uncertainty            0.215     0.050    
    SLICE_X50Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.156    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  1.343    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.361ns  (logic 1.846ns (54.929%)  route 1.515ns (45.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 38.599 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.924ns = ( 28.076 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.473    28.076    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.876 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.892    30.768    vga/U12/DO[0]
    SLICE_X20Y69         LUT4 (Prop_lut4_I1_O)        0.046    30.814 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.623    31.437    vga/U12/G[1]_i_1_n_0
    SLICE_X20Y71         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.309    38.599    vga/U12/CLK_OUT3
    SLICE_X20Y71         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.820    37.779    
                         clock uncertainty           -0.201    37.578    
    SLICE_X20Y71         FDRE (Setup_fdre_C_D)       -0.099    37.479    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.479    
                         arrival time                         -31.437    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.314ns  (logic 1.853ns (55.918%)  route 1.461ns (44.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.924ns = ( 28.076 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.473    28.076    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.876 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.806    30.682    vga/U12/DO[0]
    SLICE_X20Y69         LUT5 (Prop_lut5_I3_O)        0.053    30.735 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.655    31.390    vga/U12/G[3]_i_1_n_0
    SLICE_X20Y69         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.312    38.602    vga/U12/CLK_OUT3
    SLICE_X20Y69         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.820    37.782    
                         clock uncertainty           -0.201    37.581    
    SLICE_X20Y69         FDRE (Setup_fdre_C_D)       -0.095    37.486    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.486    
                         arrival time                         -31.390    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.250ns  (logic 1.846ns (56.793%)  route 1.404ns (43.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 38.599 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.924ns = ( 28.076 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.473    28.076    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.876 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.892    30.768    vga/U12/DO[0]
    SLICE_X20Y69         LUT4 (Prop_lut4_I1_O)        0.046    30.814 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.512    31.326    vga/U12/G[1]_i_1_n_0
    SLICE_X20Y71         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.309    38.599    vga/U12/CLK_OUT3
    SLICE_X20Y71         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.820    37.779    
                         clock uncertainty           -0.201    37.578    
    SLICE_X20Y71         FDRE (Setup_fdre_C_D)       -0.091    37.487    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.487    
                         arrival time                         -31.326    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.304ns  (logic 1.843ns (55.783%)  route 1.461ns (44.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.924ns = ( 28.076 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.473    28.076    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.876 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.892    30.768    vga/U12/DO[0]
    SLICE_X20Y69         LUT4 (Prop_lut4_I0_O)        0.043    30.811 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.569    31.380    vga/U12/B[3]_i_1_n_0
    SLICE_X20Y69         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.312    38.602    vga/U12/CLK_OUT3
    SLICE_X20Y69         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.820    37.782    
                         clock uncertainty           -0.201    37.581    
    SLICE_X20Y69         FDRE (Setup_fdre_C_D)       -0.010    37.571    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.571    
                         arrival time                         -31.380    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.299ns  (logic 1.843ns (55.868%)  route 1.456ns (44.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 38.601 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.924ns = ( 28.076 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.473    28.076    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.876 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.805    30.681    vga/U12/DO[0]
    SLICE_X20Y69         LUT4 (Prop_lut4_I0_O)        0.043    30.724 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.651    31.375    vga/U12/B[1]_i_1_n_0
    SLICE_X20Y70         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.601    vga/U12/CLK_OUT3
    SLICE_X20Y70         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.820    37.781    
                         clock uncertainty           -0.201    37.580    
    SLICE_X20Y70         FDRE (Setup_fdre_C_D)       -0.002    37.578    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.578    
                         arrival time                         -31.375    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.203ns  (logic 1.853ns (57.845%)  route 1.350ns (42.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.924ns = ( 28.076 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.473    28.076    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.876 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.806    30.682    vga/U12/DO[0]
    SLICE_X20Y69         LUT5 (Prop_lut5_I3_O)        0.053    30.735 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.545    31.279    vga/U12/G[3]_i_1_n_0
    SLICE_X20Y69         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.312    38.602    vga/U12/CLK_OUT3
    SLICE_X20Y69         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.820    37.782    
                         clock uncertainty           -0.201    37.581    
    SLICE_X20Y69         FDRE (Setup_fdre_C_D)       -0.095    37.486    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.486    
                         arrival time                         -31.279    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.259ns  (logic 1.843ns (56.552%)  route 1.416ns (43.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.924ns = ( 28.076 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.473    28.076    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.876 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.806    30.682    vga/U12/DO[0]
    SLICE_X20Y69         LUT5 (Prop_lut5_I3_O)        0.043    30.725 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.610    31.335    vga/U12/B[2]_i_1_n_0
    SLICE_X20Y69         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.312    38.602    vga/U12/CLK_OUT3
    SLICE_X20Y69         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.820    37.782    
                         clock uncertainty           -0.201    37.581    
    SLICE_X20Y69         FDRE (Setup_fdre_C_D)       -0.002    37.579    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.579    
                         arrival time                         -31.335    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.128ns  (logic 1.843ns (58.928%)  route 1.285ns (41.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.924ns = ( 28.076 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.473    28.076    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.876 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.805    30.681    vga/U12/DO[0]
    SLICE_X20Y69         LUT4 (Prop_lut4_I0_O)        0.043    30.724 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.480    31.203    vga/U12/B[1]_i_1_n_0
    SLICE_X21Y69         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.312    38.602    vga/U12/CLK_OUT3
    SLICE_X21Y69         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.820    37.782    
                         clock uncertainty           -0.201    37.581    
    SLICE_X21Y69         FDRE (Setup_fdre_C_D)       -0.022    37.559    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.559    
                         arrival time                         -31.203    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.053ns  (logic 1.851ns (60.620%)  route 1.202ns (39.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 38.598 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.924ns = ( 28.076 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.473    28.076    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.876 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.805    30.681    vga/U12/DO[0]
    SLICE_X20Y69         LUT2 (Prop_lut2_I1_O)        0.051    30.732 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.398    31.129    vga/U12/R[3]_i_1_n_0
    SLICE_X20Y72         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.308    38.598    vga/U12/CLK_OUT3
    SLICE_X20Y72         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.820    37.778    
                         clock uncertainty           -0.201    37.577    
    SLICE_X20Y72         FDRE (Setup_fdre_C_D)       -0.091    37.486    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.486    
                         arrival time                         -31.129    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.943ns  (logic 1.851ns (62.893%)  route 1.092ns (37.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 38.598 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.924ns = ( 28.076 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.473    28.076    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.876 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.805    30.681    vga/U12/DO[0]
    SLICE_X20Y69         LUT2 (Prop_lut2_I1_O)        0.051    30.732 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.287    31.019    vga/U12/R[3]_i_1_n_0
    SLICE_X20Y72         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.308    38.598    vga/U12/CLK_OUT3
    SLICE_X20Y72         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.820    37.778    
                         clock uncertainty           -0.201    37.577    
    SLICE_X20Y72         FDRE (Setup_fdre_C_D)       -0.091    37.486    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.486    
                         arrival time                         -31.019    
  -------------------------------------------------------------------
                         slack                                  6.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.146ns (19.050%)  route 0.620ns (80.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.625    -0.495    vga/CLK_OUT1
    SLICE_X20Y68         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.118    -0.377 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.388     0.011    vga/U12/flag
    SLICE_X20Y69         LUT4 (Prop_lut4_I1_O)        0.028     0.039 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.233     0.271    vga/U12/B[1]_i_1_n_0
    SLICE_X21Y69         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.842    -0.524    vga/U12/CLK_OUT3
    SLICE_X21Y69         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.315    -0.209    
                         clock uncertainty            0.201    -0.008    
    SLICE_X21Y69         FDRE (Hold_fdre_C_D)         0.040     0.032    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.146ns (18.558%)  route 0.641ns (81.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.625    -0.495    vga/CLK_OUT1
    SLICE_X20Y68         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.118    -0.377 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.354    -0.024    vga/U12/flag
    SLICE_X20Y69         LUT4 (Prop_lut4_I2_O)        0.028     0.004 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.287     0.291    vga/U12/B[3]_i_1_n_0
    SLICE_X20Y69         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.842    -0.524    vga/U12/CLK_OUT3
    SLICE_X20Y69         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.315    -0.209    
                         clock uncertainty            0.201    -0.008    
    SLICE_X20Y69         FDRE (Hold_fdre_C_D)         0.032     0.024    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.144ns (18.794%)  route 0.622ns (81.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.625    -0.495    vga/CLK_OUT1
    SLICE_X20Y68         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.118    -0.377 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.354    -0.024    vga/U12/flag
    SLICE_X20Y69         LUT4 (Prop_lut4_I0_O)        0.026     0.002 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.268     0.271    vga/U12/G[1]_i_1_n_0
    SLICE_X20Y71         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.840    -0.526    vga/U12/CLK_OUT3
    SLICE_X20Y71         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.315    -0.211    
                         clock uncertainty            0.201    -0.010    
    SLICE_X20Y71         FDRE (Hold_fdre_C_D)        -0.003    -0.013    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.144ns (17.592%)  route 0.675ns (82.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.625    -0.495    vga/CLK_OUT1
    SLICE_X20Y68         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.118    -0.377 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.354    -0.024    vga/U12/flag
    SLICE_X20Y69         LUT4 (Prop_lut4_I0_O)        0.026     0.002 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.321     0.323    vga/U12/G[1]_i_1_n_0
    SLICE_X20Y71         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.840    -0.526    vga/U12/CLK_OUT3
    SLICE_X20Y71         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.315    -0.211    
                         clock uncertainty            0.201    -0.010    
    SLICE_X20Y71         FDRE (Hold_fdre_C_D)        -0.008    -0.018    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.146ns (16.884%)  route 0.719ns (83.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.625    -0.495    vga/CLK_OUT1
    SLICE_X20Y68         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.118    -0.377 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.388     0.011    vga/U12/flag
    SLICE_X20Y69         LUT4 (Prop_lut4_I1_O)        0.028     0.039 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.331     0.369    vga/U12/B[1]_i_1_n_0
    SLICE_X20Y70         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.841    -0.525    vga/U12/CLK_OUT3
    SLICE_X20Y70         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.315    -0.210    
                         clock uncertainty            0.201    -0.009    
    SLICE_X20Y70         FDRE (Hold_fdre_C_D)         0.037     0.028    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.148ns (17.495%)  route 0.698ns (82.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.625    -0.495    vga/CLK_OUT1
    SLICE_X20Y68         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.118    -0.377 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.420     0.043    vga/U12/flag
    SLICE_X20Y69         LUT5 (Prop_lut5_I0_O)        0.030     0.073 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.278     0.351    vga/U12/G[3]_i_1_n_0
    SLICE_X20Y69         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.842    -0.524    vga/U12/CLK_OUT3
    SLICE_X20Y69         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.315    -0.209    
                         clock uncertainty            0.201    -0.008    
    SLICE_X20Y69         FDRE (Hold_fdre_C_D)        -0.003    -0.011    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.146ns (16.469%)  route 0.741ns (83.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.625    -0.495    vga/CLK_OUT1
    SLICE_X20Y68         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.118    -0.377 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.420     0.043    vga/U12/flag
    SLICE_X20Y69         LUT5 (Prop_lut5_I1_O)        0.028     0.071 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.320     0.391    vga/U12/B[2]_i_1_n_0
    SLICE_X20Y69         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.842    -0.524    vga/U12/CLK_OUT3
    SLICE_X20Y69         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.315    -0.209    
                         clock uncertainty            0.201    -0.008    
    SLICE_X20Y69         FDRE (Hold_fdre_C_D)         0.037     0.029    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.585ns (67.099%)  route 0.287ns (32.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.655    -0.466    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.119 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.287     0.406    vga/U12/DO[0]
    SLICE_X20Y72         FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.839    -0.527    vga/U12/CLK_OUT3
    SLICE_X20Y72         FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.315    -0.212    
                         clock uncertainty            0.201    -0.011    
    SLICE_X20Y72         FDRE (Hold_fdre_C_D)         0.037     0.026    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.148ns (16.475%)  route 0.750ns (83.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.625    -0.495    vga/CLK_OUT1
    SLICE_X20Y68         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.118    -0.377 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.420     0.043    vga/U12/flag
    SLICE_X20Y69         LUT5 (Prop_lut5_I0_O)        0.030     0.073 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.330     0.403    vga/U12/G[3]_i_1_n_0
    SLICE_X20Y69         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.842    -0.524    vga/U12/CLK_OUT3
    SLICE_X20Y69         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.315    -0.209    
                         clock uncertainty            0.201    -0.008    
    SLICE_X20Y69         FDRE (Hold_fdre_C_D)        -0.003    -0.011    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.585ns (63.298%)  route 0.339ns (36.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.655    -0.466    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.119 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.339     0.459    vga/U12/DO[0]
    SLICE_X20Y72         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.839    -0.527    vga/U12/CLK_OUT3
    SLICE_X20Y72         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.315    -0.212    
                         clock uncertainty            0.201    -0.011    
    SLICE_X20Y72         FDRE (Hold_fdre_C_D)         0.032     0.021    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.437    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       12.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.933ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.187ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[22]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.089ns  (logic 0.302ns (4.260%)  route 6.787ns (95.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 118.658 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.831ns = ( 98.169 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.566    98.169    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.259    98.428 f  rst_all_reg/Q
                         net (fo=1322, routed)        6.125   104.553    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.043   104.596 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.662   105.258    DISPLAY/P2S_SEG/buff
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.368   118.658    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
                         clock pessimism             -0.820   117.838    
                         clock uncertainty           -0.215   117.624    
    SLICE_X2Y80          FDSE (Setup_fdse_C_CE)      -0.178   117.446    DISPLAY/P2S_SEG/buff_reg[22]
  -------------------------------------------------------------------
                         required time                        117.446    
                         arrival time                        -105.258    
  -------------------------------------------------------------------
                         slack                                 12.187    

Slack (MET) :             12.187ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[23]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.089ns  (logic 0.302ns (4.260%)  route 6.787ns (95.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 118.658 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.831ns = ( 98.169 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.566    98.169    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.259    98.428 f  rst_all_reg/Q
                         net (fo=1322, routed)        6.125   104.553    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.043   104.596 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.662   105.258    DISPLAY/P2S_SEG/buff
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.368   118.658    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
                         clock pessimism             -0.820   117.838    
                         clock uncertainty           -0.215   117.624    
    SLICE_X2Y80          FDSE (Setup_fdse_C_CE)      -0.178   117.446    DISPLAY/P2S_SEG/buff_reg[23]
  -------------------------------------------------------------------
                         required time                        117.446    
                         arrival time                        -105.258    
  -------------------------------------------------------------------
                         slack                                 12.187    

Slack (MET) :             12.187ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[30]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.089ns  (logic 0.302ns (4.260%)  route 6.787ns (95.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 118.658 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.831ns = ( 98.169 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.566    98.169    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.259    98.428 f  rst_all_reg/Q
                         net (fo=1322, routed)        6.125   104.553    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.043   104.596 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.662   105.258    DISPLAY/P2S_SEG/buff
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.368   118.658    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/C
                         clock pessimism             -0.820   117.838    
                         clock uncertainty           -0.215   117.624    
    SLICE_X2Y80          FDSE (Setup_fdse_C_CE)      -0.178   117.446    DISPLAY/P2S_SEG/buff_reg[30]
  -------------------------------------------------------------------
                         required time                        117.446    
                         arrival time                        -105.258    
  -------------------------------------------------------------------
                         slack                                 12.187    

Slack (MET) :             12.187ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[31]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.089ns  (logic 0.302ns (4.260%)  route 6.787ns (95.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 118.658 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.831ns = ( 98.169 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.566    98.169    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.259    98.428 f  rst_all_reg/Q
                         net (fo=1322, routed)        6.125   104.553    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.043   104.596 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.662   105.258    DISPLAY/P2S_SEG/buff
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.368   118.658    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
                         clock pessimism             -0.820   117.838    
                         clock uncertainty           -0.215   117.624    
    SLICE_X2Y80          FDSE (Setup_fdse_C_CE)      -0.178   117.446    DISPLAY/P2S_SEG/buff_reg[31]
  -------------------------------------------------------------------
                         required time                        117.446    
                         arrival time                        -105.258    
  -------------------------------------------------------------------
                         slack                                 12.187    

Slack (MET) :             12.187ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[46]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.089ns  (logic 0.302ns (4.260%)  route 6.787ns (95.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 118.658 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.831ns = ( 98.169 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.566    98.169    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.259    98.428 f  rst_all_reg/Q
                         net (fo=1322, routed)        6.125   104.553    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.043   104.596 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.662   105.258    DISPLAY/P2S_SEG/buff
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.368   118.658    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[46]/C
                         clock pessimism             -0.820   117.838    
                         clock uncertainty           -0.215   117.624    
    SLICE_X2Y80          FDSE (Setup_fdse_C_CE)      -0.178   117.446    DISPLAY/P2S_SEG/buff_reg[46]
  -------------------------------------------------------------------
                         required time                        117.446    
                         arrival time                        -105.258    
  -------------------------------------------------------------------
                         slack                                 12.187    

Slack (MET) :             12.187ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[47]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.089ns  (logic 0.302ns (4.260%)  route 6.787ns (95.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 118.658 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.831ns = ( 98.169 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.566    98.169    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.259    98.428 f  rst_all_reg/Q
                         net (fo=1322, routed)        6.125   104.553    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.043   104.596 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.662   105.258    DISPLAY/P2S_SEG/buff
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.368   118.658    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
                         clock pessimism             -0.820   117.838    
                         clock uncertainty           -0.215   117.624    
    SLICE_X2Y80          FDSE (Setup_fdse_C_CE)      -0.178   117.446    DISPLAY/P2S_SEG/buff_reg[47]
  -------------------------------------------------------------------
                         required time                        117.446    
                         arrival time                        -105.258    
  -------------------------------------------------------------------
                         slack                                 12.187    

Slack (MET) :             12.187ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[54]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.089ns  (logic 0.302ns (4.260%)  route 6.787ns (95.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 118.658 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.831ns = ( 98.169 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.566    98.169    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.259    98.428 f  rst_all_reg/Q
                         net (fo=1322, routed)        6.125   104.553    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.043   104.596 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.662   105.258    DISPLAY/P2S_SEG/buff
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.368   118.658    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/C
                         clock pessimism             -0.820   117.838    
                         clock uncertainty           -0.215   117.624    
    SLICE_X2Y80          FDSE (Setup_fdse_C_CE)      -0.178   117.446    DISPLAY/P2S_SEG/buff_reg[54]
  -------------------------------------------------------------------
                         required time                        117.446    
                         arrival time                        -105.258    
  -------------------------------------------------------------------
                         slack                                 12.187    

Slack (MET) :             12.187ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[55]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.089ns  (logic 0.302ns (4.260%)  route 6.787ns (95.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 118.658 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.831ns = ( 98.169 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.566    98.169    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.259    98.428 f  rst_all_reg/Q
                         net (fo=1322, routed)        6.125   104.553    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.043   104.596 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.662   105.258    DISPLAY/P2S_SEG/buff
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.368   118.658    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
                         clock pessimism             -0.820   117.838    
                         clock uncertainty           -0.215   117.624    
    SLICE_X2Y80          FDSE (Setup_fdse_C_CE)      -0.178   117.446    DISPLAY/P2S_SEG/buff_reg[55]
  -------------------------------------------------------------------
                         required time                        117.446    
                         arrival time                        -105.258    
  -------------------------------------------------------------------
                         slack                                 12.187    

Slack (MET) :             12.232ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.825ns  (logic 0.308ns (4.513%)  route 6.517ns (95.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 118.658 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.831ns = ( 98.169 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.566    98.169    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.259    98.428 f  rst_all_reg/Q
                         net (fo=1322, routed)        5.967   104.395    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.049   104.444 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.550   104.994    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.368   118.658    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
                         clock pessimism             -0.820   117.838    
                         clock uncertainty           -0.215   117.624    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.397   117.227    DISPLAY/P2S_SEG/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.227    
                         arrival time                        -104.994    
  -------------------------------------------------------------------
                         slack                                 12.232    

Slack (MET) :             12.232ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.825ns  (logic 0.308ns (4.513%)  route 6.517ns (95.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 118.658 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.831ns = ( 98.169 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.566    98.169    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.259    98.428 f  rst_all_reg/Q
                         net (fo=1322, routed)        5.967   104.395    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.049   104.444 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.550   104.994    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.368   118.658    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/C
                         clock pessimism             -0.820   117.838    
                         clock uncertainty           -0.215   117.624    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.397   117.227    DISPLAY/P2S_SEG/buff_reg[21]
  -------------------------------------------------------------------
                         required time                        117.227    
                         arrival time                        -104.994    
  -------------------------------------------------------------------
                         slack                                 12.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.933ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.146ns (4.127%)  route 3.392ns (95.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.486ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.646    -0.474    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.356 f  rst_all_reg/Q
                         net (fo=1322, routed)        3.392     3.036    DISPLAY/P2S_LED/rst_all
    SLICE_X6Y87          LUT4 (Prop_lut4_I2_O)        0.028     3.064 r  DISPLAY/P2S_LED/s_clk_i_1__0/O
                         net (fo=1, routed)           0.000     3.064    DISPLAY/P2S_LED/s_clk_i_1__0_n_0
    SLICE_X6Y87          FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.880    -0.486    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y87          FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
                         clock pessimism              0.315    -0.171    
                         clock uncertainty            0.215     0.043    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.087     0.130    DISPLAY/P2S_LED/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           3.064    
  -------------------------------------------------------------------
                         slack                                  2.933    

Slack (MET) :             2.959ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.118ns (3.409%)  route 3.343ns (96.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.646    -0.474    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.356 r  rst_all_reg/Q
                         net (fo=1322, routed)        3.343     2.987    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y86          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.487    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y86          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.315    -0.172    
                         clock uncertainty            0.215     0.042    
    SLICE_X5Y86          FDSE (Hold_fdse_C_S)        -0.014     0.028    DISPLAY/P2S_LED/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.959ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.118ns (3.409%)  route 3.343ns (96.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.646    -0.474    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.356 r  rst_all_reg/Q
                         net (fo=1322, routed)        3.343     2.987    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y86          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.487    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y86          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.315    -0.172    
                         clock uncertainty            0.215     0.042    
    SLICE_X5Y86          FDRE (Hold_fdre_C_R)        -0.014     0.028    DISPLAY/P2S_LED/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.959ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.118ns (3.409%)  route 3.343ns (96.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.646    -0.474    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.356 r  rst_all_reg/Q
                         net (fo=1322, routed)        3.343     2.987    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y86          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.879    -0.487    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y86          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.315    -0.172    
                         clock uncertainty            0.215     0.042    
    SLICE_X5Y86          FDRE (Hold_fdre_C_R)        -0.014     0.028    DISPLAY/P2S_LED/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.975ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.118ns (3.383%)  route 3.370ns (96.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.646    -0.474    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.356 r  rst_all_reg/Q
                         net (fo=1322, routed)        3.370     3.014    DISPLAY/rst_all
    SLICE_X2Y76          FDRE                                         r  DISPLAY/clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.870    -0.496    DISPLAY/CLK_OUT3
    SLICE_X2Y76          FDRE                                         r  DISPLAY/clk_count_reg[12]/C
                         clock pessimism              0.315    -0.181    
                         clock uncertainty            0.215     0.033    
    SLICE_X2Y76          FDRE (Hold_fdre_C_R)         0.006     0.039    DISPLAY/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.975ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.118ns (3.383%)  route 3.370ns (96.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.646    -0.474    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.356 r  rst_all_reg/Q
                         net (fo=1322, routed)        3.370     3.014    DISPLAY/rst_all
    SLICE_X2Y76          FDRE                                         r  DISPLAY/clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.870    -0.496    DISPLAY/CLK_OUT3
    SLICE_X2Y76          FDRE                                         r  DISPLAY/clk_count_reg[13]/C
                         clock pessimism              0.315    -0.181    
                         clock uncertainty            0.215     0.033    
    SLICE_X2Y76          FDRE (Hold_fdre_C_R)         0.006     0.039    DISPLAY/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.975ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.118ns (3.383%)  route 3.370ns (96.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.646    -0.474    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.356 r  rst_all_reg/Q
                         net (fo=1322, routed)        3.370     3.014    DISPLAY/rst_all
    SLICE_X2Y76          FDRE                                         r  DISPLAY/clk_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.870    -0.496    DISPLAY/CLK_OUT3
    SLICE_X2Y76          FDRE                                         r  DISPLAY/clk_count_reg[14]/C
                         clock pessimism              0.315    -0.181    
                         clock uncertainty            0.215     0.033    
    SLICE_X2Y76          FDRE (Hold_fdre_C_R)         0.006     0.039    DISPLAY/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.975ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.118ns (3.383%)  route 3.370ns (96.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.646    -0.474    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.356 r  rst_all_reg/Q
                         net (fo=1322, routed)        3.370     3.014    DISPLAY/rst_all
    SLICE_X2Y76          FDRE                                         r  DISPLAY/clk_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.870    -0.496    DISPLAY/CLK_OUT3
    SLICE_X2Y76          FDRE                                         r  DISPLAY/clk_count_reg[15]/C
                         clock pessimism              0.315    -0.181    
                         clock uncertainty            0.215     0.033    
    SLICE_X2Y76          FDRE (Hold_fdre_C_R)         0.006     0.039    DISPLAY/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             3.009ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.118ns (3.358%)  route 3.396ns (96.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.646    -0.474    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.356 r  rst_all_reg/Q
                         net (fo=1322, routed)        3.396     3.040    DISPLAY/P2S_LED/rst_all
    SLICE_X1Y87          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.881    -0.485    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X1Y87          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/C
                         clock pessimism              0.315    -0.170    
                         clock uncertainty            0.215     0.044    
    SLICE_X1Y87          FDRE (Hold_fdre_C_R)        -0.014     0.030    DISPLAY/P2S_LED/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.009ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.118ns (3.358%)  route 3.396ns (96.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.646    -0.474    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.356 r  rst_all_reg/Q
                         net (fo=1322, routed)        3.396     3.040    DISPLAY/P2S_LED/rst_all
    SLICE_X1Y87          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.881    -0.485    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X1Y87          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/C
                         clock pessimism              0.315    -0.170    
                         clock uncertainty            0.215     0.044    
    SLICE_X1Y87          FDRE (Hold_fdre_C_R)        -0.014     0.030    DISPLAY/P2S_LED/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  3.009    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       46.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.124ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[3][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 0.259ns (4.731%)  route 5.215ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        1.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.700ns = ( 50.700 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.831ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.566    -1.831    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.259    -1.572 f  rst_all_reg/Q
                         net (fo=1322, routed)        5.215     3.644    core/register/rst_all
    SLICE_X44Y37         FDCE                                         f  core/register/register_reg[3][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.438    50.700    core/register/debug_clk
    SLICE_X44Y37         FDCE                                         r  core/register/register_reg[3][8]/C  (IS_INVERTED)
                         clock pessimism             -0.687    50.014    
                         clock uncertainty           -0.095    49.919    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.151    49.768    core/register/register_reg[3][8]
  -------------------------------------------------------------------
                         required time                         49.768    
                         arrival time                          -3.644    
  -------------------------------------------------------------------
                         slack                                 46.124    

Slack (MET) :             46.157ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[23][27]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 0.259ns (4.810%)  route 5.125ns (95.190%))
  Logic Levels:           0  
  Clock Path Skew:        1.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.700ns = ( 50.700 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.831ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.566    -1.831    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.259    -1.572 f  rst_all_reg/Q
                         net (fo=1322, routed)        5.125     3.554    core/register/rst_all
    SLICE_X45Y36         FDCE                                         f  core/register/register_reg[23][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.438    50.700    core/register/debug_clk
    SLICE_X45Y36         FDCE                                         r  core/register/register_reg[23][27]/C  (IS_INVERTED)
                         clock pessimism             -0.687    50.014    
                         clock uncertainty           -0.095    49.919    
    SLICE_X45Y36         FDCE (Recov_fdce_C_CLR)     -0.208    49.711    core/register/register_reg[23][27]
  -------------------------------------------------------------------
                         required time                         49.711    
                         arrival time                          -3.554    
  -------------------------------------------------------------------
                         slack                                 46.157    

Slack (MET) :             46.214ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][27]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 0.259ns (4.810%)  route 5.125ns (95.190%))
  Logic Levels:           0  
  Clock Path Skew:        1.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.700ns = ( 50.700 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.831ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.566    -1.831    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.259    -1.572 f  rst_all_reg/Q
                         net (fo=1322, routed)        5.125     3.554    core/register/rst_all
    SLICE_X44Y36         FDCE                                         f  core/register/register_reg[24][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.438    50.700    core/register/debug_clk
    SLICE_X44Y36         FDCE                                         r  core/register/register_reg[24][27]/C  (IS_INVERTED)
                         clock pessimism             -0.687    50.014    
                         clock uncertainty           -0.095    49.919    
    SLICE_X44Y36         FDCE (Recov_fdce_C_CLR)     -0.151    49.768    core/register/register_reg[24][27]
  -------------------------------------------------------------------
                         required time                         49.768    
                         arrival time                          -3.554    
  -------------------------------------------------------------------
                         slack                                 46.214    

Slack (MET) :             46.318ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 0.259ns (4.964%)  route 4.959ns (95.036%))
  Logic Levels:           0  
  Clock Path Skew:        1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.694ns = ( 50.694 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.831ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.566    -1.831    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.259    -1.572 f  rst_all_reg/Q
                         net (fo=1322, routed)        4.959     3.387    core/register/rst_all
    SLICE_X51Y36         FDCE                                         f  core/register/register_reg[6][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.432    50.694    core/register/debug_clk
    SLICE_X51Y36         FDCE                                         r  core/register/register_reg[6][19]/C  (IS_INVERTED)
                         clock pessimism             -0.687    50.008    
                         clock uncertainty           -0.095    49.913    
    SLICE_X51Y36         FDCE (Recov_fdce_C_CLR)     -0.208    49.705    core/register/register_reg[6][19]
  -------------------------------------------------------------------
                         required time                         49.705    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                 46.318    

Slack (MET) :             46.318ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][27]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 0.259ns (4.964%)  route 4.959ns (95.036%))
  Logic Levels:           0  
  Clock Path Skew:        1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.694ns = ( 50.694 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.831ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.566    -1.831    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.259    -1.572 f  rst_all_reg/Q
                         net (fo=1322, routed)        4.959     3.387    core/register/rst_all
    SLICE_X51Y36         FDCE                                         f  core/register/register_reg[6][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.432    50.694    core/register/debug_clk
    SLICE_X51Y36         FDCE                                         r  core/register/register_reg[6][27]/C  (IS_INVERTED)
                         clock pessimism             -0.687    50.008    
                         clock uncertainty           -0.095    49.913    
    SLICE_X51Y36         FDCE (Recov_fdce_C_CLR)     -0.208    49.705    core/register/register_reg[6][27]
  -------------------------------------------------------------------
                         required time                         49.705    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                 46.318    

Slack (MET) :             46.342ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][31]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 0.259ns (4.964%)  route 4.959ns (95.036%))
  Logic Levels:           0  
  Clock Path Skew:        1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.694ns = ( 50.694 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.831ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.566    -1.831    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.259    -1.572 f  rst_all_reg/Q
                         net (fo=1322, routed)        4.959     3.387    core/register/rst_all
    SLICE_X50Y36         FDCE                                         f  core/register/register_reg[10][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.432    50.694    core/register/debug_clk
    SLICE_X50Y36         FDCE                                         r  core/register/register_reg[10][31]/C  (IS_INVERTED)
                         clock pessimism             -0.687    50.008    
                         clock uncertainty           -0.095    49.913    
    SLICE_X50Y36         FDCE (Recov_fdce_C_CLR)     -0.184    49.729    core/register/register_reg[10][31]
  -------------------------------------------------------------------
                         required time                         49.729    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                 46.342    

Slack (MET) :             46.342ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][3]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 0.259ns (4.964%)  route 4.959ns (95.036%))
  Logic Levels:           0  
  Clock Path Skew:        1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.694ns = ( 50.694 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.831ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.566    -1.831    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.259    -1.572 f  rst_all_reg/Q
                         net (fo=1322, routed)        4.959     3.387    core/register/rst_all
    SLICE_X50Y36         FDCE                                         f  core/register/register_reg[10][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.432    50.694    core/register/debug_clk
    SLICE_X50Y36         FDCE                                         r  core/register/register_reg[10][3]/C  (IS_INVERTED)
                         clock pessimism             -0.687    50.008    
                         clock uncertainty           -0.095    49.913    
    SLICE_X50Y36         FDCE (Recov_fdce_C_CLR)     -0.184    49.729    core/register/register_reg[10][3]
  -------------------------------------------------------------------
                         required time                         49.729    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                 46.342    

Slack (MET) :             46.375ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 0.259ns (4.964%)  route 4.959ns (95.036%))
  Logic Levels:           0  
  Clock Path Skew:        1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.694ns = ( 50.694 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.831ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.566    -1.831    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.259    -1.572 f  rst_all_reg/Q
                         net (fo=1322, routed)        4.959     3.387    core/register/rst_all
    SLICE_X50Y36         FDCE                                         f  core/register/register_reg[10][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.432    50.694    core/register/debug_clk
    SLICE_X50Y36         FDCE                                         r  core/register/register_reg[10][0]/C  (IS_INVERTED)
                         clock pessimism             -0.687    50.008    
                         clock uncertainty           -0.095    49.913    
    SLICE_X50Y36         FDCE (Recov_fdce_C_CLR)     -0.151    49.762    core/register/register_reg[10][0]
  -------------------------------------------------------------------
                         required time                         49.762    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                 46.375    

Slack (MET) :             46.375ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 0.259ns (4.964%)  route 4.959ns (95.036%))
  Logic Levels:           0  
  Clock Path Skew:        1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.694ns = ( 50.694 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.831ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.566    -1.831    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.259    -1.572 f  rst_all_reg/Q
                         net (fo=1322, routed)        4.959     3.387    core/register/rst_all
    SLICE_X50Y36         FDCE                                         f  core/register/register_reg[10][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.432    50.694    core/register/debug_clk
    SLICE_X50Y36         FDCE                                         r  core/register/register_reg[10][19]/C  (IS_INVERTED)
                         clock pessimism             -0.687    50.008    
                         clock uncertainty           -0.095    49.913    
    SLICE_X50Y36         FDCE (Recov_fdce_C_CLR)     -0.151    49.762    core/register/register_reg[10][19]
  -------------------------------------------------------------------
                         required time                         49.762    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                 46.375    

Slack (MET) :             46.375ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][21]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 0.259ns (4.964%)  route 4.959ns (95.036%))
  Logic Levels:           0  
  Clock Path Skew:        1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.694ns = ( 50.694 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.831ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.566    -1.831    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.259    -1.572 f  rst_all_reg/Q
                         net (fo=1322, routed)        4.959     3.387    core/register/rst_all
    SLICE_X50Y36         FDCE                                         f  core/register/register_reg[10][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.432    50.694    core/register/debug_clk
    SLICE_X50Y36         FDCE                                         r  core/register/register_reg[10][21]/C  (IS_INVERTED)
                         clock pessimism             -0.687    50.008    
                         clock uncertainty           -0.095    49.913    
    SLICE_X50Y36         FDCE (Recov_fdce_C_CLR)     -0.151    49.762    core/register/register_reg[10][21]
  -------------------------------------------------------------------
                         required time                         49.762    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                 46.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/rd_WB_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.118ns (7.230%)  route 1.514ns (92.770%))
  Logic Levels:           0  
  Clock Path Skew:        1.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.646    -0.474    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.356 f  rst_all_reg/Q
                         net (fo=1322, routed)        1.514     1.158    core/reg_MEM_WB/rst_all
    SLICE_X57Y30         FDCE                                         f  core/reg_MEM_WB/rd_WB_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.874     0.825    core/reg_MEM_WB/debug_clk
    SLICE_X57Y30         FDCE                                         r  core/reg_MEM_WB/rd_WB_reg[1]/C
                         clock pessimism              0.246     1.070    
    SLICE_X57Y30         FDCE (Remov_fdce_C_CLR)     -0.069     1.001    core/reg_MEM_WB/rd_WB_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[14]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.118ns (7.147%)  route 1.533ns (92.853%))
  Logic Levels:           0  
  Clock Path Skew:        1.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.646    -0.474    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.356 f  rst_all_reg/Q
                         net (fo=1322, routed)        1.533     1.177    core/reg_EXE_MEM/rst_all
    SLICE_X60Y43         FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.885     0.836    core/reg_EXE_MEM/debug_clk
    SLICE_X60Y43         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[14]/C
                         clock pessimism              0.246     1.081    
    SLICE_X60Y43         FDCE (Remov_fdce_C_CLR)     -0.069     1.012    core/reg_EXE_MEM/IR_MEM_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[15]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.118ns (7.147%)  route 1.533ns (92.853%))
  Logic Levels:           0  
  Clock Path Skew:        1.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.646    -0.474    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.356 f  rst_all_reg/Q
                         net (fo=1322, routed)        1.533     1.177    core/reg_EXE_MEM/rst_all
    SLICE_X60Y43         FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.885     0.836    core/reg_EXE_MEM/debug_clk
    SLICE_X60Y43         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[15]/C
                         clock pessimism              0.246     1.081    
    SLICE_X60Y43         FDCE (Remov_fdce_C_CLR)     -0.069     1.012    core/reg_EXE_MEM/IR_MEM_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[14]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.118ns (7.147%)  route 1.533ns (92.853%))
  Logic Levels:           0  
  Clock Path Skew:        1.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.646    -0.474    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.356 f  rst_all_reg/Q
                         net (fo=1322, routed)        1.533     1.177    core/reg_ID_EX/rst_all
    SLICE_X60Y43         FDCE                                         f  core/reg_ID_EX/IR_EX_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.885     0.836    core/reg_ID_EX/debug_clk
    SLICE_X60Y43         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[14]/C
                         clock pessimism              0.246     1.081    
    SLICE_X60Y43         FDCE (Remov_fdce_C_CLR)     -0.069     1.012    core/reg_ID_EX/IR_EX_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[15]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.118ns (7.147%)  route 1.533ns (92.853%))
  Logic Levels:           0  
  Clock Path Skew:        1.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.646    -0.474    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.356 f  rst_all_reg/Q
                         net (fo=1322, routed)        1.533     1.177    core/reg_ID_EX/rst_all
    SLICE_X60Y43         FDCE                                         f  core/reg_ID_EX/IR_EX_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.885     0.836    core/reg_ID_EX/debug_clk
    SLICE_X60Y43         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[15]/C
                         clock pessimism              0.246     1.081    
    SLICE_X60Y43         FDCE (Remov_fdce_C_CLR)     -0.069     1.012    core/reg_ID_EX/IR_EX_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[17]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.118ns (7.147%)  route 1.533ns (92.853%))
  Logic Levels:           0  
  Clock Path Skew:        1.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.646    -0.474    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.356 f  rst_all_reg/Q
                         net (fo=1322, routed)        1.533     1.177    core/reg_MEM_WB/rst_all
    SLICE_X60Y43         FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.885     0.836    core/reg_MEM_WB/debug_clk
    SLICE_X60Y43         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[17]/C
                         clock pessimism              0.246     1.081    
    SLICE_X60Y43         FDCE (Remov_fdce_C_CLR)     -0.069     1.012    core/reg_MEM_WB/IR_WB_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[11]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.118ns (7.147%)  route 1.533ns (92.853%))
  Logic Levels:           0  
  Clock Path Skew:        1.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.646    -0.474    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.356 f  rst_all_reg/Q
                         net (fo=1322, routed)        1.533     1.177    core/reg_MEM_WB/rst_all
    SLICE_X60Y43         FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.885     0.836    core/reg_MEM_WB/debug_clk
    SLICE_X60Y43         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[11]/C
                         clock pessimism              0.246     1.081    
    SLICE_X60Y43         FDCE (Remov_fdce_C_CLR)     -0.069     1.012    core/reg_MEM_WB/PCurrent_WB_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[17]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.118ns (7.010%)  route 1.565ns (92.990%))
  Logic Levels:           0  
  Clock Path Skew:        1.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.646    -0.474    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.356 f  rst_all_reg/Q
                         net (fo=1322, routed)        1.565     1.209    core/reg_EXE_MEM/rst_all
    SLICE_X61Y45         FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.885     0.836    core/reg_EXE_MEM/debug_clk
    SLICE_X61Y45         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[17]/C
                         clock pessimism              0.246     1.081    
    SLICE_X61Y45         FDCE (Remov_fdce_C_CLR)     -0.069     1.012    core/reg_EXE_MEM/IR_MEM_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[17]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.118ns (7.010%)  route 1.565ns (92.990%))
  Logic Levels:           0  
  Clock Path Skew:        1.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.646    -0.474    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.356 f  rst_all_reg/Q
                         net (fo=1322, routed)        1.565     1.209    core/reg_ID_EX/rst_all
    SLICE_X61Y45         FDCE                                         f  core/reg_ID_EX/IR_EX_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.885     0.836    core/reg_ID_EX/debug_clk
    SLICE_X61Y45         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[17]/C
                         clock pessimism              0.246     1.081    
    SLICE_X61Y45         FDCE (Remov_fdce_C_CLR)     -0.069     1.012    core/reg_ID_EX/IR_EX_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[20]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.118ns (7.147%)  route 1.533ns (92.853%))
  Logic Levels:           0  
  Clock Path Skew:        1.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.646    -0.474    clk_cpu
    SLICE_X62Y13         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.356 f  rst_all_reg/Q
                         net (fo=1322, routed)        1.533     1.177    core/reg_EXE_MEM/rst_all
    SLICE_X44Y59         FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.819     0.770    core/reg_EXE_MEM/debug_clk
    SLICE_X44Y59         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[20]/C
                         clock pessimism              0.246     1.015    
    SLICE_X44Y59         FDCE (Remov_fdce_C_CLR)     -0.050     0.965    core/reg_EXE_MEM/IR_MEM_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.212    





