
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.83

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     8    0.08    0.60    1.12    1.32 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.60    0.00    1.32 ^ count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.32   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.30    0.30   library removal time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  1.01   slack (MET)


Startpoint: load_val[5] (input port clocked by core_clock)
Endpoint: count[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v load_val[5] (in)
                                         load_val[5] (net)
                  0.00    0.00    0.20 v _131_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.14    0.11    0.31 ^ _131_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _062_ (net)
                  0.14    0.00    0.31 ^ _132_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.05    0.06    0.36 v _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _005_ (net)
                  0.05    0.00    0.36 v count[5]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.36   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ count[5]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     8    0.08    0.60    1.12    1.32 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.60    0.00    1.32 ^ count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.32   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.06    9.94   library recovery time
                                  9.94   data required time
-----------------------------------------------------------------------------
                                  9.94   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  8.63   slack (MET)


Startpoint: up_down (input port clocked by core_clock)
Endpoint: count[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.04    0.00    0.00    0.20 ^ up_down (in)
                                         up_down (net)
                  0.00    0.00    0.20 ^ _093_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     9    0.08    0.30    0.20    0.40 v _093_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _078_ (net)
                  0.30    0.00    0.40 v _172_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.09    0.68    0.72    1.12 ^ _172_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _082_ (net)
                  0.68    0.00    1.12 ^ _106_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     2    0.03    0.23    0.11    1.23 v _106_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _039_ (net)
                  0.23    0.00    1.23 v _148_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     4    0.04    0.38    0.23    1.46 ^ _148_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _011_ (net)
                  0.38    0.00    1.46 ^ _159_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     1    0.01    0.07    0.22    1.67 ^ _159_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _022_ (net)
                  0.07    0.00    1.67 ^ _160_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     1    0.01    0.07    0.21    1.88 ^ _160_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _023_ (net)
                  0.07    0.00    1.88 ^ _163_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.00    0.06    0.16    2.04 ^ _163_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _007_ (net)
                  0.06    0.00    2.04 ^ count[7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.04   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ count[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                  7.83   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     8    0.08    0.60    1.12    1.32 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.60    0.00    1.32 ^ count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.32   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.06    9.94   library recovery time
                                  9.94   data required time
-----------------------------------------------------------------------------
                                  9.94   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  8.63   slack (MET)


Startpoint: up_down (input port clocked by core_clock)
Endpoint: count[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.04    0.00    0.00    0.20 ^ up_down (in)
                                         up_down (net)
                  0.00    0.00    0.20 ^ _093_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     9    0.08    0.30    0.20    0.40 v _093_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _078_ (net)
                  0.30    0.00    0.40 v _172_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.09    0.68    0.72    1.12 ^ _172_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _082_ (net)
                  0.68    0.00    1.12 ^ _106_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     2    0.03    0.23    0.11    1.23 v _106_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _039_ (net)
                  0.23    0.00    1.23 v _148_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     4    0.04    0.38    0.23    1.46 ^ _148_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _011_ (net)
                  0.38    0.00    1.46 ^ _159_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     1    0.01    0.07    0.22    1.67 ^ _159_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _022_ (net)
                  0.07    0.00    1.67 ^ _160_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     1    0.01    0.07    0.21    1.88 ^ _160_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _023_ (net)
                  0.07    0.00    1.88 ^ _163_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.00    0.06    0.16    2.04 ^ _163_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _007_ (net)
                  0.06    0.00    2.04 ^ count[7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.04   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ count[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                  7.83   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.50e-03   3.69e-04   4.79e-09   1.87e-03  25.8%
Combinational          3.45e-03   1.92e-03   2.01e-08   5.37e-03  74.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.95e-03   2.29e-03   2.49e-08   7.24e-03 100.0%
                          68.4%      31.6%       0.0%
