<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
   <name preferredWidth="199" />
   <description preferredWidth="249" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="499" />
   <clocksource preferredWidth="497" />
   <frequency preferredWidth="483" />
  </columns>
 </clocktable>
 <library expandedCategories="Library,Project/Embedded Processors,Project" />
 <window width="1920" height="1019" x="0" y="0" />
 <hdlexample language="VHDL" />
 <generation synthesis="VHDL" path="qsys" />
</preferences>
