
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118622                       # Number of seconds simulated
sim_ticks                                118622382893                       # Number of ticks simulated
final_tick                               1176481204206                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 132752                       # Simulator instruction rate (inst/s)
host_op_rate                                   170935                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3650245                       # Simulator tick rate (ticks/s)
host_mem_usage                               16943960                       # Number of bytes of host memory used
host_seconds                                 32497.10                       # Real time elapsed on the host
sim_insts                                  4314057458                       # Number of instructions simulated
sim_ops                                    5554896496                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       937600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1040896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1342208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       605568                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3932800                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2525952                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2525952                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7325                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8132                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10486                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4731                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30725                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19734                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19734                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10791                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7904073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15107                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8774870                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11314964                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15107                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      5105006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                33153945                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10791                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15107                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14028                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15107                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              55032                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21294059                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21294059                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21294059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10791                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7904073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15107                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8774870                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14028                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11314964                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15107                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      5105006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               54448004                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142403822                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23179674                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19089219                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1934933                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9355758                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8670573                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438430                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87696                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104499329                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128054187                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23179674                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11109003                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27194661                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6266623                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4540491                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12106780                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574795                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140534206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.551440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113339545     80.65%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783713      1.98%     82.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365045      1.68%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380761      1.69%     86.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2267087      1.61%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1127044      0.80%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778008      0.55%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978079      1.41%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13514924      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140534206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162774                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.899233                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103335915                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5949373                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26846192                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109449                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4293268                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731429                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6458                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154462542                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51115                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4293268                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103850919                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3495967                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1304748                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26430176                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1159120                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153010783                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          810                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400832                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       620486                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        10222                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214084691                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713199861                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713199861                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45825466                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33867                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17845                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3791282                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15187416                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901748                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309999                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1702117                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149140192                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33867                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139192123                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107914                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25201796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57202905                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1823                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140534206                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.990450                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.585877                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83166606     59.18%     59.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23718646     16.88%     76.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11947416      8.50%     84.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7808844      5.56%     90.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6905888      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703827      1.92%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3067394      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119618      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95967      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140534206                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977112     74.74%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157680     12.06%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172581     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114960577     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2011737      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14358757     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7845030      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139192123                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.977447                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1307373                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009393                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420333739                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174376533                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135075517                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140499496                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200846                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2975287                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1120                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          687                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160078                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          595                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4293268                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2838196                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249190                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149174059                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1169553                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15187416                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901748                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17845                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198998                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13085                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          687                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151062                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085893                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236955                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136814785                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14108126                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2377338                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21951617                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19291865                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843491                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.960752                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135082049                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135075517                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81508356                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221147429                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.948539                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368570                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26759555                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1959902                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136240938                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.898569                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.713765                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87143119     63.96%     63.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22504065     16.52%     80.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10808130      7.93%     88.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4814763      3.53%     91.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3769368      2.77%     94.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537222      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563201      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094046      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007024      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136240938                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007024                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282415385                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302656494                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54769                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1869616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.424038                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.424038                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.702228                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.702228                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618247889                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186388081                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145825979                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142403822                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21208378                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18587896                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1653483                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10567151                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10244213                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1476099                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        52003                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111873653                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117883894                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21208378                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11720312                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23981579                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5394134                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1643387                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12751437                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1042411                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141229609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.949174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.318167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117248030     83.02%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1206094      0.85%     83.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2210082      1.56%     85.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1851596      1.31%     86.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3393972      2.40%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3677652      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          801765      0.57%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          627601      0.44%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10212817      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141229609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.148931                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.827814                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111059648                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2638362                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23782069                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23468                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3726061                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2275561                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4935                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133017426                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3726061                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111501034                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1148013                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       738640                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23352841                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       763019                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132084021                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83776                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       444825                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175407919                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    599279353                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    599279353                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141621947                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33785964                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18846                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9426                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2483841                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22002221                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4266128                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        78362                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       949384                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130539405                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18844                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122662077                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        98517                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21538626                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46350936                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141229609                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.868529                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478744                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90182427     63.86%     63.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20777694     14.71%     78.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10432868      7.39%     85.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6862281      4.86%     90.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7142500      5.06%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3694069      2.62%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1650915      1.17%     99.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       408871      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77984      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141229609                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         304919     60.03%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        126297     24.86%     84.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76730     15.11%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96814673     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1027122      0.84%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9420      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20575479     16.77%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4235383      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122662077                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.861368                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             507946                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004141                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387160226                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152097177                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119888941                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123170023                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       228774                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3956918                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          302                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       129229                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3726061                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         739044                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        47738                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130558249                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45771                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22002221                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4266128                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9426                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32124                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          180                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          302                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       801255                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       980865                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1782120                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121343812                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20257798                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1318265                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24493010                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18694732                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4235212                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.852111                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119996938                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119888941                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69257312                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164365401                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.841894                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421362                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95171240                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108093385                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22465703                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18836                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1657984                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137503548                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.786113                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.661659                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97353678     70.80%     70.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15577551     11.33%     82.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11268351      8.19%     90.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2518090      1.83%     92.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2863718      2.08%     94.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1014441      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4253630      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       856707      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1797382      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137503548                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95171240                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108093385                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22182199                       # Number of memory references committed
system.switch_cpus1.commit.loads             18045300                       # Number of loads committed
system.switch_cpus1.commit.membars               9418                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16928950                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94354025                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1459647                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1797382                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           266265254                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          264844323                       # The number of ROB writes
system.switch_cpus1.timesIdled                  34578                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1174213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95171240                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108093385                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95171240                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.496290                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.496290                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.668319                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.668319                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       561421192                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157485521                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139564103                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18836                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142403822                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23789507                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19277402                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2063327                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9578818                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9130483                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2543882                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91453                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103785970                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130946875                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23789507                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11674365                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28613539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6709080                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2838116                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12113537                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1667823                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    139836477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.143648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.557653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111222938     79.54%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2691586      1.92%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2051039      1.47%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5035397      3.60%     86.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1137088      0.81%     87.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1627649      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1227612      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          773766      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14069402     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    139836477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167057                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.919546                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102576211                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4417957                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28173848                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       112273                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4556179                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4106371                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42675                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158010112                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        78739                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4556179                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103442708                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1218400                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1754844                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27410223                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1454115                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156382883                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13984                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        270582                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       610582                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       137918                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    219676428                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    728368113                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    728368113                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173284462                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46391950                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39077                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22292                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5039454                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15109866                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7367344                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       124040                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1635288                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153602260                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39062                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142616362                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       191080                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28161332                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     61001621                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5490                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    139836477                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.019880                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.566068                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80128048     57.30%     57.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25073877     17.93%     75.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11721160      8.38%     83.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8600611      6.15%     89.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7654909      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3036259      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3005149      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       465205      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       151259      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    139836477                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         572759     68.43%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        118997     14.22%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       145215     17.35%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119699593     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2143401      1.50%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16785      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13460702      9.44%     94.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7295881      5.12%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142616362                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.001493                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             836971                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005869                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    426097249                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181803079                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139031999                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143453333                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       348489                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3705566                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1029                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          425                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       235030                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4556179                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         775128                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        91811                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153641322                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        52245                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15109866                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7367344                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22276                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         80157                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          425                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1121669                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1178677                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2300346                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140048018                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12935553                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2568341                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20229647                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19887290                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7294094                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.983457                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139214354                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139031999                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83387791                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231054350                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.976322                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360901                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101516319                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124671641                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28970725                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33572                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2067286                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135280298                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.921580                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.693925                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84138393     62.20%     62.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23929557     17.69%     79.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10546576      7.80%     87.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5522613      4.08%     91.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4404638      3.26%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1583387      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1345405      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1004656      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2805073      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135280298                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101516319                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124671641                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18536611                       # Number of memory references committed
system.switch_cpus2.commit.loads             11404297                       # Number of loads committed
system.switch_cpus2.commit.membars              16786                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17912921                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112333630                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2538085                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2805073                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           286117591                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          311841166                       # The number of ROB writes
system.switch_cpus2.timesIdled                  67794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2567345                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101516319                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124671641                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101516319                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.402768                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.402768                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.712876                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.712876                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       631488873                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193642886                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147779544                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33572                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               142403822                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22217109                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18313486                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1982373                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9157366                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8526660                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2331939                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87735                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108253254                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122027977                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22217109                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10858599                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25515404                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5863988                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2872687                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12559004                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1640891                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    140489912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.066557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.486506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       114974508     81.84%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1332785      0.95%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1885178      1.34%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2464230      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2763685      1.97%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2055558      1.46%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1181344      0.84%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1736937      1.24%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12095687      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    140489912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.156015                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.856915                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107059411                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4464599                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25059284                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58283                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3848334                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3549999                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147251886                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1303                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3848334                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107802447                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1049718                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2086828                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24377518                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1325061                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146272160                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          401                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        266685                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       548503                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          266                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    203973839                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    683359604                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    683359604                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166732705                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37241112                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38744                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22468                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4003250                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13904654                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7225649                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119500                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1576880                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142170165                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38710                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133061732                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27102                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20422149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48199863                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6158                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    140489912                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.947127                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.506240                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84176635     59.92%     59.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22682577     16.15%     76.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12570378      8.95%     85.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8102141      5.77%     90.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7431371      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2963013      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1802412      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       514125      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       247260      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    140489912                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          63780     22.68%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93967     33.41%     56.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123493     43.91%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111709287     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2029725      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16276      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12137301      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7169143      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133061732                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.934397                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281240                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    406921714                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162631357                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130521781                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133342972                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       324521                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2902017                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          154                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          333                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       173304                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           64                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3848334                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         789241                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108292                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142208875                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1354622                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13904654                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7225649                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22434                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         82886                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          333                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1165624                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1117915                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2283539                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131263928                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11972470                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1797800                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19139962                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18396326                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7167492                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.921773                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130521993                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130521781                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76455815                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207678592                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.916561                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368145                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97647077                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120012391                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22205775                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32552                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2014861                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    136641578                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.878301                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.684763                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     87993332     64.40%     64.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23390436     17.12%     81.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9187190      6.72%     88.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4727361      3.46%     91.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4124152      3.02%     94.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1981260      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1715559      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       809074      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2713214      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    136641578                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97647077                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120012391                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18054979                       # Number of memory references committed
system.switch_cpus3.commit.loads             11002634                       # Number of loads committed
system.switch_cpus3.commit.membars              16276                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17212487                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108174972                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2448756                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2713214                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           276146530                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288284726                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45489                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1913910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97647077                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120012391                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97647077                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.458352                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.458352                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.685705                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.685705                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       591483051                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181086226                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      137939889                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32552                       # number of misc regfile writes
system.l2.replacements                          30725                       # number of replacements
system.l2.tagsinuse                      131071.984892                       # Cycle average of tags in use
system.l2.total_refs                          2535818                       # Total number of references to valid blocks.
system.l2.sampled_refs                         161797                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.672837                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         30071.406052                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.598885                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3885.729883                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.568285                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4115.437120                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.996238                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5415.653063                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.995887                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2393.320905                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          25028.112085                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             64.039001                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          18652.207733                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          22075.369371                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          19319.550382                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.229427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000073                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.029646                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000104                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.031398                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.041318                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.018260                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.190949                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000489                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.142305                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.168422                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.147396                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        89469                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        38999                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        63569                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        46306                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  238343                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            86019                       # number of Writeback hits
system.l2.Writeback_hits::total                 86019                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        89469                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        38999                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        63569                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        46306                       # number of demand (read+write) hits
system.l2.demand_hits::total                   238343                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        89469                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        38999                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        63569                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        46306                       # number of overall hits
system.l2.overall_hits::total                  238343                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7325                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8132                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        10486                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4728                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 30722                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7325                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8132                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10486                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         4731                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30725                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7325                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8132                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10486                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         4731                       # number of overall misses
system.l2.overall_misses::total                 30725                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1825271                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1475020598                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2389572                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1613616189                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2302602                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2030996087                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2345508                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    947066836                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6075562663                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       525041                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        525041                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1825271                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1475020598                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2389572                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1613616189                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2302602                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2030996087                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2345508                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    947591877                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6076087704                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1825271                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1475020598                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2389572                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1613616189                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2302602                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2030996087                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2345508                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    947591877                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6076087704                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96794                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47131                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        74055                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        51034                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              269065                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        86019                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             86019                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96794                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47131                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        74055                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        51037                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               269068                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96794                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47131                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        74055                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        51037                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              269068                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.075676                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.172540                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.141597                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.092644                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.114181                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.075676                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.172540                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.141597                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.092697                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.114190                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.075676                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.172540                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.141597                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.092697                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.114190                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 182527.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 201367.999727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 170683.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 198427.962248                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 177123.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 193686.447358                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 167536.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 200310.244501                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 197759.347145                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 175013.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 175013.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 182527.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 201367.999727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 170683.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 198427.962248                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 177123.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 193686.447358                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 167536.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 200294.203551                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 197757.126249                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 182527.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 201367.999727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 170683.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 198427.962248                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 177123.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 193686.447358                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 167536.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 200294.203551                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 197757.126249                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                19734                       # number of writebacks
system.l2.writebacks::total                     19734                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7325                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8132                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        10486                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4728                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            30722                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         4731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             30725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         4731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            30725                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1243015                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1048332347                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1575077                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1139763932                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1546508                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1419992394                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1528255                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    671506293                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4285487821                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       349953                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       349953                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1243015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1048332347                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1575077                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1139763932                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1546508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1419992394                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1528255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    671856246                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4285837774                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1243015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1048332347                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1575077                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1139763932                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1546508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1419992394                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1528255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    671856246                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4285837774                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.075676                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.172540                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.141597                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.092644                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.114181                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.075676                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.172540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.141597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.092697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.114190                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.075676                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.172540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.141597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.092697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.114190                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 124301.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 143117.043959                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 112505.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140157.886375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 118962.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 135417.928095                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 109161.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 142027.557741                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 139492.475132                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       116651                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       116651                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 124301.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 143117.043959                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 112505.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 140157.886375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 118962.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 135417.928095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 109161.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 142011.466075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 139490.244882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 124301.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 143117.043959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 112505.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 140157.886375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 118962.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 135417.928095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 109161.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 142011.466075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 139490.244882                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.598880                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012114431                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840208.056364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.598880                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015383                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880767                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12106770                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12106770                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12106770                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12106770                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12106770                       # number of overall hits
system.cpu0.icache.overall_hits::total       12106770                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2013271                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2013271                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2013271                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2013271                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2013271                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2013271                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12106780                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12106780                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12106780                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12106780                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12106780                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12106780                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 201327.100000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 201327.100000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 201327.100000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 201327.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 201327.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 201327.100000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1908471                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1908471                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1908471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1908471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1908471                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1908471                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 190847.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 190847.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 190847.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 190847.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 190847.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 190847.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96794                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191225952                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97050                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1970.385904                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.498700                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.501300                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916011                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083989                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10961274                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10961274                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709435                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17399                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17399                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18670709                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18670709                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18670709                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18670709                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       401331                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       401331                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       401421                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        401421                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       401421                       # number of overall misses
system.cpu0.dcache.overall_misses::total       401421                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  35182714395                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  35182714395                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8732067                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8732067                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  35191446462                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  35191446462                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  35191446462                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  35191446462                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11362605                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11362605                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19072130                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19072130                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19072130                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19072130                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035320                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035320                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021048                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021048                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021048                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021048                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 87665.080432                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87665.080432                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 97022.966667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 97022.966667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 87667.178503                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87667.178503                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 87667.178503                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87667.178503                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19306                       # number of writebacks
system.cpu0.dcache.writebacks::total            19306                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304537                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304537                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304627                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304627                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304627                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304627                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96794                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96794                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96794                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96794                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96794                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96794                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7546082006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7546082006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7546082006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7546082006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7546082006                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7546082006                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008519                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008519                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005075                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005075                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005075                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005075                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 77960.224869                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77960.224869                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 77960.224869                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77960.224869                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 77960.224869                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77960.224869                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.874056                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924217411                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708350.112754                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.874056                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022234                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866785                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12751421                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12751421                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12751421                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12751421                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12751421                       # number of overall hits
system.cpu1.icache.overall_hits::total       12751421                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2861943                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2861943                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2861943                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2861943                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2861943                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2861943                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12751437                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12751437                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12751437                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12751437                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12751437                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12751437                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 178871.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 178871.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 178871.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 178871.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 178871.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 178871.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2526372                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2526372                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2526372                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2526372                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2526372                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2526372                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 180455.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 180455.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 180455.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 180455.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 180455.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 180455.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47131                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227448687                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47387                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4799.811910                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.696096                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.303904                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.826938                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.173062                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18342591                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18342591                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4118047                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4118047                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9427                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9427                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9418                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9418                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22460638                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22460638                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22460638                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22460638                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       164014                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       164014                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       164014                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        164014                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       164014                       # number of overall misses
system.cpu1.dcache.overall_misses::total       164014                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16949553165                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16949553165                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16949553165                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16949553165                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16949553165                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16949553165                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18506605                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18506605                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4118047                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4118047                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9418                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9418                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22624652                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22624652                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22624652                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22624652                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008862                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008862                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007249                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007249                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007249                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007249                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 103342.112045                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103342.112045                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 103342.112045                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103342.112045                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 103342.112045                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103342.112045                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15345                       # number of writebacks
system.cpu1.dcache.writebacks::total            15345                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       116883                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       116883                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       116883                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       116883                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       116883                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       116883                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47131                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47131                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47131                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47131                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47131                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47131                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4242068199                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4242068199                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4242068199                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4242068199                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4242068199                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4242068199                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002083                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002083                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002083                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002083                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90005.902676                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90005.902676                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90005.902676                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90005.902676                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90005.902676                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90005.902676                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996232                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017194275                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050794.909274                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996232                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12113520                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12113520                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12113520                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12113520                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12113520                       # number of overall hits
system.cpu2.icache.overall_hits::total       12113520                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3096783                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3096783                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3096783                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3096783                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3096783                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3096783                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12113537                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12113537                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12113537                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12113537                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12113537                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12113537                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 182163.705882                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 182163.705882                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 182163.705882                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 182163.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 182163.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 182163.705882                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2411765                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2411765                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2411765                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2411765                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2411765                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2411765                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 185520.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 185520.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 185520.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 185520.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 185520.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 185520.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 74055                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180611895                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74311                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2430.486671                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.753525                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.246475                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901381                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098619                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9740750                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9740750                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7098743                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7098743                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22056                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22056                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16786                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16786                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16839493                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16839493                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16839493                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16839493                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       177531                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       177531                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       177531                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        177531                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       177531                       # number of overall misses
system.cpu2.dcache.overall_misses::total       177531                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17535638797                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17535638797                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  17535638797                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17535638797                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  17535638797                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17535638797                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9918281                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9918281                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7098743                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7098743                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22056                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22056                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16786                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16786                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17017024                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17017024                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17017024                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17017024                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.017899                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017899                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010433                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010433                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010433                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010433                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 98775.080392                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98775.080392                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 98775.080392                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98775.080392                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 98775.080392                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98775.080392                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        26133                       # number of writebacks
system.cpu2.dcache.writebacks::total            26133                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       103476                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       103476                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       103476                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       103476                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       103476                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       103476                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        74055                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        74055                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        74055                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        74055                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        74055                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74055                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6301924476                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6301924476                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6301924476                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6301924476                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6301924476                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6301924476                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007467                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007467                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004352                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004352                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004352                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004352                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 85097.893133                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85097.893133                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 85097.893133                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85097.893133                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 85097.893133                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85097.893133                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995881                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015782409                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043827.784708                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995881                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12558988                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12558988                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12558988                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12558988                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12558988                       # number of overall hits
system.cpu3.icache.overall_hits::total       12558988                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2844421                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2844421                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2844421                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2844421                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2844421                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2844421                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12559004                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12559004                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12559004                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12559004                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12559004                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12559004                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 177776.312500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 177776.312500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 177776.312500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 177776.312500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 177776.312500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 177776.312500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2461908                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2461908                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2461908                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2461908                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2461908                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2461908                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 175850.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 175850.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 175850.571429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 175850.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 175850.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 175850.571429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51037                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172434012                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51293                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3361.745501                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.214225                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.785775                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910993                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089007                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8915447                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8915447                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7015941                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7015941                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17187                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17187                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16276                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16276                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15931388                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15931388                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15931388                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15931388                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148273                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148273                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2866                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2866                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151139                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151139                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151139                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151139                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  14077506967                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14077506967                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    453813905                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    453813905                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  14531320872                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14531320872                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  14531320872                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14531320872                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9063720                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9063720                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7018807                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7018807                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16276                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16276                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16082527                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16082527                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16082527                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16082527                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016359                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016359                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000408                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000408                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009398                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009398                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009398                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009398                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 94943.158680                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 94943.158680                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 158344.000349                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 158344.000349                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 96145.408346                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 96145.408346                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 96145.408346                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96145.408346                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       891629                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 127375.571429                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25235                       # number of writebacks
system.cpu3.dcache.writebacks::total            25235                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97239                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97239                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2863                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2863                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100102                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100102                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100102                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100102                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51034                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51034                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51037                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51037                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51037                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51037                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4036014714                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4036014714                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       559141                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       559141                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4036573855                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4036573855                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4036573855                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4036573855                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005631                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005631                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003173                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003173                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003173                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003173                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 79084.820198                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 79084.820198                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 186380.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 186380.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 79091.127123                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 79091.127123                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 79091.127123                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 79091.127123                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
