// Seed: 2752525921
module module_0 (
    output logic id_0,
    output reg id_1,
    output reg id_2,
    output id_3,
    output id_4,
    input id_5
);
  type_18(
      1'd0, 1, id_5 == 1, 1'b0
  );
  always @((id_5) & 1'b0 - id_5 or posedge 1) id_2 <= 1;
  assign id_4 = id_5 ? 1 : !id_5;
  logic id_6 = 1;
  always @(posedge 1'h0, posedge ~id_5) id_1 <= id_5;
  assign id_4 = 'b0;
  logic id_7;
  logic id_8, id_9, id_10, id_11, id_12;
  type_22 id_13 (
      .id_0(id_2),
      .id_1(1'b0),
      .id_2(1)
  );
  logic id_14;
endmodule
