{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652907979179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652907979186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 22:06:19 2022 " "Processing started: Wed May 18 22:06:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652907979186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652907979186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProjeto -c MiniProjeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProjeto -c MiniProjeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652907979186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652907979796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652907979796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterdown4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterdown4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterDown4-Behavioral " "Found design unit 1: CounterDown4-Behavioral" {  } { { "CounterDown4.vhd" "" { Text "C:/Users/benny/Desktop/ECT/2º Ano/2 Semestre/LSD/LSD/MiniProjeto/CounterDown4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652907989188 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterDown4 " "Found entity 1: CounterDown4" {  } { { "CounterDown4.vhd" "" { Text "C:/Users/benny/Desktop/ECT/2º Ano/2 Semestre/LSD/LSD/MiniProjeto/CounterDown4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652907989188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652907989188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterdown4_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterdown4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterDown4_Tb-Stimulus " "Found design unit 1: CounterDown4_Tb-Stimulus" {  } { { "CounterDown4_Tb.vhd" "" { Text "C:/Users/benny/Desktop/ECT/2º Ano/2 Semestre/LSD/LSD/MiniProjeto/CounterDown4_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652907989193 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterDown4_Tb " "Found entity 1: CounterDown4_Tb" {  } { { "CounterDown4_Tb.vhd" "" { Text "C:/Users/benny/Desktop/ECT/2º Ano/2 Semestre/LSD/LSD/MiniProjeto/CounterDown4_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652907989193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652907989193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGenerator-Behavioral " "Found design unit 1: PulseGenerator-Behavioral" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/benny/Desktop/ECT/2º Ano/2 Semestre/LSD/LSD/MiniProjeto/PulseGenerator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652907989198 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGenerator " "Found entity 1: PulseGenerator" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/benny/Desktop/ECT/2º Ano/2 Semestre/LSD/LSD/MiniProjeto/PulseGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652907989198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652907989198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/benny/Desktop/ECT/2º Ano/2 Semestre/LSD/LSD/MiniProjeto/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652907989202 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/benny/Desktop/ECT/2º Ano/2 Semestre/LSD/LSD/MiniProjeto/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652907989202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652907989202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojeto_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojeto_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MiniProjeto_Demo-Structural " "Found design unit 1: MiniProjeto_Demo-Structural" {  } { { "MiniProjeto_Demo.vhd" "" { Text "C:/Users/benny/Desktop/ECT/2º Ano/2 Semestre/LSD/LSD/MiniProjeto/MiniProjeto_Demo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652907989206 ""} { "Info" "ISGN_ENTITY_NAME" "1 MiniProjeto_Demo " "Found entity 1: MiniProjeto_Demo" {  } { { "MiniProjeto_Demo.vhd" "" { Text "C:/Users/benny/Desktop/ECT/2º Ano/2 Semestre/LSD/LSD/MiniProjeto/MiniProjeto_Demo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652907989206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652907989206 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MiniProjeto_Demo " "Elaborating entity \"MiniProjeto_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652907989249 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pulse MiniProjeto_Demo.vhd(15) " "Verilog HDL or VHDL warning at MiniProjeto_Demo.vhd(15): object \"s_pulse\" assigned a value but never read" {  } { { "MiniProjeto_Demo.vhd" "" { Text "C:/Users/benny/Desktop/ECT/2º Ano/2 Semestre/LSD/LSD/MiniProjeto/MiniProjeto_Demo.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652907989251 "|MiniProjeto_Demo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_count MiniProjeto_Demo.vhd(16) " "VHDL Signal Declaration warning at MiniProjeto_Demo.vhd(16): used implicit default value for signal \"s_count\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MiniProjeto_Demo.vhd" "" { Text "C:/Users/benny/Desktop/ECT/2º Ano/2 Semestre/LSD/LSD/MiniProjeto/MiniProjeto_Demo.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652907989252 "|MiniProjeto_Demo"}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "1 0 downto 0 SW MiniProjeto_Demo.vhd(28) " "VHDL error at MiniProjeto_Demo.vhd(28): index value 1 is outside the range (0 downto 0) of object \"SW\"" {  } { { "MiniProjeto_Demo.vhd" "" { Text "C:/Users/benny/Desktop/ECT/2º Ano/2 Semestre/LSD/LSD/MiniProjeto/MiniProjeto_Demo.vhd" 28 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652907989253 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "clk MiniProjeto_Demo.vhd(26) " "VHDL error at MiniProjeto_Demo.vhd(26): formal port or parameter \"clk\" must have actual or default value" {  } { { "MiniProjeto_Demo.vhd" "" { Text "C:/Users/benny/Desktop/ECT/2º Ano/2 Semestre/LSD/LSD/MiniProjeto/MiniProjeto_Demo.vhd" 26 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1652907989254 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652907989254 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652907989391 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 18 22:06:29 2022 " "Processing ended: Wed May 18 22:06:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652907989391 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652907989391 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652907989391 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652907989391 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652907990008 ""}
