
---------- Begin Simulation Statistics ----------
final_tick                                74851639500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 517931                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697292                       # Number of bytes of host memory used
host_op_rate                                   517949                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   193.08                       # Real time elapsed on the host
host_tick_rate                              387677587                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003724                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074852                       # Number of seconds simulated
sim_ticks                                 74851639500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.492702                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596998                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               600042                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               870                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            600173                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                166                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             411                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              245                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602343                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     589                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          107                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003724                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.497033                       # CPI: cycles per instruction
system.cpu.discardedOps                          2672                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49411977                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36900980                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094495                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        36825845                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.667988                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        149703279                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50007205     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900776     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095633     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003724                       # Class of committed instruction
system.cpu.tickCycles                       112877434                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        46789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         94129                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          101                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        47601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          176                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        95224                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            197                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  74851639500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                256                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46450                       # Transaction distribution
system.membus.trans_dist::CleanEvict              220                       # Transaction distribution
system.membus.trans_dist::ReadExReq             46510                       # Transaction distribution
system.membus.trans_dist::ReadExResp            46510                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           256                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       140202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 140202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    190906368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               190906368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47459                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47459    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47459                       # Request fanout histogram
system.membus.respLayer1.occupancy         6058813500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6049223000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  74851639500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1035                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        93052                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          842                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             545                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            46589                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           46589                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           850                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          185                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       140306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                142848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3465216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    191234048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              194699264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           46839                       # Total snoops (count)
system.tol2bus.snoopTraffic                  95129600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            94463                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003388                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.061812                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  94164     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    278      0.29%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     21      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              94463                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1565820000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1520155000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27625000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  74851639500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  646                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  212                       # number of demand (read+write) hits
system.l2.demand_hits::total                      858                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 646                       # number of overall hits
system.l2.overall_hits::.cpu.data                 212                       # number of overall hits
system.l2.overall_hits::total                     858                       # number of overall hits
system.l2.demand_misses::.cpu.inst                204                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              46562                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46766                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               204                       # number of overall misses
system.l2.overall_misses::.cpu.data             46562                       # number of overall misses
system.l2.overall_misses::total                 46766                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     58955000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13095741000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13154696000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     58955000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13095741000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13154696000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              850                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            46774                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47624                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             850                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           46774                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47624                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.240000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.995468                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.981984                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.240000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.995468                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.981984                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 288995.098039                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 281253.833598                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 281287.602104                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 288995.098039                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 281253.833598                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 281287.602104                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               46450                       # number of writebacks
system.l2.writebacks::total                     46450                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         46562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46766                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        46562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46766                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     56915000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  12630121000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12687036000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56915000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  12630121000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12687036000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.240000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.995468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.981984                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.240000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.995468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.981984                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 278995.098039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 271253.833598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 271287.602104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 278995.098039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 271253.833598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 271287.602104                       # average overall mshr miss latency
system.l2.replacements                          46839                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46602                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46602                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46602                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46602                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          750                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              750                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          750                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          750                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                79                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    79                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           46510                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               46510                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13078531500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13078531500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         46589                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             46589                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.998304                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998304                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 281198.269189                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 281198.269189                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        46510                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          46510                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12613431500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12613431500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998304                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998304                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 271198.269189                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 271198.269189                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            646                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                646                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          204                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              204                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     58955000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     58955000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          850                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            850                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.240000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.240000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 288995.098039                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 288995.098039                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          204                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          204                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56915000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56915000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.240000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.240000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 278995.098039                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 278995.098039                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           133                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               133                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           52                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              52                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     17209500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     17209500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.281081                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.281081                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 330951.923077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 330951.923077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           52                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           52                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16689500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16689500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.281081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.281081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 320951.923077                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 320951.923077                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  74851639500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.964015                       # Cycle average of tags in use
system.l2.tags.total_refs                       95095                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46903                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.027482                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    262000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.024199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.071326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        63.868491                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999438                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    142026                       # Number of tag accesses
system.l2.tags.data_accesses                   142026                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74851639500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         417792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95358976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95776768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       417792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        417792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     95129600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        95129600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           46562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        46450                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46450                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5581601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1273973111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1279554712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5581601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5581601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1270908702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1270908702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1270908702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5581601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1273973111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2550463414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1486238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      6528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1489776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000032500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000224760250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        46445                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        46445                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1605419                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1442998                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46766                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46450                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1496512                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1486400                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    208                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   162                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             94402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             94112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            94240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            92800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92864                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      32.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      46.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 170945960750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7481520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            199001660750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                    114245.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               132995.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                       693                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1401489                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1380548                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1496512                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1486400                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   46762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   46762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   46762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   46762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   46762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   46762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   46762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   46762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  46762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  46762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  46762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  46762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  46762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  46760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  46759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  46757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  46757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  46757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  46757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  46757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  46757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                  46757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                  46757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                  46757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                  46757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                  46757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                  46757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                  46757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                  46757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                  46757                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  46441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  46441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       200490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    952.076054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   846.818240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.055285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12436      6.20%      6.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          596      0.30%      6.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          521      0.26%      6.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          360      0.18%      6.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          513      0.26%      7.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          513      0.26%      7.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          500      0.25%      7.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12406      6.19%     13.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       172645     86.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       200490                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        46445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.216686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.016759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     22.635850                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         46437     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         46445                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        46445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      31.999634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     31.999397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.117663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.00%      0.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.01%      0.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32            46438     99.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         46445                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95763456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                95118272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95776768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             95129600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1279.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1270.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1279.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1270.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74850686000                       # Total gap between requests
system.mem_ctrls.avgGap                     802981.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       417792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95345664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     95118272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5581601.188575168140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1273795265.366231679916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1270757362.635991573334                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         6528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1489984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1486400                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    887146250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 198114514500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1330497559750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst    135898.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    132964.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    895114.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            715570800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            380334900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5341176960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3877421220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5908534320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13743484320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17169569280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47136091800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        629.726912                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  43896575250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2499380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28455684250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            715927800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            380524650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5342433600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3880662840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5908534320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13747929180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17165826240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47141838630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        629.803688                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  43885795250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2499380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28466464250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     74851639500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  74851639500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1791858                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1791858                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1791858                       # number of overall hits
system.cpu.icache.overall_hits::total         1791858                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          850                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            850                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          850                       # number of overall misses
system.cpu.icache.overall_misses::total           850                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     82786000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     82786000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     82786000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     82786000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1792708                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1792708                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1792708                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1792708                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000474                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000474                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000474                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000474                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97395.294118                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97395.294118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97395.294118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97395.294118                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          842                       # number of writebacks
system.cpu.icache.writebacks::total               842                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          850                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          850                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          850                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          850                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     81936000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     81936000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     81936000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     81936000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000474                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000474                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000474                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000474                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96395.294118                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96395.294118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96395.294118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96395.294118                       # average overall mshr miss latency
system.cpu.icache.replacements                    842                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1791858                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1791858                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          850                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           850                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     82786000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     82786000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1792708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1792708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000474                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000474                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97395.294118                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97395.294118                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          850                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          850                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     81936000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     81936000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000474                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000474                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96395.294118                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96395.294118                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  74851639500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             7.999459                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1792708                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               850                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2109.068235                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            272500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     7.999459                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1793558                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1793558                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  74851639500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  74851639500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  74851639500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     48713111                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48713111                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48713163                       # number of overall hits
system.cpu.dcache.overall_hits::total        48713163                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        93295                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93295                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        93302                       # number of overall misses
system.cpu.dcache.overall_misses::total         93302                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27608541000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27608541000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27608541000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27608541000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806406                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806406                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806465                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806465                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001912                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001912                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001912                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001912                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 295927.338014                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 295927.338014                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 295905.136010                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 295905.136010                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46602                       # number of writebacks
system.cpu.dcache.writebacks::total             46602                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        46524                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        46524                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        46524                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        46524                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        46771                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        46771                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        46774                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        46774                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13171525500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13171525500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13172608000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13172608000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000958                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000958                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000958                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000958                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 281617.359047                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 281617.359047                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 281622.439817                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 281622.439817                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46758                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710701                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710701                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          190                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           190                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22636500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22636500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710891                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710891                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 119139.473684                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 119139.473684                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          182                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          182                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20600500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20600500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 113189.560440                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 113189.560440                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13002410                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13002410                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        93105                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        93105                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27585904500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27585904500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095515                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095515                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 296288.110198                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 296288.110198                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        46516                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        46516                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        46589                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46589                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13150925000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13150925000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003558                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003558                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 282275.322501                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 282275.322501                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           59                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           59                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.118644                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.118644                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1082500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1082500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050847                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050847                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 360833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 360833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74851639500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.996251                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48759965                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             46774                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1042.458738                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            762500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.996251                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999766                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999766                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          97659760                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         97659760                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  74851639500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  74851639500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
