	component nios_system is
		port (
			clk_clk                               : in    std_logic                     := 'X';             -- clk
			cpu_0_noc_ctrl_export                 : out   std_logic_vector(31 downto 0);                    -- export
			cpu_0_noc_sts_export                  : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			cpu_0_rx_0_external_connection_export : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			cpu_0_rx_1_external_connection_export : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			cpu_0_rx_2_external_connection_export : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			cpu_0_rx_3_external_connection_export : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			cpu_0_rx_4_external_connection_export : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			cpu_0_rx_5_external_connection_export : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			cpu_0_rx_6_external_connection_export : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			cpu_0_rx_7_external_connection_export : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			cpu_0_tx_0_external_connection_export : out   std_logic_vector(31 downto 0);                    -- export
			cpu_0_tx_1_external_connection_export : out   std_logic_vector(31 downto 0);                    -- export
			cpu_0_tx_2_external_connection_export : out   std_logic_vector(31 downto 0);                    -- export
			cpu_0_tx_3_external_connection_export : out   std_logic_vector(31 downto 0);                    -- export
			cpu_0_tx_4_external_connection_export : out   std_logic_vector(31 downto 0);                    -- export
			cpu_0_tx_5_external_connection_export : out   std_logic_vector(31 downto 0);                    -- export
			cpu_0_tx_6_external_connection_export : out   std_logic_vector(31 downto 0);                    -- export
			cpu_0_tx_7_external_connection_export : out   std_logic_vector(31 downto 0);                    -- export
			cpu_1_noc_ctrl_export                 : out   std_logic_vector(31 downto 0);                    -- export
			cpu_1_noc_sts_export                  : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			cpu_1_rx_0_external_connection_export : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			cpu_1_rx_1_external_connection_export : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			cpu_1_rx_2_external_connection_export : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			cpu_1_rx_3_external_connection_export : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			cpu_1_rx_4_external_connection_export : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			cpu_1_rx_5_external_connection_export : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			cpu_1_rx_6_external_connection_export : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			cpu_1_rx_7_external_connection_export : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			cpu_1_tx_0_external_connection_export : out   std_logic_vector(31 downto 0);                    -- export
			cpu_1_tx_1_external_connection_export : out   std_logic_vector(31 downto 0);                    -- export
			cpu_1_tx_2_external_connection_export : out   std_logic_vector(31 downto 0);                    -- export
			cpu_1_tx_3_external_connection_export : out   std_logic_vector(31 downto 0);                    -- export
			cpu_1_tx_4_external_connection_export : out   std_logic_vector(31 downto 0);                    -- export
			cpu_1_tx_5_external_connection_export : out   std_logic_vector(31 downto 0);                    -- export
			cpu_1_tx_6_external_connection_export : out   std_logic_vector(31 downto 0);                    -- export
			cpu_1_tx_7_external_connection_export : out   std_logic_vector(31 downto 0);                    -- export
			leds_export                           : out   std_logic_vector(7 downto 0);                     -- export
			memory_mem_a                          : out   std_logic_vector(13 downto 0);                    -- mem_a
			memory_mem_ba                         : out   std_logic_vector(2 downto 0);                     -- mem_ba
			memory_mem_ck                         : out   std_logic_vector(1 downto 0);                     -- mem_ck
			memory_mem_ck_n                       : out   std_logic_vector(1 downto 0);                     -- mem_ck_n
			memory_mem_cke                        : out   std_logic_vector(0 downto 0);                     -- mem_cke
			memory_mem_cs_n                       : out   std_logic_vector(0 downto 0);                     -- mem_cs_n
			memory_mem_dm                         : out   std_logic_vector(7 downto 0);                     -- mem_dm
			memory_mem_ras_n                      : out   std_logic_vector(0 downto 0);                     -- mem_ras_n
			memory_mem_cas_n                      : out   std_logic_vector(0 downto 0);                     -- mem_cas_n
			memory_mem_we_n                       : out   std_logic_vector(0 downto 0);                     -- mem_we_n
			memory_mem_dq                         : inout std_logic_vector(63 downto 0) := (others => 'X'); -- mem_dq
			memory_mem_dqs                        : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- mem_dqs
			memory_mem_dqs_n                      : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- mem_dqs_n
			memory_mem_odt                        : out   std_logic_vector(0 downto 0);                     -- mem_odt
			memory_0_mem_a                        : out   std_logic_vector(13 downto 0);                    -- mem_a
			memory_0_mem_ba                       : out   std_logic_vector(2 downto 0);                     -- mem_ba
			memory_0_mem_ck                       : out   std_logic_vector(1 downto 0);                     -- mem_ck
			memory_0_mem_ck_n                     : out   std_logic_vector(1 downto 0);                     -- mem_ck_n
			memory_0_mem_cke                      : out   std_logic_vector(0 downto 0);                     -- mem_cke
			memory_0_mem_cs_n                     : out   std_logic_vector(0 downto 0);                     -- mem_cs_n
			memory_0_mem_dm                       : out   std_logic_vector(7 downto 0);                     -- mem_dm
			memory_0_mem_ras_n                    : out   std_logic_vector(0 downto 0);                     -- mem_ras_n
			memory_0_mem_cas_n                    : out   std_logic_vector(0 downto 0);                     -- mem_cas_n
			memory_0_mem_we_n                     : out   std_logic_vector(0 downto 0);                     -- mem_we_n
			memory_0_mem_dq                       : inout std_logic_vector(63 downto 0) := (others => 'X'); -- mem_dq
			memory_0_mem_dqs                      : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- mem_dqs
			memory_0_mem_dqs_n                    : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- mem_dqs_n
			memory_0_mem_odt                      : out   std_logic_vector(0 downto 0);                     -- mem_odt
			oct_rdn                               : in    std_logic                     := 'X';             -- rdn
			oct_rup                               : in    std_logic                     := 'X';             -- rup
			oct_0_rdn                             : in    std_logic                     := 'X';             -- rdn
			oct_0_rup                             : in    std_logic                     := 'X';             -- rup
			pll_clock_clk                         : out   std_logic;                                        -- clk
			sd_card_b_SD_cmd                      : inout std_logic                     := 'X';             -- b_SD_cmd
			sd_card_b_SD_dat                      : inout std_logic                     := 'X';             -- b_SD_dat
			sd_card_b_SD_dat3                     : inout std_logic                     := 'X';             -- b_SD_dat3
			sd_card_o_SD_clock                    : out   std_logic;                                        -- o_SD_clock
			switches_export                       : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			vga_clock_clk                         : out   std_logic                                         -- clk
		);
	end component nios_system;

