
---------- Begin Simulation Statistics ----------
final_tick                               988829417500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59840                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702748                       # Number of bytes of host memory used
host_op_rate                                    60036                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18478.75                       # Real time elapsed on the host
host_tick_rate                               53511702                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105760635                       # Number of instructions simulated
sim_ops                                    1109385998                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.988829                       # Number of seconds simulated
sim_ticks                                988829417500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.373619                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139476130                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           159631857                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11063281                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        220056348                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18867601                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       19029431                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          161830                       # Number of indirect misses.
system.cpu0.branchPred.lookups              280542326                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1859969                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811477                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7641153                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260672544                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28538211                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441381                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       54983050                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050699674                       # Number of instructions committed
system.cpu0.commit.committedOps            1052513662                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1761909599                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.597371                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.364151                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1256739356     71.33%     71.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    300876780     17.08%     88.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     69533075      3.95%     92.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     68047595      3.86%     96.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22797743      1.29%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7283188      0.41%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4140210      0.23%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3953441      0.22%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28538211      1.62%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1761909599                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20856715                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015892894                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326210710                       # Number of loads committed
system.cpu0.commit.membars                    3625345                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625351      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583878051     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031605      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328022179     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127145389     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052513662                       # Class of committed instruction
system.cpu0.commit.refs                     455167596                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050699674                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052513662                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.877324                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.877324                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            368479537                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3429890                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           137991774                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1126391428                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               630428038                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                762281821                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7649484                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12844424                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5372830                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  280542326                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                186012835                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1142838723                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4230832                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          236                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1148126921                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               22143228                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142226                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         620301084                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         158343731                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.582066                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1774211710                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.648143                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.920035                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               975537245     54.98%     54.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               586116042     33.04%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               109184414      6.15%     94.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                79414211      4.48%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                18708637      1.05%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2981998      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  341172      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     690      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1927301      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1774211710                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       53                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      29                       # number of floating regfile writes
system.cpu0.idleCycles                      198292209                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7791940                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               267694538                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.556769                       # Inst execution rate
system.cpu0.iew.exec_refs                   482691274                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133192590                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              302822524                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            349383351                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816616                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3800473                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           134337427                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1107477178                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349498684                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6731989                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1098228911                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1683958                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4642902                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7649484                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8290796                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       110368                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        17390042                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        51787                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8515                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4320485                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     23172641                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5380541                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8515                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1190438                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6601502                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                498902368                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1088500542                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836941                       # average fanout of values written-back
system.cpu0.iew.wb_producers                417552090                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.551837                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1088611548                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1342641080                       # number of integer regfile reads
system.cpu0.int_regfile_writes              695582023                       # number of integer regfile writes
system.cpu0.ipc                              0.532673                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.532673                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626830      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            605758562     54.82%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8140511      0.74%     55.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811532      0.16%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              3      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           353846250     32.02%     88.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131777155     11.93%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1104960900                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     64                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                124                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           57                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                78                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2219851                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002009                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 372340     16.77%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    14      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1619645     72.96%     89.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               227848     10.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1103553857                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3986481942                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1088500485                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1162448273                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1102034084                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1104960900                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5443094                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       54963513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           128705                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1713                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18709205                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1774211710                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.622790                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.856552                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1006959979     56.76%     56.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          514000699     28.97%     85.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          183249012     10.33%     96.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59103951      3.33%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8933247      0.50%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             886465      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             726137      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             189571      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             162649      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1774211710                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.560182                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17421171                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4074647                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           349383351                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          134337427                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1505                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1972503919                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5155705                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              325755950                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670585037                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12273521                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               638217758                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12207443                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                56018                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1372458736                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1121350662                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          719328584                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                758814582                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              18863044                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7649484                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             43648255                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                48743543                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               53                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1372458683                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        125681                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4659                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 25198833                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4646                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2840849029                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2227311988                       # The number of ROB writes
system.cpu0.timesIdled                       20310219                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1469                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.144969                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9624416                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10115528                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1894846                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18803794                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            318698                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         448556                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          129858                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20473022                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4836                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1116465                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12199297                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1156146                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434261                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21205464                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55060961                       # Number of instructions committed
system.cpu1.commit.committedOps              56872336                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    357978760                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.158871                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.781141                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    334157307     93.35%     93.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11845499      3.31%     96.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4012087      1.12%     97.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3716570      1.04%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       910094      0.25%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       324895      0.09%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1654200      0.46%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       201962      0.06%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1156146      0.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    357978760                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              501966                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52958484                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16123399                       # Number of loads committed
system.cpu1.commit.membars                    3622520                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622520      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32000626     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17934597     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3314452      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56872336                       # Class of committed instruction
system.cpu1.commit.refs                      21249061                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55060961                       # Number of Instructions Simulated
system.cpu1.committedOps                     56872336                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.577585                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.577585                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            311629614                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               784620                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8472679                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              85089508                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                14255114                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 30041990                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1117007                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1158895                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4386233                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20473022                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14563169                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    343382290                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               123338                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      98659958                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3790776                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.056529                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16152279                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9943114                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.272415                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         361429958                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.283372                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.766433                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               301486097     83.41%     83.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                34467029      9.54%     92.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15164036      4.20%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6036817      1.67%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2742459      0.76%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  664987      0.18%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  864674      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      17      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3842      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           361429958                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         738188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1166609                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14715235                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.176294                       # Inst execution rate
system.cpu1.iew.exec_refs                    22395973                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5216546                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              269222644                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22265359                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712220                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2189709                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7108457                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78068071                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17179427                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           703170                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63848141                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1730494                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2426240                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1117007                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5874632                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        22379                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          329206                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10947                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          613                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3715                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6141960                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1982795                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           613                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       202104                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        964505                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36647603                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63476212                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.841815                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30850487                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.175267                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63492545                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                79782743                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42026552                       # number of integer regfile writes
system.cpu1.ipc                              0.152031                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.152031                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622620      5.61%      5.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38425743     59.53%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19083417     29.56%     94.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3419385      5.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64551311                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1889040                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029264                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 282430     14.95%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1444115     76.45%     91.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               162491      8.60%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              62817715                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         492539476                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63476200                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         99264285                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  69932493                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64551311                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8135578                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21195734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           117884                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2701317                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14476909                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    361429958                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.178600                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.609259                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          320053867     88.55%     88.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           28714964      7.94%     96.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6688024      1.85%     98.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2891472      0.80%     99.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2292851      0.63%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             279974      0.08%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             394516      0.11%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              66807      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              47483      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      361429958                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.178236                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16186333                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2008018                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22265359                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7108457                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       362168146                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1615469930                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              288352852                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37985156                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10869812                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                16516377                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2537944                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                35716                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            101498047                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82375790                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55478928                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 30126435                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10425702                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1117007                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             25295933                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17493772                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       101498035                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21354                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               627                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21935247                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           627                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   434900193                       # The number of ROB reads
system.cpu1.rob.rob_writes                  159611293                       # The number of ROB writes
system.cpu1.timesIdled                          24767                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         12366382                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              7950054                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            21440437                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             223656                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1737559                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14324698                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      28603274                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       340605                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        78234                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     44320506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4396433                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     88621975                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4474667                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11870077                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2766764                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11511666                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              330                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            252                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2453176                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2453172                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11870077                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1004                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     42926518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               42926518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1093760832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1093760832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              522                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14324839                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14324839    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14324839                       # Request fanout histogram
system.membus.respLayer1.occupancy        73577293378                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         42643252436                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   988829417500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   988829417500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       644463625                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   524682676.319280                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value     10795500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1198737000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   986251563000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2577854500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    161308394                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       161308394                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    161308394                       # number of overall hits
system.cpu0.icache.overall_hits::total      161308394                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     24704440                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      24704440                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     24704440                       # number of overall misses
system.cpu0.icache.overall_misses::total     24704440                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 368750134994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 368750134994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 368750134994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 368750134994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    186012834                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    186012834                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    186012834                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    186012834                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.132810                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.132810                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.132810                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.132810                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14926.472124                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14926.472124                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14926.472124                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14926.472124                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3241                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.861538                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     22881828                       # number of writebacks
system.cpu0.icache.writebacks::total         22881828                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1822576                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1822576                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1822576                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1822576                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     22881864                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     22881864                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     22881864                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     22881864                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 320212518995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 320212518995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 320212518995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 320212518995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.123012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.123012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.123012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.123012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13994.162320                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13994.162320                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13994.162320                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13994.162320                       # average overall mshr miss latency
system.cpu0.icache.replacements              22881828                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    161308394                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      161308394                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     24704440                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     24704440                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 368750134994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 368750134994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    186012834                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    186012834                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.132810                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.132810                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14926.472124                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14926.472124                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1822576                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1822576                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     22881864                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     22881864                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 320212518995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 320212518995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.123012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.123012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13994.162320                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13994.162320                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999950                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          184188852                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         22881831                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.049568                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999950                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        394907531                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       394907531                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    427706784                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       427706784                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    427706784                       # number of overall hits
system.cpu0.dcache.overall_hits::total      427706784                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26776856                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26776856                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26776856                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26776856                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1000542576935                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1000542576935                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1000542576935                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1000542576935                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    454483640                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    454483640                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    454483640                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    454483640                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.058917                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058917                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.058917                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058917                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 37365.946806                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37365.946806                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 37365.946806                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37365.946806                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6862148                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       609848                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           124391                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5532                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.165953                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   110.240058                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19674030                       # number of writebacks
system.cpu0.dcache.writebacks::total         19674030                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7853906                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7853906                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7853906                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7853906                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     18922950                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     18922950                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     18922950                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     18922950                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 418172343438                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 418172343438                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 418172343438                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 418172343438                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041636                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041636                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041636                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041636                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22098.686697                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22098.686697                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22098.686697                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22098.686697                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19674030                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    306546609                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      306546609                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20794707                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20794707                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 637345621000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 637345621000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    327341316                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    327341316                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063526                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063526                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30649.415786                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30649.415786                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4170492                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4170492                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16624215                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16624215                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 309178751000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 309178751000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050786                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050786                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18598.096271                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18598.096271                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    121160175                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     121160175                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5982149                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5982149                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 363196955935                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 363196955935                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127142324                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127142324                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047051                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047051                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 60713.458648                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60713.458648                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3683414                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3683414                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2298735                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2298735                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 108993592438                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 108993592438                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018080                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018080                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 47414.596479                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47414.596479                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2443                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2443                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          701                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          701                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      5977000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5977000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.222964                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.222964                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8526.390870                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8526.390870                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          688                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          688                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       764000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       764000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004135                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004135                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 58769.230769                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58769.230769                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2946                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2946                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       624500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       624500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3084                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3084                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044747                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044747                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4525.362319                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4525.362319                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       486500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       486500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044747                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044747                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3525.362319                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3525.362319                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050941                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050941                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760536                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760536                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  64872181000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  64872181000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811477                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811477                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419843                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419843                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85297.975375                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85297.975375                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760536                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760536                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64111645000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64111645000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419843                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419843                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84297.975375                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84297.975375                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986799                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          448446720                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19683257                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.783156                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986799                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999587                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999587                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        932285979                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       932285979                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22241205                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17542914                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               26400                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              220526                       # number of demand (read+write) hits
system.l2.demand_hits::total                 40031045                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22241205                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17542914                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              26400                       # number of overall hits
system.l2.overall_hits::.cpu1.data             220526                       # number of overall hits
system.l2.overall_hits::total                40031045                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            640652                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2129595                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3651                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1489042                       # number of demand (read+write) misses
system.l2.demand_misses::total                4262940                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           640652                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2129595                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3651                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1489042                       # number of overall misses
system.l2.overall_misses::total               4262940                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  49614202949                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 232035776530                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    378264455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 167528082419                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     449556326353                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  49614202949                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 232035776530                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    378264455                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 167528082419                       # number of overall miss cycles
system.l2.overall_miss_latency::total    449556326353                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        22881857                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19672509                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30051                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1709568                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44293985                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       22881857                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19672509                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30051                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1709568                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44293985                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.027998                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.108252                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.121493                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.871005                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.096242                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.027998                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.108252                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.121493                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.871005                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.096242                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 77443.296749                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108957.701596                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 103605.712134                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112507.291547                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105456.873977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 77443.296749                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108957.701596                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 103605.712134                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112507.291547                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105456.873977                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1121635                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     33180                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.804551                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   9906496                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2766764                       # number of writebacks
system.l2.writebacks::total                   2766764                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            180                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         152324                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            146                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          59458                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              212108                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           180                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        152324                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           146                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         59458                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             212108                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       640472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1977271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1429584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4050832                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       640472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1977271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1429584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10447121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14497953                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  43196624949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 200440455686                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    333727956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 147642530775                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 391613339366                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  43196624949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 200440455686                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    333727956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 147642530775                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 984982070439                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1376595409805                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.027990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.100509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.116635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.836225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.091453                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.027990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.100509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.116635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.836225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.327312                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 67444.985806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101372.273040                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 95214.823395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103276.569110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96674.791590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 67444.985806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101372.273040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 95214.823395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103276.569110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94282.632549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94951.018934                       # average overall mshr miss latency
system.l2.replacements                       18568318                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4542996                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4542996                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4542996                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4542996                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     39590616                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         39590616                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     39590616                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     39590616                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10447121                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10447121                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 984982070439                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 984982070439                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94282.632549                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94282.632549                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       152000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       182500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.931034                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.760000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.851852                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5629.629630                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1605.263158                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3967.391304                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       540000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       377500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       917500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.931034                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.760000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.851852                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19868.421053                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19945.652174                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.736842                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       244000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       284500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.736842                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20321.428571                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1615362                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           102979                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1718341                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1433405                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1111937                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2545342                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 149920047131                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 118056408822                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  267976455953                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3048767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1214916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4263683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.470159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.915238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.596982                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104590.152212                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106171.850403                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105281.119768                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        67965                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        25612                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            93577                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1365440                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1086325                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2451765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 130601792844                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 104615089416                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 235216882260                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.447866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.894156                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.575035                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95648.137482                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96301.833628                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95937.776361                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22241205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         26400                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22267605                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       640652                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3651                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           644303                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  49614202949                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    378264455                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  49992467404                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     22881857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30051                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22911908                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.027998                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.121493                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.028121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 77443.296749                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 103605.712134                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77591.548393                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          180                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          146                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           326                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       640472                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3505                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       643977                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  43196624949                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    333727956                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  43530352905                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.027990                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.116635                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.028107                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 67444.985806                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 95214.823395                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67596.129838                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     15927552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       117547                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16045099                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       696190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       377105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1073295                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  82115729399                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  49471673597                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 131587402996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16623742                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       494652                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17118394                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.041879                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.762364                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062698                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 117950.170785                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 131188.060612                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 122601.337932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        84359                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        33846                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       118205                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       611831                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       343259                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       955090                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  69838662842                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  43027441359                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 112866104201                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.036805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.693940                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.055793                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 114146.983141                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 125349.783572                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 118173.265557                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           83                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           31                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               114                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          795                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          408                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1203                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12019437                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3357966                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     15377403                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          878                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          439                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1317                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.905467                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.929385                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.913440                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15118.788679                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8230.308824                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12782.546135                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          152                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           48                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          200                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          643                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          360                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1003                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     13068955                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      7370989                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     20439944                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.732346                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.820046                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.761579                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20324.968896                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20474.969444                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20378.807577                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999922                       # Cycle average of tags in use
system.l2.tags.total_refs                    98487886                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18568631                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.303993                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.555055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.457494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.550008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.012950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.510033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.914383                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.446173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.038398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.149219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.358037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 726000591                       # Number of tag accesses
system.l2.tags.data_accesses                726000591                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      40990208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     126740416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        224320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      91552448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    657180544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          916687936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     40990208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       224320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      41214528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    177072896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       177072896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         640472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1980319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1430507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10268446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14323249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2766764                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2766764                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         41453265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        128172174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           226854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92586695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    664604564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             927043552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     41453265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       226854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         41680119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      179073248                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            179073248                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      179073248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        41453265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       128172174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          226854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92586695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    664604564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1106116801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2728461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    640472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1930068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1403665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10258442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010065739250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       167649                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       167649                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23680764                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2569127                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14323249                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2766764                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14323249                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2766764                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  87097                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 38303                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            729140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            723328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            841459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1617264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            814244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1143429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            869836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            858179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            873443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            861356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           900852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           742530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           808500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           766269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           702901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           983422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            142191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            134008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            123856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            175296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            207933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            210059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            207872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            220984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            211303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           194591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           151013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           178320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           159866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           127016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           148286                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 617026396700                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                71180760000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            883954246700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43342.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62092.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11887186                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1614309                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14323249                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2766764                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2352840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1982984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1450469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1128385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  781966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  759218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  737211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  698747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  634136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  543548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 572085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1145444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 483014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 257980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 230525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 204395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 168367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  94323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   7863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  66685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 119848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 145926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 157112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 162441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 165218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 167781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 170021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 174107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 180919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 172684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 170435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 165693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 162436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 161686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 161248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      8                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3463074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    313.515994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   190.502211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.336421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1030197     29.75%     29.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1102941     31.85%     61.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       267135      7.71%     69.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       244541      7.06%     76.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       164113      4.74%     81.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       117302      3.39%     84.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        95740      2.76%     87.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        64140      1.85%     89.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       376965     10.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3463074                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       167649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      84.916277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.248620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    968.384915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       167648    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::376832-393215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        167649                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       167649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.274663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.256174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.817724                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           147180     87.79%     87.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3299      1.97%     89.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11964      7.14%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3299      1.97%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1150      0.69%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              422      0.25%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              203      0.12%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               86      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               33      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        167649                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              911113728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5574208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174619584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               916687936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            177072896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       921.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       176.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    927.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    179.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  988829394500                       # Total gap between requests
system.mem_ctrls.avgGap                      57860.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     40990208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    123524352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       224320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     89834560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    656540288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174619584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 41453265.117893807590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 124919778.693780615926                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 226854.092354104156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 90849400.725884050131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 663957075.285940289497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 176592221.984536588192                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       640472                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1980319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1430507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10268446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2766764                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  16842032674                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 118617257654                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    186322726                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  88351441380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 659957192266                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 23772221429243                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     26296.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59898.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53159.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61762.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64270.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8592066.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12297150600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6536063985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         47404409220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7262998380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     78056821440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     244255350630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     174021780000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       569834574255                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        576.271867                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 449530191892                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  33018960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 506280265608                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12429297720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6606301845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         54241716060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6979411440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     78056821440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     343871862330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      90134191200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       592319602035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        599.010903                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 230400434421                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  33018960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 725410023079                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9727924795.180723                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   42557726978.144142                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     95.18%     95.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.20%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 309784345000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   181411659500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 807417758000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14530422                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14530422                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14530422                       # number of overall hits
system.cpu1.icache.overall_hits::total       14530422                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        32747                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32747                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        32747                       # number of overall misses
system.cpu1.icache.overall_misses::total        32747                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    842337500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    842337500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    842337500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    842337500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14563169                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14563169                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14563169                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14563169                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002249                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002249                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002249                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002249                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25722.585275                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25722.585275                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25722.585275                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25722.585275                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          176                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           88                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30019                       # number of writebacks
system.cpu1.icache.writebacks::total            30019                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2696                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2696                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2696                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2696                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30051                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30051                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30051                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30051                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    743352000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    743352000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    743352000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    743352000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002063                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002063                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002063                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002063                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24736.348208                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24736.348208                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24736.348208                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24736.348208                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30019                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14530422                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14530422                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        32747                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32747                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    842337500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    842337500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14563169                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14563169                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002249                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002249                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25722.585275                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25722.585275                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2696                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2696                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30051                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30051                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    743352000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    743352000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002063                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002063                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24736.348208                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24736.348208                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989357                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14473264                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30019                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           482.136780                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        327642000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989357                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999667                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999667                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29156389                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29156389                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16189121                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16189121                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16189121                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16189121                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3879601                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3879601                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3879601                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3879601                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 465173050499                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 465173050499                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 465173050499                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 465173050499                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20068722                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20068722                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20068722                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20068722                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193316                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193316                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193316                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193316                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 119902.291627                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 119902.291627                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 119902.291627                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 119902.291627                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1523476                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       306322                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            23190                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2192                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.695386                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   139.745438                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1709381                       # number of writebacks
system.cpu1.dcache.writebacks::total          1709381                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2868787                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2868787                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2868787                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2868787                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1010814                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1010814                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1010814                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1010814                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 110876589508                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 110876589508                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 110876589508                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 110876589508                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050368                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050368                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050368                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050368                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 109690.397549                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109690.397549                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 109690.397549                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109690.397549                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1709381                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14482454                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14482454                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2272247                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2272247                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 254718692500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 254718692500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16754701                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16754701                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.135618                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.135618                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 112099.913654                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 112099.913654                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1777370                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1777370                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       494877                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       494877                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  51837188500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  51837188500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029537                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029537                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104747.621126                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104747.621126                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1706667                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1706667                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1607354                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1607354                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 210454357999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 210454357999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3314021                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3314021                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.485016                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.485016                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 130932.176732                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 130932.176732                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1091417                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1091417                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       515937                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       515937                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  59039401008                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  59039401008                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.155683                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.155683                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 114431.415091                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 114431.415091                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7073000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7073000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.354565                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.354565                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42353.293413                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42353.293413                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3065500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3065500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.097665                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.097665                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 66641.304348                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66641.304348                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          321                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          321                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       864500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       864500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.270455                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.270455                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7264.705882                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7264.705882                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       745500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       745500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.270455                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.270455                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6264.705882                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6264.705882                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1102675                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1102675                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708523                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708523                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63179611000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63179611000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391190                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391190                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89170.868130                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89170.868130                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708523                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708523                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62471088000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62471088000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391190                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391190                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88170.868130                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88170.868130                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.555434                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19007734                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1719233                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.055938                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        327653500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.555434                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.923607                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.923607                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45480922                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45480922                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 988829417500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          40031039                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7309760                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     39752255                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15801554                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         17792666                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             334                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           257                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            591                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4282107                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4282107                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22911915                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17119125                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1317                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1317                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     68645548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59031085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        90121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5138929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             132905683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2928875776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2518178368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3844480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    218812608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5669711232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        36380667                       # Total snoops (count)
system.tol2bus.snoopTraffic                 178299456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         80682255                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.060897                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.243170                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               75847267     94.01%     94.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4756688      5.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  78259      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     41      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           80682255                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        88611845728                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29528020874                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34358218010                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2579173775                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          45224203                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1068448327000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 465734                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708172                       # Number of bytes of host memory used
host_op_rate                                   467261                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2627.25                       # Real time elapsed on the host
host_tick_rate                               30305040                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1223598242                       # Number of instructions simulated
sim_ops                                    1227610811                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079619                       # Number of seconds simulated
sim_ticks                                 79618909500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            94.037009                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               13434271                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14286153                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2441723                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         24061059                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             32394                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          48265                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15871                       # Number of indirect misses.
system.cpu0.branchPred.lookups               26192997                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10400                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4975                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1767197                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  12682539                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3209372                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         512936                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       37612575                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            60442216                       # Number of instructions committed
system.cpu0.commit.committedOps              60694424                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    141208648                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.429821                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.436288                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    119401026     84.56%     84.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12080483      8.56%     93.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2433170      1.72%     94.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1854474      1.31%     96.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       628055      0.44%     96.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       382145      0.27%     96.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       453203      0.32%     97.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       766720      0.54%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3209372      2.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    141208648                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3067                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               65314                       # Number of function calls committed.
system.cpu0.commit.int_insts                 59433572                       # Number of committed integer instructions.
system.cpu0.commit.loads                     14247485                       # Number of loads committed
system.cpu0.commit.membars                     379349                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       379988      0.63%      0.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        43743749     72.07%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6303      0.01%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1778      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           426      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1279      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           213      0.00%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          295      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       14251916     23.48%     96.20% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2307623      3.80%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          544      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          294      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         60694424                       # Class of committed instruction
system.cpu0.commit.refs                      16560377                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   60442216                       # Number of Instructions Simulated
system.cpu0.committedOps                     60694424                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.594786                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.594786                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             76804113                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               678103                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11711964                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             106604787                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12542327                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 54981146                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1768846                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2042878                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1854093                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   26192997                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8428029                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    133776358                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               120912                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          807                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     121878672                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  79                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          172                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                4886798                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.167010                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          11729710                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13466665                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.777116                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         147950525                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.831987                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.043637                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                72349667     48.90%     48.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                42813487     28.94%     77.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                22302114     15.07%     92.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8500275      5.75%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  727719      0.49%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  694152      0.47%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  339163      0.23%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   33867      0.02%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  190081      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           147950525                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2694                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2073                       # number of floating regfile writes
system.cpu0.idleCycles                        8884062                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1956944                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17874533                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.554517                       # Inst execution rate
system.cpu0.iew.exec_refs                    24493242                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2407690                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               32404167                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             23276607                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            241401                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1000012                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2607719                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           98260528                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22085552                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1974484                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86967503                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                294123                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6285403                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1768846                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6802976                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       260181                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           50242                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          193                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          309                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      9029122                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       294827                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           309                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       516728                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1440216                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 64640076                       # num instructions consuming a value
system.cpu0.iew.wb_count                     83955268                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.808390                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 52254369                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.535311                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      84180390                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               112124048                       # number of integer regfile reads
system.cpu0.int_regfile_writes               63694442                       # number of integer regfile writes
system.cpu0.ipc                              0.385388                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.385388                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           381465      0.43%      0.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             63391148     71.27%     71.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6622      0.01%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1821      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 22      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                426      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1296      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              8      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                213      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               298      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22750350     25.58%     97.29% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2407240      2.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            769      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88941987                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3371                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6718                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3251                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3637                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     747687                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008406                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 490672     65.63%     65.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    27      0.00%     65.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     44      0.01%     65.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     65.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     65.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     65.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     65.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     65.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     65.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     65.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                237211     31.73%     97.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                19703      2.64%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               13      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              89304838                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         326783086                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     83952017                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        135823298                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  97505289                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88941987                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             755239                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       37566106                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           207618                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        242303                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16380705                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    147950525                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.601160                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.145810                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          101110070     68.34%     68.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           25120037     16.98%     85.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11213630      7.58%     92.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4794571      3.24%     96.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3597352      2.43%     98.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             787082      0.53%     99.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             706432      0.48%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             523241      0.35%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              98110      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      147950525                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.567107                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           483041                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           28782                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            23276607                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2607719                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   4731                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2229                       # number of misc regfile writes
system.cpu0.numCycles                       156834587                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2403235                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               47113650                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             45485560                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1248302                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15094470                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12860806                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               341129                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            132852057                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             102858902                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           78163570                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 53630756                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1042041                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1768846                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15795485                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32678014                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2760                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       132849297                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      14547318                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            237621                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5916212                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        237618                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   236289986                       # The number of ROB reads
system.cpu0.rob.rob_writes                  203381428                       # The number of ROB writes
system.cpu0.timesIdled                         104597                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1388                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.351843                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12789759                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13137665                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2345848                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22353234                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13785                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18745                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4960                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24382250                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1278                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4339                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1722759                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12001497                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2983582                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         276431                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       38110234                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57395391                       # Number of instructions committed
system.cpu1.commit.committedOps              57530389                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    128575582                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.447444                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.459223                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    107810321     83.85%     83.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11606871      9.03%     92.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2208602      1.72%     94.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1719124      1.34%     95.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       667840      0.52%     96.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       392780      0.31%     96.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       460208      0.36%     97.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       726254      0.56%     97.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2983582      2.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    128575582                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               22127                       # Number of function calls committed.
system.cpu1.commit.int_insts                 56464576                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13482800                       # Number of loads committed
system.cpu1.commit.membars                     203560                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       203560      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41910150     72.85%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            265      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             318      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13487139     23.44%     96.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1928957      3.35%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57530389                       # Class of committed instruction
system.cpu1.commit.refs                      15416096                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57395391                       # Number of Instructions Simulated
system.cpu1.committedOps                     57530389                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.393558                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.393558                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             67183376                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               625975                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11521283                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103943263                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10374480                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 54281419                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1723499                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1983949                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1792645                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24382250                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7683883                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    123907435                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                85842                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     116489349                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4693176                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.177481                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9101396                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12803544                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.847940                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         135355419                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.862229                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.998076                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                61985504     45.79%     45.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                42137109     31.13%     76.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21564445     15.93%     92.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8241848      6.09%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  683621      0.51%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  631879      0.47%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   22418      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   21339      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   67256      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           135355419                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2023771                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1920408                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17315871                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.612770                       # Inst execution rate
system.cpu1.iew.exec_refs                    23326414                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2052555                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               33143130                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22509182                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             85229                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1031915                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2247984                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           95602482                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             21273859                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2030414                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             84181899                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                293396                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4768603                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1723499                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5289991                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       227909                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           29429                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      9026382                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       314688                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            89                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       529223                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1391185                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 62788892                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81244238                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.807583                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50707235                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.591387                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81504686                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               108522568                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62029763                       # number of integer regfile writes
system.cpu1.ipc                              0.417788                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.417788                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           204238      0.24%      0.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62013547     71.93%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 287      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  318      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     72.17% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21941929     25.45%     97.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2051994      2.38%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              86212313                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     696611                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.008080                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 488045     70.06%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     70.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                207051     29.72%     99.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1515      0.22%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              86704686                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         308686632                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81244238                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        133674662                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  95291309                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 86212313                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             311173                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       38072093                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           209976                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         34742                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     16731796                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    135355419                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.636933                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.170270                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           90322595     66.73%     66.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23559849     17.41%     84.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11257300      8.32%     92.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4669992      3.45%     95.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3543567      2.62%     98.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             742561      0.55%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             663955      0.49%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             507715      0.38%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              87885      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      135355419                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.627550                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           359172                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           29167                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22509182                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2247984                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    678                       # number of misc regfile reads
system.cpu1.numCycles                       137379190                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    21781482                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               46244106                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             43476953                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1220982                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12896363                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              12012315                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               346902                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            129806597                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             100365244                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           76723946                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52888489                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                387321                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1723499                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14214149                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                33246993                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       129806597                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7388813                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             79017                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5513763                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         79070                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   221229776                       # The number of ROB reads
system.cpu1.rob.rob_writes                  198084329                       # The number of ROB writes
system.cpu1.timesIdled                          20339                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6177847                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2730886                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9358905                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              73576                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                609254                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6820271                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13447356                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       516398                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       163968                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3236900                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2039659                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6476340                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2203627                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6692056                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       352174                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6275250                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            42128                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8892                       # Transaction distribution
system.membus.trans_dist::ReadExReq             76536                       # Transaction distribution
system.membus.trans_dist::ReadExResp            76401                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6692056                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           319                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20215813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20215813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    455720448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               455720448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            46208                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6819931                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6819931    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6819931                       # Request fanout histogram
system.membus.respLayer1.occupancy        34610630464                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             43.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16009015773                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    79618909500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    79618909500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                268                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8967794.776119                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   13779541.155348                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          134    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     44317500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    78417225000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1201684500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8321662                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8321662                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8321662                       # number of overall hits
system.cpu0.icache.overall_hits::total        8321662                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       106367                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        106367                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       106367                       # number of overall misses
system.cpu0.icache.overall_misses::total       106367                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7011466995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7011466995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7011466995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7011466995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8428029                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8428029                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8428029                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8428029                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012621                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012621                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012621                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012621                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65917.690590                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65917.690590                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65917.690590                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65917.690590                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        17591                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          930                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              296                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.429054                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          186                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        99192                       # number of writebacks
system.cpu0.icache.writebacks::total            99192                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7084                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7084                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7084                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7084                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        99283                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        99283                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        99283                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        99283                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6521691495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6521691495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6521691495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6521691495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011780                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011780                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011780                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011780                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65687.897173                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65687.897173                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65687.897173                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65687.897173                       # average overall mshr miss latency
system.cpu0.icache.replacements                 99192                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8321662                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8321662                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       106367                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       106367                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7011466995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7011466995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8428029                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8428029                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012621                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012621                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65917.690590                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65917.690590                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7084                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7084                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        99283                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        99283                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6521691495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6521691495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011780                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011780                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65687.897173                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65687.897173                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.956001                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8422350                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            99315                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            84.804410                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.956001                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998625                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998625                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16955341                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16955341                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16493492                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16493492                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16493492                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16493492                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6454249                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6454249                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6454249                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6454249                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 454522981624                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 454522981624                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 454522981624                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 454522981624                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     22947741                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22947741                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     22947741                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22947741                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.281259                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.281259                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.281259                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.281259                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70422.287957                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70422.287957                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70422.287957                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70422.287957                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11906998                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        63637                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           287074                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            831                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.477103                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.578821                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1595824                       # number of writebacks
system.cpu0.dcache.writebacks::total          1595824                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4800820                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4800820                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4800820                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4800820                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1653429                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1653429                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1653429                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1653429                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 118871513443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 118871513443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 118871513443                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 118871513443                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072052                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072052                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072052                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072052                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 71893.932817                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71893.932817                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 71893.932817                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71893.932817                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1595770                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     14943395                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       14943395                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5823013                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5823013                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 405379710500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 405379710500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20766408                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20766408                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.280405                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.280405                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69616.830754                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69616.830754                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4291451                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4291451                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1531562                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1531562                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 111262414500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 111262414500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.073752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.073752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 72646.366585                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 72646.366585                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1550097                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1550097                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       631236                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       631236                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  49143271124                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  49143271124                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2181333                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2181333                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.289381                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.289381                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77852.453162                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77852.453162                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       509369                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       509369                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       121867                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       121867                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7609098943                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7609098943                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.055868                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.055868                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 62437.730830                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 62437.730830                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       125852                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       125852                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1319                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1319                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     47678000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     47678000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       127171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       127171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010372                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010372                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 36147.081122                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 36147.081122                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          966                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          966                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          353                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          353                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4447500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4447500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002776                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002776                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12599.150142                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12599.150142                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       121705                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       121705                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         4802                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4802                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     30374000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     30374000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       126507                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       126507                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037958                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037958                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6325.281133                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6325.281133                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         4729                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4729                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     25682000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     25682000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037381                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037381                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5430.746458                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5430.746458                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       786000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       786000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       749000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       749000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2075                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2075                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2900                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2900                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     58919500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     58919500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4975                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4975                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.582915                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.582915                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 20317.068966                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 20317.068966                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2899                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2899                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     56019500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     56019500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.582714                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.582714                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 19323.732321                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 19323.732321                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.862508                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18409756                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1633733                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.268522                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.862508                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995703                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995703                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48046489                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48046489                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               30391                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              539095                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4861                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              518738                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1093085                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              30391                       # number of overall hits
system.l2.overall_hits::.cpu0.data             539095                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4861                       # number of overall hits
system.l2.overall_hits::.cpu1.data             518738                       # number of overall hits
system.l2.overall_hits::total                 1093085                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             68816                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1054237                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14594                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            933084                       # number of demand (read+write) misses
system.l2.demand_misses::total                2070731                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            68816                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1054237                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14594                       # number of overall misses
system.l2.overall_misses::.cpu1.data           933084                       # number of overall misses
system.l2.overall_misses::total               2070731                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6037461493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 108760726080                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1345781498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  98245298031                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     214389267102                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6037461493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 108760726080                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1345781498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  98245298031                       # number of overall miss cycles
system.l2.overall_miss_latency::total    214389267102                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           99207                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1593332                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1451822                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3163816                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          99207                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1593332                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1451822                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3163816                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.693661                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.661656                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.750141                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.642699                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.654504                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.693661                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.661656                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.750141                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.642699                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.654504                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87733.397655                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103165.347147                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92214.711388                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105290.947043                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103533.132552                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87733.397655                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103165.347147                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92214.711388                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105290.947043                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103533.132552                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             896701                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     29982                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.907978                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4683280                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              352174                       # number of writebacks
system.l2.writebacks::total                    352174                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            485                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         140168                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            339                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         118543                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              259535                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           485                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        140168                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           339                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        118543                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             259535                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        68331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       914069                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       814541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1811196                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        68331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       914069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       814541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5069851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6881047                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5324373993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  91549697984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1186938499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  83316329381                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 181377339857                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5324373993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  91549697984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1186938499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  83316329381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 465313786325                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 646691126182                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.688772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.573684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.732717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.561047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.572472                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.688772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.573684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.732717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.561047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.174920                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77920.328884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100156.222325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83264.714065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102286.231609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100142.303681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77920.328884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100156.222325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83264.714065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102286.231609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91780.564424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93981.501097                       # average overall mshr miss latency
system.l2.replacements                        8695337                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       468224                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           468224                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       468224                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       468224                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2256857                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2256857                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2256858                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2256858                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5069851                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5069851                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 465313786325                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 465313786325                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91780.564424                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91780.564424                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            3096                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3066                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6162                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2141                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2254                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4395                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1358500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1377000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2735500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5237                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5320                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10557                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.408822                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.423684                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.416311                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data   634.516581                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   610.913931                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   622.411832                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2137                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2250                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4387                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     43037982                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     45242482                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     88280464                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.408058                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.422932                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.415554                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20139.439401                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20107.769778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20123.196718                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           124                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           143                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                267                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          358                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          166                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              524                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       783500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       594500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1378000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          482                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          309                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            791                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.742739                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.537217                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.662453                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2188.547486                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3581.325301                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2629.770992                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          355                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          161                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          516                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7179000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3269500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     10448500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.736515                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.521036                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.652339                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20222.535211                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20307.453416                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20249.031008                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            23336                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            17075                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 40411                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          66877                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          41901                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              108778                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6887124903                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4846230406                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11733355309                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        90213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        58976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            149189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.741323                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.710475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.729129                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102981.965444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115659.063173                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107865.150205                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        22261                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        10731                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            32992                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        44616                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        31170                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          75786                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4968987959                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3766439452                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8735427411                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.494563                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.528520                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.507987                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111372.331876                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 120835.401091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115264.394624                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         30391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4861                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              35252                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        68816                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14594                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            83410                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6037461493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1345781498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7383242991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        99207                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         118662                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.693661                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.750141                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.702921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87733.397655                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92214.711388                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88517.479811                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          485                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          339                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           824                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        68331                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14255                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        82586                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5324373993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1186938499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6511312492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.688772                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.732717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.695977                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77920.328884                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83264.714065                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78842.812244                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       515759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       501663                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1017422                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       987360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       891183                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1878543                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 101873601177                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  93399067625                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 195272668802                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1503119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1392846                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2895965                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.656874                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.639829                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.648676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103177.768167                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104803.466432                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103949.001328                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       117907                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       107812                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       225719                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       869453                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       783371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1652824                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  86580710025                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  79549889929                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 166130599954                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.578433                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.562425                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.570733                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99580.667414                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101548.168019                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100513.182259                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          704                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               714                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          602                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           76                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             678                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     19539499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1208500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     20747999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1306                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           86                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1392                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.460949                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.883721                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.487069                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 32457.639535                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15901.315789                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 30601.768437                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          359                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           12                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          371                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          243                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           64                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          307                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4851489                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1274999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6126488                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.186064                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.744186                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.220546                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19964.975309                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19921.859375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19955.986971                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999468                       # Cycle average of tags in use
system.l2.tags.total_refs                    10594072                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8696474                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.218203                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.226822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.117900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.710922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.046159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.541124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    38.356541                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.316044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.042358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.039705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.599321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999992                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  55910474                       # Number of tag accesses
system.l2.tags.data_accesses                 55910474                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4373440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58644480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        912320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      52230272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    317020736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          433181248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4373440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       912320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5285760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22539136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22539136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          68335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         916320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         816098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4953449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6768457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       352174                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             352174                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         54929665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        736564723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         11458584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        656003358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3981726678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5440683008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     54929665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     11458584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         66388249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      283087726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            283087726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      283087726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        54929665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       736564723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        11458584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       656003358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3981726678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5723770733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    339220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     68334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    902392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    805644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4942390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000490040500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20810                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20810                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9746012                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             320408                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6768457                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     352175                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6768457                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   352175                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  35442                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12955                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            323957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            350493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            354945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            337387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            410738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            425517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            411938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            377231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            352333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            346164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           435474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           362060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           349149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           470319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           688781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           736529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23892                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 288596419654                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                33665075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            414840450904                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42862.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61612.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6071397                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  302033                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6768457                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               352175                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  478169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  567458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  503301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  472293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  433349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  406564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  383064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  357576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  319358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  297124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 375322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 918615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 573490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 204572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 167243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 132682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  89958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  44598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  19015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  19108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       698808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    647.708944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   475.941839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   381.379554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        58530      8.38%      8.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       100878     14.44%     22.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56167      8.04%     30.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        54754      7.84%     38.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        57353      8.21%     46.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28122      4.02%     50.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17966      2.57%     53.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17193      2.46%     55.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       307845     44.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       698808                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     323.541422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    182.332888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    437.191838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         16129     77.51%     77.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3966     19.06%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          575      2.76%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           53      0.25%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           25      0.12%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           14      0.07%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            6      0.03%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            5      0.02%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.00%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            3      0.01%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            5      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            7      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.00%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            2      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            4      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20810                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.300817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.280825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.847746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18079     86.88%     86.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              402      1.93%     88.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1509      7.25%     96.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              566      2.72%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              169      0.81%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               54      0.26%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               23      0.11%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20810                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              430912960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2268288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21710080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               433181248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22539200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5412.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       272.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5440.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    283.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        44.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    42.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   79618856000                       # Total gap between requests
system.mem_ctrls.avgGap                      11181.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4373376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     57753088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       912320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     51561216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    316312960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     21710080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 54928860.838014870882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 725368990.390404701233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 11458584.471067139879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 647600128.208236694336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3972837131.108910560608                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 272674922.783261656761                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        68335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       916320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14255                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       816098                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4953449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       352175                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2492189619                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  53558475340                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    594871078                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  49441104003                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 308753810864                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2028123938195                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36470.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58449.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41730.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60582.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62331.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5758852.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2921752260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1552963335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         26709376260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          891111420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6285308640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35422815300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        743922240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        74527249455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        936.049613                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1567706456                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2658760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  75392443044                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2067715440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1099013025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21364350840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          879616980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6285308640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32769726930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2978101920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        67443833775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        847.083114                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7254573494                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2658760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  69705576006                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                918                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          460                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    23759878.260870                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   73378148.548640                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          460    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    767383500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            460                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    68689365500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  10929544000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7663627                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7663627                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7663627                       # number of overall hits
system.cpu1.icache.overall_hits::total        7663627                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        20256                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         20256                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        20256                       # number of overall misses
system.cpu1.icache.overall_misses::total        20256                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1505972500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1505972500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1505972500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1505972500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7683883                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7683883                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7683883                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7683883                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002636                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002636                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002636                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002636                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74346.983610                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74346.983610                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74346.983610                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74346.983610                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          139                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19455                       # number of writebacks
system.cpu1.icache.writebacks::total            19455                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          801                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          801                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          801                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          801                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19455                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19455                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19455                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19455                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1430758000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1430758000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1430758000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1430758000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002532                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002532                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73541.917245                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73541.917245                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73541.917245                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73541.917245                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19455                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7663627                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7663627                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        20256                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        20256                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1505972500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1505972500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7683883                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7683883                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002636                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002636                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74346.983610                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74346.983610                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          801                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          801                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19455                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19455                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1430758000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1430758000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73541.917245                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73541.917245                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7770291                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19487                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           398.742290                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15387221                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15387221                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15933591                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15933591                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15933591                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15933591                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6096132                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6096132                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6096132                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6096132                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 433174191865                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 433174191865                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 433174191865                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 433174191865                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22029723                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22029723                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22029723                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22029723                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.276723                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.276723                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.276723                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.276723                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 71057.219867                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71057.219867                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 71057.219867                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71057.219867                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9871511                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        86244                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           246553                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            949                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    40.038089                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    90.878820                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1451003                       # number of writebacks
system.cpu1.dcache.writebacks::total          1451003                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4586499                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4586499                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4586499                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4586499                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1509633                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1509633                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1509633                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1509633                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 107810554829                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 107810554829                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 107810554829                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 107810554829                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.068527                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.068527                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.068527                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.068527                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 71415.075604                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71415.075604                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 71415.075604                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71415.075604                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1450967                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14537503                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14537503                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5631117                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5631117                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 394222570500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 394222570500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20168620                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20168620                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.279202                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.279202                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70007.881296                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70007.881296                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4210569                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4210569                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1420548                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1420548                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 102416778000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 102416778000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.070434                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.070434                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 72096.668328                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72096.668328                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1396088                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1396088                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       465015                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       465015                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  38951621365                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  38951621365                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1861103                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1861103                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.249860                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.249860                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83764.225595                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83764.225595                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       375930                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       375930                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        89085                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        89085                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   5393776829                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5393776829                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047867                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047867                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 60546.408812                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 60546.408812                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        67321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        67321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          701                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          701                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     36275000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     36275000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        68022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        68022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.010305                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.010305                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 51747.503566                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 51747.503566                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          182                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          182                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          519                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          519                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     21380500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     21380500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.007630                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.007630                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 41195.568401                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41195.568401                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        63196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        63196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4575                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4575                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     24291000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     24291000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        67771                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        67771                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.067507                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.067507                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5309.508197                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5309.508197                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4517                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4517                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     19818000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     19818000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.066651                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.066651                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4387.425282                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4387.425282                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       921500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       921500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       877500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       877500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1516                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1516                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2823                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2823                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     66372498                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     66372498                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4339                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4339                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.650611                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.650611                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 23511.334750                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 23511.334750                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2823                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2823                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     63549498                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     63549498                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.650611                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.650611                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 22511.334750                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 22511.334750                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.216319                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17592123                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1490139                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.805693                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.216319                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.975510                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.975510                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45829822                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45829822                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  79618909500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3072324                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       820398                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2697179                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8343164                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8573542                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           48256                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9165                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          57421                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           81                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           81                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           168844                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          168844                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        118737                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2953586                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1392                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1392                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       297682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4858823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        58365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4427151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9642021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12697600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    204103808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2490240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    185778432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              405070080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17392385                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27494784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20575744                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.143440                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.372823                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17789693     86.46%     86.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2621371     12.74%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 164035      0.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    645      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20575744                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6411745123                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2469135475                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         149018312                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2254716470                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29350663                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
