===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 31.9571 seconds

  ----Wall Time----  ----Name----
    3.7864 ( 11.8%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    3.1624 (  9.9%)    Parse modules
    0.5978 (  1.9%)    Verify circuit
   18.4309 ( 57.7%)  'firrtl.circuit' Pipeline
    0.5765 (  1.8%)    LowerFIRRTLAnnotations
    0.0563 (  0.2%)    LowerIntrinsics
    0.0563 (  0.2%)      (A) circt::firrtl::InstanceGraph
    2.0111 (  6.3%)    'firrtl.module' Pipeline
    0.6509 (  2.0%)      DropName
    1.3601 (  4.3%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0631 (  0.2%)    'firrtl.module' Pipeline
    0.0631 (  0.2%)      LowerCHIRRTLPass
    0.1053 (  0.3%)    InferWidths
    0.5726 (  1.8%)    MemToRegOfVec
    0.8022 (  2.5%)    InferResets
    0.0575 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0819 (  0.3%)    WireDFT
    0.5076 (  1.6%)    'firrtl.module' Pipeline
    0.5076 (  1.6%)      FlattenMemory
    0.7240 (  2.3%)    LowerFIRRTLTypes
    0.7611 (  2.4%)    'firrtl.module' Pipeline
    0.7297 (  2.3%)      ExpandWhens
    0.0314 (  0.1%)      SFCCompat
    0.6997 (  2.2%)    Inliner
    0.7714 (  2.4%)    'firrtl.module' Pipeline
    0.7714 (  2.4%)      RandomizeRegisterInit
    0.3889 (  1.2%)    CheckCombCycles
    0.0539 (  0.2%)      (A) circt::firrtl::InstanceGraph
    6.8157 ( 21.3%)    'firrtl.module' Pipeline
    6.4219 ( 20.1%)      Canonicalizer
    0.3937 (  1.2%)      InferReadWrite
    0.1579 (  0.5%)    PrefixModules
    0.0649 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    1.0418 (  3.3%)    IMConstProp
    0.0601 (  0.2%)    AddSeqMemPorts
    0.0601 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4103 (  1.3%)    CreateSiFiveMetadata
    0.0312 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.5553 (  1.7%)    SymbolDCE
    0.0632 (  0.2%)    BlackBoxReader
    0.0632 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3294 (  1.0%)    'firrtl.module' Pipeline
    0.3293 (  1.0%)      DropName
    0.5091 (  1.6%)  InnerSymbolDCE
    5.3938 ( 16.9%)  'firrtl.circuit' Pipeline
    4.5393 ( 14.2%)    'firrtl.module' Pipeline
    4.5393 ( 14.2%)      Canonicalizer
    0.5391 (  1.7%)    IMDeadCodeElim
    0.0594 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0323 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1679 (  0.5%)    LowerXMR
    0.0221 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.5007 (  1.6%)  LowerFIRRTLToHW
    0.0136 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.8131 (  2.5%)  'hw.module' Pipeline
    0.1241 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2093 (  0.7%)    Canonicalizer
    0.1071 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.3725 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.7768 (  2.4%)  'hw.module' Pipeline
    0.2319 (  0.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2722 (  0.9%)    Canonicalizer
    0.1195 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1531 (  0.5%)    HWCleanup
    0.1893 (  0.6%)  'hw.module' Pipeline
    0.0196 (  0.1%)    HWLegalizeModules
    0.1696 (  0.5%)    PrettifyVerilog
    0.1554 (  0.5%)  StripDebugInfoWithPred
    1.3256 (  4.1%)  ExportVerilog
    0.3777 (  1.2%)  'builtin.module' Pipeline
    0.3460 (  1.1%)    'hw.module' Pipeline
    0.3460 (  1.1%)      PrepareForEmission
   -0.3745 ( -1.2%)  Rest
   31.9571 (100.0%)  Total

{
  totalTime: 31.982,
  maxMemory: 615112704
}
