#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 17 14:53:30 2022
# Process ID: 8560
# Current directory: X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7124 X:\EC551\FinalProject\working copy 11.17\EC551_FinalProject\Analog_Pong_Game\Analog_Pong_Game.xpr
# Log file: X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado.log
# Journal file: X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/Analog_Pong_Game.xpr}
INFO: [Project 1-313] Project file moved from 'X:/EC551/FinalProject/Working Copy/EC551_FinalProject/Analog_Pong_Game' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 832.223 ; gain = 182.883
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_new
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1267.379 ; gain = 165.977
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_new' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:23]
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'XADC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
	Parameter INIT_40 bound to: 16'b1000000000000000 
	Parameter INIT_41 bound to: 16'b0010000110101111 
	Parameter INIT_42 bound to: 16'b0001100100000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000000000000 
	Parameter INIT_49 bound to: 16'b0000110000001100 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v:53]
ERROR: [Synth 8-685] variable 'dataL' should not be used in output port connection [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:74]
ERROR: [Synth 8-6156] failed synthesizing module 'XADCdemo' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'top_new' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1306.441 ; gain = 205.039
---------------------------------------------------------------------------------
RTL Elaboration failed
7 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_new
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1336.074 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_new' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:23]
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'XADC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
	Parameter INIT_40 bound to: 16'b1000000000000000 
	Parameter INIT_41 bound to: 16'b0010000110101111 
	Parameter INIT_42 bound to: 16'b0001100100000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000000000000 
	Parameter INIT_49 bound to: 16'b0000110000001100 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v:53]
WARNING: [Synth 8-7023] instance 'XLXI_L' of module 'xadc_wiz_0' has 23 connections declared, but only 22 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:59]
WARNING: [Synth 8-7023] instance 'XLXI_R' of module 'xadc_wiz_0' has 23 connections declared, but only 22 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:199]
INFO: [Synth 8-6157] synthesizing module 'DigitToSeg' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegdecoder' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdecoder' (3#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4_4bus' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4bus' (4#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'segClkDevider' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'segClkDevider' (5#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (6#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3_8' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_8' (7#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DigitToSeg' (8#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
ERROR: [Synth 8-685] variable 'an' should not be used in output port connection [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:216]
ERROR: [Synth 8-6156] failed synthesizing module 'XADCdemo' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'top_new' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1351.316 ; gain = 15.242
---------------------------------------------------------------------------------
RTL Elaboration failed
20 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_new
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1351.316 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_new' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:23]
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'XADC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
	Parameter INIT_40 bound to: 16'b1000000000000000 
	Parameter INIT_41 bound to: 16'b0010000110101111 
	Parameter INIT_42 bound to: 16'b0001100100000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000000000000 
	Parameter INIT_49 bound to: 16'b0000110000001100 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v:53]
WARNING: [Synth 8-7023] instance 'XLXI_L' of module 'xadc_wiz_0' has 23 connections declared, but only 22 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:59]
WARNING: [Synth 8-7023] instance 'XLXI_R' of module 'xadc_wiz_0' has 23 connections declared, but only 22 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:199]
INFO: [Synth 8-6157] synthesizing module 'DigitToSeg' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegdecoder' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdecoder' (3#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4_4bus' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4bus' (4#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'segClkDevider' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'segClkDevider' (5#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (6#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3_8' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_8' (7#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DigitToSeg' (8#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
WARNING: [Synth 8-6014] Unused sequential element decimal_reg was removed.  [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:149]
INFO: [Synth 8-6155] done synthesizing module 'XADCdemo' (9#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
ERROR: [Synth 8-685] variable 'LED' should not be used in output port connection [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:80]
ERROR: [Synth 8-6156] failed synthesizing module 'top_new' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1364.242 ; gain = 12.926
---------------------------------------------------------------------------------
RTL Elaboration failed
21 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_new
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1364.242 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_new' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:23]
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'XADC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
	Parameter INIT_40 bound to: 16'b1000000000000000 
	Parameter INIT_41 bound to: 16'b0010000110101111 
	Parameter INIT_42 bound to: 16'b0001100100000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000000000000 
	Parameter INIT_49 bound to: 16'b0000110000001100 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v:53]
WARNING: [Synth 8-7023] instance 'XLXI_L' of module 'xadc_wiz_0' has 23 connections declared, but only 22 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:59]
WARNING: [Synth 8-7023] instance 'XLXI_R' of module 'xadc_wiz_0' has 23 connections declared, but only 22 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:199]
INFO: [Synth 8-6157] synthesizing module 'DigitToSeg' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegdecoder' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdecoder' (3#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4_4bus' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4bus' (4#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'segClkDevider' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'segClkDevider' (5#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (6#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3_8' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_8' (7#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DigitToSeg' (8#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
WARNING: [Synth 8-6014] Unused sequential element decimal_reg was removed.  [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:149]
INFO: [Synth 8-6155] done synthesizing module 'XADCdemo' (9#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
ERROR: [Synth 8-685] variable 'LED_top' should not be used in output port connection [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:80]
ERROR: [Synth 8-6156] failed synthesizing module 'top_new' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1364.242 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
21 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_new
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1364.242 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_new' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:23]
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'XADC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
	Parameter INIT_40 bound to: 16'b1000000000000000 
	Parameter INIT_41 bound to: 16'b0010000110101111 
	Parameter INIT_42 bound to: 16'b0001100100000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000000000000 
	Parameter INIT_49 bound to: 16'b0000110000001100 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v:53]
WARNING: [Synth 8-7023] instance 'XLXI_L' of module 'xadc_wiz_0' has 23 connections declared, but only 22 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:59]
WARNING: [Synth 8-7023] instance 'XLXI_R' of module 'xadc_wiz_0' has 23 connections declared, but only 22 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:199]
INFO: [Synth 8-6157] synthesizing module 'DigitToSeg' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegdecoder' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdecoder' (3#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4_4bus' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4bus' (4#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'segClkDevider' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'segClkDevider' (5#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (6#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3_8' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_8' (7#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DigitToSeg' (8#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
WARNING: [Synth 8-6014] Unused sequential element decimal_reg was removed.  [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:149]
INFO: [Synth 8-6155] done synthesizing module 'XADCdemo' (9#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
ERROR: [Synth 8-685] variable 'dataL_top' should not be used in output port connection [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:84]
ERROR: [Synth 8-6156] failed synthesizing module 'top_new' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1364.242 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
21 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_new
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1364.242 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_new' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:23]
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'XADC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
	Parameter INIT_40 bound to: 16'b1000000000000000 
	Parameter INIT_41 bound to: 16'b0010000110101111 
	Parameter INIT_42 bound to: 16'b0001100100000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000000000000 
	Parameter INIT_49 bound to: 16'b0000110000001100 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v:53]
WARNING: [Synth 8-7023] instance 'XLXI_L' of module 'xadc_wiz_0' has 23 connections declared, but only 22 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:59]
WARNING: [Synth 8-7023] instance 'XLXI_R' of module 'xadc_wiz_0' has 23 connections declared, but only 22 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:199]
INFO: [Synth 8-6157] synthesizing module 'DigitToSeg' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegdecoder' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdecoder' (3#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4_4bus' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4bus' (4#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'segClkDevider' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'segClkDevider' (5#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (6#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3_8' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_8' (7#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DigitToSeg' (8#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
WARNING: [Synth 8-6014] Unused sequential element decimal_reg was removed.  [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:149]
INFO: [Synth 8-6155] done synthesizing module 'XADCdemo' (9#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'top' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/topmodule.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/clock_divider.v:23]
	Parameter DIVISOR bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (10#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'game' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:23]
	Parameter PW bound to: 100 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter PY bound to: 440 - type: integer 
	Parameter PX bound to: 320 - type: integer 
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 360 - type: integer 
	Parameter B_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/vga640x480.v:23]
	Parameter HS_STA bound to: 16 - type: integer 
	Parameter HS_END bound to: 112 - type: integer 
	Parameter HA_STA bound to: 160 - type: integer 
	Parameter VS_STA bound to: 490 - type: integer 
	Parameter VS_END bound to: 492 - type: integer 
	Parameter VA_END bound to: 480 - type: integer 
	Parameter LINE bound to: 800 - type: integer 
	Parameter SCREEN bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (11#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/vga640x480.v:23]
WARNING: [Synth 8-7023] instance 'display' of module 'vga640x480' has 11 connections declared, but only 8 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:73]
INFO: [Synth 8-6157] synthesizing module 'paddle' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/paddle.v:23]
	Parameter P_WIDTH bound to: 100 - type: integer 
	Parameter P_HEIGHT bound to: 40 - type: integer 
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 440 - type: integer 
	Parameter IX_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'paddle' (12#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/paddle.v:23]
INFO: [Synth 8-6157] synthesizing module 'square' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 360 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debounce' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (13#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'square' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized0' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 30 - type: integer 
	Parameter IY bound to: 340 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized0' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b1' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:116]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized1' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 50 - type: integer 
	Parameter IY bound to: 120 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized1' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b2' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:132]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized2' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 30 - type: integer 
	Parameter IY bound to: 140 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized2' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b3' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:148]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized3' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 20 - type: integer 
	Parameter IY bound to: 100 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized3' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b4' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:164]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized4' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 70 - type: integer 
	Parameter IY bound to: 240 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized4' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b5' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:180]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized5' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 370 - type: integer 
	Parameter IY bound to: 150 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized5' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b6' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:196]
INFO: [Synth 8-4471] merging register 'VGA_G_reg[3:0]' into 'VGA_R_reg[3:0]' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:228]
INFO: [Synth 8-4471] merging register 'VGA_B_reg[3:0]' into 'VGA_R_reg[3:0]' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:229]
WARNING: [Synth 8-6014] Unused sequential element VGA_G_reg was removed.  [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:228]
WARNING: [Synth 8-6014] Unused sequential element VGA_B_reg was removed.  [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:229]
INFO: [Synth 8-6155] done synthesizing module 'game' (15#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:23]
INFO: [Synth 8-6157] synthesizing module 'menu_screen' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:23]
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 440 - type: integer 
	Parameter B_SIZE bound to: 20 - type: integer 
	Parameter SCREEN_WIDTH bound to: 640 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 480 - type: integer 
	Parameter VRAM_DEPTH bound to: 307200 - type: integer 
	Parameter VRAM_A_WIDTH bound to: 18 - type: integer 
	Parameter VRAM_D_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-251] Loading palette. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:102]
INFO: [Synth 8-3876] $readmem data file 'over_palette.mem' is read successfully [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:103]
WARNING: [Synth 8-7023] instance 'display' of module 'vga640x480' has 11 connections declared, but only 9 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:54]
INFO: [Synth 8-6157] synthesizing module 'start_square' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/start_square.v:23]
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 440 - type: integer 
	Parameter IX_DIR bound to: 1 - type: integer 
	Parameter IY_DIR bound to: 1 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'start_square' (16#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/start_square.v:23]
WARNING: [Synth 8-7023] instance 'ball' of module 'start_square' has 8 connections declared, but only 7 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:66]
INFO: [Synth 8-6157] synthesizing module 'sram' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:25]
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter MEMFILE bound to: over.mem - type: string 
INFO: [Synth 8-251] Loading memor@R-N3 [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:38]
INFO: [Synth 8-3876] $readmem data file 'over.mem' is read successfully [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:39]
INFO: [Synth 8-6155] done synthesizing module 'sram' (17#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'menu_screen' (18#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:23]
INFO: [Synth 8-6157] synthesizing module 'bg_gen' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/bg_gen.v:25]
	Parameter MEMFILE bound to: gameover.mem - type: string 
	Parameter PALETTE bound to: gameover_palette.mem - type: string 
	Parameter SCREEN_WIDTH bound to: 640 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 480 - type: integer 
	Parameter VRAM_DEPTH bound to: 307200 - type: integer 
	Parameter VRAM_A_WIDTH bound to: 18 - type: integer 
	Parameter VRAM_D_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-251] Loading palette. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/bg_gen.v:90]
INFO: [Synth 8-3876] $readmem data file 'gameover_palette.mem' is read successfully [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/bg_gen.v:91]
WARNING: [Synth 8-7023] instance 'display' of module 'vga640x480' has 11 connections declared, but only 8 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/bg_gen.v:53]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized0' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:25]
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter MEMFILE bound to: gameover.mem - type: string 
INFO: [Synth 8-251] Loading memor4JCR-N3 [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:38]
INFO: [Synth 8-3876] $readmem data file 'gameover.mem' is read successfully [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:39]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized0' (18#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'bg_gen' (19#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/bg_gen.v:25]
INFO: [Synth 8-6157] synthesizing module 'score_to_7seg' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/score_to_7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'dec_bcd' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/dec_bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dec_bcd' (20#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/dec_bcd.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'bin' does not match port width (8) of module 'dec_bcd' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/score_to_7seg.v:31]
WARNING: [Synth 8-689] width (8) of port connection 'bcd' does not match port width (12) of module 'dec_bcd' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/score_to_7seg.v:31]
INFO: [Synth 8-6157] synthesizing module 'num_hex' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/num_hex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'num_hex' (21#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/num_hex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'score_to_7seg' (22#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/score_to_7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'increment_one' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/increment_one.v:23]
INFO: [Synth 8-6155] done synthesizing module 'increment_one' (23#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/increment_one.v:23]
WARNING: [Synth 8-3848] Net highest_score in module/entity top does not have driver. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/topmodule.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top' (24#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/topmodule.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'AN' does not match port width (8) of module 'top' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:89]
WARNING: [Synth 8-3848] Net BTN_LR in module/entity top_new does not have driver. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_new' (25#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:23]
WARNING: [Synth 8-3331] design score_to_7seg has unconnected port currscore[8]
WARNING: [Synth 8-3331] design counter3bit has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1645.086 ; gain = 280.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1653.020 ; gain = 288.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1653.020 ; gain = 288.777
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 11 IBUFs to IO ports without IO buffers.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create SYSMON shape for instance top_ADC/XLXI_R/inst. Found overlapping instances within the shape: top_ADC/XLXI_L/inst and top_ADC/XLXI_R/inst.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1662.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1689.313 ; gain = 325.070
82 Infos, 38 Warnings, 17 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1689.313 ; gain = 325.070
add_files -norecurse {{X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/analog2game.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1726.598 ; gain = 15.320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_new' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:23]
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'XADC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
	Parameter INIT_40 bound to: 16'b1000000000000000 
	Parameter INIT_41 bound to: 16'b0010000110101111 
	Parameter INIT_42 bound to: 16'b0001100100000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000000000000 
	Parameter INIT_49 bound to: 16'b0000110000001100 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v:53]
WARNING: [Synth 8-7023] instance 'XLXI_L' of module 'xadc_wiz_0' has 23 connections declared, but only 22 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:59]
WARNING: [Synth 8-7023] instance 'XLXI_R' of module 'xadc_wiz_0' has 23 connections declared, but only 22 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:199]
INFO: [Synth 8-6157] synthesizing module 'DigitToSeg' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegdecoder' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdecoder' (3#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4_4bus' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4bus' (4#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'segClkDevider' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'segClkDevider' (5#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (6#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3_8' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_8' (7#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DigitToSeg' (8#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
WARNING: [Synth 8-6014] Unused sequential element decimal_reg was removed.  [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:149]
INFO: [Synth 8-6155] done synthesizing module 'XADCdemo' (9#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'top' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/topmodule.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/clock_divider.v:23]
	Parameter DIVISOR bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (10#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'game' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:23]
	Parameter PW bound to: 100 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter PY bound to: 440 - type: integer 
	Parameter PX bound to: 320 - type: integer 
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 360 - type: integer 
	Parameter B_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/vga640x480.v:23]
	Parameter HS_STA bound to: 16 - type: integer 
	Parameter HS_END bound to: 112 - type: integer 
	Parameter HA_STA bound to: 160 - type: integer 
	Parameter VS_STA bound to: 490 - type: integer 
	Parameter VS_END bound to: 492 - type: integer 
	Parameter VA_END bound to: 480 - type: integer 
	Parameter LINE bound to: 800 - type: integer 
	Parameter SCREEN bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (11#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/vga640x480.v:23]
WARNING: [Synth 8-7023] instance 'display' of module 'vga640x480' has 11 connections declared, but only 8 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:73]
INFO: [Synth 8-6157] synthesizing module 'paddle' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/paddle.v:23]
	Parameter P_WIDTH bound to: 100 - type: integer 
	Parameter P_HEIGHT bound to: 40 - type: integer 
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 440 - type: integer 
	Parameter IX_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'paddle' (12#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/paddle.v:23]
INFO: [Synth 8-6157] synthesizing module 'square' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 360 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debounce' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (13#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'square' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized0' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 30 - type: integer 
	Parameter IY bound to: 340 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized0' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b1' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:116]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized1' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 50 - type: integer 
	Parameter IY bound to: 120 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized1' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b2' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:132]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized2' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 30 - type: integer 
	Parameter IY bound to: 140 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized2' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b3' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:148]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized3' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 20 - type: integer 
	Parameter IY bound to: 100 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized3' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b4' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:164]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized4' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 70 - type: integer 
	Parameter IY bound to: 240 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized4' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b5' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:180]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized5' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 370 - type: integer 
	Parameter IY bound to: 150 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized5' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b6' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:196]
INFO: [Synth 8-4471] merging register 'VGA_G_reg[3:0]' into 'VGA_R_reg[3:0]' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:228]
INFO: [Synth 8-4471] merging register 'VGA_B_reg[3:0]' into 'VGA_R_reg[3:0]' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:229]
WARNING: [Synth 8-6014] Unused sequential element VGA_G_reg was removed.  [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:228]
WARNING: [Synth 8-6014] Unused sequential element VGA_B_reg was removed.  [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:229]
INFO: [Synth 8-6155] done synthesizing module 'game' (15#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:23]
INFO: [Synth 8-6157] synthesizing module 'menu_screen' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:23]
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 440 - type: integer 
	Parameter B_SIZE bound to: 20 - type: integer 
	Parameter SCREEN_WIDTH bound to: 640 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 480 - type: integer 
	Parameter VRAM_DEPTH bound to: 307200 - type: integer 
	Parameter VRAM_A_WIDTH bound to: 18 - type: integer 
	Parameter VRAM_D_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-251] Loading palette. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:102]
INFO: [Synth 8-3876] $readmem data file 'over_palette.mem' is read successfully [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:103]
WARNING: [Synth 8-7023] instance 'display' of module 'vga640x480' has 11 connections declared, but only 9 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:54]
INFO: [Synth 8-6157] synthesizing module 'start_square' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/start_square.v:23]
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 440 - type: integer 
	Parameter IX_DIR bound to: 1 - type: integer 
	Parameter IY_DIR bound to: 1 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'start_square' (16#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/start_square.v:23]
WARNING: [Synth 8-7023] instance 'ball' of module 'start_square' has 8 connections declared, but only 7 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:66]
INFO: [Synth 8-6157] synthesizing module 'sram' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:25]
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter MEMFILE bound to: over.mem - type: string 
INFO: [Synth 8-251] Loading memor@R-N3 [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:38]
INFO: [Synth 8-3876] $readmem data file 'over.mem' is read successfully [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:39]
INFO: [Synth 8-6155] done synthesizing module 'sram' (17#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'menu_screen' (18#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:23]
INFO: [Synth 8-6157] synthesizing module 'bg_gen' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/bg_gen.v:25]
	Parameter MEMFILE bound to: gameover.mem - type: string 
	Parameter PALETTE bound to: gameover_palette.mem - type: string 
	Parameter SCREEN_WIDTH bound to: 640 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 480 - type: integer 
	Parameter VRAM_DEPTH bound to: 307200 - type: integer 
	Parameter VRAM_A_WIDTH bound to: 18 - type: integer 
	Parameter VRAM_D_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-251] Loading palette. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/bg_gen.v:90]
INFO: [Synth 8-3876] $readmem data file 'gameover_palette.mem' is read successfully [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/bg_gen.v:91]
WARNING: [Synth 8-7023] instance 'display' of module 'vga640x480' has 11 connections declared, but only 8 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/bg_gen.v:53]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized0' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:25]
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter MEMFILE bound to: gameover.mem - type: string 
INFO: [Synth 8-251] Loading memor4JCR-N3 [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:38]
INFO: [Synth 8-3876] $readmem data file 'gameover.mem' is read successfully [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:39]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized0' (18#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'bg_gen' (19#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/bg_gen.v:25]
INFO: [Synth 8-6157] synthesizing module 'score_to_7seg' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/score_to_7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'dec_bcd' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/dec_bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dec_bcd' (20#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/dec_bcd.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'bin' does not match port width (8) of module 'dec_bcd' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/score_to_7seg.v:31]
WARNING: [Synth 8-689] width (8) of port connection 'bcd' does not match port width (12) of module 'dec_bcd' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/score_to_7seg.v:31]
INFO: [Synth 8-6157] synthesizing module 'num_hex' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/num_hex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'num_hex' (21#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/num_hex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'score_to_7seg' (22#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/score_to_7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'increment_one' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/increment_one.v:23]
INFO: [Synth 8-6155] done synthesizing module 'increment_one' (23#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/increment_one.v:23]
WARNING: [Synth 8-3848] Net highest_score in module/entity top does not have driver. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/topmodule.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top' (24#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/topmodule.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'AN' does not match port width (8) of module 'top' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:88]
INFO: [Synth 8-6157] synthesizing module 'analog2game' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/analog2game.v:23]
INFO: [Synth 8-6155] done synthesizing module 'analog2game' (25#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/analog2game.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_new' (26#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:23]
WARNING: [Synth 8-3331] design score_to_7seg has unconnected port currscore[8]
WARNING: [Synth 8-3331] design counter3bit has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1909.633 ; gain = 198.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1915.980 ; gain = 204.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1915.980 ; gain = 204.703
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 11 IBUFs to IO ports without IO buffers.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create SYSMON shape for instance top_ADC/XLXI_R/inst. Found overlapping instances within the shape: top_ADC/XLXI_L/inst and top_ADC/XLXI_R/inst.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1915.980 ; gain = 204.703
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Nov 17 15:51:06 2022] Launched synth_1...
Run output will be captured here: X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/Analog_Pong_Game.runs/synth_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_top[15]} {LED_top[14]} {LED_top[13]} {LED_top[12]} {LED_top[11]} {LED_top[10]} {LED_top[9]} {LED_top[8]} {LED_top[7]} {LED_top[6]} {LED_top[5]} {LED_top[4]} {LED_top[3]} {LED_top[2]} {LED_top[1]} {LED_top[0]}]]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Shape Builder 18-119] Failed to create SYSMON shape for instance top_ADC/XLXI_R/inst. Found overlapping instances within the shape: top_ADC/XLXI_L/inst and top_ADC/XLXI_R/inst.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2041.379 ; gain = 0.000
set_property IOSTANDARD LVCMOS33 [get_ports [list vn_in]]
set_property IOSTANDARD LVCMOS33 [get_ports [list vp_in]]
set_property target_constrs_file {X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Nov 17 15:53:48 2022] Launched synth_1...
Run output will be captured here: X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/Analog_Pong_Game.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Nov 17 15:56:24 2022] Launched impl_1...
Run output will be captured here: X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/Analog_Pong_Game.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2041.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_new' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:23]
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'XADC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
	Parameter INIT_40 bound to: 16'b1000000000000000 
	Parameter INIT_41 bound to: 16'b0010000110101111 
	Parameter INIT_42 bound to: 16'b0001100100000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000000000000 
	Parameter INIT_49 bound to: 16'b0000110000001100 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v:53]
WARNING: [Synth 8-7023] instance 'XLXI_L' of module 'xadc_wiz_0' has 23 connections declared, but only 22 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:61]
WARNING: [Synth 8-7023] instance 'XLXI_R' of module 'xadc_wiz_0' has 23 connections declared, but only 22 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:86]
INFO: [Synth 8-155] case statement is not full and has no default [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:201]
INFO: [Synth 8-6157] synthesizing module 'DigitToSeg' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegdecoder' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdecoder' (3#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4_4bus' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4bus' (4#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'segClkDevider' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'segClkDevider' (5#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (6#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3_8' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_8' (7#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DigitToSeg' (8#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
WARNING: [Synth 8-6014] Unused sequential element decimal_reg was removed.  [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:151]
INFO: [Synth 8-6155] done synthesizing module 'XADCdemo' (9#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'top' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/topmodule.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/clock_divider.v:23]
	Parameter DIVISOR bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (10#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'game' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:23]
	Parameter PW bound to: 100 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter PY bound to: 440 - type: integer 
	Parameter PX bound to: 320 - type: integer 
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 360 - type: integer 
	Parameter B_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/vga640x480.v:23]
	Parameter HS_STA bound to: 16 - type: integer 
	Parameter HS_END bound to: 112 - type: integer 
	Parameter HA_STA bound to: 160 - type: integer 
	Parameter VS_STA bound to: 490 - type: integer 
	Parameter VS_END bound to: 492 - type: integer 
	Parameter VA_END bound to: 480 - type: integer 
	Parameter LINE bound to: 800 - type: integer 
	Parameter SCREEN bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (11#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/vga640x480.v:23]
WARNING: [Synth 8-7023] instance 'display' of module 'vga640x480' has 11 connections declared, but only 8 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:73]
INFO: [Synth 8-6157] synthesizing module 'paddle' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/paddle.v:23]
	Parameter P_WIDTH bound to: 100 - type: integer 
	Parameter P_HEIGHT bound to: 40 - type: integer 
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 440 - type: integer 
	Parameter IX_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'paddle' (12#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/paddle.v:23]
INFO: [Synth 8-6157] synthesizing module 'square' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 360 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debounce' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (13#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'square' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized0' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 30 - type: integer 
	Parameter IY bound to: 340 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized0' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b1' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:116]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized1' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 50 - type: integer 
	Parameter IY bound to: 120 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized1' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b2' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:132]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized2' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 30 - type: integer 
	Parameter IY bound to: 140 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized2' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b3' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:148]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized3' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 20 - type: integer 
	Parameter IY bound to: 100 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized3' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b4' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:164]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized4' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 70 - type: integer 
	Parameter IY bound to: 240 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized4' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b5' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:180]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized5' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 370 - type: integer 
	Parameter IY bound to: 150 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized5' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b6' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:196]
INFO: [Synth 8-4471] merging register 'VGA_G_reg[3:0]' into 'VGA_R_reg[3:0]' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:228]
INFO: [Synth 8-4471] merging register 'VGA_B_reg[3:0]' into 'VGA_R_reg[3:0]' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:229]
WARNING: [Synth 8-6014] Unused sequential element VGA_G_reg was removed.  [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:228]
WARNING: [Synth 8-6014] Unused sequential element VGA_B_reg was removed.  [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:229]
INFO: [Synth 8-6155] done synthesizing module 'game' (15#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:23]
INFO: [Synth 8-6157] synthesizing module 'menu_screen' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:23]
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 440 - type: integer 
	Parameter B_SIZE bound to: 20 - type: integer 
	Parameter SCREEN_WIDTH bound to: 640 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 480 - type: integer 
	Parameter VRAM_DEPTH bound to: 307200 - type: integer 
	Parameter VRAM_A_WIDTH bound to: 18 - type: integer 
	Parameter VRAM_D_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-251] Loading palette. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:102]
INFO: [Synth 8-3876] $readmem data file 'over_palette.mem' is read successfully [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:103]
WARNING: [Synth 8-7023] instance 'display' of module 'vga640x480' has 11 connections declared, but only 9 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:54]
INFO: [Synth 8-6157] synthesizing module 'start_square' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/start_square.v:23]
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 440 - type: integer 
	Parameter IX_DIR bound to: 1 - type: integer 
	Parameter IY_DIR bound to: 1 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'start_square' (16#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/start_square.v:23]
WARNING: [Synth 8-7023] instance 'ball' of module 'start_square' has 8 connections declared, but only 7 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:66]
INFO: [Synth 8-6157] synthesizing module 'sram' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:25]
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter MEMFILE bound to: over.mem - type: string 
INFO: [Synth 8-251] Loading memor@R-N3 [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:38]
INFO: [Synth 8-3876] $readmem data file 'over.mem' is read successfully [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:39]
INFO: [Synth 8-6155] done synthesizing module 'sram' (17#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'menu_screen' (18#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:23]
INFO: [Synth 8-6157] synthesizing module 'bg_gen' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/bg_gen.v:25]
	Parameter MEMFILE bound to: gameover.mem - type: string 
	Parameter PALETTE bound to: gameover_palette.mem - type: string 
	Parameter SCREEN_WIDTH bound to: 640 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 480 - type: integer 
	Parameter VRAM_DEPTH bound to: 307200 - type: integer 
	Parameter VRAM_A_WIDTH bound to: 18 - type: integer 
	Parameter VRAM_D_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-251] Loading palette. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/bg_gen.v:90]
INFO: [Synth 8-3876] $readmem data file 'gameover_palette.mem' is read successfully [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/bg_gen.v:91]
WARNING: [Synth 8-7023] instance 'display' of module 'vga640x480' has 11 connections declared, but only 8 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/bg_gen.v:53]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized0' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:25]
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter MEMFILE bound to: gameover.mem - type: string 
INFO: [Synth 8-251] Loading memor4JCR-N3 [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:38]
INFO: [Synth 8-3876] $readmem data file 'gameover.mem' is read successfully [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:39]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized0' (18#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'bg_gen' (19#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/bg_gen.v:25]
INFO: [Synth 8-6157] synthesizing module 'score_to_7seg' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/score_to_7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'dec_bcd' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/dec_bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dec_bcd' (20#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/dec_bcd.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'bin' does not match port width (8) of module 'dec_bcd' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/score_to_7seg.v:31]
WARNING: [Synth 8-689] width (8) of port connection 'bcd' does not match port width (12) of module 'dec_bcd' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/score_to_7seg.v:31]
INFO: [Synth 8-6157] synthesizing module 'num_hex' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/num_hex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'num_hex' (21#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/num_hex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'score_to_7seg' (22#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/score_to_7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'increment_one' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/increment_one.v:23]
INFO: [Synth 8-6155] done synthesizing module 'increment_one' (23#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/increment_one.v:23]
WARNING: [Synth 8-3848] Net highest_score in module/entity top does not have driver. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/topmodule.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top' (24#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/topmodule.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'AN' does not match port width (8) of module 'top' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:88]
INFO: [Synth 8-6157] synthesizing module 'analog2game' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/analog2game.v:23]
INFO: [Synth 8-6155] done synthesizing module 'analog2game' (25#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/analog2game.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_new' (26#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:23]
WARNING: [Synth 8-3331] design score_to_7seg has unconnected port currscore[8]
WARNING: [Synth 8-3331] design counter3bit has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2092.359 ; gain = 50.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 2102.617 ; gain = 61.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 2102.617 ; gain = 61.238
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 11 IBUFs to IO ports without IO buffers.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create SYSMON shape for instance top_ADC/XLXI_R/inst. Found overlapping instances within the shape: top_ADC/XLXI_L/inst and top_ADC/XLXI_R/inst.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2102.617 ; gain = 61.238
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Nov 17 16:05:23 2022] Launched synth_1...
Run output will be captured here: X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/Analog_Pong_Game.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Nov 17 16:08:02 2022] Launched impl_1...
Run output will be captured here: X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/Analog_Pong_Game.runs/impl_1/runme.log
add_files -norecurse {{X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_1/xadc_wiz_1.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2102.617 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_new' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:23]
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'XADC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
	Parameter INIT_40 bound to: 16'b1000000000000000 
	Parameter INIT_41 bound to: 16'b0010000110101111 
	Parameter INIT_42 bound to: 16'b0001100100000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000000000000 
	Parameter INIT_49 bound to: 16'b0000110000001100 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v:53]
WARNING: [Synth 8-7023] instance 'XLXI_L' of module 'xadc_wiz_0' has 23 connections declared, but only 22 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:61]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_1' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_1/xadc_wiz_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_1' (3#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_1/xadc_wiz_1.v:53]
WARNING: [Synth 8-7023] instance 'XLXI_R' of module 'xadc_wiz_1' has 23 connections declared, but only 22 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:86]
INFO: [Synth 8-155] case statement is not full and has no default [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:201]
INFO: [Synth 8-6157] synthesizing module 'DigitToSeg' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegdecoder' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdecoder' (4#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4_4bus' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4bus' (5#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'segClkDevider' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'segClkDevider' (6#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (7#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3_8' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_8' (8#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DigitToSeg' (9#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/ADC Development/Demos/Nexys7/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
WARNING: [Synth 8-6014] Unused sequential element decimal_reg was removed.  [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:151]
INFO: [Synth 8-6155] done synthesizing module 'XADCdemo' (10#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'top' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/topmodule.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/clock_divider.v:23]
	Parameter DIVISOR bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (11#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'game' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:23]
	Parameter PW bound to: 100 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter PY bound to: 440 - type: integer 
	Parameter PX bound to: 320 - type: integer 
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 360 - type: integer 
	Parameter B_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/vga640x480.v:23]
	Parameter HS_STA bound to: 16 - type: integer 
	Parameter HS_END bound to: 112 - type: integer 
	Parameter HA_STA bound to: 160 - type: integer 
	Parameter VS_STA bound to: 490 - type: integer 
	Parameter VS_END bound to: 492 - type: integer 
	Parameter VA_END bound to: 480 - type: integer 
	Parameter LINE bound to: 800 - type: integer 
	Parameter SCREEN bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (12#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/vga640x480.v:23]
WARNING: [Synth 8-7023] instance 'display' of module 'vga640x480' has 11 connections declared, but only 8 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:73]
INFO: [Synth 8-6157] synthesizing module 'paddle' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/paddle.v:23]
	Parameter P_WIDTH bound to: 100 - type: integer 
	Parameter P_HEIGHT bound to: 40 - type: integer 
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 440 - type: integer 
	Parameter IX_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'paddle' (13#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/paddle.v:23]
INFO: [Synth 8-6157] synthesizing module 'square' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 360 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debounce' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (14#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'square' (15#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized0' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 30 - type: integer 
	Parameter IY bound to: 340 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized0' (15#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b1' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:116]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized1' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 50 - type: integer 
	Parameter IY bound to: 120 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized1' (15#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b2' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:132]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized2' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 30 - type: integer 
	Parameter IY bound to: 140 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized2' (15#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b3' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:148]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized3' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 20 - type: integer 
	Parameter IY bound to: 100 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized3' (15#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b4' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:164]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized4' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 70 - type: integer 
	Parameter IY bound to: 240 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized4' (15#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b5' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:180]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized5' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 370 - type: integer 
	Parameter IY bound to: 150 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized5' (15#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b6' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:196]
INFO: [Synth 8-4471] merging register 'VGA_G_reg[3:0]' into 'VGA_R_reg[3:0]' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:228]
INFO: [Synth 8-4471] merging register 'VGA_B_reg[3:0]' into 'VGA_R_reg[3:0]' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:229]
WARNING: [Synth 8-6014] Unused sequential element VGA_G_reg was removed.  [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:228]
WARNING: [Synth 8-6014] Unused sequential element VGA_B_reg was removed.  [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:229]
INFO: [Synth 8-6155] done synthesizing module 'game' (16#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/game.v:23]
INFO: [Synth 8-6157] synthesizing module 'menu_screen' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:23]
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 440 - type: integer 
	Parameter B_SIZE bound to: 20 - type: integer 
	Parameter SCREEN_WIDTH bound to: 640 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 480 - type: integer 
	Parameter VRAM_DEPTH bound to: 307200 - type: integer 
	Parameter VRAM_A_WIDTH bound to: 18 - type: integer 
	Parameter VRAM_D_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-251] Loading palette. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:102]
INFO: [Synth 8-3876] $readmem data file 'over_palette.mem' is read successfully [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:103]
WARNING: [Synth 8-7023] instance 'display' of module 'vga640x480' has 11 connections declared, but only 9 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:54]
INFO: [Synth 8-6157] synthesizing module 'start_square' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/start_square.v:23]
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 440 - type: integer 
	Parameter IX_DIR bound to: 1 - type: integer 
	Parameter IY_DIR bound to: 1 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'start_square' (17#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/start_square.v:23]
WARNING: [Synth 8-7023] instance 'ball' of module 'start_square' has 8 connections declared, but only 7 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:66]
INFO: [Synth 8-6157] synthesizing module 'sram' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:25]
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter MEMFILE bound to: over.mem - type: string 
INFO: [Synth 8-251] Loading memor@R-N3 [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:38]
INFO: [Synth 8-3876] $readmem data file 'over.mem' is read successfully [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:39]
INFO: [Synth 8-6155] done synthesizing module 'sram' (18#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'menu_screen' (19#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/menu_screen.v:23]
INFO: [Synth 8-6157] synthesizing module 'bg_gen' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/bg_gen.v:25]
	Parameter MEMFILE bound to: gameover.mem - type: string 
	Parameter PALETTE bound to: gameover_palette.mem - type: string 
	Parameter SCREEN_WIDTH bound to: 640 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 480 - type: integer 
	Parameter VRAM_DEPTH bound to: 307200 - type: integer 
	Parameter VRAM_A_WIDTH bound to: 18 - type: integer 
	Parameter VRAM_D_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-251] Loading palette. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/bg_gen.v:90]
INFO: [Synth 8-3876] $readmem data file 'gameover_palette.mem' is read successfully [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/bg_gen.v:91]
WARNING: [Synth 8-7023] instance 'display' of module 'vga640x480' has 11 connections declared, but only 8 given [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/bg_gen.v:53]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized0' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:25]
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter MEMFILE bound to: gameover.mem - type: string 
INFO: [Synth 8-251] Loading memor4JCR-N3 [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:38]
INFO: [Synth 8-3876] $readmem data file 'gameover.mem' is read successfully [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:39]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized0' (19#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'bg_gen' (20#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/bg_gen.v:25]
INFO: [Synth 8-6157] synthesizing module 'score_to_7seg' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/score_to_7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'dec_bcd' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/dec_bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dec_bcd' (21#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/dec_bcd.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'bin' does not match port width (8) of module 'dec_bcd' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/score_to_7seg.v:31]
WARNING: [Synth 8-689] width (8) of port connection 'bcd' does not match port width (12) of module 'dec_bcd' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/score_to_7seg.v:31]
INFO: [Synth 8-6157] synthesizing module 'num_hex' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/num_hex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'num_hex' (22#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/num_hex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'score_to_7seg' (23#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/score_to_7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'increment_one' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/increment_one.v:23]
INFO: [Synth 8-6155] done synthesizing module 'increment_one' (24#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/increment_one.v:23]
WARNING: [Synth 8-3848] Net highest_score in module/entity top does not have driver. [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/topmodule.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top' (25#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Pong Game/hdl/topmodule.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'AN' does not match port width (8) of module 'top' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:88]
INFO: [Synth 8-6157] synthesizing module 'analog2game' [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/analog2game.v:23]
INFO: [Synth 8-6155] done synthesizing module 'analog2game' (26#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/analog2game.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_new' (27#1) [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/top_new.v:23]
WARNING: [Synth 8-3331] design score_to_7seg has unconnected port currscore[8]
WARNING: [Synth 8-3331] design counter3bit has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2191.605 ; gain = 88.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 2203.844 ; gain = 101.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 2203.844 ; gain = 101.227
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 11 IBUFs to IO ports without IO buffers.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create SYSMON shape for instance top_ADC/XLXI_R/inst. Found overlapping instances within the shape: top_ADC/XLXI_L/inst and top_ADC/XLXI_R/inst.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2203.844 ; gain = 101.227
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Nov 17 16:15:51 2022] Launched synth_1...
Run output will be captured here: X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/Analog_Pong_Game.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Nov 17 16:18:27 2022] Launched impl_1...
Run output will be captured here: X:/EC551/FinalProject/working copy 11.17/EC551_FinalProject/Analog_Pong_Game/Analog_Pong_Game.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 17 16:34:35 2022...
