// Seed: 1259540818
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    input wire id_2,
    output supply1 id_3,
    output supply1 id_4,
    output wor id_5,
    output wor id_6,
    input uwire id_7,
    output tri id_8
);
  wire id_10;
  assign module_1.id_3 = 0;
endmodule
program module_1 #(
    parameter id_0 = 32'd86
) (
    output tri0  _id_0,
    input  wor   id_1,
    input  wor   id_2,
    output uwire id_3,
    input  tri1  id_4
    , id_6
);
  logic [id_0 : -1] id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3
  );
endprogram
