set_property PACKAGE_PIN R10 [get_ports {din[0]}]
set_property BEL IOB33.OUTBUF [get_cells {Ra_OBUF[13]_inst}]
set_property LOC G17 [get_cells {Ra_OBUF[13]_inst}]
set_property PACKAGE_PIN F18 [get_ports {Ra[5]}]
set_property BEL IOB33.OUTBUF [get_cells {Ra_OBUF[9]_inst}]
set_property LOC C17 [get_cells {Ra_OBUF[9]_inst}]
set_property PACKAGE_PIN M17 [get_ports {Rb[2]}]
set_property BEL IOB33.OUTBUF [get_cells {Rb_OBUF[7]_inst}]
set_property LOC N14 [get_cells {Rb_OBUF[7]_inst}]
set_property PACKAGE_PIN T14 [get_ports {SR2[0]}]
set_property PACKAGE_PIN V10 [get_ports {din[8]}]
set_property BEL IOB33.OUTBUF [get_cells {Rb_OBUF[4]_inst}]
set_property LOC P18 [get_cells {Rb_OBUF[4]_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {SR2_IBUF[2]_inst}]
set_property LOC P15 [get_cells {SR2_IBUF[2]_inst}]
set_property PACKAGE_PIN R13 [get_ports {Rb[12]}]
set_property BEL IOB33.INBUF_EN [get_cells {din_IBUF[9]_inst}]
set_property LOC V12 [get_cells {din_IBUF[9]_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {din_IBUF[6]_inst}]
set_property LOC U14 [get_cells {din_IBUF[6]_inst}]
set_property PACKAGE_PIN R17 [get_ports {regWE}]
set_property BEL IOB33.OUTBUF [get_cells {Rb_OBUF[12]_inst}]
set_property LOC R13 [get_cells {Rb_OBUF[12]_inst}]
set_property PACKAGE_PIN V17 [get_ports {din[13]}]
set_property PACKAGE_PIN T10 [get_ports {din[1]}]
set_property PACKAGE_PIN N15 [get_ports {clk}]
set_property PACKAGE_PIN J13 [get_ports {Ra[15]}]
set_property BEL IOB33.INBUF_EN [get_cells {din_IBUF[3]_inst}]
set_property LOC U13 [get_cells {din_IBUF[3]_inst}]
set_property PACKAGE_PIN J17 [get_ports {Ra[4]}]
set_property PACKAGE_PIN N16 [get_ports {Rb[1]}]
set_property BEL IOB33.INBUF_EN [get_cells {DR_IBUF[0]_inst}]
set_property LOC U17 [get_cells {DR_IBUF[0]_inst}]
set_property PACKAGE_PIN T15 [get_ports {SR1[2]}]
set_property PACKAGE_PIN V12 [get_ports {din[9]}]
set_property BEL IOB33.INBUF_EN [get_cells {din_IBUF[1]_inst}]
set_property LOC T10 [get_cells {din_IBUF[1]_inst}]
set_property PACKAGE_PIN L13 [get_ports {Rb[11]}]
set_property BEL IOB33.OUTBUF [get_cells {Ra_OBUF[10]_inst}]
set_property LOC C16 [get_cells {Ra_OBUF[10]_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {din_IBUF[15]_inst}]
set_property LOC U18 [get_cells {din_IBUF[15]_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {din_IBUF[12]_inst}]
set_property LOC T11 [get_cells {din_IBUF[12]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {Rb_OBUF[1]_inst}]
set_property LOC N16 [get_cells {Rb_OBUF[1]_inst}]
set_property PACKAGE_PIN U16 [get_ports {din[14]}]
set_property PACKAGE_PIN R18 [get_ports {Rb[9]}]
set_property BEL IOB33.OUTBUF [get_cells {Ra_OBUF[1]_inst}]
set_property LOC J15 [get_cells {Ra_OBUF[1]_inst}]
set_property PACKAGE_PIN H17 [get_ports {Ra[14]}]
set_property PACKAGE_PIN D18 [get_ports {Ra[7]}]
set_property PACKAGE_PIN T9 [get_ports {din[2]}]
set_property PACKAGE_PIN P18 [get_ports {Rb[4]}]
set_property BEL IOB33.OUTBUF [get_cells {Ra_OBUF[11]_inst}]
set_property LOC H15 [get_cells {Ra_OBUF[11]_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {clk_IBUF_inst}]
set_property LOC N15 [get_cells {clk_IBUF_inst}]
set_property BEL IOB33.OUTBUF [get_cells {Ra_OBUF[4]_inst}]
set_property LOC J17 [get_cells {Ra_OBUF[4]_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {regWE_IBUF_inst}]
set_property LOC R17 [get_cells {regWE_IBUF_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {din_IBUF[4]_inst}]
set_property LOC T13 [get_cells {din_IBUF[4]_inst}]
set_property BEL BUFG.BUFG [get_cells {clk_IBUF_BUFG_inst}]
set_property LOC BUFGCTRL_X0Y0 [get_cells {clk_IBUF_BUFG_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {din_IBUF[0]_inst}]
set_property LOC R10 [get_cells {din_IBUF[0]_inst}]
set_property PACKAGE_PIN P15 [get_ports {SR2[2]}]
set_property PACKAGE_PIN M13 [get_ports {Rb[10]}]
set_property BEL IOB33.OUTBUF [get_cells {Rb_OBUF[5]_inst}]
set_property LOC N17 [get_cells {Rb_OBUF[5]_inst}]
set_property PACKAGE_PIN V15 [get_ports {DR[2]}]
set_property BEL IOB33.INBUF_EN [get_cells {SR2_IBUF[0]_inst}]
set_property LOC T14 [get_cells {SR2_IBUF[0]_inst}]
set_property PACKAGE_PIN U11 [get_ports {din[11]}]
set_property PACKAGE_PIN G17 [get_ports {Ra[13]}]
set_property BEL IOB33.INBUF_EN [get_cells {SR2_IBUF[1]_inst}]
set_property LOC R15 [get_cells {SR2_IBUF[1]_inst}]
set_property PACKAGE_PIN G18 [get_ports {Ra[6]}]
set_property PACKAGE_PIN U13 [get_ports {din[3]}]
set_property PACKAGE_PIN M16 [get_ports {Rb[3]}]
set_property PACKAGE_PIN R15 [get_ports {SR2[1]}]
set_property BEL IOB33.INBUF_EN [get_cells {din_IBUF[10]_inst}]
set_property LOC U12 [get_cells {din_IBUF[10]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {Ra_OBUF[3]_inst}]
set_property LOC J18 [get_cells {Ra_OBUF[3]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {Rb_OBUF[11]_inst}]
set_property LOC L13 [get_cells {Rb_OBUF[11]_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {din_IBUF[5]_inst}]
set_property LOC V14 [get_cells {din_IBUF[5]_inst}]
set_property PACKAGE_PIN V16 [get_ports {DR[1]}]
set_property BEL IOB33.OUTBUF [get_cells {Ra_OBUF[12]_inst}]
set_property LOC J14 [get_cells {Ra_OBUF[12]_inst}]
set_property PACKAGE_PIN T11 [get_ports {din[12]}]
set_property BEL IOB33.OUTBUF [get_cells {Rb_OBUF[6]_inst}]
set_property LOC P14 [get_cells {Rb_OBUF[6]_inst}]
set_property PACKAGE_PIN C17 [get_ports {Ra[9]}]
set_property BEL IOB33.OUTBUF [get_cells {Ra_OBUF[2]_inst}]
set_property LOC K15 [get_cells {Ra_OBUF[2]_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {din_IBUF[2]_inst}]
set_property LOC T9 [get_cells {din_IBUF[2]_inst}]
set_property PACKAGE_PIN P14 [get_ports {Rb[6]}]
set_property PACKAGE_PIN T13 [get_ports {din[4]}]
set_property BEL IOB33.INBUF_EN [get_cells {SR1_IBUF[0]_inst}]
set_property LOC T16 [get_cells {SR1_IBUF[0]_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {din_IBUF[14]_inst}]
set_property LOC U16 [get_cells {din_IBUF[14]_inst}]
set_property PACKAGE_PIN J15 [get_ports {Ra[1]}]
set_property BEL IOB33.INBUF_EN [get_cells {din_IBUF[11]_inst}]
set_property LOC U11 [get_cells {din_IBUF[11]_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {DR_IBUF[2]_inst}]
set_property LOC V15 [get_cells {DR_IBUF[2]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {Ra_OBUF[5]_inst}]
set_property LOC F18 [get_cells {Ra_OBUF[5]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {Rb_OBUF[0]_inst}]
set_property LOC P17 [get_cells {Rb_OBUF[0]_inst}]
set_property PACKAGE_PIN U17 [get_ports {DR[0]}]
set_property PACKAGE_PIN J14 [get_ports {Ra[12]}]
set_property PACKAGE_PIN E18 [get_ports {Ra[8]}]
set_property BEL IOB33.OUTBUF [get_cells {Ra_OBUF[8]_inst}]
set_property LOC E18 [get_cells {Ra_OBUF[8]_inst}]
set_property PACKAGE_PIN N17 [get_ports {Rb[5]}]
set_property PACKAGE_PIN V14 [get_ports {din[5]}]
set_property PACKAGE_PIN K16 [get_ports {Ra[0]}]
set_property BEL IOB33.OUTBUF [get_cells {Ra_OBUF[14]_inst}]
set_property LOC H17 [get_cells {Ra_OBUF[14]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {Rb_OBUF[8]_inst}]
set_property LOC T18 [get_cells {Rb_OBUF[8]_inst}]
set_property PACKAGE_PIN L18 [get_ports {Rb[15]}]
set_property BEL IOB33.OUTBUF [get_cells {Rb_OBUF[10]_inst}]
set_property LOC M13 [get_cells {Rb_OBUF[10]_inst}]
set_property PACKAGE_PIN U12 [get_ports {din[10]}]
set_property BEL IOB33.INBUF_EN [get_cells {din_IBUF[7]_inst}]
set_property LOC V11 [get_cells {din_IBUF[7]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {Rb_OBUF[13]_inst}]
set_property LOC R12 [get_cells {Rb_OBUF[13]_inst}]
set_property PACKAGE_PIN H15 [get_ports {Ra[11]}]
set_property PACKAGE_PIN T18 [get_ports {Rb[8]}]
set_property BEL IOB33.OUTBUF [get_cells {Rb_OBUF[2]_inst}]
set_property LOC M17 [get_cells {Rb_OBUF[2]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {Rb_OBUF[9]_inst}]
set_property LOC R18 [get_cells {Rb_OBUF[9]_inst}]
set_property PACKAGE_PIN J18 [get_ports {Ra[3]}]
set_property PACKAGE_PIN U14 [get_ports {din[6]}]
set_property BEL IOB33.OUTBUF [get_cells {Rb_OBUF[14]_inst}]
set_property LOC M18 [get_cells {Rb_OBUF[14]_inst}]
set_property PACKAGE_PIN R16 [get_ports {SR1[1]}]
set_property BEL IOB33.INBUF_EN [get_cells {SR1_IBUF[2]_inst}]
set_property LOC T15 [get_cells {SR1_IBUF[2]_inst}]
set_property PACKAGE_PIN P17 [get_ports {Rb[0]}]
set_property BEL IOB33.OUTBUF [get_cells {Ra_OBUF[7]_inst}]
set_property LOC D18 [get_cells {Ra_OBUF[7]_inst}]
set_property PACKAGE_PIN M18 [get_ports {Rb[14]}]
set_property PACKAGE_PIN U18 [get_ports {din[15]}]
set_property BEL IOB33.OUTBUF [get_cells {Ra_OBUF[0]_inst}]
set_property LOC K16 [get_cells {Ra_OBUF[0]_inst}]
set_property PACKAGE_PIN C16 [get_ports {Ra[10]}]
set_property BEL IOB33.INBUF_EN [get_cells {din_IBUF[13]_inst}]
set_property LOC V17 [get_cells {din_IBUF[13]_inst}]
set_property PACKAGE_PIN N14 [get_ports {Rb[7]}]
set_property BEL IOB33.OUTBUF [get_cells {Rb_OBUF[3]_inst}]
set_property LOC M16 [get_cells {Rb_OBUF[3]_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {din_IBUF[8]_inst}]
set_property LOC V10 [get_cells {din_IBUF[8]_inst}]
set_property PACKAGE_PIN K15 [get_ports {Ra[2]}]
set_property PACKAGE_PIN V11 [get_ports {din[7]}]
set_property PACKAGE_PIN T16 [get_ports {SR1[0]}]
set_property PACKAGE_PIN R12 [get_ports {Rb[13]}]
set_property BEL IOB33.INBUF_EN [get_cells {SR1_IBUF[1]_inst}]
set_property LOC R16 [get_cells {SR1_IBUF[1]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {Rb_OBUF[15]_inst}]
set_property LOC L18 [get_cells {Rb_OBUF[15]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {Ra_OBUF[15]_inst}]
set_property LOC J13 [get_cells {Ra_OBUF[15]_inst}]
set_property BEL IOB33.OUTBUF [get_cells {Ra_OBUF[6]_inst}]
set_property LOC G18 [get_cells {Ra_OBUF[6]_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {DR_IBUF[1]_inst}]
set_property LOC V16 [get_cells {DR_IBUF[1]_inst}]
set_property BEL SLICEM.D6LUT [get_cells {registers_reg_r2_0_7_6_11/RAMD_D1}]
set_property LOC SLICE_X2Y83 [get_cells {registers_reg_r2_0_7_6_11/RAMD_D1}]
set_property BEL SLICEM.D5LUT [get_cells {registers_reg_r2_0_7_6_11/RAMD}]
set_property LOC SLICE_X2Y83 [get_cells {registers_reg_r2_0_7_6_11/RAMD}]
set_property BEL SLICEM.D6LUT [get_cells {registers_reg_r1_0_7_6_11/RAMD_D1}]
set_property LOC SLICE_X2Y84 [get_cells {registers_reg_r1_0_7_6_11/RAMD_D1}]
set_property BEL SLICEM.D5LUT [get_cells {registers_reg_r1_0_7_6_11/RAMD}]
set_property LOC SLICE_X2Y84 [get_cells {registers_reg_r1_0_7_6_11/RAMD}]
set_property BEL SLICEM.D5LUT [get_cells {registers_reg_r1_0_7_12_15/RAMD}]
set_property LOC SLICE_X2Y82 [get_cells {registers_reg_r1_0_7_12_15/RAMD}]
set_property BEL SLICEM.D6LUT [get_cells {registers_reg_r1_0_7_12_15/RAMD_D1}]
set_property LOC SLICE_X2Y82 [get_cells {registers_reg_r1_0_7_12_15/RAMD_D1}]
set_property BEL SLICEM.D6LUT [get_cells {registers_reg_r2_0_7_0_5/RAMD_D1}]
set_property LOC SLICE_X2Y79 [get_cells {registers_reg_r2_0_7_0_5/RAMD_D1}]
set_property BEL SLICEM.D5LUT [get_cells {registers_reg_r2_0_7_0_5/RAMD}]
set_property LOC SLICE_X2Y79 [get_cells {registers_reg_r2_0_7_0_5/RAMD}]
set_property BEL SLICEM.D5LUT [get_cells {registers_reg_r2_0_7_12_15/RAMD}]
set_property LOC SLICE_X2Y81 [get_cells {registers_reg_r2_0_7_12_15/RAMD}]
set_property BEL SLICEM.D6LUT [get_cells {registers_reg_r2_0_7_12_15/RAMD_D1}]
set_property LOC SLICE_X2Y81 [get_cells {registers_reg_r2_0_7_12_15/RAMD_D1}]
set_property BEL SLICEM.D6LUT [get_cells {registers_reg_r1_0_7_0_5/RAMD_D1}]
set_property LOC SLICE_X2Y80 [get_cells {registers_reg_r1_0_7_0_5/RAMD_D1}]
set_property BEL SLICEM.D5LUT [get_cells {registers_reg_r1_0_7_0_5/RAMD}]
set_property LOC SLICE_X2Y80 [get_cells {registers_reg_r1_0_7_0_5/RAMD}]
set_property BEL SLICEM.B5LUT [get_cells {registers_reg_r2_0_7_6_11/RAMB}]
set_property LOC SLICE_X2Y83 [get_cells {registers_reg_r2_0_7_6_11/RAMB}]
set_property BEL SLICEM.C5LUT [get_cells {registers_reg_r2_0_7_6_11/RAMC}]
set_property LOC SLICE_X2Y83 [get_cells {registers_reg_r2_0_7_6_11/RAMC}]
set_property BEL SLICEM.C6LUT [get_cells {registers_reg_r2_0_7_6_11/RAMC_D1}]
set_property LOC SLICE_X2Y83 [get_cells {registers_reg_r2_0_7_6_11/RAMC_D1}]
set_property BEL SLICEM.A5LUT [get_cells {registers_reg_r2_0_7_6_11/RAMA}]
set_property LOC SLICE_X2Y83 [get_cells {registers_reg_r2_0_7_6_11/RAMA}]
set_property BEL SLICEM.A6LUT [get_cells {registers_reg_r2_0_7_6_11/RAMA_D1}]
set_property LOC SLICE_X2Y83 [get_cells {registers_reg_r2_0_7_6_11/RAMA_D1}]
set_property BEL SLICEM.B6LUT [get_cells {registers_reg_r2_0_7_6_11/RAMB_D1}]
set_property LOC SLICE_X2Y83 [get_cells {registers_reg_r2_0_7_6_11/RAMB_D1}]
set_property BEL SLICEM.C5LUT [get_cells {registers_reg_r1_0_7_6_11/RAMC}]
set_property LOC SLICE_X2Y84 [get_cells {registers_reg_r1_0_7_6_11/RAMC}]
set_property BEL SLICEM.A5LUT [get_cells {registers_reg_r1_0_7_6_11/RAMA}]
set_property LOC SLICE_X2Y84 [get_cells {registers_reg_r1_0_7_6_11/RAMA}]
set_property BEL SLICEM.B5LUT [get_cells {registers_reg_r1_0_7_6_11/RAMB}]
set_property LOC SLICE_X2Y84 [get_cells {registers_reg_r1_0_7_6_11/RAMB}]
set_property BEL SLICEM.C6LUT [get_cells {registers_reg_r1_0_7_6_11/RAMC_D1}]
set_property LOC SLICE_X2Y84 [get_cells {registers_reg_r1_0_7_6_11/RAMC_D1}]
set_property BEL SLICEM.B6LUT [get_cells {registers_reg_r1_0_7_6_11/RAMB_D1}]
set_property LOC SLICE_X2Y84 [get_cells {registers_reg_r1_0_7_6_11/RAMB_D1}]
set_property BEL SLICEM.A6LUT [get_cells {registers_reg_r1_0_7_6_11/RAMA_D1}]
set_property LOC SLICE_X2Y84 [get_cells {registers_reg_r1_0_7_6_11/RAMA_D1}]
set_property BEL SLICEM.B5LUT [get_cells {registers_reg_r1_0_7_12_15/RAMB}]
set_property LOC SLICE_X2Y82 [get_cells {registers_reg_r1_0_7_12_15/RAMB}]
set_property BEL SLICEM.C5LUT [get_cells {registers_reg_r1_0_7_12_15/RAMC}]
set_property LOC SLICE_X2Y82 [get_cells {registers_reg_r1_0_7_12_15/RAMC}]
set_property BEL SLICEM.A5LUT [get_cells {registers_reg_r1_0_7_12_15/RAMA}]
set_property LOC SLICE_X2Y82 [get_cells {registers_reg_r1_0_7_12_15/RAMA}]
set_property BEL SLICEM.A6LUT [get_cells {registers_reg_r1_0_7_12_15/RAMA_D1}]
set_property LOC SLICE_X2Y82 [get_cells {registers_reg_r1_0_7_12_15/RAMA_D1}]
set_property BEL SLICEM.B6LUT [get_cells {registers_reg_r1_0_7_12_15/RAMB_D1}]
set_property LOC SLICE_X2Y82 [get_cells {registers_reg_r1_0_7_12_15/RAMB_D1}]
set_property BEL SLICEM.C6LUT [get_cells {registers_reg_r1_0_7_12_15/RAMC_D1}]
set_property LOC SLICE_X2Y82 [get_cells {registers_reg_r1_0_7_12_15/RAMC_D1}]
set_property BEL SLICEM.A5LUT [get_cells {registers_reg_r2_0_7_0_5/RAMA}]
set_property LOC SLICE_X2Y79 [get_cells {registers_reg_r2_0_7_0_5/RAMA}]
set_property BEL SLICEM.B5LUT [get_cells {registers_reg_r2_0_7_0_5/RAMB}]
set_property LOC SLICE_X2Y79 [get_cells {registers_reg_r2_0_7_0_5/RAMB}]
set_property BEL SLICEM.C5LUT [get_cells {registers_reg_r2_0_7_0_5/RAMC}]
set_property LOC SLICE_X2Y79 [get_cells {registers_reg_r2_0_7_0_5/RAMC}]
set_property BEL SLICEM.B6LUT [get_cells {registers_reg_r2_0_7_0_5/RAMB_D1}]
set_property LOC SLICE_X2Y79 [get_cells {registers_reg_r2_0_7_0_5/RAMB_D1}]
set_property BEL SLICEM.C6LUT [get_cells {registers_reg_r2_0_7_0_5/RAMC_D1}]
set_property LOC SLICE_X2Y79 [get_cells {registers_reg_r2_0_7_0_5/RAMC_D1}]
set_property BEL SLICEM.A6LUT [get_cells {registers_reg_r2_0_7_0_5/RAMA_D1}]
set_property LOC SLICE_X2Y79 [get_cells {registers_reg_r2_0_7_0_5/RAMA_D1}]
set_property BEL SLICEM.A5LUT [get_cells {registers_reg_r2_0_7_12_15/RAMA}]
set_property LOC SLICE_X2Y81 [get_cells {registers_reg_r2_0_7_12_15/RAMA}]
set_property BEL SLICEM.B5LUT [get_cells {registers_reg_r2_0_7_12_15/RAMB}]
set_property LOC SLICE_X2Y81 [get_cells {registers_reg_r2_0_7_12_15/RAMB}]
set_property BEL SLICEM.C5LUT [get_cells {registers_reg_r2_0_7_12_15/RAMC}]
set_property LOC SLICE_X2Y81 [get_cells {registers_reg_r2_0_7_12_15/RAMC}]
set_property BEL SLICEM.A6LUT [get_cells {registers_reg_r2_0_7_12_15/RAMA_D1}]
set_property LOC SLICE_X2Y81 [get_cells {registers_reg_r2_0_7_12_15/RAMA_D1}]
set_property BEL SLICEM.C6LUT [get_cells {registers_reg_r2_0_7_12_15/RAMC_D1}]
set_property LOC SLICE_X2Y81 [get_cells {registers_reg_r2_0_7_12_15/RAMC_D1}]
set_property BEL SLICEM.B6LUT [get_cells {registers_reg_r2_0_7_12_15/RAMB_D1}]
set_property LOC SLICE_X2Y81 [get_cells {registers_reg_r2_0_7_12_15/RAMB_D1}]
set_property BEL SLICEM.B5LUT [get_cells {registers_reg_r1_0_7_0_5/RAMB}]
set_property LOC SLICE_X2Y80 [get_cells {registers_reg_r1_0_7_0_5/RAMB}]
set_property BEL SLICEM.C5LUT [get_cells {registers_reg_r1_0_7_0_5/RAMC}]
set_property LOC SLICE_X2Y80 [get_cells {registers_reg_r1_0_7_0_5/RAMC}]
set_property BEL SLICEM.A5LUT [get_cells {registers_reg_r1_0_7_0_5/RAMA}]
set_property LOC SLICE_X2Y80 [get_cells {registers_reg_r1_0_7_0_5/RAMA}]
set_property BEL SLICEM.B6LUT [get_cells {registers_reg_r1_0_7_0_5/RAMB_D1}]
set_property LOC SLICE_X2Y80 [get_cells {registers_reg_r1_0_7_0_5/RAMB_D1}]
set_property BEL SLICEM.A6LUT [get_cells {registers_reg_r1_0_7_0_5/RAMA_D1}]
set_property LOC SLICE_X2Y80 [get_cells {registers_reg_r1_0_7_0_5/RAMA_D1}]
set_property BEL SLICEM.C6LUT [get_cells {registers_reg_r1_0_7_0_5/RAMC_D1}]
set_property LOC SLICE_X2Y80 [get_cells {registers_reg_r1_0_7_0_5/RAMC_D1}]