{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import math\n",
    "import sys\n",
    "sys.path.append('../../python/')  \n",
    "from periphery import logicGate\n",
    "from periphery import constant\n",
    "print(constant.INV)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Precharger:\n",
    "    def __init__(self, num_col, res_load, activity_col_write,\n",
    "                 num_read_cell_op, num_write_cell_op, tech, input_param):\n",
    "        self.initialized = False\n",
    "        self.tech = tech\n",
    "        self.input_param = input_param\n",
    "        self.cap_output_BL\n",
    "        self.initialize(num_col, res_load, activity_col_write,\n",
    "                        num_read_cell_op, num_write_cell_op)\n",
    "\n",
    "    def initialize(self, num_col, res_load, activity_col_write,\n",
    "                   num_read_cell_op, num_write_cell_op):\n",
    "        self.num_col = num_col\n",
    "        self.res_load = res_load\n",
    "        self.activity_col_write = activity_col_write\n",
    "        self.num_read_cell_op = num_read_cell_op\n",
    "        self.num_write_cell_op = num_write_cell_op\n",
    "        # usually the pmos is large to pull up the bitline quickly\n",
    "        self.width_pmos_precharger = 6 * self.tech['featureSize']\n",
    "        self.width_pmos_equalizer = 1 * self.tech['featureSize']\n",
    "        self.initialized = True\n",
    "\n",
    "    def calculate__area(self, num_col, width_pmos_precharger, width_pmos_equalizer, feature_size,max_transistor_height, new_height, new_width, option):\n",
    "    # Constants representing layout modification strategies\n",
    "        MAGIC = 'MAGIC'\n",
    "        OVERRIDE = 'OVERRIDE'\n",
    "        NONE = 'NONE'\n",
    "\n",
    "        # Step 1: Compute single gate areas\n",
    "        h_pre, w_pre, _ = logicGate.calculate_logicgate_area(constant.INV, width_pmos_precharger, feature_size * max_transistor_height)\n",
    "        h_eq, w_eq, _ = logicGate.calculate_logicgate_area(constant.INV, width_pmos_equalizer, feature_size * max_transistor_height)\n",
    "\n",
    "        h_unit = h_pre + 2 * h_eq  # I don't know why we need 2 equalizers, but this is how it is in the original code\n",
    "        w_unit = max(w_pre, w_eq)\n",
    "\n",
    "        if new_width and option == 'NONE':\n",
    "            if new_width < w_unit:\n",
    "                raise ValueError(\"Precharger width is larger than assigned width.\")\n",
    "\n",
    "            num_unit_per_row = int(new_width // w_unit)\n",
    "            num_unit_per_row = min(num_unit_per_row, num_col)\n",
    "            num_row_unit = math.ceil(num_col / num_unit_per_row)\n",
    "\n",
    "            width = new_width\n",
    "            height = num_row_unit * h_unit\n",
    "        else:\n",
    "            width = num_col * w_unit\n",
    "            height = h_unit\n",
    "\n",
    "        area = height * width\n",
    "        cap_output_BL_precharger = logicGate.calculate_logicgate_cap(constant.INV, 0 , width_pmos_precharger, feature_size * max_transistor_height)\n",
    "        cap_output_BL_equalizer = logicGate.calculate_logicgate_cap(constant.INV, 0 , width_pmos_equalizer, feature_size * max_transistor_height)\n",
    "        self.cap_output_BL = cap_output_BL_precharger + cap_output_BL_equalizer\n",
    "\n",
    "    \n",
    "\n",
    "    def calculate_latency(self,width_pmos, cap_load, res_load, num_read, num_write, temperature, tech, horowitz):\n",
    "        # compute pull-up resistance\n",
    "        res_pull_up = logicGate.calculate_on_resistance(width_pmos, constant.PMOS, temperature, tech)\n",
    "\n",
    "        tau = res_pull_up * (cap_load + self.cap_output_BL) + res_load * cap_load / 2\n",
    "\n",
    "        # conductance of PMOS\n",
    "        gm = logicGate.calculate_transconductance(width_pmos, constant.PMOS, tech)\n",
    "\n",
    "        # Horowitz model parameters beta\n",
    "        beta = 1 / (res_pull_up * gm)\n",
    "\n",
    "        # Horowitz calculation for delay\n",
    "        ramp_output = None  \n",
    "        base_latency = horowitz(tau, beta, 1e20, ramp_output)\n",
    "\n",
    "        read_latency = base_latency * num_read\n",
    "        write_latency = base_latency * num_write\n",
    "\n",
    "        return read_latency, write_latency\n",
    "\n",
    "\n",
    "    def calculate_power(self, cap_load, num_read, num_write, vdd, leakage_current):\n",
    "        self.leakage = leakage_current * vdd * self.num_col\n",
    "        min_read = min(self.num_read_cell_op, self.num_col)\n",
    "        min_write = min(self.num_write_cell_op, self.num_col * self.activity_col_write)\n",
    "        self.read_energy = cap_load * vdd**2 * min_read * 2 * num_read\n",
    "        self.write_energy = cap_load * vdd**2 * min_write * num_write\n",
    "\n"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
