module partsel_00760(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire [29:6] x4;
  wire [26:1] x5;
  wire [4:28] x6;
  wire [3:30] x7;
  wire [0:30] x8;
  wire signed [1:24] x9;
  wire signed [3:24] x10;
  wire signed [26:5] x11;
  wire signed [29:0] x12;
  wire signed [27:4] x13;
  wire signed [31:5] x14;
  wire [27:4] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [5:28] p0 = 993442517;
  localparam signed [4:28] p1 = 274152163;
  localparam [29:2] p2 = 37432591;
  localparam [4:26] p3 = 452438656;
  assign x4 = (ctrl[0] || ctrl[0] || !ctrl[1] ? p0[20] : p2[18]);
  assign x5 = {2{{({2{x0}} + (ctrl[1] || !ctrl[2] && ctrl[3] ? (!ctrl[2] && !ctrl[1] && !ctrl[0] ? x2[13] : p0[23 + s1 +: 8]) : (x2[8 + s3] - x4[18 +: 4]))), x0[22 -: 4]}}};
  assign x6 = (!ctrl[2] && ctrl[1] || ctrl[3] ? {p3[13 + s3], {{p0[17 -: 1], x2[12 -: 2]}, x2[19 + s3 -: 2]}} : x1[16 + s0 -: 3]);
  assign x7 = p3[17 + s0 -: 7];
  assign x8 = x1[6 + s0];
  assign x9 = (ctrl[3] && !ctrl[2] && !ctrl[0] ? p0 : {(x7[31 + s3 -: 2] ^ x8[9 +: 2]), p1[20]});
  assign x10 = ({x2[21 -: 1], x3} ^ x3[12 +: 3]);
  assign x11 = x4[19];
  assign x12 = p1;
  assign x13 = p1;
  assign x14 = x7;
  assign x15 = x0[5 + s0 -: 6];
  assign y0 = x9[19 -: 2];
  assign y1 = x5[12 -: 1];
  assign y2 = (p2 & (((x3[0 + s0 -: 1] | p1[13 + s2 -: 1]) - (ctrl[3] || ctrl[2] || ctrl[0] ? (!ctrl[1] && !ctrl[0] || ctrl[0] ? p2[20] : p0[11 + s1]) : (p2[9 + s2] | x14[21 -: 1]))) ^ {({2{x10[15]}} | (ctrl[0] || ctrl[2] && !ctrl[2] ? p2[7 + s2 -: 3] : (x13[9 + s2 +: 7] & p3[12 -: 2]))), p2[20]}));
  assign y3 = ((({{2{x12}}, x6[12 -: 4]} & p3[0 + s2 -: 5]) | ((x15[12 + s1 +: 6] - (ctrl[3] && ctrl[0] || !ctrl[1] ? x14[8] : x2)) ^ (x6[14 -: 1] & x15[13 + s3 +: 2]))) | (ctrl[0] && !ctrl[0] || ctrl[2] ? {(x8[8 +: 3] & p0[25 + s3 -: 5]), ((x2[12] & x13[15 +: 2]) ^ {(x14[10 + s1] ^ x13[11]), p2[15 +: 4]})} : p2[10 +: 2]));
endmodule
