{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664262038169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664262038169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 15:00:38 2022 " "Processing started: Tue Sep 27 15:00:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664262038169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664262038169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_part1 -c lab2_part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_part1 -c lab2_part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664262038169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664262038285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664262038285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_part1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2_part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab2_part1-dosth " "Found design unit 1: lab2_part1-dosth" {  } { { "lab2_part1.vhd" "" { Text "/home/huhuhu/code/vhdl/lab2/part1/lab2_part1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664262045101 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab2_part1 " "Found entity 1: lab2_part1" {  } { { "lab2_part1.vhd" "" { Text "/home/huhuhu/code/vhdl/lab2/part1/lab2_part1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664262045101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664262045101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-func " "Found design unit 1: fulladd-func" {  } { { "fulladd.vhd" "" { Text "/home/huhuhu/code/vhdl/lab2/part1/fulladd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664262045102 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "/home/huhuhu/code/vhdl/lab2/part1/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664262045102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664262045102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex-dosth " "Found design unit 1: hex-dosth" {  } { { "hex.vhd" "" { Text "/home/huhuhu/code/vhdl/lab2/part1/hex.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664262045102 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.vhd" "" { Text "/home/huhuhu/code/vhdl/lab2/part1/hex.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664262045102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664262045102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lab2_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab2_package " "Found design unit 1: lab2_package" {  } { { "lab2_package.vhd" "" { Text "/home/huhuhu/code/vhdl/lab2/part1/lab2_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664262045103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664262045103 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "hwx1 lab2_part1.vhd(31) " "VHDL error at lab2_part1.vhd(31): object \"hwx1\" is used but not declared" {  } { { "lab2_part1.vhd" "" { Text "/home/huhuhu/code/vhdl/lab2/part1/lab2_part1.vhd" 31 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1664262045103 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out a lab2_part1.vhd(31) " "VHDL error at lab2_part1.vhd(31): cannot associate formal port \"a\" of mode \"out\" with an expression" {  } { { "lab2_part1.vhd" "" { Text "/home/huhuhu/code/vhdl/lab2/part1/lab2_part1.vhd" 31 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1664262045103 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out b lab2_part1.vhd(31) " "VHDL error at lab2_part1.vhd(31): cannot associate formal port \"b\" of mode \"out\" with an expression" {  } { { "lab2_part1.vhd" "" { Text "/home/huhuhu/code/vhdl/lab2/part1/lab2_part1.vhd" 31 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1664262045103 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out c lab2_part1.vhd(31) " "VHDL error at lab2_part1.vhd(31): cannot associate formal port \"c\" of mode \"out\" with an expression" {  } { { "lab2_part1.vhd" "" { Text "/home/huhuhu/code/vhdl/lab2/part1/lab2_part1.vhd" 31 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1664262045103 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out d lab2_part1.vhd(31) " "VHDL error at lab2_part1.vhd(31): cannot associate formal port \"d\" of mode \"out\" with an expression" {  } { { "lab2_part1.vhd" "" { Text "/home/huhuhu/code/vhdl/lab2/part1/lab2_part1.vhd" 31 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1664262045103 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out e lab2_part1.vhd(31) " "VHDL error at lab2_part1.vhd(31): cannot associate formal port \"e\" of mode \"out\" with an expression" {  } { { "lab2_part1.vhd" "" { Text "/home/huhuhu/code/vhdl/lab2/part1/lab2_part1.vhd" 31 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1664262045103 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out f lab2_part1.vhd(31) " "VHDL error at lab2_part1.vhd(31): cannot associate formal port \"f\" of mode \"out\" with an expression" {  } { { "lab2_part1.vhd" "" { Text "/home/huhuhu/code/vhdl/lab2/part1/lab2_part1.vhd" 31 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1664262045103 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out g lab2_part1.vhd(31) " "VHDL error at lab2_part1.vhd(31): cannot associate formal port \"g\" of mode \"out\" with an expression" {  } { { "lab2_part1.vhd" "" { Text "/home/huhuhu/code/vhdl/lab2/part1/lab2_part1.vhd" 31 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1664262045103 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664262045166 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 27 15:00:45 2022 " "Processing ended: Tue Sep 27 15:00:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664262045166 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664262045166 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664262045166 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664262045166 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664262045788 ""}
