/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* Machine Code Emitter                                                       *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

uint64_t AMDGPUMCCodeEmitter::getBinaryCodeForInstr(const MCInst &MI,
    SmallVectorImpl<MCFixup> &Fixups,
    const MCSubtargetInfo &STI) const {
  static const uint64_t InstBits[] = {
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),	// ADD
    UINT64_C(45079976738816),	// ADDC_UINT
    UINT64_C(28587302322176),	// ADD_INT
    UINT64_C(0),	// ALU_CLAUSE
    UINT64_C(26388279066624),	// AND_INT
    UINT64_C(11544872091648),	// ASHR_eg
    UINT64_C(61572651155456),	// ASHR_r600
    UINT64_C(93458488360960),	// BCNT_INT
    UINT64_C(175921860444160),	// BFE_INT_eg
    UINT64_C(140737488355328),	// BFE_UINT_eg
    UINT64_C(211106232532992),	// BFI_INT_eg
    UINT64_C(87960930222080),	// BFM_INT_eg
    UINT64_C(422212465065984),	// BIT_ALIGN_INT_eg
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3771236352),	// BUFFER_ATOMIC_ADD_ADDR64_si
    UINT64_C(0),
    UINT64_C(3771215872),	// BUFFER_ATOMIC_ADD_BOTHEN_si
    UINT64_C(3775410176),	// BUFFER_ATOMIC_ADD_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3771211776),	// BUFFER_ATOMIC_ADD_IDXEN_si
    UINT64_C(3775406080),	// BUFFER_ATOMIC_ADD_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3771207680),	// BUFFER_ATOMIC_ADD_OFFEN_si
    UINT64_C(3775401984),	// BUFFER_ATOMIC_ADD_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3771203584),	// BUFFER_ATOMIC_ADD_OFFSET_si
    UINT64_C(3775397888),	// BUFFER_ATOMIC_ADD_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3771252736),	// BUFFER_ATOMIC_ADD_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3771232256),	// BUFFER_ATOMIC_ADD_RTN_BOTHEN_si
    UINT64_C(3775426560),	// BUFFER_ATOMIC_ADD_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3771228160),	// BUFFER_ATOMIC_ADD_RTN_IDXEN_si
    UINT64_C(3775422464),	// BUFFER_ATOMIC_ADD_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3771224064),	// BUFFER_ATOMIC_ADD_RTN_OFFEN_si
    UINT64_C(3775418368),	// BUFFER_ATOMIC_ADD_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3771219968),	// BUFFER_ATOMIC_ADD_RTN_OFFSET_si
    UINT64_C(3775414272),	// BUFFER_ATOMIC_ADD_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3779624960),	// BUFFER_ATOMIC_ADD_X2_ADDR64_si
    UINT64_C(0),
    UINT64_C(3779604480),	// BUFFER_ATOMIC_ADD_X2_BOTHEN_si
    UINT64_C(3783798784),	// BUFFER_ATOMIC_ADD_X2_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3779600384),	// BUFFER_ATOMIC_ADD_X2_IDXEN_si
    UINT64_C(3783794688),	// BUFFER_ATOMIC_ADD_X2_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3779596288),	// BUFFER_ATOMIC_ADD_X2_OFFEN_si
    UINT64_C(3783790592),	// BUFFER_ATOMIC_ADD_X2_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3779592192),	// BUFFER_ATOMIC_ADD_X2_OFFSET_si
    UINT64_C(3783786496),	// BUFFER_ATOMIC_ADD_X2_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3779641344),	// BUFFER_ATOMIC_ADD_X2_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3779620864),	// BUFFER_ATOMIC_ADD_X2_RTN_BOTHEN_si
    UINT64_C(3783815168),	// BUFFER_ATOMIC_ADD_X2_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3779616768),	// BUFFER_ATOMIC_ADD_X2_RTN_IDXEN_si
    UINT64_C(3783811072),	// BUFFER_ATOMIC_ADD_X2_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3779612672),	// BUFFER_ATOMIC_ADD_X2_RTN_OFFEN_si
    UINT64_C(3783806976),	// BUFFER_ATOMIC_ADD_X2_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3779608576),	// BUFFER_ATOMIC_ADD_X2_RTN_OFFSET_si
    UINT64_C(3783802880),	// BUFFER_ATOMIC_ADD_X2_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3773071360),	// BUFFER_ATOMIC_AND_ADDR64_si
    UINT64_C(0),
    UINT64_C(3773050880),	// BUFFER_ATOMIC_AND_BOTHEN_si
    UINT64_C(3776983040),	// BUFFER_ATOMIC_AND_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3773046784),	// BUFFER_ATOMIC_AND_IDXEN_si
    UINT64_C(3776978944),	// BUFFER_ATOMIC_AND_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3773042688),	// BUFFER_ATOMIC_AND_OFFEN_si
    UINT64_C(3776974848),	// BUFFER_ATOMIC_AND_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3773038592),	// BUFFER_ATOMIC_AND_OFFSET_si
    UINT64_C(3776970752),	// BUFFER_ATOMIC_AND_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3773087744),	// BUFFER_ATOMIC_AND_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3773067264),	// BUFFER_ATOMIC_AND_RTN_BOTHEN_si
    UINT64_C(3776999424),	// BUFFER_ATOMIC_AND_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3773063168),	// BUFFER_ATOMIC_AND_RTN_IDXEN_si
    UINT64_C(3776995328),	// BUFFER_ATOMIC_AND_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3773059072),	// BUFFER_ATOMIC_AND_RTN_OFFEN_si
    UINT64_C(3776991232),	// BUFFER_ATOMIC_AND_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3773054976),	// BUFFER_ATOMIC_AND_RTN_OFFSET_si
    UINT64_C(3776987136),	// BUFFER_ATOMIC_AND_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3781459968),	// BUFFER_ATOMIC_AND_X2_ADDR64_si
    UINT64_C(0),
    UINT64_C(3781439488),	// BUFFER_ATOMIC_AND_X2_BOTHEN_si
    UINT64_C(3785371648),	// BUFFER_ATOMIC_AND_X2_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3781435392),	// BUFFER_ATOMIC_AND_X2_IDXEN_si
    UINT64_C(3785367552),	// BUFFER_ATOMIC_AND_X2_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3781431296),	// BUFFER_ATOMIC_AND_X2_OFFEN_si
    UINT64_C(3785363456),	// BUFFER_ATOMIC_AND_X2_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3781427200),	// BUFFER_ATOMIC_AND_X2_OFFSET_si
    UINT64_C(3785359360),	// BUFFER_ATOMIC_AND_X2_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3781476352),	// BUFFER_ATOMIC_AND_X2_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3781455872),	// BUFFER_ATOMIC_AND_X2_RTN_BOTHEN_si
    UINT64_C(3785388032),	// BUFFER_ATOMIC_AND_X2_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3781451776),	// BUFFER_ATOMIC_AND_X2_RTN_IDXEN_si
    UINT64_C(3785383936),	// BUFFER_ATOMIC_AND_X2_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3781447680),	// BUFFER_ATOMIC_AND_X2_RTN_OFFEN_si
    UINT64_C(3785379840),	// BUFFER_ATOMIC_AND_X2_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3781443584),	// BUFFER_ATOMIC_AND_X2_RTN_OFFSET_si
    UINT64_C(3785375744),	// BUFFER_ATOMIC_AND_X2_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3770974208),	// BUFFER_ATOMIC_CMPSWAP_ADDR64_si
    UINT64_C(0),
    UINT64_C(3770953728),	// BUFFER_ATOMIC_CMPSWAP_BOTHEN_si
    UINT64_C(3775148032),	// BUFFER_ATOMIC_CMPSWAP_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3770949632),	// BUFFER_ATOMIC_CMPSWAP_IDXEN_si
    UINT64_C(3775143936),	// BUFFER_ATOMIC_CMPSWAP_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3770945536),	// BUFFER_ATOMIC_CMPSWAP_OFFEN_si
    UINT64_C(3775139840),	// BUFFER_ATOMIC_CMPSWAP_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3770941440),	// BUFFER_ATOMIC_CMPSWAP_OFFSET_si
    UINT64_C(3775135744),	// BUFFER_ATOMIC_CMPSWAP_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3770990592),	// BUFFER_ATOMIC_CMPSWAP_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3770970112),	// BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN_si
    UINT64_C(3775164416),	// BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3770966016),	// BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN_si
    UINT64_C(3775160320),	// BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3770961920),	// BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN_si
    UINT64_C(3775156224),	// BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3770957824),	// BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET_si
    UINT64_C(3775152128),	// BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3779362816),	// BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_si
    UINT64_C(0),
    UINT64_C(3779342336),	// BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_si
    UINT64_C(3783536640),	// BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3779338240),	// BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_si
    UINT64_C(3783532544),	// BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3779334144),	// BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_si
    UINT64_C(3783528448),	// BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3779330048),	// BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_si
    UINT64_C(3783524352),	// BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3779379200),	// BUFFER_ATOMIC_CMPSWAP_X2_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3779358720),	// BUFFER_ATOMIC_CMPSWAP_X2_RTN_BOTHEN_si
    UINT64_C(3783553024),	// BUFFER_ATOMIC_CMPSWAP_X2_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3779354624),	// BUFFER_ATOMIC_CMPSWAP_X2_RTN_IDXEN_si
    UINT64_C(3783548928),	// BUFFER_ATOMIC_CMPSWAP_X2_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3779350528),	// BUFFER_ATOMIC_CMPSWAP_X2_RTN_OFFEN_si
    UINT64_C(3783544832),	// BUFFER_ATOMIC_CMPSWAP_X2_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3779346432),	// BUFFER_ATOMIC_CMPSWAP_X2_RTN_OFFSET_si
    UINT64_C(3783540736),	// BUFFER_ATOMIC_CMPSWAP_X2_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3774119936),	// BUFFER_ATOMIC_DEC_ADDR64_si
    UINT64_C(0),
    UINT64_C(3774099456),	// BUFFER_ATOMIC_DEC_BOTHEN_si
    UINT64_C(3778031616),	// BUFFER_ATOMIC_DEC_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3774095360),	// BUFFER_ATOMIC_DEC_IDXEN_si
    UINT64_C(3778027520),	// BUFFER_ATOMIC_DEC_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3774091264),	// BUFFER_ATOMIC_DEC_OFFEN_si
    UINT64_C(3778023424),	// BUFFER_ATOMIC_DEC_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3774087168),	// BUFFER_ATOMIC_DEC_OFFSET_si
    UINT64_C(3778019328),	// BUFFER_ATOMIC_DEC_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3774136320),	// BUFFER_ATOMIC_DEC_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3774115840),	// BUFFER_ATOMIC_DEC_RTN_BOTHEN_si
    UINT64_C(3778048000),	// BUFFER_ATOMIC_DEC_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3774111744),	// BUFFER_ATOMIC_DEC_RTN_IDXEN_si
    UINT64_C(3778043904),	// BUFFER_ATOMIC_DEC_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3774107648),	// BUFFER_ATOMIC_DEC_RTN_OFFEN_si
    UINT64_C(3778039808),	// BUFFER_ATOMIC_DEC_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3774103552),	// BUFFER_ATOMIC_DEC_RTN_OFFSET_si
    UINT64_C(3778035712),	// BUFFER_ATOMIC_DEC_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3782508544),	// BUFFER_ATOMIC_DEC_X2_ADDR64_si
    UINT64_C(0),
    UINT64_C(3782488064),	// BUFFER_ATOMIC_DEC_X2_BOTHEN_si
    UINT64_C(3786420224),	// BUFFER_ATOMIC_DEC_X2_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3782483968),	// BUFFER_ATOMIC_DEC_X2_IDXEN_si
    UINT64_C(3786416128),	// BUFFER_ATOMIC_DEC_X2_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3782479872),	// BUFFER_ATOMIC_DEC_X2_OFFEN_si
    UINT64_C(3786412032),	// BUFFER_ATOMIC_DEC_X2_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3782475776),	// BUFFER_ATOMIC_DEC_X2_OFFSET_si
    UINT64_C(3786407936),	// BUFFER_ATOMIC_DEC_X2_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3782524928),	// BUFFER_ATOMIC_DEC_X2_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3782504448),	// BUFFER_ATOMIC_DEC_X2_RTN_BOTHEN_si
    UINT64_C(3786436608),	// BUFFER_ATOMIC_DEC_X2_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3782500352),	// BUFFER_ATOMIC_DEC_X2_RTN_IDXEN_si
    UINT64_C(3786432512),	// BUFFER_ATOMIC_DEC_X2_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3782496256),	// BUFFER_ATOMIC_DEC_X2_RTN_OFFEN_si
    UINT64_C(3786428416),	// BUFFER_ATOMIC_DEC_X2_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3782492160),	// BUFFER_ATOMIC_DEC_X2_RTN_OFFSET_si
    UINT64_C(3786424320),	// BUFFER_ATOMIC_DEC_X2_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3773857792),	// BUFFER_ATOMIC_INC_ADDR64_si
    UINT64_C(0),
    UINT64_C(3773837312),	// BUFFER_ATOMIC_INC_BOTHEN_si
    UINT64_C(3777769472),	// BUFFER_ATOMIC_INC_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3773833216),	// BUFFER_ATOMIC_INC_IDXEN_si
    UINT64_C(3777765376),	// BUFFER_ATOMIC_INC_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3773829120),	// BUFFER_ATOMIC_INC_OFFEN_si
    UINT64_C(3777761280),	// BUFFER_ATOMIC_INC_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3773825024),	// BUFFER_ATOMIC_INC_OFFSET_si
    UINT64_C(3777757184),	// BUFFER_ATOMIC_INC_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3773874176),	// BUFFER_ATOMIC_INC_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3773853696),	// BUFFER_ATOMIC_INC_RTN_BOTHEN_si
    UINT64_C(3777785856),	// BUFFER_ATOMIC_INC_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3773849600),	// BUFFER_ATOMIC_INC_RTN_IDXEN_si
    UINT64_C(3777781760),	// BUFFER_ATOMIC_INC_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3773845504),	// BUFFER_ATOMIC_INC_RTN_OFFEN_si
    UINT64_C(3777777664),	// BUFFER_ATOMIC_INC_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3773841408),	// BUFFER_ATOMIC_INC_RTN_OFFSET_si
    UINT64_C(3777773568),	// BUFFER_ATOMIC_INC_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3782246400),	// BUFFER_ATOMIC_INC_X2_ADDR64_si
    UINT64_C(0),
    UINT64_C(3782225920),	// BUFFER_ATOMIC_INC_X2_BOTHEN_si
    UINT64_C(3786158080),	// BUFFER_ATOMIC_INC_X2_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3782221824),	// BUFFER_ATOMIC_INC_X2_IDXEN_si
    UINT64_C(3786153984),	// BUFFER_ATOMIC_INC_X2_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3782217728),	// BUFFER_ATOMIC_INC_X2_OFFEN_si
    UINT64_C(3786149888),	// BUFFER_ATOMIC_INC_X2_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3782213632),	// BUFFER_ATOMIC_INC_X2_OFFSET_si
    UINT64_C(3786145792),	// BUFFER_ATOMIC_INC_X2_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3782262784),	// BUFFER_ATOMIC_INC_X2_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3782242304),	// BUFFER_ATOMIC_INC_X2_RTN_BOTHEN_si
    UINT64_C(3786174464),	// BUFFER_ATOMIC_INC_X2_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3782238208),	// BUFFER_ATOMIC_INC_X2_RTN_IDXEN_si
    UINT64_C(3786170368),	// BUFFER_ATOMIC_INC_X2_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3782234112),	// BUFFER_ATOMIC_INC_X2_RTN_OFFEN_si
    UINT64_C(3786166272),	// BUFFER_ATOMIC_INC_X2_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3782230016),	// BUFFER_ATOMIC_INC_X2_RTN_OFFSET_si
    UINT64_C(3786162176),	// BUFFER_ATOMIC_INC_X2_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3773333504),	// BUFFER_ATOMIC_OR_ADDR64_si
    UINT64_C(0),
    UINT64_C(3773313024),	// BUFFER_ATOMIC_OR_BOTHEN_si
    UINT64_C(3777245184),	// BUFFER_ATOMIC_OR_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3773308928),	// BUFFER_ATOMIC_OR_IDXEN_si
    UINT64_C(3777241088),	// BUFFER_ATOMIC_OR_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3773304832),	// BUFFER_ATOMIC_OR_OFFEN_si
    UINT64_C(3777236992),	// BUFFER_ATOMIC_OR_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3773300736),	// BUFFER_ATOMIC_OR_OFFSET_si
    UINT64_C(3777232896),	// BUFFER_ATOMIC_OR_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3773349888),	// BUFFER_ATOMIC_OR_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3773329408),	// BUFFER_ATOMIC_OR_RTN_BOTHEN_si
    UINT64_C(3777261568),	// BUFFER_ATOMIC_OR_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3773325312),	// BUFFER_ATOMIC_OR_RTN_IDXEN_si
    UINT64_C(3777257472),	// BUFFER_ATOMIC_OR_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3773321216),	// BUFFER_ATOMIC_OR_RTN_OFFEN_si
    UINT64_C(3777253376),	// BUFFER_ATOMIC_OR_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3773317120),	// BUFFER_ATOMIC_OR_RTN_OFFSET_si
    UINT64_C(3777249280),	// BUFFER_ATOMIC_OR_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3781722112),	// BUFFER_ATOMIC_OR_X2_ADDR64_si
    UINT64_C(0),
    UINT64_C(3781701632),	// BUFFER_ATOMIC_OR_X2_BOTHEN_si
    UINT64_C(3785633792),	// BUFFER_ATOMIC_OR_X2_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3781697536),	// BUFFER_ATOMIC_OR_X2_IDXEN_si
    UINT64_C(3785629696),	// BUFFER_ATOMIC_OR_X2_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3781693440),	// BUFFER_ATOMIC_OR_X2_OFFEN_si
    UINT64_C(3785625600),	// BUFFER_ATOMIC_OR_X2_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3781689344),	// BUFFER_ATOMIC_OR_X2_OFFSET_si
    UINT64_C(3785621504),	// BUFFER_ATOMIC_OR_X2_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3781738496),	// BUFFER_ATOMIC_OR_X2_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3781718016),	// BUFFER_ATOMIC_OR_X2_RTN_BOTHEN_si
    UINT64_C(3785650176),	// BUFFER_ATOMIC_OR_X2_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3781713920),	// BUFFER_ATOMIC_OR_X2_RTN_IDXEN_si
    UINT64_C(3785646080),	// BUFFER_ATOMIC_OR_X2_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3781709824),	// BUFFER_ATOMIC_OR_X2_RTN_OFFEN_si
    UINT64_C(3785641984),	// BUFFER_ATOMIC_OR_X2_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3781705728),	// BUFFER_ATOMIC_OR_X2_RTN_OFFSET_si
    UINT64_C(3785637888),	// BUFFER_ATOMIC_OR_X2_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3772547072),	// BUFFER_ATOMIC_SMAX_ADDR64_si
    UINT64_C(0),
    UINT64_C(3772526592),	// BUFFER_ATOMIC_SMAX_BOTHEN_si
    UINT64_C(3776458752),	// BUFFER_ATOMIC_SMAX_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3772522496),	// BUFFER_ATOMIC_SMAX_IDXEN_si
    UINT64_C(3776454656),	// BUFFER_ATOMIC_SMAX_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3772518400),	// BUFFER_ATOMIC_SMAX_OFFEN_si
    UINT64_C(3776450560),	// BUFFER_ATOMIC_SMAX_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3772514304),	// BUFFER_ATOMIC_SMAX_OFFSET_si
    UINT64_C(3776446464),	// BUFFER_ATOMIC_SMAX_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3772563456),	// BUFFER_ATOMIC_SMAX_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3772542976),	// BUFFER_ATOMIC_SMAX_RTN_BOTHEN_si
    UINT64_C(3776475136),	// BUFFER_ATOMIC_SMAX_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3772538880),	// BUFFER_ATOMIC_SMAX_RTN_IDXEN_si
    UINT64_C(3776471040),	// BUFFER_ATOMIC_SMAX_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3772534784),	// BUFFER_ATOMIC_SMAX_RTN_OFFEN_si
    UINT64_C(3776466944),	// BUFFER_ATOMIC_SMAX_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3772530688),	// BUFFER_ATOMIC_SMAX_RTN_OFFSET_si
    UINT64_C(3776462848),	// BUFFER_ATOMIC_SMAX_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3780935680),	// BUFFER_ATOMIC_SMAX_X2_ADDR64_si
    UINT64_C(0),
    UINT64_C(3780915200),	// BUFFER_ATOMIC_SMAX_X2_BOTHEN_si
    UINT64_C(3784847360),	// BUFFER_ATOMIC_SMAX_X2_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3780911104),	// BUFFER_ATOMIC_SMAX_X2_IDXEN_si
    UINT64_C(3784843264),	// BUFFER_ATOMIC_SMAX_X2_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3780907008),	// BUFFER_ATOMIC_SMAX_X2_OFFEN_si
    UINT64_C(3784839168),	// BUFFER_ATOMIC_SMAX_X2_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3780902912),	// BUFFER_ATOMIC_SMAX_X2_OFFSET_si
    UINT64_C(3784835072),	// BUFFER_ATOMIC_SMAX_X2_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3780952064),	// BUFFER_ATOMIC_SMAX_X2_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3780931584),	// BUFFER_ATOMIC_SMAX_X2_RTN_BOTHEN_si
    UINT64_C(3784863744),	// BUFFER_ATOMIC_SMAX_X2_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3780927488),	// BUFFER_ATOMIC_SMAX_X2_RTN_IDXEN_si
    UINT64_C(3784859648),	// BUFFER_ATOMIC_SMAX_X2_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3780923392),	// BUFFER_ATOMIC_SMAX_X2_RTN_OFFEN_si
    UINT64_C(3784855552),	// BUFFER_ATOMIC_SMAX_X2_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3780919296),	// BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET_si
    UINT64_C(3784851456),	// BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3772022784),	// BUFFER_ATOMIC_SMIN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3772002304),	// BUFFER_ATOMIC_SMIN_BOTHEN_si
    UINT64_C(3775934464),	// BUFFER_ATOMIC_SMIN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3771998208),	// BUFFER_ATOMIC_SMIN_IDXEN_si
    UINT64_C(3775930368),	// BUFFER_ATOMIC_SMIN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3771994112),	// BUFFER_ATOMIC_SMIN_OFFEN_si
    UINT64_C(3775926272),	// BUFFER_ATOMIC_SMIN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3771990016),	// BUFFER_ATOMIC_SMIN_OFFSET_si
    UINT64_C(3775922176),	// BUFFER_ATOMIC_SMIN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3772039168),	// BUFFER_ATOMIC_SMIN_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3772018688),	// BUFFER_ATOMIC_SMIN_RTN_BOTHEN_si
    UINT64_C(3775950848),	// BUFFER_ATOMIC_SMIN_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3772014592),	// BUFFER_ATOMIC_SMIN_RTN_IDXEN_si
    UINT64_C(3775946752),	// BUFFER_ATOMIC_SMIN_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3772010496),	// BUFFER_ATOMIC_SMIN_RTN_OFFEN_si
    UINT64_C(3775942656),	// BUFFER_ATOMIC_SMIN_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3772006400),	// BUFFER_ATOMIC_SMIN_RTN_OFFSET_si
    UINT64_C(3775938560),	// BUFFER_ATOMIC_SMIN_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3780411392),	// BUFFER_ATOMIC_SMIN_X2_ADDR64_si
    UINT64_C(0),
    UINT64_C(3780390912),	// BUFFER_ATOMIC_SMIN_X2_BOTHEN_si
    UINT64_C(3784323072),	// BUFFER_ATOMIC_SMIN_X2_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3780386816),	// BUFFER_ATOMIC_SMIN_X2_IDXEN_si
    UINT64_C(3784318976),	// BUFFER_ATOMIC_SMIN_X2_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3780382720),	// BUFFER_ATOMIC_SMIN_X2_OFFEN_si
    UINT64_C(3784314880),	// BUFFER_ATOMIC_SMIN_X2_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3780378624),	// BUFFER_ATOMIC_SMIN_X2_OFFSET_si
    UINT64_C(3784310784),	// BUFFER_ATOMIC_SMIN_X2_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3780427776),	// BUFFER_ATOMIC_SMIN_X2_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3780407296),	// BUFFER_ATOMIC_SMIN_X2_RTN_BOTHEN_si
    UINT64_C(3784339456),	// BUFFER_ATOMIC_SMIN_X2_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3780403200),	// BUFFER_ATOMIC_SMIN_X2_RTN_IDXEN_si
    UINT64_C(3784335360),	// BUFFER_ATOMIC_SMIN_X2_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3780399104),	// BUFFER_ATOMIC_SMIN_X2_RTN_OFFEN_si
    UINT64_C(3784331264),	// BUFFER_ATOMIC_SMIN_X2_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3780395008),	// BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET_si
    UINT64_C(3784327168),	// BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3771498496),	// BUFFER_ATOMIC_SUB_ADDR64_si
    UINT64_C(0),
    UINT64_C(3771478016),	// BUFFER_ATOMIC_SUB_BOTHEN_si
    UINT64_C(3775672320),	// BUFFER_ATOMIC_SUB_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3771473920),	// BUFFER_ATOMIC_SUB_IDXEN_si
    UINT64_C(3775668224),	// BUFFER_ATOMIC_SUB_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3771469824),	// BUFFER_ATOMIC_SUB_OFFEN_si
    UINT64_C(3775664128),	// BUFFER_ATOMIC_SUB_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3771465728),	// BUFFER_ATOMIC_SUB_OFFSET_si
    UINT64_C(3775660032),	// BUFFER_ATOMIC_SUB_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3771514880),	// BUFFER_ATOMIC_SUB_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3771494400),	// BUFFER_ATOMIC_SUB_RTN_BOTHEN_si
    UINT64_C(3775688704),	// BUFFER_ATOMIC_SUB_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3771490304),	// BUFFER_ATOMIC_SUB_RTN_IDXEN_si
    UINT64_C(3775684608),	// BUFFER_ATOMIC_SUB_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3771486208),	// BUFFER_ATOMIC_SUB_RTN_OFFEN_si
    UINT64_C(3775680512),	// BUFFER_ATOMIC_SUB_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3771482112),	// BUFFER_ATOMIC_SUB_RTN_OFFSET_si
    UINT64_C(3775676416),	// BUFFER_ATOMIC_SUB_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3779887104),	// BUFFER_ATOMIC_SUB_X2_ADDR64_si
    UINT64_C(0),
    UINT64_C(3779866624),	// BUFFER_ATOMIC_SUB_X2_BOTHEN_si
    UINT64_C(3784060928),	// BUFFER_ATOMIC_SUB_X2_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3779862528),	// BUFFER_ATOMIC_SUB_X2_IDXEN_si
    UINT64_C(3784056832),	// BUFFER_ATOMIC_SUB_X2_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3779858432),	// BUFFER_ATOMIC_SUB_X2_OFFEN_si
    UINT64_C(3784052736),	// BUFFER_ATOMIC_SUB_X2_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3779854336),	// BUFFER_ATOMIC_SUB_X2_OFFSET_si
    UINT64_C(3784048640),	// BUFFER_ATOMIC_SUB_X2_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3779903488),	// BUFFER_ATOMIC_SUB_X2_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3779883008),	// BUFFER_ATOMIC_SUB_X2_RTN_BOTHEN_si
    UINT64_C(3784077312),	// BUFFER_ATOMIC_SUB_X2_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3779878912),	// BUFFER_ATOMIC_SUB_X2_RTN_IDXEN_si
    UINT64_C(3784073216),	// BUFFER_ATOMIC_SUB_X2_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3779874816),	// BUFFER_ATOMIC_SUB_X2_RTN_OFFEN_si
    UINT64_C(3784069120),	// BUFFER_ATOMIC_SUB_X2_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3779870720),	// BUFFER_ATOMIC_SUB_X2_RTN_OFFSET_si
    UINT64_C(3784065024),	// BUFFER_ATOMIC_SUB_X2_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3770712064),	// BUFFER_ATOMIC_SWAP_ADDR64_si
    UINT64_C(0),
    UINT64_C(3770691584),	// BUFFER_ATOMIC_SWAP_BOTHEN_si
    UINT64_C(3774885888),	// BUFFER_ATOMIC_SWAP_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3770687488),	// BUFFER_ATOMIC_SWAP_IDXEN_si
    UINT64_C(3774881792),	// BUFFER_ATOMIC_SWAP_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3770683392),	// BUFFER_ATOMIC_SWAP_OFFEN_si
    UINT64_C(3774877696),	// BUFFER_ATOMIC_SWAP_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3770679296),	// BUFFER_ATOMIC_SWAP_OFFSET_si
    UINT64_C(3774873600),	// BUFFER_ATOMIC_SWAP_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3770728448),	// BUFFER_ATOMIC_SWAP_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3770707968),	// BUFFER_ATOMIC_SWAP_RTN_BOTHEN_si
    UINT64_C(3774902272),	// BUFFER_ATOMIC_SWAP_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3770703872),	// BUFFER_ATOMIC_SWAP_RTN_IDXEN_si
    UINT64_C(3774898176),	// BUFFER_ATOMIC_SWAP_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3770699776),	// BUFFER_ATOMIC_SWAP_RTN_OFFEN_si
    UINT64_C(3774894080),	// BUFFER_ATOMIC_SWAP_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3770695680),	// BUFFER_ATOMIC_SWAP_RTN_OFFSET_si
    UINT64_C(3774889984),	// BUFFER_ATOMIC_SWAP_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3779100672),	// BUFFER_ATOMIC_SWAP_X2_ADDR64_si
    UINT64_C(0),
    UINT64_C(3779080192),	// BUFFER_ATOMIC_SWAP_X2_BOTHEN_si
    UINT64_C(3783274496),	// BUFFER_ATOMIC_SWAP_X2_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3779076096),	// BUFFER_ATOMIC_SWAP_X2_IDXEN_si
    UINT64_C(3783270400),	// BUFFER_ATOMIC_SWAP_X2_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3779072000),	// BUFFER_ATOMIC_SWAP_X2_OFFEN_si
    UINT64_C(3783266304),	// BUFFER_ATOMIC_SWAP_X2_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3779067904),	// BUFFER_ATOMIC_SWAP_X2_OFFSET_si
    UINT64_C(3783262208),	// BUFFER_ATOMIC_SWAP_X2_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3779117056),	// BUFFER_ATOMIC_SWAP_X2_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3779096576),	// BUFFER_ATOMIC_SWAP_X2_RTN_BOTHEN_si
    UINT64_C(3783290880),	// BUFFER_ATOMIC_SWAP_X2_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3779092480),	// BUFFER_ATOMIC_SWAP_X2_RTN_IDXEN_si
    UINT64_C(3783286784),	// BUFFER_ATOMIC_SWAP_X2_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3779088384),	// BUFFER_ATOMIC_SWAP_X2_RTN_OFFEN_si
    UINT64_C(3783282688),	// BUFFER_ATOMIC_SWAP_X2_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3779084288),	// BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET_si
    UINT64_C(3783278592),	// BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3772809216),	// BUFFER_ATOMIC_UMAX_ADDR64_si
    UINT64_C(0),
    UINT64_C(3772788736),	// BUFFER_ATOMIC_UMAX_BOTHEN_si
    UINT64_C(3776720896),	// BUFFER_ATOMIC_UMAX_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3772784640),	// BUFFER_ATOMIC_UMAX_IDXEN_si
    UINT64_C(3776716800),	// BUFFER_ATOMIC_UMAX_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3772780544),	// BUFFER_ATOMIC_UMAX_OFFEN_si
    UINT64_C(3776712704),	// BUFFER_ATOMIC_UMAX_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3772776448),	// BUFFER_ATOMIC_UMAX_OFFSET_si
    UINT64_C(3776708608),	// BUFFER_ATOMIC_UMAX_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3772825600),	// BUFFER_ATOMIC_UMAX_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3772805120),	// BUFFER_ATOMIC_UMAX_RTN_BOTHEN_si
    UINT64_C(3776737280),	// BUFFER_ATOMIC_UMAX_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3772801024),	// BUFFER_ATOMIC_UMAX_RTN_IDXEN_si
    UINT64_C(3776733184),	// BUFFER_ATOMIC_UMAX_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3772796928),	// BUFFER_ATOMIC_UMAX_RTN_OFFEN_si
    UINT64_C(3776729088),	// BUFFER_ATOMIC_UMAX_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3772792832),	// BUFFER_ATOMIC_UMAX_RTN_OFFSET_si
    UINT64_C(3776724992),	// BUFFER_ATOMIC_UMAX_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3781197824),	// BUFFER_ATOMIC_UMAX_X2_ADDR64_si
    UINT64_C(0),
    UINT64_C(3781177344),	// BUFFER_ATOMIC_UMAX_X2_BOTHEN_si
    UINT64_C(3785109504),	// BUFFER_ATOMIC_UMAX_X2_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3781173248),	// BUFFER_ATOMIC_UMAX_X2_IDXEN_si
    UINT64_C(3785105408),	// BUFFER_ATOMIC_UMAX_X2_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3781169152),	// BUFFER_ATOMIC_UMAX_X2_OFFEN_si
    UINT64_C(3785101312),	// BUFFER_ATOMIC_UMAX_X2_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3781165056),	// BUFFER_ATOMIC_UMAX_X2_OFFSET_si
    UINT64_C(3785097216),	// BUFFER_ATOMIC_UMAX_X2_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3781214208),	// BUFFER_ATOMIC_UMAX_X2_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3781193728),	// BUFFER_ATOMIC_UMAX_X2_RTN_BOTHEN_si
    UINT64_C(3785125888),	// BUFFER_ATOMIC_UMAX_X2_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3781189632),	// BUFFER_ATOMIC_UMAX_X2_RTN_IDXEN_si
    UINT64_C(3785121792),	// BUFFER_ATOMIC_UMAX_X2_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3781185536),	// BUFFER_ATOMIC_UMAX_X2_RTN_OFFEN_si
    UINT64_C(3785117696),	// BUFFER_ATOMIC_UMAX_X2_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3781181440),	// BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET_si
    UINT64_C(3785113600),	// BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3772284928),	// BUFFER_ATOMIC_UMIN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3772264448),	// BUFFER_ATOMIC_UMIN_BOTHEN_si
    UINT64_C(3776196608),	// BUFFER_ATOMIC_UMIN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3772260352),	// BUFFER_ATOMIC_UMIN_IDXEN_si
    UINT64_C(3776192512),	// BUFFER_ATOMIC_UMIN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3772256256),	// BUFFER_ATOMIC_UMIN_OFFEN_si
    UINT64_C(3776188416),	// BUFFER_ATOMIC_UMIN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3772252160),	// BUFFER_ATOMIC_UMIN_OFFSET_si
    UINT64_C(3776184320),	// BUFFER_ATOMIC_UMIN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3772301312),	// BUFFER_ATOMIC_UMIN_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3772280832),	// BUFFER_ATOMIC_UMIN_RTN_BOTHEN_si
    UINT64_C(3776212992),	// BUFFER_ATOMIC_UMIN_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3772276736),	// BUFFER_ATOMIC_UMIN_RTN_IDXEN_si
    UINT64_C(3776208896),	// BUFFER_ATOMIC_UMIN_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3772272640),	// BUFFER_ATOMIC_UMIN_RTN_OFFEN_si
    UINT64_C(3776204800),	// BUFFER_ATOMIC_UMIN_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3772268544),	// BUFFER_ATOMIC_UMIN_RTN_OFFSET_si
    UINT64_C(3776200704),	// BUFFER_ATOMIC_UMIN_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3780673536),	// BUFFER_ATOMIC_UMIN_X2_ADDR64_si
    UINT64_C(0),
    UINT64_C(3780653056),	// BUFFER_ATOMIC_UMIN_X2_BOTHEN_si
    UINT64_C(3784585216),	// BUFFER_ATOMIC_UMIN_X2_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3780648960),	// BUFFER_ATOMIC_UMIN_X2_IDXEN_si
    UINT64_C(3784581120),	// BUFFER_ATOMIC_UMIN_X2_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3780644864),	// BUFFER_ATOMIC_UMIN_X2_OFFEN_si
    UINT64_C(3784577024),	// BUFFER_ATOMIC_UMIN_X2_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3780640768),	// BUFFER_ATOMIC_UMIN_X2_OFFSET_si
    UINT64_C(3784572928),	// BUFFER_ATOMIC_UMIN_X2_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3780689920),	// BUFFER_ATOMIC_UMIN_X2_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3780669440),	// BUFFER_ATOMIC_UMIN_X2_RTN_BOTHEN_si
    UINT64_C(3784601600),	// BUFFER_ATOMIC_UMIN_X2_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3780665344),	// BUFFER_ATOMIC_UMIN_X2_RTN_IDXEN_si
    UINT64_C(3784597504),	// BUFFER_ATOMIC_UMIN_X2_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3780661248),	// BUFFER_ATOMIC_UMIN_X2_RTN_OFFEN_si
    UINT64_C(3784593408),	// BUFFER_ATOMIC_UMIN_X2_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3780657152),	// BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET_si
    UINT64_C(3784589312),	// BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3773595648),	// BUFFER_ATOMIC_XOR_ADDR64_si
    UINT64_C(0),
    UINT64_C(3773575168),	// BUFFER_ATOMIC_XOR_BOTHEN_si
    UINT64_C(3777507328),	// BUFFER_ATOMIC_XOR_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3773571072),	// BUFFER_ATOMIC_XOR_IDXEN_si
    UINT64_C(3777503232),	// BUFFER_ATOMIC_XOR_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3773566976),	// BUFFER_ATOMIC_XOR_OFFEN_si
    UINT64_C(3777499136),	// BUFFER_ATOMIC_XOR_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3773562880),	// BUFFER_ATOMIC_XOR_OFFSET_si
    UINT64_C(3777495040),	// BUFFER_ATOMIC_XOR_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3773612032),	// BUFFER_ATOMIC_XOR_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3773591552),	// BUFFER_ATOMIC_XOR_RTN_BOTHEN_si
    UINT64_C(3777523712),	// BUFFER_ATOMIC_XOR_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3773587456),	// BUFFER_ATOMIC_XOR_RTN_IDXEN_si
    UINT64_C(3777519616),	// BUFFER_ATOMIC_XOR_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3773583360),	// BUFFER_ATOMIC_XOR_RTN_OFFEN_si
    UINT64_C(3777515520),	// BUFFER_ATOMIC_XOR_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3773579264),	// BUFFER_ATOMIC_XOR_RTN_OFFSET_si
    UINT64_C(3777511424),	// BUFFER_ATOMIC_XOR_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3781984256),	// BUFFER_ATOMIC_XOR_X2_ADDR64_si
    UINT64_C(0),
    UINT64_C(3781963776),	// BUFFER_ATOMIC_XOR_X2_BOTHEN_si
    UINT64_C(3785895936),	// BUFFER_ATOMIC_XOR_X2_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3781959680),	// BUFFER_ATOMIC_XOR_X2_IDXEN_si
    UINT64_C(3785891840),	// BUFFER_ATOMIC_XOR_X2_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3781955584),	// BUFFER_ATOMIC_XOR_X2_OFFEN_si
    UINT64_C(3785887744),	// BUFFER_ATOMIC_XOR_X2_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3781951488),	// BUFFER_ATOMIC_XOR_X2_OFFSET_si
    UINT64_C(3785883648),	// BUFFER_ATOMIC_XOR_X2_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3782000640),	// BUFFER_ATOMIC_XOR_X2_RTN_ADDR64_si
    UINT64_C(0),
    UINT64_C(3781980160),	// BUFFER_ATOMIC_XOR_X2_RTN_BOTHEN_si
    UINT64_C(3785912320),	// BUFFER_ATOMIC_XOR_X2_RTN_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(3781976064),	// BUFFER_ATOMIC_XOR_X2_RTN_IDXEN_si
    UINT64_C(3785908224),	// BUFFER_ATOMIC_XOR_X2_RTN_IDXEN_vi
    UINT64_C(0),
    UINT64_C(3781971968),	// BUFFER_ATOMIC_XOR_X2_RTN_OFFEN_si
    UINT64_C(3785904128),	// BUFFER_ATOMIC_XOR_X2_RTN_OFFEN_vi
    UINT64_C(0),
    UINT64_C(3781967872),	// BUFFER_ATOMIC_XOR_X2_RTN_OFFSET_si
    UINT64_C(3785900032),	// BUFFER_ATOMIC_XOR_X2_RTN_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3761537024),	// BUFFER_LOAD_DWORDX2_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3761516544),	// BUFFER_LOAD_DWORDX2_BOTHEN_si
    UINT64_C(3763613696),	// BUFFER_LOAD_DWORDX2_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3761512448),	// BUFFER_LOAD_DWORDX2_IDXEN_si
    UINT64_C(3763609600),	// BUFFER_LOAD_DWORDX2_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3761508352),	// BUFFER_LOAD_DWORDX2_OFFEN_si
    UINT64_C(3763605504),	// BUFFER_LOAD_DWORDX2_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3761504256),	// BUFFER_LOAD_DWORDX2_OFFSET_si
    UINT64_C(3763601408),	// BUFFER_LOAD_DWORDX2_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3762061312),	// BUFFER_LOAD_DWORDX3_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3762040832),	// BUFFER_LOAD_DWORDX3_BOTHEN_si
    UINT64_C(3763875840),	// BUFFER_LOAD_DWORDX3_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3762036736),	// BUFFER_LOAD_DWORDX3_IDXEN_si
    UINT64_C(3763871744),	// BUFFER_LOAD_DWORDX3_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3762032640),	// BUFFER_LOAD_DWORDX3_OFFEN_si
    UINT64_C(3763867648),	// BUFFER_LOAD_DWORDX3_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3762028544),	// BUFFER_LOAD_DWORDX3_OFFSET_si
    UINT64_C(3763863552),	// BUFFER_LOAD_DWORDX3_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3761799168),	// BUFFER_LOAD_DWORDX4_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3761778688),	// BUFFER_LOAD_DWORDX4_BOTHEN_si
    UINT64_C(3764137984),	// BUFFER_LOAD_DWORDX4_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3761774592),	// BUFFER_LOAD_DWORDX4_IDXEN_si
    UINT64_C(3764133888),	// BUFFER_LOAD_DWORDX4_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3761770496),	// BUFFER_LOAD_DWORDX4_OFFEN_si
    UINT64_C(3764129792),	// BUFFER_LOAD_DWORDX4_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3761766400),	// BUFFER_LOAD_DWORDX4_OFFSET_si
    UINT64_C(3764125696),	// BUFFER_LOAD_DWORDX4_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3761274880),	// BUFFER_LOAD_DWORD_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3761254400),	// BUFFER_LOAD_DWORD_BOTHEN_si
    UINT64_C(3763351552),	// BUFFER_LOAD_DWORD_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3761250304),	// BUFFER_LOAD_DWORD_IDXEN_si
    UINT64_C(3763347456),	// BUFFER_LOAD_DWORD_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3761246208),	// BUFFER_LOAD_DWORD_OFFEN_si
    UINT64_C(3763343360),	// BUFFER_LOAD_DWORD_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3761242112),	// BUFFER_LOAD_DWORD_OFFSET_si
    UINT64_C(3763339264),	// BUFFER_LOAD_DWORD_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3758915584),	// BUFFER_LOAD_FORMAT_XYZW_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3758895104),	// BUFFER_LOAD_FORMAT_XYZW_BOTHEN_si
    UINT64_C(3758895104),	// BUFFER_LOAD_FORMAT_XYZW_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3758891008),	// BUFFER_LOAD_FORMAT_XYZW_IDXEN_si
    UINT64_C(3758891008),	// BUFFER_LOAD_FORMAT_XYZW_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3758886912),	// BUFFER_LOAD_FORMAT_XYZW_OFFEN_si
    UINT64_C(3758886912),	// BUFFER_LOAD_FORMAT_XYZW_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3758882816),	// BUFFER_LOAD_FORMAT_XYZW_OFFSET_si
    UINT64_C(3758882816),	// BUFFER_LOAD_FORMAT_XYZW_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3758653440),	// BUFFER_LOAD_FORMAT_XYZ_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3758632960),	// BUFFER_LOAD_FORMAT_XYZ_BOTHEN_si
    UINT64_C(3758632960),	// BUFFER_LOAD_FORMAT_XYZ_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3758628864),	// BUFFER_LOAD_FORMAT_XYZ_IDXEN_si
    UINT64_C(3758628864),	// BUFFER_LOAD_FORMAT_XYZ_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3758624768),	// BUFFER_LOAD_FORMAT_XYZ_OFFEN_si
    UINT64_C(3758624768),	// BUFFER_LOAD_FORMAT_XYZ_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3758620672),	// BUFFER_LOAD_FORMAT_XYZ_OFFSET_si
    UINT64_C(3758620672),	// BUFFER_LOAD_FORMAT_XYZ_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3758391296),	// BUFFER_LOAD_FORMAT_XY_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3758370816),	// BUFFER_LOAD_FORMAT_XY_BOTHEN_si
    UINT64_C(3758370816),	// BUFFER_LOAD_FORMAT_XY_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3758366720),	// BUFFER_LOAD_FORMAT_XY_IDXEN_si
    UINT64_C(3758366720),	// BUFFER_LOAD_FORMAT_XY_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3758362624),	// BUFFER_LOAD_FORMAT_XY_OFFEN_si
    UINT64_C(3758362624),	// BUFFER_LOAD_FORMAT_XY_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3758358528),	// BUFFER_LOAD_FORMAT_XY_OFFSET_si
    UINT64_C(3758358528),	// BUFFER_LOAD_FORMAT_XY_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3758129152),	// BUFFER_LOAD_FORMAT_X_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3758108672),	// BUFFER_LOAD_FORMAT_X_BOTHEN_si
    UINT64_C(3758108672),	// BUFFER_LOAD_FORMAT_X_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3758104576),	// BUFFER_LOAD_FORMAT_X_IDXEN_si
    UINT64_C(3758104576),	// BUFFER_LOAD_FORMAT_X_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3758100480),	// BUFFER_LOAD_FORMAT_X_OFFEN_si
    UINT64_C(3758100480),	// BUFFER_LOAD_FORMAT_X_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3758096384),	// BUFFER_LOAD_FORMAT_X_OFFSET_si
    UINT64_C(3758096384),	// BUFFER_LOAD_FORMAT_X_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3760488448),	// BUFFER_LOAD_SBYTE_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3760467968),	// BUFFER_LOAD_SBYTE_BOTHEN_si
    UINT64_C(3762565120),	// BUFFER_LOAD_SBYTE_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3760463872),	// BUFFER_LOAD_SBYTE_IDXEN_si
    UINT64_C(3762561024),	// BUFFER_LOAD_SBYTE_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3760459776),	// BUFFER_LOAD_SBYTE_OFFEN_si
    UINT64_C(3762556928),	// BUFFER_LOAD_SBYTE_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3760455680),	// BUFFER_LOAD_SBYTE_OFFSET_si
    UINT64_C(3762552832),	// BUFFER_LOAD_SBYTE_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3761012736),	// BUFFER_LOAD_SSHORT_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3760992256),	// BUFFER_LOAD_SSHORT_BOTHEN_si
    UINT64_C(3763089408),	// BUFFER_LOAD_SSHORT_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3760988160),	// BUFFER_LOAD_SSHORT_IDXEN_si
    UINT64_C(3763085312),	// BUFFER_LOAD_SSHORT_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3760984064),	// BUFFER_LOAD_SSHORT_OFFEN_si
    UINT64_C(3763081216),	// BUFFER_LOAD_SSHORT_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3760979968),	// BUFFER_LOAD_SSHORT_OFFSET_si
    UINT64_C(3763077120),	// BUFFER_LOAD_SSHORT_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3760226304),	// BUFFER_LOAD_UBYTE_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3760205824),	// BUFFER_LOAD_UBYTE_BOTHEN_si
    UINT64_C(3762302976),	// BUFFER_LOAD_UBYTE_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3760201728),	// BUFFER_LOAD_UBYTE_IDXEN_si
    UINT64_C(3762298880),	// BUFFER_LOAD_UBYTE_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3760197632),	// BUFFER_LOAD_UBYTE_OFFEN_si
    UINT64_C(3762294784),	// BUFFER_LOAD_UBYTE_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3760193536),	// BUFFER_LOAD_UBYTE_OFFSET_si
    UINT64_C(3762290688),	// BUFFER_LOAD_UBYTE_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3760750592),	// BUFFER_LOAD_USHORT_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3760730112),	// BUFFER_LOAD_USHORT_BOTHEN_si
    UINT64_C(3762827264),	// BUFFER_LOAD_USHORT_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3760726016),	// BUFFER_LOAD_USHORT_IDXEN_si
    UINT64_C(3762823168),	// BUFFER_LOAD_USHORT_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3760721920),	// BUFFER_LOAD_USHORT_OFFEN_si
    UINT64_C(3762819072),	// BUFFER_LOAD_USHORT_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3760717824),	// BUFFER_LOAD_USHORT_OFFSET_si
    UINT64_C(3762814976),	// BUFFER_LOAD_USHORT_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3764420608),	// BUFFER_STORE_BYTE_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3764400128),	// BUFFER_STORE_BYTE_BOTHEN_si
    UINT64_C(3764400128),	// BUFFER_STORE_BYTE_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3764396032),	// BUFFER_STORE_BYTE_IDXEN_si
    UINT64_C(3764396032),	// BUFFER_STORE_BYTE_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3764391936),	// BUFFER_STORE_BYTE_OFFEN_si
    UINT64_C(3764391936),	// BUFFER_STORE_BYTE_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3764387840),	// BUFFER_STORE_BYTE_OFFSET_si
    UINT64_C(3764387840),	// BUFFER_STORE_BYTE_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3765731328),	// BUFFER_STORE_DWORDX2_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3765710848),	// BUFFER_STORE_DWORDX2_BOTHEN_si
    UINT64_C(3765710848),	// BUFFER_STORE_DWORDX2_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3765706752),	// BUFFER_STORE_DWORDX2_IDXEN_si
    UINT64_C(3765706752),	// BUFFER_STORE_DWORDX2_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3765702656),	// BUFFER_STORE_DWORDX2_OFFEN_si
    UINT64_C(3765702656),	// BUFFER_STORE_DWORDX2_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3765698560),	// BUFFER_STORE_DWORDX2_OFFSET_si
    UINT64_C(3765698560),	// BUFFER_STORE_DWORDX2_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3766255616),	// BUFFER_STORE_DWORDX3_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3766235136),	// BUFFER_STORE_DWORDX3_BOTHEN_si
    UINT64_C(3765972992),	// BUFFER_STORE_DWORDX3_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3766231040),	// BUFFER_STORE_DWORDX3_IDXEN_si
    UINT64_C(3765968896),	// BUFFER_STORE_DWORDX3_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3766226944),	// BUFFER_STORE_DWORDX3_OFFEN_si
    UINT64_C(3765964800),	// BUFFER_STORE_DWORDX3_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3766222848),	// BUFFER_STORE_DWORDX3_OFFSET_si
    UINT64_C(3765960704),	// BUFFER_STORE_DWORDX3_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3765993472),	// BUFFER_STORE_DWORDX4_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3765972992),	// BUFFER_STORE_DWORDX4_BOTHEN_si
    UINT64_C(3766235136),	// BUFFER_STORE_DWORDX4_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3765968896),	// BUFFER_STORE_DWORDX4_IDXEN_si
    UINT64_C(3766231040),	// BUFFER_STORE_DWORDX4_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3765964800),	// BUFFER_STORE_DWORDX4_OFFEN_si
    UINT64_C(3766226944),	// BUFFER_STORE_DWORDX4_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3765960704),	// BUFFER_STORE_DWORDX4_OFFSET_si
    UINT64_C(3766222848),	// BUFFER_STORE_DWORDX4_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3765469184),	// BUFFER_STORE_DWORD_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3765448704),	// BUFFER_STORE_DWORD_BOTHEN_si
    UINT64_C(3765448704),	// BUFFER_STORE_DWORD_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3765444608),	// BUFFER_STORE_DWORD_IDXEN_si
    UINT64_C(3765444608),	// BUFFER_STORE_DWORD_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3765440512),	// BUFFER_STORE_DWORD_OFFEN_si
    UINT64_C(3765440512),	// BUFFER_STORE_DWORD_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3765436416),	// BUFFER_STORE_DWORD_OFFSET_si
    UINT64_C(3765436416),	// BUFFER_STORE_DWORD_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3759964160),	// BUFFER_STORE_FORMAT_XYZW_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3759943680),	// BUFFER_STORE_FORMAT_XYZW_BOTHEN_si
    UINT64_C(3759943680),	// BUFFER_STORE_FORMAT_XYZW_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3759939584),	// BUFFER_STORE_FORMAT_XYZW_IDXEN_si
    UINT64_C(3759939584),	// BUFFER_STORE_FORMAT_XYZW_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3759935488),	// BUFFER_STORE_FORMAT_XYZW_OFFEN_si
    UINT64_C(3759935488),	// BUFFER_STORE_FORMAT_XYZW_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3759931392),	// BUFFER_STORE_FORMAT_XYZW_OFFSET_si
    UINT64_C(3759931392),	// BUFFER_STORE_FORMAT_XYZW_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3759702016),	// BUFFER_STORE_FORMAT_XYZ_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3759681536),	// BUFFER_STORE_FORMAT_XYZ_BOTHEN_si
    UINT64_C(3759681536),	// BUFFER_STORE_FORMAT_XYZ_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3759677440),	// BUFFER_STORE_FORMAT_XYZ_IDXEN_si
    UINT64_C(3759677440),	// BUFFER_STORE_FORMAT_XYZ_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3759673344),	// BUFFER_STORE_FORMAT_XYZ_OFFEN_si
    UINT64_C(3759673344),	// BUFFER_STORE_FORMAT_XYZ_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3759669248),	// BUFFER_STORE_FORMAT_XYZ_OFFSET_si
    UINT64_C(3759669248),	// BUFFER_STORE_FORMAT_XYZ_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3759439872),	// BUFFER_STORE_FORMAT_XY_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3759419392),	// BUFFER_STORE_FORMAT_XY_BOTHEN_si
    UINT64_C(3759419392),	// BUFFER_STORE_FORMAT_XY_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3759415296),	// BUFFER_STORE_FORMAT_XY_IDXEN_si
    UINT64_C(3759415296),	// BUFFER_STORE_FORMAT_XY_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3759411200),	// BUFFER_STORE_FORMAT_XY_OFFEN_si
    UINT64_C(3759411200),	// BUFFER_STORE_FORMAT_XY_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3759407104),	// BUFFER_STORE_FORMAT_XY_OFFSET_si
    UINT64_C(3759407104),	// BUFFER_STORE_FORMAT_XY_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3759177728),	// BUFFER_STORE_FORMAT_X_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3759157248),	// BUFFER_STORE_FORMAT_X_BOTHEN_si
    UINT64_C(3759157248),	// BUFFER_STORE_FORMAT_X_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3759153152),	// BUFFER_STORE_FORMAT_X_IDXEN_si
    UINT64_C(3759153152),	// BUFFER_STORE_FORMAT_X_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3759149056),	// BUFFER_STORE_FORMAT_X_OFFEN_si
    UINT64_C(3759149056),	// BUFFER_STORE_FORMAT_X_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3759144960),	// BUFFER_STORE_FORMAT_X_OFFSET_si
    UINT64_C(3759144960),	// BUFFER_STORE_FORMAT_X_OFFSET_vi
    UINT64_C(0),
    UINT64_C(3764944896),	// BUFFER_STORE_SHORT_ADDR64_si
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3764924416),	// BUFFER_STORE_SHORT_BOTHEN_si
    UINT64_C(3764924416),	// BUFFER_STORE_SHORT_BOTHEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3764920320),	// BUFFER_STORE_SHORT_IDXEN_si
    UINT64_C(3764920320),	// BUFFER_STORE_SHORT_IDXEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3764916224),	// BUFFER_STORE_SHORT_OFFEN_si
    UINT64_C(3764916224),	// BUFFER_STORE_SHORT_OFFEN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3764912128),	// BUFFER_STORE_SHORT_OFFSET_si
    UINT64_C(3764912128),	// BUFFER_STORE_SHORT_OFFSET_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3787456512),	// BUFFER_WBINVL1_SC_si
    UINT64_C(0),
    UINT64_C(3787456512),	// BUFFER_WBINVL1_VOL_ci
    UINT64_C(3774611456),	// BUFFER_WBINVL1_VOL_vi
    UINT64_C(3787718656),	// BUFFER_WBINVL1_si
    UINT64_C(3774349312),	// BUFFER_WBINVL1_vi
    UINT64_C(9895604649984),	// CEIL
    UINT64_C(11529215046068469760),	// CF_ALU
    UINT64_C(13258597302978740224),	// CF_ALU_BREAK
    UINT64_C(12970366926827028480),	// CF_ALU_CONTINUE
    UINT64_C(13546827679130451968),	// CF_ALU_ELSE_AFTER
    UINT64_C(12105675798371893248),	// CF_ALU_POP_AFTER
    UINT64_C(11817445422220181504),	// CF_ALU_PUSH_BEFORE
    UINT64_C(9565645608534933504),	// CF_CALL_FS_EG
    UINT64_C(9907919180215091200),	// CF_CALL_FS_R600
    UINT64_C(9367487224930631680),	// CF_CONTINUE_EG
    UINT64_C(9511602413006487552),	// CF_CONTINUE_R600
    UINT64_C(9457559217478041600),	// CF_ELSE_EG
    UINT64_C(9691746398101307392),	// CF_ELSE_R600
    UINT64_C(9799832789158199296),	// CF_END_CM
    UINT64_C(9232379236109516800),	// CF_END_EG
    UINT64_C(9232379236109516800),	// CF_END_R600
    UINT64_C(9403516021949595648),	// CF_JUMP_EG
    UINT64_C(9583660007044415488),	// CF_JUMP_R600
    UINT64_C(9421530420459077632),	// CF_PUSH_EG
    UINT64_C(9655717601082343424),	// CF_PUSH_ELSE_R600
    UINT64_C(9241386435364257792),	// CF_TC_EG
    UINT64_C(9259400833873739776),	// CF_TC_R600
    UINT64_C(9259400833873739776),	// CF_VC_EG
    UINT64_C(9295429630892703744),	// CF_VC_R600
    UINT64_C(0),
    UINT64_C(985162418487296),	// CNDE_INT
    UINT64_C(879609302220800),	// CNDE_eg
    UINT64_C(844424930131968),	// CNDE_r600
    UINT64_C(1055531162664960),	// CNDGE_INT
    UINT64_C(949978046398464),	// CNDGE_eg
    UINT64_C(914793674309632),	// CNDGE_r600
    UINT64_C(1020346790576128),	// CNDGT_INT
    UINT64_C(914793674309632),	// CNDGT_eg
    UINT64_C(879609302220800),	// CNDGT_r600
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(78065325572096),	// COS_cm
    UINT64_C(78065325572096),	// COS_eg
    UINT64_C(61022895341568),	// COS_r600
    UINT64_C(61022895341568),	// COS_r700
    UINT64_C(0),
    UINT64_C(105553116266496),	// CUBE_eg_real
    UINT64_C(0),
    UINT64_C(45079976738816),	// CUBE_r600_real
    UINT64_C(0),
    UINT64_C(104453604638720),	// DOT4_eg
    UINT64_C(43980465111040),	// DOT4_r600
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3626631168),	// DS_ADD_F32_vi
    UINT64_C(0),
    UINT64_C(3630825472),	// DS_ADD_RTN_F32_vi
    UINT64_C(0),
    UINT64_C(3632267264),	// DS_ADD_RTN_U32_si
    UINT64_C(3628072960),	// DS_ADD_RTN_U32_vi
    UINT64_C(0),
    UINT64_C(3649044480),	// DS_ADD_RTN_U64_si
    UINT64_C(3636461568),	// DS_ADD_RTN_U64_vi
    UINT64_C(0),
    UINT64_C(3657433088),	// DS_ADD_SRC2_U32_si
    UINT64_C(3640655872),	// DS_ADD_SRC2_U32_vi
    UINT64_C(0),
    UINT64_C(3674210304),	// DS_ADD_SRC2_U64_si
    UINT64_C(3649044480),	// DS_ADD_SRC2_U64_vi
    UINT64_C(0),
    UINT64_C(3623878656),	// DS_ADD_U32_si
    UINT64_C(3623878656),	// DS_ADD_U32_vi
    UINT64_C(0),
    UINT64_C(3640655872),	// DS_ADD_U64_si
    UINT64_C(3632267264),	// DS_ADD_U64_vi
    UINT64_C(0),
    UINT64_C(3626237952),	// DS_AND_B32_si
    UINT64_C(3625058304),	// DS_AND_B32_vi
    UINT64_C(0),
    UINT64_C(3643015168),	// DS_AND_B64_si
    UINT64_C(3633446912),	// DS_AND_B64_vi
    UINT64_C(0),
    UINT64_C(3634626560),	// DS_AND_RTN_B32_si
    UINT64_C(3629252608),	// DS_AND_RTN_B32_vi
    UINT64_C(0),
    UINT64_C(3651403776),	// DS_AND_RTN_B64_si
    UINT64_C(3637641216),	// DS_AND_RTN_B64_vi
    UINT64_C(0),
    UINT64_C(3659792384),	// DS_AND_SRC2_B32_si
    UINT64_C(3641835520),	// DS_AND_SRC2_B32_vi
    UINT64_C(0),
    UINT64_C(3676569600),	// DS_AND_SRC2_B64_si
    UINT64_C(3650224128),	// DS_AND_SRC2_B64_vi
    UINT64_C(0),
    UINT64_C(3640131584),	// DS_APPEND_si
    UINT64_C(0),
    UINT64_C(3632136192),	// DS_BPERMUTE_B32_vi
    UINT64_C(0),
    UINT64_C(3628072960),	// DS_CMPST_B32_si
    UINT64_C(3625975808),	// DS_CMPST_B32_vi
    UINT64_C(0),
    UINT64_C(3644850176),	// DS_CMPST_B64_si
    UINT64_C(3634364416),	// DS_CMPST_B64_vi
    UINT64_C(0),
    UINT64_C(3628335104),	// DS_CMPST_F32_si
    UINT64_C(3626106880),	// DS_CMPST_F32_vi
    UINT64_C(0),
    UINT64_C(3645112320),	// DS_CMPST_F64_si
    UINT64_C(3634495488),	// DS_CMPST_F64_vi
    UINT64_C(0),
    UINT64_C(3636461568),	// DS_CMPST_RTN_B32_si
    UINT64_C(3630170112),	// DS_CMPST_RTN_B32_vi
    UINT64_C(0),
    UINT64_C(3653238784),	// DS_CMPST_RTN_B64_si
    UINT64_C(3638558720),	// DS_CMPST_RTN_B64_vi
    UINT64_C(0),
    UINT64_C(3636723712),	// DS_CMPST_RTN_F32_si
    UINT64_C(3630301184),	// DS_CMPST_RTN_F32_vi
    UINT64_C(0),
    UINT64_C(3653500928),	// DS_CMPST_RTN_F64_si
    UINT64_C(3638689792),	// DS_CMPST_RTN_F64_vi
    UINT64_C(0),
    UINT64_C(3639869440),	// DS_CONSUME_si
    UINT64_C(0),
    UINT64_C(3633315840),	// DS_DEC_RTN_U32_si
    UINT64_C(3628597248),	// DS_DEC_RTN_U32_vi
    UINT64_C(0),
    UINT64_C(3650093056),	// DS_DEC_RTN_U64_si
    UINT64_C(3636985856),	// DS_DEC_RTN_U64_vi
    UINT64_C(0),
    UINT64_C(3658481664),	// DS_DEC_SRC2_U32_si
    UINT64_C(3641180160),	// DS_DEC_SRC2_U32_vi
    UINT64_C(0),
    UINT64_C(3675258880),	// DS_DEC_SRC2_U64_si
    UINT64_C(3649568768),	// DS_DEC_SRC2_U64_vi
    UINT64_C(0),
    UINT64_C(3624927232),	// DS_DEC_U32_si
    UINT64_C(3624402944),	// DS_DEC_U32_vi
    UINT64_C(0),
    UINT64_C(3641704448),	// DS_DEC_U64_si
    UINT64_C(3632791552),	// DS_DEC_U64_vi
    UINT64_C(0),
    UINT64_C(3631611904),	// DS_GWS_BARRIER_si
    UINT64_C(3627745280),	// DS_GWS_BARRIER_vi
    UINT64_C(0),
    UINT64_C(3630563328),	// DS_GWS_INIT_si
    UINT64_C(3627220992),	// DS_GWS_INIT_vi
    UINT64_C(0),
    UINT64_C(3631087616),	// DS_GWS_SEMA_BR_si
    UINT64_C(3627483136),	// DS_GWS_SEMA_BR_vi
    UINT64_C(0),
    UINT64_C(3631349760),	// DS_GWS_SEMA_P_si
    UINT64_C(3627614208),	// DS_GWS_SEMA_P_vi
    UINT64_C(0),
    UINT64_C(3630825472),	// DS_GWS_SEMA_V_si
    UINT64_C(3627352064),	// DS_GWS_SEMA_V_vi
    UINT64_C(0),
    UINT64_C(3633053696),	// DS_INC_RTN_U32_si
    UINT64_C(3628466176),	// DS_INC_RTN_U32_vi
    UINT64_C(0),
    UINT64_C(3649830912),	// DS_INC_RTN_U64_si
    UINT64_C(3636854784),	// DS_INC_RTN_U64_vi
    UINT64_C(0),
    UINT64_C(3658219520),	// DS_INC_SRC2_U32_si
    UINT64_C(3641049088),	// DS_INC_SRC2_U32_vi
    UINT64_C(0),
    UINT64_C(3674996736),	// DS_INC_SRC2_U64_si
    UINT64_C(3649437696),	// DS_INC_SRC2_U64_vi
    UINT64_C(0),
    UINT64_C(3624665088),	// DS_INC_U32_si
    UINT64_C(3624271872),	// DS_INC_U32_vi
    UINT64_C(0),
    UINT64_C(3641442304),	// DS_INC_U64_si
    UINT64_C(3632660480),	// DS_INC_U64_vi
    UINT64_C(0),
    UINT64_C(3628859392),	// DS_MAX_F32_si
    UINT64_C(3626369024),	// DS_MAX_F32_vi
    UINT64_C(0),
    UINT64_C(3645636608),	// DS_MAX_F64_si
    UINT64_C(3634757632),	// DS_MAX_F64_vi
    UINT64_C(0),
    UINT64_C(3625451520),	// DS_MAX_I32_si
    UINT64_C(3624665088),	// DS_MAX_I32_vi
    UINT64_C(0),
    UINT64_C(3642228736),	// DS_MAX_I64_si
    UINT64_C(3633053696),	// DS_MAX_I64_vi
    UINT64_C(0),
    UINT64_C(3637248000),	// DS_MAX_RTN_F32_si
    UINT64_C(3630563328),	// DS_MAX_RTN_F32_vi
    UINT64_C(0),
    UINT64_C(3654025216),	// DS_MAX_RTN_F64_si
    UINT64_C(3638951936),	// DS_MAX_RTN_F64_vi
    UINT64_C(0),
    UINT64_C(3633840128),	// DS_MAX_RTN_I32_si
    UINT64_C(3628859392),	// DS_MAX_RTN_I32_vi
    UINT64_C(0),
    UINT64_C(3650617344),	// DS_MAX_RTN_I64_si
    UINT64_C(3637248000),	// DS_MAX_RTN_I64_vi
    UINT64_C(0),
    UINT64_C(3634364416),	// DS_MAX_RTN_U32_si
    UINT64_C(3629121536),	// DS_MAX_RTN_U32_vi
    UINT64_C(0),
    UINT64_C(3651141632),	// DS_MAX_RTN_U64_si
    UINT64_C(3637510144),	// DS_MAX_RTN_U64_vi
    UINT64_C(0),
    UINT64_C(3662413824),	// DS_MAX_SRC2_F32_si
    UINT64_C(3643146240),	// DS_MAX_SRC2_F32_vi
    UINT64_C(0),
    UINT64_C(3679191040),	// DS_MAX_SRC2_F64_si
    UINT64_C(3651534848),	// DS_MAX_SRC2_F64_vi
    UINT64_C(0),
    UINT64_C(3659005952),	// DS_MAX_SRC2_I32_si
    UINT64_C(3641442304),	// DS_MAX_SRC2_I32_vi
    UINT64_C(0),
    UINT64_C(3675783168),	// DS_MAX_SRC2_I64_si
    UINT64_C(3649830912),	// DS_MAX_SRC2_I64_vi
    UINT64_C(0),
    UINT64_C(3659530240),	// DS_MAX_SRC2_U32_si
    UINT64_C(3641704448),	// DS_MAX_SRC2_U32_vi
    UINT64_C(0),
    UINT64_C(3676307456),	// DS_MAX_SRC2_U64_si
    UINT64_C(3650093056),	// DS_MAX_SRC2_U64_vi
    UINT64_C(0),
    UINT64_C(3625975808),	// DS_MAX_U32_si
    UINT64_C(3624927232),	// DS_MAX_U32_vi
    UINT64_C(0),
    UINT64_C(3642753024),	// DS_MAX_U64_si
    UINT64_C(3633315840),	// DS_MAX_U64_vi
    UINT64_C(0),
    UINT64_C(3628597248),	// DS_MIN_F32_si
    UINT64_C(3626237952),	// DS_MIN_F32_vi
    UINT64_C(0),
    UINT64_C(3645374464),	// DS_MIN_F64_si
    UINT64_C(3634626560),	// DS_MIN_F64_vi
    UINT64_C(0),
    UINT64_C(3625189376),	// DS_MIN_I32_si
    UINT64_C(3624534016),	// DS_MIN_I32_vi
    UINT64_C(0),
    UINT64_C(3641966592),	// DS_MIN_I64_si
    UINT64_C(3632922624),	// DS_MIN_I64_vi
    UINT64_C(0),
    UINT64_C(3636985856),	// DS_MIN_RTN_F32_si
    UINT64_C(3630432256),	// DS_MIN_RTN_F32_vi
    UINT64_C(0),
    UINT64_C(3653763072),	// DS_MIN_RTN_F64_si
    UINT64_C(3638820864),	// DS_MIN_RTN_F64_vi
    UINT64_C(0),
    UINT64_C(3633577984),	// DS_MIN_RTN_I32_si
    UINT64_C(3628728320),	// DS_MIN_RTN_I32_vi
    UINT64_C(0),
    UINT64_C(3650355200),	// DS_MIN_RTN_I64_si
    UINT64_C(3637116928),	// DS_MIN_RTN_I64_vi
    UINT64_C(0),
    UINT64_C(3634102272),	// DS_MIN_RTN_U32_si
    UINT64_C(3628990464),	// DS_MIN_RTN_U32_vi
    UINT64_C(0),
    UINT64_C(3650879488),	// DS_MIN_RTN_U64_si
    UINT64_C(3637379072),	// DS_MIN_RTN_U64_vi
    UINT64_C(0),
    UINT64_C(3662151680),	// DS_MIN_SRC2_F32_si
    UINT64_C(3643015168),	// DS_MIN_SRC2_F32_vi
    UINT64_C(0),
    UINT64_C(3678928896),	// DS_MIN_SRC2_F64_si
    UINT64_C(3651403776),	// DS_MIN_SRC2_F64_vi
    UINT64_C(0),
    UINT64_C(3658743808),	// DS_MIN_SRC2_I32_si
    UINT64_C(3641311232),	// DS_MIN_SRC2_I32_vi
    UINT64_C(0),
    UINT64_C(3675521024),	// DS_MIN_SRC2_I64_si
    UINT64_C(3649699840),	// DS_MIN_SRC2_I64_vi
    UINT64_C(0),
    UINT64_C(3659268096),	// DS_MIN_SRC2_U32_si
    UINT64_C(3641573376),	// DS_MIN_SRC2_U32_vi
    UINT64_C(0),
    UINT64_C(3676045312),	// DS_MIN_SRC2_U64_si
    UINT64_C(3649961984),	// DS_MIN_SRC2_U64_vi
    UINT64_C(0),
    UINT64_C(3625713664),	// DS_MIN_U32_si
    UINT64_C(3624796160),	// DS_MIN_U32_vi
    UINT64_C(0),
    UINT64_C(3642490880),	// DS_MIN_U64_si
    UINT64_C(3633184768),	// DS_MIN_U64_vi
    UINT64_C(0),
    UINT64_C(3627024384),	// DS_MSKOR_B32_si
    UINT64_C(3625451520),	// DS_MSKOR_B32_vi
    UINT64_C(0),
    UINT64_C(3643801600),	// DS_MSKOR_B64_si
    UINT64_C(3633840128),	// DS_MSKOR_B64_vi
    UINT64_C(0),
    UINT64_C(3635412992),	// DS_MSKOR_RTN_B32_si
    UINT64_C(3629645824),	// DS_MSKOR_RTN_B32_vi
    UINT64_C(0),
    UINT64_C(3652190208),	// DS_MSKOR_RTN_B64_si
    UINT64_C(3638034432),	// DS_MSKOR_RTN_B64_vi
    UINT64_C(0),
    UINT64_C(3640524800),	// DS_ORDERED_COUNT_si
    UINT64_C(0),
    UINT64_C(3626500096),	// DS_OR_B32_si
    UINT64_C(3625189376),	// DS_OR_B32_vi
    UINT64_C(0),
    UINT64_C(3643277312),	// DS_OR_B64_si
    UINT64_C(3633577984),	// DS_OR_B64_vi
    UINT64_C(0),
    UINT64_C(3634888704),	// DS_OR_RTN_B32_si
    UINT64_C(3629383680),	// DS_OR_RTN_B32_vi
    UINT64_C(0),
    UINT64_C(3651665920),	// DS_OR_RTN_B64_si
    UINT64_C(3637772288),	// DS_OR_RTN_B64_vi
    UINT64_C(0),
    UINT64_C(3660054528),	// DS_OR_SRC2_B32_si
    UINT64_C(3641966592),	// DS_OR_SRC2_B32_vi
    UINT64_C(0),
    UINT64_C(3676831744),	// DS_OR_SRC2_B64_si
    UINT64_C(3650355200),	// DS_OR_SRC2_B64_vi
    UINT64_C(0),
    UINT64_C(3632005120),	// DS_PERMUTE_B32_vi
    UINT64_C(0),
    UINT64_C(3638558720),	// DS_READ2ST64_B32_si
    UINT64_C(3631218688),	// DS_READ2ST64_B32_vi
    UINT64_C(0),
    UINT64_C(3655335936),	// DS_READ2ST64_B64_si
    UINT64_C(3639607296),	// DS_READ2ST64_B64_vi
    UINT64_C(0),
    UINT64_C(3638296576),	// DS_READ2_B32_si
    UINT64_C(3631087616),	// DS_READ2_B32_vi
    UINT64_C(0),
    UINT64_C(3655073792),	// DS_READ2_B64_si
    UINT64_C(3639476224),	// DS_READ2_B64_vi
    UINT64_C(0),
    UINT64_C(3638034432),	// DS_READ_B32_si
    UINT64_C(3630956544),	// DS_READ_B32_vi
    UINT64_C(0),
    UINT64_C(3654811648),	// DS_READ_B64_si
    UINT64_C(3639345152),	// DS_READ_B64_vi
    UINT64_C(0),
    UINT64_C(3639345152),	// DS_READ_I16_si
    UINT64_C(3631611904),	// DS_READ_I16_vi
    UINT64_C(0),
    UINT64_C(3638820864),	// DS_READ_I8_si
    UINT64_C(3631349760),	// DS_READ_I8_vi
    UINT64_C(0),
    UINT64_C(3639607296),	// DS_READ_U16_si
    UINT64_C(3631742976),	// DS_READ_U16_vi
    UINT64_C(0),
    UINT64_C(3639083008),	// DS_READ_U8_si
    UINT64_C(3631480832),	// DS_READ_U8_vi
    UINT64_C(0),
    UINT64_C(3632791552),	// DS_RSUB_RTN_U32_si
    UINT64_C(3628335104),	// DS_RSUB_RTN_U32_vi
    UINT64_C(0),
    UINT64_C(3649568768),	// DS_RSUB_RTN_U64_si
    UINT64_C(3636723712),	// DS_RSUB_RTN_U64_vi
    UINT64_C(0),
    UINT64_C(3657957376),	// DS_RSUB_SRC2_U32_si
    UINT64_C(3640918016),	// DS_RSUB_SRC2_U32_vi
    UINT64_C(0),
    UINT64_C(3674734592),	// DS_RSUB_SRC2_U64_si
    UINT64_C(3649306624),	// DS_RSUB_SRC2_U64_vi
    UINT64_C(0),
    UINT64_C(3624402944),	// DS_RSUB_U32_si
    UINT64_C(3624140800),	// DS_RSUB_U32_vi
    UINT64_C(0),
    UINT64_C(3641180160),	// DS_RSUB_U64_si
    UINT64_C(3632529408),	// DS_RSUB_U64_vi
    UINT64_C(0),
    UINT64_C(3632529408),	// DS_SUB_RTN_U32_si
    UINT64_C(3628204032),	// DS_SUB_RTN_U32_vi
    UINT64_C(0),
    UINT64_C(3649306624),	// DS_SUB_RTN_U64_si
    UINT64_C(3636592640),	// DS_SUB_RTN_U64_vi
    UINT64_C(0),
    UINT64_C(3657695232),	// DS_SUB_SRC2_U32_si
    UINT64_C(3640786944),	// DS_SUB_SRC2_U32_vi
    UINT64_C(0),
    UINT64_C(3674472448),	// DS_SUB_SRC2_U64_si
    UINT64_C(3649175552),	// DS_SUB_SRC2_U64_vi
    UINT64_C(0),
    UINT64_C(3624140800),	// DS_SUB_U32_si
    UINT64_C(3624009728),	// DS_SUB_U32_vi
    UINT64_C(0),
    UINT64_C(3640918016),	// DS_SUB_U64_si
    UINT64_C(3632398336),	// DS_SUB_U64_vi
    UINT64_C(0),
    UINT64_C(3637772288),	// DS_SWIZZLE_B32_si
    UINT64_C(3631874048),	// DS_SWIZZLE_B32_vi
    UINT64_C(0),
    UINT64_C(3637510144),	// DS_WRAP_RTN_F32_si
    UINT64_C(3630694400),	// DS_WRAP_RTN_F32_vi
    UINT64_C(0),
    UINT64_C(3627810816),	// DS_WRITE2ST64_B32_si
    UINT64_C(3625844736),	// DS_WRITE2ST64_B32_vi
    UINT64_C(0),
    UINT64_C(3644588032),	// DS_WRITE2ST64_B64_si
    UINT64_C(3634233344),	// DS_WRITE2ST64_B64_vi
    UINT64_C(0),
    UINT64_C(3627548672),	// DS_WRITE2_B32_si
    UINT64_C(3625713664),	// DS_WRITE2_B32_vi
    UINT64_C(0),
    UINT64_C(3644325888),	// DS_WRITE2_B64_si
    UINT64_C(3634102272),	// DS_WRITE2_B64_vi
    UINT64_C(0),
    UINT64_C(3632005120),	// DS_WRITE_B16_si
    UINT64_C(3627941888),	// DS_WRITE_B16_vi
    UINT64_C(0),
    UINT64_C(3627286528),	// DS_WRITE_B32_si
    UINT64_C(3625582592),	// DS_WRITE_B32_vi
    UINT64_C(0),
    UINT64_C(3644063744),	// DS_WRITE_B64_si
    UINT64_C(3633971200),	// DS_WRITE_B64_vi
    UINT64_C(0),
    UINT64_C(3631742976),	// DS_WRITE_B8_si
    UINT64_C(3627810816),	// DS_WRITE_B8_vi
    UINT64_C(0),
    UINT64_C(3660840960),	// DS_WRITE_SRC2_B32_si
    UINT64_C(3642359808),	// DS_WRITE_SRC2_B32_vi
    UINT64_C(0),
    UINT64_C(3677618176),	// DS_WRITE_SRC2_B64_si
    UINT64_C(3650748416),	// DS_WRITE_SRC2_B64_vi
    UINT64_C(0),
    UINT64_C(3636199424),	// DS_WRXCHG2ST64_RTN_B32_si
    UINT64_C(3630039040),	// DS_WRXCHG2ST64_RTN_B32_vi
    UINT64_C(0),
    UINT64_C(3652976640),	// DS_WRXCHG2ST64_RTN_B64_si
    UINT64_C(3638427648),	// DS_WRXCHG2ST64_RTN_B64_vi
    UINT64_C(0),
    UINT64_C(3635937280),	// DS_WRXCHG2_RTN_B32_si
    UINT64_C(3629907968),	// DS_WRXCHG2_RTN_B32_vi
    UINT64_C(0),
    UINT64_C(3652714496),	// DS_WRXCHG2_RTN_B64_si
    UINT64_C(3638296576),	// DS_WRXCHG2_RTN_B64_vi
    UINT64_C(0),
    UINT64_C(3635675136),	// DS_WRXCHG_RTN_B32_si
    UINT64_C(3629776896),	// DS_WRXCHG_RTN_B32_vi
    UINT64_C(0),
    UINT64_C(3652452352),	// DS_WRXCHG_RTN_B64_si
    UINT64_C(3638165504),	// DS_WRXCHG_RTN_B64_vi
    UINT64_C(0),
    UINT64_C(3626762240),	// DS_XOR_B32_si
    UINT64_C(3625320448),	// DS_XOR_B32_vi
    UINT64_C(0),
    UINT64_C(3643539456),	// DS_XOR_B64_si
    UINT64_C(3633709056),	// DS_XOR_B64_vi
    UINT64_C(0),
    UINT64_C(3635150848),	// DS_XOR_RTN_B32_si
    UINT64_C(3629514752),	// DS_XOR_RTN_B32_vi
    UINT64_C(0),
    UINT64_C(3651928064),	// DS_XOR_RTN_B64_si
    UINT64_C(3637903360),	// DS_XOR_RTN_B64_vi
    UINT64_C(0),
    UINT64_C(3660316672),	// DS_XOR_SRC2_B32_si
    UINT64_C(3642097664),	// DS_XOR_SRC2_B32_vi
    UINT64_C(0),
    UINT64_C(3677093888),	// DS_XOR_SRC2_B64_si
    UINT64_C(3650486272),	// DS_XOR_SRC2_B64_vi
    UINT64_C(9223372036854775808),	// EG_ExportBuf
    UINT64_C(9223372040076001280),	// EG_ExportSwz
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(9313444029402185728),	// END_LOOP_EG
    UINT64_C(9403516021949595648),	// END_LOOP_R600
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(4160751616),	// EXP_DONE_si
    UINT64_C(3288336384),	// EXP_DONE_vi
    UINT64_C(70918499991552),	// EXP_IEEE_cm
    UINT64_C(70918499991552),	// EXP_IEEE_eg
    UINT64_C(53326313947136),	// EXP_IEEE_r600
    UINT64_C(4160749568),	// EXP_si
    UINT64_C(3288334336),	// EXP_vi
    UINT64_C(0),
    UINT64_C(0),	// FETCH_CLAUSE
    UINT64_C(94008244174848),	// FFBH_UINT
    UINT64_C(94557999988736),	// FFBL_INT
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3704160256),	// FLAT_ATOMIC_ADD_RTN_ci
    UINT64_C(3708354560),	// FLAT_ATOMIC_ADD_RTN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3712548864),	// FLAT_ATOMIC_ADD_X2_RTN_ci
    UINT64_C(3716743168),	// FLAT_ATOMIC_ADD_X2_RTN_vi
    UINT64_C(3712483328),	// FLAT_ATOMIC_ADD_X2_ci
    UINT64_C(3716677632),	// FLAT_ATOMIC_ADD_X2_vi
    UINT64_C(3704094720),	// FLAT_ATOMIC_ADD_ci
    UINT64_C(3708289024),	// FLAT_ATOMIC_ADD_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3705995264),	// FLAT_ATOMIC_AND_RTN_ci
    UINT64_C(3709927424),	// FLAT_ATOMIC_AND_RTN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3714383872),	// FLAT_ATOMIC_AND_X2_RTN_ci
    UINT64_C(3718316032),	// FLAT_ATOMIC_AND_X2_RTN_vi
    UINT64_C(3714318336),	// FLAT_ATOMIC_AND_X2_ci
    UINT64_C(3718250496),	// FLAT_ATOMIC_AND_X2_vi
    UINT64_C(3705929728),	// FLAT_ATOMIC_AND_ci
    UINT64_C(3709861888),	// FLAT_ATOMIC_AND_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3703898112),	// FLAT_ATOMIC_CMPSWAP_RTN_ci
    UINT64_C(3708092416),	// FLAT_ATOMIC_CMPSWAP_RTN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3712286720),	// FLAT_ATOMIC_CMPSWAP_X2_RTN_ci
    UINT64_C(3716481024),	// FLAT_ATOMIC_CMPSWAP_X2_RTN_vi
    UINT64_C(3712221184),	// FLAT_ATOMIC_CMPSWAP_X2_ci
    UINT64_C(3716415488),	// FLAT_ATOMIC_CMPSWAP_X2_vi
    UINT64_C(3703832576),	// FLAT_ATOMIC_CMPSWAP_ci
    UINT64_C(3708026880),	// FLAT_ATOMIC_CMPSWAP_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3707043840),	// FLAT_ATOMIC_DEC_RTN_ci
    UINT64_C(3710976000),	// FLAT_ATOMIC_DEC_RTN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3715432448),	// FLAT_ATOMIC_DEC_X2_RTN_ci
    UINT64_C(3719364608),	// FLAT_ATOMIC_DEC_X2_RTN_vi
    UINT64_C(3715366912),	// FLAT_ATOMIC_DEC_X2_ci
    UINT64_C(3719299072),	// FLAT_ATOMIC_DEC_X2_vi
    UINT64_C(3706978304),	// FLAT_ATOMIC_DEC_ci
    UINT64_C(3710910464),	// FLAT_ATOMIC_DEC_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3707305984),	// FLAT_ATOMIC_FCMPSWAP_RTN_ci
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3715694592),	// FLAT_ATOMIC_FCMPSWAP_X2_RTN_ci
    UINT64_C(3715629056),	// FLAT_ATOMIC_FCMPSWAP_X2_ci
    UINT64_C(3707240448),	// FLAT_ATOMIC_FCMPSWAP_ci
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3707830272),	// FLAT_ATOMIC_FMAX_RTN_ci
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3716218880),	// FLAT_ATOMIC_FMAX_X2_RTN_ci
    UINT64_C(3716153344),	// FLAT_ATOMIC_FMAX_X2_ci
    UINT64_C(3707764736),	// FLAT_ATOMIC_FMAX_ci
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3707568128),	// FLAT_ATOMIC_FMIN_RTN_ci
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3715956736),	// FLAT_ATOMIC_FMIN_X2_RTN_ci
    UINT64_C(3715891200),	// FLAT_ATOMIC_FMIN_X2_ci
    UINT64_C(3707502592),	// FLAT_ATOMIC_FMIN_ci
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3706781696),	// FLAT_ATOMIC_INC_RTN_ci
    UINT64_C(3710713856),	// FLAT_ATOMIC_INC_RTN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3715170304),	// FLAT_ATOMIC_INC_X2_RTN_ci
    UINT64_C(3719102464),	// FLAT_ATOMIC_INC_X2_RTN_vi
    UINT64_C(3715104768),	// FLAT_ATOMIC_INC_X2_ci
    UINT64_C(3719036928),	// FLAT_ATOMIC_INC_X2_vi
    UINT64_C(3706716160),	// FLAT_ATOMIC_INC_ci
    UINT64_C(3710648320),	// FLAT_ATOMIC_INC_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3706257408),	// FLAT_ATOMIC_OR_RTN_ci
    UINT64_C(3710189568),	// FLAT_ATOMIC_OR_RTN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3714646016),	// FLAT_ATOMIC_OR_X2_RTN_ci
    UINT64_C(3718578176),	// FLAT_ATOMIC_OR_X2_RTN_vi
    UINT64_C(3714580480),	// FLAT_ATOMIC_OR_X2_ci
    UINT64_C(3718512640),	// FLAT_ATOMIC_OR_X2_vi
    UINT64_C(3706191872),	// FLAT_ATOMIC_OR_ci
    UINT64_C(3710124032),	// FLAT_ATOMIC_OR_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3705470976),	// FLAT_ATOMIC_SMAX_RTN_ci
    UINT64_C(3709403136),	// FLAT_ATOMIC_SMAX_RTN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3713859584),	// FLAT_ATOMIC_SMAX_X2_RTN_ci
    UINT64_C(3717791744),	// FLAT_ATOMIC_SMAX_X2_RTN_vi
    UINT64_C(3713794048),	// FLAT_ATOMIC_SMAX_X2_ci
    UINT64_C(3717726208),	// FLAT_ATOMIC_SMAX_X2_vi
    UINT64_C(3705405440),	// FLAT_ATOMIC_SMAX_ci
    UINT64_C(3709337600),	// FLAT_ATOMIC_SMAX_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3704946688),	// FLAT_ATOMIC_SMIN_RTN_ci
    UINT64_C(3708878848),	// FLAT_ATOMIC_SMIN_RTN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3713335296),	// FLAT_ATOMIC_SMIN_X2_RTN_ci
    UINT64_C(3717267456),	// FLAT_ATOMIC_SMIN_X2_RTN_vi
    UINT64_C(3713269760),	// FLAT_ATOMIC_SMIN_X2_ci
    UINT64_C(3717201920),	// FLAT_ATOMIC_SMIN_X2_vi
    UINT64_C(3704881152),	// FLAT_ATOMIC_SMIN_ci
    UINT64_C(3708813312),	// FLAT_ATOMIC_SMIN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3704422400),	// FLAT_ATOMIC_SUB_RTN_ci
    UINT64_C(3708616704),	// FLAT_ATOMIC_SUB_RTN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3712811008),	// FLAT_ATOMIC_SUB_X2_RTN_ci
    UINT64_C(3717005312),	// FLAT_ATOMIC_SUB_X2_RTN_vi
    UINT64_C(3712745472),	// FLAT_ATOMIC_SUB_X2_ci
    UINT64_C(3716939776),	// FLAT_ATOMIC_SUB_X2_vi
    UINT64_C(3704356864),	// FLAT_ATOMIC_SUB_ci
    UINT64_C(3708551168),	// FLAT_ATOMIC_SUB_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3703635968),	// FLAT_ATOMIC_SWAP_RTN_ci
    UINT64_C(3707830272),	// FLAT_ATOMIC_SWAP_RTN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3712024576),	// FLAT_ATOMIC_SWAP_X2_RTN_ci
    UINT64_C(3716218880),	// FLAT_ATOMIC_SWAP_X2_RTN_vi
    UINT64_C(3711959040),	// FLAT_ATOMIC_SWAP_X2_ci
    UINT64_C(3716153344),	// FLAT_ATOMIC_SWAP_X2_vi
    UINT64_C(3703570432),	// FLAT_ATOMIC_SWAP_ci
    UINT64_C(3707764736),	// FLAT_ATOMIC_SWAP_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3705733120),	// FLAT_ATOMIC_UMAX_RTN_ci
    UINT64_C(3709665280),	// FLAT_ATOMIC_UMAX_RTN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3714121728),	// FLAT_ATOMIC_UMAX_X2_RTN_ci
    UINT64_C(3718053888),	// FLAT_ATOMIC_UMAX_X2_RTN_vi
    UINT64_C(3714056192),	// FLAT_ATOMIC_UMAX_X2_ci
    UINT64_C(3717988352),	// FLAT_ATOMIC_UMAX_X2_vi
    UINT64_C(3705667584),	// FLAT_ATOMIC_UMAX_ci
    UINT64_C(3709599744),	// FLAT_ATOMIC_UMAX_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3705208832),	// FLAT_ATOMIC_UMIN_RTN_ci
    UINT64_C(3709140992),	// FLAT_ATOMIC_UMIN_RTN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3713597440),	// FLAT_ATOMIC_UMIN_X2_RTN_ci
    UINT64_C(3717529600),	// FLAT_ATOMIC_UMIN_X2_RTN_vi
    UINT64_C(3713531904),	// FLAT_ATOMIC_UMIN_X2_ci
    UINT64_C(3717464064),	// FLAT_ATOMIC_UMIN_X2_vi
    UINT64_C(3705143296),	// FLAT_ATOMIC_UMIN_ci
    UINT64_C(3709075456),	// FLAT_ATOMIC_UMIN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3706519552),	// FLAT_ATOMIC_XOR_RTN_ci
    UINT64_C(3710451712),	// FLAT_ATOMIC_XOR_RTN_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3714908160),	// FLAT_ATOMIC_XOR_X2_RTN_ci
    UINT64_C(3718840320),	// FLAT_ATOMIC_XOR_X2_RTN_vi
    UINT64_C(3714842624),	// FLAT_ATOMIC_XOR_X2_ci
    UINT64_C(3718774784),	// FLAT_ATOMIC_XOR_X2_vi
    UINT64_C(3706454016),	// FLAT_ATOMIC_XOR_ci
    UINT64_C(3710386176),	// FLAT_ATOMIC_XOR_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3694395392),	// FLAT_LOAD_DWORDX2_ci
    UINT64_C(3696492544),	// FLAT_LOAD_DWORDX2_vi
    UINT64_C(0),
    UINT64_C(3694919680),	// FLAT_LOAD_DWORDX3_ci
    UINT64_C(3696754688),	// FLAT_LOAD_DWORDX3_vi
    UINT64_C(0),
    UINT64_C(3694657536),	// FLAT_LOAD_DWORDX4_ci
    UINT64_C(3697016832),	// FLAT_LOAD_DWORDX4_vi
    UINT64_C(3694133248),	// FLAT_LOAD_DWORD_ci
    UINT64_C(3696230400),	// FLAT_LOAD_DWORD_vi
    UINT64_C(0),
    UINT64_C(3693346816),	// FLAT_LOAD_SBYTE_ci
    UINT64_C(3695443968),	// FLAT_LOAD_SBYTE_vi
    UINT64_C(0),
    UINT64_C(3693871104),	// FLAT_LOAD_SSHORT_ci
    UINT64_C(3695968256),	// FLAT_LOAD_SSHORT_vi
    UINT64_C(0),
    UINT64_C(3693084672),	// FLAT_LOAD_UBYTE_ci
    UINT64_C(3695181824),	// FLAT_LOAD_UBYTE_vi
    UINT64_C(0),
    UINT64_C(3693608960),	// FLAT_LOAD_USHORT_ci
    UINT64_C(3695706112),	// FLAT_LOAD_USHORT_vi
    UINT64_C(0),
    UINT64_C(3697278976),	// FLAT_STORE_BYTE_ci
    UINT64_C(3697278976),	// FLAT_STORE_BYTE_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3698589696),	// FLAT_STORE_DWORDX2_ci
    UINT64_C(3698589696),	// FLAT_STORE_DWORDX2_vi
    UINT64_C(0),
    UINT64_C(3699113984),	// FLAT_STORE_DWORDX3_ci
    UINT64_C(3698851840),	// FLAT_STORE_DWORDX3_vi
    UINT64_C(0),
    UINT64_C(3698851840),	// FLAT_STORE_DWORDX4_ci
    UINT64_C(3699113984),	// FLAT_STORE_DWORDX4_vi
    UINT64_C(3698327552),	// FLAT_STORE_DWORD_ci
    UINT64_C(3698327552),	// FLAT_STORE_DWORD_vi
    UINT64_C(0),
    UINT64_C(3697803264),	// FLAT_STORE_SHORT_ci
    UINT64_C(3697803264),	// FLAT_STORE_SHORT_vi
    UINT64_C(10995116277760),	// FLOOR
    UINT64_C(43980465111040),	// FLT_TO_INT_eg
    UINT64_C(58823872086016),	// FLT_TO_INT_r600
    UINT64_C(84662395338752),	// FLT_TO_UINT_eg
    UINT64_C(66520453480448),	// FLT_TO_UINT_r600
    UINT64_C(246290604621824),	// FMA_eg
    UINT64_C(0),
    UINT64_C(8796093022208),	// FRACT
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(46181635850240),	// GROUP_BARRIER
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(4030988288),	// IMAGE_ATOMIC_ADD_V1_si
    UINT64_C(4031250432),	// IMAGE_ATOMIC_ADD_V1_vi
    UINT64_C(0),
    UINT64_C(4030988288),	// IMAGE_ATOMIC_ADD_V2_si
    UINT64_C(4031250432),	// IMAGE_ATOMIC_ADD_V2_vi
    UINT64_C(0),
    UINT64_C(4030988288),	// IMAGE_ATOMIC_ADD_V4_si
    UINT64_C(4031250432),	// IMAGE_ATOMIC_ADD_V4_vi
    UINT64_C(0),
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V1_si
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V1_vi
    UINT64_C(0),
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V2_si
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V2_vi
    UINT64_C(0),
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V4_si
    UINT64_C(4032823296),	// IMAGE_ATOMIC_AND_V4_vi
    UINT64_C(0),
    UINT64_C(4030726144),	// IMAGE_ATOMIC_CMPSWAP_V1_si
    UINT64_C(4030988288),	// IMAGE_ATOMIC_CMPSWAP_V1_vi
    UINT64_C(0),
    UINT64_C(4030726144),	// IMAGE_ATOMIC_CMPSWAP_V2_si
    UINT64_C(4030988288),	// IMAGE_ATOMIC_CMPSWAP_V2_vi
    UINT64_C(0),
    UINT64_C(4030726144),	// IMAGE_ATOMIC_CMPSWAP_V4_si
    UINT64_C(4030988288),	// IMAGE_ATOMIC_CMPSWAP_V4_vi
    UINT64_C(0),
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V1_si
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V1_vi
    UINT64_C(0),
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V2_si
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V2_vi
    UINT64_C(0),
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V4_si
    UINT64_C(4033871872),	// IMAGE_ATOMIC_DEC_V4_vi
    UINT64_C(0),
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V1_si
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V1_vi
    UINT64_C(0),
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V2_si
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V2_vi
    UINT64_C(0),
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V4_si
    UINT64_C(4033609728),	// IMAGE_ATOMIC_INC_V4_vi
    UINT64_C(0),
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V1_si
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V1_vi
    UINT64_C(0),
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V2_si
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V2_vi
    UINT64_C(0),
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V4_si
    UINT64_C(4033085440),	// IMAGE_ATOMIC_OR_V4_vi
    UINT64_C(0),
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V1_si
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V1_vi
    UINT64_C(0),
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V2_si
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V2_vi
    UINT64_C(0),
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V4_si
    UINT64_C(4032299008),	// IMAGE_ATOMIC_SMAX_V4_vi
    UINT64_C(0),
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V1_si
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V1_vi
    UINT64_C(0),
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V2_si
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V2_vi
    UINT64_C(0),
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V4_si
    UINT64_C(4031774720),	// IMAGE_ATOMIC_SMIN_V4_vi
    UINT64_C(0),
    UINT64_C(4031250432),	// IMAGE_ATOMIC_SUB_V1_si
    UINT64_C(4031512576),	// IMAGE_ATOMIC_SUB_V1_vi
    UINT64_C(0),
    UINT64_C(4031250432),	// IMAGE_ATOMIC_SUB_V2_si
    UINT64_C(4031512576),	// IMAGE_ATOMIC_SUB_V2_vi
    UINT64_C(0),
    UINT64_C(4031250432),	// IMAGE_ATOMIC_SUB_V4_si
    UINT64_C(4031512576),	// IMAGE_ATOMIC_SUB_V4_vi
    UINT64_C(0),
    UINT64_C(4030464000),	// IMAGE_ATOMIC_SWAP_V1_si
    UINT64_C(4030726144),	// IMAGE_ATOMIC_SWAP_V1_vi
    UINT64_C(0),
    UINT64_C(4030464000),	// IMAGE_ATOMIC_SWAP_V2_si
    UINT64_C(4030726144),	// IMAGE_ATOMIC_SWAP_V2_vi
    UINT64_C(0),
    UINT64_C(4030464000),	// IMAGE_ATOMIC_SWAP_V4_si
    UINT64_C(4030726144),	// IMAGE_ATOMIC_SWAP_V4_vi
    UINT64_C(0),
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V1_si
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V1_vi
    UINT64_C(0),
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V2_si
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V2_vi
    UINT64_C(0),
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V4_si
    UINT64_C(4032561152),	// IMAGE_ATOMIC_UMAX_V4_vi
    UINT64_C(0),
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V1_si
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V1_vi
    UINT64_C(0),
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V2_si
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V2_vi
    UINT64_C(0),
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V4_si
    UINT64_C(4032036864),	// IMAGE_ATOMIC_UMIN_V4_vi
    UINT64_C(0),
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V1_si
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V1_vi
    UINT64_C(0),
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V2_si
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V2_vi
    UINT64_C(0),
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V4_si
    UINT64_C(4033347584),	// IMAGE_ATOMIC_XOR_V4_vi
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V1_V1
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V1_V16
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V1_V2
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V1_V4
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V1_V8
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V2_V1
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V2_V16
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V2_V2
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V2_V4
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V2_V8
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V3_V1
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V3_V16
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V3_V2
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V3_V4
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V3_V8
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V4_V1
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V4_V16
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V4_V2
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V4_V4
    UINT64_C(4049076224),	// IMAGE_GATHER4_B_CL_O_V4_V8
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V1_V1
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V1_V16
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V1_V2
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V1_V4
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V1_V8
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V2_V1
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V2_V16
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V2_V2
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V2_V4
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V2_V8
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V3_V1
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V3_V16
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V3_V2
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V3_V4
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V3_V8
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V4_V1
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V4_V16
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V4_V2
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V4_V4
    UINT64_C(4044881920),	// IMAGE_GATHER4_B_CL_V4_V8
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V1_V1
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V1_V16
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V1_V2
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V1_V4
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V1_V8
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V2_V1
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V2_V16
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V2_V2
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V2_V4
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V2_V8
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V3_V1
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V3_V16
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V3_V2
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V3_V4
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V3_V8
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V4_V1
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V4_V16
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V4_V2
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V4_V4
    UINT64_C(4048814080),	// IMAGE_GATHER4_B_O_V4_V8
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V1_V1
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V1_V16
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V1_V2
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V1_V4
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V1_V8
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V2_V1
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V2_V16
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V2_V2
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V2_V4
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V2_V8
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V3_V1
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V3_V16
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V3_V2
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V3_V4
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V3_V8
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V4_V1
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V4_V16
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V4_V2
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V4_V4
    UINT64_C(4044619776),	// IMAGE_GATHER4_B_V4_V8
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V1_V1
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V1_V16
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V1_V2
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V1_V4
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V1_V8
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V2_V1
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V2_V16
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V2_V2
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V2_V4
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V2_V8
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V3_V1
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V3_V16
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V3_V2
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V3_V4
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V3_V8
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V4_V1
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V4_V16
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V4_V2
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V4_V4
    UINT64_C(4047765504),	// IMAGE_GATHER4_CL_O_V4_V8
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V1_V1
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V1_V16
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V1_V2
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V1_V4
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V1_V8
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V2_V1
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V2_V16
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V2_V2
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V2_V4
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V2_V8
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V3_V1
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V3_V16
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V3_V2
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V3_V4
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V3_V8
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V4_V1
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V4_V16
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V4_V2
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V4_V4
    UINT64_C(4043571200),	// IMAGE_GATHER4_CL_V4_V8
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V1_V1
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V1_V16
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V1_V2
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V1_V4
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V1_V8
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V2_V1
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V2_V16
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V2_V2
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V2_V4
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V2_V8
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V3_V1
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V3_V16
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V3_V2
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V3_V4
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V3_V8
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V4_V1
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V4_V16
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V4_V2
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V4_V4
    UINT64_C(4051173376),	// IMAGE_GATHER4_C_B_CL_O_V4_V8
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V1_V1
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V1_V16
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V1_V2
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V1_V4
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V1_V8
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V2_V1
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V2_V16
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V2_V2
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V2_V4
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V2_V8
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V3_V1
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V3_V16
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V3_V2
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V3_V4
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V3_V8
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V4_V1
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V4_V16
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V4_V2
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V4_V4
    UINT64_C(4046979072),	// IMAGE_GATHER4_C_B_CL_V4_V8
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V1_V1
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V1_V16
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V1_V2
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V1_V4
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V1_V8
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V2_V1
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V2_V16
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V2_V2
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V2_V4
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V2_V8
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V3_V1
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V3_V16
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V3_V2
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V3_V4
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V3_V8
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V4_V1
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V4_V16
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V4_V2
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V4_V4
    UINT64_C(4050911232),	// IMAGE_GATHER4_C_B_O_V4_V8
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V1_V1
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V1_V16
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V1_V2
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V1_V4
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V1_V8
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V2_V1
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V2_V16
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V2_V2
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V2_V4
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V2_V8
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V3_V1
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V3_V16
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V3_V2
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V3_V4
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V3_V8
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V4_V1
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V4_V16
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V4_V2
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V4_V4
    UINT64_C(4046716928),	// IMAGE_GATHER4_C_B_V4_V8
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V1_V1
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V1_V16
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V1_V2
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V1_V4
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V1_V8
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V2_V1
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V2_V16
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V2_V2
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V2_V4
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V2_V8
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V3_V1
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V3_V16
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V3_V2
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V3_V4
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V3_V8
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V4_V1
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V4_V16
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V4_V2
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V4_V4
    UINT64_C(4049862656),	// IMAGE_GATHER4_C_CL_O_V4_V8
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V1_V1
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V1_V16
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V1_V2
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V1_V4
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V1_V8
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V2_V1
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V2_V16
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V2_V2
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V2_V4
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V2_V8
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V3_V1
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V3_V16
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V3_V2
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V3_V4
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V3_V8
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V4_V1
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V4_V16
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V4_V2
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V4_V4
    UINT64_C(4045668352),	// IMAGE_GATHER4_C_CL_V4_V8
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V1_V1
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V1_V16
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V1_V2
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V1_V4
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V1_V8
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V2_V1
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V2_V16
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V2_V2
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V2_V4
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V2_V8
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V3_V1
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V3_V16
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V3_V2
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V3_V4
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V3_V8
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V4_V1
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V4_V16
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V4_V2
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V4_V4
    UINT64_C(4051435520),	// IMAGE_GATHER4_C_LZ_O_V4_V8
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V1_V1
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V1_V16
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V1_V2
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V1_V4
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V1_V8
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V2_V1
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V2_V16
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V2_V2
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V2_V4
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V2_V8
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V3_V1
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V3_V16
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V3_V2
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V3_V4
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V3_V8
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V4_V1
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V4_V16
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V4_V2
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V4_V4
    UINT64_C(4047241216),	// IMAGE_GATHER4_C_LZ_V4_V8
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V1_V1
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V1_V16
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V1_V2
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V1_V4
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V1_V8
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V2_V1
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V2_V16
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V2_V2
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V2_V4
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V2_V8
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V3_V1
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V3_V16
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V3_V2
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V3_V4
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V3_V8
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V4_V1
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V4_V16
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V4_V2
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V4_V4
    UINT64_C(4050649088),	// IMAGE_GATHER4_C_L_O_V4_V8
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V1_V1
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V1_V16
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V1_V2
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V1_V4
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V1_V8
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V2_V1
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V2_V16
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V2_V2
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V2_V4
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V2_V8
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V3_V1
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V3_V16
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V3_V2
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V3_V4
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V3_V8
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V4_V1
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V4_V16
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V4_V2
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V4_V4
    UINT64_C(4046454784),	// IMAGE_GATHER4_C_L_V4_V8
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V1_V1
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V1_V16
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V1_V2
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V1_V4
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V1_V8
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V2_V1
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V2_V16
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V2_V2
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V2_V4
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V2_V8
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V3_V1
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V3_V16
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V3_V2
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V3_V4
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V3_V8
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V4_V1
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V4_V16
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V4_V2
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V4_V4
    UINT64_C(4049600512),	// IMAGE_GATHER4_C_O_V4_V8
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V1_V1
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V1_V16
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V1_V2
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V1_V4
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V1_V8
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V2_V1
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V2_V16
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V2_V2
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V2_V4
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V2_V8
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V3_V1
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V3_V16
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V3_V2
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V3_V4
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V3_V8
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V4_V1
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V4_V16
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V4_V2
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V4_V4
    UINT64_C(4045406208),	// IMAGE_GATHER4_C_V4_V8
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V1_V1
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V1_V16
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V1_V2
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V1_V4
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V1_V8
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V2_V1
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V2_V16
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V2_V2
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V2_V4
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V2_V8
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V3_V1
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V3_V16
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V3_V2
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V3_V4
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V3_V8
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V4_V1
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V4_V16
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V4_V2
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V4_V4
    UINT64_C(4049338368),	// IMAGE_GATHER4_LZ_O_V4_V8
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V1_V1
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V1_V16
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V1_V2
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V1_V4
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V1_V8
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V2_V1
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V2_V16
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V2_V2
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V2_V4
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V2_V8
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V3_V1
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V3_V16
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V3_V2
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V3_V4
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V3_V8
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V4_V1
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V4_V16
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V4_V2
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V4_V4
    UINT64_C(4045144064),	// IMAGE_GATHER4_LZ_V4_V8
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V1_V1
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V1_V16
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V1_V2
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V1_V4
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V1_V8
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V2_V1
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V2_V16
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V2_V2
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V2_V4
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V2_V8
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V3_V1
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V3_V16
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V3_V2
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V3_V4
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V3_V8
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V4_V1
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V4_V16
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V4_V2
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V4_V4
    UINT64_C(4048551936),	// IMAGE_GATHER4_L_O_V4_V8
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V1_V1
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V1_V16
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V1_V2
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V1_V4
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V1_V8
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V2_V1
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V2_V16
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V2_V2
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V2_V4
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V2_V8
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V3_V1
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V3_V16
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V3_V2
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V3_V4
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V3_V8
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V4_V1
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V4_V16
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V4_V2
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V4_V4
    UINT64_C(4044357632),	// IMAGE_GATHER4_L_V4_V8
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V1_V1
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V1_V16
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V1_V2
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V1_V4
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V1_V8
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V2_V1
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V2_V16
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V2_V2
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V2_V4
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V2_V8
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V3_V1
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V3_V16
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V3_V2
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V3_V4
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V3_V8
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V4_V1
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V4_V16
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V4_V2
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V4_V4
    UINT64_C(4047503360),	// IMAGE_GATHER4_O_V4_V8
    UINT64_C(4043309056),	// IMAGE_GATHER4_V1_V1
    UINT64_C(4043309056),	// IMAGE_GATHER4_V1_V16
    UINT64_C(4043309056),	// IMAGE_GATHER4_V1_V2
    UINT64_C(4043309056),	// IMAGE_GATHER4_V1_V4
    UINT64_C(4043309056),	// IMAGE_GATHER4_V1_V8
    UINT64_C(4043309056),	// IMAGE_GATHER4_V2_V1
    UINT64_C(4043309056),	// IMAGE_GATHER4_V2_V16
    UINT64_C(4043309056),	// IMAGE_GATHER4_V2_V2
    UINT64_C(4043309056),	// IMAGE_GATHER4_V2_V4
    UINT64_C(4043309056),	// IMAGE_GATHER4_V2_V8
    UINT64_C(4043309056),	// IMAGE_GATHER4_V3_V1
    UINT64_C(4043309056),	// IMAGE_GATHER4_V3_V16
    UINT64_C(4043309056),	// IMAGE_GATHER4_V3_V2
    UINT64_C(4043309056),	// IMAGE_GATHER4_V3_V4
    UINT64_C(4043309056),	// IMAGE_GATHER4_V3_V8
    UINT64_C(4043309056),	// IMAGE_GATHER4_V4_V1
    UINT64_C(4043309056),	// IMAGE_GATHER4_V4_V16
    UINT64_C(4043309056),	// IMAGE_GATHER4_V4_V2
    UINT64_C(4043309056),	// IMAGE_GATHER4_V4_V4
    UINT64_C(4043309056),	// IMAGE_GATHER4_V4_V8
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V1_V1
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V1_V16
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V1_V2
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V1_V4
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V1_V8
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V2_V1
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V2_V16
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V2_V2
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V2_V4
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V2_V8
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V3_V1
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V3_V16
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V3_V2
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V3_V4
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V3_V8
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V4_V1
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V4_V16
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V4_V2
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V4_V4
    UINT64_C(4051697664),	// IMAGE_GET_LOD_V4_V8
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V1_V1
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V1_V2
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V1_V4
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V2_V1
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V2_V2
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V2_V4
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V3_V1
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V3_V2
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V3_V4
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V4_V1
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V4_V2
    UINT64_C(4030201856),	// IMAGE_GET_RESINFO_V4_V4
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V1_V1
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V1_V2
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V1_V4
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V2_V1
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V2_V2
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V2_V4
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V3_V1
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V3_V2
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V3_V4
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V4_V1
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V4_V2
    UINT64_C(4026793984),	// IMAGE_LOAD_MIP_V4_V4
    UINT64_C(4026531840),	// IMAGE_LOAD_V1_V1
    UINT64_C(4026531840),	// IMAGE_LOAD_V1_V2
    UINT64_C(4026531840),	// IMAGE_LOAD_V1_V4
    UINT64_C(4026531840),	// IMAGE_LOAD_V2_V1
    UINT64_C(4026531840),	// IMAGE_LOAD_V2_V2
    UINT64_C(4026531840),	// IMAGE_LOAD_V2_V4
    UINT64_C(4026531840),	// IMAGE_LOAD_V3_V1
    UINT64_C(4026531840),	// IMAGE_LOAD_V3_V2
    UINT64_C(4026531840),	// IMAGE_LOAD_V3_V4
    UINT64_C(4026531840),	// IMAGE_LOAD_V4_V1
    UINT64_C(4026531840),	// IMAGE_LOAD_V4_V2
    UINT64_C(4026531840),	// IMAGE_LOAD_V4_V4
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V1_V1
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V1_V16
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V1_V2
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V1_V4
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V1_V8
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V2_V1
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V2_V16
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V2_V2
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V2_V4
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V2_V8
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V3_V1
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V3_V16
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V3_V2
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V3_V4
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V3_V8
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V4_V1
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V4_V16
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V4_V2
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V4_V4
    UINT64_C(4040687616),	// IMAGE_SAMPLE_B_CL_O_V4_V8
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V1_V1
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V1_V16
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V1_V2
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V1_V4
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V1_V8
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V2_V1
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V2_V16
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V2_V2
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V2_V4
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V2_V8
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V3_V1
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V3_V16
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V3_V2
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V3_V4
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V3_V8
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V4_V1
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V4_V16
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V4_V2
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V4_V4
    UINT64_C(4036493312),	// IMAGE_SAMPLE_B_CL_V4_V8
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V1_V1
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V1_V16
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V1_V2
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V1_V4
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V1_V8
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V2_V1
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V2_V16
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V2_V2
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V2_V4
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V2_V8
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V3_V1
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V3_V16
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V3_V2
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V3_V4
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V3_V8
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V4_V1
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V4_V16
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V4_V2
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V4_V4
    UINT64_C(4040425472),	// IMAGE_SAMPLE_B_O_V4_V8
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V1_V1
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V1_V16
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V1_V2
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V1_V4
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V1_V8
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V2_V1
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V2_V16
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V2_V2
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V2_V4
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V2_V8
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V3_V1
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V3_V16
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V3_V2
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V3_V4
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V3_V8
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V4_V1
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V4_V16
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V4_V2
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V4_V4
    UINT64_C(4036231168),	// IMAGE_SAMPLE_B_V4_V8
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V1_V1
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V1_V16
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V1_V2
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V1_V4
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V1_V8
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V2_V1
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V2_V16
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V2_V2
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V2_V4
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V2_V8
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V3_V1
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V3_V16
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V3_V2
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V3_V4
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V3_V8
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V4_V1
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V4_V16
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V4_V2
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V4_V4
    UINT64_C(4055105536),	// IMAGE_SAMPLE_CD_CL_O_V4_V8
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V1_V1
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V1_V16
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V1_V2
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V1_V4
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V1_V8
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V2_V1
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V2_V16
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V2_V2
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V2_V4
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V2_V8
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V3_V1
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V3_V16
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V3_V2
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V3_V4
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V3_V8
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V4_V1
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V4_V16
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V4_V2
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V4_V4
    UINT64_C(4054056960),	// IMAGE_SAMPLE_CD_CL_V4_V8
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V1_V1
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V1_V16
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V1_V2
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V1_V4
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V1_V8
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V2_V1
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V2_V16
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V2_V2
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V2_V4
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V2_V8
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V3_V1
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V3_V16
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V3_V2
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V3_V4
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V3_V8
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V4_V1
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V4_V16
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V4_V2
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V4_V4
    UINT64_C(4054843392),	// IMAGE_SAMPLE_CD_O_V4_V8
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V1_V1
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V1_V16
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V1_V2
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V1_V4
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V1_V8
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V2_V1
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V2_V16
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V2_V2
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V2_V4
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V2_V8
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V3_V1
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V3_V16
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V3_V2
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V3_V4
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V3_V8
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V4_V1
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V4_V16
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V4_V2
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V4_V4
    UINT64_C(4053794816),	// IMAGE_SAMPLE_CD_V4_V8
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V1_V1
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V1_V16
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V1_V2
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V1_V4
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V1_V8
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V2_V1
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V2_V16
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V2_V2
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V2_V4
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V2_V8
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V3_V1
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V3_V16
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V3_V2
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V3_V4
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V3_V8
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V4_V1
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V4_V16
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V4_V2
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V4_V4
    UINT64_C(4039376896),	// IMAGE_SAMPLE_CL_O_V4_V8
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V1_V1
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V1_V16
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V1_V2
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V1_V4
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V1_V8
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V2_V1
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V2_V16
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V2_V2
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V2_V4
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V2_V8
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V3_V1
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V3_V16
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V3_V2
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V3_V4
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V3_V8
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V4_V1
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V4_V16
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V4_V2
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V4_V4
    UINT64_C(4035182592),	// IMAGE_SAMPLE_CL_V4_V8
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V1_V1
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V1_V16
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V1_V2
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V1_V4
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V1_V8
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V2_V1
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V2_V16
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V2_V2
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V2_V4
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V2_V8
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V3_V1
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V3_V16
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V3_V2
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V3_V4
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V3_V8
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V4_V1
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V4_V16
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V4_V2
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V4_V4
    UINT64_C(4042784768),	// IMAGE_SAMPLE_C_B_CL_O_V4_V8
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V1_V1
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V1_V16
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V1_V2
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V1_V4
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V1_V8
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V2_V1
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V2_V16
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V2_V2
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V2_V4
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V2_V8
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V3_V1
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V3_V16
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V3_V2
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V3_V4
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V3_V8
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V4_V1
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V4_V16
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V4_V2
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V4_V4
    UINT64_C(4038590464),	// IMAGE_SAMPLE_C_B_CL_V4_V8
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V1_V1
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V1_V16
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V1_V2
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V1_V4
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V1_V8
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V2_V1
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V2_V16
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V2_V2
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V2_V4
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V2_V8
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V3_V1
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V3_V16
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V3_V2
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V3_V4
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V3_V8
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V4_V1
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V4_V16
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V4_V2
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V4_V4
    UINT64_C(4042522624),	// IMAGE_SAMPLE_C_B_O_V4_V8
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V1_V1
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V1_V16
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V1_V2
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V1_V4
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V1_V8
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V2_V1
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V2_V16
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V2_V2
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V2_V4
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V2_V8
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V3_V1
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V3_V16
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V3_V2
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V3_V4
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V3_V8
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V4_V1
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V4_V16
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V4_V2
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V4_V4
    UINT64_C(4038328320),	// IMAGE_SAMPLE_C_B_V4_V8
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V1_V1
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V1_V16
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V1_V2
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V1_V4
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V1_V8
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V2_V1
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V2_V16
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V2_V2
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V2_V4
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V2_V8
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V3_V1
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V3_V16
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V3_V2
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V3_V4
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V3_V8
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V4_V1
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V4_V16
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V4_V2
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V4_V4
    UINT64_C(4055629824),	// IMAGE_SAMPLE_C_CD_CL_O_V4_V8
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V1_V1
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V1_V16
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V1_V2
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V1_V4
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V1_V8
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V2_V1
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V2_V16
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V2_V2
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V2_V4
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V2_V8
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V3_V1
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V3_V16
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V3_V2
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V3_V4
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V3_V8
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V4_V1
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V4_V16
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V4_V2
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V4_V4
    UINT64_C(4054581248),	// IMAGE_SAMPLE_C_CD_CL_V4_V8
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V1_V1
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V1_V16
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V1_V2
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V1_V4
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V1_V8
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V2_V1
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V2_V16
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V2_V2
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V2_V4
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V2_V8
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V3_V1
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V3_V16
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V3_V2
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V3_V4
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V3_V8
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V4_V1
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V4_V16
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V4_V2
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V4_V4
    UINT64_C(4055367680),	// IMAGE_SAMPLE_C_CD_O_V4_V8
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V1_V1
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V1_V16
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V1_V2
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V1_V4
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V1_V8
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V2_V1
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V2_V16
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V2_V2
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V2_V4
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V2_V8
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V3_V1
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V3_V16
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V3_V2
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V3_V4
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V3_V8
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V4_V1
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V4_V16
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V4_V2
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V4_V4
    UINT64_C(4054319104),	// IMAGE_SAMPLE_C_CD_V4_V8
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V1_V1
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V1_V16
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V1_V2
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V1_V4
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V1_V8
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V2_V1
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V2_V16
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V2_V2
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V2_V4
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V2_V8
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V3_V1
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V3_V16
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V3_V2
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V3_V4
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V3_V8
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V4_V1
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V4_V16
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V4_V2
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V4_V4
    UINT64_C(4041474048),	// IMAGE_SAMPLE_C_CL_O_V4_V8
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V1_V1
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V1_V16
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V1_V2
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V1_V4
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V1_V8
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V2_V1
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V2_V16
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V2_V2
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V2_V4
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V2_V8
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V3_V1
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V3_V16
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V3_V2
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V3_V4
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V3_V8
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V4_V1
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V4_V16
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V4_V2
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V4_V4
    UINT64_C(4037279744),	// IMAGE_SAMPLE_C_CL_V4_V8
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V1_V1
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V1_V16
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V1_V2
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V1_V4
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V1_V8
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V2_V1
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V2_V16
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V2_V2
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V2_V4
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V2_V8
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V3_V1
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V3_V16
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V3_V2
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V3_V4
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V3_V8
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V4_V1
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V4_V16
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V4_V2
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V4_V4
    UINT64_C(4041998336),	// IMAGE_SAMPLE_C_D_CL_O_V4_V8
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V1_V1
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V1_V16
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V1_V2
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V1_V4
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V1_V8
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V2_V1
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V2_V16
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V2_V2
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V2_V4
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V2_V8
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V3_V1
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V3_V16
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V3_V2
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V3_V4
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V3_V8
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V4_V1
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V4_V16
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V4_V2
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V4_V4
    UINT64_C(4037804032),	// IMAGE_SAMPLE_C_D_CL_V4_V8
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V1_V1
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V1_V16
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V1_V2
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V1_V4
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V1_V8
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V2_V1
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V2_V16
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V2_V2
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V2_V4
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V2_V8
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V3_V1
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V3_V16
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V3_V2
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V3_V4
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V3_V8
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V4_V1
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V4_V16
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V4_V2
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V4_V4
    UINT64_C(4041736192),	// IMAGE_SAMPLE_C_D_O_V4_V8
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V1_V1
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V1_V16
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V1_V2
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V1_V4
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V1_V8
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V2_V1
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V2_V16
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V2_V2
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V2_V4
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V2_V8
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V3_V1
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V3_V16
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V3_V2
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V3_V4
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V3_V8
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V4_V1
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V4_V16
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V4_V2
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V4_V4
    UINT64_C(4037541888),	// IMAGE_SAMPLE_C_D_V4_V8
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V1_V1
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V1_V16
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V1_V2
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V1_V4
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V1_V8
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V2_V1
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V2_V16
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V2_V2
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V2_V4
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V2_V8
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V3_V1
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V3_V16
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V3_V2
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V3_V4
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V3_V8
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V4_V1
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V4_V16
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V4_V2
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V4_V4
    UINT64_C(4043046912),	// IMAGE_SAMPLE_C_LZ_O_V4_V8
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V1_V1
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V1_V16
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V1_V2
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V1_V4
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V1_V8
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V2_V1
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V2_V16
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V2_V2
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V2_V4
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V2_V8
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V3_V1
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V3_V16
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V3_V2
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V3_V4
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V3_V8
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V4_V1
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V4_V16
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V4_V2
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V4_V4
    UINT64_C(4038852608),	// IMAGE_SAMPLE_C_LZ_V4_V8
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V1_V1
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V1_V16
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V1_V2
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V1_V4
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V1_V8
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V2_V1
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V2_V16
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V2_V2
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V2_V4
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V2_V8
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V3_V1
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V3_V16
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V3_V2
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V3_V4
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V3_V8
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V4_V1
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V4_V16
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V4_V2
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V4_V4
    UINT64_C(4042260480),	// IMAGE_SAMPLE_C_L_O_V4_V8
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V1_V1
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V1_V16
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V1_V2
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V1_V4
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V1_V8
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V2_V1
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V2_V16
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V2_V2
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V2_V4
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V2_V8
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V3_V1
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V3_V16
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V3_V2
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V3_V4
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V3_V8
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V4_V1
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V4_V16
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V4_V2
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V4_V4
    UINT64_C(4038066176),	// IMAGE_SAMPLE_C_L_V4_V8
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V1_V1
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V1_V16
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V1_V2
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V1_V4
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V1_V8
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V2_V1
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V2_V16
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V2_V2
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V2_V4
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V2_V8
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V3_V1
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V3_V16
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V3_V2
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V3_V4
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V3_V8
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V4_V1
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V4_V16
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V4_V2
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V4_V4
    UINT64_C(4041211904),	// IMAGE_SAMPLE_C_O_V4_V8
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V1_V1
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V1_V16
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V1_V2
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V1_V4
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V1_V8
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V2_V1
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V2_V16
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V2_V2
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V2_V4
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V2_V8
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V3_V1
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V3_V16
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V3_V2
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V3_V4
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V3_V8
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V4_V1
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V4_V16
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V4_V2
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V4_V4
    UINT64_C(4037017600),	// IMAGE_SAMPLE_C_V4_V8
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V1_V1
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V1_V16
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V1_V2
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V1_V4
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V1_V8
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V2_V1
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V2_V16
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V2_V2
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V2_V4
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V2_V8
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V3_V1
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V3_V16
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V3_V2
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V3_V4
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V3_V8
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V4_V1
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V4_V16
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V4_V2
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V4_V4
    UINT64_C(4039901184),	// IMAGE_SAMPLE_D_CL_O_V4_V8
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V1_V1
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V1_V16
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V1_V2
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V1_V4
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V1_V8
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V2_V1
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V2_V16
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V2_V2
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V2_V4
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V2_V8
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V3_V1
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V3_V16
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V3_V2
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V3_V4
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V3_V8
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V4_V1
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V4_V16
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V4_V2
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V4_V4
    UINT64_C(4035706880),	// IMAGE_SAMPLE_D_CL_V4_V8
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V1_V1
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V1_V16
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V1_V2
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V1_V4
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V1_V8
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V2_V1
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V2_V16
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V2_V2
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V2_V4
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V2_V8
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V3_V1
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V3_V16
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V3_V2
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V3_V4
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V3_V8
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V4_V1
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V4_V16
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V4_V2
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V4_V4
    UINT64_C(4039639040),	// IMAGE_SAMPLE_D_O_V4_V8
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V1_V1
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V1_V16
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V1_V2
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V1_V4
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V1_V8
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V2_V1
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V2_V16
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V2_V2
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V2_V4
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V2_V8
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V3_V1
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V3_V16
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V3_V2
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V3_V4
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V3_V8
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V4_V1
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V4_V16
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V4_V2
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V4_V4
    UINT64_C(4035444736),	// IMAGE_SAMPLE_D_V4_V8
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V1_V1
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V1_V16
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V1_V2
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V1_V4
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V1_V8
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V2_V1
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V2_V16
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V2_V2
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V2_V4
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V2_V8
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V3_V1
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V3_V16
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V3_V2
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V3_V4
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V3_V8
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V4_V1
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V4_V16
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V4_V2
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V4_V4
    UINT64_C(4040949760),	// IMAGE_SAMPLE_LZ_O_V4_V8
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V1_V1
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V1_V16
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V1_V2
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V1_V4
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V1_V8
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V2_V1
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V2_V16
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V2_V2
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V2_V4
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V2_V8
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V3_V1
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V3_V16
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V3_V2
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V3_V4
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V3_V8
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V4_V1
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V4_V16
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V4_V2
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V4_V4
    UINT64_C(4036755456),	// IMAGE_SAMPLE_LZ_V4_V8
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V1_V1
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V1_V16
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V1_V2
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V1_V4
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V1_V8
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V2_V1
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V2_V16
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V2_V2
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V2_V4
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V2_V8
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V3_V1
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V3_V16
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V3_V2
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V3_V4
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V3_V8
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V4_V1
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V4_V16
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V4_V2
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V4_V4
    UINT64_C(4040163328),	// IMAGE_SAMPLE_L_O_V4_V8
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V1_V1
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V1_V16
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V1_V2
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V1_V4
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V1_V8
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V2_V1
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V2_V16
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V2_V2
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V2_V4
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V2_V8
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V3_V1
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V3_V16
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V3_V2
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V3_V4
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V3_V8
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V4_V1
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V4_V16
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V4_V2
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V4_V4
    UINT64_C(4035969024),	// IMAGE_SAMPLE_L_V4_V8
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V1_V1
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V1_V16
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V1_V2
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V1_V4
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V1_V8
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V2_V1
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V2_V16
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V2_V2
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V2_V4
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V2_V8
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V3_V1
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V3_V16
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V3_V2
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V3_V4
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V3_V8
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V4_V1
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V4_V16
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V4_V2
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V4_V4
    UINT64_C(4039114752),	// IMAGE_SAMPLE_O_V4_V8
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V1_V1
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V1_V16
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V1_V2
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V1_V4
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V1_V8
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V2_V1
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V2_V16
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V2_V2
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V2_V4
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V2_V8
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V3_V1
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V3_V16
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V3_V2
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V3_V4
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V3_V8
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V4_V1
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V4_V16
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V4_V2
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V4_V4
    UINT64_C(4034920448),	// IMAGE_SAMPLE_V4_V8
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V1_V1
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V1_V2
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V1_V4
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V2_V1
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V2_V2
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V2_V4
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V3_V1
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V3_V2
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V3_V4
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V4_V1
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V4_V2
    UINT64_C(4028891136),	// IMAGE_STORE_MIP_V4_V4
    UINT64_C(4028628992),	// IMAGE_STORE_V1_V1
    UINT64_C(4028628992),	// IMAGE_STORE_V1_V2
    UINT64_C(4028628992),	// IMAGE_STORE_V1_V4
    UINT64_C(4028628992),	// IMAGE_STORE_V2_V1
    UINT64_C(4028628992),	// IMAGE_STORE_V2_V2
    UINT64_C(4028628992),	// IMAGE_STORE_V2_V4
    UINT64_C(4028628992),	// IMAGE_STORE_V3_V1
    UINT64_C(4028628992),	// IMAGE_STORE_V3_V2
    UINT64_C(4028628992),	// IMAGE_STORE_V3_V4
    UINT64_C(4028628992),	// IMAGE_STORE_V4_V1
    UINT64_C(4028628992),	// IMAGE_STORE_V4_V2
    UINT64_C(4028628992),	// IMAGE_STORE_V4_V4
    UINT64_C(123145302310912),	// INTERP_LOAD_P0
    UINT64_C(4294967295),	// INTERP_PAIR_XY
    UINT64_C(4294967295),	// INTERP_PAIR_ZW
    UINT64_C(4294967295),	// INTERP_VEC_LOAD
    UINT64_C(5747147278385152),	// INTERP_XY
    UINT64_C(5747697034199040),	// INTERP_ZW
    UINT64_C(85212151152640),	// INT_TO_FLT_eg
    UINT64_C(59373627899904),	// INT_TO_FLT_r600
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(24739011624960),	// KILLGT
    UINT64_C(598134325510144),	// LDS_ADD
    UINT64_C(288828510477221888),	// LDS_ADD_RET
    UINT64_C(81662927618179072),	// LDS_AND
    UINT64_C(369893303769890816),	// LDS_AND_RET
    UINT64_C(486986894081523712),	// LDS_BYTE_READ_RET
    UINT64_C(162727720910848000),	// LDS_BYTE_WRITE
    UINT64_C(144713322401366016),	// LDS_CMPST
    UINT64_C(432943698553077760),	// LDS_CMPST_RET
    UINT64_C(54641329853956096),	// LDS_MAX_INT
    UINT64_C(342871706005667840),	// LDS_MAX_INT_RET
    UINT64_C(72655728363438080),	// LDS_MAX_UINT
    UINT64_C(360886104515149824),	// LDS_MAX_UINT_RET
    UINT64_C(45634130599215104),	// LDS_MIN_INT
    UINT64_C(333864506750926848),	// LDS_MIN_INT_RET
    UINT64_C(63648529108697088),	// LDS_MIN_UINT
    UINT64_C(351878905260408832),	// LDS_MIN_UINT_RET
    UINT64_C(90670126872920064),	// LDS_OR
    UINT64_C(378900503024631808),	// LDS_OR_RET
    UINT64_C(450958097062559744),	// LDS_READ_RET
    UINT64_C(505001292591005696),	// LDS_SHORT_READ_RET
    UINT64_C(171734920165588992),	// LDS_SHORT_WRITE
    UINT64_C(9605333580251136),	// LDS_SUB
    UINT64_C(297835709731962880),	// LDS_SUB_RET
    UINT64_C(495994093336264704),	// LDS_UBYTE_READ_RET
    UINT64_C(514008491845746688),	// LDS_USHORT_READ_RET
    UINT64_C(117691724637143040),	// LDS_WRITE
    UINT64_C(117691724637143040),	// LDS_WRXCHG
    UINT64_C(405922100788854784),	// LDS_WRXCHG_RET
    UINT64_C(99677326127661056),	// LDS_XOR
    UINT64_C(387907702279372800),	// LDS_XOR_RET
    UINT64_C(0),	// LITERALS
    UINT64_C(71468255805440),	// LOG_CLAMPED_eg
    UINT64_C(53876069761024),	// LOG_CLAMPED_r600
    UINT64_C(72018011619328),	// LOG_IEEE_cm
    UINT64_C(72018011619328),	// LOG_IEEE_eg
    UINT64_C(54425825574912),	// LOG_IEEE_r600
    UINT64_C(9385501623440113664),	// LOOP_BREAK_EG
    UINT64_C(9547631210025451520),	// LOOP_BREAK_R600
    UINT64_C(12644383719424),	// LSHL_eg
    UINT64_C(62672162783232),	// LSHL_r600
    UINT64_C(12094627905536),	// LSHR_eg
    UINT64_C(62122406969344),	// LSHR_r600
    UINT64_C(0),
    UINT64_C(1649267441664),	// MAX
    UINT64_C(2748779069440),	// MAX_DX10
    UINT64_C(29686813949952),	// MAX_INT
    UINT64_C(30786325577728),	// MAX_UINT
    UINT64_C(2199023255552),	// MIN
    UINT64_C(3298534883328),	// MIN_DX10
    UINT64_C(30236569763840),	// MIN_INT
    UINT64_C(31336081391616),	// MIN_UINT
    UINT64_C(13743895347200),	// MOV
    UINT64_C(112150186033152),	// MOVA_INT_eg
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(549755813888),	// MUL
    UINT64_C(844424930131968),	// MULADD_IEEE_eg
    UINT64_C(703687441776640),	// MULADD_IEEE_r600
    UINT64_C(281474976710656),	// MULADD_INT24_cm
    UINT64_C(562949953421312),	// MULADD_UINT24_eg
    UINT64_C(703687441776640),	// MULADD_eg
    UINT64_C(562949953421312),	// MULADD_r600
    UINT64_C(79164837199872),	// MULHI_INT_cm
    UINT64_C(50577534877696),	// MULHI_INT_cm24
    UINT64_C(79164837199872),	// MULHI_INT_eg
    UINT64_C(63771674411008),	// MULHI_INT_r600
    UINT64_C(97856534872064),	// MULHI_UINT24_eg
    UINT64_C(80264348827648),	// MULHI_UINT_cm
    UINT64_C(97856534872064),	// MULHI_UINT_cm24
    UINT64_C(80264348827648),	// MULHI_UINT_eg
    UINT64_C(64871186038784),	// MULHI_UINT_r600
    UINT64_C(78615081385984),	// MULLO_INT_cm
    UINT64_C(78615081385984),	// MULLO_INT_eg
    UINT64_C(63221918597120),	// MULLO_INT_r600
    UINT64_C(79714593013760),	// MULLO_UINT_cm
    UINT64_C(79714593013760),	// MULLO_UINT_eg
    UINT64_C(64321430224896),	// MULLO_UINT_r600
    UINT64_C(1099511627776),	// MUL_IEEE
    UINT64_C(50027779063808),	// MUL_INT24_cm
    UINT64_C(1090715534753792),	// MUL_LIT_eg
    UINT64_C(422212465065984),	// MUL_LIT_r600
    UINT64_C(99505802313728),	// MUL_UINT24_eg
    UINT64_C(28037546508288),	// NOT_INT
    UINT64_C(26938034880512),	// OR_INT
    UINT64_C(0),	// PAD
    UINT64_C(9475573615987523584),	// POP_EG
    UINT64_C(9727775195120271360),	// POP_R600
    UINT64_C(17592186044416),	// PRED_SETE
    UINT64_C(36283883716608),	// PRED_SETE_INT
    UINT64_C(18691697672192),	// PRED_SETGE
    UINT64_C(37383395344384),	// PRED_SETGE_INT
    UINT64_C(18141941858304),	// PRED_SETGT
    UINT64_C(36833639530496),	// PRED_SETGT_INT
    UINT64_C(19241453486080),	// PRED_SETNE
    UINT64_C(37933151158272),	// PRED_SETNE_INT
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(9223372036854775808),	// R600_ExportBuf
    UINT64_C(9223372040076001280),	// R600_ExportSwz
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(10772874191460901136),	// RAT_MSKOR
    UINT64_C(10790888589970383168),	// RAT_STORE_DWORD128
    UINT64_C(10790642299365761344),	// RAT_STORE_DWORD32
    UINT64_C(10790677483737850176),	// RAT_STORE_DWORD64
    UINT64_C(10772874191460900880),	// RAT_STORE_TYPED_cm
    UINT64_C(10772874191460900880),	// RAT_STORE_TYPED_eg
    UINT64_C(10790888589970382880),	// RAT_WRITE_CACHELESS_128_eg
    UINT64_C(10790642299365761056),	// RAT_WRITE_CACHELESS_32_eg
    UINT64_C(10790677483737849888),	// RAT_WRITE_CACHELESS_64_eg
    UINT64_C(74217034874880),	// RECIPSQRT_CLAMPED_cm
    UINT64_C(74217034874880),	// RECIPSQRT_CLAMPED_eg
    UINT64_C(56624848830464),	// RECIPSQRT_CLAMPED_r600
    UINT64_C(75316546502656),	// RECIPSQRT_IEEE_cm
    UINT64_C(75316546502656),	// RECIPSQRT_IEEE_eg
    UINT64_C(57724360458240),	// RECIPSQRT_IEEE_r600
    UINT64_C(72567767433216),	// RECIP_CLAMPED_cm
    UINT64_C(72567767433216),	// RECIP_CLAMPED_eg
    UINT64_C(54975581388800),	// RECIP_CLAMPED_r600
    UINT64_C(73667279060992),	// RECIP_IEEE_cm
    UINT64_C(73667279060992),	// RECIP_IEEE_eg
    UINT64_C(56075093016576),	// RECIP_IEEE_r600
    UINT64_C(81363860455424),	// RECIP_UINT_eg
    UINT64_C(65970697666560),	// RECIP_UINT_r600
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(10445360463872),	// RNDNE
    UINT64_C(4398046511104),	// SETE
    UINT64_C(6597069766656),	// SETE_DX10
    UINT64_C(31885837205504),	// SETE_INT
    UINT64_C(7696581394432),	// SETGE_DX10
    UINT64_C(32985348833280),	// SETGE_INT
    UINT64_C(34634616274944),	// SETGE_UINT
    UINT64_C(7146825580544),	// SETGT_DX10
    UINT64_C(32435593019392),	// SETGT_INT
    UINT64_C(34084860461056),	// SETGT_UINT
    UINT64_C(8246337208320),	// SETNE_DX10
    UINT64_C(33535104647168),	// SETNE_INT
    UINT64_C(5497558138880),	// SGE
    UINT64_C(4947802324992),	// SGT
    UINT64_C(77515569758208),	// SIN_cm
    UINT64_C(77515569758208),	// SIN_eg
    UINT64_C(60473139527680),	// SIN_r600
    UINT64_C(60473139527680),	// SIN_r700
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(6047313952768),	// SNE
    UINT64_C(45629732552704),	// SUBB_UINT
    UINT64_C(29137058136064),	// SUB_INT
    UINT64_C(0),
    UINT64_C(2516582400),	// S_ABSDIFF_I32_si
    UINT64_C(2499805184),	// S_ABSDIFF_I32_vi
    UINT64_C(0),
    UINT64_C(3196072960),	// S_ABS_I32_si
    UINT64_C(3196071936),	// S_ABS_I32_vi
    UINT64_C(0),
    UINT64_C(2181038080),	// S_ADDC_U32_si
    UINT64_C(2181038080),	// S_ADDC_U32_vi
    UINT64_C(0),
    UINT64_C(3078619136),	// S_ADDK_I32_si
    UINT64_C(3070230528),	// S_ADDK_I32_vi
    UINT64_C(0),
    UINT64_C(2164260864),	// S_ADD_I32_si
    UINT64_C(2164260864),	// S_ADD_I32_vi
    UINT64_C(0),
    UINT64_C(2147483648),	// S_ADD_U32_si
    UINT64_C(2147483648),	// S_ADD_U32_vi
    UINT64_C(0),
    UINT64_C(2315255808),	// S_ANDN2_B32_si
    UINT64_C(2298478592),	// S_ANDN2_B32_vi
    UINT64_C(0),
    UINT64_C(2323644416),	// S_ANDN2_B64_si
    UINT64_C(0),
    UINT64_C(2306867200),	// S_ANDN2_B64_vi
    UINT64_C(0),
    UINT64_C(3196069632),	// S_ANDN2_SAVEEXEC_B64_si
    UINT64_C(3196068608),	// S_ANDN2_SAVEEXEC_B64_vi
    UINT64_C(0),
    UINT64_C(2264924160),	// S_AND_B32_si
    UINT64_C(2248146944),	// S_AND_B32_vi
    UINT64_C(0),
    UINT64_C(2273312768),	// S_AND_B64_si
    UINT64_C(2256535552),	// S_AND_B64_vi
    UINT64_C(0),
    UINT64_C(3196068864),	// S_AND_SAVEEXEC_B64_si
    UINT64_C(3196067840),	// S_AND_SAVEEXEC_B64_vi
    UINT64_C(0),
    UINT64_C(2432696320),	// S_ASHR_I32_si
    UINT64_C(2415919104),	// S_ASHR_I32_vi
    UINT64_C(0),
    UINT64_C(2441084928),	// S_ASHR_I64_si
    UINT64_C(2424307712),	// S_ASHR_I64_vi
    UINT64_C(3213492224),	// S_BARRIER
    UINT64_C(0),
    UINT64_C(3196062976),	// S_BCNT0_I32_B32_si
    UINT64_C(3196062208),	// S_BCNT0_I32_B32_vi
    UINT64_C(0),
    UINT64_C(3196063232),	// S_BCNT0_I32_B64_si
    UINT64_C(3196062464),	// S_BCNT0_I32_B64_vi
    UINT64_C(0),
    UINT64_C(3196063488),	// S_BCNT1_I32_B32_si
    UINT64_C(3196062720),	// S_BCNT1_I32_B32_vi
    UINT64_C(0),
    UINT64_C(3196063744),	// S_BCNT1_I32_B64_si
    UINT64_C(3196062976),	// S_BCNT1_I32_B64_vi
    UINT64_C(0),
    UINT64_C(2483027968),	// S_BFE_I32_si
    UINT64_C(2466250752),	// S_BFE_I32_vi
    UINT64_C(0),
    UINT64_C(2499805184),	// S_BFE_I64_si
    UINT64_C(2483027968),	// S_BFE_I64_vi
    UINT64_C(0),
    UINT64_C(2474639360),	// S_BFE_U32_si
    UINT64_C(2457862144),	// S_BFE_U32_vi
    UINT64_C(0),
    UINT64_C(2491416576),	// S_BFE_U64_si
    UINT64_C(2474639360),	// S_BFE_U64_vi
    UINT64_C(0),
    UINT64_C(2449473536),	// S_BFM_B32_si
    UINT64_C(2432696320),	// S_BFM_B32_vi
    UINT64_C(0),
    UINT64_C(2457862144),	// S_BFM_B64_si
    UINT64_C(2441084928),	// S_BFM_B64_vi
    UINT64_C(3205234688),	// S_BITCMP0_B32
    UINT64_C(3205365760),	// S_BITCMP0_B64
    UINT64_C(3205300224),	// S_BITCMP1_B32
    UINT64_C(3205431296),	// S_BITCMP1_B64
    UINT64_C(0),
    UINT64_C(3196066560),	// S_BITSET0_B32_si
    UINT64_C(3196065792),	// S_BITSET0_B32_vi
    UINT64_C(0),
    UINT64_C(3196066816),	// S_BITSET0_B64_si
    UINT64_C(3196066048),	// S_BITSET0_B64_vi
    UINT64_C(0),
    UINT64_C(3196067072),	// S_BITSET1_B32_si
    UINT64_C(3196066304),	// S_BITSET1_B32_vi
    UINT64_C(0),
    UINT64_C(3196067328),	// S_BITSET1_B64_si
    UINT64_C(3196066560),	// S_BITSET1_B64_vi
    UINT64_C(3212967936),	// S_BRANCH
    UINT64_C(0),
    UINT64_C(3196062464),	// S_BREV_B32_si
    UINT64_C(3196061696),	// S_BREV_B32_vi
    UINT64_C(0),
    UINT64_C(3196062720),	// S_BREV_B64_si
    UINT64_C(3196061952),	// S_BREV_B64_vi
    UINT64_C(0),
    UINT64_C(3271557375),	// S_BUFFER_LOAD_DWORDX16_IMM_ci
    UINT64_C(3271557376),	// S_BUFFER_LOAD_DWORDX16_IMM_si
    UINT64_C(3224502272),	// S_BUFFER_LOAD_DWORDX16_IMM_vi
    UINT64_C(0),
    UINT64_C(3271557120),	// S_BUFFER_LOAD_DWORDX16_SGPR_si
    UINT64_C(3224371200),	// S_BUFFER_LOAD_DWORDX16_SGPR_vi
    UINT64_C(0),
    UINT64_C(3258974463),	// S_BUFFER_LOAD_DWORDX2_IMM_ci
    UINT64_C(3258974464),	// S_BUFFER_LOAD_DWORDX2_IMM_si
    UINT64_C(3223715840),	// S_BUFFER_LOAD_DWORDX2_IMM_vi
    UINT64_C(0),
    UINT64_C(3258974208),	// S_BUFFER_LOAD_DWORDX2_SGPR_si
    UINT64_C(3223584768),	// S_BUFFER_LOAD_DWORDX2_SGPR_vi
    UINT64_C(0),
    UINT64_C(3263168767),	// S_BUFFER_LOAD_DWORDX4_IMM_ci
    UINT64_C(3263168768),	// S_BUFFER_LOAD_DWORDX4_IMM_si
    UINT64_C(3223977984),	// S_BUFFER_LOAD_DWORDX4_IMM_vi
    UINT64_C(0),
    UINT64_C(3263168512),	// S_BUFFER_LOAD_DWORDX4_SGPR_si
    UINT64_C(3223846912),	// S_BUFFER_LOAD_DWORDX4_SGPR_vi
    UINT64_C(0),
    UINT64_C(3267363071),	// S_BUFFER_LOAD_DWORDX8_IMM_ci
    UINT64_C(3267363072),	// S_BUFFER_LOAD_DWORDX8_IMM_si
    UINT64_C(3224240128),	// S_BUFFER_LOAD_DWORDX8_IMM_vi
    UINT64_C(0),
    UINT64_C(3267362816),	// S_BUFFER_LOAD_DWORDX8_SGPR_si
    UINT64_C(3224109056),	// S_BUFFER_LOAD_DWORDX8_SGPR_vi
    UINT64_C(0),
    UINT64_C(3254780159),	// S_BUFFER_LOAD_DWORD_IMM_ci
    UINT64_C(3254780160),	// S_BUFFER_LOAD_DWORD_IMM_si
    UINT64_C(3223453696),	// S_BUFFER_LOAD_DWORD_IMM_vi
    UINT64_C(0),
    UINT64_C(3254779904),	// S_BUFFER_LOAD_DWORD_SGPR_si
    UINT64_C(3223322624),	// S_BUFFER_LOAD_DWORD_SGPR_vi
    UINT64_C(0),
    UINT64_C(3227910144),	// S_BUFFER_STORE_DWORDX2_IMM_vi
    UINT64_C(0),
    UINT64_C(3227779072),	// S_BUFFER_STORE_DWORDX2_SGPR_vi
    UINT64_C(0),
    UINT64_C(3228172288),	// S_BUFFER_STORE_DWORDX4_IMM_vi
    UINT64_C(0),
    UINT64_C(3228041216),	// S_BUFFER_STORE_DWORDX4_SGPR_vi
    UINT64_C(0),
    UINT64_C(3227648000),	// S_BUFFER_STORE_DWORD_IMM_vi
    UINT64_C(0),
    UINT64_C(3227516928),	// S_BUFFER_STORE_DWORD_SGPR_vi
    UINT64_C(3213426688),	// S_CBRANCH_EXECNZ
    UINT64_C(3213361152),	// S_CBRANCH_EXECZ
    UINT64_C(0),
    UINT64_C(2508193792),	// S_CBRANCH_G_FORK_si
    UINT64_C(2491416576),	// S_CBRANCH_G_FORK_vi
    UINT64_C(0),
    UINT64_C(3095396352),	// S_CBRANCH_I_FORK_si
    UINT64_C(3087007744),	// S_CBRANCH_I_FORK_vi
    UINT64_C(0),
    UINT64_C(3196072448),	// S_CBRANCH_JOIN_si
    UINT64_C(3196071424),	// S_CBRANCH_JOIN_vi
    UINT64_C(3213099008),	// S_CBRANCH_SCC0
    UINT64_C(3213164544),	// S_CBRANCH_SCC1
    UINT64_C(3213295616),	// S_CBRANCH_VCCNZ
    UINT64_C(3213230080),	// S_CBRANCH_VCCZ
    UINT64_C(0),
    UINT64_C(2969567232),	// S_CMOVK_I32_si
    UINT64_C(2961178624),	// S_CMOVK_I32_vi
    UINT64_C(0),
    UINT64_C(3196060928),	// S_CMOV_B32_si
    UINT64_C(3196060160),	// S_CMOV_B32_vi
    UINT64_C(0),
    UINT64_C(3196061184),	// S_CMOV_B64_si
    UINT64_C(3196060416),	// S_CMOV_B64_vi
    UINT64_C(0),
    UINT64_C(2977955840),	// S_CMPK_EQ_I32_si
    UINT64_C(2969567232),	// S_CMPK_EQ_I32_vi
    UINT64_C(0),
    UINT64_C(3028287488),	// S_CMPK_EQ_U32_si
    UINT64_C(3019898880),	// S_CMPK_EQ_U32_vi
    UINT64_C(0),
    UINT64_C(3003121664),	// S_CMPK_GE_I32_si
    UINT64_C(2994733056),	// S_CMPK_GE_I32_vi
    UINT64_C(0),
    UINT64_C(3053453312),	// S_CMPK_GE_U32_si
    UINT64_C(3045064704),	// S_CMPK_GE_U32_vi
    UINT64_C(0),
    UINT64_C(2994733056),	// S_CMPK_GT_I32_si
    UINT64_C(2986344448),	// S_CMPK_GT_I32_vi
    UINT64_C(0),
    UINT64_C(3045064704),	// S_CMPK_GT_U32_si
    UINT64_C(3036676096),	// S_CMPK_GT_U32_vi
    UINT64_C(0),
    UINT64_C(3019898880),	// S_CMPK_LE_I32_si
    UINT64_C(3011510272),	// S_CMPK_LE_I32_vi
    UINT64_C(0),
    UINT64_C(3070230528),	// S_CMPK_LE_U32_si
    UINT64_C(3061841920),	// S_CMPK_LE_U32_vi
    UINT64_C(0),
    UINT64_C(2986344448),	// S_CMPK_LG_I32_si
    UINT64_C(2977955840),	// S_CMPK_LG_I32_vi
    UINT64_C(0),
    UINT64_C(3036676096),	// S_CMPK_LG_U32_si
    UINT64_C(3028287488),	// S_CMPK_LG_U32_vi
    UINT64_C(0),
    UINT64_C(3011510272),	// S_CMPK_LT_I32_si
    UINT64_C(3003121664),	// S_CMPK_LT_I32_vi
    UINT64_C(0),
    UINT64_C(3061841920),	// S_CMPK_LT_U32_si
    UINT64_C(3053453312),	// S_CMPK_LT_U32_vi
    UINT64_C(3204448256),	// S_CMP_EQ_I32
    UINT64_C(3204841472),	// S_CMP_EQ_U32
    UINT64_C(3205627904),	// S_CMP_EQ_U64
    UINT64_C(3204644864),	// S_CMP_GE_I32
    UINT64_C(3205038080),	// S_CMP_GE_U32
    UINT64_C(3204579328),	// S_CMP_GT_I32
    UINT64_C(3204972544),	// S_CMP_GT_U32
    UINT64_C(3204775936),	// S_CMP_LE_I32
    UINT64_C(3205169152),	// S_CMP_LE_U32
    UINT64_C(3204513792),	// S_CMP_LG_I32
    UINT64_C(3204907008),	// S_CMP_LG_U32
    UINT64_C(3205693440),	// S_CMP_LG_U64
    UINT64_C(3204710400),	// S_CMP_LT_I32
    UINT64_C(3205103616),	// S_CMP_LT_U32
    UINT64_C(0),
    UINT64_C(2231369728),	// S_CSELECT_B32_si
    UINT64_C(2231369728),	// S_CSELECT_B32_vi
    UINT64_C(0),
    UINT64_C(2239758336),	// S_CSELECT_B64_si
    UINT64_C(2239758336),	// S_CSELECT_B64_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3342860288),	// S_DCACHE_INV_VOL_ci
    UINT64_C(3230138368),	// S_DCACHE_INV_VOL_vi
    UINT64_C(3351248896),	// S_DCACHE_INV_si
    UINT64_C(3229614080),	// S_DCACHE_INV_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3230400512),	// S_DCACHE_WB_VOL_vi
    UINT64_C(3229876224),	// S_DCACHE_WB_vi
    UINT64_C(3214213120),	// S_DECPERFLEVEL
    UINT64_C(3212902400),	// S_ENDPGM
    UINT64_C(0),
    UINT64_C(3196064000),	// S_FF0_I32_B32_si
    UINT64_C(3196063232),	// S_FF0_I32_B32_vi
    UINT64_C(0),
    UINT64_C(3196064256),	// S_FF0_I32_B64_si
    UINT64_C(3196063488),	// S_FF0_I32_B64_vi
    UINT64_C(0),
    UINT64_C(3196064512),	// S_FF1_I32_B32_si
    UINT64_C(3196063744),	// S_FF1_I32_B32_vi
    UINT64_C(0),
    UINT64_C(3196064768),	// S_FF1_I32_B64_si
    UINT64_C(3196064000),	// S_FF1_I32_B64_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3196065024),	// S_FLBIT_I32_B32_si
    UINT64_C(3196064256),	// S_FLBIT_I32_B32_vi
    UINT64_C(0),
    UINT64_C(3196065280),	// S_FLBIT_I32_B64_si
    UINT64_C(3196064512),	// S_FLBIT_I32_B64_vi
    UINT64_C(0),
    UINT64_C(3196065792),	// S_FLBIT_I32_I64_si
    UINT64_C(3196065024),	// S_FLBIT_I32_I64_vi
    UINT64_C(3196065536),	// S_FLBIT_I32_si
    UINT64_C(3196064768),	// S_FLBIT_I32_vi
    UINT64_C(0),
    UINT64_C(3196067584),	// S_GETPC_B64_si
    UINT64_C(3196066816),	// S_GETPC_B64_vi
    UINT64_C(0),
    UINT64_C(3103784960),	// S_GETREG_B32_si
    UINT64_C(3095396352),	// S_GETREG_B32_vi
    UINT64_C(3214082048),	// S_ICACHE_INV
    UINT64_C(3214147584),	// S_INCPERFLEVEL
    UINT64_C(0),
    UINT64_C(3238002943),	// S_LOAD_DWORDX16_IMM_ci
    UINT64_C(3238002944),	// S_LOAD_DWORDX16_IMM_si
    UINT64_C(3222405120),	// S_LOAD_DWORDX16_IMM_vi
    UINT64_C(0),
    UINT64_C(3238002688),	// S_LOAD_DWORDX16_SGPR_si
    UINT64_C(3222274048),	// S_LOAD_DWORDX16_SGPR_vi
    UINT64_C(0),
    UINT64_C(3225420031),	// S_LOAD_DWORDX2_IMM_ci
    UINT64_C(3225420032),	// S_LOAD_DWORDX2_IMM_si
    UINT64_C(3221618688),	// S_LOAD_DWORDX2_IMM_vi
    UINT64_C(0),
    UINT64_C(3225419776),	// S_LOAD_DWORDX2_SGPR_si
    UINT64_C(3221487616),	// S_LOAD_DWORDX2_SGPR_vi
    UINT64_C(0),
    UINT64_C(3229614335),	// S_LOAD_DWORDX4_IMM_ci
    UINT64_C(3229614336),	// S_LOAD_DWORDX4_IMM_si
    UINT64_C(3221880832),	// S_LOAD_DWORDX4_IMM_vi
    UINT64_C(0),
    UINT64_C(3229614080),	// S_LOAD_DWORDX4_SGPR_si
    UINT64_C(3221749760),	// S_LOAD_DWORDX4_SGPR_vi
    UINT64_C(0),
    UINT64_C(3233808639),	// S_LOAD_DWORDX8_IMM_ci
    UINT64_C(3233808640),	// S_LOAD_DWORDX8_IMM_si
    UINT64_C(3222142976),	// S_LOAD_DWORDX8_IMM_vi
    UINT64_C(0),
    UINT64_C(3233808384),	// S_LOAD_DWORDX8_SGPR_si
    UINT64_C(3222011904),	// S_LOAD_DWORDX8_SGPR_vi
    UINT64_C(0),
    UINT64_C(3221225727),	// S_LOAD_DWORD_IMM_ci
    UINT64_C(3221225728),	// S_LOAD_DWORD_IMM_si
    UINT64_C(3221356544),	// S_LOAD_DWORD_IMM_vi
    UINT64_C(0),
    UINT64_C(3221225472),	// S_LOAD_DWORD_SGPR_si
    UINT64_C(3221225472),	// S_LOAD_DWORD_SGPR_vi
    UINT64_C(0),
    UINT64_C(2399141888),	// S_LSHL_B32_si
    UINT64_C(2382364672),	// S_LSHL_B32_vi
    UINT64_C(0),
    UINT64_C(2407530496),	// S_LSHL_B64_si
    UINT64_C(2390753280),	// S_LSHL_B64_vi
    UINT64_C(0),
    UINT64_C(2415919104),	// S_LSHR_B32_si
    UINT64_C(2399141888),	// S_LSHR_B32_vi
    UINT64_C(0),
    UINT64_C(2424307712),	// S_LSHR_B64_si
    UINT64_C(2407530496),	// S_LSHR_B64_vi
    UINT64_C(0),
    UINT64_C(2214592512),	// S_MAX_I32_si
    UINT64_C(2214592512),	// S_MAX_I32_vi
    UINT64_C(0),
    UINT64_C(2222981120),	// S_MAX_U32_si
    UINT64_C(2222981120),	// S_MAX_U32_vi
    UINT64_C(0),
    UINT64_C(3230924800),	// S_MEMREALTIME_vi
    UINT64_C(0),
    UINT64_C(3347054592),	// S_MEMTIME_si
    UINT64_C(3230662656),	// S_MEMTIME_vi
    UINT64_C(0),
    UINT64_C(2197815296),	// S_MIN_I32_si
    UINT64_C(2197815296),	// S_MIN_I32_vi
    UINT64_C(0),
    UINT64_C(2206203904),	// S_MIN_U32_si
    UINT64_C(2206203904),	// S_MIN_U32_vi
    UINT64_C(0),
    UINT64_C(2952790016),	// S_MOVK_I32_si
    UINT64_C(2952790016),	// S_MOVK_I32_vi
    UINT64_C(0),
    UINT64_C(3196071936),	// S_MOVRELD_B32_si
    UINT64_C(3196070912),	// S_MOVRELD_B32_vi
    UINT64_C(0),
    UINT64_C(3196072192),	// S_MOVRELD_B64_si
    UINT64_C(3196071168),	// S_MOVRELD_B64_vi
    UINT64_C(0),
    UINT64_C(3196071424),	// S_MOVRELS_B32_si
    UINT64_C(3196070400),	// S_MOVRELS_B32_vi
    UINT64_C(0),
    UINT64_C(3196071680),	// S_MOVRELS_B64_si
    UINT64_C(3196070656),	// S_MOVRELS_B64_vi
    UINT64_C(0),
    UINT64_C(3196060416),	// S_MOV_B32_si
    UINT64_C(3196059648),	// S_MOV_B32_vi
    UINT64_C(0),
    UINT64_C(3196060672),	// S_MOV_B64_si
    UINT64_C(0),
    UINT64_C(3196059904),	// S_MOV_B64_vi
    UINT64_C(0),
    UINT64_C(3196073216),	// S_MOV_FED_B32_si
    UINT64_C(3196072192),	// S_MOV_FED_B32_vi
    UINT64_C(0),
    UINT64_C(3196072704),	// S_MOV_REGRD_B32_si
    UINT64_C(3196071680),	// S_MOV_REGRD_B32_vi
    UINT64_C(0),
    UINT64_C(3087007744),	// S_MULK_I32_si
    UINT64_C(3078619136),	// S_MULK_I32_vi
    UINT64_C(0),
    UINT64_C(2466250752),	// S_MUL_I32_si
    UINT64_C(2449473536),	// S_MUL_I32_vi
    UINT64_C(0),
    UINT64_C(2348810240),	// S_NAND_B32_si
    UINT64_C(2332033024),	// S_NAND_B32_vi
    UINT64_C(0),
    UINT64_C(2357198848),	// S_NAND_B64_si
    UINT64_C(2340421632),	// S_NAND_B64_vi
    UINT64_C(0),
    UINT64_C(3196070144),	// S_NAND_SAVEEXEC_B64_si
    UINT64_C(3196069120),	// S_NAND_SAVEEXEC_B64_vi
    UINT64_C(3212836864),	// S_NOP
    UINT64_C(0),
    UINT64_C(2365587456),	// S_NOR_B32_si
    UINT64_C(2348810240),	// S_NOR_B32_vi
    UINT64_C(0),
    UINT64_C(2373976064),	// S_NOR_B64_si
    UINT64_C(2357198848),	// S_NOR_B64_vi
    UINT64_C(0),
    UINT64_C(3196070400),	// S_NOR_SAVEEXEC_B64_si
    UINT64_C(3196069376),	// S_NOR_SAVEEXEC_B64_vi
    UINT64_C(0),
    UINT64_C(3196061440),	// S_NOT_B32_si
    UINT64_C(3196060672),	// S_NOT_B32_vi
    UINT64_C(0),
    UINT64_C(3196061696),	// S_NOT_B64_si
    UINT64_C(3196060928),	// S_NOT_B64_vi
    UINT64_C(0),
    UINT64_C(2332033024),	// S_ORN2_B32_si
    UINT64_C(2315255808),	// S_ORN2_B32_vi
    UINT64_C(0),
    UINT64_C(2340421632),	// S_ORN2_B64_si
    UINT64_C(2323644416),	// S_ORN2_B64_vi
    UINT64_C(0),
    UINT64_C(3196069888),	// S_ORN2_SAVEEXEC_B64_si
    UINT64_C(3196068864),	// S_ORN2_SAVEEXEC_B64_vi
    UINT64_C(0),
    UINT64_C(2281701376),	// S_OR_B32_si
    UINT64_C(2264924160),	// S_OR_B32_vi
    UINT64_C(0),
    UINT64_C(2290089984),	// S_OR_B64_si
    UINT64_C(2273312768),	// S_OR_B64_vi
    UINT64_C(0),
    UINT64_C(3196069120),	// S_OR_SAVEEXEC_B64_si
    UINT64_C(3196068096),	// S_OR_SAVEEXEC_B64_vi
    UINT64_C(0),
    UINT64_C(3196070912),	// S_QUADMASK_B32_si
    UINT64_C(3196069888),	// S_QUADMASK_B32_vi
    UINT64_C(0),
    UINT64_C(3196071168),	// S_QUADMASK_B64_si
    UINT64_C(3196070144),	// S_QUADMASK_B64_vi
    UINT64_C(0),
    UINT64_C(3196068352),	// S_RFE_B64_si
    UINT64_C(3196067584),	// S_RFE_B64_vi
    UINT64_C(3213885440),	// S_SENDMSG
    UINT64_C(3213950976),	// S_SENDMSGHALT
    UINT64_C(3213688832),	// S_SETHALT
    UINT64_C(0),
    UINT64_C(3196067840),	// S_SETPC_B64_si
    UINT64_C(3196067072),	// S_SETPC_B64_vi
    UINT64_C(3213819904),	// S_SETPRIO
    UINT64_C(0),
    UINT64_C(3112173568),	// S_SETREG_B32_si
    UINT64_C(3103784960),	// S_SETREG_B32_vi
    UINT64_C(0),
    UINT64_C(3128950784),	// S_SETREG_IMM32_B32_si
    UINT64_C(3120562176),	// S_SETREG_IMM32_B32_vi
    UINT64_C(3205496832),	// S_SETVSKIP
    UINT64_C(0),
    UINT64_C(3196072448),	// S_SET_GPR_IDX_IDX_vi
    UINT64_C(3214737408),	// S_SET_GPR_IDX_MODE
    UINT64_C(3214671872),	// S_SET_GPR_IDX_OFF
    UINT64_C(3205562368),	// S_SET_GPR_IDX_ON
    UINT64_C(0),
    UINT64_C(3196066304),	// S_SEXT_I32_I16_si
    UINT64_C(3196065536),	// S_SEXT_I32_I16_vi
    UINT64_C(0),
    UINT64_C(3196066048),	// S_SEXT_I32_I8_si
    UINT64_C(3196065280),	// S_SEXT_I32_I8_vi
    UINT64_C(3213754368),	// S_SLEEP
    UINT64_C(0),
    UINT64_C(3225812992),	// S_STORE_DWORDX2_IMM_vi
    UINT64_C(0),
    UINT64_C(3225681920),	// S_STORE_DWORDX2_SGPR_vi
    UINT64_C(0),
    UINT64_C(3226075136),	// S_STORE_DWORDX4_IMM_vi
    UINT64_C(0),
    UINT64_C(3225944064),	// S_STORE_DWORDX4_SGPR_vi
    UINT64_C(0),
    UINT64_C(3225550848),	// S_STORE_DWORD_IMM_vi
    UINT64_C(0),
    UINT64_C(3225419776),	// S_STORE_DWORD_SGPR_vi
    UINT64_C(0),
    UINT64_C(2189426688),	// S_SUBB_U32_si
    UINT64_C(2189426688),	// S_SUBB_U32_vi
    UINT64_C(0),
    UINT64_C(2172649472),	// S_SUB_I32_si
    UINT64_C(2172649472),	// S_SUB_I32_vi
    UINT64_C(0),
    UINT64_C(2155872256),	// S_SUB_U32_si
    UINT64_C(2155872256),	// S_SUB_U32_vi
    UINT64_C(0),
    UINT64_C(3196068096),	// S_SWAPPC_B64_si
    UINT64_C(3196067328),	// S_SWAPPC_B64_vi
    UINT64_C(3214016512),	// S_TRAP
    UINT64_C(3214278656),	// S_TTRACEDATA
    UINT64_C(3213623296),	// S_WAITCNT
    UINT64_C(0),
    UINT64_C(3196061952),	// S_WQM_B32_si
    UINT64_C(3196061184),	// S_WQM_B32_vi
    UINT64_C(0),
    UINT64_C(3196062208),	// S_WQM_B64_si
    UINT64_C(3196061440),	// S_WQM_B64_vi
    UINT64_C(0),
    UINT64_C(2382364672),	// S_XNOR_B32_si
    UINT64_C(2365587456),	// S_XNOR_B32_vi
    UINT64_C(0),
    UINT64_C(2390753280),	// S_XNOR_B64_si
    UINT64_C(2373976064),	// S_XNOR_B64_vi
    UINT64_C(0),
    UINT64_C(3196070656),	// S_XNOR_SAVEEXEC_B64_si
    UINT64_C(3196069632),	// S_XNOR_SAVEEXEC_B64_vi
    UINT64_C(0),
    UINT64_C(2298478592),	// S_XOR_B32_si
    UINT64_C(2281701376),	// S_XOR_B32_vi
    UINT64_C(0),
    UINT64_C(2306867200),	// S_XOR_B64_si
    UINT64_C(0),
    UINT64_C(2290089984),	// S_XOR_B64_vi
    UINT64_C(0),
    UINT64_C(3196069376),	// S_XOR_SAVEEXEC_B64_si
    UINT64_C(3196068352),	// S_XOR_SAVEEXEC_B64_vi
    UINT64_C(0),
    UINT64_C(3892510720),	// TBUFFER_LOAD_FORMAT_XYZW_si
    UINT64_C(3892412416),	// TBUFFER_LOAD_FORMAT_XYZW_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3892772864),	// TBUFFER_STORE_FORMAT_XYZW_si
    UINT64_C(3892543488),	// TBUFFER_STORE_FORMAT_XYZW_vi
    UINT64_C(3892707328),	// TBUFFER_STORE_FORMAT_XYZ_si
    UINT64_C(3892510720),	// TBUFFER_STORE_FORMAT_XYZ_vi
    UINT64_C(3892641792),	// TBUFFER_STORE_FORMAT_XY_si
    UINT64_C(3892477952),	// TBUFFER_STORE_FORMAT_XY_vi
    UINT64_C(3892576256),	// TBUFFER_STORE_FORMAT_X_si
    UINT64_C(3892445184),	// TBUFFER_STORE_FORMAT_X_vi
    UINT64_C(7),	// TEX_GET_GRADIENTS_H
    UINT64_C(8),	// TEX_GET_GRADIENTS_V
    UINT64_C(4),	// TEX_GET_TEXTURE_RESINFO
    UINT64_C(3),	// TEX_LD
    UINT64_C(35),	// TEX_LDPTR
    UINT64_C(16),	// TEX_SAMPLE
    UINT64_C(24),	// TEX_SAMPLE_C
    UINT64_C(28),	// TEX_SAMPLE_C_G
    UINT64_C(25),	// TEX_SAMPLE_C_L
    UINT64_C(26),	// TEX_SAMPLE_C_LB
    UINT64_C(20),	// TEX_SAMPLE_G
    UINT64_C(17),	// TEX_SAMPLE_L
    UINT64_C(18),	// TEX_SAMPLE_LB
    UINT64_C(11),	// TEX_SET_GRADIENTS_H
    UINT64_C(12),	// TEX_SET_GRADIENTS_V
    UINT64_C(16775081780284751936),	// TEX_VTX_CONSTBUF
    UINT64_C(9236056004066541632),	// TEX_VTX_TEXBUF
    UINT64_C(9345848836096),	// TRUNC
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(85761906966528),	// UINT_TO_FLT_eg
    UINT64_C(59923383713792),	// UINT_TO_FLT_r600
    UINT64_C(1769087820812517440),	// VTX_READ_128_cm
    UINT64_C(1769087821886259264),	// VTX_READ_128_eg
    UINT64_C(1251983104222953536),	// VTX_READ_16_cm
    UINT64_C(1251983104357171264),	// VTX_READ_16_eg
    UINT64_C(1396098292298809408),	// VTX_READ_32_cm
    UINT64_C(1396098292567244864),	// VTX_READ_32_eg
    UINT64_C(1684223115334254656),	// VTX_READ_64_cm
    UINT64_C(1684223115871125568),	// VTX_READ_64_eg
    UINT64_C(1179925510185025600),	// VTX_READ_8_cm
    UINT64_C(1179925510252134464),	// VTX_READ_8_eg
    UINT64_C(0),
    UINT64_C(1342177280),	// V_ADDC_U32_e32_si
    UINT64_C(939524096),	// V_ADDC_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3528458240),	// V_ADDC_U32_e64_si
    UINT64_C(3508273152),	// V_ADDC_U32_e64_vi
    UINT64_C(1040187642),	// V_ADD_F16_dpp
    UINT64_C(0),
    UINT64_C(1040187392),	// V_ADD_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3508469760),	// V_ADD_F16_e64_vi
    UINT64_C(1040187641),	// V_ADD_F16_sdwa
    UINT64_C(33554682),	// V_ADD_F32_dpp
    UINT64_C(0),
    UINT64_C(100663296),	// V_ADD_F32_e32_si
    UINT64_C(33554432),	// V_ADD_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3523608576),	// V_ADD_F32_e64_si
    UINT64_C(3506503680),	// V_ADD_F32_e64_vi
    UINT64_C(33554681),	// V_ADD_F32_sdwa
    UINT64_C(0),
    UINT64_C(3536322560),	// V_ADD_F64_si
    UINT64_C(3531603968),	// V_ADD_F64_vi
    UINT64_C(0),
    UINT64_C(1241513984),	// V_ADD_I32_e32_si
    UINT64_C(838860800),	// V_ADD_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3528065024),	// V_ADD_I32_e64_si
    UINT64_C(3508076544),	// V_ADD_I32_e64_vi
    UINT64_C(1275068666),	// V_ADD_U16_dpp
    UINT64_C(0),
    UINT64_C(1275068416),	// V_ADD_U16_e32_vi
    UINT64_C(0),
    UINT64_C(3508928512),	// V_ADD_U16_e64_vi
    UINT64_C(1275068665),	// V_ADD_U16_sdwa
    UINT64_C(0),
    UINT64_C(3533438976),	// V_ALIGNBIT_B32_si
    UINT64_C(3519938560),	// V_ALIGNBIT_B32_vi
    UINT64_C(0),
    UINT64_C(3533570048),	// V_ALIGNBYTE_B32_si
    UINT64_C(3520004096),	// V_ALIGNBYTE_B32_vi
    UINT64_C(637534458),	// V_AND_B32_dpp
    UINT64_C(0),
    UINT64_C(905969664),	// V_AND_B32_e32_si
    UINT64_C(637534208),	// V_AND_B32_e32_vi
    UINT64_C(0),
    UINT64_C(3526754304),	// V_AND_B32_e64_si
    UINT64_C(3507683328),	// V_AND_B32_e64_vi
    UINT64_C(637534457),	// V_AND_B32_sdwa
    UINT64_C(1476395258),	// V_ASHRREV_B16_dpp
    UINT64_C(0),
    UINT64_C(1476395008),	// V_ASHRREV_B16_e32_vi
    UINT64_C(0),
    UINT64_C(3509321728),	// V_ASHRREV_B16_e64_vi
    UINT64_C(1476395257),	// V_ASHRREV_B16_sdwa
    UINT64_C(570425594),	// V_ASHRREV_I32_dpp
    UINT64_C(0),
    UINT64_C(805306368),	// V_ASHRREV_I32_e32_si
    UINT64_C(570425344),	// V_ASHRREV_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3526361088),	// V_ASHRREV_I32_e64_si
    UINT64_C(3507552256),	// V_ASHRREV_I32_e64_vi
    UINT64_C(570425593),	// V_ASHRREV_I32_sdwa
    UINT64_C(0),
    UINT64_C(3532718080),	// V_ASHRREV_I64_vi
    UINT64_C(0),
    UINT64_C(771751936),	// V_ASHR_I32_e32_si
    UINT64_C(0),
    UINT64_C(3526230016),	// V_ASHR_I32_e64_si
    UINT64_C(0),
    UINT64_C(3536191488),	// V_ASHR_I64_si
    UINT64_C(0),
    UINT64_C(1140850688),	// V_BCNT_U32_B32_e32_si
    UINT64_C(0),
    UINT64_C(3527671808),	// V_BCNT_U32_B32_e64_si
    UINT64_C(3532324864),	// V_BCNT_U32_B32_e64_vi
    UINT64_C(0),
    UINT64_C(3532783616),	// V_BFE_I32_si
    UINT64_C(3519610880),	// V_BFE_I32_vi
    UINT64_C(0),
    UINT64_C(3532652544),	// V_BFE_U32_si
    UINT64_C(3519545344),	// V_BFE_U32_vi
    UINT64_C(0),
    UINT64_C(3532914688),	// V_BFI_B32_si
    UINT64_C(3519676416),	// V_BFI_B32_vi
    UINT64_C(0),
    UINT64_C(1006632960),	// V_BFM_B32_e32_si
    UINT64_C(0),
    UINT64_C(3527147520),	// V_BFM_B32_e64_si
    UINT64_C(3532849152),	// V_BFM_B32_e64_vi
    UINT64_C(2113951994),	// V_BFREV_B32_dpp
    UINT64_C(0),
    UINT64_C(2113957888),	// V_BFREV_B32_e32_si
    UINT64_C(2113951744),	// V_BFREV_B32_e32_vi
    UINT64_C(0),
    UINT64_C(3547332608),	// V_BFREV_B32_e64_si
    UINT64_C(3513516032),	// V_BFREV_B32_e64_vi
    UINT64_C(432345566341519609),	// V_BFREV_B32_sdwa
    UINT64_C(2113964794),	// V_CEIL_F16_dpp
    UINT64_C(0),
    UINT64_C(2113964544),	// V_CEIL_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3515154432),	// V_CEIL_F16_e64_vi
    UINT64_C(432345566341532409),	// V_CEIL_F16_sdwa
    UINT64_C(2113944314),	// V_CEIL_F32_dpp
    UINT64_C(0),
    UINT64_C(2113946624),	// V_CEIL_F32_e32_si
    UINT64_C(2113944064),	// V_CEIL_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3544449024),	// V_CEIL_F32_e64_si
    UINT64_C(3512532992),	// V_CEIL_F32_e64_vi
    UINT64_C(432345566341511929),	// V_CEIL_F32_sdwa
    UINT64_C(2113941754),	// V_CEIL_F64_dpp
    UINT64_C(0),
    UINT64_C(2113941504),	// V_CEIL_F64_e32_ci
    UINT64_C(2113941504),	// V_CEIL_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3543138304),	// V_CEIL_F64_e64_ci
    UINT64_C(3512205312),	// V_CEIL_F64_e64_vi
    UINT64_C(432345566341509369),	// V_CEIL_F64_sdwa
    UINT64_C(2113956602),	// V_CLREXCP_dpp
    UINT64_C(0),
    UINT64_C(2113962496),	// V_CLREXCP_e32_si
    UINT64_C(2113956352),	// V_CLREXCP_e32_vi
    UINT64_C(0),
    UINT64_C(3548512256),	// V_CLREXCP_e64_si
    UINT64_C(3514105856),	// V_CLREXCP_e64_vi
    UINT64_C(434058605457599225),	// V_CLREXCP_sdwa
    UINT64_C(0),
    UINT64_C(2091122688),	// V_CMPSX_EQ_F32_e32_si
    UINT64_C(0),
    UINT64_C(3500408832),	// V_CMPSX_EQ_F32_e64_si
    UINT64_C(0),
    UINT64_C(2095316992),	// V_CMPSX_EQ_F64_e32_si
    UINT64_C(0),
    UINT64_C(3504603136),	// V_CMPSX_EQ_F64_e64_si
    UINT64_C(0),
    UINT64_C(2090860544),	// V_CMPSX_F_F32_e32_si
    UINT64_C(0),
    UINT64_C(3500146688),	// V_CMPSX_F_F32_e64_si
    UINT64_C(0),
    UINT64_C(2095054848),	// V_CMPSX_F_F64_e32_si
    UINT64_C(0),
    UINT64_C(3504340992),	// V_CMPSX_F_F64_e64_si
    UINT64_C(0),
    UINT64_C(2091646976),	// V_CMPSX_GE_F32_e32_si
    UINT64_C(0),
    UINT64_C(3500933120),	// V_CMPSX_GE_F32_e64_si
    UINT64_C(0),
    UINT64_C(2095841280),	// V_CMPSX_GE_F64_e32_si
    UINT64_C(0),
    UINT64_C(3505127424),	// V_CMPSX_GE_F64_e64_si
    UINT64_C(0),
    UINT64_C(2091384832),	// V_CMPSX_GT_F32_e32_si
    UINT64_C(0),
    UINT64_C(3500670976),	// V_CMPSX_GT_F32_e64_si
    UINT64_C(0),
    UINT64_C(2095579136),	// V_CMPSX_GT_F64_e32_si
    UINT64_C(0),
    UINT64_C(3504865280),	// V_CMPSX_GT_F64_e64_si
    UINT64_C(0),
    UINT64_C(2091253760),	// V_CMPSX_LE_F32_e32_si
    UINT64_C(0),
    UINT64_C(3500539904),	// V_CMPSX_LE_F32_e64_si
    UINT64_C(0),
    UINT64_C(2095448064),	// V_CMPSX_LE_F64_e32_si
    UINT64_C(0),
    UINT64_C(3504734208),	// V_CMPSX_LE_F64_e64_si
    UINT64_C(0),
    UINT64_C(2091515904),	// V_CMPSX_LG_F32_e32_si
    UINT64_C(0),
    UINT64_C(3500802048),	// V_CMPSX_LG_F32_e64_si
    UINT64_C(0),
    UINT64_C(2095710208),	// V_CMPSX_LG_F64_e32_si
    UINT64_C(0),
    UINT64_C(3504996352),	// V_CMPSX_LG_F64_e64_si
    UINT64_C(0),
    UINT64_C(2090991616),	// V_CMPSX_LT_F32_e32_si
    UINT64_C(0),
    UINT64_C(3500277760),	// V_CMPSX_LT_F32_e64_si
    UINT64_C(0),
    UINT64_C(2095185920),	// V_CMPSX_LT_F64_e32_si
    UINT64_C(0),
    UINT64_C(3504472064),	// V_CMPSX_LT_F64_e64_si
    UINT64_C(0),
    UINT64_C(2092564480),	// V_CMPSX_NEQ_F32_e32_si
    UINT64_C(0),
    UINT64_C(3501850624),	// V_CMPSX_NEQ_F32_e64_si
    UINT64_C(0),
    UINT64_C(2096758784),	// V_CMPSX_NEQ_F64_e32_si
    UINT64_C(0),
    UINT64_C(3506044928),	// V_CMPSX_NEQ_F64_e64_si
    UINT64_C(0),
    UINT64_C(2092040192),	// V_CMPSX_NGE_F32_e32_si
    UINT64_C(0),
    UINT64_C(3501326336),	// V_CMPSX_NGE_F32_e64_si
    UINT64_C(0),
    UINT64_C(2096234496),	// V_CMPSX_NGE_F64_e32_si
    UINT64_C(0),
    UINT64_C(3505520640),	// V_CMPSX_NGE_F64_e64_si
    UINT64_C(0),
    UINT64_C(2092302336),	// V_CMPSX_NGT_F32_e32_si
    UINT64_C(0),
    UINT64_C(3501588480),	// V_CMPSX_NGT_F32_e64_si
    UINT64_C(0),
    UINT64_C(2096496640),	// V_CMPSX_NGT_F64_e32_si
    UINT64_C(0),
    UINT64_C(3505782784),	// V_CMPSX_NGT_F64_e64_si
    UINT64_C(0),
    UINT64_C(2092433408),	// V_CMPSX_NLE_F32_e32_si
    UINT64_C(0),
    UINT64_C(3501719552),	// V_CMPSX_NLE_F32_e64_si
    UINT64_C(0),
    UINT64_C(2096627712),	// V_CMPSX_NLE_F64_e32_si
    UINT64_C(0),
    UINT64_C(3505913856),	// V_CMPSX_NLE_F64_e64_si
    UINT64_C(0),
    UINT64_C(2092171264),	// V_CMPSX_NLG_F32_e32_si
    UINT64_C(0),
    UINT64_C(3501457408),	// V_CMPSX_NLG_F32_e64_si
    UINT64_C(0),
    UINT64_C(2096365568),	// V_CMPSX_NLG_F64_e32_si
    UINT64_C(0),
    UINT64_C(3505651712),	// V_CMPSX_NLG_F64_e64_si
    UINT64_C(0),
    UINT64_C(2092695552),	// V_CMPSX_NLT_F32_e32_si
    UINT64_C(0),
    UINT64_C(3501981696),	// V_CMPSX_NLT_F32_e64_si
    UINT64_C(0),
    UINT64_C(2096889856),	// V_CMPSX_NLT_F64_e32_si
    UINT64_C(0),
    UINT64_C(3506176000),	// V_CMPSX_NLT_F64_e64_si
    UINT64_C(0),
    UINT64_C(2091778048),	// V_CMPSX_O_F32_e32_si
    UINT64_C(0),
    UINT64_C(3501064192),	// V_CMPSX_O_F32_e64_si
    UINT64_C(0),
    UINT64_C(2095972352),	// V_CMPSX_O_F64_e32_si
    UINT64_C(0),
    UINT64_C(3505258496),	// V_CMPSX_O_F64_e64_si
    UINT64_C(0),
    UINT64_C(2092826624),	// V_CMPSX_TRU_F32_e32_si
    UINT64_C(0),
    UINT64_C(3502112768),	// V_CMPSX_TRU_F32_e64_si
    UINT64_C(0),
    UINT64_C(2097020928),	// V_CMPSX_TRU_F64_e32_si
    UINT64_C(0),
    UINT64_C(3506307072),	// V_CMPSX_TRU_F64_e64_si
    UINT64_C(0),
    UINT64_C(2091909120),	// V_CMPSX_U_F32_e32_si
    UINT64_C(0),
    UINT64_C(3501195264),	// V_CMPSX_U_F32_e64_si
    UINT64_C(0),
    UINT64_C(2096103424),	// V_CMPSX_U_F64_e32_si
    UINT64_C(0),
    UINT64_C(3505389568),	// V_CMPSX_U_F64_e64_si
    UINT64_C(0),
    UINT64_C(2089025536),	// V_CMPS_EQ_F32_e32_si
    UINT64_C(0),
    UINT64_C(3498311680),	// V_CMPS_EQ_F32_e64_si
    UINT64_C(0),
    UINT64_C(2093219840),	// V_CMPS_EQ_F64_e32_si
    UINT64_C(0),
    UINT64_C(3502505984),	// V_CMPS_EQ_F64_e64_si
    UINT64_C(0),
    UINT64_C(2088763392),	// V_CMPS_F_F32_e32_si
    UINT64_C(0),
    UINT64_C(3498049536),	// V_CMPS_F_F32_e64_si
    UINT64_C(0),
    UINT64_C(2092957696),	// V_CMPS_F_F64_e32_si
    UINT64_C(0),
    UINT64_C(3502243840),	// V_CMPS_F_F64_e64_si
    UINT64_C(0),
    UINT64_C(2089549824),	// V_CMPS_GE_F32_e32_si
    UINT64_C(0),
    UINT64_C(3498835968),	// V_CMPS_GE_F32_e64_si
    UINT64_C(0),
    UINT64_C(2093744128),	// V_CMPS_GE_F64_e32_si
    UINT64_C(0),
    UINT64_C(3503030272),	// V_CMPS_GE_F64_e64_si
    UINT64_C(0),
    UINT64_C(2089287680),	// V_CMPS_GT_F32_e32_si
    UINT64_C(0),
    UINT64_C(3498573824),	// V_CMPS_GT_F32_e64_si
    UINT64_C(0),
    UINT64_C(2093481984),	// V_CMPS_GT_F64_e32_si
    UINT64_C(0),
    UINT64_C(3502768128),	// V_CMPS_GT_F64_e64_si
    UINT64_C(0),
    UINT64_C(2089156608),	// V_CMPS_LE_F32_e32_si
    UINT64_C(0),
    UINT64_C(3498442752),	// V_CMPS_LE_F32_e64_si
    UINT64_C(0),
    UINT64_C(2093350912),	// V_CMPS_LE_F64_e32_si
    UINT64_C(0),
    UINT64_C(3502637056),	// V_CMPS_LE_F64_e64_si
    UINT64_C(0),
    UINT64_C(2089418752),	// V_CMPS_LG_F32_e32_si
    UINT64_C(0),
    UINT64_C(3498704896),	// V_CMPS_LG_F32_e64_si
    UINT64_C(0),
    UINT64_C(2093613056),	// V_CMPS_LG_F64_e32_si
    UINT64_C(0),
    UINT64_C(3502899200),	// V_CMPS_LG_F64_e64_si
    UINT64_C(0),
    UINT64_C(2088894464),	// V_CMPS_LT_F32_e32_si
    UINT64_C(0),
    UINT64_C(3498180608),	// V_CMPS_LT_F32_e64_si
    UINT64_C(0),
    UINT64_C(2093088768),	// V_CMPS_LT_F64_e32_si
    UINT64_C(0),
    UINT64_C(3502374912),	// V_CMPS_LT_F64_e64_si
    UINT64_C(0),
    UINT64_C(2090467328),	// V_CMPS_NEQ_F32_e32_si
    UINT64_C(0),
    UINT64_C(3499753472),	// V_CMPS_NEQ_F32_e64_si
    UINT64_C(0),
    UINT64_C(2094661632),	// V_CMPS_NEQ_F64_e32_si
    UINT64_C(0),
    UINT64_C(3503947776),	// V_CMPS_NEQ_F64_e64_si
    UINT64_C(0),
    UINT64_C(2089943040),	// V_CMPS_NGE_F32_e32_si
    UINT64_C(0),
    UINT64_C(3499229184),	// V_CMPS_NGE_F32_e64_si
    UINT64_C(0),
    UINT64_C(2094137344),	// V_CMPS_NGE_F64_e32_si
    UINT64_C(0),
    UINT64_C(3503423488),	// V_CMPS_NGE_F64_e64_si
    UINT64_C(0),
    UINT64_C(2090205184),	// V_CMPS_NGT_F32_e32_si
    UINT64_C(0),
    UINT64_C(3499491328),	// V_CMPS_NGT_F32_e64_si
    UINT64_C(0),
    UINT64_C(2094399488),	// V_CMPS_NGT_F64_e32_si
    UINT64_C(0),
    UINT64_C(3503685632),	// V_CMPS_NGT_F64_e64_si
    UINT64_C(0),
    UINT64_C(2090336256),	// V_CMPS_NLE_F32_e32_si
    UINT64_C(0),
    UINT64_C(3499622400),	// V_CMPS_NLE_F32_e64_si
    UINT64_C(0),
    UINT64_C(2094530560),	// V_CMPS_NLE_F64_e32_si
    UINT64_C(0),
    UINT64_C(3503816704),	// V_CMPS_NLE_F64_e64_si
    UINT64_C(0),
    UINT64_C(2090074112),	// V_CMPS_NLG_F32_e32_si
    UINT64_C(0),
    UINT64_C(3499360256),	// V_CMPS_NLG_F32_e64_si
    UINT64_C(0),
    UINT64_C(2094268416),	// V_CMPS_NLG_F64_e32_si
    UINT64_C(0),
    UINT64_C(3503554560),	// V_CMPS_NLG_F64_e64_si
    UINT64_C(0),
    UINT64_C(2090598400),	// V_CMPS_NLT_F32_e32_si
    UINT64_C(0),
    UINT64_C(3499884544),	// V_CMPS_NLT_F32_e64_si
    UINT64_C(0),
    UINT64_C(2094792704),	// V_CMPS_NLT_F64_e32_si
    UINT64_C(0),
    UINT64_C(3504078848),	// V_CMPS_NLT_F64_e64_si
    UINT64_C(0),
    UINT64_C(2089680896),	// V_CMPS_O_F32_e32_si
    UINT64_C(0),
    UINT64_C(3498967040),	// V_CMPS_O_F32_e64_si
    UINT64_C(0),
    UINT64_C(2093875200),	// V_CMPS_O_F64_e32_si
    UINT64_C(0),
    UINT64_C(3503161344),	// V_CMPS_O_F64_e64_si
    UINT64_C(0),
    UINT64_C(2090729472),	// V_CMPS_TRU_F32_e32_si
    UINT64_C(0),
    UINT64_C(3500015616),	// V_CMPS_TRU_F32_e64_si
    UINT64_C(0),
    UINT64_C(2094923776),	// V_CMPS_TRU_F64_e32_si
    UINT64_C(0),
    UINT64_C(3504209920),	// V_CMPS_TRU_F64_e64_si
    UINT64_C(0),
    UINT64_C(2089811968),	// V_CMPS_U_F32_e32_si
    UINT64_C(0),
    UINT64_C(3499098112),	// V_CMPS_U_F32_e64_si
    UINT64_C(0),
    UINT64_C(2094006272),	// V_CMPS_U_F64_e32_si
    UINT64_C(0),
    UINT64_C(3503292416),	// V_CMPS_U_F64_e64_si
    UINT64_C(0),
    UINT64_C(2083127296),	// V_CMPX_CLASS_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3491037184),	// V_CMPX_CLASS_F16_e64_vi
    UINT64_C(24191338938617),	// V_CMPX_CLASS_F16_sdwa
    UINT64_C(0),
    UINT64_C(2100297728),	// V_CMPX_CLASS_F32_e32_si
    UINT64_C(2082603008),	// V_CMPX_CLASS_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3509583872),	// V_CMPX_CLASS_F32_e64_si
    UINT64_C(3490775040),	// V_CMPX_CLASS_F32_e64_vi
    UINT64_C(24191338414329),	// V_CMPX_CLASS_F32_sdwa
    UINT64_C(0),
    UINT64_C(2104492032),	// V_CMPX_CLASS_F64_e32_si
    UINT64_C(2082865152),	// V_CMPX_CLASS_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3513778176),	// V_CMPX_CLASS_F64_e64_si
    UINT64_C(3490906112),	// V_CMPX_CLASS_F64_e64_vi
    UINT64_C(24191338676473),	// V_CMPX_CLASS_F64_sdwa
    UINT64_C(0),
    UINT64_C(2086928384),	// V_CMPX_EQ_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3492937728),	// V_CMPX_EQ_F16_e64_vi
    UINT64_C(24191342739705),	// V_CMPX_EQ_F16_sdwa
    UINT64_C(0),
    UINT64_C(2082734080),	// V_CMPX_EQ_F32_e32_si
    UINT64_C(2091122688),	// V_CMPX_EQ_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3492020224),	// V_CMPX_EQ_F32_e64_si
    UINT64_C(3495034880),	// V_CMPX_EQ_F32_e64_vi
    UINT64_C(24191346934009),	// V_CMPX_EQ_F32_sdwa
    UINT64_C(0),
    UINT64_C(2086928384),	// V_CMPX_EQ_F64_e32_si
    UINT64_C(2095316992),	// V_CMPX_EQ_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3496214528),	// V_CMPX_EQ_F64_e64_si
    UINT64_C(3497132032),	// V_CMPX_EQ_F64_e64_vi
    UINT64_C(24191351128313),	// V_CMPX_EQ_F64_sdwa
    UINT64_C(0),
    UINT64_C(2099511296),	// V_CMPX_EQ_I32_e32_si
    UINT64_C(2107899904),	// V_CMPX_EQ_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3508797440),	// V_CMPX_EQ_I32_e64_si
    UINT64_C(3503423488),	// V_CMPX_EQ_I32_e64_vi
    UINT64_C(24191363711225),	// V_CMPX_EQ_I32_sdwa
    UINT64_C(0),
    UINT64_C(2103705600),	// V_CMPX_EQ_I64_e32_si
    UINT64_C(2112094208),	// V_CMPX_EQ_I64_e32_vi
    UINT64_C(0),
    UINT64_C(3512991744),	// V_CMPX_EQ_I64_e64_si
    UINT64_C(3505520640),	// V_CMPX_EQ_I64_e64_vi
    UINT64_C(24191367905529),	// V_CMPX_EQ_I64_sdwa
    UINT64_C(0),
    UINT64_C(2107899904),	// V_CMPX_EQ_U32_e32_si
    UINT64_C(2108948480),	// V_CMPX_EQ_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3517186048),	// V_CMPX_EQ_U32_e64_si
    UINT64_C(3503947776),	// V_CMPX_EQ_U32_e64_vi
    UINT64_C(24191364759801),	// V_CMPX_EQ_U32_sdwa
    UINT64_C(0),
    UINT64_C(2112094208),	// V_CMPX_EQ_U64_e32_si
    UINT64_C(2113142784),	// V_CMPX_EQ_U64_e32_vi
    UINT64_C(0),
    UINT64_C(3521380352),	// V_CMPX_EQ_U64_e64_si
    UINT64_C(3506044928),	// V_CMPX_EQ_U64_e64_vi
    UINT64_C(24191368954105),	// V_CMPX_EQ_U64_sdwa
    UINT64_C(0),
    UINT64_C(2086666240),	// V_CMPX_F_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3492806656),	// V_CMPX_F_F16_e64_vi
    UINT64_C(24191342477561),	// V_CMPX_F_F16_sdwa
    UINT64_C(0),
    UINT64_C(2082471936),	// V_CMPX_F_F32_e32_si
    UINT64_C(2090860544),	// V_CMPX_F_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3491758080),	// V_CMPX_F_F32_e64_si
    UINT64_C(3494903808),	// V_CMPX_F_F32_e64_vi
    UINT64_C(24191346671865),	// V_CMPX_F_F32_sdwa
    UINT64_C(0),
    UINT64_C(2086666240),	// V_CMPX_F_F64_e32_si
    UINT64_C(2095054848),	// V_CMPX_F_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3495952384),	// V_CMPX_F_F64_e64_si
    UINT64_C(3497000960),	// V_CMPX_F_F64_e64_vi
    UINT64_C(24191350866169),	// V_CMPX_F_F64_sdwa
    UINT64_C(0),
    UINT64_C(2099249152),	// V_CMPX_F_I32_e32_si
    UINT64_C(2107637760),	// V_CMPX_F_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3508535296),	// V_CMPX_F_I32_e64_si
    UINT64_C(3503292416),	// V_CMPX_F_I32_e64_vi
    UINT64_C(24191363449081),	// V_CMPX_F_I32_sdwa
    UINT64_C(0),
    UINT64_C(2103443456),	// V_CMPX_F_I64_e32_si
    UINT64_C(2111832064),	// V_CMPX_F_I64_e32_vi
    UINT64_C(0),
    UINT64_C(3512729600),	// V_CMPX_F_I64_e64_si
    UINT64_C(3505389568),	// V_CMPX_F_I64_e64_vi
    UINT64_C(24191367643385),	// V_CMPX_F_I64_sdwa
    UINT64_C(0),
    UINT64_C(2107637760),	// V_CMPX_F_U32_e32_si
    UINT64_C(2108686336),	// V_CMPX_F_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3516923904),	// V_CMPX_F_U32_e64_si
    UINT64_C(3503816704),	// V_CMPX_F_U32_e64_vi
    UINT64_C(24191364497657),	// V_CMPX_F_U32_sdwa
    UINT64_C(0),
    UINT64_C(2111832064),	// V_CMPX_F_U64_e32_si
    UINT64_C(2112880640),	// V_CMPX_F_U64_e32_vi
    UINT64_C(0),
    UINT64_C(3521118208),	// V_CMPX_F_U64_e64_si
    UINT64_C(3505913856),	// V_CMPX_F_U64_e64_vi
    UINT64_C(24191368691961),	// V_CMPX_F_U64_sdwa
    UINT64_C(0),
    UINT64_C(2087452672),	// V_CMPX_GE_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3493199872),	// V_CMPX_GE_F16_e64_vi
    UINT64_C(24191343263993),	// V_CMPX_GE_F16_sdwa
    UINT64_C(0),
    UINT64_C(2083258368),	// V_CMPX_GE_F32_e32_si
    UINT64_C(2091646976),	// V_CMPX_GE_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3492544512),	// V_CMPX_GE_F32_e64_si
    UINT64_C(3495297024),	// V_CMPX_GE_F32_e64_vi
    UINT64_C(24191347458297),	// V_CMPX_GE_F32_sdwa
    UINT64_C(0),
    UINT64_C(2087452672),	// V_CMPX_GE_F64_e32_si
    UINT64_C(2095841280),	// V_CMPX_GE_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3496738816),	// V_CMPX_GE_F64_e64_si
    UINT64_C(3497394176),	// V_CMPX_GE_F64_e64_vi
    UINT64_C(24191351652601),	// V_CMPX_GE_F64_sdwa
    UINT64_C(0),
    UINT64_C(2100035584),	// V_CMPX_GE_I32_e32_si
    UINT64_C(2108424192),	// V_CMPX_GE_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3509321728),	// V_CMPX_GE_I32_e64_si
    UINT64_C(3503685632),	// V_CMPX_GE_I32_e64_vi
    UINT64_C(24191364235513),	// V_CMPX_GE_I32_sdwa
    UINT64_C(0),
    UINT64_C(2104229888),	// V_CMPX_GE_I64_e32_si
    UINT64_C(2112618496),	// V_CMPX_GE_I64_e32_vi
    UINT64_C(0),
    UINT64_C(3513516032),	// V_CMPX_GE_I64_e64_si
    UINT64_C(3505782784),	// V_CMPX_GE_I64_e64_vi
    UINT64_C(24191368429817),	// V_CMPX_GE_I64_sdwa
    UINT64_C(0),
    UINT64_C(2108424192),	// V_CMPX_GE_U32_e32_si
    UINT64_C(2109472768),	// V_CMPX_GE_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3517710336),	// V_CMPX_GE_U32_e64_si
    UINT64_C(3504209920),	// V_CMPX_GE_U32_e64_vi
    UINT64_C(24191365284089),	// V_CMPX_GE_U32_sdwa
    UINT64_C(0),
    UINT64_C(2112618496),	// V_CMPX_GE_U64_e32_si
    UINT64_C(2113667072),	// V_CMPX_GE_U64_e32_vi
    UINT64_C(0),
    UINT64_C(3521904640),	// V_CMPX_GE_U64_e64_si
    UINT64_C(3506307072),	// V_CMPX_GE_U64_e64_vi
    UINT64_C(24191369478393),	// V_CMPX_GE_U64_sdwa
    UINT64_C(0),
    UINT64_C(2087190528),	// V_CMPX_GT_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3493068800),	// V_CMPX_GT_F16_e64_vi
    UINT64_C(24191343001849),	// V_CMPX_GT_F16_sdwa
    UINT64_C(0),
    UINT64_C(2082996224),	// V_CMPX_GT_F32_e32_si
    UINT64_C(2091384832),	// V_CMPX_GT_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3492282368),	// V_CMPX_GT_F32_e64_si
    UINT64_C(3495165952),	// V_CMPX_GT_F32_e64_vi
    UINT64_C(24191347196153),	// V_CMPX_GT_F32_sdwa
    UINT64_C(0),
    UINT64_C(2087190528),	// V_CMPX_GT_F64_e32_si
    UINT64_C(2095579136),	// V_CMPX_GT_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3496476672),	// V_CMPX_GT_F64_e64_si
    UINT64_C(3497263104),	// V_CMPX_GT_F64_e64_vi
    UINT64_C(24191351390457),	// V_CMPX_GT_F64_sdwa
    UINT64_C(0),
    UINT64_C(2099773440),	// V_CMPX_GT_I32_e32_si
    UINT64_C(2108162048),	// V_CMPX_GT_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3509059584),	// V_CMPX_GT_I32_e64_si
    UINT64_C(3503554560),	// V_CMPX_GT_I32_e64_vi
    UINT64_C(24191363973369),	// V_CMPX_GT_I32_sdwa
    UINT64_C(0),
    UINT64_C(2103967744),	// V_CMPX_GT_I64_e32_si
    UINT64_C(2112356352),	// V_CMPX_GT_I64_e32_vi
    UINT64_C(0),
    UINT64_C(3513253888),	// V_CMPX_GT_I64_e64_si
    UINT64_C(3505651712),	// V_CMPX_GT_I64_e64_vi
    UINT64_C(24191368167673),	// V_CMPX_GT_I64_sdwa
    UINT64_C(0),
    UINT64_C(2108162048),	// V_CMPX_GT_U32_e32_si
    UINT64_C(2109210624),	// V_CMPX_GT_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3517448192),	// V_CMPX_GT_U32_e64_si
    UINT64_C(3504078848),	// V_CMPX_GT_U32_e64_vi
    UINT64_C(24191365021945),	// V_CMPX_GT_U32_sdwa
    UINT64_C(0),
    UINT64_C(2112356352),	// V_CMPX_GT_U64_e32_si
    UINT64_C(2113404928),	// V_CMPX_GT_U64_e32_vi
    UINT64_C(0),
    UINT64_C(3521642496),	// V_CMPX_GT_U64_e64_si
    UINT64_C(3506176000),	// V_CMPX_GT_U64_e64_vi
    UINT64_C(24191369216249),	// V_CMPX_GT_U64_sdwa
    UINT64_C(0),
    UINT64_C(2087059456),	// V_CMPX_LE_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3493003264),	// V_CMPX_LE_F16_e64_vi
    UINT64_C(24191342870777),	// V_CMPX_LE_F16_sdwa
    UINT64_C(0),
    UINT64_C(2082865152),	// V_CMPX_LE_F32_e32_si
    UINT64_C(2091253760),	// V_CMPX_LE_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3492151296),	// V_CMPX_LE_F32_e64_si
    UINT64_C(3495100416),	// V_CMPX_LE_F32_e64_vi
    UINT64_C(24191347065081),	// V_CMPX_LE_F32_sdwa
    UINT64_C(0),
    UINT64_C(2087059456),	// V_CMPX_LE_F64_e32_si
    UINT64_C(2095448064),	// V_CMPX_LE_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3496345600),	// V_CMPX_LE_F64_e64_si
    UINT64_C(3497197568),	// V_CMPX_LE_F64_e64_vi
    UINT64_C(24191351259385),	// V_CMPX_LE_F64_sdwa
    UINT64_C(0),
    UINT64_C(2099642368),	// V_CMPX_LE_I32_e32_si
    UINT64_C(2108030976),	// V_CMPX_LE_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3508928512),	// V_CMPX_LE_I32_e64_si
    UINT64_C(3503489024),	// V_CMPX_LE_I32_e64_vi
    UINT64_C(24191363842297),	// V_CMPX_LE_I32_sdwa
    UINT64_C(0),
    UINT64_C(2103836672),	// V_CMPX_LE_I64_e32_si
    UINT64_C(2112225280),	// V_CMPX_LE_I64_e32_vi
    UINT64_C(0),
    UINT64_C(3513122816),	// V_CMPX_LE_I64_e64_si
    UINT64_C(3505586176),	// V_CMPX_LE_I64_e64_vi
    UINT64_C(24191368036601),	// V_CMPX_LE_I64_sdwa
    UINT64_C(0),
    UINT64_C(2108030976),	// V_CMPX_LE_U32_e32_si
    UINT64_C(2109079552),	// V_CMPX_LE_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3517317120),	// V_CMPX_LE_U32_e64_si
    UINT64_C(3504013312),	// V_CMPX_LE_U32_e64_vi
    UINT64_C(24191364890873),	// V_CMPX_LE_U32_sdwa
    UINT64_C(0),
    UINT64_C(2112225280),	// V_CMPX_LE_U64_e32_si
    UINT64_C(2113273856),	// V_CMPX_LE_U64_e32_vi
    UINT64_C(0),
    UINT64_C(3521511424),	// V_CMPX_LE_U64_e64_si
    UINT64_C(3506110464),	// V_CMPX_LE_U64_e64_vi
    UINT64_C(24191369085177),	// V_CMPX_LE_U64_sdwa
    UINT64_C(0),
    UINT64_C(2087321600),	// V_CMPX_LG_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3493134336),	// V_CMPX_LG_F16_e64_vi
    UINT64_C(24191343132921),	// V_CMPX_LG_F16_sdwa
    UINT64_C(0),
    UINT64_C(2083127296),	// V_CMPX_LG_F32_e32_si
    UINT64_C(2091515904),	// V_CMPX_LG_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3492413440),	// V_CMPX_LG_F32_e64_si
    UINT64_C(3495231488),	// V_CMPX_LG_F32_e64_vi
    UINT64_C(24191347327225),	// V_CMPX_LG_F32_sdwa
    UINT64_C(0),
    UINT64_C(2087321600),	// V_CMPX_LG_F64_e32_si
    UINT64_C(2095710208),	// V_CMPX_LG_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3496607744),	// V_CMPX_LG_F64_e64_si
    UINT64_C(3497328640),	// V_CMPX_LG_F64_e64_vi
    UINT64_C(24191351521529),	// V_CMPX_LG_F64_sdwa
    UINT64_C(0),
    UINT64_C(2086797312),	// V_CMPX_LT_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3492872192),	// V_CMPX_LT_F16_e64_vi
    UINT64_C(24191342608633),	// V_CMPX_LT_F16_sdwa
    UINT64_C(0),
    UINT64_C(2082603008),	// V_CMPX_LT_F32_e32_si
    UINT64_C(2090991616),	// V_CMPX_LT_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3491889152),	// V_CMPX_LT_F32_e64_si
    UINT64_C(3494969344),	// V_CMPX_LT_F32_e64_vi
    UINT64_C(24191346802937),	// V_CMPX_LT_F32_sdwa
    UINT64_C(0),
    UINT64_C(2086797312),	// V_CMPX_LT_F64_e32_si
    UINT64_C(2095185920),	// V_CMPX_LT_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3496083456),	// V_CMPX_LT_F64_e64_si
    UINT64_C(3497066496),	// V_CMPX_LT_F64_e64_vi
    UINT64_C(24191350997241),	// V_CMPX_LT_F64_sdwa
    UINT64_C(0),
    UINT64_C(2099380224),	// V_CMPX_LT_I32_e32_si
    UINT64_C(2107768832),	// V_CMPX_LT_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3508666368),	// V_CMPX_LT_I32_e64_si
    UINT64_C(3503357952),	// V_CMPX_LT_I32_e64_vi
    UINT64_C(24191363580153),	// V_CMPX_LT_I32_sdwa
    UINT64_C(0),
    UINT64_C(2103574528),	// V_CMPX_LT_I64_e32_si
    UINT64_C(2111963136),	// V_CMPX_LT_I64_e32_vi
    UINT64_C(0),
    UINT64_C(3512860672),	// V_CMPX_LT_I64_e64_si
    UINT64_C(3505455104),	// V_CMPX_LT_I64_e64_vi
    UINT64_C(24191367774457),	// V_CMPX_LT_I64_sdwa
    UINT64_C(0),
    UINT64_C(2107768832),	// V_CMPX_LT_U32_e32_si
    UINT64_C(2108817408),	// V_CMPX_LT_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3517054976),	// V_CMPX_LT_U32_e64_si
    UINT64_C(3503882240),	// V_CMPX_LT_U32_e64_vi
    UINT64_C(24191364628729),	// V_CMPX_LT_U32_sdwa
    UINT64_C(0),
    UINT64_C(2111963136),	// V_CMPX_LT_U64_e32_si
    UINT64_C(2113011712),	// V_CMPX_LT_U64_e32_vi
    UINT64_C(0),
    UINT64_C(3521249280),	// V_CMPX_LT_U64_e64_si
    UINT64_C(3505979392),	// V_CMPX_LT_U64_e64_vi
    UINT64_C(24191368823033),	// V_CMPX_LT_U64_sdwa
    UINT64_C(0),
    UINT64_C(2088370176),	// V_CMPX_NEQ_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3493658624),	// V_CMPX_NEQ_F16_e64_vi
    UINT64_C(24191344181497),	// V_CMPX_NEQ_F16_sdwa
    UINT64_C(0),
    UINT64_C(2084175872),	// V_CMPX_NEQ_F32_e32_si
    UINT64_C(2092564480),	// V_CMPX_NEQ_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3493462016),	// V_CMPX_NEQ_F32_e64_si
    UINT64_C(3495755776),	// V_CMPX_NEQ_F32_e64_vi
    UINT64_C(24191348375801),	// V_CMPX_NEQ_F32_sdwa
    UINT64_C(0),
    UINT64_C(2088370176),	// V_CMPX_NEQ_F64_e32_si
    UINT64_C(2096758784),	// V_CMPX_NEQ_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3497656320),	// V_CMPX_NEQ_F64_e64_si
    UINT64_C(3497852928),	// V_CMPX_NEQ_F64_e64_vi
    UINT64_C(24191352570105),	// V_CMPX_NEQ_F64_sdwa
    UINT64_C(0),
    UINT64_C(2099904512),	// V_CMPX_NE_I32_e32_si
    UINT64_C(2108293120),	// V_CMPX_NE_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3509190656),	// V_CMPX_NE_I32_e64_si
    UINT64_C(3503620096),	// V_CMPX_NE_I32_e64_vi
    UINT64_C(24191364104441),	// V_CMPX_NE_I32_sdwa
    UINT64_C(0),
    UINT64_C(2104098816),	// V_CMPX_NE_I64_e32_si
    UINT64_C(2112487424),	// V_CMPX_NE_I64_e32_vi
    UINT64_C(0),
    UINT64_C(3513384960),	// V_CMPX_NE_I64_e64_si
    UINT64_C(3505717248),	// V_CMPX_NE_I64_e64_vi
    UINT64_C(24191368298745),	// V_CMPX_NE_I64_sdwa
    UINT64_C(0),
    UINT64_C(2108293120),	// V_CMPX_NE_U32_e32_si
    UINT64_C(2109341696),	// V_CMPX_NE_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3517579264),	// V_CMPX_NE_U32_e64_si
    UINT64_C(3504144384),	// V_CMPX_NE_U32_e64_vi
    UINT64_C(24191365153017),	// V_CMPX_NE_U32_sdwa
    UINT64_C(0),
    UINT64_C(2112487424),	// V_CMPX_NE_U64_e32_si
    UINT64_C(2113536000),	// V_CMPX_NE_U64_e32_vi
    UINT64_C(0),
    UINT64_C(3521773568),	// V_CMPX_NE_U64_e64_si
    UINT64_C(3506241536),	// V_CMPX_NE_U64_e64_vi
    UINT64_C(24191369347321),	// V_CMPX_NE_U64_sdwa
    UINT64_C(0),
    UINT64_C(2087845888),	// V_CMPX_NGE_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3493396480),	// V_CMPX_NGE_F16_e64_vi
    UINT64_C(24191343657209),	// V_CMPX_NGE_F16_sdwa
    UINT64_C(0),
    UINT64_C(2083651584),	// V_CMPX_NGE_F32_e32_si
    UINT64_C(2092040192),	// V_CMPX_NGE_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3492937728),	// V_CMPX_NGE_F32_e64_si
    UINT64_C(3495493632),	// V_CMPX_NGE_F32_e64_vi
    UINT64_C(24191347851513),	// V_CMPX_NGE_F32_sdwa
    UINT64_C(0),
    UINT64_C(2087845888),	// V_CMPX_NGE_F64_e32_si
    UINT64_C(2096234496),	// V_CMPX_NGE_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3497132032),	// V_CMPX_NGE_F64_e64_si
    UINT64_C(3497590784),	// V_CMPX_NGE_F64_e64_vi
    UINT64_C(24191352045817),	// V_CMPX_NGE_F64_sdwa
    UINT64_C(0),
    UINT64_C(2088108032),	// V_CMPX_NGT_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3493527552),	// V_CMPX_NGT_F16_e64_vi
    UINT64_C(24191343919353),	// V_CMPX_NGT_F16_sdwa
    UINT64_C(0),
    UINT64_C(2083913728),	// V_CMPX_NGT_F32_e32_si
    UINT64_C(2092302336),	// V_CMPX_NGT_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3493199872),	// V_CMPX_NGT_F32_e64_si
    UINT64_C(3495624704),	// V_CMPX_NGT_F32_e64_vi
    UINT64_C(24191348113657),	// V_CMPX_NGT_F32_sdwa
    UINT64_C(0),
    UINT64_C(2088108032),	// V_CMPX_NGT_F64_e32_si
    UINT64_C(2096496640),	// V_CMPX_NGT_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3497394176),	// V_CMPX_NGT_F64_e64_si
    UINT64_C(3497721856),	// V_CMPX_NGT_F64_e64_vi
    UINT64_C(24191352307961),	// V_CMPX_NGT_F64_sdwa
    UINT64_C(0),
    UINT64_C(2088239104),	// V_CMPX_NLE_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3493593088),	// V_CMPX_NLE_F16_e64_vi
    UINT64_C(24191344050425),	// V_CMPX_NLE_F16_sdwa
    UINT64_C(0),
    UINT64_C(2084044800),	// V_CMPX_NLE_F32_e32_si
    UINT64_C(2092433408),	// V_CMPX_NLE_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3493330944),	// V_CMPX_NLE_F32_e64_si
    UINT64_C(3495690240),	// V_CMPX_NLE_F32_e64_vi
    UINT64_C(24191348244729),	// V_CMPX_NLE_F32_sdwa
    UINT64_C(0),
    UINT64_C(2088239104),	// V_CMPX_NLE_F64_e32_si
    UINT64_C(2096627712),	// V_CMPX_NLE_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3497525248),	// V_CMPX_NLE_F64_e64_si
    UINT64_C(3497787392),	// V_CMPX_NLE_F64_e64_vi
    UINT64_C(24191352439033),	// V_CMPX_NLE_F64_sdwa
    UINT64_C(0),
    UINT64_C(2087976960),	// V_CMPX_NLG_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3493462016),	// V_CMPX_NLG_F16_e64_vi
    UINT64_C(24191343788281),	// V_CMPX_NLG_F16_sdwa
    UINT64_C(0),
    UINT64_C(2083782656),	// V_CMPX_NLG_F32_e32_si
    UINT64_C(2092171264),	// V_CMPX_NLG_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3493068800),	// V_CMPX_NLG_F32_e64_si
    UINT64_C(3495559168),	// V_CMPX_NLG_F32_e64_vi
    UINT64_C(24191347982585),	// V_CMPX_NLG_F32_sdwa
    UINT64_C(0),
    UINT64_C(2087976960),	// V_CMPX_NLG_F64_e32_si
    UINT64_C(2096365568),	// V_CMPX_NLG_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3497263104),	// V_CMPX_NLG_F64_e64_si
    UINT64_C(3497656320),	// V_CMPX_NLG_F64_e64_vi
    UINT64_C(24191352176889),	// V_CMPX_NLG_F64_sdwa
    UINT64_C(0),
    UINT64_C(2088501248),	// V_CMPX_NLT_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3493724160),	// V_CMPX_NLT_F16_e64_vi
    UINT64_C(24191344312569),	// V_CMPX_NLT_F16_sdwa
    UINT64_C(0),
    UINT64_C(2084306944),	// V_CMPX_NLT_F32_e32_si
    UINT64_C(2092695552),	// V_CMPX_NLT_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3493593088),	// V_CMPX_NLT_F32_e64_si
    UINT64_C(3495821312),	// V_CMPX_NLT_F32_e64_vi
    UINT64_C(24191348506873),	// V_CMPX_NLT_F32_sdwa
    UINT64_C(0),
    UINT64_C(2088501248),	// V_CMPX_NLT_F64_e32_si
    UINT64_C(2096889856),	// V_CMPX_NLT_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3497787392),	// V_CMPX_NLT_F64_e64_si
    UINT64_C(3497918464),	// V_CMPX_NLT_F64_e64_vi
    UINT64_C(24191352701177),	// V_CMPX_NLT_F64_sdwa
    UINT64_C(0),
    UINT64_C(2087583744),	// V_CMPX_O_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3493265408),	// V_CMPX_O_F16_e64_vi
    UINT64_C(24191343395065),	// V_CMPX_O_F16_sdwa
    UINT64_C(0),
    UINT64_C(2083389440),	// V_CMPX_O_F32_e32_si
    UINT64_C(2091778048),	// V_CMPX_O_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3492675584),	// V_CMPX_O_F32_e64_si
    UINT64_C(3495362560),	// V_CMPX_O_F32_e64_vi
    UINT64_C(24191347589369),	// V_CMPX_O_F32_sdwa
    UINT64_C(0),
    UINT64_C(2087583744),	// V_CMPX_O_F64_e32_si
    UINT64_C(2095972352),	// V_CMPX_O_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3496869888),	// V_CMPX_O_F64_e64_si
    UINT64_C(3497459712),	// V_CMPX_O_F64_e64_vi
    UINT64_C(24191351783673),	// V_CMPX_O_F64_sdwa
    UINT64_C(0),
    UINT64_C(2088632320),	// V_CMPX_TRU_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3493789696),	// V_CMPX_TRU_F16_e64_vi
    UINT64_C(24191344443641),	// V_CMPX_TRU_F16_sdwa
    UINT64_C(0),
    UINT64_C(2084438016),	// V_CMPX_TRU_F32_e32_si
    UINT64_C(2092826624),	// V_CMPX_TRU_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3493724160),	// V_CMPX_TRU_F32_e64_si
    UINT64_C(3495886848),	// V_CMPX_TRU_F32_e64_vi
    UINT64_C(24191348637945),	// V_CMPX_TRU_F32_sdwa
    UINT64_C(0),
    UINT64_C(2088632320),	// V_CMPX_TRU_F64_e32_si
    UINT64_C(2097020928),	// V_CMPX_TRU_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3497918464),	// V_CMPX_TRU_F64_e64_si
    UINT64_C(3497984000),	// V_CMPX_TRU_F64_e64_vi
    UINT64_C(24191352832249),	// V_CMPX_TRU_F64_sdwa
    UINT64_C(0),
    UINT64_C(2100166656),	// V_CMPX_T_I32_e32_si
    UINT64_C(2108555264),	// V_CMPX_T_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3509452800),	// V_CMPX_T_I32_e64_si
    UINT64_C(3503751168),	// V_CMPX_T_I32_e64_vi
    UINT64_C(24191364366585),	// V_CMPX_T_I32_sdwa
    UINT64_C(0),
    UINT64_C(2104360960),	// V_CMPX_T_I64_e32_si
    UINT64_C(2112749568),	// V_CMPX_T_I64_e32_vi
    UINT64_C(0),
    UINT64_C(3513647104),	// V_CMPX_T_I64_e64_si
    UINT64_C(3505848320),	// V_CMPX_T_I64_e64_vi
    UINT64_C(24191368560889),	// V_CMPX_T_I64_sdwa
    UINT64_C(0),
    UINT64_C(2108555264),	// V_CMPX_T_U32_e32_si
    UINT64_C(2109603840),	// V_CMPX_T_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3517841408),	// V_CMPX_T_U32_e64_si
    UINT64_C(3504275456),	// V_CMPX_T_U32_e64_vi
    UINT64_C(24191365415161),	// V_CMPX_T_U32_sdwa
    UINT64_C(0),
    UINT64_C(2112749568),	// V_CMPX_T_U64_e32_si
    UINT64_C(2113798144),	// V_CMPX_T_U64_e32_vi
    UINT64_C(0),
    UINT64_C(3522035712),	// V_CMPX_T_U64_e64_si
    UINT64_C(3506372608),	// V_CMPX_T_U64_e64_vi
    UINT64_C(24191369609465),	// V_CMPX_T_U64_sdwa
    UINT64_C(0),
    UINT64_C(2087714816),	// V_CMPX_U_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3493330944),	// V_CMPX_U_F16_e64_vi
    UINT64_C(24191343526137),	// V_CMPX_U_F16_sdwa
    UINT64_C(0),
    UINT64_C(2083520512),	// V_CMPX_U_F32_e32_si
    UINT64_C(2091909120),	// V_CMPX_U_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3492806656),	// V_CMPX_U_F32_e64_si
    UINT64_C(3495428096),	// V_CMPX_U_F32_e64_vi
    UINT64_C(24191347720441),	// V_CMPX_U_F32_sdwa
    UINT64_C(0),
    UINT64_C(2087714816),	// V_CMPX_U_F64_e32_si
    UINT64_C(2096103424),	// V_CMPX_U_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3497000960),	// V_CMPX_U_F64_e64_si
    UINT64_C(3497525248),	// V_CMPX_U_F64_e64_vi
    UINT64_C(24191351914745),	// V_CMPX_U_F64_sdwa
    UINT64_C(0),
    UINT64_C(2082996224),	// V_CMP_CLASS_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3490971648),	// V_CMP_CLASS_F16_e64_vi
    UINT64_C(24191338807545),	// V_CMP_CLASS_F16_sdwa
    UINT64_C(0),
    UINT64_C(2098200576),	// V_CMP_CLASS_F32_e32_si
    UINT64_C(2082471936),	// V_CMP_CLASS_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3507486720),	// V_CMP_CLASS_F32_e64_si
    UINT64_C(3490709504),	// V_CMP_CLASS_F32_e64_vi
    UINT64_C(24191338283257),	// V_CMP_CLASS_F32_sdwa
    UINT64_C(0),
    UINT64_C(2102394880),	// V_CMP_CLASS_F64_e32_si
    UINT64_C(2082734080),	// V_CMP_CLASS_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3511681024),	// V_CMP_CLASS_F64_e64_si
    UINT64_C(3490840576),	// V_CMP_CLASS_F64_e64_vi
    UINT64_C(24191338545401),	// V_CMP_CLASS_F64_sdwa
    UINT64_C(0),
    UINT64_C(2084831232),	// V_CMP_EQ_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3491889152),	// V_CMP_EQ_F16_e64_vi
    UINT64_C(24191340642553),	// V_CMP_EQ_F16_sdwa
    UINT64_C(0),
    UINT64_C(2080636928),	// V_CMP_EQ_F32_e32_si
    UINT64_C(2089025536),	// V_CMP_EQ_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3489923072),	// V_CMP_EQ_F32_e64_si
    UINT64_C(3493986304),	// V_CMP_EQ_F32_e64_vi
    UINT64_C(24191344836857),	// V_CMP_EQ_F32_sdwa
    UINT64_C(0),
    UINT64_C(2084831232),	// V_CMP_EQ_F64_e32_si
    UINT64_C(2093219840),	// V_CMP_EQ_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3494117376),	// V_CMP_EQ_F64_e64_si
    UINT64_C(3496083456),	// V_CMP_EQ_F64_e64_vi
    UINT64_C(24191349031161),	// V_CMP_EQ_F64_sdwa
    UINT64_C(0),
    UINT64_C(2097414144),	// V_CMP_EQ_I32_e32_si
    UINT64_C(2105802752),	// V_CMP_EQ_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3506700288),	// V_CMP_EQ_I32_e64_si
    UINT64_C(3502374912),	// V_CMP_EQ_I32_e64_vi
    UINT64_C(24191361614073),	// V_CMP_EQ_I32_sdwa
    UINT64_C(0),
    UINT64_C(2101608448),	// V_CMP_EQ_I64_e32_si
    UINT64_C(2109997056),	// V_CMP_EQ_I64_e32_vi
    UINT64_C(0),
    UINT64_C(3510894592),	// V_CMP_EQ_I64_e64_si
    UINT64_C(3504472064),	// V_CMP_EQ_I64_e64_vi
    UINT64_C(24191365808377),	// V_CMP_EQ_I64_sdwa
    UINT64_C(0),
    UINT64_C(2105802752),	// V_CMP_EQ_U32_e32_si
    UINT64_C(2106851328),	// V_CMP_EQ_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3515088896),	// V_CMP_EQ_U32_e64_si
    UINT64_C(3502899200),	// V_CMP_EQ_U32_e64_vi
    UINT64_C(24191362662649),	// V_CMP_EQ_U32_sdwa
    UINT64_C(0),
    UINT64_C(2109997056),	// V_CMP_EQ_U64_e32_si
    UINT64_C(2111045632),	// V_CMP_EQ_U64_e32_vi
    UINT64_C(0),
    UINT64_C(3519283200),	// V_CMP_EQ_U64_e64_si
    UINT64_C(3504996352),	// V_CMP_EQ_U64_e64_vi
    UINT64_C(24191366856953),	// V_CMP_EQ_U64_sdwa
    UINT64_C(0),
    UINT64_C(2084569088),	// V_CMP_F_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3491758080),	// V_CMP_F_F16_e64_vi
    UINT64_C(24191340380409),	// V_CMP_F_F16_sdwa
    UINT64_C(0),
    UINT64_C(2080374784),	// V_CMP_F_F32_e32_si
    UINT64_C(2088763392),	// V_CMP_F_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3489660928),	// V_CMP_F_F32_e64_si
    UINT64_C(3493855232),	// V_CMP_F_F32_e64_vi
    UINT64_C(24191344574713),	// V_CMP_F_F32_sdwa
    UINT64_C(0),
    UINT64_C(2084569088),	// V_CMP_F_F64_e32_si
    UINT64_C(2092957696),	// V_CMP_F_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3493855232),	// V_CMP_F_F64_e64_si
    UINT64_C(3495952384),	// V_CMP_F_F64_e64_vi
    UINT64_C(24191348769017),	// V_CMP_F_F64_sdwa
    UINT64_C(0),
    UINT64_C(2097152000),	// V_CMP_F_I32_e32_si
    UINT64_C(2105540608),	// V_CMP_F_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3506438144),	// V_CMP_F_I32_e64_si
    UINT64_C(3502243840),	// V_CMP_F_I32_e64_vi
    UINT64_C(24191361351929),	// V_CMP_F_I32_sdwa
    UINT64_C(0),
    UINT64_C(2101346304),	// V_CMP_F_I64_e32_si
    UINT64_C(2109734912),	// V_CMP_F_I64_e32_vi
    UINT64_C(0),
    UINT64_C(3510632448),	// V_CMP_F_I64_e64_si
    UINT64_C(3504340992),	// V_CMP_F_I64_e64_vi
    UINT64_C(24191365546233),	// V_CMP_F_I64_sdwa
    UINT64_C(0),
    UINT64_C(2105540608),	// V_CMP_F_U32_e32_si
    UINT64_C(2106589184),	// V_CMP_F_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3514826752),	// V_CMP_F_U32_e64_si
    UINT64_C(3502768128),	// V_CMP_F_U32_e64_vi
    UINT64_C(24191362400505),	// V_CMP_F_U32_sdwa
    UINT64_C(0),
    UINT64_C(2109734912),	// V_CMP_F_U64_e32_si
    UINT64_C(2110783488),	// V_CMP_F_U64_e32_vi
    UINT64_C(0),
    UINT64_C(3519021056),	// V_CMP_F_U64_e64_si
    UINT64_C(3504865280),	// V_CMP_F_U64_e64_vi
    UINT64_C(24191366594809),	// V_CMP_F_U64_sdwa
    UINT64_C(0),
    UINT64_C(2085355520),	// V_CMP_GE_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3492151296),	// V_CMP_GE_F16_e64_vi
    UINT64_C(24191341166841),	// V_CMP_GE_F16_sdwa
    UINT64_C(0),
    UINT64_C(2081161216),	// V_CMP_GE_F32_e32_si
    UINT64_C(2089549824),	// V_CMP_GE_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3490447360),	// V_CMP_GE_F32_e64_si
    UINT64_C(3494248448),	// V_CMP_GE_F32_e64_vi
    UINT64_C(24191345361145),	// V_CMP_GE_F32_sdwa
    UINT64_C(0),
    UINT64_C(2085355520),	// V_CMP_GE_F64_e32_si
    UINT64_C(2093744128),	// V_CMP_GE_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3494641664),	// V_CMP_GE_F64_e64_si
    UINT64_C(3496345600),	// V_CMP_GE_F64_e64_vi
    UINT64_C(24191349555449),	// V_CMP_GE_F64_sdwa
    UINT64_C(0),
    UINT64_C(2097938432),	// V_CMP_GE_I32_e32_si
    UINT64_C(2106327040),	// V_CMP_GE_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3507224576),	// V_CMP_GE_I32_e64_si
    UINT64_C(3502637056),	// V_CMP_GE_I32_e64_vi
    UINT64_C(24191362138361),	// V_CMP_GE_I32_sdwa
    UINT64_C(0),
    UINT64_C(2102132736),	// V_CMP_GE_I64_e32_si
    UINT64_C(2110521344),	// V_CMP_GE_I64_e32_vi
    UINT64_C(0),
    UINT64_C(3511418880),	// V_CMP_GE_I64_e64_si
    UINT64_C(3504734208),	// V_CMP_GE_I64_e64_vi
    UINT64_C(24191366332665),	// V_CMP_GE_I64_sdwa
    UINT64_C(0),
    UINT64_C(2106327040),	// V_CMP_GE_U32_e32_si
    UINT64_C(2107375616),	// V_CMP_GE_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3515613184),	// V_CMP_GE_U32_e64_si
    UINT64_C(3503161344),	// V_CMP_GE_U32_e64_vi
    UINT64_C(24191363186937),	// V_CMP_GE_U32_sdwa
    UINT64_C(0),
    UINT64_C(2110521344),	// V_CMP_GE_U64_e32_si
    UINT64_C(2111569920),	// V_CMP_GE_U64_e32_vi
    UINT64_C(0),
    UINT64_C(3519807488),	// V_CMP_GE_U64_e64_si
    UINT64_C(3505258496),	// V_CMP_GE_U64_e64_vi
    UINT64_C(24191367381241),	// V_CMP_GE_U64_sdwa
    UINT64_C(0),
    UINT64_C(2085093376),	// V_CMP_GT_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3492020224),	// V_CMP_GT_F16_e64_vi
    UINT64_C(24191340904697),	// V_CMP_GT_F16_sdwa
    UINT64_C(0),
    UINT64_C(2080899072),	// V_CMP_GT_F32_e32_si
    UINT64_C(2089287680),	// V_CMP_GT_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3490185216),	// V_CMP_GT_F32_e64_si
    UINT64_C(3494117376),	// V_CMP_GT_F32_e64_vi
    UINT64_C(24191345099001),	// V_CMP_GT_F32_sdwa
    UINT64_C(0),
    UINT64_C(2085093376),	// V_CMP_GT_F64_e32_si
    UINT64_C(2093481984),	// V_CMP_GT_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3494379520),	// V_CMP_GT_F64_e64_si
    UINT64_C(3496214528),	// V_CMP_GT_F64_e64_vi
    UINT64_C(24191349293305),	// V_CMP_GT_F64_sdwa
    UINT64_C(0),
    UINT64_C(2097676288),	// V_CMP_GT_I32_e32_si
    UINT64_C(2106064896),	// V_CMP_GT_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3506962432),	// V_CMP_GT_I32_e64_si
    UINT64_C(3502505984),	// V_CMP_GT_I32_e64_vi
    UINT64_C(24191361876217),	// V_CMP_GT_I32_sdwa
    UINT64_C(0),
    UINT64_C(2101870592),	// V_CMP_GT_I64_e32_si
    UINT64_C(2110259200),	// V_CMP_GT_I64_e32_vi
    UINT64_C(0),
    UINT64_C(3511156736),	// V_CMP_GT_I64_e64_si
    UINT64_C(3504603136),	// V_CMP_GT_I64_e64_vi
    UINT64_C(24191366070521),	// V_CMP_GT_I64_sdwa
    UINT64_C(0),
    UINT64_C(2106064896),	// V_CMP_GT_U32_e32_si
    UINT64_C(2107113472),	// V_CMP_GT_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3515351040),	// V_CMP_GT_U32_e64_si
    UINT64_C(3503030272),	// V_CMP_GT_U32_e64_vi
    UINT64_C(24191362924793),	// V_CMP_GT_U32_sdwa
    UINT64_C(0),
    UINT64_C(2110259200),	// V_CMP_GT_U64_e32_si
    UINT64_C(2111307776),	// V_CMP_GT_U64_e32_vi
    UINT64_C(0),
    UINT64_C(3519545344),	// V_CMP_GT_U64_e64_si
    UINT64_C(3505127424),	// V_CMP_GT_U64_e64_vi
    UINT64_C(24191367119097),	// V_CMP_GT_U64_sdwa
    UINT64_C(0),
    UINT64_C(2084962304),	// V_CMP_LE_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3491954688),	// V_CMP_LE_F16_e64_vi
    UINT64_C(24191340773625),	// V_CMP_LE_F16_sdwa
    UINT64_C(0),
    UINT64_C(2080768000),	// V_CMP_LE_F32_e32_si
    UINT64_C(2089156608),	// V_CMP_LE_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3490054144),	// V_CMP_LE_F32_e64_si
    UINT64_C(3494051840),	// V_CMP_LE_F32_e64_vi
    UINT64_C(24191344967929),	// V_CMP_LE_F32_sdwa
    UINT64_C(0),
    UINT64_C(2084962304),	// V_CMP_LE_F64_e32_si
    UINT64_C(2093350912),	// V_CMP_LE_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3494248448),	// V_CMP_LE_F64_e64_si
    UINT64_C(3496148992),	// V_CMP_LE_F64_e64_vi
    UINT64_C(24191349162233),	// V_CMP_LE_F64_sdwa
    UINT64_C(0),
    UINT64_C(2097545216),	// V_CMP_LE_I32_e32_si
    UINT64_C(2105933824),	// V_CMP_LE_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3506831360),	// V_CMP_LE_I32_e64_si
    UINT64_C(3502440448),	// V_CMP_LE_I32_e64_vi
    UINT64_C(24191361745145),	// V_CMP_LE_I32_sdwa
    UINT64_C(0),
    UINT64_C(2101739520),	// V_CMP_LE_I64_e32_si
    UINT64_C(2110128128),	// V_CMP_LE_I64_e32_vi
    UINT64_C(0),
    UINT64_C(3511025664),	// V_CMP_LE_I64_e64_si
    UINT64_C(3504537600),	// V_CMP_LE_I64_e64_vi
    UINT64_C(24191365939449),	// V_CMP_LE_I64_sdwa
    UINT64_C(0),
    UINT64_C(2105933824),	// V_CMP_LE_U32_e32_si
    UINT64_C(2106982400),	// V_CMP_LE_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3515219968),	// V_CMP_LE_U32_e64_si
    UINT64_C(3502964736),	// V_CMP_LE_U32_e64_vi
    UINT64_C(24191362793721),	// V_CMP_LE_U32_sdwa
    UINT64_C(0),
    UINT64_C(2110128128),	// V_CMP_LE_U64_e32_si
    UINT64_C(2111176704),	// V_CMP_LE_U64_e32_vi
    UINT64_C(0),
    UINT64_C(3519414272),	// V_CMP_LE_U64_e64_si
    UINT64_C(3505061888),	// V_CMP_LE_U64_e64_vi
    UINT64_C(24191366988025),	// V_CMP_LE_U64_sdwa
    UINT64_C(0),
    UINT64_C(2085224448),	// V_CMP_LG_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3492085760),	// V_CMP_LG_F16_e64_vi
    UINT64_C(24191341035769),	// V_CMP_LG_F16_sdwa
    UINT64_C(0),
    UINT64_C(2081030144),	// V_CMP_LG_F32_e32_si
    UINT64_C(2089418752),	// V_CMP_LG_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3490316288),	// V_CMP_LG_F32_e64_si
    UINT64_C(3494182912),	// V_CMP_LG_F32_e64_vi
    UINT64_C(24191345230073),	// V_CMP_LG_F32_sdwa
    UINT64_C(0),
    UINT64_C(2085224448),	// V_CMP_LG_F64_e32_si
    UINT64_C(2093613056),	// V_CMP_LG_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3494510592),	// V_CMP_LG_F64_e64_si
    UINT64_C(3496280064),	// V_CMP_LG_F64_e64_vi
    UINT64_C(24191349424377),	// V_CMP_LG_F64_sdwa
    UINT64_C(0),
    UINT64_C(2084700160),	// V_CMP_LT_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3491823616),	// V_CMP_LT_F16_e64_vi
    UINT64_C(24191340511481),	// V_CMP_LT_F16_sdwa
    UINT64_C(0),
    UINT64_C(2080505856),	// V_CMP_LT_F32_e32_si
    UINT64_C(2088894464),	// V_CMP_LT_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3489792000),	// V_CMP_LT_F32_e64_si
    UINT64_C(3493920768),	// V_CMP_LT_F32_e64_vi
    UINT64_C(24191344705785),	// V_CMP_LT_F32_sdwa
    UINT64_C(0),
    UINT64_C(2084700160),	// V_CMP_LT_F64_e32_si
    UINT64_C(2093088768),	// V_CMP_LT_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3493986304),	// V_CMP_LT_F64_e64_si
    UINT64_C(3496017920),	// V_CMP_LT_F64_e64_vi
    UINT64_C(24191348900089),	// V_CMP_LT_F64_sdwa
    UINT64_C(0),
    UINT64_C(2097283072),	// V_CMP_LT_I32_e32_si
    UINT64_C(2105671680),	// V_CMP_LT_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3506569216),	// V_CMP_LT_I32_e64_si
    UINT64_C(3502309376),	// V_CMP_LT_I32_e64_vi
    UINT64_C(24191361483001),	// V_CMP_LT_I32_sdwa
    UINT64_C(0),
    UINT64_C(2101477376),	// V_CMP_LT_I64_e32_si
    UINT64_C(2109865984),	// V_CMP_LT_I64_e32_vi
    UINT64_C(0),
    UINT64_C(3510763520),	// V_CMP_LT_I64_e64_si
    UINT64_C(3504406528),	// V_CMP_LT_I64_e64_vi
    UINT64_C(24191365677305),	// V_CMP_LT_I64_sdwa
    UINT64_C(0),
    UINT64_C(2105671680),	// V_CMP_LT_U32_e32_si
    UINT64_C(2106720256),	// V_CMP_LT_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3514957824),	// V_CMP_LT_U32_e64_si
    UINT64_C(3502833664),	// V_CMP_LT_U32_e64_vi
    UINT64_C(24191362531577),	// V_CMP_LT_U32_sdwa
    UINT64_C(0),
    UINT64_C(2109865984),	// V_CMP_LT_U64_e32_si
    UINT64_C(2110914560),	// V_CMP_LT_U64_e32_vi
    UINT64_C(0),
    UINT64_C(3519152128),	// V_CMP_LT_U64_e64_si
    UINT64_C(3504930816),	// V_CMP_LT_U64_e64_vi
    UINT64_C(24191366725881),	// V_CMP_LT_U64_sdwa
    UINT64_C(0),
    UINT64_C(2086273024),	// V_CMP_NEQ_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3492610048),	// V_CMP_NEQ_F16_e64_vi
    UINT64_C(24191342084345),	// V_CMP_NEQ_F16_sdwa
    UINT64_C(0),
    UINT64_C(2082078720),	// V_CMP_NEQ_F32_e32_si
    UINT64_C(2090467328),	// V_CMP_NEQ_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3491364864),	// V_CMP_NEQ_F32_e64_si
    UINT64_C(3494707200),	// V_CMP_NEQ_F32_e64_vi
    UINT64_C(24191346278649),	// V_CMP_NEQ_F32_sdwa
    UINT64_C(0),
    UINT64_C(2086273024),	// V_CMP_NEQ_F64_e32_si
    UINT64_C(2094661632),	// V_CMP_NEQ_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3495559168),	// V_CMP_NEQ_F64_e64_si
    UINT64_C(3496804352),	// V_CMP_NEQ_F64_e64_vi
    UINT64_C(24191350472953),	// V_CMP_NEQ_F64_sdwa
    UINT64_C(0),
    UINT64_C(2097807360),	// V_CMP_NE_I32_e32_si
    UINT64_C(2106195968),	// V_CMP_NE_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3507093504),	// V_CMP_NE_I32_e64_si
    UINT64_C(3502571520),	// V_CMP_NE_I32_e64_vi
    UINT64_C(24191362007289),	// V_CMP_NE_I32_sdwa
    UINT64_C(0),
    UINT64_C(2102001664),	// V_CMP_NE_I64_e32_si
    UINT64_C(2110390272),	// V_CMP_NE_I64_e32_vi
    UINT64_C(0),
    UINT64_C(3511287808),	// V_CMP_NE_I64_e64_si
    UINT64_C(3504668672),	// V_CMP_NE_I64_e64_vi
    UINT64_C(24191366201593),	// V_CMP_NE_I64_sdwa
    UINT64_C(0),
    UINT64_C(2106195968),	// V_CMP_NE_U32_e32_si
    UINT64_C(2107244544),	// V_CMP_NE_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3515482112),	// V_CMP_NE_U32_e64_si
    UINT64_C(3503095808),	// V_CMP_NE_U32_e64_vi
    UINT64_C(24191363055865),	// V_CMP_NE_U32_sdwa
    UINT64_C(0),
    UINT64_C(2110390272),	// V_CMP_NE_U64_e32_si
    UINT64_C(2111438848),	// V_CMP_NE_U64_e32_vi
    UINT64_C(0),
    UINT64_C(3519676416),	// V_CMP_NE_U64_e64_si
    UINT64_C(3505192960),	// V_CMP_NE_U64_e64_vi
    UINT64_C(24191367250169),	// V_CMP_NE_U64_sdwa
    UINT64_C(0),
    UINT64_C(2085748736),	// V_CMP_NGE_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3492347904),	// V_CMP_NGE_F16_e64_vi
    UINT64_C(24191341560057),	// V_CMP_NGE_F16_sdwa
    UINT64_C(0),
    UINT64_C(2081554432),	// V_CMP_NGE_F32_e32_si
    UINT64_C(2089943040),	// V_CMP_NGE_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3490840576),	// V_CMP_NGE_F32_e64_si
    UINT64_C(3494445056),	// V_CMP_NGE_F32_e64_vi
    UINT64_C(24191345754361),	// V_CMP_NGE_F32_sdwa
    UINT64_C(0),
    UINT64_C(2085748736),	// V_CMP_NGE_F64_e32_si
    UINT64_C(2094137344),	// V_CMP_NGE_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3495034880),	// V_CMP_NGE_F64_e64_si
    UINT64_C(3496542208),	// V_CMP_NGE_F64_e64_vi
    UINT64_C(24191349948665),	// V_CMP_NGE_F64_sdwa
    UINT64_C(0),
    UINT64_C(2086010880),	// V_CMP_NGT_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3492478976),	// V_CMP_NGT_F16_e64_vi
    UINT64_C(24191341822201),	// V_CMP_NGT_F16_sdwa
    UINT64_C(0),
    UINT64_C(2081816576),	// V_CMP_NGT_F32_e32_si
    UINT64_C(2090205184),	// V_CMP_NGT_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3491102720),	// V_CMP_NGT_F32_e64_si
    UINT64_C(3494576128),	// V_CMP_NGT_F32_e64_vi
    UINT64_C(24191346016505),	// V_CMP_NGT_F32_sdwa
    UINT64_C(0),
    UINT64_C(2086010880),	// V_CMP_NGT_F64_e32_si
    UINT64_C(2094399488),	// V_CMP_NGT_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3495297024),	// V_CMP_NGT_F64_e64_si
    UINT64_C(3496673280),	// V_CMP_NGT_F64_e64_vi
    UINT64_C(24191350210809),	// V_CMP_NGT_F64_sdwa
    UINT64_C(0),
    UINT64_C(2086141952),	// V_CMP_NLE_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3492544512),	// V_CMP_NLE_F16_e64_vi
    UINT64_C(24191341953273),	// V_CMP_NLE_F16_sdwa
    UINT64_C(0),
    UINT64_C(2081947648),	// V_CMP_NLE_F32_e32_si
    UINT64_C(2090336256),	// V_CMP_NLE_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3491233792),	// V_CMP_NLE_F32_e64_si
    UINT64_C(3494641664),	// V_CMP_NLE_F32_e64_vi
    UINT64_C(24191346147577),	// V_CMP_NLE_F32_sdwa
    UINT64_C(0),
    UINT64_C(2086141952),	// V_CMP_NLE_F64_e32_si
    UINT64_C(2094530560),	// V_CMP_NLE_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3495428096),	// V_CMP_NLE_F64_e64_si
    UINT64_C(3496738816),	// V_CMP_NLE_F64_e64_vi
    UINT64_C(24191350341881),	// V_CMP_NLE_F64_sdwa
    UINT64_C(0),
    UINT64_C(2085879808),	// V_CMP_NLG_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3492413440),	// V_CMP_NLG_F16_e64_vi
    UINT64_C(24191341691129),	// V_CMP_NLG_F16_sdwa
    UINT64_C(0),
    UINT64_C(2081685504),	// V_CMP_NLG_F32_e32_si
    UINT64_C(2090074112),	// V_CMP_NLG_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3490971648),	// V_CMP_NLG_F32_e64_si
    UINT64_C(3494510592),	// V_CMP_NLG_F32_e64_vi
    UINT64_C(24191345885433),	// V_CMP_NLG_F32_sdwa
    UINT64_C(0),
    UINT64_C(2085879808),	// V_CMP_NLG_F64_e32_si
    UINT64_C(2094268416),	// V_CMP_NLG_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3495165952),	// V_CMP_NLG_F64_e64_si
    UINT64_C(3496607744),	// V_CMP_NLG_F64_e64_vi
    UINT64_C(24191350079737),	// V_CMP_NLG_F64_sdwa
    UINT64_C(0),
    UINT64_C(2086404096),	// V_CMP_NLT_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3492675584),	// V_CMP_NLT_F16_e64_vi
    UINT64_C(24191342215417),	// V_CMP_NLT_F16_sdwa
    UINT64_C(0),
    UINT64_C(2082209792),	// V_CMP_NLT_F32_e32_si
    UINT64_C(2090598400),	// V_CMP_NLT_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3491495936),	// V_CMP_NLT_F32_e64_si
    UINT64_C(3494772736),	// V_CMP_NLT_F32_e64_vi
    UINT64_C(24191346409721),	// V_CMP_NLT_F32_sdwa
    UINT64_C(0),
    UINT64_C(2086404096),	// V_CMP_NLT_F64_e32_si
    UINT64_C(2094792704),	// V_CMP_NLT_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3495690240),	// V_CMP_NLT_F64_e64_si
    UINT64_C(3496869888),	// V_CMP_NLT_F64_e64_vi
    UINT64_C(24191350604025),	// V_CMP_NLT_F64_sdwa
    UINT64_C(0),
    UINT64_C(2085486592),	// V_CMP_O_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3492216832),	// V_CMP_O_F16_e64_vi
    UINT64_C(24191341297913),	// V_CMP_O_F16_sdwa
    UINT64_C(0),
    UINT64_C(2081292288),	// V_CMP_O_F32_e32_si
    UINT64_C(2089680896),	// V_CMP_O_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3490578432),	// V_CMP_O_F32_e64_si
    UINT64_C(3494313984),	// V_CMP_O_F32_e64_vi
    UINT64_C(24191345492217),	// V_CMP_O_F32_sdwa
    UINT64_C(0),
    UINT64_C(2085486592),	// V_CMP_O_F64_e32_si
    UINT64_C(2093875200),	// V_CMP_O_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3494772736),	// V_CMP_O_F64_e64_si
    UINT64_C(3496411136),	// V_CMP_O_F64_e64_vi
    UINT64_C(24191349686521),	// V_CMP_O_F64_sdwa
    UINT64_C(0),
    UINT64_C(2086535168),	// V_CMP_TRU_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3492741120),	// V_CMP_TRU_F16_e64_vi
    UINT64_C(24191342346489),	// V_CMP_TRU_F16_sdwa
    UINT64_C(0),
    UINT64_C(2082340864),	// V_CMP_TRU_F32_e32_si
    UINT64_C(2090729472),	// V_CMP_TRU_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3491627008),	// V_CMP_TRU_F32_e64_si
    UINT64_C(3494838272),	// V_CMP_TRU_F32_e64_vi
    UINT64_C(24191346540793),	// V_CMP_TRU_F32_sdwa
    UINT64_C(0),
    UINT64_C(2086535168),	// V_CMP_TRU_F64_e32_si
    UINT64_C(2094923776),	// V_CMP_TRU_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3495821312),	// V_CMP_TRU_F64_e64_si
    UINT64_C(3496935424),	// V_CMP_TRU_F64_e64_vi
    UINT64_C(24191350735097),	// V_CMP_TRU_F64_sdwa
    UINT64_C(0),
    UINT64_C(2098069504),	// V_CMP_T_I32_e32_si
    UINT64_C(2106458112),	// V_CMP_T_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3507355648),	// V_CMP_T_I32_e64_si
    UINT64_C(3502702592),	// V_CMP_T_I32_e64_vi
    UINT64_C(24191362269433),	// V_CMP_T_I32_sdwa
    UINT64_C(0),
    UINT64_C(2102263808),	// V_CMP_T_I64_e32_si
    UINT64_C(2110652416),	// V_CMP_T_I64_e32_vi
    UINT64_C(0),
    UINT64_C(3511549952),	// V_CMP_T_I64_e64_si
    UINT64_C(3504799744),	// V_CMP_T_I64_e64_vi
    UINT64_C(24191366463737),	// V_CMP_T_I64_sdwa
    UINT64_C(0),
    UINT64_C(2106458112),	// V_CMP_T_U32_e32_si
    UINT64_C(2107506688),	// V_CMP_T_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3515744256),	// V_CMP_T_U32_e64_si
    UINT64_C(3503226880),	// V_CMP_T_U32_e64_vi
    UINT64_C(24191363318009),	// V_CMP_T_U32_sdwa
    UINT64_C(0),
    UINT64_C(2110652416),	// V_CMP_T_U64_e32_si
    UINT64_C(2111700992),	// V_CMP_T_U64_e32_vi
    UINT64_C(0),
    UINT64_C(3519938560),	// V_CMP_T_U64_e64_si
    UINT64_C(3505324032),	// V_CMP_T_U64_e64_vi
    UINT64_C(24191367512313),	// V_CMP_T_U64_sdwa
    UINT64_C(0),
    UINT64_C(2085617664),	// V_CMP_U_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3492282368),	// V_CMP_U_F16_e64_vi
    UINT64_C(24191341428985),	// V_CMP_U_F16_sdwa
    UINT64_C(0),
    UINT64_C(2081423360),	// V_CMP_U_F32_e32_si
    UINT64_C(2089811968),	// V_CMP_U_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3490709504),	// V_CMP_U_F32_e64_si
    UINT64_C(3494379520),	// V_CMP_U_F32_e64_vi
    UINT64_C(24191345623289),	// V_CMP_U_F32_sdwa
    UINT64_C(0),
    UINT64_C(2085617664),	// V_CMP_U_F64_e32_si
    UINT64_C(2094006272),	// V_CMP_U_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3494903808),	// V_CMP_U_F64_e64_si
    UINT64_C(3496476672),	// V_CMP_U_F64_e64_vi
    UINT64_C(24191349817593),	// V_CMP_U_F64_sdwa
    UINT64_C(0),
    UINT64_C(0),	// V_CNDMASK_B32_e32_si
    UINT64_C(0),	// V_CNDMASK_B32_e32_vi
    UINT64_C(0),
    UINT64_C(3523215360),	// V_CNDMASK_B32_e64_si
    UINT64_C(3506438144),	// V_CNDMASK_B32_e64_vi
    UINT64_C(0),
    UINT64_C(2113967354),	// V_COS_F16_dpp
    UINT64_C(0),
    UINT64_C(2113967104),	// V_COS_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3515482112),	// V_COS_F16_e64_vi
    UINT64_C(432345566341534969),	// V_COS_F16_sdwa
    UINT64_C(2113950970),	// V_COS_F32_dpp
    UINT64_C(0),
    UINT64_C(2113956864),	// V_COS_F32_e32_si
    UINT64_C(2113950720),	// V_COS_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3547070464),	// V_COS_F32_e64_si
    UINT64_C(3513384960),	// V_COS_F32_e64_vi
    UINT64_C(432345566341518585),	// V_COS_F32_sdwa
    UINT64_C(0),
    UINT64_C(3532128256),	// V_CUBEID_F32_si
    UINT64_C(3519283200),	// V_CUBEID_F32_vi
    UINT64_C(0),
    UINT64_C(3532521472),	// V_CUBEMA_F32_si
    UINT64_C(3519479808),	// V_CUBEMA_F32_vi
    UINT64_C(0),
    UINT64_C(3532259328),	// V_CUBESC_F32_si
    UINT64_C(3519348736),	// V_CUBESC_F32_vi
    UINT64_C(0),
    UINT64_C(3532390400),	// V_CUBETC_F32_si
    UINT64_C(3519414272),	// V_CUBETC_F32_vi
    UINT64_C(2113934586),	// V_CVT_F16_F32_dpp
    UINT64_C(0),
    UINT64_C(2113934336),	// V_CVT_F16_F32_e32_si
    UINT64_C(2113934336),	// V_CVT_F16_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3541303296),	// V_CVT_F16_F32_e64_si
    UINT64_C(3511287808),	// V_CVT_F16_F32_e64_vi
    UINT64_C(432345566341502201),	// V_CVT_F16_F32_sdwa
    UINT64_C(2113959162),	// V_CVT_F16_I16_dpp
    UINT64_C(0),
    UINT64_C(2113958912),	// V_CVT_F16_I16_e32_vi
    UINT64_C(0),
    UINT64_C(3514433536),	// V_CVT_F16_I16_e64_vi
    UINT64_C(432345566341526777),	// V_CVT_F16_I16_sdwa
    UINT64_C(2113958650),	// V_CVT_F16_U16_dpp
    UINT64_C(0),
    UINT64_C(2113958400),	// V_CVT_F16_U16_e32_vi
    UINT64_C(0),
    UINT64_C(3514368000),	// V_CVT_F16_U16_e64_vi
    UINT64_C(432345566341526265),	// V_CVT_F16_U16_sdwa
    UINT64_C(2113935098),	// V_CVT_F32_F16_dpp
    UINT64_C(0),
    UINT64_C(2113934848),	// V_CVT_F32_F16_e32_si
    UINT64_C(2113934848),	// V_CVT_F32_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3541434368),	// V_CVT_F32_F16_e64_si
    UINT64_C(3511353344),	// V_CVT_F32_F16_e64_vi
    UINT64_C(432345566341502713),	// V_CVT_F32_F16_sdwa
    UINT64_C(2113937146),	// V_CVT_F32_F64_dpp
    UINT64_C(0),
    UINT64_C(2113936896),	// V_CVT_F32_F64_e32_si
    UINT64_C(2113936896),	// V_CVT_F32_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3541958656),	// V_CVT_F32_F64_e64_si
    UINT64_C(3511615488),	// V_CVT_F32_F64_e64_vi
    UINT64_C(432345566341504761),	// V_CVT_F32_F64_sdwa
    UINT64_C(2113932026),	// V_CVT_F32_I32_dpp
    UINT64_C(0),
    UINT64_C(2113931776),	// V_CVT_F32_I32_e32_si
    UINT64_C(2113931776),	// V_CVT_F32_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3540647936),	// V_CVT_F32_I32_e64_si
    UINT64_C(3510960128),	// V_CVT_F32_I32_e64_vi
    UINT64_C(432345566341499641),	// V_CVT_F32_I32_sdwa
    UINT64_C(2113932538),	// V_CVT_F32_U32_dpp
    UINT64_C(0),
    UINT64_C(2113932288),	// V_CVT_F32_U32_e32_si
    UINT64_C(2113932288),	// V_CVT_F32_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3540779008),	// V_CVT_F32_U32_e64_si
    UINT64_C(3511025664),	// V_CVT_F32_U32_e64_vi
    UINT64_C(432345566341500153),	// V_CVT_F32_U32_sdwa
    UINT64_C(2113938170),	// V_CVT_F32_UBYTE0_dpp
    UINT64_C(0),
    UINT64_C(2113937920),	// V_CVT_F32_UBYTE0_e32_si
    UINT64_C(2113937920),	// V_CVT_F32_UBYTE0_e32_vi
    UINT64_C(0),
    UINT64_C(3542220800),	// V_CVT_F32_UBYTE0_e64_si
    UINT64_C(3511746560),	// V_CVT_F32_UBYTE0_e64_vi
    UINT64_C(432345566341505785),	// V_CVT_F32_UBYTE0_sdwa
    UINT64_C(2113938682),	// V_CVT_F32_UBYTE1_dpp
    UINT64_C(0),
    UINT64_C(2113938432),	// V_CVT_F32_UBYTE1_e32_si
    UINT64_C(2113938432),	// V_CVT_F32_UBYTE1_e32_vi
    UINT64_C(0),
    UINT64_C(3542351872),	// V_CVT_F32_UBYTE1_e64_si
    UINT64_C(3511812096),	// V_CVT_F32_UBYTE1_e64_vi
    UINT64_C(432345566341506297),	// V_CVT_F32_UBYTE1_sdwa
    UINT64_C(2113939194),	// V_CVT_F32_UBYTE2_dpp
    UINT64_C(0),
    UINT64_C(2113938944),	// V_CVT_F32_UBYTE2_e32_si
    UINT64_C(2113938944),	// V_CVT_F32_UBYTE2_e32_vi
    UINT64_C(0),
    UINT64_C(3542482944),	// V_CVT_F32_UBYTE2_e64_si
    UINT64_C(3511877632),	// V_CVT_F32_UBYTE2_e64_vi
    UINT64_C(432345566341506809),	// V_CVT_F32_UBYTE2_sdwa
    UINT64_C(2113939706),	// V_CVT_F32_UBYTE3_dpp
    UINT64_C(0),
    UINT64_C(2113939456),	// V_CVT_F32_UBYTE3_e32_si
    UINT64_C(2113939456),	// V_CVT_F32_UBYTE3_e32_vi
    UINT64_C(0),
    UINT64_C(3542614016),	// V_CVT_F32_UBYTE3_e64_si
    UINT64_C(3511943168),	// V_CVT_F32_UBYTE3_e64_vi
    UINT64_C(432345566341507321),	// V_CVT_F32_UBYTE3_sdwa
    UINT64_C(2113937658),	// V_CVT_F64_F32_dpp
    UINT64_C(0),
    UINT64_C(2113937408),	// V_CVT_F64_F32_e32_si
    UINT64_C(2113937408),	// V_CVT_F64_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3542089728),	// V_CVT_F64_F32_e64_si
    UINT64_C(3511681024),	// V_CVT_F64_F32_e64_vi
    UINT64_C(432345566341505273),	// V_CVT_F64_F32_sdwa
    UINT64_C(2113931514),	// V_CVT_F64_I32_dpp
    UINT64_C(0),
    UINT64_C(2113931264),	// V_CVT_F64_I32_e32_si
    UINT64_C(2113931264),	// V_CVT_F64_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3540516864),	// V_CVT_F64_I32_e64_si
    UINT64_C(3510894592),	// V_CVT_F64_I32_e64_vi
    UINT64_C(432345566341499129),	// V_CVT_F64_I32_sdwa
    UINT64_C(2113940730),	// V_CVT_F64_U32_dpp
    UINT64_C(0),
    UINT64_C(2113940480),	// V_CVT_F64_U32_e32_si
    UINT64_C(2113940480),	// V_CVT_F64_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3542876160),	// V_CVT_F64_U32_e64_si
    UINT64_C(3512074240),	// V_CVT_F64_U32_e64_vi
    UINT64_C(432345566341508345),	// V_CVT_F64_U32_sdwa
    UINT64_C(2113936122),	// V_CVT_FLR_I32_F32_dpp
    UINT64_C(0),
    UINT64_C(2113935872),	// V_CVT_FLR_I32_F32_e32_si
    UINT64_C(2113935872),	// V_CVT_FLR_I32_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3541696512),	// V_CVT_FLR_I32_F32_e64_si
    UINT64_C(3511484416),	// V_CVT_FLR_I32_F32_e64_vi
    UINT64_C(432345566341503737),	// V_CVT_FLR_I32_F32_sdwa
    UINT64_C(2113960186),	// V_CVT_I16_F16_dpp
    UINT64_C(0),
    UINT64_C(2113959936),	// V_CVT_I16_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3514564608),	// V_CVT_I16_F16_e64_vi
    UINT64_C(432345566341527801),	// V_CVT_I16_F16_sdwa
    UINT64_C(2113933562),	// V_CVT_I32_F32_dpp
    UINT64_C(0),
    UINT64_C(2113933312),	// V_CVT_I32_F32_e32_si
    UINT64_C(2113933312),	// V_CVT_I32_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3541041152),	// V_CVT_I32_F32_e64_si
    UINT64_C(3511156736),	// V_CVT_I32_F32_e64_vi
    UINT64_C(432345566341501177),	// V_CVT_I32_F32_sdwa
    UINT64_C(2113931002),	// V_CVT_I32_F64_dpp
    UINT64_C(0),
    UINT64_C(2113930752),	// V_CVT_I32_F64_e32_si
    UINT64_C(2113930752),	// V_CVT_I32_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3540385792),	// V_CVT_I32_F64_e64_si
    UINT64_C(3510829056),	// V_CVT_I32_F64_e64_vi
    UINT64_C(432345566341498617),	// V_CVT_I32_F64_sdwa
    UINT64_C(2113936634),	// V_CVT_OFF_F32_I4_dpp
    UINT64_C(0),
    UINT64_C(2113936384),	// V_CVT_OFF_F32_I4_e32_si
    UINT64_C(2113936384),	// V_CVT_OFF_F32_I4_e32_vi
    UINT64_C(0),
    UINT64_C(3541827584),	// V_CVT_OFF_F32_I4_e64_si
    UINT64_C(3511549952),	// V_CVT_OFF_F32_I4_e64_vi
    UINT64_C(432345566341504249),	// V_CVT_OFF_F32_I4_sdwa
    UINT64_C(0),
    UINT64_C(1476395008),	// V_CVT_PKACCUM_U8_F32_e32_si
    UINT64_C(0),
    UINT64_C(3528982528),	// V_CVT_PKACCUM_U8_F32_e64_si
    UINT64_C(3522166784),	// V_CVT_PKACCUM_U8_F32_e64_vi
    UINT64_C(0),
    UINT64_C(1509949440),	// V_CVT_PKNORM_I16_F32_e32_si
    UINT64_C(0),
    UINT64_C(3529113600),	// V_CVT_PKNORM_I16_F32_e64_si
    UINT64_C(3532914688),	// V_CVT_PKNORM_I16_F32_e64_vi
    UINT64_C(0),
    UINT64_C(1543503872),	// V_CVT_PKNORM_U16_F32_e32_si
    UINT64_C(0),
    UINT64_C(3529244672),	// V_CVT_PKNORM_U16_F32_e64_si
    UINT64_C(3532980224),	// V_CVT_PKNORM_U16_F32_e64_vi
    UINT64_C(0),
    UINT64_C(1577058304),	// V_CVT_PKRTZ_F16_F32_e32_si
    UINT64_C(0),
    UINT64_C(3529375744),	// V_CVT_PKRTZ_F16_F32_e64_si
    UINT64_C(3533045760),	// V_CVT_PKRTZ_F16_F32_e64_vi
    UINT64_C(0),
    UINT64_C(1644167168),	// V_CVT_PK_I16_I32_e32_si
    UINT64_C(0),
    UINT64_C(3529637888),	// V_CVT_PK_I16_I32_e64_si
    UINT64_C(3533176832),	// V_CVT_PK_I16_I32_e64_vi
    UINT64_C(0),
    UINT64_C(1610612736),	// V_CVT_PK_U16_U32_e32_si
    UINT64_C(0),
    UINT64_C(3529506816),	// V_CVT_PK_U16_U32_e64_si
    UINT64_C(3533111296),	// V_CVT_PK_U16_U32_e64_vi
    UINT64_C(0),
    UINT64_C(3535536128),	// V_CVT_PK_U8_F32_si
    UINT64_C(3520921600),	// V_CVT_PK_U8_F32_vi
    UINT64_C(2113935610),	// V_CVT_RPI_I32_F32_dpp
    UINT64_C(0),
    UINT64_C(2113935360),	// V_CVT_RPI_I32_F32_e32_si
    UINT64_C(2113935360),	// V_CVT_RPI_I32_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3541565440),	// V_CVT_RPI_I32_F32_e64_si
    UINT64_C(3511418880),	// V_CVT_RPI_I32_F32_e64_vi
    UINT64_C(432345566341503225),	// V_CVT_RPI_I32_F32_sdwa
    UINT64_C(2113959674),	// V_CVT_U16_F16_dpp
    UINT64_C(0),
    UINT64_C(2113959424),	// V_CVT_U16_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3514499072),	// V_CVT_U16_F16_e64_vi
    UINT64_C(432345566341527289),	// V_CVT_U16_F16_sdwa
    UINT64_C(2113933050),	// V_CVT_U32_F32_dpp
    UINT64_C(0),
    UINT64_C(2113932800),	// V_CVT_U32_F32_e32_si
    UINT64_C(2113932800),	// V_CVT_U32_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3540910080),	// V_CVT_U32_F32_e64_si
    UINT64_C(3511091200),	// V_CVT_U32_F32_e64_vi
    UINT64_C(432345566341500665),	// V_CVT_U32_F32_sdwa
    UINT64_C(2113940218),	// V_CVT_U32_F64_dpp
    UINT64_C(0),
    UINT64_C(2113939968),	// V_CVT_U32_F64_e32_si
    UINT64_C(2113939968),	// V_CVT_U32_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3542745088),	// V_CVT_U32_F64_e64_si
    UINT64_C(3512008704),	// V_CVT_U32_F64_e64_vi
    UINT64_C(432345566341507833),	// V_CVT_U32_F64_sdwa
    UINT64_C(0),
    UINT64_C(3522101248),	// V_DIV_FIXUP_F16_vi
    UINT64_C(0),
    UINT64_C(3535667200),	// V_DIV_FIXUP_F32_si
    UINT64_C(3520987136),	// V_DIV_FIXUP_F32_vi
    UINT64_C(0),
    UINT64_C(3535798272),	// V_DIV_FIXUP_F64_si
    UINT64_C(3521052672),	// V_DIV_FIXUP_F64_vi
    UINT64_C(0),
    UINT64_C(3537764352),	// V_DIV_FMAS_F32_si
    UINT64_C(3521249280),	// V_DIV_FMAS_F32_vi
    UINT64_C(0),
    UINT64_C(3537895424),	// V_DIV_FMAS_F64_si
    UINT64_C(3521314816),	// V_DIV_FMAS_F64_vi
    UINT64_C(0),
    UINT64_C(3537502208),	// V_DIV_SCALE_F32_si
    UINT64_C(3521118208),	// V_DIV_SCALE_F32_vi
    UINT64_C(0),
    UINT64_C(3537633280),	// V_DIV_SCALE_F64_si
    UINT64_C(3521183744),	// V_DIV_SCALE_F64_vi
    UINT64_C(2113962746),	// V_EXP_F16_dpp
    UINT64_C(0),
    UINT64_C(2113962496),	// V_EXP_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3514892288),	// V_EXP_F16_e64_vi
    UINT64_C(432345566341530361),	// V_EXP_F16_sdwa
    UINT64_C(2113945850),	// V_EXP_F32_dpp
    UINT64_C(0),
    UINT64_C(2113948160),	// V_EXP_F32_e32_si
    UINT64_C(2113945600),	// V_EXP_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3544842240),	// V_EXP_F32_e64_si
    UINT64_C(3512729600),	// V_EXP_F32_e64_vi
    UINT64_C(432345566341513465),	// V_EXP_F32_sdwa
    UINT64_C(2113967866),	// V_EXP_LEGACY_F32_dpp
    UINT64_C(0),
    UINT64_C(2113965056),	// V_EXP_LEGACY_F32_e32_ci
    UINT64_C(2113967616),	// V_EXP_LEGACY_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3549167616),	// V_EXP_LEGACY_F32_e64_ci
    UINT64_C(3515547648),	// V_EXP_LEGACY_F32_e64_vi
    UINT64_C(432345566341535481),	// V_EXP_LEGACY_F32_sdwa
    UINT64_C(2113953530),	// V_FFBH_I32_dpp
    UINT64_C(0),
    UINT64_C(2113959424),	// V_FFBH_I32_e32_si
    UINT64_C(2113953280),	// V_FFBH_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3547725824),	// V_FFBH_I32_e64_si
    UINT64_C(3513712640),	// V_FFBH_I32_e64_vi
    UINT64_C(432345566341521145),	// V_FFBH_I32_sdwa
    UINT64_C(2113952506),	// V_FFBH_U32_dpp
    UINT64_C(0),
    UINT64_C(2113958400),	// V_FFBH_U32_e32_si
    UINT64_C(2113952256),	// V_FFBH_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3547463680),	// V_FFBH_U32_e64_si
    UINT64_C(3513581568),	// V_FFBH_U32_e64_vi
    UINT64_C(432345566341520121),	// V_FFBH_U32_sdwa
    UINT64_C(2113953018),	// V_FFBL_B32_dpp
    UINT64_C(0),
    UINT64_C(2113958912),	// V_FFBL_B32_e32_si
    UINT64_C(2113952768),	// V_FFBL_B32_e32_vi
    UINT64_C(0),
    UINT64_C(3547594752),	// V_FFBL_B32_e64_si
    UINT64_C(3513647104),	// V_FFBL_B32_e64_vi
    UINT64_C(432345566341520633),	// V_FFBL_B32_sdwa
    UINT64_C(2113964282),	// V_FLOOR_F16_dpp
    UINT64_C(0),
    UINT64_C(2113964032),	// V_FLOOR_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3515088896),	// V_FLOOR_F16_e64_vi
    UINT64_C(432345566341531897),	// V_FLOOR_F16_sdwa
    UINT64_C(2113945338),	// V_FLOOR_F32_dpp
    UINT64_C(0),
    UINT64_C(2113947648),	// V_FLOOR_F32_e32_si
    UINT64_C(2113945088),	// V_FLOOR_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3544711168),	// V_FLOOR_F32_e64_si
    UINT64_C(3512664064),	// V_FLOOR_F32_e64_vi
    UINT64_C(432345566341512953),	// V_FLOOR_F32_sdwa
    UINT64_C(2113942778),	// V_FLOOR_F64_dpp
    UINT64_C(0),
    UINT64_C(2113942528),	// V_FLOOR_F64_e32_ci
    UINT64_C(2113942528),	// V_FLOOR_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3543400448),	// V_FLOOR_F64_e64_ci
    UINT64_C(3512336384),	// V_FLOOR_F64_e64_vi
    UINT64_C(432345566341510393),	// V_FLOOR_F64_sdwa
    UINT64_C(0),
    UINT64_C(3522035712),	// V_FMA_F16_vi
    UINT64_C(0),
    UINT64_C(3533045760),	// V_FMA_F32_si
    UINT64_C(3519741952),	// V_FMA_F32_vi
    UINT64_C(0),
    UINT64_C(3533176832),	// V_FMA_F64_si
    UINT64_C(3519807488),	// V_FMA_F64_vi
    UINT64_C(2113966330),	// V_FRACT_F16_dpp
    UINT64_C(0),
    UINT64_C(2113966080),	// V_FRACT_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3515351040),	// V_FRACT_F16_e64_vi
    UINT64_C(432345566341533945),	// V_FRACT_F16_sdwa
    UINT64_C(2113943290),	// V_FRACT_F32_dpp
    UINT64_C(0),
    UINT64_C(2113945600),	// V_FRACT_F32_e32_si
    UINT64_C(2113943040),	// V_FRACT_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3544186880),	// V_FRACT_F32_e64_si
    UINT64_C(3512401920),	// V_FRACT_F32_e64_vi
    UINT64_C(432345566341510905),	// V_FRACT_F32_sdwa
    UINT64_C(2113955066),	// V_FRACT_F64_dpp
    UINT64_C(0),
    UINT64_C(2113960960),	// V_FRACT_F64_e32_si
    UINT64_C(2113954816),	// V_FRACT_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3548119040),	// V_FRACT_F64_e64_si
    UINT64_C(3513909248),	// V_FRACT_F64_e64_vi
    UINT64_C(432345566341522681),	// V_FRACT_F64_sdwa
    UINT64_C(2113963770),	// V_FREXP_EXP_I16_F16_dpp
    UINT64_C(0),
    UINT64_C(2113963520),	// V_FREXP_EXP_I16_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3515023360),	// V_FREXP_EXP_I16_F16_e64_vi
    UINT64_C(432345566341531385),	// V_FREXP_EXP_I16_F16_sdwa
    UINT64_C(2113955578),	// V_FREXP_EXP_I32_F32_dpp
    UINT64_C(0),
    UINT64_C(2113961472),	// V_FREXP_EXP_I32_F32_e32_si
    UINT64_C(2113955328),	// V_FREXP_EXP_I32_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3548250112),	// V_FREXP_EXP_I32_F32_e64_si
    UINT64_C(3513974784),	// V_FREXP_EXP_I32_F32_e64_vi
    UINT64_C(432345566341523193),	// V_FREXP_EXP_I32_F32_sdwa
    UINT64_C(2113954042),	// V_FREXP_EXP_I32_F64_dpp
    UINT64_C(0),
    UINT64_C(2113959936),	// V_FREXP_EXP_I32_F64_e32_si
    UINT64_C(2113953792),	// V_FREXP_EXP_I32_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3547856896),	// V_FREXP_EXP_I32_F64_e64_si
    UINT64_C(3513778176),	// V_FREXP_EXP_I32_F64_e64_vi
    UINT64_C(432345566341521657),	// V_FREXP_EXP_I32_F64_sdwa
    UINT64_C(2113963258),	// V_FREXP_MANT_F16_dpp
    UINT64_C(0),
    UINT64_C(2113963008),	// V_FREXP_MANT_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3514957824),	// V_FREXP_MANT_F16_e64_vi
    UINT64_C(432345566341530873),	// V_FREXP_MANT_F16_sdwa
    UINT64_C(2113956090),	// V_FREXP_MANT_F32_dpp
    UINT64_C(0),
    UINT64_C(2113961984),	// V_FREXP_MANT_F32_e32_si
    UINT64_C(2113955840),	// V_FREXP_MANT_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3548381184),	// V_FREXP_MANT_F32_e64_si
    UINT64_C(3514040320),	// V_FREXP_MANT_F32_e64_vi
    UINT64_C(432345566341523705),	// V_FREXP_MANT_F32_sdwa
    UINT64_C(2113954554),	// V_FREXP_MANT_F64_dpp
    UINT64_C(0),
    UINT64_C(2113960448),	// V_FREXP_MANT_F64_e32_si
    UINT64_C(2113954304),	// V_FREXP_MANT_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3547987968),	// V_FREXP_MANT_F64_e64_si
    UINT64_C(3513843712),	// V_FREXP_MANT_F64_e64_vi
    UINT64_C(432345566341522169),	// V_FREXP_MANT_F64_sdwa
    UINT64_C(0),
    UINT64_C(3355574272),	// V_INTERP_MOV_F32_si
    UINT64_C(3556900864),	// V_INTERP_MOV_F32_vi
    UINT64_C(0),
    UINT64_C(3530817536),	// V_INTERP_P1LL_F16_vi
    UINT64_C(0),
    UINT64_C(3530883072),	// V_INTERP_P1LV_F16_vi
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(3355443200),	// V_INTERP_P1_F32_16bank_si
    UINT64_C(3556769792),	// V_INTERP_P1_F32_16bank_vi
    UINT64_C(3355443200),	// V_INTERP_P1_F32_si
    UINT64_C(3556769792),	// V_INTERP_P1_F32_vi
    UINT64_C(0),
    UINT64_C(3530948608),	// V_INTERP_P2_F16_vi
    UINT64_C(0),
    UINT64_C(3355508736),	// V_INTERP_P2_F32_si
    UINT64_C(3556835328),	// V_INTERP_P2_F32_vi
    UINT64_C(1711276282),	// V_LDEXP_F16_dpp
    UINT64_C(0),
    UINT64_C(1711276032),	// V_LDEXP_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3509780480),	// V_LDEXP_F16_e64_vi
    UINT64_C(1711276281),	// V_LDEXP_F16_sdwa
    UINT64_C(0),
    UINT64_C(1442840576),	// V_LDEXP_F32_e32_si
    UINT64_C(0),
    UINT64_C(3528851456),	// V_LDEXP_F32_e64_si
    UINT64_C(3532128256),	// V_LDEXP_F32_e64_vi
    UINT64_C(0),
    UINT64_C(3536846848),	// V_LDEXP_F64_si
    UINT64_C(3531866112),	// V_LDEXP_F64_vi
    UINT64_C(0),
    UINT64_C(3533307904),	// V_LERP_U8_si
    UINT64_C(3519873024),	// V_LERP_U8_vi
    UINT64_C(0),
    UINT64_C(2113948672),	// V_LOG_CLAMP_F32_e32_si
    UINT64_C(0),
    UINT64_C(3544973312),	// V_LOG_CLAMP_F32_e64_si
    UINT64_C(2113962234),	// V_LOG_F16_dpp
    UINT64_C(0),
    UINT64_C(2113961984),	// V_LOG_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3514826752),	// V_LOG_F16_e64_vi
    UINT64_C(432345566341529849),	// V_LOG_F16_sdwa
    UINT64_C(2113946362),	// V_LOG_F32_dpp
    UINT64_C(0),
    UINT64_C(2113949184),	// V_LOG_F32_e32_si
    UINT64_C(2113946112),	// V_LOG_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3545104384),	// V_LOG_F32_e64_si
    UINT64_C(3512795136),	// V_LOG_F32_e64_vi
    UINT64_C(432345566341513977),	// V_LOG_F32_sdwa
    UINT64_C(2113968378),	// V_LOG_LEGACY_F32_dpp
    UINT64_C(0),
    UINT64_C(2113964544),	// V_LOG_LEGACY_F32_e32_ci
    UINT64_C(2113968128),	// V_LOG_LEGACY_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3549036544),	// V_LOG_LEGACY_F32_e64_ci
    UINT64_C(3515613184),	// V_LOG_LEGACY_F32_e64_vi
    UINT64_C(432345566341535993),	// V_LOG_LEGACY_F32_sdwa
    UINT64_C(1409286394),	// V_LSHLREV_B16_dpp
    UINT64_C(0),
    UINT64_C(1409286144),	// V_LSHLREV_B16_e32_vi
    UINT64_C(0),
    UINT64_C(3509190656),	// V_LSHLREV_B16_e64_vi
    UINT64_C(1409286393),	// V_LSHLREV_B16_sdwa
    UINT64_C(603980026),	// V_LSHLREV_B32_dpp
    UINT64_C(0),
    UINT64_C(872415232),	// V_LSHLREV_B32_e32_si
    UINT64_C(603979776),	// V_LSHLREV_B32_e32_vi
    UINT64_C(0),
    UINT64_C(3526623232),	// V_LSHLREV_B32_e64_si
    UINT64_C(3507617792),	// V_LSHLREV_B32_e64_vi
    UINT64_C(603980025),	// V_LSHLREV_B32_sdwa
    UINT64_C(0),
    UINT64_C(3532587008),	// V_LSHLREV_B64_vi
    UINT64_C(0),
    UINT64_C(838860800),	// V_LSHL_B32_e32_si
    UINT64_C(0),
    UINT64_C(3526492160),	// V_LSHL_B32_e64_si
    UINT64_C(0),
    UINT64_C(3535929344),	// V_LSHL_B64_si
    UINT64_C(1442840826),	// V_LSHRREV_B16_dpp
    UINT64_C(0),
    UINT64_C(1442840576),	// V_LSHRREV_B16_e32_vi
    UINT64_C(0),
    UINT64_C(3509256192),	// V_LSHRREV_B16_e64_vi
    UINT64_C(1442840825),	// V_LSHRREV_B16_sdwa
    UINT64_C(536871162),	// V_LSHRREV_B32_dpp
    UINT64_C(0),
    UINT64_C(738197504),	// V_LSHRREV_B32_e32_si
    UINT64_C(536870912),	// V_LSHRREV_B32_e32_vi
    UINT64_C(0),
    UINT64_C(3526098944),	// V_LSHRREV_B32_e64_si
    UINT64_C(3507486720),	// V_LSHRREV_B32_e64_vi
    UINT64_C(536871161),	// V_LSHRREV_B32_sdwa
    UINT64_C(0),
    UINT64_C(3532652544),	// V_LSHRREV_B64_vi
    UINT64_C(0),
    UINT64_C(704643072),	// V_LSHR_B32_e32_si
    UINT64_C(0),
    UINT64_C(3525967872),	// V_LSHR_B32_e64_si
    UINT64_C(0),
    UINT64_C(3536060416),	// V_LSHR_B64_si
    UINT64_C(1174405370),	// V_MAC_F16_dpp
    UINT64_C(0),
    UINT64_C(1174405120),	// V_MAC_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3508731904),	// V_MAC_F16_e64_vi
    UINT64_C(1174405369),	// V_MAC_F16_sdwa
    UINT64_C(738197754),	// V_MAC_F32_dpp
    UINT64_C(0),
    UINT64_C(1040187392),	// V_MAC_F32_e32_si
    UINT64_C(738197504),	// V_MAC_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3527278592),	// V_MAC_F32_e64_si
    UINT64_C(3507879936),	// V_MAC_F32_e64_vi
    UINT64_C(738197753),	// V_MAC_F32_sdwa
    UINT64_C(0),
    UINT64_C(201326592),	// V_MAC_LEGACY_F32_e32_si
    UINT64_C(0),
    UINT64_C(3524001792),	// V_MAC_LEGACY_F32_e64_si
    UINT64_C(0),
    UINT64_C(1241513984),	// V_MADAK_F16_vi
    UINT64_C(0),
    UINT64_C(1107296256),	// V_MADAK_F32_si
    UINT64_C(805306368),	// V_MADAK_F32_vi
    UINT64_C(0),
    UINT64_C(1207959552),	// V_MADMK_F16_vi
    UINT64_C(0),
    UINT64_C(1073741824),	// V_MADMK_F32_si
    UINT64_C(771751936),	// V_MADMK_F32_vi
    UINT64_C(0),
    UINT64_C(3521773568),	// V_MAD_F16_vi
    UINT64_C(0),
    UINT64_C(3531735040),	// V_MAD_F32_si
    UINT64_C(3519086592),	// V_MAD_F32_vi
    UINT64_C(0),
    UINT64_C(3521904640),	// V_MAD_I16_vi
    UINT64_C(0),
    UINT64_C(3531866112),	// V_MAD_I32_I24_si
    UINT64_C(3519152128),	// V_MAD_I32_I24_vi
    UINT64_C(0),
    UINT64_C(3538812928),	// V_MAD_I64_I32_ci
    UINT64_C(3514236928),	// V_MAD_I64_I32_vi
    UINT64_C(0),
    UINT64_C(3531603968),	// V_MAD_LEGACY_F32_si
    UINT64_C(3519021056),	// V_MAD_LEGACY_F32_vi
    UINT64_C(0),
    UINT64_C(3521839104),	// V_MAD_U16_vi
    UINT64_C(0),
    UINT64_C(3531997184),	// V_MAD_U32_U24_si
    UINT64_C(3519217664),	// V_MAD_U32_U24_vi
    UINT64_C(0),
    UINT64_C(3538681856),	// V_MAD_U64_U32_ci
    UINT64_C(3514171392),	// V_MAD_U64_U32_vi
    UINT64_C(0),
    UINT64_C(3534225408),	// V_MAX3_F32_si
    UINT64_C(3520266240),	// V_MAX3_F32_vi
    UINT64_C(0),
    UINT64_C(3534356480),	// V_MAX3_I32_si
    UINT64_C(3520331776),	// V_MAX3_I32_vi
    UINT64_C(0),
    UINT64_C(3534487552),	// V_MAX3_U32_si
    UINT64_C(3520397312),	// V_MAX3_U32_vi
    UINT64_C(1509949690),	// V_MAX_F16_dpp
    UINT64_C(0),
    UINT64_C(1509949440),	// V_MAX_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3509387264),	// V_MAX_F16_e64_vi
    UINT64_C(1509949689),	// V_MAX_F16_sdwa
    UINT64_C(369099002),	// V_MAX_F32_dpp
    UINT64_C(0),
    UINT64_C(536870912),	// V_MAX_F32_e32_si
    UINT64_C(369098752),	// V_MAX_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3525312512),	// V_MAX_F32_e64_si
    UINT64_C(3507159040),	// V_MAX_F32_e64_vi
    UINT64_C(369099001),	// V_MAX_F32_sdwa
    UINT64_C(0),
    UINT64_C(3536715776),	// V_MAX_F64_si
    UINT64_C(3531800576),	// V_MAX_F64_vi
    UINT64_C(1610612986),	// V_MAX_I16_dpp
    UINT64_C(0),
    UINT64_C(1610612736),	// V_MAX_I16_e32_vi
    UINT64_C(0),
    UINT64_C(3509583872),	// V_MAX_I16_e64_vi
    UINT64_C(1610612985),	// V_MAX_I16_sdwa
    UINT64_C(436207866),	// V_MAX_I32_dpp
    UINT64_C(0),
    UINT64_C(603979776),	// V_MAX_I32_e32_si
    UINT64_C(436207616),	// V_MAX_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3525574656),	// V_MAX_I32_e64_si
    UINT64_C(3507290112),	// V_MAX_I32_e64_vi
    UINT64_C(436207865),	// V_MAX_I32_sdwa
    UINT64_C(0),
    UINT64_C(469762048),	// V_MAX_LEGACY_F32_e32_si
    UINT64_C(0),
    UINT64_C(3525050368),	// V_MAX_LEGACY_F32_e64_si
    UINT64_C(1577058554),	// V_MAX_U16_dpp
    UINT64_C(0),
    UINT64_C(1577058304),	// V_MAX_U16_e32_vi
    UINT64_C(0),
    UINT64_C(3509518336),	// V_MAX_U16_e64_vi
    UINT64_C(1577058553),	// V_MAX_U16_sdwa
    UINT64_C(503316730),	// V_MAX_U32_dpp
    UINT64_C(0),
    UINT64_C(671088640),	// V_MAX_U32_e32_si
    UINT64_C(503316480),	// V_MAX_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3525836800),	// V_MAX_U32_e64_si
    UINT64_C(3507421184),	// V_MAX_U32_e64_vi
    UINT64_C(503316729),	// V_MAX_U32_sdwa
    UINT64_C(0),
    UINT64_C(1207959552),	// V_MBCNT_HI_U32_B32_e32_si
    UINT64_C(0),
    UINT64_C(3527933952),	// V_MBCNT_HI_U32_B32_e64_si
    UINT64_C(3532455936),	// V_MBCNT_HI_U32_B32_e64_vi
    UINT64_C(0),
    UINT64_C(1174405120),	// V_MBCNT_LO_U32_B32_e32_si
    UINT64_C(0),
    UINT64_C(3527802880),	// V_MBCNT_LO_U32_B32_e64_si
    UINT64_C(3532390400),	// V_MBCNT_LO_U32_B32_e64_vi
    UINT64_C(0),
    UINT64_C(3534618624),	// V_MED3_F32_si
    UINT64_C(3520462848),	// V_MED3_F32_vi
    UINT64_C(0),
    UINT64_C(3534749696),	// V_MED3_I32_si
    UINT64_C(3520528384),	// V_MED3_I32_vi
    UINT64_C(0),
    UINT64_C(3534880768),	// V_MED3_U32_si
    UINT64_C(3520593920),	// V_MED3_U32_vi
    UINT64_C(0),
    UINT64_C(3533832192),	// V_MIN3_F32_si
    UINT64_C(3520069632),	// V_MIN3_F32_vi
    UINT64_C(0),
    UINT64_C(3533963264),	// V_MIN3_I32_si
    UINT64_C(3520135168),	// V_MIN3_I32_vi
    UINT64_C(0),
    UINT64_C(3534094336),	// V_MIN3_U32_si
    UINT64_C(3520200704),	// V_MIN3_U32_vi
    UINT64_C(1543504122),	// V_MIN_F16_dpp
    UINT64_C(0),
    UINT64_C(1543503872),	// V_MIN_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3509452800),	// V_MIN_F16_e64_vi
    UINT64_C(1543504121),	// V_MIN_F16_sdwa
    UINT64_C(335544570),	// V_MIN_F32_dpp
    UINT64_C(0),
    UINT64_C(503316480),	// V_MIN_F32_e32_si
    UINT64_C(335544320),	// V_MIN_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3525181440),	// V_MIN_F32_e64_si
    UINT64_C(3507093504),	// V_MIN_F32_e64_vi
    UINT64_C(335544569),	// V_MIN_F32_sdwa
    UINT64_C(0),
    UINT64_C(3536584704),	// V_MIN_F64_si
    UINT64_C(3531735040),	// V_MIN_F64_vi
    UINT64_C(1677721850),	// V_MIN_I16_dpp
    UINT64_C(0),
    UINT64_C(1677721600),	// V_MIN_I16_e32_vi
    UINT64_C(0),
    UINT64_C(3509714944),	// V_MIN_I16_e64_vi
    UINT64_C(1677721849),	// V_MIN_I16_sdwa
    UINT64_C(402653434),	// V_MIN_I32_dpp
    UINT64_C(0),
    UINT64_C(570425344),	// V_MIN_I32_e32_si
    UINT64_C(402653184),	// V_MIN_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3525443584),	// V_MIN_I32_e64_si
    UINT64_C(3507224576),	// V_MIN_I32_e64_vi
    UINT64_C(402653433),	// V_MIN_I32_sdwa
    UINT64_C(0),
    UINT64_C(436207616),	// V_MIN_LEGACY_F32_e32_si
    UINT64_C(0),
    UINT64_C(3524919296),	// V_MIN_LEGACY_F32_e64_si
    UINT64_C(1644167418),	// V_MIN_U16_dpp
    UINT64_C(0),
    UINT64_C(1644167168),	// V_MIN_U16_e32_vi
    UINT64_C(0),
    UINT64_C(3509649408),	// V_MIN_U16_e64_vi
    UINT64_C(1644167417),	// V_MIN_U16_sdwa
    UINT64_C(469762298),	// V_MIN_U32_dpp
    UINT64_C(0),
    UINT64_C(637534208),	// V_MIN_U32_e32_si
    UINT64_C(469762048),	// V_MIN_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3525705728),	// V_MIN_U32_e64_si
    UINT64_C(3507355648),	// V_MIN_U32_e64_vi
    UINT64_C(469762297),	// V_MIN_U32_sdwa
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(2113957114),	// V_MOVRELD_B32_dpp
    UINT64_C(0),
    UINT64_C(2113963008),	// V_MOVRELD_B32_e32_si
    UINT64_C(2113956864),	// V_MOVRELD_B32_e32_vi
    UINT64_C(0),
    UINT64_C(3548643328),	// V_MOVRELD_B32_e64_si
    UINT64_C(3514171392),	// V_MOVRELD_B32_e64_vi
    UINT64_C(432345566341524729),	// V_MOVRELD_B32_sdwa
    UINT64_C(2113958138),	// V_MOVRELSD_B32_dpp
    UINT64_C(0),
    UINT64_C(2113964032),	// V_MOVRELSD_B32_e32_si
    UINT64_C(2113957888),	// V_MOVRELSD_B32_e32_vi
    UINT64_C(0),
    UINT64_C(3548905472),	// V_MOVRELSD_B32_e64_si
    UINT64_C(3514302464),	// V_MOVRELSD_B32_e64_vi
    UINT64_C(432345566341525753),	// V_MOVRELSD_B32_sdwa
    UINT64_C(2113957626),	// V_MOVRELS_B32_dpp
    UINT64_C(0),
    UINT64_C(2113963520),	// V_MOVRELS_B32_e32_si
    UINT64_C(2113957376),	// V_MOVRELS_B32_e32_vi
    UINT64_C(0),
    UINT64_C(3548774400),	// V_MOVRELS_B32_e64_si
    UINT64_C(3514236928),	// V_MOVRELS_B32_e64_vi
    UINT64_C(432345566341525241),	// V_MOVRELS_B32_sdwa
    UINT64_C(2113929978),	// V_MOV_B32_dpp
    UINT64_C(0),
    UINT64_C(2113929728),	// V_MOV_B32_e32_si
    UINT64_C(2113929728),	// V_MOV_B32_e32_vi
    UINT64_C(0),
    UINT64_C(3540123648),	// V_MOV_B32_e64_si
    UINT64_C(3510697984),	// V_MOV_B32_e64_vi
    UINT64_C(0),
    UINT64_C(432345566341497593),	// V_MOV_B32_sdwa
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(2113933824),	// V_MOV_FED_B32_e32_si
    UINT64_C(0),
    UINT64_C(3541172224),	// V_MOV_FED_B32_e64_si
    UINT64_C(0),
    UINT64_C(3538288640),	// V_MQSAD_PK_U16_U8_si
    UINT64_C(3521511424),	// V_MQSAD_PK_U16_U8_vi
    UINT64_C(0),
    UINT64_C(3538157568),	// V_MQSAD_U16_U8_ci
    UINT64_C(3513909248),	// V_MQSAD_U16_U8_vi
    UINT64_C(0),
    UINT64_C(3538419712),	// V_MQSAD_U32_U8_ci
    UINT64_C(3521576960),	// V_MQSAD_U32_U8_vi
    UINT64_C(0),
    UINT64_C(3538026496),	// V_MSAD_U8_si
    UINT64_C(3521380352),	// V_MSAD_U8_vi
    UINT64_C(0),
    UINT64_C(3533701120),	// V_MULLIT_F32_si
    UINT64_C(1140850938),	// V_MUL_F16_dpp
    UINT64_C(0),
    UINT64_C(1140850688),	// V_MUL_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3508666368),	// V_MUL_F16_e64_vi
    UINT64_C(1140850937),	// V_MUL_F16_sdwa
    UINT64_C(167772410),	// V_MUL_F32_dpp
    UINT64_C(0),
    UINT64_C(268435456),	// V_MUL_F32_e32_si
    UINT64_C(167772160),	// V_MUL_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3524263936),	// V_MUL_F32_e64_si
    UINT64_C(3506765824),	// V_MUL_F32_e64_vi
    UINT64_C(167772409),	// V_MUL_F32_sdwa
    UINT64_C(0),
    UINT64_C(3536453632),	// V_MUL_F64_si
    UINT64_C(3531669504),	// V_MUL_F64_vi
    UINT64_C(0),
    UINT64_C(234881274),	// V_MUL_HI_I32_I24_dpp
    UINT64_C(0),
    UINT64_C(335544320),	// V_MUL_HI_I32_I24_e32_si
    UINT64_C(234881024),	// V_MUL_HI_I32_I24_e32_vi
    UINT64_C(0),
    UINT64_C(3524526080),	// V_MUL_HI_I32_I24_e64_si
    UINT64_C(3506896896),	// V_MUL_HI_I32_I24_e64_vi
    UINT64_C(234881273),	// V_MUL_HI_I32_I24_sdwa
    UINT64_C(3537371136),	// V_MUL_HI_I32_si
    UINT64_C(3532062720),	// V_MUL_HI_I32_vi
    UINT64_C(0),
    UINT64_C(301990138),	// V_MUL_HI_U32_U24_dpp
    UINT64_C(0),
    UINT64_C(402653184),	// V_MUL_HI_U32_U24_e32_si
    UINT64_C(301989888),	// V_MUL_HI_U32_U24_e32_vi
    UINT64_C(0),
    UINT64_C(3524788224),	// V_MUL_HI_U32_U24_e64_si
    UINT64_C(3507027968),	// V_MUL_HI_U32_U24_e64_vi
    UINT64_C(301990137),	// V_MUL_HI_U32_U24_sdwa
    UINT64_C(3537108992),	// V_MUL_HI_U32_si
    UINT64_C(3531997184),	// V_MUL_HI_U32_vi
    UINT64_C(201326842),	// V_MUL_I32_I24_dpp
    UINT64_C(0),
    UINT64_C(301989888),	// V_MUL_I32_I24_e32_si
    UINT64_C(201326592),	// V_MUL_I32_I24_e32_vi
    UINT64_C(0),
    UINT64_C(3524395008),	// V_MUL_I32_I24_e64_si
    UINT64_C(3506831360),	// V_MUL_I32_I24_e64_vi
    UINT64_C(201326841),	// V_MUL_I32_I24_sdwa
    UINT64_C(134217978),	// V_MUL_LEGACY_F32_dpp
    UINT64_C(0),
    UINT64_C(234881024),	// V_MUL_LEGACY_F32_e32_si
    UINT64_C(134217728),	// V_MUL_LEGACY_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3524132864),	// V_MUL_LEGACY_F32_e64_si
    UINT64_C(3506700288),	// V_MUL_LEGACY_F32_e64_vi
    UINT64_C(134217977),	// V_MUL_LEGACY_F32_sdwa
    UINT64_C(0),
    UINT64_C(3537240064),	// V_MUL_LO_I32_si
    UINT64_C(3531931648),	// V_MUL_LO_I32_vi
    UINT64_C(1375731962),	// V_MUL_LO_U16_dpp
    UINT64_C(0),
    UINT64_C(1375731712),	// V_MUL_LO_U16_e32_vi
    UINT64_C(0),
    UINT64_C(3509125120),	// V_MUL_LO_U16_e64_vi
    UINT64_C(1375731961),	// V_MUL_LO_U16_sdwa
    UINT64_C(0),
    UINT64_C(3536977920),	// V_MUL_LO_U32_si
    UINT64_C(3531931648),	// V_MUL_LO_U32_vi
    UINT64_C(268435706),	// V_MUL_U32_U24_dpp
    UINT64_C(0),
    UINT64_C(369098752),	// V_MUL_U32_U24_e32_si
    UINT64_C(268435456),	// V_MUL_U32_U24_e32_vi
    UINT64_C(0),
    UINT64_C(3524657152),	// V_MUL_U32_U24_e64_si
    UINT64_C(3506962432),	// V_MUL_U32_U24_e64_vi
    UINT64_C(268435705),	// V_MUL_U32_U24_sdwa
    UINT64_C(2113929466),	// V_NOP_dpp
    UINT64_C(0),
    UINT64_C(2113929216),	// V_NOP_e32_si
    UINT64_C(2113929216),	// V_NOP_e32_vi
    UINT64_C(0),
    UINT64_C(3539992576),	// V_NOP_e64_si
    UINT64_C(3510632448),	// V_NOP_e64_vi
    UINT64_C(434058605457572089),	// V_NOP_sdwa
    UINT64_C(2113951482),	// V_NOT_B32_dpp
    UINT64_C(0),
    UINT64_C(2113957376),	// V_NOT_B32_e32_si
    UINT64_C(2113951232),	// V_NOT_B32_e32_vi
    UINT64_C(0),
    UINT64_C(3547201536),	// V_NOT_B32_e64_si
    UINT64_C(3513450496),	// V_NOT_B32_e64_vi
    UINT64_C(432345566341519097),	// V_NOT_B32_sdwa
    UINT64_C(671088890),	// V_OR_B32_dpp
    UINT64_C(0),
    UINT64_C(939524096),	// V_OR_B32_e32_si
    UINT64_C(671088640),	// V_OR_B32_e32_vi
    UINT64_C(0),
    UINT64_C(3526885376),	// V_OR_B32_e64_si
    UINT64_C(3507748864),	// V_OR_B32_e64_vi
    UINT64_C(671088889),	// V_OR_B32_sdwa
    UINT64_C(0),
    UINT64_C(3538157568),	// V_QSAD_PK_U16_U8_ci
    UINT64_C(3521445888),	// V_QSAD_PK_U16_U8_vi
    UINT64_C(0),
    UINT64_C(2113949696),	// V_RCP_CLAMP_F32_e32_si
    UINT64_C(0),
    UINT64_C(3545235456),	// V_RCP_CLAMP_F32_e64_si
    UINT64_C(0),
    UINT64_C(2113953792),	// V_RCP_CLAMP_F64_e32_si
    UINT64_C(0),
    UINT64_C(3546284032),	// V_RCP_CLAMP_F64_e64_si
    UINT64_C(2113960698),	// V_RCP_F16_dpp
    UINT64_C(0),
    UINT64_C(2113960448),	// V_RCP_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3514630144),	// V_RCP_F16_e64_vi
    UINT64_C(432345566341528313),	// V_RCP_F16_sdwa
    UINT64_C(2113946874),	// V_RCP_F32_dpp
    UINT64_C(0),
    UINT64_C(2113950720),	// V_RCP_F32_e32_si
    UINT64_C(2113946624),	// V_RCP_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3545497600),	// V_RCP_F32_e64_si
    UINT64_C(3512860672),	// V_RCP_F32_e64_vi
    UINT64_C(432345566341514489),	// V_RCP_F32_sdwa
    UINT64_C(2113948410),	// V_RCP_F64_dpp
    UINT64_C(0),
    UINT64_C(2113953280),	// V_RCP_F64_e32_si
    UINT64_C(2113948160),	// V_RCP_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3546152960),	// V_RCP_F64_e64_si
    UINT64_C(3513057280),	// V_RCP_F64_e64_vi
    UINT64_C(432345566341516025),	// V_RCP_F64_sdwa
    UINT64_C(2113947386),	// V_RCP_IFLAG_F32_dpp
    UINT64_C(0),
    UINT64_C(2113951232),	// V_RCP_IFLAG_F32_e32_si
    UINT64_C(2113947136),	// V_RCP_IFLAG_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3545628672),	// V_RCP_IFLAG_F32_e64_si
    UINT64_C(3512926208),	// V_RCP_IFLAG_F32_e64_vi
    UINT64_C(432345566341515001),	// V_RCP_IFLAG_F32_sdwa
    UINT64_C(0),
    UINT64_C(2113950208),	// V_RCP_LEGACY_F32_e32_si
    UINT64_C(0),
    UINT64_C(3545366528),	// V_RCP_LEGACY_F32_e64_si
    UINT64_C(2113930240),	// V_READFIRSTLANE_B32
    UINT64_C(0),
    UINT64_C(33554432),	// V_READLANE_B32_si
    UINT64_C(3532193792),	// V_READLANE_B32_vi
    UINT64_C(2113965818),	// V_RNDNE_F16_dpp
    UINT64_C(0),
    UINT64_C(2113965568),	// V_RNDNE_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3515285504),	// V_RNDNE_F16_e64_vi
    UINT64_C(432345566341533433),	// V_RNDNE_F16_sdwa
    UINT64_C(2113944826),	// V_RNDNE_F32_dpp
    UINT64_C(0),
    UINT64_C(2113947136),	// V_RNDNE_F32_e32_si
    UINT64_C(2113944576),	// V_RNDNE_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3544580096),	// V_RNDNE_F32_e64_si
    UINT64_C(3512598528),	// V_RNDNE_F32_e64_vi
    UINT64_C(432345566341512441),	// V_RNDNE_F32_sdwa
    UINT64_C(2113942266),	// V_RNDNE_F64_dpp
    UINT64_C(0),
    UINT64_C(2113942016),	// V_RNDNE_F64_e32_ci
    UINT64_C(2113942016),	// V_RNDNE_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3543269376),	// V_RNDNE_F64_e64_ci
    UINT64_C(3512270848),	// V_RNDNE_F64_e64_vi
    UINT64_C(432345566341509881),	// V_RNDNE_F64_sdwa
    UINT64_C(0),
    UINT64_C(2113951744),	// V_RSQ_CLAMP_F32_e32_si
    UINT64_C(0),
    UINT64_C(3545759744),	// V_RSQ_CLAMP_F32_e64_si
    UINT64_C(0),
    UINT64_C(2113954816),	// V_RSQ_CLAMP_F64_e32_si
    UINT64_C(0),
    UINT64_C(3546546176),	// V_RSQ_CLAMP_F64_e64_si
    UINT64_C(2113961722),	// V_RSQ_F16_dpp
    UINT64_C(0),
    UINT64_C(2113961472),	// V_RSQ_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3514761216),	// V_RSQ_F16_e64_vi
    UINT64_C(432345566341529337),	// V_RSQ_F16_sdwa
    UINT64_C(2113947898),	// V_RSQ_F32_dpp
    UINT64_C(0),
    UINT64_C(2113952768),	// V_RSQ_F32_e32_si
    UINT64_C(2113947648),	// V_RSQ_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3546021888),	// V_RSQ_F32_e64_si
    UINT64_C(3512991744),	// V_RSQ_F32_e64_vi
    UINT64_C(432345566341515513),	// V_RSQ_F32_sdwa
    UINT64_C(2113948922),	// V_RSQ_F64_dpp
    UINT64_C(0),
    UINT64_C(2113954304),	// V_RSQ_F64_e32_si
    UINT64_C(2113948672),	// V_RSQ_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3546415104),	// V_RSQ_F64_e64_si
    UINT64_C(3513122816),	// V_RSQ_F64_e64_vi
    UINT64_C(432345566341516537),	// V_RSQ_F64_sdwa
    UINT64_C(0),
    UINT64_C(2113952256),	// V_RSQ_LEGACY_F32_e32_si
    UINT64_C(0),
    UINT64_C(3545890816),	// V_RSQ_LEGACY_F32_e64_si
    UINT64_C(0),
    UINT64_C(3535142912),	// V_SAD_HI_U8_si
    UINT64_C(3520724992),	// V_SAD_HI_U8_vi
    UINT64_C(0),
    UINT64_C(3535273984),	// V_SAD_U16_si
    UINT64_C(3520790528),	// V_SAD_U16_vi
    UINT64_C(0),
    UINT64_C(3535405056),	// V_SAD_U32_si
    UINT64_C(3520856064),	// V_SAD_U32_vi
    UINT64_C(0),
    UINT64_C(3535011840),	// V_SAD_U8_si
    UINT64_C(3520659456),	// V_SAD_U8_vi
    UINT64_C(2113966842),	// V_SIN_F16_dpp
    UINT64_C(0),
    UINT64_C(2113966592),	// V_SIN_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3515416576),	// V_SIN_F16_e64_vi
    UINT64_C(432345566341534457),	// V_SIN_F16_sdwa
    UINT64_C(2113950458),	// V_SIN_F32_dpp
    UINT64_C(0),
    UINT64_C(2113956352),	// V_SIN_F32_e32_si
    UINT64_C(2113950208),	// V_SIN_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3546939392),	// V_SIN_F32_e64_si
    UINT64_C(3513319424),	// V_SIN_F32_e64_vi
    UINT64_C(432345566341518073),	// V_SIN_F32_sdwa
    UINT64_C(2113961210),	// V_SQRT_F16_dpp
    UINT64_C(0),
    UINT64_C(2113960960),	// V_SQRT_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3514695680),	// V_SQRT_F16_e64_vi
    UINT64_C(432345566341528825),	// V_SQRT_F16_sdwa
    UINT64_C(2113949434),	// V_SQRT_F32_dpp
    UINT64_C(0),
    UINT64_C(2113955328),	// V_SQRT_F32_e32_si
    UINT64_C(2113949184),	// V_SQRT_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3546677248),	// V_SQRT_F32_e64_si
    UINT64_C(3513188352),	// V_SQRT_F32_e64_vi
    UINT64_C(432345566341517049),	// V_SQRT_F32_sdwa
    UINT64_C(2113949946),	// V_SQRT_F64_dpp
    UINT64_C(0),
    UINT64_C(2113955840),	// V_SQRT_F64_e32_si
    UINT64_C(2113949696),	// V_SQRT_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3546808320),	// V_SQRT_F64_e64_si
    UINT64_C(3513253888),	// V_SQRT_F64_e64_vi
    UINT64_C(432345566341517561),	// V_SQRT_F64_sdwa
    UINT64_C(0),
    UINT64_C(1409286144),	// V_SUBBREV_U32_e32_si
    UINT64_C(1006632960),	// V_SUBBREV_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3528720384),	// V_SUBBREV_U32_e64_si
    UINT64_C(3508404224),	// V_SUBBREV_U32_e64_vi
    UINT64_C(0),
    UINT64_C(1375731712),	// V_SUBB_U32_e32_si
    UINT64_C(973078528),	// V_SUBB_U32_e32_vi
    UINT64_C(0),
    UINT64_C(3528589312),	// V_SUBB_U32_e64_si
    UINT64_C(3508338688),	// V_SUBB_U32_e64_vi
    UINT64_C(1107296506),	// V_SUBREV_F16_dpp
    UINT64_C(0),
    UINT64_C(1107296256),	// V_SUBREV_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3508600832),	// V_SUBREV_F16_e64_vi
    UINT64_C(1107296505),	// V_SUBREV_F16_sdwa
    UINT64_C(100663546),	// V_SUBREV_F32_dpp
    UINT64_C(0),
    UINT64_C(167772160),	// V_SUBREV_F32_e32_si
    UINT64_C(100663296),	// V_SUBREV_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3523870720),	// V_SUBREV_F32_e64_si
    UINT64_C(3506634752),	// V_SUBREV_F32_e64_vi
    UINT64_C(100663545),	// V_SUBREV_F32_sdwa
    UINT64_C(0),
    UINT64_C(1308622848),	// V_SUBREV_I32_e32_si
    UINT64_C(905969664),	// V_SUBREV_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3528327168),	// V_SUBREV_I32_e64_si
    UINT64_C(3508207616),	// V_SUBREV_I32_e64_vi
    UINT64_C(1342177530),	// V_SUBREV_U16_dpp
    UINT64_C(0),
    UINT64_C(1342177280),	// V_SUBREV_U16_e32_vi
    UINT64_C(0),
    UINT64_C(3509059584),	// V_SUBREV_U16_e64_vi
    UINT64_C(1342177529),	// V_SUBREV_U16_sdwa
    UINT64_C(1073742074),	// V_SUB_F16_dpp
    UINT64_C(0),
    UINT64_C(1073741824),	// V_SUB_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3508535296),	// V_SUB_F16_e64_vi
    UINT64_C(1073742073),	// V_SUB_F16_sdwa
    UINT64_C(67109114),	// V_SUB_F32_dpp
    UINT64_C(0),
    UINT64_C(134217728),	// V_SUB_F32_e32_si
    UINT64_C(67108864),	// V_SUB_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3523739648),	// V_SUB_F32_e64_si
    UINT64_C(3506569216),	// V_SUB_F32_e64_vi
    UINT64_C(67109113),	// V_SUB_F32_sdwa
    UINT64_C(0),
    UINT64_C(1275068416),	// V_SUB_I32_e32_si
    UINT64_C(872415232),	// V_SUB_I32_e32_vi
    UINT64_C(0),
    UINT64_C(3528196096),	// V_SUB_I32_e64_si
    UINT64_C(3508142080),	// V_SUB_I32_e64_vi
    UINT64_C(1308623098),	// V_SUB_U16_dpp
    UINT64_C(0),
    UINT64_C(1308622848),	// V_SUB_U16_e32_vi
    UINT64_C(0),
    UINT64_C(3508994048),	// V_SUB_U16_e64_vi
    UINT64_C(1308623097),	// V_SUB_U16_sdwa
    UINT64_C(0),
    UINT64_C(3538419712),	// V_TRIG_PREOP_F64_si
    UINT64_C(3532783616),	// V_TRIG_PREOP_F64_vi
    UINT64_C(2113965306),	// V_TRUNC_F16_dpp
    UINT64_C(0),
    UINT64_C(2113965056),	// V_TRUNC_F16_e32_vi
    UINT64_C(0),
    UINT64_C(3515219968),	// V_TRUNC_F16_e64_vi
    UINT64_C(432345566341532921),	// V_TRUNC_F16_sdwa
    UINT64_C(2113943802),	// V_TRUNC_F32_dpp
    UINT64_C(0),
    UINT64_C(2113946112),	// V_TRUNC_F32_e32_si
    UINT64_C(2113943552),	// V_TRUNC_F32_e32_vi
    UINT64_C(0),
    UINT64_C(3544317952),	// V_TRUNC_F32_e64_si
    UINT64_C(3512467456),	// V_TRUNC_F32_e64_vi
    UINT64_C(432345566341511417),	// V_TRUNC_F32_sdwa
    UINT64_C(2113941242),	// V_TRUNC_F64_dpp
    UINT64_C(0),
    UINT64_C(2113940992),	// V_TRUNC_F64_e32_ci
    UINT64_C(2113940992),	// V_TRUNC_F64_e32_vi
    UINT64_C(0),
    UINT64_C(3543007232),	// V_TRUNC_F64_e64_ci
    UINT64_C(3512139776),	// V_TRUNC_F64_e64_vi
    UINT64_C(432345566341508857),	// V_TRUNC_F64_sdwa
    UINT64_C(0),
    UINT64_C(67108864),	// V_WRITELANE_B32_si
    UINT64_C(3532259328),	// V_WRITELANE_B32_vi
    UINT64_C(704643322),	// V_XOR_B32_dpp
    UINT64_C(0),
    UINT64_C(973078528),	// V_XOR_B32_e32_si
    UINT64_C(704643072),	// V_XOR_B32_e32_vi
    UINT64_C(0),
    UINT64_C(3527016448),	// V_XOR_B32_e64_si
    UINT64_C(3507814400),	// V_XOR_B32_e64_vi
    UINT64_C(704643321),	// V_XOR_B32_sdwa
    UINT64_C(0),
    UINT64_C(0),
    UINT64_C(9331458427911667712),	// WHILE_LOOP_EG
    UINT64_C(9439544818968559616),	// WHILE_LOOP_R600
    UINT64_C(27487790694400),	// XOR_INT
    UINT64_C(0)
  };
  const unsigned opcode = MI.getOpcode();
  uint64_t Value = InstBits[opcode];
  uint64_t op = 0;
  (void)op;  // suppress warning
  switch (opcode) {
    case AMDGPU::BUFFER_WBINVL1_SC_si:
    case AMDGPU::BUFFER_WBINVL1_VOL_ci:
    case AMDGPU::BUFFER_WBINVL1_VOL_vi:
    case AMDGPU::BUFFER_WBINVL1_si:
    case AMDGPU::BUFFER_WBINVL1_vi:
    case AMDGPU::CF_CALL_FS_EG:
    case AMDGPU::CF_CALL_FS_R600:
    case AMDGPU::CF_END_CM:
    case AMDGPU::CF_END_EG:
    case AMDGPU::CF_END_R600:
    case AMDGPU::GROUP_BARRIER:
    case AMDGPU::INTERP_PAIR_XY:
    case AMDGPU::INTERP_PAIR_ZW:
    case AMDGPU::INTERP_VEC_LOAD:
    case AMDGPU::PAD:
    case AMDGPU::S_BARRIER:
    case AMDGPU::S_DCACHE_INV_VOL_ci:
    case AMDGPU::S_DCACHE_INV_VOL_vi:
    case AMDGPU::S_DCACHE_INV_si:
    case AMDGPU::S_DCACHE_INV_vi:
    case AMDGPU::S_DCACHE_WB_VOL_vi:
    case AMDGPU::S_DCACHE_WB_vi:
    case AMDGPU::S_ENDPGM:
    case AMDGPU::S_ICACHE_INV:
    case AMDGPU::S_SET_GPR_IDX_OFF:
    case AMDGPU::S_TTRACEDATA:
    case AMDGPU::V_CLREXCP_e32_si:
    case AMDGPU::V_CLREXCP_e32_vi:
    case AMDGPU::V_CLREXCP_e64_si:
    case AMDGPU::V_CLREXCP_e64_vi:
    case AMDGPU::V_CLREXCP_sdwa:
    case AMDGPU::V_NOP_e32_si:
    case AMDGPU::V_NOP_e32_vi:
    case AMDGPU::V_NOP_e64_si:
    case AMDGPU::V_NOP_e64_vi:
    case AMDGPU::V_NOP_sdwa: {
      break;
    }
    case AMDGPU::CF_CONTINUE_EG:
    case AMDGPU::END_LOOP_EG:
    case AMDGPU::LOOP_BREAK_EG:
    case AMDGPU::WHILE_LOOP_EG: {
      // op: ADDR
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(16777215);
      break;
    }
    case AMDGPU::CF_TC_EG:
    case AMDGPU::CF_VC_EG: {
      // op: ADDR
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(16777215);
      // op: COUNT
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(63)) << 42;
      break;
    }
    case AMDGPU::CF_ELSE_EG:
    case AMDGPU::CF_JUMP_EG:
    case AMDGPU::CF_PUSH_EG:
    case AMDGPU::POP_EG: {
      // op: ADDR
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(16777215);
      // op: POP_COUNT
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 32;
      break;
    }
    case AMDGPU::CF_ALU:
    case AMDGPU::CF_ALU_BREAK:
    case AMDGPU::CF_ALU_CONTINUE:
    case AMDGPU::CF_ALU_ELSE_AFTER:
    case AMDGPU::CF_ALU_POP_AFTER:
    case AMDGPU::CF_ALU_PUSH_BEFORE: {
      // op: ADDR
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(4194303);
      // op: KCACHE_BANK0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 22;
      // op: KCACHE_BANK1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 26;
      // op: KCACHE_MODE0
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 30;
      // op: KCACHE_MODE1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 32;
      // op: KCACHE_ADDR0
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 34;
      // op: KCACHE_ADDR1
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 42;
      // op: COUNT
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 50;
      break;
    }
    case AMDGPU::CF_CONTINUE_R600:
    case AMDGPU::CF_PUSH_ELSE_R600:
    case AMDGPU::END_LOOP_R600:
    case AMDGPU::LOOP_BREAK_R600:
    case AMDGPU::WHILE_LOOP_R600: {
      // op: ADDR
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(4294967295);
      break;
    }
    case AMDGPU::CF_TC_R600:
    case AMDGPU::CF_VC_R600: {
      // op: ADDR
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(4294967295);
      // op: CNT
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(8)) << 48;
      Value |= (op & UINT64_C(7)) << 42;
      break;
    }
    case AMDGPU::CF_ELSE_R600:
    case AMDGPU::CF_JUMP_R600:
    case AMDGPU::POP_R600: {
      // op: ADDR
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(4294967295);
      // op: POP_COUNT
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 32;
      break;
    }
    case AMDGPU::TEX_GET_GRADIENTS_H:
    case AMDGPU::TEX_GET_GRADIENTS_V:
    case AMDGPU::TEX_GET_TEXTURE_RESINFO:
    case AMDGPU::TEX_LD:
    case AMDGPU::TEX_LDPTR:
    case AMDGPU::TEX_SAMPLE:
    case AMDGPU::TEX_SAMPLE_C:
    case AMDGPU::TEX_SAMPLE_C_G:
    case AMDGPU::TEX_SAMPLE_C_L:
    case AMDGPU::TEX_SAMPLE_C_LB:
    case AMDGPU::TEX_SAMPLE_G:
    case AMDGPU::TEX_SAMPLE_L:
    case AMDGPU::TEX_SAMPLE_LB:
    case AMDGPU::TEX_SET_GRADIENTS_H:
    case AMDGPU::TEX_SET_GRADIENTS_V: {
      // op: RESOURCE_ID
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 8;
      // op: SRC_GPR
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 16;
      // op: DST_GPR
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 32;
      // op: DST_SEL_X
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 41;
      // op: DST_SEL_Y
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 44;
      // op: DST_SEL_Z
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 47;
      // op: DST_SEL_W
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 50;
      // op: COORD_TYPE_X
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 60;
      // op: COORD_TYPE_Y
      op = getMachineOpValue(MI, MI.getOperand(16), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      // op: COORD_TYPE_Z
      op = getMachineOpValue(MI, MI.getOperand(17), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      // op: COORD_TYPE_W
      op = getMachineOpValue(MI, MI.getOperand(18), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 63;
      break;
    }
    case AMDGPU::DS_GWS_BARRIER_si:
    case AMDGPU::DS_GWS_BARRIER_vi:
    case AMDGPU::DS_GWS_INIT_si:
    case AMDGPU::DS_GWS_INIT_vi:
    case AMDGPU::DS_GWS_SEMA_BR_si:
    case AMDGPU::DS_GWS_SEMA_BR_vi:
    case AMDGPU::DS_GWS_SEMA_P_si:
    case AMDGPU::DS_GWS_SEMA_P_vi:
    case AMDGPU::DS_GWS_SEMA_V_si:
    case AMDGPU::DS_GWS_SEMA_V_vi: {
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      break;
    }
    case AMDGPU::EG_ExportBuf: {
      // op: arraybase
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= op & UINT64_C(8191);
      // op: type
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 13;
      // op: gpr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 15;
      // op: arraySize
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(4095)) << 32;
      // op: compMask
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 44;
      // op: eop
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 53;
      // op: inst
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 54;
      break;
    }
    case AMDGPU::R600_ExportBuf: {
      // op: arraybase
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= op & UINT64_C(8191);
      // op: type
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 13;
      // op: gpr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 15;
      // op: arraySize
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(4095)) << 32;
      // op: compMask
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 44;
      // op: eop
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 53;
      // op: inst
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 55;
      break;
    }
    case AMDGPU::EG_ExportSwz: {
      // op: arraybase
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= op & UINT64_C(8191);
      // op: type
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 13;
      // op: gpr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 15;
      // op: sw_x
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 32;
      // op: sw_y
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 35;
      // op: sw_z
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 38;
      // op: sw_w
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 41;
      // op: eop
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 53;
      // op: inst
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 54;
      break;
    }
    case AMDGPU::R600_ExportSwz: {
      // op: arraybase
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= op & UINT64_C(8191);
      // op: type
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 13;
      // op: gpr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 15;
      // op: sw_x
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 32;
      // op: sw_y
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 35;
      // op: sw_z
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 38;
      // op: sw_w
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 41;
      // op: eop
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 53;
      // op: inst
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 55;
      break;
    }
    case AMDGPU::V_CLREXCP_dpp:
    case AMDGPU::V_NOP_dpp: {
      // op: dpp_ctrl
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 40;
      // op: bound_ctrl
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 51;
      // op: bank_mask
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 56;
      // op: row_mask
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 60;
      break;
    }
    case AMDGPU::TEX_VTX_CONSTBUF:
    case AMDGPU::TEX_VTX_TEXBUF: {
      // op: dst_gpr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 32;
      // op: src_gpr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 16;
      // op: buffer_id
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 8;
      break;
    }
    case AMDGPU::EXP_DONE_si:
    case AMDGPU::EXP_DONE_vi:
    case AMDGPU::EXP_si:
    case AMDGPU::EXP_vi: {
      // op: en
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= op & UINT64_C(15);
      // op: tgt
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(63)) << 4;
      // op: compr
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 10;
      // op: vm
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 12;
      // op: vsrc0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: vsrc1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: vsrc2
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 48;
      // op: vsrc3
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      break;
    }
    case AMDGPU::DS_ADD_SRC2_U32_vi:
    case AMDGPU::DS_ADD_SRC2_U64_vi:
    case AMDGPU::DS_AND_SRC2_B32_vi:
    case AMDGPU::DS_AND_SRC2_B64_vi:
    case AMDGPU::DS_DEC_SRC2_U32_vi:
    case AMDGPU::DS_DEC_SRC2_U64_vi:
    case AMDGPU::DS_INC_SRC2_U32_vi:
    case AMDGPU::DS_INC_SRC2_U64_vi:
    case AMDGPU::DS_MAX_SRC2_F32_vi:
    case AMDGPU::DS_MAX_SRC2_F64_vi:
    case AMDGPU::DS_MAX_SRC2_I32_vi:
    case AMDGPU::DS_MAX_SRC2_I64_vi:
    case AMDGPU::DS_MAX_SRC2_U32_vi:
    case AMDGPU::DS_MAX_SRC2_U64_vi:
    case AMDGPU::DS_MIN_SRC2_F32_vi:
    case AMDGPU::DS_MIN_SRC2_F64_vi:
    case AMDGPU::DS_MIN_SRC2_I32_vi:
    case AMDGPU::DS_MIN_SRC2_I64_vi:
    case AMDGPU::DS_MIN_SRC2_U32_vi:
    case AMDGPU::DS_MIN_SRC2_U64_vi:
    case AMDGPU::DS_OR_SRC2_B32_vi:
    case AMDGPU::DS_OR_SRC2_B64_vi:
    case AMDGPU::DS_RSUB_SRC2_U32_vi:
    case AMDGPU::DS_RSUB_SRC2_U64_vi:
    case AMDGPU::DS_SUB_SRC2_U32_vi:
    case AMDGPU::DS_SUB_SRC2_U64_vi:
    case AMDGPU::DS_XOR_SRC2_B32_vi:
    case AMDGPU::DS_XOR_SRC2_B64_vi: {
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 16;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= op & UINT64_C(65535);
      break;
    }
    case AMDGPU::DS_ADD_SRC2_U32_si:
    case AMDGPU::DS_ADD_SRC2_U64_si:
    case AMDGPU::DS_AND_SRC2_B32_si:
    case AMDGPU::DS_AND_SRC2_B64_si:
    case AMDGPU::DS_DEC_SRC2_U32_si:
    case AMDGPU::DS_DEC_SRC2_U64_si:
    case AMDGPU::DS_INC_SRC2_U32_si:
    case AMDGPU::DS_INC_SRC2_U64_si:
    case AMDGPU::DS_MAX_SRC2_F32_si:
    case AMDGPU::DS_MAX_SRC2_F64_si:
    case AMDGPU::DS_MAX_SRC2_I32_si:
    case AMDGPU::DS_MAX_SRC2_I64_si:
    case AMDGPU::DS_MAX_SRC2_U32_si:
    case AMDGPU::DS_MAX_SRC2_U64_si:
    case AMDGPU::DS_MIN_SRC2_F32_si:
    case AMDGPU::DS_MIN_SRC2_F64_si:
    case AMDGPU::DS_MIN_SRC2_I32_si:
    case AMDGPU::DS_MIN_SRC2_I64_si:
    case AMDGPU::DS_MIN_SRC2_U32_si:
    case AMDGPU::DS_MIN_SRC2_U64_si:
    case AMDGPU::DS_OR_SRC2_B32_si:
    case AMDGPU::DS_OR_SRC2_B64_si:
    case AMDGPU::DS_RSUB_SRC2_U32_si:
    case AMDGPU::DS_RSUB_SRC2_U64_si:
    case AMDGPU::DS_SUB_SRC2_U32_si:
    case AMDGPU::DS_SUB_SRC2_U64_si:
    case AMDGPU::DS_XOR_SRC2_B32_si:
    case AMDGPU::DS_XOR_SRC2_B64_si: {
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= op & UINT64_C(65535);
      break;
    }
    case AMDGPU::DS_ADD_F32_vi:
    case AMDGPU::DS_ADD_U32_vi:
    case AMDGPU::DS_ADD_U64_vi:
    case AMDGPU::DS_AND_B32_vi:
    case AMDGPU::DS_AND_B64_vi:
    case AMDGPU::DS_DEC_U32_vi:
    case AMDGPU::DS_DEC_U64_vi:
    case AMDGPU::DS_INC_U32_vi:
    case AMDGPU::DS_INC_U64_vi:
    case AMDGPU::DS_MAX_F32_vi:
    case AMDGPU::DS_MAX_F64_vi:
    case AMDGPU::DS_MAX_I32_vi:
    case AMDGPU::DS_MAX_I64_vi:
    case AMDGPU::DS_MAX_U32_vi:
    case AMDGPU::DS_MAX_U64_vi:
    case AMDGPU::DS_MIN_F32_vi:
    case AMDGPU::DS_MIN_F64_vi:
    case AMDGPU::DS_MIN_I32_vi:
    case AMDGPU::DS_MIN_I64_vi:
    case AMDGPU::DS_MIN_U32_vi:
    case AMDGPU::DS_MIN_U64_vi:
    case AMDGPU::DS_OR_B32_vi:
    case AMDGPU::DS_OR_B64_vi:
    case AMDGPU::DS_RSUB_U32_vi:
    case AMDGPU::DS_RSUB_U64_vi:
    case AMDGPU::DS_SUB_U32_vi:
    case AMDGPU::DS_SUB_U64_vi:
    case AMDGPU::DS_WRITE_B16_vi:
    case AMDGPU::DS_WRITE_B32_vi:
    case AMDGPU::DS_WRITE_B64_vi:
    case AMDGPU::DS_WRITE_B8_vi:
    case AMDGPU::DS_XOR_B32_vi:
    case AMDGPU::DS_XOR_B64_vi: {
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 16;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= op & UINT64_C(65535);
      break;
    }
    case AMDGPU::DS_WRITE_SRC2_B32_vi:
    case AMDGPU::DS_WRITE_SRC2_B64_vi: {
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 16;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: offset0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= op & UINT64_C(255);
      // op: offset1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 8;
      break;
    }
    case AMDGPU::DS_ADD_U32_si:
    case AMDGPU::DS_ADD_U64_si:
    case AMDGPU::DS_AND_B32_si:
    case AMDGPU::DS_AND_B64_si:
    case AMDGPU::DS_DEC_U32_si:
    case AMDGPU::DS_DEC_U64_si:
    case AMDGPU::DS_INC_U32_si:
    case AMDGPU::DS_INC_U64_si:
    case AMDGPU::DS_MAX_F32_si:
    case AMDGPU::DS_MAX_F64_si:
    case AMDGPU::DS_MAX_I32_si:
    case AMDGPU::DS_MAX_I64_si:
    case AMDGPU::DS_MAX_U32_si:
    case AMDGPU::DS_MAX_U64_si:
    case AMDGPU::DS_MIN_F32_si:
    case AMDGPU::DS_MIN_F64_si:
    case AMDGPU::DS_MIN_I32_si:
    case AMDGPU::DS_MIN_I64_si:
    case AMDGPU::DS_MIN_U32_si:
    case AMDGPU::DS_MIN_U64_si:
    case AMDGPU::DS_OR_B32_si:
    case AMDGPU::DS_OR_B64_si:
    case AMDGPU::DS_RSUB_U32_si:
    case AMDGPU::DS_RSUB_U64_si:
    case AMDGPU::DS_SUB_U32_si:
    case AMDGPU::DS_SUB_U64_si:
    case AMDGPU::DS_WRITE_B16_si:
    case AMDGPU::DS_WRITE_B32_si:
    case AMDGPU::DS_WRITE_B64_si:
    case AMDGPU::DS_WRITE_B8_si:
    case AMDGPU::DS_XOR_B32_si:
    case AMDGPU::DS_XOR_B64_si: {
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= op & UINT64_C(65535);
      break;
    }
    case AMDGPU::DS_WRITE_SRC2_B32_si:
    case AMDGPU::DS_WRITE_SRC2_B64_si: {
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: offset0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= op & UINT64_C(255);
      // op: offset1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 8;
      break;
    }
    case AMDGPU::DS_CMPST_B32_vi:
    case AMDGPU::DS_CMPST_B64_vi:
    case AMDGPU::DS_CMPST_F32_vi:
    case AMDGPU::DS_CMPST_F64_vi:
    case AMDGPU::DS_MSKOR_B32_vi:
    case AMDGPU::DS_MSKOR_B64_vi: {
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 16;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: data1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 48;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= op & UINT64_C(65535);
      break;
    }
    case AMDGPU::DS_CMPST_B32_si:
    case AMDGPU::DS_CMPST_B64_si:
    case AMDGPU::DS_CMPST_F32_si:
    case AMDGPU::DS_CMPST_F64_si:
    case AMDGPU::DS_MSKOR_B32_si:
    case AMDGPU::DS_MSKOR_B64_si: {
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: data1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 48;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= op & UINT64_C(65535);
      break;
    }
    case AMDGPU::DS_WRITE2ST64_B32_vi:
    case AMDGPU::DS_WRITE2ST64_B64_vi:
    case AMDGPU::DS_WRITE2_B32_vi:
    case AMDGPU::DS_WRITE2_B64_vi: {
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 16;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: data1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 48;
      // op: offset0
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= op & UINT64_C(255);
      // op: offset1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 8;
      break;
    }
    case AMDGPU::DS_WRITE2ST64_B32_si:
    case AMDGPU::DS_WRITE2ST64_B64_si:
    case AMDGPU::DS_WRITE2_B32_si:
    case AMDGPU::DS_WRITE2_B64_si: {
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: data1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 48;
      // op: offset0
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= op & UINT64_C(255);
      // op: offset1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 8;
      break;
    }
    case AMDGPU::LITERALS: {
      // op: literal1
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(4294967295);
      // op: literal2
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(4294967295)) << 32;
      break;
    }
    case AMDGPU::ALU_CLAUSE:
    case AMDGPU::FETCH_CLAUSE: {
      // op: num
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      break;
    }
    case AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX3_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_DWORD_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_SBYTE_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_SSHORT_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_UBYTE_OFFSET_vi:
    case AMDGPU::BUFFER_LOAD_USHORT_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_BYTE_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_DWORDX2_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_DWORDX3_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_DWORDX4_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_DWORD_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_X_OFFSET_vi:
    case AMDGPU::BUFFER_STORE_SHORT_OFFSET_vi: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= op & UINT64_C(4095);
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 14;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(124)) << 46;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 55;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      break;
    }
    case AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET_si:
    case AMDGPU::BUFFER_LOAD_DWORDX3_OFFSET_si:
    case AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET_si:
    case AMDGPU::BUFFER_LOAD_DWORD_OFFSET_si:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFSET_si:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_OFFSET_si:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFSET_si:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_OFFSET_si:
    case AMDGPU::BUFFER_LOAD_SBYTE_OFFSET_si:
    case AMDGPU::BUFFER_LOAD_SSHORT_OFFSET_si:
    case AMDGPU::BUFFER_LOAD_UBYTE_OFFSET_si:
    case AMDGPU::BUFFER_LOAD_USHORT_OFFSET_si:
    case AMDGPU::BUFFER_STORE_BYTE_OFFSET_si:
    case AMDGPU::BUFFER_STORE_DWORDX2_OFFSET_si:
    case AMDGPU::BUFFER_STORE_DWORDX3_OFFSET_si:
    case AMDGPU::BUFFER_STORE_DWORDX4_OFFSET_si:
    case AMDGPU::BUFFER_STORE_DWORD_OFFSET_si:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFSET_si:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_OFFSET_si:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_OFFSET_si:
    case AMDGPU::BUFFER_STORE_FORMAT_X_OFFSET_si:
    case AMDGPU::BUFFER_STORE_SHORT_OFFSET_si: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= op & UINT64_C(4095);
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 14;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(124)) << 46;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 54;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 55;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      break;
    }
    case AMDGPU::BUFFER_ATOMIC_ADD_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFSET_vi: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= op & UINT64_C(4095);
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(124)) << 46;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      break;
    }
    case AMDGPU::BUFFER_ATOMIC_ADD_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_AND_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_DEC_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_INC_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_OR_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_SMAX_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_SMIN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_SUB_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_SWAP_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_UMAX_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_UMIN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_XOR_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFSET_si: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= op & UINT64_C(4095);
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(124)) << 46;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 54;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      break;
    }
    case AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX3_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX3_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX3_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORD_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORD_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_DWORD_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_SBYTE_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_SBYTE_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_SBYTE_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_SSHORT_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_SSHORT_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_SSHORT_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_UBYTE_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_UBYTE_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_UBYTE_OFFEN_vi:
    case AMDGPU::BUFFER_LOAD_USHORT_BOTHEN_vi:
    case AMDGPU::BUFFER_LOAD_USHORT_IDXEN_vi:
    case AMDGPU::BUFFER_LOAD_USHORT_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_BYTE_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_BYTE_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_BYTE_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_DWORDX2_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_DWORDX2_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_DWORDX2_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_DWORDX3_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_DWORDX3_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_DWORDX3_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_DWORDX4_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_DWORDX4_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_DWORDX4_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_DWORD_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_DWORD_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_DWORD_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_X_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_X_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_FORMAT_X_OFFEN_vi:
    case AMDGPU::BUFFER_STORE_SHORT_BOTHEN_vi:
    case AMDGPU::BUFFER_STORE_SHORT_IDXEN_vi:
    case AMDGPU::BUFFER_STORE_SHORT_OFFEN_vi: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= op & UINT64_C(4095);
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 14;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(124)) << 46;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 55;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      break;
    }
    case AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64_si:
    case AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN_si:
    case AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN_si:
    case AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN_si:
    case AMDGPU::BUFFER_LOAD_DWORDX3_ADDR64_si:
    case AMDGPU::BUFFER_LOAD_DWORDX3_BOTHEN_si:
    case AMDGPU::BUFFER_LOAD_DWORDX3_IDXEN_si:
    case AMDGPU::BUFFER_LOAD_DWORDX3_OFFEN_si:
    case AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64_si:
    case AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN_si:
    case AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN_si:
    case AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN_si:
    case AMDGPU::BUFFER_LOAD_DWORD_ADDR64_si:
    case AMDGPU::BUFFER_LOAD_DWORD_BOTHEN_si:
    case AMDGPU::BUFFER_LOAD_DWORD_IDXEN_si:
    case AMDGPU::BUFFER_LOAD_DWORD_OFFEN_si:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_ADDR64_si:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_BOTHEN_si:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN_si:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFEN_si:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_ADDR64_si:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_BOTHEN_si:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_IDXEN_si:
    case AMDGPU::BUFFER_LOAD_FORMAT_XYZ_OFFEN_si:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_ADDR64_si:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_BOTHEN_si:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_IDXEN_si:
    case AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFEN_si:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_ADDR64_si:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_BOTHEN_si:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_IDXEN_si:
    case AMDGPU::BUFFER_LOAD_FORMAT_X_OFFEN_si:
    case AMDGPU::BUFFER_LOAD_SBYTE_ADDR64_si:
    case AMDGPU::BUFFER_LOAD_SBYTE_BOTHEN_si:
    case AMDGPU::BUFFER_LOAD_SBYTE_IDXEN_si:
    case AMDGPU::BUFFER_LOAD_SBYTE_OFFEN_si:
    case AMDGPU::BUFFER_LOAD_SSHORT_ADDR64_si:
    case AMDGPU::BUFFER_LOAD_SSHORT_BOTHEN_si:
    case AMDGPU::BUFFER_LOAD_SSHORT_IDXEN_si:
    case AMDGPU::BUFFER_LOAD_SSHORT_OFFEN_si:
    case AMDGPU::BUFFER_LOAD_UBYTE_ADDR64_si:
    case AMDGPU::BUFFER_LOAD_UBYTE_BOTHEN_si:
    case AMDGPU::BUFFER_LOAD_UBYTE_IDXEN_si:
    case AMDGPU::BUFFER_LOAD_UBYTE_OFFEN_si:
    case AMDGPU::BUFFER_LOAD_USHORT_ADDR64_si:
    case AMDGPU::BUFFER_LOAD_USHORT_BOTHEN_si:
    case AMDGPU::BUFFER_LOAD_USHORT_IDXEN_si:
    case AMDGPU::BUFFER_LOAD_USHORT_OFFEN_si:
    case AMDGPU::BUFFER_STORE_BYTE_ADDR64_si:
    case AMDGPU::BUFFER_STORE_BYTE_BOTHEN_si:
    case AMDGPU::BUFFER_STORE_BYTE_IDXEN_si:
    case AMDGPU::BUFFER_STORE_BYTE_OFFEN_si:
    case AMDGPU::BUFFER_STORE_DWORDX2_ADDR64_si:
    case AMDGPU::BUFFER_STORE_DWORDX2_BOTHEN_si:
    case AMDGPU::BUFFER_STORE_DWORDX2_IDXEN_si:
    case AMDGPU::BUFFER_STORE_DWORDX2_OFFEN_si:
    case AMDGPU::BUFFER_STORE_DWORDX3_ADDR64_si:
    case AMDGPU::BUFFER_STORE_DWORDX3_BOTHEN_si:
    case AMDGPU::BUFFER_STORE_DWORDX3_IDXEN_si:
    case AMDGPU::BUFFER_STORE_DWORDX3_OFFEN_si:
    case AMDGPU::BUFFER_STORE_DWORDX4_ADDR64_si:
    case AMDGPU::BUFFER_STORE_DWORDX4_BOTHEN_si:
    case AMDGPU::BUFFER_STORE_DWORDX4_IDXEN_si:
    case AMDGPU::BUFFER_STORE_DWORDX4_OFFEN_si:
    case AMDGPU::BUFFER_STORE_DWORD_ADDR64_si:
    case AMDGPU::BUFFER_STORE_DWORD_BOTHEN_si:
    case AMDGPU::BUFFER_STORE_DWORD_IDXEN_si:
    case AMDGPU::BUFFER_STORE_DWORD_OFFEN_si:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_ADDR64_si:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_BOTHEN_si:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_IDXEN_si:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFEN_si:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_ADDR64_si:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_BOTHEN_si:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_IDXEN_si:
    case AMDGPU::BUFFER_STORE_FORMAT_XYZ_OFFEN_si:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_ADDR64_si:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_BOTHEN_si:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_IDXEN_si:
    case AMDGPU::BUFFER_STORE_FORMAT_XY_OFFEN_si:
    case AMDGPU::BUFFER_STORE_FORMAT_X_ADDR64_si:
    case AMDGPU::BUFFER_STORE_FORMAT_X_BOTHEN_si:
    case AMDGPU::BUFFER_STORE_FORMAT_X_IDXEN_si:
    case AMDGPU::BUFFER_STORE_FORMAT_X_OFFEN_si:
    case AMDGPU::BUFFER_STORE_SHORT_ADDR64_si:
    case AMDGPU::BUFFER_STORE_SHORT_BOTHEN_si:
    case AMDGPU::BUFFER_STORE_SHORT_IDXEN_si:
    case AMDGPU::BUFFER_STORE_SHORT_OFFEN_si: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= op & UINT64_C(4095);
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 14;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(124)) << 46;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 54;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 55;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      break;
    }
    case AMDGPU::BUFFER_ATOMIC_ADD_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFEN_vi: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= op & UINT64_C(4095);
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(124)) << 46;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      break;
    }
    case AMDGPU::BUFFER_ATOMIC_ADD_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_ADD_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_ADD_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_ADD_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_AND_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_AND_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_AND_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_AND_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_DEC_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_DEC_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_DEC_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_DEC_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_INC_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_INC_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_INC_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_INC_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_OR_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_OR_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_OR_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_OR_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMAX_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_SMAX_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMAX_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMAX_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMIN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_SMIN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMIN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMIN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_SUB_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_SUB_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_SUB_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_SUB_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_SWAP_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_SWAP_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_SWAP_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_SWAP_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMAX_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_UMAX_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMAX_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMAX_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMIN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_UMIN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMIN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMIN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_XOR_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_XOR_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_XOR_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_XOR_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFEN_si: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= op & UINT64_C(4095);
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(124)) << 46;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 54;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      break;
    }
    case AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_OFFSET_vi: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= op & UINT64_C(4095);
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(124)) << 46;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      break;
    }
    case AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_DEC_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_INC_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET_si:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_OFFSET_si: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= op & UINT64_C(4095);
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(124)) << 46;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 54;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      break;
    }
    case AMDGPU::BUFFER_ATOMIC_ADD_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFEN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_BOTHEN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_IDXEN_vi:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_OFFEN_vi: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= op & UINT64_C(4095);
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(124)) << 46;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      break;
    }
    case AMDGPU::BUFFER_ATOMIC_ADD_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_ADD_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_ADD_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_AND_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_AND_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_AND_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_DEC_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_DEC_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_DEC_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_DEC_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_INC_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_INC_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_INC_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_INC_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_OR_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_OR_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_OR_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMAX_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_SMAX_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMAX_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMIN_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_SMIN_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMIN_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_SUB_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_SUB_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_SUB_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_SWAP_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_SWAP_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_SWAP_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMAX_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_UMAX_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMAX_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMIN_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_UMIN_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMIN_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_XOR_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_XOR_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_XOR_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFEN_si:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_ADDR64_si:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_BOTHEN_si:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_IDXEN_si:
    case AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_OFFEN_si: {
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= op & UINT64_C(4095);
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(124)) << 46;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 54;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      break;
    }
    case AMDGPU::RAT_STORE_TYPED_cm: {
      // op: rat_id
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= op & UINT64_C(15);
      // op: rw_gpr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 15;
      // op: index_gpr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 23;
      break;
    }
    case AMDGPU::RAT_STORE_TYPED_eg: {
      // op: rat_id
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= op & UINT64_C(15);
      // op: rw_gpr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 15;
      // op: index_gpr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 23;
      // op: eop
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 53;
      break;
    }
    case AMDGPU::RAT_MSKOR:
    case AMDGPU::RAT_STORE_DWORD128:
    case AMDGPU::RAT_STORE_DWORD32:
    case AMDGPU::RAT_STORE_DWORD64: {
      // op: rw_gpr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 15;
      // op: index_gpr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 23;
      break;
    }
    case AMDGPU::RAT_WRITE_CACHELESS_128_eg:
    case AMDGPU::RAT_WRITE_CACHELESS_32_eg:
    case AMDGPU::RAT_WRITE_CACHELESS_64_eg: {
      // op: rw_gpr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 15;
      // op: index_gpr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 23;
      // op: eop
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 53;
      break;
    }
    case AMDGPU::S_BUFFER_LOAD_DWORDX16_IMM_ci:
    case AMDGPU::S_BUFFER_LOAD_DWORDX2_IMM_ci:
    case AMDGPU::S_BUFFER_LOAD_DWORDX4_IMM_ci:
    case AMDGPU::S_BUFFER_LOAD_DWORDX8_IMM_ci:
    case AMDGPU::S_BUFFER_LOAD_DWORD_IMM_ci:
    case AMDGPU::S_LOAD_DWORDX16_IMM_ci:
    case AMDGPU::S_LOAD_DWORDX2_IMM_ci:
    case AMDGPU::S_LOAD_DWORDX4_IMM_ci:
    case AMDGPU::S_LOAD_DWORDX8_IMM_ci:
    case AMDGPU::S_LOAD_DWORD_IMM_ci: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(126)) << 8;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 15;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(4294967295)) << 32;
      break;
    }
    case AMDGPU::S_BUFFER_LOAD_DWORDX16_IMM_si:
    case AMDGPU::S_BUFFER_LOAD_DWORDX16_SGPR_si:
    case AMDGPU::S_BUFFER_LOAD_DWORDX2_IMM_si:
    case AMDGPU::S_BUFFER_LOAD_DWORDX2_SGPR_si:
    case AMDGPU::S_BUFFER_LOAD_DWORDX4_IMM_si:
    case AMDGPU::S_BUFFER_LOAD_DWORDX4_SGPR_si:
    case AMDGPU::S_BUFFER_LOAD_DWORDX8_IMM_si:
    case AMDGPU::S_BUFFER_LOAD_DWORDX8_SGPR_si:
    case AMDGPU::S_BUFFER_LOAD_DWORD_IMM_si:
    case AMDGPU::S_BUFFER_LOAD_DWORD_SGPR_si:
    case AMDGPU::S_LOAD_DWORDX16_IMM_si:
    case AMDGPU::S_LOAD_DWORDX16_SGPR_si:
    case AMDGPU::S_LOAD_DWORDX2_IMM_si:
    case AMDGPU::S_LOAD_DWORDX2_SGPR_si:
    case AMDGPU::S_LOAD_DWORDX4_IMM_si:
    case AMDGPU::S_LOAD_DWORDX4_SGPR_si:
    case AMDGPU::S_LOAD_DWORDX8_IMM_si:
    case AMDGPU::S_LOAD_DWORDX8_SGPR_si:
    case AMDGPU::S_LOAD_DWORD_IMM_si:
    case AMDGPU::S_LOAD_DWORD_SGPR_si: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(126)) << 8;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 15;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= op & UINT64_C(255);
      break;
    }
    case AMDGPU::S_BUFFER_STORE_DWORDX2_IMM_vi:
    case AMDGPU::S_BUFFER_STORE_DWORDX2_SGPR_vi:
    case AMDGPU::S_BUFFER_STORE_DWORDX4_IMM_vi:
    case AMDGPU::S_BUFFER_STORE_DWORDX4_SGPR_vi:
    case AMDGPU::S_BUFFER_STORE_DWORD_IMM_vi:
    case AMDGPU::S_BUFFER_STORE_DWORD_SGPR_vi:
    case AMDGPU::S_STORE_DWORDX2_IMM_vi:
    case AMDGPU::S_STORE_DWORDX2_SGPR_vi:
    case AMDGPU::S_STORE_DWORDX4_IMM_vi:
    case AMDGPU::S_STORE_DWORDX4_SGPR_vi:
    case AMDGPU::S_STORE_DWORD_IMM_vi:
    case AMDGPU::S_STORE_DWORD_SGPR_vi: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(126)) >> 1;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1048575)) << 32;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 16;
      // op: sdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 6;
      break;
    }
    case AMDGPU::S_BUFFER_LOAD_DWORDX16_IMM_vi:
    case AMDGPU::S_BUFFER_LOAD_DWORDX16_SGPR_vi:
    case AMDGPU::S_BUFFER_LOAD_DWORDX2_IMM_vi:
    case AMDGPU::S_BUFFER_LOAD_DWORDX2_SGPR_vi:
    case AMDGPU::S_BUFFER_LOAD_DWORDX4_IMM_vi:
    case AMDGPU::S_BUFFER_LOAD_DWORDX4_SGPR_vi:
    case AMDGPU::S_BUFFER_LOAD_DWORDX8_IMM_vi:
    case AMDGPU::S_BUFFER_LOAD_DWORDX8_SGPR_vi:
    case AMDGPU::S_BUFFER_LOAD_DWORD_IMM_vi:
    case AMDGPU::S_BUFFER_LOAD_DWORD_SGPR_vi:
    case AMDGPU::S_LOAD_DWORDX16_IMM_vi:
    case AMDGPU::S_LOAD_DWORDX16_SGPR_vi:
    case AMDGPU::S_LOAD_DWORDX2_IMM_vi:
    case AMDGPU::S_LOAD_DWORDX2_SGPR_vi:
    case AMDGPU::S_LOAD_DWORDX4_IMM_vi:
    case AMDGPU::S_LOAD_DWORDX4_SGPR_vi:
    case AMDGPU::S_LOAD_DWORDX8_IMM_vi:
    case AMDGPU::S_LOAD_DWORDX8_SGPR_vi:
    case AMDGPU::S_LOAD_DWORD_IMM_vi:
    case AMDGPU::S_LOAD_DWORD_SGPR_vi: {
      // op: sbase
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(126)) >> 1;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 6;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1048575)) << 32;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 16;
      break;
    }
    case AMDGPU::S_MEMTIME_si: {
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 15;
      break;
    }
    case AMDGPU::S_GETPC_B64_si:
    case AMDGPU::S_GETPC_B64_vi: {
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 16;
      break;
    }
    case AMDGPU::S_CBRANCH_I_FORK_si:
    case AMDGPU::S_CBRANCH_I_FORK_vi:
    case AMDGPU::S_CMOVK_I32_si:
    case AMDGPU::S_CMOVK_I32_vi:
    case AMDGPU::S_CMPK_EQ_I32_si:
    case AMDGPU::S_CMPK_EQ_I32_vi:
    case AMDGPU::S_CMPK_EQ_U32_si:
    case AMDGPU::S_CMPK_EQ_U32_vi:
    case AMDGPU::S_CMPK_GE_I32_si:
    case AMDGPU::S_CMPK_GE_I32_vi:
    case AMDGPU::S_CMPK_GE_U32_si:
    case AMDGPU::S_CMPK_GE_U32_vi:
    case AMDGPU::S_CMPK_GT_I32_si:
    case AMDGPU::S_CMPK_GT_I32_vi:
    case AMDGPU::S_CMPK_GT_U32_si:
    case AMDGPU::S_CMPK_GT_U32_vi:
    case AMDGPU::S_CMPK_LE_I32_si:
    case AMDGPU::S_CMPK_LE_I32_vi:
    case AMDGPU::S_CMPK_LE_U32_si:
    case AMDGPU::S_CMPK_LE_U32_vi:
    case AMDGPU::S_CMPK_LG_I32_si:
    case AMDGPU::S_CMPK_LG_I32_vi:
    case AMDGPU::S_CMPK_LG_U32_si:
    case AMDGPU::S_CMPK_LG_U32_vi:
    case AMDGPU::S_CMPK_LT_I32_si:
    case AMDGPU::S_CMPK_LT_I32_vi:
    case AMDGPU::S_CMPK_LT_U32_si:
    case AMDGPU::S_CMPK_LT_U32_vi:
    case AMDGPU::S_GETREG_B32_si:
    case AMDGPU::S_GETREG_B32_vi:
    case AMDGPU::S_MOVK_I32_si:
    case AMDGPU::S_MOVK_I32_vi:
    case AMDGPU::S_SETREG_B32_si:
    case AMDGPU::S_SETREG_B32_vi: {
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 16;
      // op: simm16
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= op & UINT64_C(65535);
      break;
    }
    case AMDGPU::S_ADDK_I32_si:
    case AMDGPU::S_ADDK_I32_vi:
    case AMDGPU::S_MULK_I32_si:
    case AMDGPU::S_MULK_I32_vi: {
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 16;
      // op: simm16
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= op & UINT64_C(65535);
      break;
    }
    case AMDGPU::S_ABS_I32_si:
    case AMDGPU::S_ABS_I32_vi:
    case AMDGPU::S_ANDN2_SAVEEXEC_B64_si:
    case AMDGPU::S_ANDN2_SAVEEXEC_B64_vi:
    case AMDGPU::S_AND_SAVEEXEC_B64_si:
    case AMDGPU::S_AND_SAVEEXEC_B64_vi:
    case AMDGPU::S_BCNT0_I32_B32_si:
    case AMDGPU::S_BCNT0_I32_B32_vi:
    case AMDGPU::S_BCNT0_I32_B64_si:
    case AMDGPU::S_BCNT0_I32_B64_vi:
    case AMDGPU::S_BCNT1_I32_B32_si:
    case AMDGPU::S_BCNT1_I32_B32_vi:
    case AMDGPU::S_BCNT1_I32_B64_si:
    case AMDGPU::S_BCNT1_I32_B64_vi:
    case AMDGPU::S_BITSET0_B32_si:
    case AMDGPU::S_BITSET0_B32_vi:
    case AMDGPU::S_BITSET0_B64_si:
    case AMDGPU::S_BITSET0_B64_vi:
    case AMDGPU::S_BITSET1_B32_si:
    case AMDGPU::S_BITSET1_B32_vi:
    case AMDGPU::S_BITSET1_B64_si:
    case AMDGPU::S_BITSET1_B64_vi:
    case AMDGPU::S_BREV_B32_si:
    case AMDGPU::S_BREV_B32_vi:
    case AMDGPU::S_BREV_B64_si:
    case AMDGPU::S_BREV_B64_vi:
    case AMDGPU::S_CMOV_B32_si:
    case AMDGPU::S_CMOV_B32_vi:
    case AMDGPU::S_CMOV_B64_si:
    case AMDGPU::S_CMOV_B64_vi:
    case AMDGPU::S_FF0_I32_B32_si:
    case AMDGPU::S_FF0_I32_B32_vi:
    case AMDGPU::S_FF0_I32_B64_si:
    case AMDGPU::S_FF0_I32_B64_vi:
    case AMDGPU::S_FF1_I32_B32_si:
    case AMDGPU::S_FF1_I32_B32_vi:
    case AMDGPU::S_FF1_I32_B64_si:
    case AMDGPU::S_FF1_I32_B64_vi:
    case AMDGPU::S_FLBIT_I32_B32_si:
    case AMDGPU::S_FLBIT_I32_B32_vi:
    case AMDGPU::S_FLBIT_I32_B64_si:
    case AMDGPU::S_FLBIT_I32_B64_vi:
    case AMDGPU::S_FLBIT_I32_I64_si:
    case AMDGPU::S_FLBIT_I32_I64_vi:
    case AMDGPU::S_FLBIT_I32_si:
    case AMDGPU::S_FLBIT_I32_vi:
    case AMDGPU::S_MOVRELD_B32_si:
    case AMDGPU::S_MOVRELD_B32_vi:
    case AMDGPU::S_MOVRELD_B64_si:
    case AMDGPU::S_MOVRELD_B64_vi:
    case AMDGPU::S_MOVRELS_B32_si:
    case AMDGPU::S_MOVRELS_B32_vi:
    case AMDGPU::S_MOVRELS_B64_si:
    case AMDGPU::S_MOVRELS_B64_vi:
    case AMDGPU::S_MOV_B32_si:
    case AMDGPU::S_MOV_B32_vi:
    case AMDGPU::S_MOV_B64_si:
    case AMDGPU::S_MOV_B64_vi:
    case AMDGPU::S_MOV_FED_B32_si:
    case AMDGPU::S_MOV_FED_B32_vi:
    case AMDGPU::S_MOV_REGRD_B32_si:
    case AMDGPU::S_MOV_REGRD_B32_vi:
    case AMDGPU::S_NAND_SAVEEXEC_B64_si:
    case AMDGPU::S_NAND_SAVEEXEC_B64_vi:
    case AMDGPU::S_NOR_SAVEEXEC_B64_si:
    case AMDGPU::S_NOR_SAVEEXEC_B64_vi:
    case AMDGPU::S_NOT_B32_si:
    case AMDGPU::S_NOT_B32_vi:
    case AMDGPU::S_NOT_B64_si:
    case AMDGPU::S_NOT_B64_vi:
    case AMDGPU::S_ORN2_SAVEEXEC_B64_si:
    case AMDGPU::S_ORN2_SAVEEXEC_B64_vi:
    case AMDGPU::S_OR_SAVEEXEC_B64_si:
    case AMDGPU::S_OR_SAVEEXEC_B64_vi:
    case AMDGPU::S_QUADMASK_B32_si:
    case AMDGPU::S_QUADMASK_B32_vi:
    case AMDGPU::S_QUADMASK_B64_si:
    case AMDGPU::S_QUADMASK_B64_vi:
    case AMDGPU::S_SEXT_I32_I16_si:
    case AMDGPU::S_SEXT_I32_I16_vi:
    case AMDGPU::S_SEXT_I32_I8_si:
    case AMDGPU::S_SEXT_I32_I8_vi:
    case AMDGPU::S_SWAPPC_B64_si:
    case AMDGPU::S_SWAPPC_B64_vi:
    case AMDGPU::S_WQM_B32_si:
    case AMDGPU::S_WQM_B32_vi:
    case AMDGPU::S_WQM_B64_si:
    case AMDGPU::S_WQM_B64_vi:
    case AMDGPU::S_XNOR_SAVEEXEC_B64_si:
    case AMDGPU::S_XNOR_SAVEEXEC_B64_vi:
    case AMDGPU::S_XOR_SAVEEXEC_B64_si:
    case AMDGPU::S_XOR_SAVEEXEC_B64_vi: {
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 16;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= op & UINT64_C(255);
      break;
    }
    case AMDGPU::S_ABSDIFF_I32_si:
    case AMDGPU::S_ABSDIFF_I32_vi:
    case AMDGPU::S_ADDC_U32_si:
    case AMDGPU::S_ADDC_U32_vi:
    case AMDGPU::S_ADD_I32_si:
    case AMDGPU::S_ADD_I32_vi:
    case AMDGPU::S_ADD_U32_si:
    case AMDGPU::S_ADD_U32_vi:
    case AMDGPU::S_ANDN2_B32_si:
    case AMDGPU::S_ANDN2_B32_vi:
    case AMDGPU::S_ANDN2_B64_si:
    case AMDGPU::S_ANDN2_B64_vi:
    case AMDGPU::S_AND_B32_si:
    case AMDGPU::S_AND_B32_vi:
    case AMDGPU::S_AND_B64_si:
    case AMDGPU::S_AND_B64_vi:
    case AMDGPU::S_ASHR_I32_si:
    case AMDGPU::S_ASHR_I32_vi:
    case AMDGPU::S_ASHR_I64_si:
    case AMDGPU::S_ASHR_I64_vi:
    case AMDGPU::S_BFE_I32_si:
    case AMDGPU::S_BFE_I32_vi:
    case AMDGPU::S_BFE_I64_si:
    case AMDGPU::S_BFE_I64_vi:
    case AMDGPU::S_BFE_U32_si:
    case AMDGPU::S_BFE_U32_vi:
    case AMDGPU::S_BFE_U64_si:
    case AMDGPU::S_BFE_U64_vi:
    case AMDGPU::S_BFM_B32_si:
    case AMDGPU::S_BFM_B32_vi:
    case AMDGPU::S_BFM_B64_si:
    case AMDGPU::S_BFM_B64_vi:
    case AMDGPU::S_CSELECT_B32_si:
    case AMDGPU::S_CSELECT_B32_vi:
    case AMDGPU::S_CSELECT_B64_si:
    case AMDGPU::S_CSELECT_B64_vi:
    case AMDGPU::S_LSHL_B32_si:
    case AMDGPU::S_LSHL_B32_vi:
    case AMDGPU::S_LSHL_B64_si:
    case AMDGPU::S_LSHL_B64_vi:
    case AMDGPU::S_LSHR_B32_si:
    case AMDGPU::S_LSHR_B32_vi:
    case AMDGPU::S_LSHR_B64_si:
    case AMDGPU::S_LSHR_B64_vi:
    case AMDGPU::S_MAX_I32_si:
    case AMDGPU::S_MAX_I32_vi:
    case AMDGPU::S_MAX_U32_si:
    case AMDGPU::S_MAX_U32_vi:
    case AMDGPU::S_MIN_I32_si:
    case AMDGPU::S_MIN_I32_vi:
    case AMDGPU::S_MIN_U32_si:
    case AMDGPU::S_MIN_U32_vi:
    case AMDGPU::S_MUL_I32_si:
    case AMDGPU::S_MUL_I32_vi:
    case AMDGPU::S_NAND_B32_si:
    case AMDGPU::S_NAND_B32_vi:
    case AMDGPU::S_NAND_B64_si:
    case AMDGPU::S_NAND_B64_vi:
    case AMDGPU::S_NOR_B32_si:
    case AMDGPU::S_NOR_B32_vi:
    case AMDGPU::S_NOR_B64_si:
    case AMDGPU::S_NOR_B64_vi:
    case AMDGPU::S_ORN2_B32_si:
    case AMDGPU::S_ORN2_B32_vi:
    case AMDGPU::S_ORN2_B64_si:
    case AMDGPU::S_ORN2_B64_vi:
    case AMDGPU::S_OR_B32_si:
    case AMDGPU::S_OR_B32_vi:
    case AMDGPU::S_OR_B64_si:
    case AMDGPU::S_OR_B64_vi:
    case AMDGPU::S_SUBB_U32_si:
    case AMDGPU::S_SUBB_U32_vi:
    case AMDGPU::S_SUB_I32_si:
    case AMDGPU::S_SUB_I32_vi:
    case AMDGPU::S_SUB_U32_si:
    case AMDGPU::S_SUB_U32_vi:
    case AMDGPU::S_XNOR_B32_si:
    case AMDGPU::S_XNOR_B32_vi:
    case AMDGPU::S_XNOR_B64_si:
    case AMDGPU::S_XNOR_B64_vi:
    case AMDGPU::S_XOR_B32_si:
    case AMDGPU::S_XOR_B32_vi:
    case AMDGPU::S_XOR_B64_si:
    case AMDGPU::S_XOR_B64_vi: {
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 16;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= op & UINT64_C(255);
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 8;
      break;
    }
    case AMDGPU::S_MEMREALTIME_vi:
    case AMDGPU::S_MEMTIME_vi: {
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 6;
      break;
    }
    case AMDGPU::S_DECPERFLEVEL:
    case AMDGPU::S_INCPERFLEVEL:
    case AMDGPU::S_NOP:
    case AMDGPU::S_SENDMSG:
    case AMDGPU::S_SENDMSGHALT:
    case AMDGPU::S_SETHALT:
    case AMDGPU::S_SETPRIO:
    case AMDGPU::S_SET_GPR_IDX_MODE:
    case AMDGPU::S_SLEEP:
    case AMDGPU::S_TRAP:
    case AMDGPU::S_WAITCNT: {
      // op: simm16
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(65535);
      break;
    }
    case AMDGPU::S_SETREG_IMM32_B32_si:
    case AMDGPU::S_SETREG_IMM32_B32_vi: {
      // op: simm16
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= op & UINT64_C(65535);
      // op: imm
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(4294967295)) << 32;
      break;
    }
    case AMDGPU::S_BRANCH:
    case AMDGPU::S_CBRANCH_EXECNZ:
    case AMDGPU::S_CBRANCH_EXECZ:
    case AMDGPU::S_CBRANCH_SCC0:
    case AMDGPU::S_CBRANCH_SCC1:
    case AMDGPU::S_CBRANCH_VCCNZ:
    case AMDGPU::S_CBRANCH_VCCZ: {
      // op: simm16
      op = getSOPPBrEncoding(MI, 0, Fixups, STI);
      Value |= op & UINT64_C(65535);
      break;
    }
    case AMDGPU::LDS_CMPST: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 1;
      Value |= op & UINT64_C(511);
      // op: src0_rel
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 9;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 14;
      Value |= (op & UINT64_C(511)) << 13;
      // op: src1_rel
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 22;
      // op: pred_sel
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 29;
      // op: last
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 31;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 33;
      Value |= (op & UINT64_C(511)) << 32;
      // op: src2_rel
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 41;
      // op: bank_swizzle
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 50;
      break;
    }
    case AMDGPU::LDS_ADD:
    case AMDGPU::LDS_AND:
    case AMDGPU::LDS_BYTE_WRITE:
    case AMDGPU::LDS_MAX_INT:
    case AMDGPU::LDS_MAX_UINT:
    case AMDGPU::LDS_MIN_INT:
    case AMDGPU::LDS_MIN_UINT:
    case AMDGPU::LDS_OR:
    case AMDGPU::LDS_SHORT_WRITE:
    case AMDGPU::LDS_SUB:
    case AMDGPU::LDS_WRITE:
    case AMDGPU::LDS_WRXCHG:
    case AMDGPU::LDS_XOR: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 1;
      Value |= op & UINT64_C(511);
      // op: src0_rel
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 9;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 14;
      Value |= (op & UINT64_C(511)) << 13;
      // op: src1_rel
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 22;
      // op: pred_sel
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 29;
      // op: last
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 31;
      // op: bank_swizzle
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 50;
      break;
    }
    case AMDGPU::S_CBRANCH_JOIN_si:
    case AMDGPU::S_CBRANCH_JOIN_vi:
    case AMDGPU::S_RFE_B64_si:
    case AMDGPU::S_RFE_B64_vi:
    case AMDGPU::S_SETPC_B64_si:
    case AMDGPU::S_SETPC_B64_vi:
    case AMDGPU::S_SET_GPR_IDX_IDX_vi: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      break;
    }
    case AMDGPU::S_BITCMP0_B32:
    case AMDGPU::S_BITCMP0_B64:
    case AMDGPU::S_BITCMP1_B32:
    case AMDGPU::S_BITCMP1_B64:
    case AMDGPU::S_CBRANCH_G_FORK_si:
    case AMDGPU::S_CBRANCH_G_FORK_vi:
    case AMDGPU::S_CMP_EQ_I32:
    case AMDGPU::S_CMP_EQ_U32:
    case AMDGPU::S_CMP_EQ_U64:
    case AMDGPU::S_CMP_GE_I32:
    case AMDGPU::S_CMP_GE_U32:
    case AMDGPU::S_CMP_GT_I32:
    case AMDGPU::S_CMP_GT_U32:
    case AMDGPU::S_CMP_LE_I32:
    case AMDGPU::S_CMP_LE_U32:
    case AMDGPU::S_CMP_LG_I32:
    case AMDGPU::S_CMP_LG_U32:
    case AMDGPU::S_CMP_LG_U64:
    case AMDGPU::S_CMP_LT_I32:
    case AMDGPU::S_CMP_LT_U32:
    case AMDGPU::S_SETVSKIP:
    case AMDGPU::S_SET_GPR_IDX_ON: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 8;
      break;
    }
    case AMDGPU::V_CMPSX_EQ_F32_e32_si:
    case AMDGPU::V_CMPSX_EQ_F64_e32_si:
    case AMDGPU::V_CMPSX_F_F32_e32_si:
    case AMDGPU::V_CMPSX_F_F64_e32_si:
    case AMDGPU::V_CMPSX_GE_F32_e32_si:
    case AMDGPU::V_CMPSX_GE_F64_e32_si:
    case AMDGPU::V_CMPSX_GT_F32_e32_si:
    case AMDGPU::V_CMPSX_GT_F64_e32_si:
    case AMDGPU::V_CMPSX_LE_F32_e32_si:
    case AMDGPU::V_CMPSX_LE_F64_e32_si:
    case AMDGPU::V_CMPSX_LG_F32_e32_si:
    case AMDGPU::V_CMPSX_LG_F64_e32_si:
    case AMDGPU::V_CMPSX_LT_F32_e32_si:
    case AMDGPU::V_CMPSX_LT_F64_e32_si:
    case AMDGPU::V_CMPSX_NEQ_F32_e32_si:
    case AMDGPU::V_CMPSX_NEQ_F64_e32_si:
    case AMDGPU::V_CMPSX_NGE_F32_e32_si:
    case AMDGPU::V_CMPSX_NGE_F64_e32_si:
    case AMDGPU::V_CMPSX_NGT_F32_e32_si:
    case AMDGPU::V_CMPSX_NGT_F64_e32_si:
    case AMDGPU::V_CMPSX_NLE_F32_e32_si:
    case AMDGPU::V_CMPSX_NLE_F64_e32_si:
    case AMDGPU::V_CMPSX_NLG_F32_e32_si:
    case AMDGPU::V_CMPSX_NLG_F64_e32_si:
    case AMDGPU::V_CMPSX_NLT_F32_e32_si:
    case AMDGPU::V_CMPSX_NLT_F64_e32_si:
    case AMDGPU::V_CMPSX_O_F32_e32_si:
    case AMDGPU::V_CMPSX_O_F64_e32_si:
    case AMDGPU::V_CMPSX_TRU_F32_e32_si:
    case AMDGPU::V_CMPSX_TRU_F64_e32_si:
    case AMDGPU::V_CMPSX_U_F32_e32_si:
    case AMDGPU::V_CMPSX_U_F64_e32_si:
    case AMDGPU::V_CMPS_EQ_F32_e32_si:
    case AMDGPU::V_CMPS_EQ_F64_e32_si:
    case AMDGPU::V_CMPS_F_F32_e32_si:
    case AMDGPU::V_CMPS_F_F64_e32_si:
    case AMDGPU::V_CMPS_GE_F32_e32_si:
    case AMDGPU::V_CMPS_GE_F64_e32_si:
    case AMDGPU::V_CMPS_GT_F32_e32_si:
    case AMDGPU::V_CMPS_GT_F64_e32_si:
    case AMDGPU::V_CMPS_LE_F32_e32_si:
    case AMDGPU::V_CMPS_LE_F64_e32_si:
    case AMDGPU::V_CMPS_LG_F32_e32_si:
    case AMDGPU::V_CMPS_LG_F64_e32_si:
    case AMDGPU::V_CMPS_LT_F32_e32_si:
    case AMDGPU::V_CMPS_LT_F64_e32_si:
    case AMDGPU::V_CMPS_NEQ_F32_e32_si:
    case AMDGPU::V_CMPS_NEQ_F64_e32_si:
    case AMDGPU::V_CMPS_NGE_F32_e32_si:
    case AMDGPU::V_CMPS_NGE_F64_e32_si:
    case AMDGPU::V_CMPS_NGT_F32_e32_si:
    case AMDGPU::V_CMPS_NGT_F64_e32_si:
    case AMDGPU::V_CMPS_NLE_F32_e32_si:
    case AMDGPU::V_CMPS_NLE_F64_e32_si:
    case AMDGPU::V_CMPS_NLG_F32_e32_si:
    case AMDGPU::V_CMPS_NLG_F64_e32_si:
    case AMDGPU::V_CMPS_NLT_F32_e32_si:
    case AMDGPU::V_CMPS_NLT_F64_e32_si:
    case AMDGPU::V_CMPS_O_F32_e32_si:
    case AMDGPU::V_CMPS_O_F64_e32_si:
    case AMDGPU::V_CMPS_TRU_F32_e32_si:
    case AMDGPU::V_CMPS_TRU_F64_e32_si:
    case AMDGPU::V_CMPS_U_F32_e32_si:
    case AMDGPU::V_CMPS_U_F64_e32_si:
    case AMDGPU::V_CMPX_CLASS_F16_e32_vi:
    case AMDGPU::V_CMPX_CLASS_F32_e32_si:
    case AMDGPU::V_CMPX_CLASS_F32_e32_vi:
    case AMDGPU::V_CMPX_CLASS_F64_e32_si:
    case AMDGPU::V_CMPX_CLASS_F64_e32_vi:
    case AMDGPU::V_CMPX_EQ_F16_e32_vi:
    case AMDGPU::V_CMPX_EQ_F32_e32_si:
    case AMDGPU::V_CMPX_EQ_F32_e32_vi:
    case AMDGPU::V_CMPX_EQ_F64_e32_si:
    case AMDGPU::V_CMPX_EQ_F64_e32_vi:
    case AMDGPU::V_CMPX_EQ_I32_e32_si:
    case AMDGPU::V_CMPX_EQ_I32_e32_vi:
    case AMDGPU::V_CMPX_EQ_I64_e32_si:
    case AMDGPU::V_CMPX_EQ_I64_e32_vi:
    case AMDGPU::V_CMPX_EQ_U32_e32_si:
    case AMDGPU::V_CMPX_EQ_U32_e32_vi:
    case AMDGPU::V_CMPX_EQ_U64_e32_si:
    case AMDGPU::V_CMPX_EQ_U64_e32_vi:
    case AMDGPU::V_CMPX_F_F16_e32_vi:
    case AMDGPU::V_CMPX_F_F32_e32_si:
    case AMDGPU::V_CMPX_F_F32_e32_vi:
    case AMDGPU::V_CMPX_F_F64_e32_si:
    case AMDGPU::V_CMPX_F_F64_e32_vi:
    case AMDGPU::V_CMPX_F_I32_e32_si:
    case AMDGPU::V_CMPX_F_I32_e32_vi:
    case AMDGPU::V_CMPX_F_I64_e32_si:
    case AMDGPU::V_CMPX_F_I64_e32_vi:
    case AMDGPU::V_CMPX_F_U32_e32_si:
    case AMDGPU::V_CMPX_F_U32_e32_vi:
    case AMDGPU::V_CMPX_F_U64_e32_si:
    case AMDGPU::V_CMPX_F_U64_e32_vi:
    case AMDGPU::V_CMPX_GE_F16_e32_vi:
    case AMDGPU::V_CMPX_GE_F32_e32_si:
    case AMDGPU::V_CMPX_GE_F32_e32_vi:
    case AMDGPU::V_CMPX_GE_F64_e32_si:
    case AMDGPU::V_CMPX_GE_F64_e32_vi:
    case AMDGPU::V_CMPX_GE_I32_e32_si:
    case AMDGPU::V_CMPX_GE_I32_e32_vi:
    case AMDGPU::V_CMPX_GE_I64_e32_si:
    case AMDGPU::V_CMPX_GE_I64_e32_vi:
    case AMDGPU::V_CMPX_GE_U32_e32_si:
    case AMDGPU::V_CMPX_GE_U32_e32_vi:
    case AMDGPU::V_CMPX_GE_U64_e32_si:
    case AMDGPU::V_CMPX_GE_U64_e32_vi:
    case AMDGPU::V_CMPX_GT_F16_e32_vi:
    case AMDGPU::V_CMPX_GT_F32_e32_si:
    case AMDGPU::V_CMPX_GT_F32_e32_vi:
    case AMDGPU::V_CMPX_GT_F64_e32_si:
    case AMDGPU::V_CMPX_GT_F64_e32_vi:
    case AMDGPU::V_CMPX_GT_I32_e32_si:
    case AMDGPU::V_CMPX_GT_I32_e32_vi:
    case AMDGPU::V_CMPX_GT_I64_e32_si:
    case AMDGPU::V_CMPX_GT_I64_e32_vi:
    case AMDGPU::V_CMPX_GT_U32_e32_si:
    case AMDGPU::V_CMPX_GT_U32_e32_vi:
    case AMDGPU::V_CMPX_GT_U64_e32_si:
    case AMDGPU::V_CMPX_GT_U64_e32_vi:
    case AMDGPU::V_CMPX_LE_F16_e32_vi:
    case AMDGPU::V_CMPX_LE_F32_e32_si:
    case AMDGPU::V_CMPX_LE_F32_e32_vi:
    case AMDGPU::V_CMPX_LE_F64_e32_si:
    case AMDGPU::V_CMPX_LE_F64_e32_vi:
    case AMDGPU::V_CMPX_LE_I32_e32_si:
    case AMDGPU::V_CMPX_LE_I32_e32_vi:
    case AMDGPU::V_CMPX_LE_I64_e32_si:
    case AMDGPU::V_CMPX_LE_I64_e32_vi:
    case AMDGPU::V_CMPX_LE_U32_e32_si:
    case AMDGPU::V_CMPX_LE_U32_e32_vi:
    case AMDGPU::V_CMPX_LE_U64_e32_si:
    case AMDGPU::V_CMPX_LE_U64_e32_vi:
    case AMDGPU::V_CMPX_LG_F16_e32_vi:
    case AMDGPU::V_CMPX_LG_F32_e32_si:
    case AMDGPU::V_CMPX_LG_F32_e32_vi:
    case AMDGPU::V_CMPX_LG_F64_e32_si:
    case AMDGPU::V_CMPX_LG_F64_e32_vi:
    case AMDGPU::V_CMPX_LT_F16_e32_vi:
    case AMDGPU::V_CMPX_LT_F32_e32_si:
    case AMDGPU::V_CMPX_LT_F32_e32_vi:
    case AMDGPU::V_CMPX_LT_F64_e32_si:
    case AMDGPU::V_CMPX_LT_F64_e32_vi:
    case AMDGPU::V_CMPX_LT_I32_e32_si:
    case AMDGPU::V_CMPX_LT_I32_e32_vi:
    case AMDGPU::V_CMPX_LT_I64_e32_si:
    case AMDGPU::V_CMPX_LT_I64_e32_vi:
    case AMDGPU::V_CMPX_LT_U32_e32_si:
    case AMDGPU::V_CMPX_LT_U32_e32_vi:
    case AMDGPU::V_CMPX_LT_U64_e32_si:
    case AMDGPU::V_CMPX_LT_U64_e32_vi:
    case AMDGPU::V_CMPX_NEQ_F16_e32_vi:
    case AMDGPU::V_CMPX_NEQ_F32_e32_si:
    case AMDGPU::V_CMPX_NEQ_F32_e32_vi:
    case AMDGPU::V_CMPX_NEQ_F64_e32_si:
    case AMDGPU::V_CMPX_NEQ_F64_e32_vi:
    case AMDGPU::V_CMPX_NE_I32_e32_si:
    case AMDGPU::V_CMPX_NE_I32_e32_vi:
    case AMDGPU::V_CMPX_NE_I64_e32_si:
    case AMDGPU::V_CMPX_NE_I64_e32_vi:
    case AMDGPU::V_CMPX_NE_U32_e32_si:
    case AMDGPU::V_CMPX_NE_U32_e32_vi:
    case AMDGPU::V_CMPX_NE_U64_e32_si:
    case AMDGPU::V_CMPX_NE_U64_e32_vi:
    case AMDGPU::V_CMPX_NGE_F16_e32_vi:
    case AMDGPU::V_CMPX_NGE_F32_e32_si:
    case AMDGPU::V_CMPX_NGE_F32_e32_vi:
    case AMDGPU::V_CMPX_NGE_F64_e32_si:
    case AMDGPU::V_CMPX_NGE_F64_e32_vi:
    case AMDGPU::V_CMPX_NGT_F16_e32_vi:
    case AMDGPU::V_CMPX_NGT_F32_e32_si:
    case AMDGPU::V_CMPX_NGT_F32_e32_vi:
    case AMDGPU::V_CMPX_NGT_F64_e32_si:
    case AMDGPU::V_CMPX_NGT_F64_e32_vi:
    case AMDGPU::V_CMPX_NLE_F16_e32_vi:
    case AMDGPU::V_CMPX_NLE_F32_e32_si:
    case AMDGPU::V_CMPX_NLE_F32_e32_vi:
    case AMDGPU::V_CMPX_NLE_F64_e32_si:
    case AMDGPU::V_CMPX_NLE_F64_e32_vi:
    case AMDGPU::V_CMPX_NLG_F16_e32_vi:
    case AMDGPU::V_CMPX_NLG_F32_e32_si:
    case AMDGPU::V_CMPX_NLG_F32_e32_vi:
    case AMDGPU::V_CMPX_NLG_F64_e32_si:
    case AMDGPU::V_CMPX_NLG_F64_e32_vi:
    case AMDGPU::V_CMPX_NLT_F16_e32_vi:
    case AMDGPU::V_CMPX_NLT_F32_e32_si:
    case AMDGPU::V_CMPX_NLT_F32_e32_vi:
    case AMDGPU::V_CMPX_NLT_F64_e32_si:
    case AMDGPU::V_CMPX_NLT_F64_e32_vi:
    case AMDGPU::V_CMPX_O_F16_e32_vi:
    case AMDGPU::V_CMPX_O_F32_e32_si:
    case AMDGPU::V_CMPX_O_F32_e32_vi:
    case AMDGPU::V_CMPX_O_F64_e32_si:
    case AMDGPU::V_CMPX_O_F64_e32_vi:
    case AMDGPU::V_CMPX_TRU_F16_e32_vi:
    case AMDGPU::V_CMPX_TRU_F32_e32_si:
    case AMDGPU::V_CMPX_TRU_F32_e32_vi:
    case AMDGPU::V_CMPX_TRU_F64_e32_si:
    case AMDGPU::V_CMPX_TRU_F64_e32_vi:
    case AMDGPU::V_CMPX_T_I32_e32_si:
    case AMDGPU::V_CMPX_T_I32_e32_vi:
    case AMDGPU::V_CMPX_T_I64_e32_si:
    case AMDGPU::V_CMPX_T_I64_e32_vi:
    case AMDGPU::V_CMPX_T_U32_e32_si:
    case AMDGPU::V_CMPX_T_U32_e32_vi:
    case AMDGPU::V_CMPX_T_U64_e32_si:
    case AMDGPU::V_CMPX_T_U64_e32_vi:
    case AMDGPU::V_CMPX_U_F16_e32_vi:
    case AMDGPU::V_CMPX_U_F32_e32_si:
    case AMDGPU::V_CMPX_U_F32_e32_vi:
    case AMDGPU::V_CMPX_U_F64_e32_si:
    case AMDGPU::V_CMPX_U_F64_e32_vi:
    case AMDGPU::V_CMP_CLASS_F16_e32_vi:
    case AMDGPU::V_CMP_CLASS_F32_e32_si:
    case AMDGPU::V_CMP_CLASS_F32_e32_vi:
    case AMDGPU::V_CMP_CLASS_F64_e32_si:
    case AMDGPU::V_CMP_CLASS_F64_e32_vi:
    case AMDGPU::V_CMP_EQ_F16_e32_vi:
    case AMDGPU::V_CMP_EQ_F32_e32_si:
    case AMDGPU::V_CMP_EQ_F32_e32_vi:
    case AMDGPU::V_CMP_EQ_F64_e32_si:
    case AMDGPU::V_CMP_EQ_F64_e32_vi:
    case AMDGPU::V_CMP_EQ_I32_e32_si:
    case AMDGPU::V_CMP_EQ_I32_e32_vi:
    case AMDGPU::V_CMP_EQ_I64_e32_si:
    case AMDGPU::V_CMP_EQ_I64_e32_vi:
    case AMDGPU::V_CMP_EQ_U32_e32_si:
    case AMDGPU::V_CMP_EQ_U32_e32_vi:
    case AMDGPU::V_CMP_EQ_U64_e32_si:
    case AMDGPU::V_CMP_EQ_U64_e32_vi:
    case AMDGPU::V_CMP_F_F16_e32_vi:
    case AMDGPU::V_CMP_F_F32_e32_si:
    case AMDGPU::V_CMP_F_F32_e32_vi:
    case AMDGPU::V_CMP_F_F64_e32_si:
    case AMDGPU::V_CMP_F_F64_e32_vi:
    case AMDGPU::V_CMP_F_I32_e32_si:
    case AMDGPU::V_CMP_F_I32_e32_vi:
    case AMDGPU::V_CMP_F_I64_e32_si:
    case AMDGPU::V_CMP_F_I64_e32_vi:
    case AMDGPU::V_CMP_F_U32_e32_si:
    case AMDGPU::V_CMP_F_U32_e32_vi:
    case AMDGPU::V_CMP_F_U64_e32_si:
    case AMDGPU::V_CMP_F_U64_e32_vi:
    case AMDGPU::V_CMP_GE_F16_e32_vi:
    case AMDGPU::V_CMP_GE_F32_e32_si:
    case AMDGPU::V_CMP_GE_F32_e32_vi:
    case AMDGPU::V_CMP_GE_F64_e32_si:
    case AMDGPU::V_CMP_GE_F64_e32_vi:
    case AMDGPU::V_CMP_GE_I32_e32_si:
    case AMDGPU::V_CMP_GE_I32_e32_vi:
    case AMDGPU::V_CMP_GE_I64_e32_si:
    case AMDGPU::V_CMP_GE_I64_e32_vi:
    case AMDGPU::V_CMP_GE_U32_e32_si:
    case AMDGPU::V_CMP_GE_U32_e32_vi:
    case AMDGPU::V_CMP_GE_U64_e32_si:
    case AMDGPU::V_CMP_GE_U64_e32_vi:
    case AMDGPU::V_CMP_GT_F16_e32_vi:
    case AMDGPU::V_CMP_GT_F32_e32_si:
    case AMDGPU::V_CMP_GT_F32_e32_vi:
    case AMDGPU::V_CMP_GT_F64_e32_si:
    case AMDGPU::V_CMP_GT_F64_e32_vi:
    case AMDGPU::V_CMP_GT_I32_e32_si:
    case AMDGPU::V_CMP_GT_I32_e32_vi:
    case AMDGPU::V_CMP_GT_I64_e32_si:
    case AMDGPU::V_CMP_GT_I64_e32_vi:
    case AMDGPU::V_CMP_GT_U32_e32_si:
    case AMDGPU::V_CMP_GT_U32_e32_vi:
    case AMDGPU::V_CMP_GT_U64_e32_si:
    case AMDGPU::V_CMP_GT_U64_e32_vi:
    case AMDGPU::V_CMP_LE_F16_e32_vi:
    case AMDGPU::V_CMP_LE_F32_e32_si:
    case AMDGPU::V_CMP_LE_F32_e32_vi:
    case AMDGPU::V_CMP_LE_F64_e32_si:
    case AMDGPU::V_CMP_LE_F64_e32_vi:
    case AMDGPU::V_CMP_LE_I32_e32_si:
    case AMDGPU::V_CMP_LE_I32_e32_vi:
    case AMDGPU::V_CMP_LE_I64_e32_si:
    case AMDGPU::V_CMP_LE_I64_e32_vi:
    case AMDGPU::V_CMP_LE_U32_e32_si:
    case AMDGPU::V_CMP_LE_U32_e32_vi:
    case AMDGPU::V_CMP_LE_U64_e32_si:
    case AMDGPU::V_CMP_LE_U64_e32_vi:
    case AMDGPU::V_CMP_LG_F16_e32_vi:
    case AMDGPU::V_CMP_LG_F32_e32_si:
    case AMDGPU::V_CMP_LG_F32_e32_vi:
    case AMDGPU::V_CMP_LG_F64_e32_si:
    case AMDGPU::V_CMP_LG_F64_e32_vi:
    case AMDGPU::V_CMP_LT_F16_e32_vi:
    case AMDGPU::V_CMP_LT_F32_e32_si:
    case AMDGPU::V_CMP_LT_F32_e32_vi:
    case AMDGPU::V_CMP_LT_F64_e32_si:
    case AMDGPU::V_CMP_LT_F64_e32_vi:
    case AMDGPU::V_CMP_LT_I32_e32_si:
    case AMDGPU::V_CMP_LT_I32_e32_vi:
    case AMDGPU::V_CMP_LT_I64_e32_si:
    case AMDGPU::V_CMP_LT_I64_e32_vi:
    case AMDGPU::V_CMP_LT_U32_e32_si:
    case AMDGPU::V_CMP_LT_U32_e32_vi:
    case AMDGPU::V_CMP_LT_U64_e32_si:
    case AMDGPU::V_CMP_LT_U64_e32_vi:
    case AMDGPU::V_CMP_NEQ_F16_e32_vi:
    case AMDGPU::V_CMP_NEQ_F32_e32_si:
    case AMDGPU::V_CMP_NEQ_F32_e32_vi:
    case AMDGPU::V_CMP_NEQ_F64_e32_si:
    case AMDGPU::V_CMP_NEQ_F64_e32_vi:
    case AMDGPU::V_CMP_NE_I32_e32_si:
    case AMDGPU::V_CMP_NE_I32_e32_vi:
    case AMDGPU::V_CMP_NE_I64_e32_si:
    case AMDGPU::V_CMP_NE_I64_e32_vi:
    case AMDGPU::V_CMP_NE_U32_e32_si:
    case AMDGPU::V_CMP_NE_U32_e32_vi:
    case AMDGPU::V_CMP_NE_U64_e32_si:
    case AMDGPU::V_CMP_NE_U64_e32_vi:
    case AMDGPU::V_CMP_NGE_F16_e32_vi:
    case AMDGPU::V_CMP_NGE_F32_e32_si:
    case AMDGPU::V_CMP_NGE_F32_e32_vi:
    case AMDGPU::V_CMP_NGE_F64_e32_si:
    case AMDGPU::V_CMP_NGE_F64_e32_vi:
    case AMDGPU::V_CMP_NGT_F16_e32_vi:
    case AMDGPU::V_CMP_NGT_F32_e32_si:
    case AMDGPU::V_CMP_NGT_F32_e32_vi:
    case AMDGPU::V_CMP_NGT_F64_e32_si:
    case AMDGPU::V_CMP_NGT_F64_e32_vi:
    case AMDGPU::V_CMP_NLE_F16_e32_vi:
    case AMDGPU::V_CMP_NLE_F32_e32_si:
    case AMDGPU::V_CMP_NLE_F32_e32_vi:
    case AMDGPU::V_CMP_NLE_F64_e32_si:
    case AMDGPU::V_CMP_NLE_F64_e32_vi:
    case AMDGPU::V_CMP_NLG_F16_e32_vi:
    case AMDGPU::V_CMP_NLG_F32_e32_si:
    case AMDGPU::V_CMP_NLG_F32_e32_vi:
    case AMDGPU::V_CMP_NLG_F64_e32_si:
    case AMDGPU::V_CMP_NLG_F64_e32_vi:
    case AMDGPU::V_CMP_NLT_F16_e32_vi:
    case AMDGPU::V_CMP_NLT_F32_e32_si:
    case AMDGPU::V_CMP_NLT_F32_e32_vi:
    case AMDGPU::V_CMP_NLT_F64_e32_si:
    case AMDGPU::V_CMP_NLT_F64_e32_vi:
    case AMDGPU::V_CMP_O_F16_e32_vi:
    case AMDGPU::V_CMP_O_F32_e32_si:
    case AMDGPU::V_CMP_O_F32_e32_vi:
    case AMDGPU::V_CMP_O_F64_e32_si:
    case AMDGPU::V_CMP_O_F64_e32_vi:
    case AMDGPU::V_CMP_TRU_F16_e32_vi:
    case AMDGPU::V_CMP_TRU_F32_e32_si:
    case AMDGPU::V_CMP_TRU_F32_e32_vi:
    case AMDGPU::V_CMP_TRU_F64_e32_si:
    case AMDGPU::V_CMP_TRU_F64_e32_vi:
    case AMDGPU::V_CMP_T_I32_e32_si:
    case AMDGPU::V_CMP_T_I32_e32_vi:
    case AMDGPU::V_CMP_T_I64_e32_si:
    case AMDGPU::V_CMP_T_I64_e32_vi:
    case AMDGPU::V_CMP_T_U32_e32_si:
    case AMDGPU::V_CMP_T_U32_e32_vi:
    case AMDGPU::V_CMP_T_U64_e32_si:
    case AMDGPU::V_CMP_T_U64_e32_vi:
    case AMDGPU::V_CMP_U_F16_e32_vi:
    case AMDGPU::V_CMP_U_F32_e32_si:
    case AMDGPU::V_CMP_U_F32_e32_vi:
    case AMDGPU::V_CMP_U_F64_e32_si:
    case AMDGPU::V_CMP_U_F64_e32_vi: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(511);
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::LDS_BYTE_READ_RET:
    case AMDGPU::LDS_READ_RET:
    case AMDGPU::LDS_SHORT_READ_RET:
    case AMDGPU::LDS_UBYTE_READ_RET:
    case AMDGPU::LDS_USHORT_READ_RET: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 1;
      Value |= op & UINT64_C(511);
      // op: src0_rel
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 9;
      // op: pred_sel
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 29;
      // op: last
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 31;
      // op: bank_swizzle
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 50;
      break;
    }
    case AMDGPU::LDS_CMPST_RET: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 1;
      Value |= op & UINT64_C(511);
      // op: src0_rel
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 9;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 14;
      Value |= (op & UINT64_C(511)) << 13;
      // op: src1_rel
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 22;
      // op: pred_sel
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 29;
      // op: last
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 31;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 33;
      Value |= (op & UINT64_C(511)) << 32;
      // op: src2_rel
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 41;
      // op: bank_swizzle
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 50;
      break;
    }
    case AMDGPU::LDS_ADD_RET:
    case AMDGPU::LDS_AND_RET:
    case AMDGPU::LDS_MAX_INT_RET:
    case AMDGPU::LDS_MAX_UINT_RET:
    case AMDGPU::LDS_MIN_INT_RET:
    case AMDGPU::LDS_MIN_UINT_RET:
    case AMDGPU::LDS_OR_RET:
    case AMDGPU::LDS_SUB_RET:
    case AMDGPU::LDS_WRXCHG_RET:
    case AMDGPU::LDS_XOR_RET: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 1;
      Value |= op & UINT64_C(511);
      // op: src0_rel
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 9;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 14;
      Value |= (op & UINT64_C(511)) << 13;
      // op: src1_rel
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 22;
      // op: pred_sel
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 29;
      // op: last
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 31;
      // op: bank_swizzle
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 50;
      break;
    }
    case AMDGPU::V_BFREV_B32_dpp:
    case AMDGPU::V_CVT_F16_I16_dpp:
    case AMDGPU::V_CVT_F16_U16_dpp:
    case AMDGPU::V_CVT_F32_F16_dpp:
    case AMDGPU::V_CVT_F32_I32_dpp:
    case AMDGPU::V_CVT_F32_U32_dpp:
    case AMDGPU::V_CVT_F32_UBYTE0_dpp:
    case AMDGPU::V_CVT_F32_UBYTE1_dpp:
    case AMDGPU::V_CVT_F32_UBYTE2_dpp:
    case AMDGPU::V_CVT_F32_UBYTE3_dpp:
    case AMDGPU::V_CVT_F64_I32_dpp:
    case AMDGPU::V_CVT_F64_U32_dpp:
    case AMDGPU::V_CVT_OFF_F32_I4_dpp:
    case AMDGPU::V_FFBH_I32_dpp:
    case AMDGPU::V_FFBH_U32_dpp:
    case AMDGPU::V_FFBL_B32_dpp:
    case AMDGPU::V_MOVRELD_B32_dpp:
    case AMDGPU::V_MOVRELSD_B32_dpp:
    case AMDGPU::V_MOVRELS_B32_dpp:
    case AMDGPU::V_MOV_B32_dpp:
    case AMDGPU::V_NOT_B32_dpp: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: dpp_ctrl
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 40;
      // op: bound_ctrl
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 51;
      // op: bank_mask
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 56;
      // op: row_mask
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 60;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 17;
      break;
    }
    case AMDGPU::V_ADD_U16_dpp:
    case AMDGPU::V_AND_B32_dpp:
    case AMDGPU::V_ASHRREV_B16_dpp:
    case AMDGPU::V_ASHRREV_I32_dpp:
    case AMDGPU::V_LSHLREV_B16_dpp:
    case AMDGPU::V_LSHLREV_B32_dpp:
    case AMDGPU::V_LSHRREV_B16_dpp:
    case AMDGPU::V_LSHRREV_B32_dpp:
    case AMDGPU::V_MAX_I16_dpp:
    case AMDGPU::V_MAX_I32_dpp:
    case AMDGPU::V_MAX_U16_dpp:
    case AMDGPU::V_MAX_U32_dpp:
    case AMDGPU::V_MIN_I16_dpp:
    case AMDGPU::V_MIN_I32_dpp:
    case AMDGPU::V_MIN_U16_dpp:
    case AMDGPU::V_MIN_U32_dpp:
    case AMDGPU::V_MUL_HI_I32_I24_dpp:
    case AMDGPU::V_MUL_HI_U32_U24_dpp:
    case AMDGPU::V_MUL_I32_I24_dpp:
    case AMDGPU::V_MUL_LO_U16_dpp:
    case AMDGPU::V_MUL_U32_U24_dpp:
    case AMDGPU::V_OR_B32_dpp:
    case AMDGPU::V_SUBREV_U16_dpp:
    case AMDGPU::V_SUB_U16_dpp:
    case AMDGPU::V_XOR_B32_dpp: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: dpp_ctrl
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 40;
      // op: bound_ctrl
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 51;
      // op: bank_mask
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 56;
      // op: row_mask
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 60;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 17;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::V_CMPX_EQ_I32_sdwa:
    case AMDGPU::V_CMPX_EQ_I64_sdwa:
    case AMDGPU::V_CMPX_EQ_U32_sdwa:
    case AMDGPU::V_CMPX_EQ_U64_sdwa:
    case AMDGPU::V_CMPX_F_I32_sdwa:
    case AMDGPU::V_CMPX_F_I64_sdwa:
    case AMDGPU::V_CMPX_F_U32_sdwa:
    case AMDGPU::V_CMPX_F_U64_sdwa:
    case AMDGPU::V_CMPX_GE_I32_sdwa:
    case AMDGPU::V_CMPX_GE_I64_sdwa:
    case AMDGPU::V_CMPX_GE_U32_sdwa:
    case AMDGPU::V_CMPX_GE_U64_sdwa:
    case AMDGPU::V_CMPX_GT_I32_sdwa:
    case AMDGPU::V_CMPX_GT_I64_sdwa:
    case AMDGPU::V_CMPX_GT_U32_sdwa:
    case AMDGPU::V_CMPX_GT_U64_sdwa:
    case AMDGPU::V_CMPX_LE_I32_sdwa:
    case AMDGPU::V_CMPX_LE_I64_sdwa:
    case AMDGPU::V_CMPX_LE_U32_sdwa:
    case AMDGPU::V_CMPX_LE_U64_sdwa:
    case AMDGPU::V_CMPX_LT_I32_sdwa:
    case AMDGPU::V_CMPX_LT_I64_sdwa:
    case AMDGPU::V_CMPX_LT_U32_sdwa:
    case AMDGPU::V_CMPX_LT_U64_sdwa:
    case AMDGPU::V_CMPX_NE_I32_sdwa:
    case AMDGPU::V_CMPX_NE_I64_sdwa:
    case AMDGPU::V_CMPX_NE_U32_sdwa:
    case AMDGPU::V_CMPX_NE_U64_sdwa:
    case AMDGPU::V_CMPX_T_I32_sdwa:
    case AMDGPU::V_CMPX_T_I64_sdwa:
    case AMDGPU::V_CMPX_T_U32_sdwa:
    case AMDGPU::V_CMPX_T_U64_sdwa:
    case AMDGPU::V_CMP_EQ_I32_sdwa:
    case AMDGPU::V_CMP_EQ_I64_sdwa:
    case AMDGPU::V_CMP_EQ_U32_sdwa:
    case AMDGPU::V_CMP_EQ_U64_sdwa:
    case AMDGPU::V_CMP_F_I32_sdwa:
    case AMDGPU::V_CMP_F_I64_sdwa:
    case AMDGPU::V_CMP_F_U32_sdwa:
    case AMDGPU::V_CMP_F_U64_sdwa:
    case AMDGPU::V_CMP_GE_I32_sdwa:
    case AMDGPU::V_CMP_GE_I64_sdwa:
    case AMDGPU::V_CMP_GE_U32_sdwa:
    case AMDGPU::V_CMP_GE_U64_sdwa:
    case AMDGPU::V_CMP_GT_I32_sdwa:
    case AMDGPU::V_CMP_GT_I64_sdwa:
    case AMDGPU::V_CMP_GT_U32_sdwa:
    case AMDGPU::V_CMP_GT_U64_sdwa:
    case AMDGPU::V_CMP_LE_I32_sdwa:
    case AMDGPU::V_CMP_LE_I64_sdwa:
    case AMDGPU::V_CMP_LE_U32_sdwa:
    case AMDGPU::V_CMP_LE_U64_sdwa:
    case AMDGPU::V_CMP_LT_I32_sdwa:
    case AMDGPU::V_CMP_LT_I64_sdwa:
    case AMDGPU::V_CMP_LT_U32_sdwa:
    case AMDGPU::V_CMP_LT_U64_sdwa:
    case AMDGPU::V_CMP_NE_I32_sdwa:
    case AMDGPU::V_CMP_NE_I64_sdwa:
    case AMDGPU::V_CMP_NE_U32_sdwa:
    case AMDGPU::V_CMP_NE_U64_sdwa:
    case AMDGPU::V_CMP_T_I32_sdwa:
    case AMDGPU::V_CMP_T_I64_sdwa:
    case AMDGPU::V_CMP_T_U32_sdwa:
    case AMDGPU::V_CMP_T_U64_sdwa: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 48;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 51;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 56;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 59;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 45;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::V_CMPX_CLASS_F16_sdwa:
    case AMDGPU::V_CMPX_CLASS_F32_sdwa:
    case AMDGPU::V_CMPX_CLASS_F64_sdwa:
    case AMDGPU::V_CMP_CLASS_F16_sdwa:
    case AMDGPU::V_CMP_CLASS_F32_sdwa:
    case AMDGPU::V_CMP_CLASS_F64_sdwa: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 48;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 52;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 56;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 59;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 45;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::V_CMPX_EQ_F16_sdwa:
    case AMDGPU::V_CMPX_EQ_F32_sdwa:
    case AMDGPU::V_CMPX_EQ_F64_sdwa:
    case AMDGPU::V_CMPX_F_F16_sdwa:
    case AMDGPU::V_CMPX_F_F32_sdwa:
    case AMDGPU::V_CMPX_F_F64_sdwa:
    case AMDGPU::V_CMPX_GE_F16_sdwa:
    case AMDGPU::V_CMPX_GE_F32_sdwa:
    case AMDGPU::V_CMPX_GE_F64_sdwa:
    case AMDGPU::V_CMPX_GT_F16_sdwa:
    case AMDGPU::V_CMPX_GT_F32_sdwa:
    case AMDGPU::V_CMPX_GT_F64_sdwa:
    case AMDGPU::V_CMPX_LE_F16_sdwa:
    case AMDGPU::V_CMPX_LE_F32_sdwa:
    case AMDGPU::V_CMPX_LE_F64_sdwa:
    case AMDGPU::V_CMPX_LG_F16_sdwa:
    case AMDGPU::V_CMPX_LG_F32_sdwa:
    case AMDGPU::V_CMPX_LG_F64_sdwa:
    case AMDGPU::V_CMPX_LT_F16_sdwa:
    case AMDGPU::V_CMPX_LT_F32_sdwa:
    case AMDGPU::V_CMPX_LT_F64_sdwa:
    case AMDGPU::V_CMPX_NEQ_F16_sdwa:
    case AMDGPU::V_CMPX_NEQ_F32_sdwa:
    case AMDGPU::V_CMPX_NEQ_F64_sdwa:
    case AMDGPU::V_CMPX_NGE_F16_sdwa:
    case AMDGPU::V_CMPX_NGE_F32_sdwa:
    case AMDGPU::V_CMPX_NGE_F64_sdwa:
    case AMDGPU::V_CMPX_NGT_F16_sdwa:
    case AMDGPU::V_CMPX_NGT_F32_sdwa:
    case AMDGPU::V_CMPX_NGT_F64_sdwa:
    case AMDGPU::V_CMPX_NLE_F16_sdwa:
    case AMDGPU::V_CMPX_NLE_F32_sdwa:
    case AMDGPU::V_CMPX_NLE_F64_sdwa:
    case AMDGPU::V_CMPX_NLG_F16_sdwa:
    case AMDGPU::V_CMPX_NLG_F32_sdwa:
    case AMDGPU::V_CMPX_NLG_F64_sdwa:
    case AMDGPU::V_CMPX_NLT_F16_sdwa:
    case AMDGPU::V_CMPX_NLT_F32_sdwa:
    case AMDGPU::V_CMPX_NLT_F64_sdwa:
    case AMDGPU::V_CMPX_O_F16_sdwa:
    case AMDGPU::V_CMPX_O_F32_sdwa:
    case AMDGPU::V_CMPX_O_F64_sdwa:
    case AMDGPU::V_CMPX_TRU_F16_sdwa:
    case AMDGPU::V_CMPX_TRU_F32_sdwa:
    case AMDGPU::V_CMPX_TRU_F64_sdwa:
    case AMDGPU::V_CMPX_U_F16_sdwa:
    case AMDGPU::V_CMPX_U_F32_sdwa:
    case AMDGPU::V_CMPX_U_F64_sdwa:
    case AMDGPU::V_CMP_EQ_F16_sdwa:
    case AMDGPU::V_CMP_EQ_F32_sdwa:
    case AMDGPU::V_CMP_EQ_F64_sdwa:
    case AMDGPU::V_CMP_F_F16_sdwa:
    case AMDGPU::V_CMP_F_F32_sdwa:
    case AMDGPU::V_CMP_F_F64_sdwa:
    case AMDGPU::V_CMP_GE_F16_sdwa:
    case AMDGPU::V_CMP_GE_F32_sdwa:
    case AMDGPU::V_CMP_GE_F64_sdwa:
    case AMDGPU::V_CMP_GT_F16_sdwa:
    case AMDGPU::V_CMP_GT_F32_sdwa:
    case AMDGPU::V_CMP_GT_F64_sdwa:
    case AMDGPU::V_CMP_LE_F16_sdwa:
    case AMDGPU::V_CMP_LE_F32_sdwa:
    case AMDGPU::V_CMP_LE_F64_sdwa:
    case AMDGPU::V_CMP_LG_F16_sdwa:
    case AMDGPU::V_CMP_LG_F32_sdwa:
    case AMDGPU::V_CMP_LG_F64_sdwa:
    case AMDGPU::V_CMP_LT_F16_sdwa:
    case AMDGPU::V_CMP_LT_F32_sdwa:
    case AMDGPU::V_CMP_LT_F64_sdwa:
    case AMDGPU::V_CMP_NEQ_F16_sdwa:
    case AMDGPU::V_CMP_NEQ_F32_sdwa:
    case AMDGPU::V_CMP_NEQ_F64_sdwa:
    case AMDGPU::V_CMP_NGE_F16_sdwa:
    case AMDGPU::V_CMP_NGE_F32_sdwa:
    case AMDGPU::V_CMP_NGE_F64_sdwa:
    case AMDGPU::V_CMP_NGT_F16_sdwa:
    case AMDGPU::V_CMP_NGT_F32_sdwa:
    case AMDGPU::V_CMP_NGT_F64_sdwa:
    case AMDGPU::V_CMP_NLE_F16_sdwa:
    case AMDGPU::V_CMP_NLE_F32_sdwa:
    case AMDGPU::V_CMP_NLE_F64_sdwa:
    case AMDGPU::V_CMP_NLG_F16_sdwa:
    case AMDGPU::V_CMP_NLG_F32_sdwa:
    case AMDGPU::V_CMP_NLG_F64_sdwa:
    case AMDGPU::V_CMP_NLT_F16_sdwa:
    case AMDGPU::V_CMP_NLT_F32_sdwa:
    case AMDGPU::V_CMP_NLT_F64_sdwa:
    case AMDGPU::V_CMP_O_F16_sdwa:
    case AMDGPU::V_CMP_O_F32_sdwa:
    case AMDGPU::V_CMP_O_F64_sdwa:
    case AMDGPU::V_CMP_TRU_F16_sdwa:
    case AMDGPU::V_CMP_TRU_F32_sdwa:
    case AMDGPU::V_CMP_TRU_F64_sdwa:
    case AMDGPU::V_CMP_U_F16_sdwa:
    case AMDGPU::V_CMP_U_F32_sdwa:
    case AMDGPU::V_CMP_U_F64_sdwa: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 48;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 52;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 56;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 60;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 45;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::V_CMPX_EQ_I32_e64_si:
    case AMDGPU::V_CMPX_EQ_I32_e64_vi:
    case AMDGPU::V_CMPX_EQ_I64_e64_si:
    case AMDGPU::V_CMPX_EQ_I64_e64_vi:
    case AMDGPU::V_CMPX_EQ_U32_e64_si:
    case AMDGPU::V_CMPX_EQ_U32_e64_vi:
    case AMDGPU::V_CMPX_EQ_U64_e64_si:
    case AMDGPU::V_CMPX_EQ_U64_e64_vi:
    case AMDGPU::V_CMPX_F_I32_e64_si:
    case AMDGPU::V_CMPX_F_I32_e64_vi:
    case AMDGPU::V_CMPX_F_I64_e64_si:
    case AMDGPU::V_CMPX_F_I64_e64_vi:
    case AMDGPU::V_CMPX_F_U32_e64_si:
    case AMDGPU::V_CMPX_F_U32_e64_vi:
    case AMDGPU::V_CMPX_F_U64_e64_si:
    case AMDGPU::V_CMPX_F_U64_e64_vi:
    case AMDGPU::V_CMPX_GE_I32_e64_si:
    case AMDGPU::V_CMPX_GE_I32_e64_vi:
    case AMDGPU::V_CMPX_GE_I64_e64_si:
    case AMDGPU::V_CMPX_GE_I64_e64_vi:
    case AMDGPU::V_CMPX_GE_U32_e64_si:
    case AMDGPU::V_CMPX_GE_U32_e64_vi:
    case AMDGPU::V_CMPX_GE_U64_e64_si:
    case AMDGPU::V_CMPX_GE_U64_e64_vi:
    case AMDGPU::V_CMPX_GT_I32_e64_si:
    case AMDGPU::V_CMPX_GT_I32_e64_vi:
    case AMDGPU::V_CMPX_GT_I64_e64_si:
    case AMDGPU::V_CMPX_GT_I64_e64_vi:
    case AMDGPU::V_CMPX_GT_U32_e64_si:
    case AMDGPU::V_CMPX_GT_U32_e64_vi:
    case AMDGPU::V_CMPX_GT_U64_e64_si:
    case AMDGPU::V_CMPX_GT_U64_e64_vi:
    case AMDGPU::V_CMPX_LE_I32_e64_si:
    case AMDGPU::V_CMPX_LE_I32_e64_vi:
    case AMDGPU::V_CMPX_LE_I64_e64_si:
    case AMDGPU::V_CMPX_LE_I64_e64_vi:
    case AMDGPU::V_CMPX_LE_U32_e64_si:
    case AMDGPU::V_CMPX_LE_U32_e64_vi:
    case AMDGPU::V_CMPX_LE_U64_e64_si:
    case AMDGPU::V_CMPX_LE_U64_e64_vi:
    case AMDGPU::V_CMPX_LT_I32_e64_si:
    case AMDGPU::V_CMPX_LT_I32_e64_vi:
    case AMDGPU::V_CMPX_LT_I64_e64_si:
    case AMDGPU::V_CMPX_LT_I64_e64_vi:
    case AMDGPU::V_CMPX_LT_U32_e64_si:
    case AMDGPU::V_CMPX_LT_U32_e64_vi:
    case AMDGPU::V_CMPX_LT_U64_e64_si:
    case AMDGPU::V_CMPX_LT_U64_e64_vi:
    case AMDGPU::V_CMPX_NE_I32_e64_si:
    case AMDGPU::V_CMPX_NE_I32_e64_vi:
    case AMDGPU::V_CMPX_NE_I64_e64_si:
    case AMDGPU::V_CMPX_NE_I64_e64_vi:
    case AMDGPU::V_CMPX_NE_U32_e64_si:
    case AMDGPU::V_CMPX_NE_U32_e64_vi:
    case AMDGPU::V_CMPX_NE_U64_e64_si:
    case AMDGPU::V_CMPX_NE_U64_e64_vi:
    case AMDGPU::V_CMPX_T_I32_e64_si:
    case AMDGPU::V_CMPX_T_I32_e64_vi:
    case AMDGPU::V_CMPX_T_I64_e64_si:
    case AMDGPU::V_CMPX_T_I64_e64_vi:
    case AMDGPU::V_CMPX_T_U32_e64_si:
    case AMDGPU::V_CMPX_T_U32_e64_vi:
    case AMDGPU::V_CMPX_T_U64_e64_si:
    case AMDGPU::V_CMPX_T_U64_e64_vi:
    case AMDGPU::V_CMP_EQ_I32_e64_si:
    case AMDGPU::V_CMP_EQ_I32_e64_vi:
    case AMDGPU::V_CMP_EQ_I64_e64_si:
    case AMDGPU::V_CMP_EQ_I64_e64_vi:
    case AMDGPU::V_CMP_EQ_U32_e64_si:
    case AMDGPU::V_CMP_EQ_U32_e64_vi:
    case AMDGPU::V_CMP_EQ_U64_e64_si:
    case AMDGPU::V_CMP_EQ_U64_e64_vi:
    case AMDGPU::V_CMP_F_I32_e64_si:
    case AMDGPU::V_CMP_F_I32_e64_vi:
    case AMDGPU::V_CMP_F_I64_e64_si:
    case AMDGPU::V_CMP_F_I64_e64_vi:
    case AMDGPU::V_CMP_F_U32_e64_si:
    case AMDGPU::V_CMP_F_U32_e64_vi:
    case AMDGPU::V_CMP_F_U64_e64_si:
    case AMDGPU::V_CMP_F_U64_e64_vi:
    case AMDGPU::V_CMP_GE_I32_e64_si:
    case AMDGPU::V_CMP_GE_I32_e64_vi:
    case AMDGPU::V_CMP_GE_I64_e64_si:
    case AMDGPU::V_CMP_GE_I64_e64_vi:
    case AMDGPU::V_CMP_GE_U32_e64_si:
    case AMDGPU::V_CMP_GE_U32_e64_vi:
    case AMDGPU::V_CMP_GE_U64_e64_si:
    case AMDGPU::V_CMP_GE_U64_e64_vi:
    case AMDGPU::V_CMP_GT_I32_e64_si:
    case AMDGPU::V_CMP_GT_I32_e64_vi:
    case AMDGPU::V_CMP_GT_I64_e64_si:
    case AMDGPU::V_CMP_GT_I64_e64_vi:
    case AMDGPU::V_CMP_GT_U32_e64_si:
    case AMDGPU::V_CMP_GT_U32_e64_vi:
    case AMDGPU::V_CMP_GT_U64_e64_si:
    case AMDGPU::V_CMP_GT_U64_e64_vi:
    case AMDGPU::V_CMP_LE_I32_e64_si:
    case AMDGPU::V_CMP_LE_I32_e64_vi:
    case AMDGPU::V_CMP_LE_I64_e64_si:
    case AMDGPU::V_CMP_LE_I64_e64_vi:
    case AMDGPU::V_CMP_LE_U32_e64_si:
    case AMDGPU::V_CMP_LE_U32_e64_vi:
    case AMDGPU::V_CMP_LE_U64_e64_si:
    case AMDGPU::V_CMP_LE_U64_e64_vi:
    case AMDGPU::V_CMP_LT_I32_e64_si:
    case AMDGPU::V_CMP_LT_I32_e64_vi:
    case AMDGPU::V_CMP_LT_I64_e64_si:
    case AMDGPU::V_CMP_LT_I64_e64_vi:
    case AMDGPU::V_CMP_LT_U32_e64_si:
    case AMDGPU::V_CMP_LT_U32_e64_vi:
    case AMDGPU::V_CMP_LT_U64_e64_si:
    case AMDGPU::V_CMP_LT_U64_e64_vi:
    case AMDGPU::V_CMP_NE_I32_e64_si:
    case AMDGPU::V_CMP_NE_I32_e64_vi:
    case AMDGPU::V_CMP_NE_I64_e64_si:
    case AMDGPU::V_CMP_NE_I64_e64_vi:
    case AMDGPU::V_CMP_NE_U32_e64_si:
    case AMDGPU::V_CMP_NE_U32_e64_vi:
    case AMDGPU::V_CMP_NE_U64_e64_si:
    case AMDGPU::V_CMP_NE_U64_e64_vi:
    case AMDGPU::V_CMP_T_I32_e64_si:
    case AMDGPU::V_CMP_T_I32_e64_vi:
    case AMDGPU::V_CMP_T_I64_e64_si:
    case AMDGPU::V_CMP_T_I64_e64_vi:
    case AMDGPU::V_CMP_T_U32_e64_si:
    case AMDGPU::V_CMP_T_U32_e64_vi:
    case AMDGPU::V_CMP_T_U64_e64_si:
    case AMDGPU::V_CMP_T_U64_e64_vi: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 32;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 41;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      break;
    }
    case AMDGPU::V_ALIGNBIT_B32_si:
    case AMDGPU::V_ALIGNBIT_B32_vi:
    case AMDGPU::V_ALIGNBYTE_B32_si:
    case AMDGPU::V_ALIGNBYTE_B32_vi:
    case AMDGPU::V_BFE_I32_si:
    case AMDGPU::V_BFE_I32_vi:
    case AMDGPU::V_BFE_U32_si:
    case AMDGPU::V_BFE_U32_vi:
    case AMDGPU::V_BFI_B32_si:
    case AMDGPU::V_BFI_B32_vi:
    case AMDGPU::V_CNDMASK_B32_e64_si:
    case AMDGPU::V_CNDMASK_B32_e64_vi:
    case AMDGPU::V_LERP_U8_si:
    case AMDGPU::V_LERP_U8_vi:
    case AMDGPU::V_MAD_I16_vi:
    case AMDGPU::V_MAD_I32_I24_si:
    case AMDGPU::V_MAD_I32_I24_vi:
    case AMDGPU::V_MAD_I64_I32_ci:
    case AMDGPU::V_MAD_I64_I32_vi:
    case AMDGPU::V_MAD_U16_vi:
    case AMDGPU::V_MAD_U32_U24_si:
    case AMDGPU::V_MAD_U32_U24_vi:
    case AMDGPU::V_MAD_U64_U32_ci:
    case AMDGPU::V_MAD_U64_U32_vi:
    case AMDGPU::V_MAX3_I32_si:
    case AMDGPU::V_MAX3_I32_vi:
    case AMDGPU::V_MAX3_U32_si:
    case AMDGPU::V_MAX3_U32_vi:
    case AMDGPU::V_MED3_I32_si:
    case AMDGPU::V_MED3_I32_vi:
    case AMDGPU::V_MED3_U32_si:
    case AMDGPU::V_MED3_U32_vi:
    case AMDGPU::V_MIN3_I32_si:
    case AMDGPU::V_MIN3_I32_vi:
    case AMDGPU::V_MIN3_U32_si:
    case AMDGPU::V_MIN3_U32_vi:
    case AMDGPU::V_MQSAD_PK_U16_U8_si:
    case AMDGPU::V_MQSAD_PK_U16_U8_vi:
    case AMDGPU::V_MQSAD_U32_U8_ci:
    case AMDGPU::V_MQSAD_U32_U8_vi:
    case AMDGPU::V_MSAD_U8_si:
    case AMDGPU::V_MSAD_U8_vi:
    case AMDGPU::V_QSAD_PK_U16_U8_ci:
    case AMDGPU::V_QSAD_PK_U16_U8_vi:
    case AMDGPU::V_SAD_HI_U8_si:
    case AMDGPU::V_SAD_HI_U8_vi:
    case AMDGPU::V_SAD_U16_si:
    case AMDGPU::V_SAD_U16_vi:
    case AMDGPU::V_SAD_U32_si:
    case AMDGPU::V_SAD_U32_vi:
    case AMDGPU::V_SAD_U8_si:
    case AMDGPU::V_SAD_U8_vi: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 32;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 41;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 50;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      break;
    }
    case AMDGPU::V_ADD_U16_e64_vi:
    case AMDGPU::V_AND_B32_e64_si:
    case AMDGPU::V_AND_B32_e64_vi:
    case AMDGPU::V_ASHRREV_B16_e64_vi:
    case AMDGPU::V_ASHRREV_I32_e64_si:
    case AMDGPU::V_ASHRREV_I32_e64_vi:
    case AMDGPU::V_ASHRREV_I64_vi:
    case AMDGPU::V_ASHR_I32_e64_si:
    case AMDGPU::V_ASHR_I64_si:
    case AMDGPU::V_BCNT_U32_B32_e64_si:
    case AMDGPU::V_BCNT_U32_B32_e64_vi:
    case AMDGPU::V_BFM_B32_e64_si:
    case AMDGPU::V_BFM_B32_e64_vi:
    case AMDGPU::V_CVT_PK_I16_I32_e64_si:
    case AMDGPU::V_CVT_PK_I16_I32_e64_vi:
    case AMDGPU::V_CVT_PK_U16_U32_e64_si:
    case AMDGPU::V_CVT_PK_U16_U32_e64_vi:
    case AMDGPU::V_LSHLREV_B16_e64_vi:
    case AMDGPU::V_LSHLREV_B32_e64_si:
    case AMDGPU::V_LSHLREV_B32_e64_vi:
    case AMDGPU::V_LSHLREV_B64_vi:
    case AMDGPU::V_LSHL_B32_e64_si:
    case AMDGPU::V_LSHL_B64_si:
    case AMDGPU::V_LSHRREV_B16_e64_vi:
    case AMDGPU::V_LSHRREV_B32_e64_si:
    case AMDGPU::V_LSHRREV_B32_e64_vi:
    case AMDGPU::V_LSHRREV_B64_vi:
    case AMDGPU::V_LSHR_B32_e64_si:
    case AMDGPU::V_LSHR_B64_si:
    case AMDGPU::V_MAX_I16_e64_vi:
    case AMDGPU::V_MAX_I32_e64_si:
    case AMDGPU::V_MAX_I32_e64_vi:
    case AMDGPU::V_MAX_U16_e64_vi:
    case AMDGPU::V_MAX_U32_e64_si:
    case AMDGPU::V_MAX_U32_e64_vi:
    case AMDGPU::V_MBCNT_HI_U32_B32_e64_si:
    case AMDGPU::V_MBCNT_HI_U32_B32_e64_vi:
    case AMDGPU::V_MBCNT_LO_U32_B32_e64_si:
    case AMDGPU::V_MBCNT_LO_U32_B32_e64_vi:
    case AMDGPU::V_MIN_I16_e64_vi:
    case AMDGPU::V_MIN_I32_e64_si:
    case AMDGPU::V_MIN_I32_e64_vi:
    case AMDGPU::V_MIN_U16_e64_vi:
    case AMDGPU::V_MIN_U32_e64_si:
    case AMDGPU::V_MIN_U32_e64_vi:
    case AMDGPU::V_MQSAD_U16_U8_ci:
    case AMDGPU::V_MQSAD_U16_U8_vi:
    case AMDGPU::V_MUL_HI_I32_I24_e64_si:
    case AMDGPU::V_MUL_HI_I32_I24_e64_vi:
    case AMDGPU::V_MUL_HI_I32_si:
    case AMDGPU::V_MUL_HI_I32_vi:
    case AMDGPU::V_MUL_HI_U32_U24_e64_si:
    case AMDGPU::V_MUL_HI_U32_U24_e64_vi:
    case AMDGPU::V_MUL_HI_U32_si:
    case AMDGPU::V_MUL_HI_U32_vi:
    case AMDGPU::V_MUL_I32_I24_e64_si:
    case AMDGPU::V_MUL_I32_I24_e64_vi:
    case AMDGPU::V_MUL_LO_I32_si:
    case AMDGPU::V_MUL_LO_I32_vi:
    case AMDGPU::V_MUL_LO_U16_e64_vi:
    case AMDGPU::V_MUL_LO_U32_si:
    case AMDGPU::V_MUL_LO_U32_vi:
    case AMDGPU::V_MUL_U32_U24_e64_si:
    case AMDGPU::V_MUL_U32_U24_e64_vi:
    case AMDGPU::V_OR_B32_e64_si:
    case AMDGPU::V_OR_B32_e64_vi:
    case AMDGPU::V_READLANE_B32_vi:
    case AMDGPU::V_SUBREV_U16_e64_vi:
    case AMDGPU::V_SUB_U16_e64_vi:
    case AMDGPU::V_WRITELANE_B32_vi:
    case AMDGPU::V_XOR_B32_e64_si:
    case AMDGPU::V_XOR_B32_e64_vi: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 32;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 41;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      break;
    }
    case AMDGPU::V_BFREV_B32_e64_si:
    case AMDGPU::V_BFREV_B32_e64_vi:
    case AMDGPU::V_CVT_F16_I16_e64_vi:
    case AMDGPU::V_CVT_F16_U16_e64_vi:
    case AMDGPU::V_CVT_F32_F16_e64_si:
    case AMDGPU::V_CVT_F32_F16_e64_vi:
    case AMDGPU::V_CVT_F32_I32_e64_si:
    case AMDGPU::V_CVT_F32_I32_e64_vi:
    case AMDGPU::V_CVT_F32_U32_e64_si:
    case AMDGPU::V_CVT_F32_U32_e64_vi:
    case AMDGPU::V_CVT_F32_UBYTE0_e64_si:
    case AMDGPU::V_CVT_F32_UBYTE0_e64_vi:
    case AMDGPU::V_CVT_F32_UBYTE1_e64_si:
    case AMDGPU::V_CVT_F32_UBYTE1_e64_vi:
    case AMDGPU::V_CVT_F32_UBYTE2_e64_si:
    case AMDGPU::V_CVT_F32_UBYTE2_e64_vi:
    case AMDGPU::V_CVT_F32_UBYTE3_e64_si:
    case AMDGPU::V_CVT_F32_UBYTE3_e64_vi:
    case AMDGPU::V_CVT_F64_I32_e64_si:
    case AMDGPU::V_CVT_F64_I32_e64_vi:
    case AMDGPU::V_CVT_F64_U32_e64_si:
    case AMDGPU::V_CVT_F64_U32_e64_vi:
    case AMDGPU::V_CVT_OFF_F32_I4_e64_si:
    case AMDGPU::V_CVT_OFF_F32_I4_e64_vi:
    case AMDGPU::V_FFBH_I32_e64_si:
    case AMDGPU::V_FFBH_I32_e64_vi:
    case AMDGPU::V_FFBH_U32_e64_si:
    case AMDGPU::V_FFBH_U32_e64_vi:
    case AMDGPU::V_FFBL_B32_e64_si:
    case AMDGPU::V_FFBL_B32_e64_vi:
    case AMDGPU::V_MOVRELD_B32_e64_si:
    case AMDGPU::V_MOVRELD_B32_e64_vi:
    case AMDGPU::V_MOVRELSD_B32_e64_si:
    case AMDGPU::V_MOVRELSD_B32_e64_vi:
    case AMDGPU::V_MOVRELS_B32_e64_si:
    case AMDGPU::V_MOVRELS_B32_e64_vi:
    case AMDGPU::V_MOV_B32_e64_si:
    case AMDGPU::V_MOV_B32_e64_vi:
    case AMDGPU::V_MOV_FED_B32_e64_si:
    case AMDGPU::V_NOT_B32_e64_si:
    case AMDGPU::V_NOT_B32_e64_vi: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 32;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      break;
    }
    case AMDGPU::V_BFREV_B32_sdwa:
    case AMDGPU::V_CVT_F16_I16_sdwa:
    case AMDGPU::V_CVT_F16_U16_sdwa:
    case AMDGPU::V_CVT_F32_F16_sdwa:
    case AMDGPU::V_CVT_F32_I32_sdwa:
    case AMDGPU::V_CVT_F32_U32_sdwa:
    case AMDGPU::V_CVT_F32_UBYTE0_sdwa:
    case AMDGPU::V_CVT_F32_UBYTE1_sdwa:
    case AMDGPU::V_CVT_F32_UBYTE2_sdwa:
    case AMDGPU::V_CVT_F32_UBYTE3_sdwa:
    case AMDGPU::V_CVT_F64_I32_sdwa:
    case AMDGPU::V_CVT_F64_U32_sdwa:
    case AMDGPU::V_CVT_OFF_F32_I4_sdwa:
    case AMDGPU::V_FFBH_I32_sdwa:
    case AMDGPU::V_FFBH_U32_sdwa:
    case AMDGPU::V_FFBL_B32_sdwa:
    case AMDGPU::V_MOVRELD_B32_sdwa:
    case AMDGPU::V_MOVRELSD_B32_sdwa:
    case AMDGPU::V_MOVRELS_B32_sdwa:
    case AMDGPU::V_MOV_B32_sdwa:
    case AMDGPU::V_NOT_B32_sdwa: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 48;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 51;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 40;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 43;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 45;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 17;
      break;
    }
    case AMDGPU::V_CEIL_F16_sdwa:
    case AMDGPU::V_CEIL_F32_sdwa:
    case AMDGPU::V_CEIL_F64_sdwa:
    case AMDGPU::V_COS_F16_sdwa:
    case AMDGPU::V_COS_F32_sdwa:
    case AMDGPU::V_CVT_F16_F32_sdwa:
    case AMDGPU::V_CVT_F32_F64_sdwa:
    case AMDGPU::V_CVT_F64_F32_sdwa:
    case AMDGPU::V_CVT_FLR_I32_F32_sdwa:
    case AMDGPU::V_CVT_I16_F16_sdwa:
    case AMDGPU::V_CVT_I32_F32_sdwa:
    case AMDGPU::V_CVT_I32_F64_sdwa:
    case AMDGPU::V_CVT_RPI_I32_F32_sdwa:
    case AMDGPU::V_CVT_U16_F16_sdwa:
    case AMDGPU::V_CVT_U32_F32_sdwa:
    case AMDGPU::V_CVT_U32_F64_sdwa:
    case AMDGPU::V_EXP_F16_sdwa:
    case AMDGPU::V_EXP_F32_sdwa:
    case AMDGPU::V_EXP_LEGACY_F32_sdwa:
    case AMDGPU::V_FLOOR_F16_sdwa:
    case AMDGPU::V_FLOOR_F32_sdwa:
    case AMDGPU::V_FLOOR_F64_sdwa:
    case AMDGPU::V_FRACT_F16_sdwa:
    case AMDGPU::V_FRACT_F32_sdwa:
    case AMDGPU::V_FRACT_F64_sdwa:
    case AMDGPU::V_FREXP_EXP_I16_F16_sdwa:
    case AMDGPU::V_FREXP_EXP_I32_F32_sdwa:
    case AMDGPU::V_FREXP_EXP_I32_F64_sdwa:
    case AMDGPU::V_FREXP_MANT_F16_sdwa:
    case AMDGPU::V_FREXP_MANT_F32_sdwa:
    case AMDGPU::V_FREXP_MANT_F64_sdwa:
    case AMDGPU::V_LOG_F16_sdwa:
    case AMDGPU::V_LOG_F32_sdwa:
    case AMDGPU::V_LOG_LEGACY_F32_sdwa:
    case AMDGPU::V_RCP_F16_sdwa:
    case AMDGPU::V_RCP_F32_sdwa:
    case AMDGPU::V_RCP_F64_sdwa:
    case AMDGPU::V_RCP_IFLAG_F32_sdwa:
    case AMDGPU::V_RNDNE_F16_sdwa:
    case AMDGPU::V_RNDNE_F32_sdwa:
    case AMDGPU::V_RNDNE_F64_sdwa:
    case AMDGPU::V_RSQ_F16_sdwa:
    case AMDGPU::V_RSQ_F32_sdwa:
    case AMDGPU::V_RSQ_F64_sdwa:
    case AMDGPU::V_SIN_F16_sdwa:
    case AMDGPU::V_SIN_F32_sdwa:
    case AMDGPU::V_SQRT_F16_sdwa:
    case AMDGPU::V_SQRT_F32_sdwa:
    case AMDGPU::V_SQRT_F64_sdwa:
    case AMDGPU::V_TRUNC_F16_sdwa:
    case AMDGPU::V_TRUNC_F32_sdwa:
    case AMDGPU::V_TRUNC_F64_sdwa: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 48;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 52;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 40;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 43;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 45;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 17;
      break;
    }
    case AMDGPU::V_ADD_U16_sdwa:
    case AMDGPU::V_AND_B32_sdwa:
    case AMDGPU::V_ASHRREV_B16_sdwa:
    case AMDGPU::V_ASHRREV_I32_sdwa:
    case AMDGPU::V_LSHLREV_B16_sdwa:
    case AMDGPU::V_LSHLREV_B32_sdwa:
    case AMDGPU::V_LSHRREV_B16_sdwa:
    case AMDGPU::V_LSHRREV_B32_sdwa:
    case AMDGPU::V_MAX_I16_sdwa:
    case AMDGPU::V_MAX_I32_sdwa:
    case AMDGPU::V_MAX_U16_sdwa:
    case AMDGPU::V_MAX_U32_sdwa:
    case AMDGPU::V_MIN_I16_sdwa:
    case AMDGPU::V_MIN_I32_sdwa:
    case AMDGPU::V_MIN_U16_sdwa:
    case AMDGPU::V_MIN_U32_sdwa:
    case AMDGPU::V_MUL_HI_I32_I24_sdwa:
    case AMDGPU::V_MUL_HI_U32_U24_sdwa:
    case AMDGPU::V_MUL_I32_I24_sdwa:
    case AMDGPU::V_MUL_LO_U16_sdwa:
    case AMDGPU::V_MUL_U32_U24_sdwa:
    case AMDGPU::V_OR_B32_sdwa:
    case AMDGPU::V_SUBREV_U16_sdwa:
    case AMDGPU::V_SUB_U16_sdwa:
    case AMDGPU::V_XOR_B32_sdwa: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 48;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 51;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 56;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 59;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 40;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 43;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 45;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 17;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::V_LDEXP_F16_sdwa: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 48;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 52;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 56;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 59;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 40;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 43;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 45;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 17;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::V_ADD_F16_sdwa:
    case AMDGPU::V_ADD_F32_sdwa:
    case AMDGPU::V_MAX_F16_sdwa:
    case AMDGPU::V_MAX_F32_sdwa:
    case AMDGPU::V_MIN_F16_sdwa:
    case AMDGPU::V_MIN_F32_sdwa:
    case AMDGPU::V_MUL_F16_sdwa:
    case AMDGPU::V_MUL_F32_sdwa:
    case AMDGPU::V_MUL_LEGACY_F32_sdwa:
    case AMDGPU::V_SUBREV_F16_sdwa:
    case AMDGPU::V_SUBREV_F32_sdwa:
    case AMDGPU::V_SUB_F16_sdwa:
    case AMDGPU::V_SUB_F32_sdwa: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 48;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 52;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 56;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 60;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 40;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 43;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 45;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 17;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::V_MAC_F16_sdwa:
    case AMDGPU::V_MAC_F32_sdwa: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: src0_sel
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 48;
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 52;
      // op: src1_sel
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 56;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 60;
      // op: dst_sel
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 40;
      // op: dst_unused
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 43;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 45;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 17;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::BFE_INT_eg:
    case AMDGPU::BFE_UINT_eg:
    case AMDGPU::BFI_INT_eg:
    case AMDGPU::BIT_ALIGN_INT_eg:
    case AMDGPU::CNDE_INT:
    case AMDGPU::CNDE_eg:
    case AMDGPU::CNDE_r600:
    case AMDGPU::CNDGE_INT:
    case AMDGPU::CNDGE_eg:
    case AMDGPU::CNDGE_r600:
    case AMDGPU::CNDGT_INT:
    case AMDGPU::CNDGT_eg:
    case AMDGPU::CNDGT_r600:
    case AMDGPU::FMA_eg:
    case AMDGPU::MULADD_IEEE_eg:
    case AMDGPU::MULADD_IEEE_r600:
    case AMDGPU::MULADD_INT24_cm:
    case AMDGPU::MULADD_UINT24_eg:
    case AMDGPU::MULADD_eg:
    case AMDGPU::MULADD_r600:
    case AMDGPU::MUL_LIT_eg:
    case AMDGPU::MUL_LIT_r600: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 1;
      Value |= op & UINT64_C(511);
      // op: src0_rel
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 9;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 14;
      Value |= (op & UINT64_C(511)) << 13;
      // op: src1_rel
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 22;
      // op: pred_sel
      op = getMachineOpValue(MI, MI.getOperand(16), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 29;
      // op: last
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 31;
      // op: src0_neg
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 12;
      // op: src1_neg
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 25;
      // op: dst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 52;
      Value |= (op & UINT64_C(127)) << 53;
      // op: bank_swizzle
      op = getMachineOpValue(MI, MI.getOperand(18), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 50;
      // op: dst_rel
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 60;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 63;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 33;
      Value |= (op & UINT64_C(511)) << 32;
      // op: src2_rel
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 41;
      // op: src2_neg
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 44;
      break;
    }
    case AMDGPU::BCNT_INT:
    case AMDGPU::CEIL:
    case AMDGPU::COS_cm:
    case AMDGPU::COS_eg:
    case AMDGPU::COS_r600:
    case AMDGPU::COS_r700:
    case AMDGPU::EXP_IEEE_cm:
    case AMDGPU::EXP_IEEE_eg:
    case AMDGPU::EXP_IEEE_r600:
    case AMDGPU::FFBH_UINT:
    case AMDGPU::FFBL_INT:
    case AMDGPU::FLOOR:
    case AMDGPU::FLT_TO_INT_eg:
    case AMDGPU::FLT_TO_INT_r600:
    case AMDGPU::FLT_TO_UINT_eg:
    case AMDGPU::FLT_TO_UINT_r600:
    case AMDGPU::FRACT:
    case AMDGPU::INTERP_LOAD_P0:
    case AMDGPU::INT_TO_FLT_eg:
    case AMDGPU::INT_TO_FLT_r600:
    case AMDGPU::LOG_CLAMPED_eg:
    case AMDGPU::LOG_CLAMPED_r600:
    case AMDGPU::LOG_IEEE_cm:
    case AMDGPU::LOG_IEEE_eg:
    case AMDGPU::LOG_IEEE_r600:
    case AMDGPU::MOV:
    case AMDGPU::MOVA_INT_eg:
    case AMDGPU::NOT_INT:
    case AMDGPU::RECIPSQRT_CLAMPED_cm:
    case AMDGPU::RECIPSQRT_CLAMPED_eg:
    case AMDGPU::RECIPSQRT_CLAMPED_r600:
    case AMDGPU::RECIPSQRT_IEEE_cm:
    case AMDGPU::RECIPSQRT_IEEE_eg:
    case AMDGPU::RECIPSQRT_IEEE_r600:
    case AMDGPU::RECIP_CLAMPED_cm:
    case AMDGPU::RECIP_CLAMPED_eg:
    case AMDGPU::RECIP_CLAMPED_r600:
    case AMDGPU::RECIP_IEEE_cm:
    case AMDGPU::RECIP_IEEE_eg:
    case AMDGPU::RECIP_IEEE_r600:
    case AMDGPU::RECIP_UINT_eg:
    case AMDGPU::RECIP_UINT_r600:
    case AMDGPU::RNDNE:
    case AMDGPU::SIN_cm:
    case AMDGPU::SIN_eg:
    case AMDGPU::SIN_r600:
    case AMDGPU::SIN_r700:
    case AMDGPU::TRUNC:
    case AMDGPU::UINT_TO_FLT_eg:
    case AMDGPU::UINT_TO_FLT_r600: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 1;
      Value |= op & UINT64_C(511);
      // op: src0_rel
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 9;
      // op: pred_sel
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 29;
      // op: last
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 31;
      // op: src0_neg
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 12;
      // op: dst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 52;
      Value |= (op & UINT64_C(127)) << 53;
      // op: bank_swizzle
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 50;
      // op: dst_rel
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 60;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 63;
      // op: src0_abs
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 32;
      // op: write
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 36;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 37;
      break;
    }
    case AMDGPU::ADD:
    case AMDGPU::ADDC_UINT:
    case AMDGPU::ADD_INT:
    case AMDGPU::AND_INT:
    case AMDGPU::ASHR_eg:
    case AMDGPU::ASHR_r600:
    case AMDGPU::BFM_INT_eg:
    case AMDGPU::CUBE_eg_real:
    case AMDGPU::CUBE_r600_real:
    case AMDGPU::DOT4_eg:
    case AMDGPU::DOT4_r600:
    case AMDGPU::KILLGT:
    case AMDGPU::LSHL_eg:
    case AMDGPU::LSHL_r600:
    case AMDGPU::LSHR_eg:
    case AMDGPU::LSHR_r600:
    case AMDGPU::MAX:
    case AMDGPU::MAX_DX10:
    case AMDGPU::MAX_INT:
    case AMDGPU::MAX_UINT:
    case AMDGPU::MIN:
    case AMDGPU::MIN_DX10:
    case AMDGPU::MIN_INT:
    case AMDGPU::MIN_UINT:
    case AMDGPU::MUL:
    case AMDGPU::MULHI_INT_cm:
    case AMDGPU::MULHI_INT_cm24:
    case AMDGPU::MULHI_INT_eg:
    case AMDGPU::MULHI_INT_r600:
    case AMDGPU::MULHI_UINT24_eg:
    case AMDGPU::MULHI_UINT_cm:
    case AMDGPU::MULHI_UINT_cm24:
    case AMDGPU::MULHI_UINT_eg:
    case AMDGPU::MULHI_UINT_r600:
    case AMDGPU::MULLO_INT_cm:
    case AMDGPU::MULLO_INT_eg:
    case AMDGPU::MULLO_INT_r600:
    case AMDGPU::MULLO_UINT_cm:
    case AMDGPU::MULLO_UINT_eg:
    case AMDGPU::MULLO_UINT_r600:
    case AMDGPU::MUL_IEEE:
    case AMDGPU::MUL_INT24_cm:
    case AMDGPU::MUL_UINT24_eg:
    case AMDGPU::OR_INT:
    case AMDGPU::PRED_SETE:
    case AMDGPU::PRED_SETE_INT:
    case AMDGPU::PRED_SETGE:
    case AMDGPU::PRED_SETGE_INT:
    case AMDGPU::PRED_SETGT:
    case AMDGPU::PRED_SETGT_INT:
    case AMDGPU::PRED_SETNE:
    case AMDGPU::PRED_SETNE_INT:
    case AMDGPU::SETE:
    case AMDGPU::SETE_DX10:
    case AMDGPU::SETE_INT:
    case AMDGPU::SETGE_DX10:
    case AMDGPU::SETGE_INT:
    case AMDGPU::SETGE_UINT:
    case AMDGPU::SETGT_DX10:
    case AMDGPU::SETGT_INT:
    case AMDGPU::SETGT_UINT:
    case AMDGPU::SETNE_DX10:
    case AMDGPU::SETNE_INT:
    case AMDGPU::SGE:
    case AMDGPU::SGT:
    case AMDGPU::SNE:
    case AMDGPU::SUBB_UINT:
    case AMDGPU::SUB_INT:
    case AMDGPU::XOR_INT: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 1;
      Value |= op & UINT64_C(511);
      // op: src0_rel
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 9;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 14;
      Value |= (op & UINT64_C(511)) << 13;
      // op: src1_rel
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 22;
      // op: pred_sel
      op = getMachineOpValue(MI, MI.getOperand(18), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 29;
      // op: last
      op = getMachineOpValue(MI, MI.getOperand(17), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 31;
      // op: src0_neg
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 12;
      // op: src1_neg
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 25;
      // op: dst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 52;
      Value |= (op & UINT64_C(127)) << 53;
      // op: bank_swizzle
      op = getMachineOpValue(MI, MI.getOperand(20), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 50;
      // op: dst_rel
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 60;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 63;
      // op: src0_abs
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 32;
      // op: src1_abs
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 33;
      // op: update_exec_mask
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 34;
      // op: update_pred
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 35;
      // op: write
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 36;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 37;
      break;
    }
    case AMDGPU::INTERP_XY:
    case AMDGPU::INTERP_ZW: {
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 1;
      Value |= op & UINT64_C(511);
      // op: src0_rel
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 9;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 14;
      Value |= (op & UINT64_C(511)) << 13;
      // op: src1_rel
      op = getMachineOpValue(MI, MI.getOperand(14), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 22;
      // op: pred_sel
      op = getMachineOpValue(MI, MI.getOperand(18), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 29;
      // op: last
      op = getMachineOpValue(MI, MI.getOperand(17), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 31;
      // op: src0_neg
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 12;
      // op: src1_neg
      op = getMachineOpValue(MI, MI.getOperand(13), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 25;
      // op: dst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(1536)) << 52;
      Value |= (op & UINT64_C(127)) << 53;
      // op: dst_rel
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 60;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 63;
      // op: src0_abs
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 32;
      // op: src1_abs
      op = getMachineOpValue(MI, MI.getOperand(15), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 33;
      // op: update_exec_mask
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 34;
      // op: update_pred
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 35;
      // op: write
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 36;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 37;
      break;
    }
    case AMDGPU::V_CEIL_F32_e64_si:
    case AMDGPU::V_CEIL_F64_e64_ci:
    case AMDGPU::V_COS_F32_e64_si:
    case AMDGPU::V_CVT_F16_F32_e64_si:
    case AMDGPU::V_CVT_F32_F64_e64_si:
    case AMDGPU::V_CVT_F64_F32_e64_si:
    case AMDGPU::V_CVT_FLR_I32_F32_e64_si:
    case AMDGPU::V_CVT_I32_F32_e64_si:
    case AMDGPU::V_CVT_I32_F64_e64_si:
    case AMDGPU::V_CVT_RPI_I32_F32_e64_si:
    case AMDGPU::V_CVT_U32_F32_e64_si:
    case AMDGPU::V_CVT_U32_F64_e64_si:
    case AMDGPU::V_EXP_F32_e64_si:
    case AMDGPU::V_EXP_LEGACY_F32_e64_ci:
    case AMDGPU::V_FLOOR_F32_e64_si:
    case AMDGPU::V_FLOOR_F64_e64_ci:
    case AMDGPU::V_FRACT_F32_e64_si:
    case AMDGPU::V_FRACT_F64_e64_si:
    case AMDGPU::V_FREXP_EXP_I32_F32_e64_si:
    case AMDGPU::V_FREXP_EXP_I32_F64_e64_si:
    case AMDGPU::V_FREXP_MANT_F32_e64_si:
    case AMDGPU::V_FREXP_MANT_F64_e64_si:
    case AMDGPU::V_LOG_CLAMP_F32_e64_si:
    case AMDGPU::V_LOG_F32_e64_si:
    case AMDGPU::V_LOG_LEGACY_F32_e64_ci:
    case AMDGPU::V_RCP_CLAMP_F32_e64_si:
    case AMDGPU::V_RCP_CLAMP_F64_e64_si:
    case AMDGPU::V_RCP_F32_e64_si:
    case AMDGPU::V_RCP_F64_e64_si:
    case AMDGPU::V_RCP_IFLAG_F32_e64_si:
    case AMDGPU::V_RCP_LEGACY_F32_e64_si:
    case AMDGPU::V_RNDNE_F32_e64_si:
    case AMDGPU::V_RNDNE_F64_e64_ci:
    case AMDGPU::V_RSQ_CLAMP_F32_e64_si:
    case AMDGPU::V_RSQ_CLAMP_F64_e64_si:
    case AMDGPU::V_RSQ_F32_e64_si:
    case AMDGPU::V_RSQ_F64_e64_si:
    case AMDGPU::V_RSQ_LEGACY_F32_e64_si:
    case AMDGPU::V_SIN_F32_e64_si:
    case AMDGPU::V_SQRT_F32_e64_si:
    case AMDGPU::V_SQRT_F64_e64_si:
    case AMDGPU::V_TRUNC_F32_e64_si:
    case AMDGPU::V_TRUNC_F64_e64_ci: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 32;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 11;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 59;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      break;
    }
    case AMDGPU::V_CEIL_F16_e64_vi:
    case AMDGPU::V_CEIL_F32_e64_vi:
    case AMDGPU::V_CEIL_F64_e64_vi:
    case AMDGPU::V_COS_F16_e64_vi:
    case AMDGPU::V_COS_F32_e64_vi:
    case AMDGPU::V_CVT_F16_F32_e64_vi:
    case AMDGPU::V_CVT_F32_F64_e64_vi:
    case AMDGPU::V_CVT_F64_F32_e64_vi:
    case AMDGPU::V_CVT_FLR_I32_F32_e64_vi:
    case AMDGPU::V_CVT_I16_F16_e64_vi:
    case AMDGPU::V_CVT_I32_F32_e64_vi:
    case AMDGPU::V_CVT_I32_F64_e64_vi:
    case AMDGPU::V_CVT_RPI_I32_F32_e64_vi:
    case AMDGPU::V_CVT_U16_F16_e64_vi:
    case AMDGPU::V_CVT_U32_F32_e64_vi:
    case AMDGPU::V_CVT_U32_F64_e64_vi:
    case AMDGPU::V_EXP_F16_e64_vi:
    case AMDGPU::V_EXP_F32_e64_vi:
    case AMDGPU::V_EXP_LEGACY_F32_e64_vi:
    case AMDGPU::V_FLOOR_F16_e64_vi:
    case AMDGPU::V_FLOOR_F32_e64_vi:
    case AMDGPU::V_FLOOR_F64_e64_vi:
    case AMDGPU::V_FRACT_F16_e64_vi:
    case AMDGPU::V_FRACT_F32_e64_vi:
    case AMDGPU::V_FRACT_F64_e64_vi:
    case AMDGPU::V_FREXP_EXP_I16_F16_e64_vi:
    case AMDGPU::V_FREXP_EXP_I32_F32_e64_vi:
    case AMDGPU::V_FREXP_EXP_I32_F64_e64_vi:
    case AMDGPU::V_FREXP_MANT_F16_e64_vi:
    case AMDGPU::V_FREXP_MANT_F32_e64_vi:
    case AMDGPU::V_FREXP_MANT_F64_e64_vi:
    case AMDGPU::V_LOG_F16_e64_vi:
    case AMDGPU::V_LOG_F32_e64_vi:
    case AMDGPU::V_LOG_LEGACY_F32_e64_vi:
    case AMDGPU::V_RCP_F16_e64_vi:
    case AMDGPU::V_RCP_F32_e64_vi:
    case AMDGPU::V_RCP_F64_e64_vi:
    case AMDGPU::V_RCP_IFLAG_F32_e64_vi:
    case AMDGPU::V_RNDNE_F16_e64_vi:
    case AMDGPU::V_RNDNE_F32_e64_vi:
    case AMDGPU::V_RNDNE_F64_e64_vi:
    case AMDGPU::V_RSQ_F16_e64_vi:
    case AMDGPU::V_RSQ_F32_e64_vi:
    case AMDGPU::V_RSQ_F64_e64_vi:
    case AMDGPU::V_SIN_F16_e64_vi:
    case AMDGPU::V_SIN_F32_e64_vi:
    case AMDGPU::V_SQRT_F16_e64_vi:
    case AMDGPU::V_SQRT_F32_e64_vi:
    case AMDGPU::V_SQRT_F64_e64_vi:
    case AMDGPU::V_TRUNC_F16_e64_vi:
    case AMDGPU::V_TRUNC_F32_e64_vi:
    case AMDGPU::V_TRUNC_F64_e64_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 32;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 15;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 59;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      break;
    }
    case AMDGPU::V_CMPX_CLASS_F16_e64_vi:
    case AMDGPU::V_CMPX_CLASS_F32_e64_si:
    case AMDGPU::V_CMPX_CLASS_F32_e64_vi:
    case AMDGPU::V_CMPX_CLASS_F64_e64_si:
    case AMDGPU::V_CMPX_CLASS_F64_e64_vi:
    case AMDGPU::V_CMP_CLASS_F16_e64_vi:
    case AMDGPU::V_CMP_CLASS_F32_e64_si:
    case AMDGPU::V_CMP_CLASS_F32_e64_vi:
    case AMDGPU::V_CMP_CLASS_F64_e64_si:
    case AMDGPU::V_CMP_CLASS_F64_e64_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 32;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 41;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      break;
    }
    case AMDGPU::V_CMPSX_EQ_F32_e64_si:
    case AMDGPU::V_CMPSX_EQ_F64_e64_si:
    case AMDGPU::V_CMPSX_F_F32_e64_si:
    case AMDGPU::V_CMPSX_F_F64_e64_si:
    case AMDGPU::V_CMPSX_GE_F32_e64_si:
    case AMDGPU::V_CMPSX_GE_F64_e64_si:
    case AMDGPU::V_CMPSX_GT_F32_e64_si:
    case AMDGPU::V_CMPSX_GT_F64_e64_si:
    case AMDGPU::V_CMPSX_LE_F32_e64_si:
    case AMDGPU::V_CMPSX_LE_F64_e64_si:
    case AMDGPU::V_CMPSX_LG_F32_e64_si:
    case AMDGPU::V_CMPSX_LG_F64_e64_si:
    case AMDGPU::V_CMPSX_LT_F32_e64_si:
    case AMDGPU::V_CMPSX_LT_F64_e64_si:
    case AMDGPU::V_CMPSX_NEQ_F32_e64_si:
    case AMDGPU::V_CMPSX_NEQ_F64_e64_si:
    case AMDGPU::V_CMPSX_NGE_F32_e64_si:
    case AMDGPU::V_CMPSX_NGE_F64_e64_si:
    case AMDGPU::V_CMPSX_NGT_F32_e64_si:
    case AMDGPU::V_CMPSX_NGT_F64_e64_si:
    case AMDGPU::V_CMPSX_NLE_F32_e64_si:
    case AMDGPU::V_CMPSX_NLE_F64_e64_si:
    case AMDGPU::V_CMPSX_NLG_F32_e64_si:
    case AMDGPU::V_CMPSX_NLG_F64_e64_si:
    case AMDGPU::V_CMPSX_NLT_F32_e64_si:
    case AMDGPU::V_CMPSX_NLT_F64_e64_si:
    case AMDGPU::V_CMPSX_O_F32_e64_si:
    case AMDGPU::V_CMPSX_O_F64_e64_si:
    case AMDGPU::V_CMPSX_TRU_F32_e64_si:
    case AMDGPU::V_CMPSX_TRU_F64_e64_si:
    case AMDGPU::V_CMPSX_U_F32_e64_si:
    case AMDGPU::V_CMPSX_U_F64_e64_si:
    case AMDGPU::V_CMPS_EQ_F32_e64_si:
    case AMDGPU::V_CMPS_EQ_F64_e64_si:
    case AMDGPU::V_CMPS_F_F32_e64_si:
    case AMDGPU::V_CMPS_F_F64_e64_si:
    case AMDGPU::V_CMPS_GE_F32_e64_si:
    case AMDGPU::V_CMPS_GE_F64_e64_si:
    case AMDGPU::V_CMPS_GT_F32_e64_si:
    case AMDGPU::V_CMPS_GT_F64_e64_si:
    case AMDGPU::V_CMPS_LE_F32_e64_si:
    case AMDGPU::V_CMPS_LE_F64_e64_si:
    case AMDGPU::V_CMPS_LG_F32_e64_si:
    case AMDGPU::V_CMPS_LG_F64_e64_si:
    case AMDGPU::V_CMPS_LT_F32_e64_si:
    case AMDGPU::V_CMPS_LT_F64_e64_si:
    case AMDGPU::V_CMPS_NEQ_F32_e64_si:
    case AMDGPU::V_CMPS_NEQ_F64_e64_si:
    case AMDGPU::V_CMPS_NGE_F32_e64_si:
    case AMDGPU::V_CMPS_NGE_F64_e64_si:
    case AMDGPU::V_CMPS_NGT_F32_e64_si:
    case AMDGPU::V_CMPS_NGT_F64_e64_si:
    case AMDGPU::V_CMPS_NLE_F32_e64_si:
    case AMDGPU::V_CMPS_NLE_F64_e64_si:
    case AMDGPU::V_CMPS_NLG_F32_e64_si:
    case AMDGPU::V_CMPS_NLG_F64_e64_si:
    case AMDGPU::V_CMPS_NLT_F32_e64_si:
    case AMDGPU::V_CMPS_NLT_F64_e64_si:
    case AMDGPU::V_CMPS_O_F32_e64_si:
    case AMDGPU::V_CMPS_O_F64_e64_si:
    case AMDGPU::V_CMPS_TRU_F32_e64_si:
    case AMDGPU::V_CMPS_TRU_F64_e64_si:
    case AMDGPU::V_CMPS_U_F32_e64_si:
    case AMDGPU::V_CMPS_U_F64_e64_si:
    case AMDGPU::V_CMPX_EQ_F32_e64_si:
    case AMDGPU::V_CMPX_EQ_F64_e64_si:
    case AMDGPU::V_CMPX_F_F32_e64_si:
    case AMDGPU::V_CMPX_F_F64_e64_si:
    case AMDGPU::V_CMPX_GE_F32_e64_si:
    case AMDGPU::V_CMPX_GE_F64_e64_si:
    case AMDGPU::V_CMPX_GT_F32_e64_si:
    case AMDGPU::V_CMPX_GT_F64_e64_si:
    case AMDGPU::V_CMPX_LE_F32_e64_si:
    case AMDGPU::V_CMPX_LE_F64_e64_si:
    case AMDGPU::V_CMPX_LG_F32_e64_si:
    case AMDGPU::V_CMPX_LG_F64_e64_si:
    case AMDGPU::V_CMPX_LT_F32_e64_si:
    case AMDGPU::V_CMPX_LT_F64_e64_si:
    case AMDGPU::V_CMPX_NEQ_F32_e64_si:
    case AMDGPU::V_CMPX_NEQ_F64_e64_si:
    case AMDGPU::V_CMPX_NGE_F32_e64_si:
    case AMDGPU::V_CMPX_NGE_F64_e64_si:
    case AMDGPU::V_CMPX_NGT_F32_e64_si:
    case AMDGPU::V_CMPX_NGT_F64_e64_si:
    case AMDGPU::V_CMPX_NLE_F32_e64_si:
    case AMDGPU::V_CMPX_NLE_F64_e64_si:
    case AMDGPU::V_CMPX_NLG_F32_e64_si:
    case AMDGPU::V_CMPX_NLG_F64_e64_si:
    case AMDGPU::V_CMPX_NLT_F32_e64_si:
    case AMDGPU::V_CMPX_NLT_F64_e64_si:
    case AMDGPU::V_CMPX_O_F32_e64_si:
    case AMDGPU::V_CMPX_O_F64_e64_si:
    case AMDGPU::V_CMPX_TRU_F32_e64_si:
    case AMDGPU::V_CMPX_TRU_F64_e64_si:
    case AMDGPU::V_CMPX_U_F32_e64_si:
    case AMDGPU::V_CMPX_U_F64_e64_si:
    case AMDGPU::V_CMP_EQ_F32_e64_si:
    case AMDGPU::V_CMP_EQ_F64_e64_si:
    case AMDGPU::V_CMP_F_F32_e64_si:
    case AMDGPU::V_CMP_F_F64_e64_si:
    case AMDGPU::V_CMP_GE_F32_e64_si:
    case AMDGPU::V_CMP_GE_F64_e64_si:
    case AMDGPU::V_CMP_GT_F32_e64_si:
    case AMDGPU::V_CMP_GT_F64_e64_si:
    case AMDGPU::V_CMP_LE_F32_e64_si:
    case AMDGPU::V_CMP_LE_F64_e64_si:
    case AMDGPU::V_CMP_LG_F32_e64_si:
    case AMDGPU::V_CMP_LG_F64_e64_si:
    case AMDGPU::V_CMP_LT_F32_e64_si:
    case AMDGPU::V_CMP_LT_F64_e64_si:
    case AMDGPU::V_CMP_NEQ_F32_e64_si:
    case AMDGPU::V_CMP_NEQ_F64_e64_si:
    case AMDGPU::V_CMP_NGE_F32_e64_si:
    case AMDGPU::V_CMP_NGE_F64_e64_si:
    case AMDGPU::V_CMP_NGT_F32_e64_si:
    case AMDGPU::V_CMP_NGT_F64_e64_si:
    case AMDGPU::V_CMP_NLE_F32_e64_si:
    case AMDGPU::V_CMP_NLE_F64_e64_si:
    case AMDGPU::V_CMP_NLG_F32_e64_si:
    case AMDGPU::V_CMP_NLG_F64_e64_si:
    case AMDGPU::V_CMP_NLT_F32_e64_si:
    case AMDGPU::V_CMP_NLT_F64_e64_si:
    case AMDGPU::V_CMP_O_F32_e64_si:
    case AMDGPU::V_CMP_O_F64_e64_si:
    case AMDGPU::V_CMP_TRU_F32_e64_si:
    case AMDGPU::V_CMP_TRU_F64_e64_si:
    case AMDGPU::V_CMP_U_F32_e64_si:
    case AMDGPU::V_CMP_U_F64_e64_si: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 32;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 41;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 11;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 59;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      break;
    }
    case AMDGPU::V_ADD_F32_e64_si:
    case AMDGPU::V_ADD_F64_si:
    case AMDGPU::V_CVT_PKACCUM_U8_F32_e64_si:
    case AMDGPU::V_CVT_PKNORM_I16_F32_e64_si:
    case AMDGPU::V_CVT_PKNORM_U16_F32_e64_si:
    case AMDGPU::V_CVT_PKRTZ_F16_F32_e64_si:
    case AMDGPU::V_LDEXP_F32_e64_si:
    case AMDGPU::V_LDEXP_F64_si:
    case AMDGPU::V_MAC_LEGACY_F32_e64_si:
    case AMDGPU::V_MAX_F32_e64_si:
    case AMDGPU::V_MAX_F64_si:
    case AMDGPU::V_MAX_LEGACY_F32_e64_si:
    case AMDGPU::V_MIN_F32_e64_si:
    case AMDGPU::V_MIN_F64_si:
    case AMDGPU::V_MIN_LEGACY_F32_e64_si:
    case AMDGPU::V_MUL_F32_e64_si:
    case AMDGPU::V_MUL_F64_si:
    case AMDGPU::V_MUL_LEGACY_F32_e64_si:
    case AMDGPU::V_SUBREV_F32_e64_si:
    case AMDGPU::V_SUB_F32_e64_si:
    case AMDGPU::V_TRIG_PREOP_F64_si: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 32;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 41;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 11;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 59;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      break;
    }
    case AMDGPU::V_CMPX_EQ_F16_e64_vi:
    case AMDGPU::V_CMPX_EQ_F32_e64_vi:
    case AMDGPU::V_CMPX_EQ_F64_e64_vi:
    case AMDGPU::V_CMPX_F_F16_e64_vi:
    case AMDGPU::V_CMPX_F_F32_e64_vi:
    case AMDGPU::V_CMPX_F_F64_e64_vi:
    case AMDGPU::V_CMPX_GE_F16_e64_vi:
    case AMDGPU::V_CMPX_GE_F32_e64_vi:
    case AMDGPU::V_CMPX_GE_F64_e64_vi:
    case AMDGPU::V_CMPX_GT_F16_e64_vi:
    case AMDGPU::V_CMPX_GT_F32_e64_vi:
    case AMDGPU::V_CMPX_GT_F64_e64_vi:
    case AMDGPU::V_CMPX_LE_F16_e64_vi:
    case AMDGPU::V_CMPX_LE_F32_e64_vi:
    case AMDGPU::V_CMPX_LE_F64_e64_vi:
    case AMDGPU::V_CMPX_LG_F16_e64_vi:
    case AMDGPU::V_CMPX_LG_F32_e64_vi:
    case AMDGPU::V_CMPX_LG_F64_e64_vi:
    case AMDGPU::V_CMPX_LT_F16_e64_vi:
    case AMDGPU::V_CMPX_LT_F32_e64_vi:
    case AMDGPU::V_CMPX_LT_F64_e64_vi:
    case AMDGPU::V_CMPX_NEQ_F16_e64_vi:
    case AMDGPU::V_CMPX_NEQ_F32_e64_vi:
    case AMDGPU::V_CMPX_NEQ_F64_e64_vi:
    case AMDGPU::V_CMPX_NGE_F16_e64_vi:
    case AMDGPU::V_CMPX_NGE_F32_e64_vi:
    case AMDGPU::V_CMPX_NGE_F64_e64_vi:
    case AMDGPU::V_CMPX_NGT_F16_e64_vi:
    case AMDGPU::V_CMPX_NGT_F32_e64_vi:
    case AMDGPU::V_CMPX_NGT_F64_e64_vi:
    case AMDGPU::V_CMPX_NLE_F16_e64_vi:
    case AMDGPU::V_CMPX_NLE_F32_e64_vi:
    case AMDGPU::V_CMPX_NLE_F64_e64_vi:
    case AMDGPU::V_CMPX_NLG_F16_e64_vi:
    case AMDGPU::V_CMPX_NLG_F32_e64_vi:
    case AMDGPU::V_CMPX_NLG_F64_e64_vi:
    case AMDGPU::V_CMPX_NLT_F16_e64_vi:
    case AMDGPU::V_CMPX_NLT_F32_e64_vi:
    case AMDGPU::V_CMPX_NLT_F64_e64_vi:
    case AMDGPU::V_CMPX_O_F16_e64_vi:
    case AMDGPU::V_CMPX_O_F32_e64_vi:
    case AMDGPU::V_CMPX_O_F64_e64_vi:
    case AMDGPU::V_CMPX_TRU_F16_e64_vi:
    case AMDGPU::V_CMPX_TRU_F32_e64_vi:
    case AMDGPU::V_CMPX_TRU_F64_e64_vi:
    case AMDGPU::V_CMPX_U_F16_e64_vi:
    case AMDGPU::V_CMPX_U_F32_e64_vi:
    case AMDGPU::V_CMPX_U_F64_e64_vi:
    case AMDGPU::V_CMP_EQ_F16_e64_vi:
    case AMDGPU::V_CMP_EQ_F32_e64_vi:
    case AMDGPU::V_CMP_EQ_F64_e64_vi:
    case AMDGPU::V_CMP_F_F16_e64_vi:
    case AMDGPU::V_CMP_F_F32_e64_vi:
    case AMDGPU::V_CMP_F_F64_e64_vi:
    case AMDGPU::V_CMP_GE_F16_e64_vi:
    case AMDGPU::V_CMP_GE_F32_e64_vi:
    case AMDGPU::V_CMP_GE_F64_e64_vi:
    case AMDGPU::V_CMP_GT_F16_e64_vi:
    case AMDGPU::V_CMP_GT_F32_e64_vi:
    case AMDGPU::V_CMP_GT_F64_e64_vi:
    case AMDGPU::V_CMP_LE_F16_e64_vi:
    case AMDGPU::V_CMP_LE_F32_e64_vi:
    case AMDGPU::V_CMP_LE_F64_e64_vi:
    case AMDGPU::V_CMP_LG_F16_e64_vi:
    case AMDGPU::V_CMP_LG_F32_e64_vi:
    case AMDGPU::V_CMP_LG_F64_e64_vi:
    case AMDGPU::V_CMP_LT_F16_e64_vi:
    case AMDGPU::V_CMP_LT_F32_e64_vi:
    case AMDGPU::V_CMP_LT_F64_e64_vi:
    case AMDGPU::V_CMP_NEQ_F16_e64_vi:
    case AMDGPU::V_CMP_NEQ_F32_e64_vi:
    case AMDGPU::V_CMP_NEQ_F64_e64_vi:
    case AMDGPU::V_CMP_NGE_F16_e64_vi:
    case AMDGPU::V_CMP_NGE_F32_e64_vi:
    case AMDGPU::V_CMP_NGE_F64_e64_vi:
    case AMDGPU::V_CMP_NGT_F16_e64_vi:
    case AMDGPU::V_CMP_NGT_F32_e64_vi:
    case AMDGPU::V_CMP_NGT_F64_e64_vi:
    case AMDGPU::V_CMP_NLE_F16_e64_vi:
    case AMDGPU::V_CMP_NLE_F32_e64_vi:
    case AMDGPU::V_CMP_NLE_F64_e64_vi:
    case AMDGPU::V_CMP_NLG_F16_e64_vi:
    case AMDGPU::V_CMP_NLG_F32_e64_vi:
    case AMDGPU::V_CMP_NLG_F64_e64_vi:
    case AMDGPU::V_CMP_NLT_F16_e64_vi:
    case AMDGPU::V_CMP_NLT_F32_e64_vi:
    case AMDGPU::V_CMP_NLT_F64_e64_vi:
    case AMDGPU::V_CMP_O_F16_e64_vi:
    case AMDGPU::V_CMP_O_F32_e64_vi:
    case AMDGPU::V_CMP_O_F64_e64_vi:
    case AMDGPU::V_CMP_TRU_F16_e64_vi:
    case AMDGPU::V_CMP_TRU_F32_e64_vi:
    case AMDGPU::V_CMP_TRU_F64_e64_vi:
    case AMDGPU::V_CMP_U_F16_e64_vi:
    case AMDGPU::V_CMP_U_F32_e64_vi:
    case AMDGPU::V_CMP_U_F64_e64_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 32;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 41;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 15;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 59;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      break;
    }
    case AMDGPU::V_ADD_F16_e64_vi:
    case AMDGPU::V_ADD_F32_e64_vi:
    case AMDGPU::V_ADD_F64_vi:
    case AMDGPU::V_CVT_PKACCUM_U8_F32_e64_vi:
    case AMDGPU::V_CVT_PKNORM_I16_F32_e64_vi:
    case AMDGPU::V_CVT_PKNORM_U16_F32_e64_vi:
    case AMDGPU::V_CVT_PKRTZ_F16_F32_e64_vi:
    case AMDGPU::V_INTERP_P1LL_F16_vi:
    case AMDGPU::V_LDEXP_F16_e64_vi:
    case AMDGPU::V_LDEXP_F32_e64_vi:
    case AMDGPU::V_LDEXP_F64_vi:
    case AMDGPU::V_MAX_F16_e64_vi:
    case AMDGPU::V_MAX_F32_e64_vi:
    case AMDGPU::V_MAX_F64_vi:
    case AMDGPU::V_MIN_F16_e64_vi:
    case AMDGPU::V_MIN_F32_e64_vi:
    case AMDGPU::V_MIN_F64_vi:
    case AMDGPU::V_MUL_F16_e64_vi:
    case AMDGPU::V_MUL_F32_e64_vi:
    case AMDGPU::V_MUL_F64_vi:
    case AMDGPU::V_MUL_LEGACY_F32_e64_vi:
    case AMDGPU::V_SUBREV_F16_e64_vi:
    case AMDGPU::V_SUBREV_F32_e64_vi:
    case AMDGPU::V_SUB_F16_e64_vi:
    case AMDGPU::V_SUB_F32_e64_vi:
    case AMDGPU::V_TRIG_PREOP_F64_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 32;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 41;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 15;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 59;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      break;
    }
    case AMDGPU::V_MAC_F32_e64_si: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 32;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 41;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 11;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 59;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      break;
    }
    case AMDGPU::V_MAC_F16_e64_vi:
    case AMDGPU::V_MAC_F32_e64_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 32;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 41;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 15;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 59;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      break;
    }
    case AMDGPU::V_CUBEID_F32_si:
    case AMDGPU::V_CUBEMA_F32_si:
    case AMDGPU::V_CUBESC_F32_si:
    case AMDGPU::V_CUBETC_F32_si:
    case AMDGPU::V_CVT_PK_U8_F32_si:
    case AMDGPU::V_DIV_FIXUP_F32_si:
    case AMDGPU::V_DIV_FIXUP_F64_si:
    case AMDGPU::V_DIV_FMAS_F32_si:
    case AMDGPU::V_DIV_FMAS_F64_si:
    case AMDGPU::V_FMA_F32_si:
    case AMDGPU::V_FMA_F64_si:
    case AMDGPU::V_MAD_F32_si:
    case AMDGPU::V_MAD_LEGACY_F32_si:
    case AMDGPU::V_MAX3_F32_si:
    case AMDGPU::V_MED3_F32_si:
    case AMDGPU::V_MIN3_F32_si:
    case AMDGPU::V_MULLIT_F32_si: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 32;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 41;
      // op: src2_modifiers
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 63;
      Value |= (op & UINT64_C(2)) << 9;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 50;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 11;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 59;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      break;
    }
    case AMDGPU::V_CUBEID_F32_vi:
    case AMDGPU::V_CUBEMA_F32_vi:
    case AMDGPU::V_CUBESC_F32_vi:
    case AMDGPU::V_CUBETC_F32_vi:
    case AMDGPU::V_CVT_PK_U8_F32_vi:
    case AMDGPU::V_DIV_FIXUP_F16_vi:
    case AMDGPU::V_DIV_FIXUP_F32_vi:
    case AMDGPU::V_DIV_FIXUP_F64_vi:
    case AMDGPU::V_DIV_FMAS_F32_vi:
    case AMDGPU::V_DIV_FMAS_F64_vi:
    case AMDGPU::V_FMA_F16_vi:
    case AMDGPU::V_FMA_F32_vi:
    case AMDGPU::V_FMA_F64_vi:
    case AMDGPU::V_INTERP_P1LV_F16_vi:
    case AMDGPU::V_INTERP_P2_F16_vi:
    case AMDGPU::V_MAD_F16_vi:
    case AMDGPU::V_MAD_F32_vi:
    case AMDGPU::V_MAD_LEGACY_F32_vi:
    case AMDGPU::V_MAX3_F32_vi:
    case AMDGPU::V_MED3_F32_vi:
    case AMDGPU::V_MIN3_F32_vi: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      Value |= (op & UINT64_C(2)) << 7;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 32;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      Value |= (op & UINT64_C(2)) << 8;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 41;
      // op: src2_modifiers
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 63;
      Value |= (op & UINT64_C(2)) << 9;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 50;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 15;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 59;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      break;
    }
    case AMDGPU::V_CEIL_F16_dpp:
    case AMDGPU::V_CEIL_F32_dpp:
    case AMDGPU::V_CEIL_F64_dpp:
    case AMDGPU::V_COS_F16_dpp:
    case AMDGPU::V_COS_F32_dpp:
    case AMDGPU::V_CVT_F16_F32_dpp:
    case AMDGPU::V_CVT_F32_F64_dpp:
    case AMDGPU::V_CVT_F64_F32_dpp:
    case AMDGPU::V_CVT_FLR_I32_F32_dpp:
    case AMDGPU::V_CVT_I16_F16_dpp:
    case AMDGPU::V_CVT_I32_F32_dpp:
    case AMDGPU::V_CVT_I32_F64_dpp:
    case AMDGPU::V_CVT_RPI_I32_F32_dpp:
    case AMDGPU::V_CVT_U16_F16_dpp:
    case AMDGPU::V_CVT_U32_F32_dpp:
    case AMDGPU::V_CVT_U32_F64_dpp:
    case AMDGPU::V_EXP_F16_dpp:
    case AMDGPU::V_EXP_F32_dpp:
    case AMDGPU::V_EXP_LEGACY_F32_dpp:
    case AMDGPU::V_FLOOR_F16_dpp:
    case AMDGPU::V_FLOOR_F32_dpp:
    case AMDGPU::V_FLOOR_F64_dpp:
    case AMDGPU::V_FRACT_F16_dpp:
    case AMDGPU::V_FRACT_F32_dpp:
    case AMDGPU::V_FRACT_F64_dpp:
    case AMDGPU::V_FREXP_EXP_I16_F16_dpp:
    case AMDGPU::V_FREXP_EXP_I32_F32_dpp:
    case AMDGPU::V_FREXP_EXP_I32_F64_dpp:
    case AMDGPU::V_FREXP_MANT_F16_dpp:
    case AMDGPU::V_FREXP_MANT_F32_dpp:
    case AMDGPU::V_FREXP_MANT_F64_dpp:
    case AMDGPU::V_LOG_F16_dpp:
    case AMDGPU::V_LOG_F32_dpp:
    case AMDGPU::V_LOG_LEGACY_F32_dpp:
    case AMDGPU::V_RCP_F16_dpp:
    case AMDGPU::V_RCP_F32_dpp:
    case AMDGPU::V_RCP_F64_dpp:
    case AMDGPU::V_RCP_IFLAG_F32_dpp:
    case AMDGPU::V_RNDNE_F16_dpp:
    case AMDGPU::V_RNDNE_F32_dpp:
    case AMDGPU::V_RNDNE_F64_dpp:
    case AMDGPU::V_RSQ_F16_dpp:
    case AMDGPU::V_RSQ_F32_dpp:
    case AMDGPU::V_RSQ_F64_dpp:
    case AMDGPU::V_SIN_F16_dpp:
    case AMDGPU::V_SIN_F32_dpp:
    case AMDGPU::V_SQRT_F16_dpp:
    case AMDGPU::V_SQRT_F32_dpp:
    case AMDGPU::V_SQRT_F64_dpp:
    case AMDGPU::V_TRUNC_F16_dpp:
    case AMDGPU::V_TRUNC_F32_dpp:
    case AMDGPU::V_TRUNC_F64_dpp: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 52;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: dpp_ctrl
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 40;
      // op: bound_ctrl
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 51;
      // op: bank_mask
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 56;
      // op: row_mask
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 60;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 17;
      break;
    }
    case AMDGPU::V_ADD_F16_dpp:
    case AMDGPU::V_ADD_F32_dpp:
    case AMDGPU::V_LDEXP_F16_dpp:
    case AMDGPU::V_MAX_F16_dpp:
    case AMDGPU::V_MAX_F32_dpp:
    case AMDGPU::V_MIN_F16_dpp:
    case AMDGPU::V_MIN_F32_dpp:
    case AMDGPU::V_MUL_F16_dpp:
    case AMDGPU::V_MUL_F32_dpp:
    case AMDGPU::V_MUL_LEGACY_F32_dpp:
    case AMDGPU::V_SUBREV_F16_dpp:
    case AMDGPU::V_SUBREV_F32_dpp:
    case AMDGPU::V_SUB_F16_dpp:
    case AMDGPU::V_SUB_F32_dpp: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 52;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 54;
      // op: dpp_ctrl
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 40;
      // op: bound_ctrl
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 51;
      // op: bank_mask
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 56;
      // op: row_mask
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 60;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 17;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::V_MAC_F16_dpp:
    case AMDGPU::V_MAC_F32_dpp: {
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 52;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 54;
      // op: dpp_ctrl
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 40;
      // op: bound_ctrl
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 51;
      // op: bank_mask
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 56;
      // op: row_mask
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 60;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 17;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::VTX_READ_128_cm:
    case AMDGPU::VTX_READ_128_eg:
    case AMDGPU::VTX_READ_16_cm:
    case AMDGPU::VTX_READ_16_eg:
    case AMDGPU::VTX_READ_32_cm:
    case AMDGPU::VTX_READ_32_eg:
    case AMDGPU::VTX_READ_64_cm:
    case AMDGPU::VTX_READ_64_eg:
    case AMDGPU::VTX_READ_8_cm:
    case AMDGPU::VTX_READ_8_eg: {
      // op: src_gpr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 16;
      // op: buffer_id
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 8;
      // op: dst_gpr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 32;
      break;
    }
    case AMDGPU::FLAT_ATOMIC_ADD_X2_ci:
    case AMDGPU::FLAT_ATOMIC_ADD_X2_vi:
    case AMDGPU::FLAT_ATOMIC_ADD_ci:
    case AMDGPU::FLAT_ATOMIC_ADD_vi:
    case AMDGPU::FLAT_ATOMIC_AND_X2_ci:
    case AMDGPU::FLAT_ATOMIC_AND_X2_vi:
    case AMDGPU::FLAT_ATOMIC_AND_ci:
    case AMDGPU::FLAT_ATOMIC_AND_vi:
    case AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_ci:
    case AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_vi:
    case AMDGPU::FLAT_ATOMIC_CMPSWAP_ci:
    case AMDGPU::FLAT_ATOMIC_CMPSWAP_vi:
    case AMDGPU::FLAT_ATOMIC_DEC_X2_ci:
    case AMDGPU::FLAT_ATOMIC_DEC_X2_vi:
    case AMDGPU::FLAT_ATOMIC_DEC_ci:
    case AMDGPU::FLAT_ATOMIC_DEC_vi:
    case AMDGPU::FLAT_ATOMIC_FCMPSWAP_X2_ci:
    case AMDGPU::FLAT_ATOMIC_FCMPSWAP_ci:
    case AMDGPU::FLAT_ATOMIC_FMAX_X2_ci:
    case AMDGPU::FLAT_ATOMIC_FMAX_ci:
    case AMDGPU::FLAT_ATOMIC_FMIN_X2_ci:
    case AMDGPU::FLAT_ATOMIC_FMIN_ci:
    case AMDGPU::FLAT_ATOMIC_INC_X2_ci:
    case AMDGPU::FLAT_ATOMIC_INC_X2_vi:
    case AMDGPU::FLAT_ATOMIC_INC_ci:
    case AMDGPU::FLAT_ATOMIC_INC_vi:
    case AMDGPU::FLAT_ATOMIC_OR_X2_ci:
    case AMDGPU::FLAT_ATOMIC_OR_X2_vi:
    case AMDGPU::FLAT_ATOMIC_OR_ci:
    case AMDGPU::FLAT_ATOMIC_OR_vi:
    case AMDGPU::FLAT_ATOMIC_SMAX_X2_ci:
    case AMDGPU::FLAT_ATOMIC_SMAX_X2_vi:
    case AMDGPU::FLAT_ATOMIC_SMAX_ci:
    case AMDGPU::FLAT_ATOMIC_SMAX_vi:
    case AMDGPU::FLAT_ATOMIC_SMIN_X2_ci:
    case AMDGPU::FLAT_ATOMIC_SMIN_X2_vi:
    case AMDGPU::FLAT_ATOMIC_SMIN_ci:
    case AMDGPU::FLAT_ATOMIC_SMIN_vi:
    case AMDGPU::FLAT_ATOMIC_SUB_X2_ci:
    case AMDGPU::FLAT_ATOMIC_SUB_X2_vi:
    case AMDGPU::FLAT_ATOMIC_SUB_ci:
    case AMDGPU::FLAT_ATOMIC_SUB_vi:
    case AMDGPU::FLAT_ATOMIC_SWAP_X2_ci:
    case AMDGPU::FLAT_ATOMIC_SWAP_X2_vi:
    case AMDGPU::FLAT_ATOMIC_SWAP_ci:
    case AMDGPU::FLAT_ATOMIC_SWAP_vi:
    case AMDGPU::FLAT_ATOMIC_UMAX_X2_ci:
    case AMDGPU::FLAT_ATOMIC_UMAX_X2_vi:
    case AMDGPU::FLAT_ATOMIC_UMAX_ci:
    case AMDGPU::FLAT_ATOMIC_UMAX_vi:
    case AMDGPU::FLAT_ATOMIC_UMIN_X2_ci:
    case AMDGPU::FLAT_ATOMIC_UMIN_X2_vi:
    case AMDGPU::FLAT_ATOMIC_UMIN_ci:
    case AMDGPU::FLAT_ATOMIC_UMIN_vi:
    case AMDGPU::FLAT_ATOMIC_XOR_X2_ci:
    case AMDGPU::FLAT_ATOMIC_XOR_X2_vi:
    case AMDGPU::FLAT_ATOMIC_XOR_ci:
    case AMDGPU::FLAT_ATOMIC_XOR_vi: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 55;
      break;
    }
    case AMDGPU::FLAT_STORE_BYTE_ci:
    case AMDGPU::FLAT_STORE_BYTE_vi:
    case AMDGPU::FLAT_STORE_DWORDX2_ci:
    case AMDGPU::FLAT_STORE_DWORDX2_vi:
    case AMDGPU::FLAT_STORE_DWORDX3_ci:
    case AMDGPU::FLAT_STORE_DWORDX3_vi:
    case AMDGPU::FLAT_STORE_DWORDX4_ci:
    case AMDGPU::FLAT_STORE_DWORDX4_vi:
    case AMDGPU::FLAT_STORE_DWORD_ci:
    case AMDGPU::FLAT_STORE_DWORD_vi:
    case AMDGPU::FLAT_STORE_SHORT_ci:
    case AMDGPU::FLAT_STORE_SHORT_vi: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 16;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 55;
      break;
    }
    case AMDGPU::FLAT_ATOMIC_ADD_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_ADD_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_ADD_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_ADD_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_AND_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_AND_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_AND_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_AND_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_DEC_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_DEC_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_DEC_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_DEC_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_FCMPSWAP_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_FCMPSWAP_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_FMAX_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_FMAX_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_FMIN_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_FMIN_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_INC_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_INC_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_INC_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_INC_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_OR_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_OR_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_OR_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_OR_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_SMAX_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_SMAX_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_SMIN_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_SMIN_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_SUB_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_SUB_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_SUB_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_SUB_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_SWAP_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_SWAP_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_UMAX_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_UMAX_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_UMIN_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_UMIN_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_XOR_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_XOR_RTN_vi:
    case AMDGPU::FLAT_ATOMIC_XOR_X2_RTN_ci:
    case AMDGPU::FLAT_ATOMIC_XOR_X2_RTN_vi: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 55;
      break;
    }
    case AMDGPU::FLAT_LOAD_DWORDX2_ci:
    case AMDGPU::FLAT_LOAD_DWORDX2_vi:
    case AMDGPU::FLAT_LOAD_DWORDX3_ci:
    case AMDGPU::FLAT_LOAD_DWORDX3_vi:
    case AMDGPU::FLAT_LOAD_DWORDX4_ci:
    case AMDGPU::FLAT_LOAD_DWORDX4_vi:
    case AMDGPU::FLAT_LOAD_DWORD_ci:
    case AMDGPU::FLAT_LOAD_DWORD_vi:
    case AMDGPU::FLAT_LOAD_SBYTE_ci:
    case AMDGPU::FLAT_LOAD_SBYTE_vi:
    case AMDGPU::FLAT_LOAD_SSHORT_ci:
    case AMDGPU::FLAT_LOAD_SSHORT_vi:
    case AMDGPU::FLAT_LOAD_UBYTE_ci:
    case AMDGPU::FLAT_LOAD_UBYTE_vi:
    case AMDGPU::FLAT_LOAD_USHORT_ci:
    case AMDGPU::FLAT_LOAD_USHORT_vi: {
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 16;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 55;
      break;
    }
    case AMDGPU::IMAGE_GET_RESINFO_V1_V1:
    case AMDGPU::IMAGE_GET_RESINFO_V1_V2:
    case AMDGPU::IMAGE_GET_RESINFO_V1_V4:
    case AMDGPU::IMAGE_GET_RESINFO_V2_V1:
    case AMDGPU::IMAGE_GET_RESINFO_V2_V2:
    case AMDGPU::IMAGE_GET_RESINFO_V2_V4:
    case AMDGPU::IMAGE_GET_RESINFO_V3_V1:
    case AMDGPU::IMAGE_GET_RESINFO_V3_V2:
    case AMDGPU::IMAGE_GET_RESINFO_V3_V4:
    case AMDGPU::IMAGE_GET_RESINFO_V4_V1:
    case AMDGPU::IMAGE_GET_RESINFO_V4_V2:
    case AMDGPU::IMAGE_GET_RESINFO_V4_V4:
    case AMDGPU::IMAGE_LOAD_MIP_V1_V1:
    case AMDGPU::IMAGE_LOAD_MIP_V1_V2:
    case AMDGPU::IMAGE_LOAD_MIP_V1_V4:
    case AMDGPU::IMAGE_LOAD_MIP_V2_V1:
    case AMDGPU::IMAGE_LOAD_MIP_V2_V2:
    case AMDGPU::IMAGE_LOAD_MIP_V2_V4:
    case AMDGPU::IMAGE_LOAD_MIP_V3_V1:
    case AMDGPU::IMAGE_LOAD_MIP_V3_V2:
    case AMDGPU::IMAGE_LOAD_MIP_V3_V4:
    case AMDGPU::IMAGE_LOAD_MIP_V4_V1:
    case AMDGPU::IMAGE_LOAD_MIP_V4_V2:
    case AMDGPU::IMAGE_LOAD_MIP_V4_V4:
    case AMDGPU::IMAGE_LOAD_V1_V1:
    case AMDGPU::IMAGE_LOAD_V1_V2:
    case AMDGPU::IMAGE_LOAD_V1_V4:
    case AMDGPU::IMAGE_LOAD_V2_V1:
    case AMDGPU::IMAGE_LOAD_V2_V2:
    case AMDGPU::IMAGE_LOAD_V2_V4:
    case AMDGPU::IMAGE_LOAD_V3_V1:
    case AMDGPU::IMAGE_LOAD_V3_V2:
    case AMDGPU::IMAGE_LOAD_V3_V4:
    case AMDGPU::IMAGE_LOAD_V4_V1:
    case AMDGPU::IMAGE_LOAD_V4_V2:
    case AMDGPU::IMAGE_LOAD_V4_V4:
    case AMDGPU::IMAGE_STORE_MIP_V1_V1:
    case AMDGPU::IMAGE_STORE_MIP_V1_V2:
    case AMDGPU::IMAGE_STORE_MIP_V1_V4:
    case AMDGPU::IMAGE_STORE_MIP_V2_V1:
    case AMDGPU::IMAGE_STORE_MIP_V2_V2:
    case AMDGPU::IMAGE_STORE_MIP_V2_V4:
    case AMDGPU::IMAGE_STORE_MIP_V3_V1:
    case AMDGPU::IMAGE_STORE_MIP_V3_V2:
    case AMDGPU::IMAGE_STORE_MIP_V3_V4:
    case AMDGPU::IMAGE_STORE_MIP_V4_V1:
    case AMDGPU::IMAGE_STORE_MIP_V4_V2:
    case AMDGPU::IMAGE_STORE_MIP_V4_V4:
    case AMDGPU::IMAGE_STORE_V1_V1:
    case AMDGPU::IMAGE_STORE_V1_V2:
    case AMDGPU::IMAGE_STORE_V1_V4:
    case AMDGPU::IMAGE_STORE_V2_V1:
    case AMDGPU::IMAGE_STORE_V2_V2:
    case AMDGPU::IMAGE_STORE_V2_V4:
    case AMDGPU::IMAGE_STORE_V3_V1:
    case AMDGPU::IMAGE_STORE_V3_V2:
    case AMDGPU::IMAGE_STORE_V3_V4:
    case AMDGPU::IMAGE_STORE_V4_V1:
    case AMDGPU::IMAGE_STORE_V4_V2:
    case AMDGPU::IMAGE_STORE_V4_V4: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 8;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 12;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 13;
      // op: da
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 14;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 15;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 16;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 25;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(124)) << 46;
      break;
    }
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V1:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V16:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V2:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V4:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V8:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V1:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V16:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V2:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V3_V1:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V3_V16:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V3_V2:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V3_V4:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V3_V8:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V1:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V16:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V2:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_B_CL_V1_V1:
    case AMDGPU::IMAGE_GATHER4_B_CL_V1_V16:
    case AMDGPU::IMAGE_GATHER4_B_CL_V1_V2:
    case AMDGPU::IMAGE_GATHER4_B_CL_V1_V4:
    case AMDGPU::IMAGE_GATHER4_B_CL_V1_V8:
    case AMDGPU::IMAGE_GATHER4_B_CL_V2_V1:
    case AMDGPU::IMAGE_GATHER4_B_CL_V2_V16:
    case AMDGPU::IMAGE_GATHER4_B_CL_V2_V2:
    case AMDGPU::IMAGE_GATHER4_B_CL_V2_V4:
    case AMDGPU::IMAGE_GATHER4_B_CL_V2_V8:
    case AMDGPU::IMAGE_GATHER4_B_CL_V3_V1:
    case AMDGPU::IMAGE_GATHER4_B_CL_V3_V16:
    case AMDGPU::IMAGE_GATHER4_B_CL_V3_V2:
    case AMDGPU::IMAGE_GATHER4_B_CL_V3_V4:
    case AMDGPU::IMAGE_GATHER4_B_CL_V3_V8:
    case AMDGPU::IMAGE_GATHER4_B_CL_V4_V1:
    case AMDGPU::IMAGE_GATHER4_B_CL_V4_V16:
    case AMDGPU::IMAGE_GATHER4_B_CL_V4_V2:
    case AMDGPU::IMAGE_GATHER4_B_CL_V4_V4:
    case AMDGPU::IMAGE_GATHER4_B_CL_V4_V8:
    case AMDGPU::IMAGE_GATHER4_B_O_V1_V1:
    case AMDGPU::IMAGE_GATHER4_B_O_V1_V16:
    case AMDGPU::IMAGE_GATHER4_B_O_V1_V2:
    case AMDGPU::IMAGE_GATHER4_B_O_V1_V4:
    case AMDGPU::IMAGE_GATHER4_B_O_V1_V8:
    case AMDGPU::IMAGE_GATHER4_B_O_V2_V1:
    case AMDGPU::IMAGE_GATHER4_B_O_V2_V16:
    case AMDGPU::IMAGE_GATHER4_B_O_V2_V2:
    case AMDGPU::IMAGE_GATHER4_B_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_B_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_B_O_V3_V1:
    case AMDGPU::IMAGE_GATHER4_B_O_V3_V16:
    case AMDGPU::IMAGE_GATHER4_B_O_V3_V2:
    case AMDGPU::IMAGE_GATHER4_B_O_V3_V4:
    case AMDGPU::IMAGE_GATHER4_B_O_V3_V8:
    case AMDGPU::IMAGE_GATHER4_B_O_V4_V1:
    case AMDGPU::IMAGE_GATHER4_B_O_V4_V16:
    case AMDGPU::IMAGE_GATHER4_B_O_V4_V2:
    case AMDGPU::IMAGE_GATHER4_B_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_B_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_B_V1_V1:
    case AMDGPU::IMAGE_GATHER4_B_V1_V16:
    case AMDGPU::IMAGE_GATHER4_B_V1_V2:
    case AMDGPU::IMAGE_GATHER4_B_V1_V4:
    case AMDGPU::IMAGE_GATHER4_B_V1_V8:
    case AMDGPU::IMAGE_GATHER4_B_V2_V1:
    case AMDGPU::IMAGE_GATHER4_B_V2_V16:
    case AMDGPU::IMAGE_GATHER4_B_V2_V2:
    case AMDGPU::IMAGE_GATHER4_B_V2_V4:
    case AMDGPU::IMAGE_GATHER4_B_V2_V8:
    case AMDGPU::IMAGE_GATHER4_B_V3_V1:
    case AMDGPU::IMAGE_GATHER4_B_V3_V16:
    case AMDGPU::IMAGE_GATHER4_B_V3_V2:
    case AMDGPU::IMAGE_GATHER4_B_V3_V4:
    case AMDGPU::IMAGE_GATHER4_B_V3_V8:
    case AMDGPU::IMAGE_GATHER4_B_V4_V1:
    case AMDGPU::IMAGE_GATHER4_B_V4_V16:
    case AMDGPU::IMAGE_GATHER4_B_V4_V2:
    case AMDGPU::IMAGE_GATHER4_B_V4_V4:
    case AMDGPU::IMAGE_GATHER4_B_V4_V8:
    case AMDGPU::IMAGE_GATHER4_CL_O_V1_V1:
    case AMDGPU::IMAGE_GATHER4_CL_O_V1_V16:
    case AMDGPU::IMAGE_GATHER4_CL_O_V1_V2:
    case AMDGPU::IMAGE_GATHER4_CL_O_V1_V4:
    case AMDGPU::IMAGE_GATHER4_CL_O_V1_V8:
    case AMDGPU::IMAGE_GATHER4_CL_O_V2_V1:
    case AMDGPU::IMAGE_GATHER4_CL_O_V2_V16:
    case AMDGPU::IMAGE_GATHER4_CL_O_V2_V2:
    case AMDGPU::IMAGE_GATHER4_CL_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_CL_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_CL_O_V3_V1:
    case AMDGPU::IMAGE_GATHER4_CL_O_V3_V16:
    case AMDGPU::IMAGE_GATHER4_CL_O_V3_V2:
    case AMDGPU::IMAGE_GATHER4_CL_O_V3_V4:
    case AMDGPU::IMAGE_GATHER4_CL_O_V3_V8:
    case AMDGPU::IMAGE_GATHER4_CL_O_V4_V1:
    case AMDGPU::IMAGE_GATHER4_CL_O_V4_V16:
    case AMDGPU::IMAGE_GATHER4_CL_O_V4_V2:
    case AMDGPU::IMAGE_GATHER4_CL_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_CL_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_CL_V1_V1:
    case AMDGPU::IMAGE_GATHER4_CL_V1_V16:
    case AMDGPU::IMAGE_GATHER4_CL_V1_V2:
    case AMDGPU::IMAGE_GATHER4_CL_V1_V4:
    case AMDGPU::IMAGE_GATHER4_CL_V1_V8:
    case AMDGPU::IMAGE_GATHER4_CL_V2_V1:
    case AMDGPU::IMAGE_GATHER4_CL_V2_V16:
    case AMDGPU::IMAGE_GATHER4_CL_V2_V2:
    case AMDGPU::IMAGE_GATHER4_CL_V2_V4:
    case AMDGPU::IMAGE_GATHER4_CL_V2_V8:
    case AMDGPU::IMAGE_GATHER4_CL_V3_V1:
    case AMDGPU::IMAGE_GATHER4_CL_V3_V16:
    case AMDGPU::IMAGE_GATHER4_CL_V3_V2:
    case AMDGPU::IMAGE_GATHER4_CL_V3_V4:
    case AMDGPU::IMAGE_GATHER4_CL_V3_V8:
    case AMDGPU::IMAGE_GATHER4_CL_V4_V1:
    case AMDGPU::IMAGE_GATHER4_CL_V4_V16:
    case AMDGPU::IMAGE_GATHER4_CL_V4_V2:
    case AMDGPU::IMAGE_GATHER4_CL_V4_V4:
    case AMDGPU::IMAGE_GATHER4_CL_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V1:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V16:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V2:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V1:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V16:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V2:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V3_V1:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V3_V16:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V3_V2:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V3_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V3_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V1:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V16:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V2:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V1:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V16:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V2:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V1:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V16:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V2:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V3_V1:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V3_V16:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V3_V2:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V3_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V3_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V1:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V16:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V2:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V1_V1:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V1_V16:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V1_V2:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V1_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V1_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V2_V1:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V2_V16:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V2_V2:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V3_V1:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V3_V16:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V3_V2:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V3_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V3_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V4_V1:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V4_V16:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V4_V2:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_V1_V1:
    case AMDGPU::IMAGE_GATHER4_C_B_V1_V16:
    case AMDGPU::IMAGE_GATHER4_C_B_V1_V2:
    case AMDGPU::IMAGE_GATHER4_C_B_V1_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_V1_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_V2_V1:
    case AMDGPU::IMAGE_GATHER4_C_B_V2_V16:
    case AMDGPU::IMAGE_GATHER4_C_B_V2_V2:
    case AMDGPU::IMAGE_GATHER4_C_B_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_V3_V1:
    case AMDGPU::IMAGE_GATHER4_C_B_V3_V16:
    case AMDGPU::IMAGE_GATHER4_C_B_V3_V2:
    case AMDGPU::IMAGE_GATHER4_C_B_V3_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_V3_V8:
    case AMDGPU::IMAGE_GATHER4_C_B_V4_V1:
    case AMDGPU::IMAGE_GATHER4_C_B_V4_V16:
    case AMDGPU::IMAGE_GATHER4_C_B_V4_V2:
    case AMDGPU::IMAGE_GATHER4_C_B_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_B_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V1:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V16:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V2:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V4:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V8:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V1:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V16:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V2:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V3_V1:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V3_V16:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V3_V2:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V3_V4:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V3_V8:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V1:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V16:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V2:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_CL_V1_V1:
    case AMDGPU::IMAGE_GATHER4_C_CL_V1_V16:
    case AMDGPU::IMAGE_GATHER4_C_CL_V1_V2:
    case AMDGPU::IMAGE_GATHER4_C_CL_V1_V4:
    case AMDGPU::IMAGE_GATHER4_C_CL_V1_V8:
    case AMDGPU::IMAGE_GATHER4_C_CL_V2_V1:
    case AMDGPU::IMAGE_GATHER4_C_CL_V2_V16:
    case AMDGPU::IMAGE_GATHER4_C_CL_V2_V2:
    case AMDGPU::IMAGE_GATHER4_C_CL_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_CL_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_CL_V3_V1:
    case AMDGPU::IMAGE_GATHER4_C_CL_V3_V16:
    case AMDGPU::IMAGE_GATHER4_C_CL_V3_V2:
    case AMDGPU::IMAGE_GATHER4_C_CL_V3_V4:
    case AMDGPU::IMAGE_GATHER4_C_CL_V3_V8:
    case AMDGPU::IMAGE_GATHER4_C_CL_V4_V1:
    case AMDGPU::IMAGE_GATHER4_C_CL_V4_V16:
    case AMDGPU::IMAGE_GATHER4_C_CL_V4_V2:
    case AMDGPU::IMAGE_GATHER4_C_CL_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_CL_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V1:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V16:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V2:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V4:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V8:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V1:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V16:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V2:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V3_V1:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V3_V16:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V3_V2:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V3_V4:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V3_V8:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V1:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V16:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V2:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V1_V1:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V1_V16:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V1_V2:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V1_V4:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V1_V8:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V2_V1:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V2_V16:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V2_V2:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V3_V1:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V3_V16:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V3_V2:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V3_V4:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V3_V8:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V4_V1:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V4_V16:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V4_V2:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_LZ_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V1_V1:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V1_V16:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V1_V2:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V1_V4:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V1_V8:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V2_V1:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V2_V16:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V2_V2:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V3_V1:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V3_V16:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V3_V2:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V3_V4:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V3_V8:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V4_V1:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V4_V16:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V4_V2:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_L_V1_V1:
    case AMDGPU::IMAGE_GATHER4_C_L_V1_V16:
    case AMDGPU::IMAGE_GATHER4_C_L_V1_V2:
    case AMDGPU::IMAGE_GATHER4_C_L_V1_V4:
    case AMDGPU::IMAGE_GATHER4_C_L_V1_V8:
    case AMDGPU::IMAGE_GATHER4_C_L_V2_V1:
    case AMDGPU::IMAGE_GATHER4_C_L_V2_V16:
    case AMDGPU::IMAGE_GATHER4_C_L_V2_V2:
    case AMDGPU::IMAGE_GATHER4_C_L_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_L_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_L_V3_V1:
    case AMDGPU::IMAGE_GATHER4_C_L_V3_V16:
    case AMDGPU::IMAGE_GATHER4_C_L_V3_V2:
    case AMDGPU::IMAGE_GATHER4_C_L_V3_V4:
    case AMDGPU::IMAGE_GATHER4_C_L_V3_V8:
    case AMDGPU::IMAGE_GATHER4_C_L_V4_V1:
    case AMDGPU::IMAGE_GATHER4_C_L_V4_V16:
    case AMDGPU::IMAGE_GATHER4_C_L_V4_V2:
    case AMDGPU::IMAGE_GATHER4_C_L_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_L_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_O_V1_V1:
    case AMDGPU::IMAGE_GATHER4_C_O_V1_V16:
    case AMDGPU::IMAGE_GATHER4_C_O_V1_V2:
    case AMDGPU::IMAGE_GATHER4_C_O_V1_V4:
    case AMDGPU::IMAGE_GATHER4_C_O_V1_V8:
    case AMDGPU::IMAGE_GATHER4_C_O_V2_V1:
    case AMDGPU::IMAGE_GATHER4_C_O_V2_V16:
    case AMDGPU::IMAGE_GATHER4_C_O_V2_V2:
    case AMDGPU::IMAGE_GATHER4_C_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_O_V3_V1:
    case AMDGPU::IMAGE_GATHER4_C_O_V3_V16:
    case AMDGPU::IMAGE_GATHER4_C_O_V3_V2:
    case AMDGPU::IMAGE_GATHER4_C_O_V3_V4:
    case AMDGPU::IMAGE_GATHER4_C_O_V3_V8:
    case AMDGPU::IMAGE_GATHER4_C_O_V4_V1:
    case AMDGPU::IMAGE_GATHER4_C_O_V4_V16:
    case AMDGPU::IMAGE_GATHER4_C_O_V4_V2:
    case AMDGPU::IMAGE_GATHER4_C_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_C_V1_V1:
    case AMDGPU::IMAGE_GATHER4_C_V1_V16:
    case AMDGPU::IMAGE_GATHER4_C_V1_V2:
    case AMDGPU::IMAGE_GATHER4_C_V1_V4:
    case AMDGPU::IMAGE_GATHER4_C_V1_V8:
    case AMDGPU::IMAGE_GATHER4_C_V2_V1:
    case AMDGPU::IMAGE_GATHER4_C_V2_V16:
    case AMDGPU::IMAGE_GATHER4_C_V2_V2:
    case AMDGPU::IMAGE_GATHER4_C_V2_V4:
    case AMDGPU::IMAGE_GATHER4_C_V2_V8:
    case AMDGPU::IMAGE_GATHER4_C_V3_V1:
    case AMDGPU::IMAGE_GATHER4_C_V3_V16:
    case AMDGPU::IMAGE_GATHER4_C_V3_V2:
    case AMDGPU::IMAGE_GATHER4_C_V3_V4:
    case AMDGPU::IMAGE_GATHER4_C_V3_V8:
    case AMDGPU::IMAGE_GATHER4_C_V4_V1:
    case AMDGPU::IMAGE_GATHER4_C_V4_V16:
    case AMDGPU::IMAGE_GATHER4_C_V4_V2:
    case AMDGPU::IMAGE_GATHER4_C_V4_V4:
    case AMDGPU::IMAGE_GATHER4_C_V4_V8:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V1_V1:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V1_V16:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V1_V2:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V1_V4:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V1_V8:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V2_V1:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V2_V16:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V2_V2:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V3_V1:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V3_V16:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V3_V2:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V3_V4:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V3_V8:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V4_V1:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V4_V16:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V4_V2:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_LZ_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_LZ_V1_V1:
    case AMDGPU::IMAGE_GATHER4_LZ_V1_V16:
    case AMDGPU::IMAGE_GATHER4_LZ_V1_V2:
    case AMDGPU::IMAGE_GATHER4_LZ_V1_V4:
    case AMDGPU::IMAGE_GATHER4_LZ_V1_V8:
    case AMDGPU::IMAGE_GATHER4_LZ_V2_V1:
    case AMDGPU::IMAGE_GATHER4_LZ_V2_V16:
    case AMDGPU::IMAGE_GATHER4_LZ_V2_V2:
    case AMDGPU::IMAGE_GATHER4_LZ_V2_V4:
    case AMDGPU::IMAGE_GATHER4_LZ_V2_V8:
    case AMDGPU::IMAGE_GATHER4_LZ_V3_V1:
    case AMDGPU::IMAGE_GATHER4_LZ_V3_V16:
    case AMDGPU::IMAGE_GATHER4_LZ_V3_V2:
    case AMDGPU::IMAGE_GATHER4_LZ_V3_V4:
    case AMDGPU::IMAGE_GATHER4_LZ_V3_V8:
    case AMDGPU::IMAGE_GATHER4_LZ_V4_V1:
    case AMDGPU::IMAGE_GATHER4_LZ_V4_V16:
    case AMDGPU::IMAGE_GATHER4_LZ_V4_V2:
    case AMDGPU::IMAGE_GATHER4_LZ_V4_V4:
    case AMDGPU::IMAGE_GATHER4_LZ_V4_V8:
    case AMDGPU::IMAGE_GATHER4_L_O_V1_V1:
    case AMDGPU::IMAGE_GATHER4_L_O_V1_V16:
    case AMDGPU::IMAGE_GATHER4_L_O_V1_V2:
    case AMDGPU::IMAGE_GATHER4_L_O_V1_V4:
    case AMDGPU::IMAGE_GATHER4_L_O_V1_V8:
    case AMDGPU::IMAGE_GATHER4_L_O_V2_V1:
    case AMDGPU::IMAGE_GATHER4_L_O_V2_V16:
    case AMDGPU::IMAGE_GATHER4_L_O_V2_V2:
    case AMDGPU::IMAGE_GATHER4_L_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_L_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_L_O_V3_V1:
    case AMDGPU::IMAGE_GATHER4_L_O_V3_V16:
    case AMDGPU::IMAGE_GATHER4_L_O_V3_V2:
    case AMDGPU::IMAGE_GATHER4_L_O_V3_V4:
    case AMDGPU::IMAGE_GATHER4_L_O_V3_V8:
    case AMDGPU::IMAGE_GATHER4_L_O_V4_V1:
    case AMDGPU::IMAGE_GATHER4_L_O_V4_V16:
    case AMDGPU::IMAGE_GATHER4_L_O_V4_V2:
    case AMDGPU::IMAGE_GATHER4_L_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_L_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_L_V1_V1:
    case AMDGPU::IMAGE_GATHER4_L_V1_V16:
    case AMDGPU::IMAGE_GATHER4_L_V1_V2:
    case AMDGPU::IMAGE_GATHER4_L_V1_V4:
    case AMDGPU::IMAGE_GATHER4_L_V1_V8:
    case AMDGPU::IMAGE_GATHER4_L_V2_V1:
    case AMDGPU::IMAGE_GATHER4_L_V2_V16:
    case AMDGPU::IMAGE_GATHER4_L_V2_V2:
    case AMDGPU::IMAGE_GATHER4_L_V2_V4:
    case AMDGPU::IMAGE_GATHER4_L_V2_V8:
    case AMDGPU::IMAGE_GATHER4_L_V3_V1:
    case AMDGPU::IMAGE_GATHER4_L_V3_V16:
    case AMDGPU::IMAGE_GATHER4_L_V3_V2:
    case AMDGPU::IMAGE_GATHER4_L_V3_V4:
    case AMDGPU::IMAGE_GATHER4_L_V3_V8:
    case AMDGPU::IMAGE_GATHER4_L_V4_V1:
    case AMDGPU::IMAGE_GATHER4_L_V4_V16:
    case AMDGPU::IMAGE_GATHER4_L_V4_V2:
    case AMDGPU::IMAGE_GATHER4_L_V4_V4:
    case AMDGPU::IMAGE_GATHER4_L_V4_V8:
    case AMDGPU::IMAGE_GATHER4_O_V1_V1:
    case AMDGPU::IMAGE_GATHER4_O_V1_V16:
    case AMDGPU::IMAGE_GATHER4_O_V1_V2:
    case AMDGPU::IMAGE_GATHER4_O_V1_V4:
    case AMDGPU::IMAGE_GATHER4_O_V1_V8:
    case AMDGPU::IMAGE_GATHER4_O_V2_V1:
    case AMDGPU::IMAGE_GATHER4_O_V2_V16:
    case AMDGPU::IMAGE_GATHER4_O_V2_V2:
    case AMDGPU::IMAGE_GATHER4_O_V2_V4:
    case AMDGPU::IMAGE_GATHER4_O_V2_V8:
    case AMDGPU::IMAGE_GATHER4_O_V3_V1:
    case AMDGPU::IMAGE_GATHER4_O_V3_V16:
    case AMDGPU::IMAGE_GATHER4_O_V3_V2:
    case AMDGPU::IMAGE_GATHER4_O_V3_V4:
    case AMDGPU::IMAGE_GATHER4_O_V3_V8:
    case AMDGPU::IMAGE_GATHER4_O_V4_V1:
    case AMDGPU::IMAGE_GATHER4_O_V4_V16:
    case AMDGPU::IMAGE_GATHER4_O_V4_V2:
    case AMDGPU::IMAGE_GATHER4_O_V4_V4:
    case AMDGPU::IMAGE_GATHER4_O_V4_V8:
    case AMDGPU::IMAGE_GATHER4_V1_V1:
    case AMDGPU::IMAGE_GATHER4_V1_V16:
    case AMDGPU::IMAGE_GATHER4_V1_V2:
    case AMDGPU::IMAGE_GATHER4_V1_V4:
    case AMDGPU::IMAGE_GATHER4_V1_V8:
    case AMDGPU::IMAGE_GATHER4_V2_V1:
    case AMDGPU::IMAGE_GATHER4_V2_V16:
    case AMDGPU::IMAGE_GATHER4_V2_V2:
    case AMDGPU::IMAGE_GATHER4_V2_V4:
    case AMDGPU::IMAGE_GATHER4_V2_V8:
    case AMDGPU::IMAGE_GATHER4_V3_V1:
    case AMDGPU::IMAGE_GATHER4_V3_V16:
    case AMDGPU::IMAGE_GATHER4_V3_V2:
    case AMDGPU::IMAGE_GATHER4_V3_V4:
    case AMDGPU::IMAGE_GATHER4_V3_V8:
    case AMDGPU::IMAGE_GATHER4_V4_V1:
    case AMDGPU::IMAGE_GATHER4_V4_V16:
    case AMDGPU::IMAGE_GATHER4_V4_V2:
    case AMDGPU::IMAGE_GATHER4_V4_V4:
    case AMDGPU::IMAGE_GATHER4_V4_V8:
    case AMDGPU::IMAGE_GET_LOD_V1_V1:
    case AMDGPU::IMAGE_GET_LOD_V1_V16:
    case AMDGPU::IMAGE_GET_LOD_V1_V2:
    case AMDGPU::IMAGE_GET_LOD_V1_V4:
    case AMDGPU::IMAGE_GET_LOD_V1_V8:
    case AMDGPU::IMAGE_GET_LOD_V2_V1:
    case AMDGPU::IMAGE_GET_LOD_V2_V16:
    case AMDGPU::IMAGE_GET_LOD_V2_V2:
    case AMDGPU::IMAGE_GET_LOD_V2_V4:
    case AMDGPU::IMAGE_GET_LOD_V2_V8:
    case AMDGPU::IMAGE_GET_LOD_V3_V1:
    case AMDGPU::IMAGE_GET_LOD_V3_V16:
    case AMDGPU::IMAGE_GET_LOD_V3_V2:
    case AMDGPU::IMAGE_GET_LOD_V3_V4:
    case AMDGPU::IMAGE_GET_LOD_V3_V8:
    case AMDGPU::IMAGE_GET_LOD_V4_V1:
    case AMDGPU::IMAGE_GET_LOD_V4_V16:
    case AMDGPU::IMAGE_GET_LOD_V4_V2:
    case AMDGPU::IMAGE_GET_LOD_V4_V4:
    case AMDGPU::IMAGE_GET_LOD_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_B_O_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_B_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_B_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_B_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_B_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_B_O_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_B_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_B_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_B_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_B_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_B_O_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_B_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_B_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_B_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_B_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_B_O_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_B_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_B_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_B_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_B_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_B_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_B_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_B_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_B_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_B_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_B_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_B_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_B_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_B_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_B_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_B_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_B_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_B_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_B_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_B_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_B_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_B_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_B_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_B_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_B_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_CD_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_CL_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_CL_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_CL_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_CL_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_CL_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_CL_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_CL_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_CL_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_CL_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_CL_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_CL_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_CL_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_CL_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_CL_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_CL_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_CL_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_CL_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_CL_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_CL_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_CL_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_C_B_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_B_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_B_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_C_B_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_B_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_B_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_C_B_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_B_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_B_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_B_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_C_B_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_B_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_B_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_B_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_C_D_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_D_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_C_D_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_D_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_C_D_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_D_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_D_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_C_D_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_D_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_D_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_D_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_L_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_C_L_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_L_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_L_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_L_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_L_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_C_L_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_L_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_L_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_L_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_L_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_C_L_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_L_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_L_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_L_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_L_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_C_L_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_L_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_L_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_L_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_O_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_C_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_O_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_C_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_O_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_C_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_O_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_C_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_C_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_C_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_C_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_C_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_C_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_C_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_C_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_C_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_C_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_C_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_C_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_C_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_C_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_C_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_C_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_C_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_C_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_C_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_C_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_C_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_D_O_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_D_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_D_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_D_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_D_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_D_O_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_D_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_D_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_D_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_D_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_D_O_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_D_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_D_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_D_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_D_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_D_O_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_D_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_D_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_D_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_D_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_D_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_D_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_D_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_D_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_LZ_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_LZ_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_LZ_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_LZ_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_LZ_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_LZ_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_LZ_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_LZ_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_LZ_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_LZ_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_LZ_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_LZ_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_LZ_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_LZ_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_LZ_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_LZ_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_LZ_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_LZ_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_LZ_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_LZ_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_L_O_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_L_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_L_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_L_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_L_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_L_O_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_L_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_L_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_L_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_L_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_L_O_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_L_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_L_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_L_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_L_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_L_O_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_L_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_L_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_L_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_L_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_L_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_L_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_L_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_L_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_L_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_L_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_L_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_L_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_L_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_L_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_L_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_L_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_L_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_L_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_L_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_L_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_L_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_L_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_L_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_L_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_O_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_O_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_O_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_O_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_O_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_O_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_O_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_O_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_O_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_O_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_O_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_O_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_O_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_O_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_O_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_O_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_O_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_O_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_O_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_O_V4_V8:
    case AMDGPU::IMAGE_SAMPLE_V1_V1:
    case AMDGPU::IMAGE_SAMPLE_V1_V16:
    case AMDGPU::IMAGE_SAMPLE_V1_V2:
    case AMDGPU::IMAGE_SAMPLE_V1_V4:
    case AMDGPU::IMAGE_SAMPLE_V1_V8:
    case AMDGPU::IMAGE_SAMPLE_V2_V1:
    case AMDGPU::IMAGE_SAMPLE_V2_V16:
    case AMDGPU::IMAGE_SAMPLE_V2_V2:
    case AMDGPU::IMAGE_SAMPLE_V2_V4:
    case AMDGPU::IMAGE_SAMPLE_V2_V8:
    case AMDGPU::IMAGE_SAMPLE_V3_V1:
    case AMDGPU::IMAGE_SAMPLE_V3_V16:
    case AMDGPU::IMAGE_SAMPLE_V3_V2:
    case AMDGPU::IMAGE_SAMPLE_V3_V4:
    case AMDGPU::IMAGE_SAMPLE_V3_V8:
    case AMDGPU::IMAGE_SAMPLE_V4_V1:
    case AMDGPU::IMAGE_SAMPLE_V4_V16:
    case AMDGPU::IMAGE_SAMPLE_V4_V2:
    case AMDGPU::IMAGE_SAMPLE_V4_V4:
    case AMDGPU::IMAGE_SAMPLE_V4_V8: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 8;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 12;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 13;
      // op: da
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 14;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 15;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 16;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 25;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(124)) << 46;
      // op: ssamp
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(124)) << 51;
      break;
    }
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_si:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZW_si:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZ_si:
    case AMDGPU::TBUFFER_STORE_FORMAT_XY_si:
    case AMDGPU::TBUFFER_STORE_FORMAT_X_si: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= op & UINT64_C(4095);
      // op: offen
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 12;
      // op: idxen
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 13;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 14;
      // op: addr64
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 15;
      // op: dfmt
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 19;
      // op: nfmt
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 23;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      Value |= (op & UINT64_C(124)) << 46;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 54;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 55;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      break;
    }
    case AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZW_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_XYZ_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_XY_vi:
    case AMDGPU::TBUFFER_STORE_FORMAT_X_vi: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= op & UINT64_C(4095);
      // op: offen
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 12;
      // op: idxen
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 13;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 14;
      // op: dfmt
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 19;
      // op: nfmt
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(7)) << 23;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      Value |= (op & UINT64_C(124)) << 46;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 54;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 55;
      // op: soffset
      op = getMachineOpValue(MI, MI.getOperand(12), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      break;
    }
    case AMDGPU::IMAGE_ATOMIC_ADD_V1_si:
    case AMDGPU::IMAGE_ATOMIC_ADD_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_ADD_V2_si:
    case AMDGPU::IMAGE_ATOMIC_ADD_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_ADD_V4_si:
    case AMDGPU::IMAGE_ATOMIC_ADD_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_AND_V1_si:
    case AMDGPU::IMAGE_ATOMIC_AND_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_AND_V2_si:
    case AMDGPU::IMAGE_ATOMIC_AND_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_AND_V4_si:
    case AMDGPU::IMAGE_ATOMIC_AND_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1_si:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2_si:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V4_si:
    case AMDGPU::IMAGE_ATOMIC_CMPSWAP_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_DEC_V1_si:
    case AMDGPU::IMAGE_ATOMIC_DEC_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_DEC_V2_si:
    case AMDGPU::IMAGE_ATOMIC_DEC_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_DEC_V4_si:
    case AMDGPU::IMAGE_ATOMIC_DEC_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_INC_V1_si:
    case AMDGPU::IMAGE_ATOMIC_INC_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_INC_V2_si:
    case AMDGPU::IMAGE_ATOMIC_INC_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_INC_V4_si:
    case AMDGPU::IMAGE_ATOMIC_INC_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_OR_V1_si:
    case AMDGPU::IMAGE_ATOMIC_OR_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_OR_V2_si:
    case AMDGPU::IMAGE_ATOMIC_OR_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_OR_V4_si:
    case AMDGPU::IMAGE_ATOMIC_OR_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V1_si:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V2_si:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V4_si:
    case AMDGPU::IMAGE_ATOMIC_SMAX_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V1_si:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V2_si:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V4_si:
    case AMDGPU::IMAGE_ATOMIC_SMIN_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_SUB_V1_si:
    case AMDGPU::IMAGE_ATOMIC_SUB_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_SUB_V2_si:
    case AMDGPU::IMAGE_ATOMIC_SUB_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_SUB_V4_si:
    case AMDGPU::IMAGE_ATOMIC_SUB_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V1_si:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V2_si:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V4_si:
    case AMDGPU::IMAGE_ATOMIC_SWAP_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V1_si:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V2_si:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V4_si:
    case AMDGPU::IMAGE_ATOMIC_UMAX_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V1_si:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V2_si:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V4_si:
    case AMDGPU::IMAGE_ATOMIC_UMIN_V4_vi:
    case AMDGPU::IMAGE_ATOMIC_XOR_V1_si:
    case AMDGPU::IMAGE_ATOMIC_XOR_V1_vi:
    case AMDGPU::IMAGE_ATOMIC_XOR_V2_si:
    case AMDGPU::IMAGE_ATOMIC_XOR_V2_vi:
    case AMDGPU::IMAGE_ATOMIC_XOR_V4_si:
    case AMDGPU::IMAGE_ATOMIC_XOR_V4_vi: {
      // op: vdata
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: dmask
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(15)) << 8;
      // op: unorm
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 12;
      // op: glc
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 13;
      // op: da
      op = getMachineOpValue(MI, MI.getOperand(11), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 14;
      // op: r128
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 15;
      // op: tfe
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 16;
      // op: lwe
      op = getMachineOpValue(MI, MI.getOperand(10), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: slc
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 25;
      // op: vaddr
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: srsrc
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(124)) << 46;
      break;
    }
    case AMDGPU::V_BFREV_B32_e32_si:
    case AMDGPU::V_BFREV_B32_e32_vi:
    case AMDGPU::V_CEIL_F16_e32_vi:
    case AMDGPU::V_CEIL_F32_e32_si:
    case AMDGPU::V_CEIL_F32_e32_vi:
    case AMDGPU::V_CEIL_F64_e32_ci:
    case AMDGPU::V_CEIL_F64_e32_vi:
    case AMDGPU::V_COS_F16_e32_vi:
    case AMDGPU::V_COS_F32_e32_si:
    case AMDGPU::V_COS_F32_e32_vi:
    case AMDGPU::V_CVT_F16_F32_e32_si:
    case AMDGPU::V_CVT_F16_F32_e32_vi:
    case AMDGPU::V_CVT_F16_I16_e32_vi:
    case AMDGPU::V_CVT_F16_U16_e32_vi:
    case AMDGPU::V_CVT_F32_F16_e32_si:
    case AMDGPU::V_CVT_F32_F16_e32_vi:
    case AMDGPU::V_CVT_F32_F64_e32_si:
    case AMDGPU::V_CVT_F32_F64_e32_vi:
    case AMDGPU::V_CVT_F32_I32_e32_si:
    case AMDGPU::V_CVT_F32_I32_e32_vi:
    case AMDGPU::V_CVT_F32_U32_e32_si:
    case AMDGPU::V_CVT_F32_U32_e32_vi:
    case AMDGPU::V_CVT_F32_UBYTE0_e32_si:
    case AMDGPU::V_CVT_F32_UBYTE0_e32_vi:
    case AMDGPU::V_CVT_F32_UBYTE1_e32_si:
    case AMDGPU::V_CVT_F32_UBYTE1_e32_vi:
    case AMDGPU::V_CVT_F32_UBYTE2_e32_si:
    case AMDGPU::V_CVT_F32_UBYTE2_e32_vi:
    case AMDGPU::V_CVT_F32_UBYTE3_e32_si:
    case AMDGPU::V_CVT_F32_UBYTE3_e32_vi:
    case AMDGPU::V_CVT_F64_F32_e32_si:
    case AMDGPU::V_CVT_F64_F32_e32_vi:
    case AMDGPU::V_CVT_F64_I32_e32_si:
    case AMDGPU::V_CVT_F64_I32_e32_vi:
    case AMDGPU::V_CVT_F64_U32_e32_si:
    case AMDGPU::V_CVT_F64_U32_e32_vi:
    case AMDGPU::V_CVT_FLR_I32_F32_e32_si:
    case AMDGPU::V_CVT_FLR_I32_F32_e32_vi:
    case AMDGPU::V_CVT_I16_F16_e32_vi:
    case AMDGPU::V_CVT_I32_F32_e32_si:
    case AMDGPU::V_CVT_I32_F32_e32_vi:
    case AMDGPU::V_CVT_I32_F64_e32_si:
    case AMDGPU::V_CVT_I32_F64_e32_vi:
    case AMDGPU::V_CVT_OFF_F32_I4_e32_si:
    case AMDGPU::V_CVT_OFF_F32_I4_e32_vi:
    case AMDGPU::V_CVT_RPI_I32_F32_e32_si:
    case AMDGPU::V_CVT_RPI_I32_F32_e32_vi:
    case AMDGPU::V_CVT_U16_F16_e32_vi:
    case AMDGPU::V_CVT_U32_F32_e32_si:
    case AMDGPU::V_CVT_U32_F32_e32_vi:
    case AMDGPU::V_CVT_U32_F64_e32_si:
    case AMDGPU::V_CVT_U32_F64_e32_vi:
    case AMDGPU::V_EXP_F16_e32_vi:
    case AMDGPU::V_EXP_F32_e32_si:
    case AMDGPU::V_EXP_F32_e32_vi:
    case AMDGPU::V_EXP_LEGACY_F32_e32_ci:
    case AMDGPU::V_EXP_LEGACY_F32_e32_vi:
    case AMDGPU::V_FFBH_I32_e32_si:
    case AMDGPU::V_FFBH_I32_e32_vi:
    case AMDGPU::V_FFBH_U32_e32_si:
    case AMDGPU::V_FFBH_U32_e32_vi:
    case AMDGPU::V_FFBL_B32_e32_si:
    case AMDGPU::V_FFBL_B32_e32_vi:
    case AMDGPU::V_FLOOR_F16_e32_vi:
    case AMDGPU::V_FLOOR_F32_e32_si:
    case AMDGPU::V_FLOOR_F32_e32_vi:
    case AMDGPU::V_FLOOR_F64_e32_ci:
    case AMDGPU::V_FLOOR_F64_e32_vi:
    case AMDGPU::V_FRACT_F16_e32_vi:
    case AMDGPU::V_FRACT_F32_e32_si:
    case AMDGPU::V_FRACT_F32_e32_vi:
    case AMDGPU::V_FRACT_F64_e32_si:
    case AMDGPU::V_FRACT_F64_e32_vi:
    case AMDGPU::V_FREXP_EXP_I16_F16_e32_vi:
    case AMDGPU::V_FREXP_EXP_I32_F32_e32_si:
    case AMDGPU::V_FREXP_EXP_I32_F32_e32_vi:
    case AMDGPU::V_FREXP_EXP_I32_F64_e32_si:
    case AMDGPU::V_FREXP_EXP_I32_F64_e32_vi:
    case AMDGPU::V_FREXP_MANT_F16_e32_vi:
    case AMDGPU::V_FREXP_MANT_F32_e32_si:
    case AMDGPU::V_FREXP_MANT_F32_e32_vi:
    case AMDGPU::V_FREXP_MANT_F64_e32_si:
    case AMDGPU::V_FREXP_MANT_F64_e32_vi:
    case AMDGPU::V_LOG_CLAMP_F32_e32_si:
    case AMDGPU::V_LOG_F16_e32_vi:
    case AMDGPU::V_LOG_F32_e32_si:
    case AMDGPU::V_LOG_F32_e32_vi:
    case AMDGPU::V_LOG_LEGACY_F32_e32_ci:
    case AMDGPU::V_LOG_LEGACY_F32_e32_vi:
    case AMDGPU::V_MOVRELD_B32_e32_si:
    case AMDGPU::V_MOVRELD_B32_e32_vi:
    case AMDGPU::V_MOVRELSD_B32_e32_si:
    case AMDGPU::V_MOVRELSD_B32_e32_vi:
    case AMDGPU::V_MOVRELS_B32_e32_si:
    case AMDGPU::V_MOVRELS_B32_e32_vi:
    case AMDGPU::V_MOV_B32_e32_si:
    case AMDGPU::V_MOV_B32_e32_vi:
    case AMDGPU::V_MOV_FED_B32_e32_si:
    case AMDGPU::V_NOT_B32_e32_si:
    case AMDGPU::V_NOT_B32_e32_vi:
    case AMDGPU::V_RCP_CLAMP_F32_e32_si:
    case AMDGPU::V_RCP_CLAMP_F64_e32_si:
    case AMDGPU::V_RCP_F16_e32_vi:
    case AMDGPU::V_RCP_F32_e32_si:
    case AMDGPU::V_RCP_F32_e32_vi:
    case AMDGPU::V_RCP_F64_e32_si:
    case AMDGPU::V_RCP_F64_e32_vi:
    case AMDGPU::V_RCP_IFLAG_F32_e32_si:
    case AMDGPU::V_RCP_IFLAG_F32_e32_vi:
    case AMDGPU::V_RCP_LEGACY_F32_e32_si:
    case AMDGPU::V_READFIRSTLANE_B32:
    case AMDGPU::V_RNDNE_F16_e32_vi:
    case AMDGPU::V_RNDNE_F32_e32_si:
    case AMDGPU::V_RNDNE_F32_e32_vi:
    case AMDGPU::V_RNDNE_F64_e32_ci:
    case AMDGPU::V_RNDNE_F64_e32_vi:
    case AMDGPU::V_RSQ_CLAMP_F32_e32_si:
    case AMDGPU::V_RSQ_CLAMP_F64_e32_si:
    case AMDGPU::V_RSQ_F16_e32_vi:
    case AMDGPU::V_RSQ_F32_e32_si:
    case AMDGPU::V_RSQ_F32_e32_vi:
    case AMDGPU::V_RSQ_F64_e32_si:
    case AMDGPU::V_RSQ_F64_e32_vi:
    case AMDGPU::V_RSQ_LEGACY_F32_e32_si:
    case AMDGPU::V_SIN_F16_e32_vi:
    case AMDGPU::V_SIN_F32_e32_si:
    case AMDGPU::V_SIN_F32_e32_vi:
    case AMDGPU::V_SQRT_F16_e32_vi:
    case AMDGPU::V_SQRT_F32_e32_si:
    case AMDGPU::V_SQRT_F32_e32_vi:
    case AMDGPU::V_SQRT_F64_e32_si:
    case AMDGPU::V_SQRT_F64_e32_vi:
    case AMDGPU::V_TRUNC_F16_e32_vi:
    case AMDGPU::V_TRUNC_F32_e32_si:
    case AMDGPU::V_TRUNC_F32_e32_vi:
    case AMDGPU::V_TRUNC_F64_e32_ci:
    case AMDGPU::V_TRUNC_F64_e32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 17;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= op & UINT64_C(511);
      break;
    }
    case AMDGPU::V_ADDC_U32_e32_si:
    case AMDGPU::V_ADDC_U32_e32_vi:
    case AMDGPU::V_ADD_F16_e32_vi:
    case AMDGPU::V_ADD_F32_e32_si:
    case AMDGPU::V_ADD_F32_e32_vi:
    case AMDGPU::V_ADD_I32_e32_si:
    case AMDGPU::V_ADD_I32_e32_vi:
    case AMDGPU::V_ADD_U16_e32_vi:
    case AMDGPU::V_AND_B32_e32_si:
    case AMDGPU::V_AND_B32_e32_vi:
    case AMDGPU::V_ASHRREV_B16_e32_vi:
    case AMDGPU::V_ASHRREV_I32_e32_si:
    case AMDGPU::V_ASHRREV_I32_e32_vi:
    case AMDGPU::V_ASHR_I32_e32_si:
    case AMDGPU::V_BCNT_U32_B32_e32_si:
    case AMDGPU::V_BFM_B32_e32_si:
    case AMDGPU::V_CNDMASK_B32_e32_si:
    case AMDGPU::V_CNDMASK_B32_e32_vi:
    case AMDGPU::V_CVT_PKACCUM_U8_F32_e32_si:
    case AMDGPU::V_CVT_PKNORM_I16_F32_e32_si:
    case AMDGPU::V_CVT_PKNORM_U16_F32_e32_si:
    case AMDGPU::V_CVT_PKRTZ_F16_F32_e32_si:
    case AMDGPU::V_CVT_PK_I16_I32_e32_si:
    case AMDGPU::V_CVT_PK_U16_U32_e32_si:
    case AMDGPU::V_LDEXP_F16_e32_vi:
    case AMDGPU::V_LDEXP_F32_e32_si:
    case AMDGPU::V_LSHLREV_B16_e32_vi:
    case AMDGPU::V_LSHLREV_B32_e32_si:
    case AMDGPU::V_LSHLREV_B32_e32_vi:
    case AMDGPU::V_LSHL_B32_e32_si:
    case AMDGPU::V_LSHRREV_B16_e32_vi:
    case AMDGPU::V_LSHRREV_B32_e32_si:
    case AMDGPU::V_LSHRREV_B32_e32_vi:
    case AMDGPU::V_LSHR_B32_e32_si:
    case AMDGPU::V_MAC_F16_e32_vi:
    case AMDGPU::V_MAC_F32_e32_si:
    case AMDGPU::V_MAC_F32_e32_vi:
    case AMDGPU::V_MAC_LEGACY_F32_e32_si:
    case AMDGPU::V_MAX_F16_e32_vi:
    case AMDGPU::V_MAX_F32_e32_si:
    case AMDGPU::V_MAX_F32_e32_vi:
    case AMDGPU::V_MAX_I16_e32_vi:
    case AMDGPU::V_MAX_I32_e32_si:
    case AMDGPU::V_MAX_I32_e32_vi:
    case AMDGPU::V_MAX_LEGACY_F32_e32_si:
    case AMDGPU::V_MAX_U16_e32_vi:
    case AMDGPU::V_MAX_U32_e32_si:
    case AMDGPU::V_MAX_U32_e32_vi:
    case AMDGPU::V_MBCNT_HI_U32_B32_e32_si:
    case AMDGPU::V_MBCNT_LO_U32_B32_e32_si:
    case AMDGPU::V_MIN_F16_e32_vi:
    case AMDGPU::V_MIN_F32_e32_si:
    case AMDGPU::V_MIN_F32_e32_vi:
    case AMDGPU::V_MIN_I16_e32_vi:
    case AMDGPU::V_MIN_I32_e32_si:
    case AMDGPU::V_MIN_I32_e32_vi:
    case AMDGPU::V_MIN_LEGACY_F32_e32_si:
    case AMDGPU::V_MIN_U16_e32_vi:
    case AMDGPU::V_MIN_U32_e32_si:
    case AMDGPU::V_MIN_U32_e32_vi:
    case AMDGPU::V_MUL_F16_e32_vi:
    case AMDGPU::V_MUL_F32_e32_si:
    case AMDGPU::V_MUL_F32_e32_vi:
    case AMDGPU::V_MUL_HI_I32_I24_e32_si:
    case AMDGPU::V_MUL_HI_I32_I24_e32_vi:
    case AMDGPU::V_MUL_HI_U32_U24_e32_si:
    case AMDGPU::V_MUL_HI_U32_U24_e32_vi:
    case AMDGPU::V_MUL_I32_I24_e32_si:
    case AMDGPU::V_MUL_I32_I24_e32_vi:
    case AMDGPU::V_MUL_LEGACY_F32_e32_si:
    case AMDGPU::V_MUL_LEGACY_F32_e32_vi:
    case AMDGPU::V_MUL_LO_U16_e32_vi:
    case AMDGPU::V_MUL_U32_U24_e32_si:
    case AMDGPU::V_MUL_U32_U24_e32_vi:
    case AMDGPU::V_OR_B32_e32_si:
    case AMDGPU::V_OR_B32_e32_vi:
    case AMDGPU::V_READLANE_B32_si:
    case AMDGPU::V_SUBBREV_U32_e32_si:
    case AMDGPU::V_SUBBREV_U32_e32_vi:
    case AMDGPU::V_SUBB_U32_e32_si:
    case AMDGPU::V_SUBB_U32_e32_vi:
    case AMDGPU::V_SUBREV_F16_e32_vi:
    case AMDGPU::V_SUBREV_F32_e32_si:
    case AMDGPU::V_SUBREV_F32_e32_vi:
    case AMDGPU::V_SUBREV_I32_e32_si:
    case AMDGPU::V_SUBREV_I32_e32_vi:
    case AMDGPU::V_SUBREV_U16_e32_vi:
    case AMDGPU::V_SUB_F16_e32_vi:
    case AMDGPU::V_SUB_F32_e32_si:
    case AMDGPU::V_SUB_F32_e32_vi:
    case AMDGPU::V_SUB_I32_e32_si:
    case AMDGPU::V_SUB_I32_e32_vi:
    case AMDGPU::V_SUB_U16_e32_vi:
    case AMDGPU::V_WRITELANE_B32_si:
    case AMDGPU::V_XOR_B32_e32_si:
    case AMDGPU::V_XOR_B32_e32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 17;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= op & UINT64_C(511);
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 9;
      break;
    }
    case AMDGPU::V_MADAK_F16_vi:
    case AMDGPU::V_MADAK_F32_si:
    case AMDGPU::V_MADAK_F32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 17;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= op & UINT64_C(511);
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 9;
      // op: imm
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(4294967295)) << 32;
      break;
    }
    case AMDGPU::V_MADMK_F16_vi:
    case AMDGPU::V_MADMK_F32_si:
    case AMDGPU::V_MADMK_F32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 17;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= op & UINT64_C(511);
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 9;
      // op: imm
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(4294967295)) << 32;
      break;
    }
    case AMDGPU::V_INTERP_MOV_F32_si:
    case AMDGPU::V_INTERP_MOV_F32_vi:
    case AMDGPU::V_INTERP_P1_F32_16bank_si:
    case AMDGPU::V_INTERP_P1_F32_16bank_vi:
    case AMDGPU::V_INTERP_P1_F32_si:
    case AMDGPU::V_INTERP_P1_F32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 18;
      // op: vsrc
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= op & UINT64_C(255);
      // op: attrchan
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 8;
      // op: attr
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(63)) << 10;
      break;
    }
    case AMDGPU::V_INTERP_P2_F32_si:
    case AMDGPU::V_INTERP_P2_F32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 18;
      // op: vsrc
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= op & UINT64_C(255);
      // op: attrchan
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 8;
      // op: attr
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(63)) << 10;
      break;
    }
    case AMDGPU::DS_BPERMUTE_B32_vi:
    case AMDGPU::DS_PERMUTE_B32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= op & UINT64_C(65535);
      break;
    }
    case AMDGPU::DS_ORDERED_COUNT_si: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= op & UINT64_C(65535);
      break;
    }
    case AMDGPU::DS_APPEND_si:
    case AMDGPU::DS_CONSUME_si: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= op & UINT64_C(65535);
      break;
    }
    case AMDGPU::DS_READ_B32_vi:
    case AMDGPU::DS_READ_B64_vi:
    case AMDGPU::DS_READ_I16_vi:
    case AMDGPU::DS_READ_I8_vi:
    case AMDGPU::DS_READ_U16_vi:
    case AMDGPU::DS_READ_U8_vi:
    case AMDGPU::DS_SWIZZLE_B32_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 16;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= op & UINT64_C(65535);
      break;
    }
    case AMDGPU::DS_READ_B32_si:
    case AMDGPU::DS_READ_B64_si:
    case AMDGPU::DS_READ_I16_si:
    case AMDGPU::DS_READ_I8_si:
    case AMDGPU::DS_READ_U16_si:
    case AMDGPU::DS_READ_U8_si:
    case AMDGPU::DS_SWIZZLE_B32_si: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= op & UINT64_C(65535);
      break;
    }
    case AMDGPU::DS_ADD_RTN_F32_vi:
    case AMDGPU::DS_ADD_RTN_U32_vi:
    case AMDGPU::DS_ADD_RTN_U64_vi:
    case AMDGPU::DS_AND_RTN_B32_vi:
    case AMDGPU::DS_AND_RTN_B64_vi:
    case AMDGPU::DS_DEC_RTN_U32_vi:
    case AMDGPU::DS_DEC_RTN_U64_vi:
    case AMDGPU::DS_INC_RTN_U32_vi:
    case AMDGPU::DS_INC_RTN_U64_vi:
    case AMDGPU::DS_MAX_RTN_F32_vi:
    case AMDGPU::DS_MAX_RTN_F64_vi:
    case AMDGPU::DS_MAX_RTN_I32_vi:
    case AMDGPU::DS_MAX_RTN_I64_vi:
    case AMDGPU::DS_MAX_RTN_U32_vi:
    case AMDGPU::DS_MAX_RTN_U64_vi:
    case AMDGPU::DS_MIN_RTN_F32_vi:
    case AMDGPU::DS_MIN_RTN_F64_vi:
    case AMDGPU::DS_MIN_RTN_I32_vi:
    case AMDGPU::DS_MIN_RTN_I64_vi:
    case AMDGPU::DS_MIN_RTN_U32_vi:
    case AMDGPU::DS_MIN_RTN_U64_vi:
    case AMDGPU::DS_OR_RTN_B32_vi:
    case AMDGPU::DS_OR_RTN_B64_vi:
    case AMDGPU::DS_RSUB_RTN_U32_vi:
    case AMDGPU::DS_RSUB_RTN_U64_vi:
    case AMDGPU::DS_SUB_RTN_U32_vi:
    case AMDGPU::DS_SUB_RTN_U64_vi:
    case AMDGPU::DS_WRAP_RTN_F32_vi:
    case AMDGPU::DS_WRXCHG_RTN_B32_vi:
    case AMDGPU::DS_WRXCHG_RTN_B64_vi:
    case AMDGPU::DS_XOR_RTN_B32_vi:
    case AMDGPU::DS_XOR_RTN_B64_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 16;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= op & UINT64_C(65535);
      break;
    }
    case AMDGPU::DS_READ2ST64_B32_vi:
    case AMDGPU::DS_READ2ST64_B64_vi:
    case AMDGPU::DS_READ2_B32_vi:
    case AMDGPU::DS_READ2_B64_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 16;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: offset0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= op & UINT64_C(255);
      // op: offset1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 8;
      break;
    }
    case AMDGPU::DS_ADD_RTN_U32_si:
    case AMDGPU::DS_ADD_RTN_U64_si:
    case AMDGPU::DS_AND_RTN_B32_si:
    case AMDGPU::DS_AND_RTN_B64_si:
    case AMDGPU::DS_DEC_RTN_U32_si:
    case AMDGPU::DS_DEC_RTN_U64_si:
    case AMDGPU::DS_INC_RTN_U32_si:
    case AMDGPU::DS_INC_RTN_U64_si:
    case AMDGPU::DS_MAX_RTN_F32_si:
    case AMDGPU::DS_MAX_RTN_F64_si:
    case AMDGPU::DS_MAX_RTN_I32_si:
    case AMDGPU::DS_MAX_RTN_I64_si:
    case AMDGPU::DS_MAX_RTN_U32_si:
    case AMDGPU::DS_MAX_RTN_U64_si:
    case AMDGPU::DS_MIN_RTN_F32_si:
    case AMDGPU::DS_MIN_RTN_F64_si:
    case AMDGPU::DS_MIN_RTN_I32_si:
    case AMDGPU::DS_MIN_RTN_I64_si:
    case AMDGPU::DS_MIN_RTN_U32_si:
    case AMDGPU::DS_MIN_RTN_U64_si:
    case AMDGPU::DS_OR_RTN_B32_si:
    case AMDGPU::DS_OR_RTN_B64_si:
    case AMDGPU::DS_RSUB_RTN_U32_si:
    case AMDGPU::DS_RSUB_RTN_U64_si:
    case AMDGPU::DS_SUB_RTN_U32_si:
    case AMDGPU::DS_SUB_RTN_U64_si:
    case AMDGPU::DS_WRAP_RTN_F32_si:
    case AMDGPU::DS_WRXCHG_RTN_B32_si:
    case AMDGPU::DS_WRXCHG_RTN_B64_si:
    case AMDGPU::DS_XOR_RTN_B32_si:
    case AMDGPU::DS_XOR_RTN_B64_si: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= op & UINT64_C(65535);
      break;
    }
    case AMDGPU::DS_READ2ST64_B32_si:
    case AMDGPU::DS_READ2ST64_B64_si:
    case AMDGPU::DS_READ2_B32_si:
    case AMDGPU::DS_READ2_B64_si: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: offset0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= op & UINT64_C(255);
      // op: offset1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 8;
      break;
    }
    case AMDGPU::DS_CMPST_RTN_B32_vi:
    case AMDGPU::DS_CMPST_RTN_B64_vi:
    case AMDGPU::DS_CMPST_RTN_F32_vi:
    case AMDGPU::DS_CMPST_RTN_F64_vi:
    case AMDGPU::DS_MSKOR_RTN_B32_vi:
    case AMDGPU::DS_MSKOR_RTN_B64_vi:
    case AMDGPU::DS_WRXCHG2ST64_RTN_B32_vi:
    case AMDGPU::DS_WRXCHG2ST64_RTN_B64_vi:
    case AMDGPU::DS_WRXCHG2_RTN_B32_vi:
    case AMDGPU::DS_WRXCHG2_RTN_B64_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 16;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: data1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 48;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= op & UINT64_C(65535);
      break;
    }
    case AMDGPU::DS_CMPST_RTN_B32_si:
    case AMDGPU::DS_CMPST_RTN_B64_si:
    case AMDGPU::DS_CMPST_RTN_F32_si:
    case AMDGPU::DS_CMPST_RTN_F64_si:
    case AMDGPU::DS_MSKOR_RTN_B32_si:
    case AMDGPU::DS_MSKOR_RTN_B64_si:
    case AMDGPU::DS_WRXCHG2ST64_RTN_B32_si:
    case AMDGPU::DS_WRXCHG2ST64_RTN_B64_si:
    case AMDGPU::DS_WRXCHG2_RTN_B32_si:
    case AMDGPU::DS_WRXCHG2_RTN_B64_si: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 56;
      // op: gds
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 17;
      // op: addr
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 32;
      // op: data0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 40;
      // op: data1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(255)) << 48;
      // op: offset
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= op & UINT64_C(65535);
      break;
    }
    case AMDGPU::V_ADD_I32_e64_si:
    case AMDGPU::V_ADD_I32_e64_vi:
    case AMDGPU::V_SUBREV_I32_e64_si:
    case AMDGPU::V_SUBREV_I32_e64_vi:
    case AMDGPU::V_SUB_I32_e64_si:
    case AMDGPU::V_SUB_I32_e64_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 32;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 41;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 8;
      break;
    }
    case AMDGPU::V_ADDC_U32_e64_si:
    case AMDGPU::V_ADDC_U32_e64_vi:
    case AMDGPU::V_SUBBREV_U32_e64_si:
    case AMDGPU::V_SUBBREV_U32_e64_vi:
    case AMDGPU::V_SUBB_U32_e64_si:
    case AMDGPU::V_SUBB_U32_e64_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 32;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 41;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 50;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 8;
      break;
    }
    case AMDGPU::V_DIV_SCALE_F32_si:
    case AMDGPU::V_DIV_SCALE_F64_si: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 32;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 41;
      // op: src2_modifiers
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 63;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 50;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 8;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 59;
      break;
    }
    case AMDGPU::V_DIV_SCALE_F32_vi:
    case AMDGPU::V_DIV_SCALE_F64_vi: {
      // op: vdst
      op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
      Value |= op & UINT64_C(255);
      // op: src0_modifiers
      op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 61;
      // op: src0
      op = getMachineOpValue(MI, MI.getOperand(3), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 32;
      // op: src1_modifiers
      op = getMachineOpValue(MI, MI.getOperand(4), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 62;
      // op: src1
      op = getMachineOpValue(MI, MI.getOperand(5), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 41;
      // op: src2_modifiers
      op = getMachineOpValue(MI, MI.getOperand(6), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 63;
      // op: src2
      op = getMachineOpValue(MI, MI.getOperand(7), Fixups, STI);
      Value |= (op & UINT64_C(511)) << 50;
      // op: sdst
      op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
      Value |= (op & UINT64_C(127)) << 8;
      // op: omod
      op = getMachineOpValue(MI, MI.getOperand(9), Fixups, STI);
      Value |= (op & UINT64_C(3)) << 59;
      // op: clamp
      op = getMachineOpValue(MI, MI.getOperand(8), Fixups, STI);
      Value |= (op & UINT64_C(1)) << 15;
      break;
    }
  default:
    std::string msg;
    raw_string_ostream Msg(msg);
    Msg << "Not supported instr: " << MI;
    report_fatal_error(Msg.str());
  }
  return Value;
}

#ifdef ENABLE_INSTR_PREDICATE_VERIFIER
#undef ENABLE_INSTR_PREDICATE_VERIFIER
#include <sstream>

// Flags for subtarget features that participate in instruction matching.
enum SubtargetFeatureFlag : uint16_t {
  Feature_isSICI = (1ULL << 7),
  Feature_isVI = (1ULL << 8),
  Feature_isCIVI = (1ULL << 4),
  Feature_isCIOnly = (1ULL << 3),
  Feature_DisableInst = (1ULL << 0),
  Feature_isGCN = (1ULL << 5),
  Feature_isSI = (1ULL << 6),
  Feature_HasVGPRIndexMode = (1ULL << 2),
  Feature_HasMovrel = (1ULL << 1),
  Feature_None = 0
};

#ifndef NDEBUG
static const char *SubtargetFeatureNames[] = {
  "Feature_isSICI",
  "Feature_isVI",
  "Feature_isCIVI",
  "Feature_isCIOnly",
  "Feature_DisableInst",
  "Feature_isGCN",
  "Feature_isSI",
  "Feature_HasVGPRIndexMode",
  "Feature_HasMovrel",
  nullptr
};

#endif // NDEBUG
uint64_t AMDGPUMCCodeEmitter::
computeAvailableFeatures(const FeatureBitset& FB) const {
  uint64_t Features = 0;
  if ((FB[AMDGPU::FeatureGCN1Encoding]))
    Features |= Feature_isSICI;
  if ((FB[AMDGPU::FeatureGCN3Encoding]))
    Features |= Feature_isVI;
  if ((FB[AMDGPU::FeatureCIInsts]))
    Features |= Feature_isCIVI;
  if ((FB[AMDGPU::FeatureSeaIslands]))
    Features |= Feature_isCIOnly;
  if ((FB[AMDGPU::FeatureDisable]))
    Features |= Feature_DisableInst;
  if ((FB[AMDGPU::FeatureGCN]))
    Features |= Feature_isGCN;
  if ((FB[AMDGPU::FeatureSouthernIslands]))
    Features |= Feature_isSI;
  if ((FB[AMDGPU::FeatureVGPRIndexMode]))
    Features |= Feature_HasVGPRIndexMode;
  if ((FB[AMDGPU::FeatureMovrel]))
    Features |= Feature_HasMovrel;
  return Features;
}

void AMDGPUMCCodeEmitter::verifyInstructionPredicates(
    const MCInst &Inst, uint64_t AvailableFeatures) const {
#ifndef NDEBUG
  static uint64_t RequiredFeatures[] = {
    0, // PHI = 0
    0, // INLINEASM = 1
    0, // CFI_INSTRUCTION = 2
    0, // EH_LABEL = 3
    0, // GC_LABEL = 4
    0, // KILL = 5
    0, // EXTRACT_SUBREG = 6
    0, // INSERT_SUBREG = 7
    0, // IMPLICIT_DEF = 8
    0, // SUBREG_TO_REG = 9
    0, // COPY_TO_REGCLASS = 10
    0, // DBG_VALUE = 11
    0, // REG_SEQUENCE = 12
    0, // COPY = 13
    0, // BUNDLE = 14
    0, // LIFETIME_START = 15
    0, // LIFETIME_END = 16
    0, // STACKMAP = 17
    0, // PATCHPOINT = 18
    0, // LOAD_STACK_GUARD = 19
    0, // STATEPOINT = 20
    0, // LOCAL_ESCAPE = 21
    0, // FAULTING_LOAD_OP = 22
    0, // PATCHABLE_OP = 23
    0, // PATCHABLE_FUNCTION_ENTER = 24
    0, // PATCHABLE_RET = 25
    0, // PATCHABLE_FUNCTION_EXIT = 26
    0, // PATCHABLE_TAIL_CALL = 27
    0, // G_ADD = 28
    0, // G_SUB = 29
    0, // G_MUL = 30
    0, // G_SDIV = 31
    0, // G_UDIV = 32
    0, // G_SREM = 33
    0, // G_UREM = 34
    0, // G_AND = 35
    0, // G_OR = 36
    0, // G_XOR = 37
    0, // G_FRAME_INDEX = 38
    0, // G_GLOBAL_VALUE = 39
    0, // G_EXTRACT = 40
    0, // G_INSERT = 41
    0, // G_SEQUENCE = 42
    0, // G_PTRTOINT = 43
    0, // G_INTTOPTR = 44
    0, // G_BITCAST = 45
    0, // G_LOAD = 46
    0, // G_STORE = 47
    0, // G_BRCOND = 48
    0, // G_INTRINSIC = 49
    0, // G_INTRINSIC_W_SIDE_EFFECTS = 50
    0, // G_ANYEXT = 51
    0, // G_TRUNC = 52
    0, // G_CONSTANT = 53
    0, // G_FCONSTANT = 54
    0, // G_SEXT = 55
    0, // G_ZEXT = 56
    0, // G_SHL = 57
    0, // G_LSHR = 58
    0, // G_ASHR = 59
    0, // G_ICMP = 60
    0, // G_FCMP = 61
    0, // G_SELECT = 62
    0, // G_UADDE = 63
    0, // G_USUBE = 64
    0, // G_SADDO = 65
    0, // G_SSUBO = 66
    0, // G_UMULO = 67
    0, // G_SMULO = 68
    0, // G_FADD = 69
    0, // G_FSUB = 70
    0, // G_FMUL = 71
    0, // G_FDIV = 72
    0, // G_FREM = 73
    0, // G_FPEXT = 74
    0, // G_FPTRUNC = 75
    0, // G_FPTOSI = 76
    0, // G_FPTOUI = 77
    0, // G_SITOFP = 78
    0, // G_UITOFP = 79
    0, // G_GEP = 80
    0, // G_BR = 81
    0, // ADD = 82
    0, // ADDC_UINT = 83
    0, // ADD_INT = 84
    0, // ALU_CLAUSE = 85
    0, // AND_INT = 86
    0, // ASHR_eg = 87
    0, // ASHR_r600 = 88
    0, // BCNT_INT = 89
    0, // BFE_INT_eg = 90
    0, // BFE_UINT_eg = 91
    0, // BFI_INT_eg = 92
    0, // BFM_INT_eg = 93
    0, // BIT_ALIGN_INT_eg = 94
    0, // BRANCH = 95
    0, // BRANCH_COND_f32 = 96
    0, // BRANCH_COND_i32 = 97
    0, // BREAK = 98
    0, // BREAKC_f32 = 99
    0, // BREAKC_i32 = 100
    0, // BREAK_LOGICALNZ_f32 = 101
    0, // BREAK_LOGICALNZ_i32 = 102
    0, // BREAK_LOGICALZ_f32 = 103
    0, // BREAK_LOGICALZ_i32 = 104
    Feature_isGCN | 0, // BUFFER_ATOMIC_ADD_ADDR64 = 105
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_ADD_ADDR64_si = 106
    Feature_isGCN | 0, // BUFFER_ATOMIC_ADD_BOTHEN = 107
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_ADD_BOTHEN_si = 108
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_ADD_BOTHEN_vi = 109
    Feature_isGCN | 0, // BUFFER_ATOMIC_ADD_IDXEN = 110
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_ADD_IDXEN_si = 111
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_ADD_IDXEN_vi = 112
    Feature_isGCN | 0, // BUFFER_ATOMIC_ADD_OFFEN = 113
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_ADD_OFFEN_si = 114
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_ADD_OFFEN_vi = 115
    Feature_isGCN | 0, // BUFFER_ATOMIC_ADD_OFFSET = 116
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_ADD_OFFSET_si = 117
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_ADD_OFFSET_vi = 118
    Feature_isGCN | 0, // BUFFER_ATOMIC_ADD_RTN_ADDR64 = 119
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_ADD_RTN_ADDR64_si = 120
    Feature_isGCN | 0, // BUFFER_ATOMIC_ADD_RTN_BOTHEN = 121
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_ADD_RTN_BOTHEN_si = 122
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_ADD_RTN_BOTHEN_vi = 123
    Feature_isGCN | 0, // BUFFER_ATOMIC_ADD_RTN_IDXEN = 124
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_ADD_RTN_IDXEN_si = 125
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_ADD_RTN_IDXEN_vi = 126
    Feature_isGCN | 0, // BUFFER_ATOMIC_ADD_RTN_OFFEN = 127
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_ADD_RTN_OFFEN_si = 128
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_ADD_RTN_OFFEN_vi = 129
    Feature_isGCN | 0, // BUFFER_ATOMIC_ADD_RTN_OFFSET = 130
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_ADD_RTN_OFFSET_si = 131
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_ADD_RTN_OFFSET_vi = 132
    Feature_isGCN | 0, // BUFFER_ATOMIC_ADD_X2_ADDR64 = 133
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_ADD_X2_ADDR64_si = 134
    Feature_isGCN | 0, // BUFFER_ATOMIC_ADD_X2_BOTHEN = 135
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_ADD_X2_BOTHEN_si = 136
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_ADD_X2_BOTHEN_vi = 137
    Feature_isGCN | 0, // BUFFER_ATOMIC_ADD_X2_IDXEN = 138
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_ADD_X2_IDXEN_si = 139
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_ADD_X2_IDXEN_vi = 140
    Feature_isGCN | 0, // BUFFER_ATOMIC_ADD_X2_OFFEN = 141
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_ADD_X2_OFFEN_si = 142
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_ADD_X2_OFFEN_vi = 143
    Feature_isGCN | 0, // BUFFER_ATOMIC_ADD_X2_OFFSET = 144
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_ADD_X2_OFFSET_si = 145
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_ADD_X2_OFFSET_vi = 146
    Feature_isGCN | 0, // BUFFER_ATOMIC_ADD_X2_RTN_ADDR64 = 147
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_ADD_X2_RTN_ADDR64_si = 148
    Feature_isGCN | 0, // BUFFER_ATOMIC_ADD_X2_RTN_BOTHEN = 149
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_ADD_X2_RTN_BOTHEN_si = 150
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_ADD_X2_RTN_BOTHEN_vi = 151
    Feature_isGCN | 0, // BUFFER_ATOMIC_ADD_X2_RTN_IDXEN = 152
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_ADD_X2_RTN_IDXEN_si = 153
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_ADD_X2_RTN_IDXEN_vi = 154
    Feature_isGCN | 0, // BUFFER_ATOMIC_ADD_X2_RTN_OFFEN = 155
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_ADD_X2_RTN_OFFEN_si = 156
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_ADD_X2_RTN_OFFEN_vi = 157
    Feature_isGCN | 0, // BUFFER_ATOMIC_ADD_X2_RTN_OFFSET = 158
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_ADD_X2_RTN_OFFSET_si = 159
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_ADD_X2_RTN_OFFSET_vi = 160
    Feature_isGCN | 0, // BUFFER_ATOMIC_AND_ADDR64 = 161
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_AND_ADDR64_si = 162
    Feature_isGCN | 0, // BUFFER_ATOMIC_AND_BOTHEN = 163
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_AND_BOTHEN_si = 164
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_AND_BOTHEN_vi = 165
    Feature_isGCN | 0, // BUFFER_ATOMIC_AND_IDXEN = 166
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_AND_IDXEN_si = 167
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_AND_IDXEN_vi = 168
    Feature_isGCN | 0, // BUFFER_ATOMIC_AND_OFFEN = 169
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_AND_OFFEN_si = 170
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_AND_OFFEN_vi = 171
    Feature_isGCN | 0, // BUFFER_ATOMIC_AND_OFFSET = 172
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_AND_OFFSET_si = 173
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_AND_OFFSET_vi = 174
    Feature_isGCN | 0, // BUFFER_ATOMIC_AND_RTN_ADDR64 = 175
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_AND_RTN_ADDR64_si = 176
    Feature_isGCN | 0, // BUFFER_ATOMIC_AND_RTN_BOTHEN = 177
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_AND_RTN_BOTHEN_si = 178
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_AND_RTN_BOTHEN_vi = 179
    Feature_isGCN | 0, // BUFFER_ATOMIC_AND_RTN_IDXEN = 180
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_AND_RTN_IDXEN_si = 181
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_AND_RTN_IDXEN_vi = 182
    Feature_isGCN | 0, // BUFFER_ATOMIC_AND_RTN_OFFEN = 183
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_AND_RTN_OFFEN_si = 184
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_AND_RTN_OFFEN_vi = 185
    Feature_isGCN | 0, // BUFFER_ATOMIC_AND_RTN_OFFSET = 186
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_AND_RTN_OFFSET_si = 187
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_AND_RTN_OFFSET_vi = 188
    Feature_isGCN | 0, // BUFFER_ATOMIC_AND_X2_ADDR64 = 189
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_AND_X2_ADDR64_si = 190
    Feature_isGCN | 0, // BUFFER_ATOMIC_AND_X2_BOTHEN = 191
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_AND_X2_BOTHEN_si = 192
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_AND_X2_BOTHEN_vi = 193
    Feature_isGCN | 0, // BUFFER_ATOMIC_AND_X2_IDXEN = 194
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_AND_X2_IDXEN_si = 195
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_AND_X2_IDXEN_vi = 196
    Feature_isGCN | 0, // BUFFER_ATOMIC_AND_X2_OFFEN = 197
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_AND_X2_OFFEN_si = 198
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_AND_X2_OFFEN_vi = 199
    Feature_isGCN | 0, // BUFFER_ATOMIC_AND_X2_OFFSET = 200
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_AND_X2_OFFSET_si = 201
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_AND_X2_OFFSET_vi = 202
    Feature_isGCN | 0, // BUFFER_ATOMIC_AND_X2_RTN_ADDR64 = 203
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_AND_X2_RTN_ADDR64_si = 204
    Feature_isGCN | 0, // BUFFER_ATOMIC_AND_X2_RTN_BOTHEN = 205
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_AND_X2_RTN_BOTHEN_si = 206
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_AND_X2_RTN_BOTHEN_vi = 207
    Feature_isGCN | 0, // BUFFER_ATOMIC_AND_X2_RTN_IDXEN = 208
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_AND_X2_RTN_IDXEN_si = 209
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_AND_X2_RTN_IDXEN_vi = 210
    Feature_isGCN | 0, // BUFFER_ATOMIC_AND_X2_RTN_OFFEN = 211
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_AND_X2_RTN_OFFEN_si = 212
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_AND_X2_RTN_OFFEN_vi = 213
    Feature_isGCN | 0, // BUFFER_ATOMIC_AND_X2_RTN_OFFSET = 214
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_AND_X2_RTN_OFFSET_si = 215
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_AND_X2_RTN_OFFSET_vi = 216
    Feature_isGCN | 0, // BUFFER_ATOMIC_CMPSWAP_ADDR64 = 217
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_CMPSWAP_ADDR64_si = 218
    Feature_isGCN | 0, // BUFFER_ATOMIC_CMPSWAP_BOTHEN = 219
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_CMPSWAP_BOTHEN_si = 220
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_CMPSWAP_BOTHEN_vi = 221
    Feature_isGCN | 0, // BUFFER_ATOMIC_CMPSWAP_IDXEN = 222
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_CMPSWAP_IDXEN_si = 223
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_CMPSWAP_IDXEN_vi = 224
    Feature_isGCN | 0, // BUFFER_ATOMIC_CMPSWAP_OFFEN = 225
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_CMPSWAP_OFFEN_si = 226
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_CMPSWAP_OFFEN_vi = 227
    Feature_isGCN | 0, // BUFFER_ATOMIC_CMPSWAP_OFFSET = 228
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_CMPSWAP_OFFSET_si = 229
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_CMPSWAP_OFFSET_vi = 230
    Feature_isGCN | 0, // BUFFER_ATOMIC_CMPSWAP_RTN_ADDR64 = 231
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_CMPSWAP_RTN_ADDR64_si = 232
    Feature_isGCN | 0, // BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN = 233
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN_si = 234
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN_vi = 235
    Feature_isGCN | 0, // BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN = 236
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN_si = 237
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN_vi = 238
    Feature_isGCN | 0, // BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN = 239
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN_si = 240
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN_vi = 241
    Feature_isGCN | 0, // BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET = 242
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET_si = 243
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET_vi = 244
    Feature_isGCN | 0, // BUFFER_ATOMIC_CMPSWAP_X2_ADDR64 = 245
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_si = 246
    Feature_isGCN | 0, // BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN = 247
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_si = 248
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_vi = 249
    Feature_isGCN | 0, // BUFFER_ATOMIC_CMPSWAP_X2_IDXEN = 250
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_si = 251
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_vi = 252
    Feature_isGCN | 0, // BUFFER_ATOMIC_CMPSWAP_X2_OFFEN = 253
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_si = 254
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_vi = 255
    Feature_isGCN | 0, // BUFFER_ATOMIC_CMPSWAP_X2_OFFSET = 256
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_si = 257
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_vi = 258
    Feature_isGCN | 0, // BUFFER_ATOMIC_CMPSWAP_X2_RTN_ADDR64 = 259
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_CMPSWAP_X2_RTN_ADDR64_si = 260
    Feature_isGCN | 0, // BUFFER_ATOMIC_CMPSWAP_X2_RTN_BOTHEN = 261
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_CMPSWAP_X2_RTN_BOTHEN_si = 262
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_CMPSWAP_X2_RTN_BOTHEN_vi = 263
    Feature_isGCN | 0, // BUFFER_ATOMIC_CMPSWAP_X2_RTN_IDXEN = 264
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_CMPSWAP_X2_RTN_IDXEN_si = 265
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_CMPSWAP_X2_RTN_IDXEN_vi = 266
    Feature_isGCN | 0, // BUFFER_ATOMIC_CMPSWAP_X2_RTN_OFFEN = 267
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_CMPSWAP_X2_RTN_OFFEN_si = 268
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_CMPSWAP_X2_RTN_OFFEN_vi = 269
    Feature_isGCN | 0, // BUFFER_ATOMIC_CMPSWAP_X2_RTN_OFFSET = 270
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_CMPSWAP_X2_RTN_OFFSET_si = 271
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_CMPSWAP_X2_RTN_OFFSET_vi = 272
    Feature_isGCN | 0, // BUFFER_ATOMIC_DEC_ADDR64 = 273
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_DEC_ADDR64_si = 274
    Feature_isGCN | 0, // BUFFER_ATOMIC_DEC_BOTHEN = 275
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_DEC_BOTHEN_si = 276
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_DEC_BOTHEN_vi = 277
    Feature_isGCN | 0, // BUFFER_ATOMIC_DEC_IDXEN = 278
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_DEC_IDXEN_si = 279
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_DEC_IDXEN_vi = 280
    Feature_isGCN | 0, // BUFFER_ATOMIC_DEC_OFFEN = 281
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_DEC_OFFEN_si = 282
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_DEC_OFFEN_vi = 283
    Feature_isGCN | 0, // BUFFER_ATOMIC_DEC_OFFSET = 284
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_DEC_OFFSET_si = 285
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_DEC_OFFSET_vi = 286
    Feature_isGCN | 0, // BUFFER_ATOMIC_DEC_RTN_ADDR64 = 287
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_DEC_RTN_ADDR64_si = 288
    Feature_isGCN | 0, // BUFFER_ATOMIC_DEC_RTN_BOTHEN = 289
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_DEC_RTN_BOTHEN_si = 290
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_DEC_RTN_BOTHEN_vi = 291
    Feature_isGCN | 0, // BUFFER_ATOMIC_DEC_RTN_IDXEN = 292
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_DEC_RTN_IDXEN_si = 293
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_DEC_RTN_IDXEN_vi = 294
    Feature_isGCN | 0, // BUFFER_ATOMIC_DEC_RTN_OFFEN = 295
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_DEC_RTN_OFFEN_si = 296
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_DEC_RTN_OFFEN_vi = 297
    Feature_isGCN | 0, // BUFFER_ATOMIC_DEC_RTN_OFFSET = 298
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_DEC_RTN_OFFSET_si = 299
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_DEC_RTN_OFFSET_vi = 300
    Feature_isGCN | 0, // BUFFER_ATOMIC_DEC_X2_ADDR64 = 301
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_DEC_X2_ADDR64_si = 302
    Feature_isGCN | 0, // BUFFER_ATOMIC_DEC_X2_BOTHEN = 303
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_DEC_X2_BOTHEN_si = 304
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_DEC_X2_BOTHEN_vi = 305
    Feature_isGCN | 0, // BUFFER_ATOMIC_DEC_X2_IDXEN = 306
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_DEC_X2_IDXEN_si = 307
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_DEC_X2_IDXEN_vi = 308
    Feature_isGCN | 0, // BUFFER_ATOMIC_DEC_X2_OFFEN = 309
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_DEC_X2_OFFEN_si = 310
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_DEC_X2_OFFEN_vi = 311
    Feature_isGCN | 0, // BUFFER_ATOMIC_DEC_X2_OFFSET = 312
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_DEC_X2_OFFSET_si = 313
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_DEC_X2_OFFSET_vi = 314
    Feature_isGCN | 0, // BUFFER_ATOMIC_DEC_X2_RTN_ADDR64 = 315
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_DEC_X2_RTN_ADDR64_si = 316
    Feature_isGCN | 0, // BUFFER_ATOMIC_DEC_X2_RTN_BOTHEN = 317
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_DEC_X2_RTN_BOTHEN_si = 318
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_DEC_X2_RTN_BOTHEN_vi = 319
    Feature_isGCN | 0, // BUFFER_ATOMIC_DEC_X2_RTN_IDXEN = 320
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_DEC_X2_RTN_IDXEN_si = 321
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_DEC_X2_RTN_IDXEN_vi = 322
    Feature_isGCN | 0, // BUFFER_ATOMIC_DEC_X2_RTN_OFFEN = 323
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_DEC_X2_RTN_OFFEN_si = 324
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_DEC_X2_RTN_OFFEN_vi = 325
    Feature_isGCN | 0, // BUFFER_ATOMIC_DEC_X2_RTN_OFFSET = 326
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_DEC_X2_RTN_OFFSET_si = 327
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_DEC_X2_RTN_OFFSET_vi = 328
    Feature_isGCN | 0, // BUFFER_ATOMIC_INC_ADDR64 = 329
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_INC_ADDR64_si = 330
    Feature_isGCN | 0, // BUFFER_ATOMIC_INC_BOTHEN = 331
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_INC_BOTHEN_si = 332
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_INC_BOTHEN_vi = 333
    Feature_isGCN | 0, // BUFFER_ATOMIC_INC_IDXEN = 334
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_INC_IDXEN_si = 335
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_INC_IDXEN_vi = 336
    Feature_isGCN | 0, // BUFFER_ATOMIC_INC_OFFEN = 337
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_INC_OFFEN_si = 338
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_INC_OFFEN_vi = 339
    Feature_isGCN | 0, // BUFFER_ATOMIC_INC_OFFSET = 340
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_INC_OFFSET_si = 341
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_INC_OFFSET_vi = 342
    Feature_isGCN | 0, // BUFFER_ATOMIC_INC_RTN_ADDR64 = 343
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_INC_RTN_ADDR64_si = 344
    Feature_isGCN | 0, // BUFFER_ATOMIC_INC_RTN_BOTHEN = 345
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_INC_RTN_BOTHEN_si = 346
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_INC_RTN_BOTHEN_vi = 347
    Feature_isGCN | 0, // BUFFER_ATOMIC_INC_RTN_IDXEN = 348
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_INC_RTN_IDXEN_si = 349
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_INC_RTN_IDXEN_vi = 350
    Feature_isGCN | 0, // BUFFER_ATOMIC_INC_RTN_OFFEN = 351
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_INC_RTN_OFFEN_si = 352
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_INC_RTN_OFFEN_vi = 353
    Feature_isGCN | 0, // BUFFER_ATOMIC_INC_RTN_OFFSET = 354
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_INC_RTN_OFFSET_si = 355
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_INC_RTN_OFFSET_vi = 356
    Feature_isGCN | 0, // BUFFER_ATOMIC_INC_X2_ADDR64 = 357
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_INC_X2_ADDR64_si = 358
    Feature_isGCN | 0, // BUFFER_ATOMIC_INC_X2_BOTHEN = 359
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_INC_X2_BOTHEN_si = 360
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_INC_X2_BOTHEN_vi = 361
    Feature_isGCN | 0, // BUFFER_ATOMIC_INC_X2_IDXEN = 362
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_INC_X2_IDXEN_si = 363
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_INC_X2_IDXEN_vi = 364
    Feature_isGCN | 0, // BUFFER_ATOMIC_INC_X2_OFFEN = 365
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_INC_X2_OFFEN_si = 366
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_INC_X2_OFFEN_vi = 367
    Feature_isGCN | 0, // BUFFER_ATOMIC_INC_X2_OFFSET = 368
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_INC_X2_OFFSET_si = 369
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_INC_X2_OFFSET_vi = 370
    Feature_isGCN | 0, // BUFFER_ATOMIC_INC_X2_RTN_ADDR64 = 371
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_INC_X2_RTN_ADDR64_si = 372
    Feature_isGCN | 0, // BUFFER_ATOMIC_INC_X2_RTN_BOTHEN = 373
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_INC_X2_RTN_BOTHEN_si = 374
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_INC_X2_RTN_BOTHEN_vi = 375
    Feature_isGCN | 0, // BUFFER_ATOMIC_INC_X2_RTN_IDXEN = 376
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_INC_X2_RTN_IDXEN_si = 377
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_INC_X2_RTN_IDXEN_vi = 378
    Feature_isGCN | 0, // BUFFER_ATOMIC_INC_X2_RTN_OFFEN = 379
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_INC_X2_RTN_OFFEN_si = 380
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_INC_X2_RTN_OFFEN_vi = 381
    Feature_isGCN | 0, // BUFFER_ATOMIC_INC_X2_RTN_OFFSET = 382
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_INC_X2_RTN_OFFSET_si = 383
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_INC_X2_RTN_OFFSET_vi = 384
    Feature_isGCN | 0, // BUFFER_ATOMIC_OR_ADDR64 = 385
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_OR_ADDR64_si = 386
    Feature_isGCN | 0, // BUFFER_ATOMIC_OR_BOTHEN = 387
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_OR_BOTHEN_si = 388
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_OR_BOTHEN_vi = 389
    Feature_isGCN | 0, // BUFFER_ATOMIC_OR_IDXEN = 390
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_OR_IDXEN_si = 391
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_OR_IDXEN_vi = 392
    Feature_isGCN | 0, // BUFFER_ATOMIC_OR_OFFEN = 393
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_OR_OFFEN_si = 394
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_OR_OFFEN_vi = 395
    Feature_isGCN | 0, // BUFFER_ATOMIC_OR_OFFSET = 396
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_OR_OFFSET_si = 397
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_OR_OFFSET_vi = 398
    Feature_isGCN | 0, // BUFFER_ATOMIC_OR_RTN_ADDR64 = 399
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_OR_RTN_ADDR64_si = 400
    Feature_isGCN | 0, // BUFFER_ATOMIC_OR_RTN_BOTHEN = 401
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_OR_RTN_BOTHEN_si = 402
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_OR_RTN_BOTHEN_vi = 403
    Feature_isGCN | 0, // BUFFER_ATOMIC_OR_RTN_IDXEN = 404
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_OR_RTN_IDXEN_si = 405
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_OR_RTN_IDXEN_vi = 406
    Feature_isGCN | 0, // BUFFER_ATOMIC_OR_RTN_OFFEN = 407
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_OR_RTN_OFFEN_si = 408
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_OR_RTN_OFFEN_vi = 409
    Feature_isGCN | 0, // BUFFER_ATOMIC_OR_RTN_OFFSET = 410
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_OR_RTN_OFFSET_si = 411
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_OR_RTN_OFFSET_vi = 412
    Feature_isGCN | 0, // BUFFER_ATOMIC_OR_X2_ADDR64 = 413
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_OR_X2_ADDR64_si = 414
    Feature_isGCN | 0, // BUFFER_ATOMIC_OR_X2_BOTHEN = 415
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_OR_X2_BOTHEN_si = 416
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_OR_X2_BOTHEN_vi = 417
    Feature_isGCN | 0, // BUFFER_ATOMIC_OR_X2_IDXEN = 418
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_OR_X2_IDXEN_si = 419
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_OR_X2_IDXEN_vi = 420
    Feature_isGCN | 0, // BUFFER_ATOMIC_OR_X2_OFFEN = 421
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_OR_X2_OFFEN_si = 422
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_OR_X2_OFFEN_vi = 423
    Feature_isGCN | 0, // BUFFER_ATOMIC_OR_X2_OFFSET = 424
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_OR_X2_OFFSET_si = 425
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_OR_X2_OFFSET_vi = 426
    Feature_isGCN | 0, // BUFFER_ATOMIC_OR_X2_RTN_ADDR64 = 427
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_OR_X2_RTN_ADDR64_si = 428
    Feature_isGCN | 0, // BUFFER_ATOMIC_OR_X2_RTN_BOTHEN = 429
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_OR_X2_RTN_BOTHEN_si = 430
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_OR_X2_RTN_BOTHEN_vi = 431
    Feature_isGCN | 0, // BUFFER_ATOMIC_OR_X2_RTN_IDXEN = 432
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_OR_X2_RTN_IDXEN_si = 433
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_OR_X2_RTN_IDXEN_vi = 434
    Feature_isGCN | 0, // BUFFER_ATOMIC_OR_X2_RTN_OFFEN = 435
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_OR_X2_RTN_OFFEN_si = 436
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_OR_X2_RTN_OFFEN_vi = 437
    Feature_isGCN | 0, // BUFFER_ATOMIC_OR_X2_RTN_OFFSET = 438
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_OR_X2_RTN_OFFSET_si = 439
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_OR_X2_RTN_OFFSET_vi = 440
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMAX_ADDR64 = 441
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMAX_ADDR64_si = 442
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMAX_BOTHEN = 443
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMAX_BOTHEN_si = 444
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMAX_BOTHEN_vi = 445
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMAX_IDXEN = 446
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMAX_IDXEN_si = 447
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMAX_IDXEN_vi = 448
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMAX_OFFEN = 449
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMAX_OFFEN_si = 450
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMAX_OFFEN_vi = 451
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMAX_OFFSET = 452
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMAX_OFFSET_si = 453
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMAX_OFFSET_vi = 454
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMAX_RTN_ADDR64 = 455
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMAX_RTN_ADDR64_si = 456
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMAX_RTN_BOTHEN = 457
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMAX_RTN_BOTHEN_si = 458
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMAX_RTN_BOTHEN_vi = 459
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMAX_RTN_IDXEN = 460
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMAX_RTN_IDXEN_si = 461
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMAX_RTN_IDXEN_vi = 462
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMAX_RTN_OFFEN = 463
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMAX_RTN_OFFEN_si = 464
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMAX_RTN_OFFEN_vi = 465
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMAX_RTN_OFFSET = 466
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMAX_RTN_OFFSET_si = 467
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMAX_RTN_OFFSET_vi = 468
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMAX_X2_ADDR64 = 469
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMAX_X2_ADDR64_si = 470
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMAX_X2_BOTHEN = 471
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMAX_X2_BOTHEN_si = 472
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMAX_X2_BOTHEN_vi = 473
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMAX_X2_IDXEN = 474
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMAX_X2_IDXEN_si = 475
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMAX_X2_IDXEN_vi = 476
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMAX_X2_OFFEN = 477
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMAX_X2_OFFEN_si = 478
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMAX_X2_OFFEN_vi = 479
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMAX_X2_OFFSET = 480
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMAX_X2_OFFSET_si = 481
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMAX_X2_OFFSET_vi = 482
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMAX_X2_RTN_ADDR64 = 483
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMAX_X2_RTN_ADDR64_si = 484
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMAX_X2_RTN_BOTHEN = 485
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMAX_X2_RTN_BOTHEN_si = 486
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMAX_X2_RTN_BOTHEN_vi = 487
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMAX_X2_RTN_IDXEN = 488
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMAX_X2_RTN_IDXEN_si = 489
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMAX_X2_RTN_IDXEN_vi = 490
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMAX_X2_RTN_OFFEN = 491
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMAX_X2_RTN_OFFEN_si = 492
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMAX_X2_RTN_OFFEN_vi = 493
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET = 494
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET_si = 495
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET_vi = 496
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMIN_ADDR64 = 497
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMIN_ADDR64_si = 498
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMIN_BOTHEN = 499
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMIN_BOTHEN_si = 500
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMIN_BOTHEN_vi = 501
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMIN_IDXEN = 502
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMIN_IDXEN_si = 503
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMIN_IDXEN_vi = 504
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMIN_OFFEN = 505
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMIN_OFFEN_si = 506
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMIN_OFFEN_vi = 507
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMIN_OFFSET = 508
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMIN_OFFSET_si = 509
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMIN_OFFSET_vi = 510
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMIN_RTN_ADDR64 = 511
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMIN_RTN_ADDR64_si = 512
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMIN_RTN_BOTHEN = 513
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMIN_RTN_BOTHEN_si = 514
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMIN_RTN_BOTHEN_vi = 515
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMIN_RTN_IDXEN = 516
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMIN_RTN_IDXEN_si = 517
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMIN_RTN_IDXEN_vi = 518
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMIN_RTN_OFFEN = 519
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMIN_RTN_OFFEN_si = 520
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMIN_RTN_OFFEN_vi = 521
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMIN_RTN_OFFSET = 522
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMIN_RTN_OFFSET_si = 523
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMIN_RTN_OFFSET_vi = 524
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMIN_X2_ADDR64 = 525
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMIN_X2_ADDR64_si = 526
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMIN_X2_BOTHEN = 527
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMIN_X2_BOTHEN_si = 528
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMIN_X2_BOTHEN_vi = 529
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMIN_X2_IDXEN = 530
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMIN_X2_IDXEN_si = 531
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMIN_X2_IDXEN_vi = 532
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMIN_X2_OFFEN = 533
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMIN_X2_OFFEN_si = 534
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMIN_X2_OFFEN_vi = 535
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMIN_X2_OFFSET = 536
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMIN_X2_OFFSET_si = 537
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMIN_X2_OFFSET_vi = 538
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMIN_X2_RTN_ADDR64 = 539
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMIN_X2_RTN_ADDR64_si = 540
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMIN_X2_RTN_BOTHEN = 541
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMIN_X2_RTN_BOTHEN_si = 542
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMIN_X2_RTN_BOTHEN_vi = 543
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMIN_X2_RTN_IDXEN = 544
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMIN_X2_RTN_IDXEN_si = 545
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMIN_X2_RTN_IDXEN_vi = 546
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMIN_X2_RTN_OFFEN = 547
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMIN_X2_RTN_OFFEN_si = 548
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMIN_X2_RTN_OFFEN_vi = 549
    Feature_isGCN | 0, // BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET = 550
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET_si = 551
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET_vi = 552
    Feature_isGCN | 0, // BUFFER_ATOMIC_SUB_ADDR64 = 553
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SUB_ADDR64_si = 554
    Feature_isGCN | 0, // BUFFER_ATOMIC_SUB_BOTHEN = 555
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SUB_BOTHEN_si = 556
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SUB_BOTHEN_vi = 557
    Feature_isGCN | 0, // BUFFER_ATOMIC_SUB_IDXEN = 558
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SUB_IDXEN_si = 559
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SUB_IDXEN_vi = 560
    Feature_isGCN | 0, // BUFFER_ATOMIC_SUB_OFFEN = 561
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SUB_OFFEN_si = 562
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SUB_OFFEN_vi = 563
    Feature_isGCN | 0, // BUFFER_ATOMIC_SUB_OFFSET = 564
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SUB_OFFSET_si = 565
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SUB_OFFSET_vi = 566
    Feature_isGCN | 0, // BUFFER_ATOMIC_SUB_RTN_ADDR64 = 567
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SUB_RTN_ADDR64_si = 568
    Feature_isGCN | 0, // BUFFER_ATOMIC_SUB_RTN_BOTHEN = 569
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SUB_RTN_BOTHEN_si = 570
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SUB_RTN_BOTHEN_vi = 571
    Feature_isGCN | 0, // BUFFER_ATOMIC_SUB_RTN_IDXEN = 572
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SUB_RTN_IDXEN_si = 573
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SUB_RTN_IDXEN_vi = 574
    Feature_isGCN | 0, // BUFFER_ATOMIC_SUB_RTN_OFFEN = 575
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SUB_RTN_OFFEN_si = 576
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SUB_RTN_OFFEN_vi = 577
    Feature_isGCN | 0, // BUFFER_ATOMIC_SUB_RTN_OFFSET = 578
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SUB_RTN_OFFSET_si = 579
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SUB_RTN_OFFSET_vi = 580
    Feature_isGCN | 0, // BUFFER_ATOMIC_SUB_X2_ADDR64 = 581
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SUB_X2_ADDR64_si = 582
    Feature_isGCN | 0, // BUFFER_ATOMIC_SUB_X2_BOTHEN = 583
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SUB_X2_BOTHEN_si = 584
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SUB_X2_BOTHEN_vi = 585
    Feature_isGCN | 0, // BUFFER_ATOMIC_SUB_X2_IDXEN = 586
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SUB_X2_IDXEN_si = 587
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SUB_X2_IDXEN_vi = 588
    Feature_isGCN | 0, // BUFFER_ATOMIC_SUB_X2_OFFEN = 589
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SUB_X2_OFFEN_si = 590
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SUB_X2_OFFEN_vi = 591
    Feature_isGCN | 0, // BUFFER_ATOMIC_SUB_X2_OFFSET = 592
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SUB_X2_OFFSET_si = 593
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SUB_X2_OFFSET_vi = 594
    Feature_isGCN | 0, // BUFFER_ATOMIC_SUB_X2_RTN_ADDR64 = 595
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SUB_X2_RTN_ADDR64_si = 596
    Feature_isGCN | 0, // BUFFER_ATOMIC_SUB_X2_RTN_BOTHEN = 597
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SUB_X2_RTN_BOTHEN_si = 598
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SUB_X2_RTN_BOTHEN_vi = 599
    Feature_isGCN | 0, // BUFFER_ATOMIC_SUB_X2_RTN_IDXEN = 600
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SUB_X2_RTN_IDXEN_si = 601
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SUB_X2_RTN_IDXEN_vi = 602
    Feature_isGCN | 0, // BUFFER_ATOMIC_SUB_X2_RTN_OFFEN = 603
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SUB_X2_RTN_OFFEN_si = 604
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SUB_X2_RTN_OFFEN_vi = 605
    Feature_isGCN | 0, // BUFFER_ATOMIC_SUB_X2_RTN_OFFSET = 606
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SUB_X2_RTN_OFFSET_si = 607
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SUB_X2_RTN_OFFSET_vi = 608
    Feature_isGCN | 0, // BUFFER_ATOMIC_SWAP_ADDR64 = 609
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SWAP_ADDR64_si = 610
    Feature_isGCN | 0, // BUFFER_ATOMIC_SWAP_BOTHEN = 611
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SWAP_BOTHEN_si = 612
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SWAP_BOTHEN_vi = 613
    Feature_isGCN | 0, // BUFFER_ATOMIC_SWAP_IDXEN = 614
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SWAP_IDXEN_si = 615
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SWAP_IDXEN_vi = 616
    Feature_isGCN | 0, // BUFFER_ATOMIC_SWAP_OFFEN = 617
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SWAP_OFFEN_si = 618
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SWAP_OFFEN_vi = 619
    Feature_isGCN | 0, // BUFFER_ATOMIC_SWAP_OFFSET = 620
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SWAP_OFFSET_si = 621
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SWAP_OFFSET_vi = 622
    Feature_isGCN | 0, // BUFFER_ATOMIC_SWAP_RTN_ADDR64 = 623
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SWAP_RTN_ADDR64_si = 624
    Feature_isGCN | 0, // BUFFER_ATOMIC_SWAP_RTN_BOTHEN = 625
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SWAP_RTN_BOTHEN_si = 626
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SWAP_RTN_BOTHEN_vi = 627
    Feature_isGCN | 0, // BUFFER_ATOMIC_SWAP_RTN_IDXEN = 628
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SWAP_RTN_IDXEN_si = 629
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SWAP_RTN_IDXEN_vi = 630
    Feature_isGCN | 0, // BUFFER_ATOMIC_SWAP_RTN_OFFEN = 631
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SWAP_RTN_OFFEN_si = 632
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SWAP_RTN_OFFEN_vi = 633
    Feature_isGCN | 0, // BUFFER_ATOMIC_SWAP_RTN_OFFSET = 634
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SWAP_RTN_OFFSET_si = 635
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SWAP_RTN_OFFSET_vi = 636
    Feature_isGCN | 0, // BUFFER_ATOMIC_SWAP_X2_ADDR64 = 637
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SWAP_X2_ADDR64_si = 638
    Feature_isGCN | 0, // BUFFER_ATOMIC_SWAP_X2_BOTHEN = 639
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SWAP_X2_BOTHEN_si = 640
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SWAP_X2_BOTHEN_vi = 641
    Feature_isGCN | 0, // BUFFER_ATOMIC_SWAP_X2_IDXEN = 642
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SWAP_X2_IDXEN_si = 643
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SWAP_X2_IDXEN_vi = 644
    Feature_isGCN | 0, // BUFFER_ATOMIC_SWAP_X2_OFFEN = 645
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SWAP_X2_OFFEN_si = 646
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SWAP_X2_OFFEN_vi = 647
    Feature_isGCN | 0, // BUFFER_ATOMIC_SWAP_X2_OFFSET = 648
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SWAP_X2_OFFSET_si = 649
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SWAP_X2_OFFSET_vi = 650
    Feature_isGCN | 0, // BUFFER_ATOMIC_SWAP_X2_RTN_ADDR64 = 651
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SWAP_X2_RTN_ADDR64_si = 652
    Feature_isGCN | 0, // BUFFER_ATOMIC_SWAP_X2_RTN_BOTHEN = 653
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SWAP_X2_RTN_BOTHEN_si = 654
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SWAP_X2_RTN_BOTHEN_vi = 655
    Feature_isGCN | 0, // BUFFER_ATOMIC_SWAP_X2_RTN_IDXEN = 656
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SWAP_X2_RTN_IDXEN_si = 657
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SWAP_X2_RTN_IDXEN_vi = 658
    Feature_isGCN | 0, // BUFFER_ATOMIC_SWAP_X2_RTN_OFFEN = 659
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SWAP_X2_RTN_OFFEN_si = 660
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SWAP_X2_RTN_OFFEN_vi = 661
    Feature_isGCN | 0, // BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET = 662
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET_si = 663
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET_vi = 664
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMAX_ADDR64 = 665
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMAX_ADDR64_si = 666
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMAX_BOTHEN = 667
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMAX_BOTHEN_si = 668
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMAX_BOTHEN_vi = 669
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMAX_IDXEN = 670
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMAX_IDXEN_si = 671
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMAX_IDXEN_vi = 672
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMAX_OFFEN = 673
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMAX_OFFEN_si = 674
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMAX_OFFEN_vi = 675
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMAX_OFFSET = 676
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMAX_OFFSET_si = 677
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMAX_OFFSET_vi = 678
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMAX_RTN_ADDR64 = 679
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMAX_RTN_ADDR64_si = 680
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMAX_RTN_BOTHEN = 681
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMAX_RTN_BOTHEN_si = 682
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMAX_RTN_BOTHEN_vi = 683
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMAX_RTN_IDXEN = 684
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMAX_RTN_IDXEN_si = 685
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMAX_RTN_IDXEN_vi = 686
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMAX_RTN_OFFEN = 687
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMAX_RTN_OFFEN_si = 688
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMAX_RTN_OFFEN_vi = 689
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMAX_RTN_OFFSET = 690
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMAX_RTN_OFFSET_si = 691
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMAX_RTN_OFFSET_vi = 692
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMAX_X2_ADDR64 = 693
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMAX_X2_ADDR64_si = 694
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMAX_X2_BOTHEN = 695
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMAX_X2_BOTHEN_si = 696
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMAX_X2_BOTHEN_vi = 697
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMAX_X2_IDXEN = 698
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMAX_X2_IDXEN_si = 699
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMAX_X2_IDXEN_vi = 700
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMAX_X2_OFFEN = 701
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMAX_X2_OFFEN_si = 702
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMAX_X2_OFFEN_vi = 703
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMAX_X2_OFFSET = 704
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMAX_X2_OFFSET_si = 705
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMAX_X2_OFFSET_vi = 706
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMAX_X2_RTN_ADDR64 = 707
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMAX_X2_RTN_ADDR64_si = 708
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMAX_X2_RTN_BOTHEN = 709
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMAX_X2_RTN_BOTHEN_si = 710
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMAX_X2_RTN_BOTHEN_vi = 711
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMAX_X2_RTN_IDXEN = 712
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMAX_X2_RTN_IDXEN_si = 713
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMAX_X2_RTN_IDXEN_vi = 714
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMAX_X2_RTN_OFFEN = 715
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMAX_X2_RTN_OFFEN_si = 716
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMAX_X2_RTN_OFFEN_vi = 717
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET = 718
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET_si = 719
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET_vi = 720
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMIN_ADDR64 = 721
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMIN_ADDR64_si = 722
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMIN_BOTHEN = 723
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMIN_BOTHEN_si = 724
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMIN_BOTHEN_vi = 725
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMIN_IDXEN = 726
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMIN_IDXEN_si = 727
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMIN_IDXEN_vi = 728
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMIN_OFFEN = 729
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMIN_OFFEN_si = 730
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMIN_OFFEN_vi = 731
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMIN_OFFSET = 732
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMIN_OFFSET_si = 733
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMIN_OFFSET_vi = 734
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMIN_RTN_ADDR64 = 735
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMIN_RTN_ADDR64_si = 736
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMIN_RTN_BOTHEN = 737
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMIN_RTN_BOTHEN_si = 738
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMIN_RTN_BOTHEN_vi = 739
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMIN_RTN_IDXEN = 740
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMIN_RTN_IDXEN_si = 741
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMIN_RTN_IDXEN_vi = 742
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMIN_RTN_OFFEN = 743
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMIN_RTN_OFFEN_si = 744
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMIN_RTN_OFFEN_vi = 745
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMIN_RTN_OFFSET = 746
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMIN_RTN_OFFSET_si = 747
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMIN_RTN_OFFSET_vi = 748
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMIN_X2_ADDR64 = 749
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMIN_X2_ADDR64_si = 750
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMIN_X2_BOTHEN = 751
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMIN_X2_BOTHEN_si = 752
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMIN_X2_BOTHEN_vi = 753
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMIN_X2_IDXEN = 754
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMIN_X2_IDXEN_si = 755
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMIN_X2_IDXEN_vi = 756
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMIN_X2_OFFEN = 757
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMIN_X2_OFFEN_si = 758
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMIN_X2_OFFEN_vi = 759
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMIN_X2_OFFSET = 760
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMIN_X2_OFFSET_si = 761
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMIN_X2_OFFSET_vi = 762
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMIN_X2_RTN_ADDR64 = 763
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMIN_X2_RTN_ADDR64_si = 764
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMIN_X2_RTN_BOTHEN = 765
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMIN_X2_RTN_BOTHEN_si = 766
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMIN_X2_RTN_BOTHEN_vi = 767
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMIN_X2_RTN_IDXEN = 768
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMIN_X2_RTN_IDXEN_si = 769
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMIN_X2_RTN_IDXEN_vi = 770
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMIN_X2_RTN_OFFEN = 771
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMIN_X2_RTN_OFFEN_si = 772
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMIN_X2_RTN_OFFEN_vi = 773
    Feature_isGCN | 0, // BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET = 774
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET_si = 775
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET_vi = 776
    Feature_isGCN | 0, // BUFFER_ATOMIC_XOR_ADDR64 = 777
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_XOR_ADDR64_si = 778
    Feature_isGCN | 0, // BUFFER_ATOMIC_XOR_BOTHEN = 779
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_XOR_BOTHEN_si = 780
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_XOR_BOTHEN_vi = 781
    Feature_isGCN | 0, // BUFFER_ATOMIC_XOR_IDXEN = 782
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_XOR_IDXEN_si = 783
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_XOR_IDXEN_vi = 784
    Feature_isGCN | 0, // BUFFER_ATOMIC_XOR_OFFEN = 785
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_XOR_OFFEN_si = 786
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_XOR_OFFEN_vi = 787
    Feature_isGCN | 0, // BUFFER_ATOMIC_XOR_OFFSET = 788
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_XOR_OFFSET_si = 789
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_XOR_OFFSET_vi = 790
    Feature_isGCN | 0, // BUFFER_ATOMIC_XOR_RTN_ADDR64 = 791
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_XOR_RTN_ADDR64_si = 792
    Feature_isGCN | 0, // BUFFER_ATOMIC_XOR_RTN_BOTHEN = 793
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_XOR_RTN_BOTHEN_si = 794
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_XOR_RTN_BOTHEN_vi = 795
    Feature_isGCN | 0, // BUFFER_ATOMIC_XOR_RTN_IDXEN = 796
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_XOR_RTN_IDXEN_si = 797
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_XOR_RTN_IDXEN_vi = 798
    Feature_isGCN | 0, // BUFFER_ATOMIC_XOR_RTN_OFFEN = 799
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_XOR_RTN_OFFEN_si = 800
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_XOR_RTN_OFFEN_vi = 801
    Feature_isGCN | 0, // BUFFER_ATOMIC_XOR_RTN_OFFSET = 802
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_XOR_RTN_OFFSET_si = 803
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_XOR_RTN_OFFSET_vi = 804
    Feature_isGCN | 0, // BUFFER_ATOMIC_XOR_X2_ADDR64 = 805
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_XOR_X2_ADDR64_si = 806
    Feature_isGCN | 0, // BUFFER_ATOMIC_XOR_X2_BOTHEN = 807
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_XOR_X2_BOTHEN_si = 808
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_XOR_X2_BOTHEN_vi = 809
    Feature_isGCN | 0, // BUFFER_ATOMIC_XOR_X2_IDXEN = 810
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_XOR_X2_IDXEN_si = 811
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_XOR_X2_IDXEN_vi = 812
    Feature_isGCN | 0, // BUFFER_ATOMIC_XOR_X2_OFFEN = 813
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_XOR_X2_OFFEN_si = 814
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_XOR_X2_OFFEN_vi = 815
    Feature_isGCN | 0, // BUFFER_ATOMIC_XOR_X2_OFFSET = 816
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_XOR_X2_OFFSET_si = 817
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_XOR_X2_OFFSET_vi = 818
    Feature_isGCN | 0, // BUFFER_ATOMIC_XOR_X2_RTN_ADDR64 = 819
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_XOR_X2_RTN_ADDR64_si = 820
    Feature_isGCN | 0, // BUFFER_ATOMIC_XOR_X2_RTN_BOTHEN = 821
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_XOR_X2_RTN_BOTHEN_si = 822
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_XOR_X2_RTN_BOTHEN_vi = 823
    Feature_isGCN | 0, // BUFFER_ATOMIC_XOR_X2_RTN_IDXEN = 824
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_XOR_X2_RTN_IDXEN_si = 825
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_XOR_X2_RTN_IDXEN_vi = 826
    Feature_isGCN | 0, // BUFFER_ATOMIC_XOR_X2_RTN_OFFEN = 827
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_XOR_X2_RTN_OFFEN_si = 828
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_XOR_X2_RTN_OFFEN_vi = 829
    Feature_isGCN | 0, // BUFFER_ATOMIC_XOR_X2_RTN_OFFSET = 830
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_ATOMIC_XOR_X2_RTN_OFFSET_si = 831
    Feature_isGCN | Feature_isVI | 0, // BUFFER_ATOMIC_XOR_X2_RTN_OFFSET_vi = 832
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX2_ADDR64 = 833
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_DWORDX2_ADDR64_si = 834
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX2_BOTHEN = 835
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX2_BOTHEN_exact = 836
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_DWORDX2_BOTHEN_si = 837
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_DWORDX2_BOTHEN_vi = 838
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX2_IDXEN = 839
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX2_IDXEN_exact = 840
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_DWORDX2_IDXEN_si = 841
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_DWORDX2_IDXEN_vi = 842
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX2_OFFEN = 843
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX2_OFFEN_exact = 844
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_DWORDX2_OFFEN_si = 845
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_DWORDX2_OFFEN_vi = 846
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX2_OFFSET = 847
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX2_OFFSET_exact = 848
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_DWORDX2_OFFSET_si = 849
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_DWORDX2_OFFSET_vi = 850
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX3_ADDR64 = 851
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_DWORDX3_ADDR64_si = 852
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX3_BOTHEN = 853
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX3_BOTHEN_exact = 854
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_DWORDX3_BOTHEN_si = 855
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_DWORDX3_BOTHEN_vi = 856
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX3_IDXEN = 857
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX3_IDXEN_exact = 858
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_DWORDX3_IDXEN_si = 859
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_DWORDX3_IDXEN_vi = 860
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX3_OFFEN = 861
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX3_OFFEN_exact = 862
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_DWORDX3_OFFEN_si = 863
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_DWORDX3_OFFEN_vi = 864
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX3_OFFSET = 865
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX3_OFFSET_exact = 866
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_DWORDX3_OFFSET_si = 867
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_DWORDX3_OFFSET_vi = 868
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX4_ADDR64 = 869
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_DWORDX4_ADDR64_si = 870
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX4_BOTHEN = 871
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX4_BOTHEN_exact = 872
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_DWORDX4_BOTHEN_si = 873
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_DWORDX4_BOTHEN_vi = 874
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX4_IDXEN = 875
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX4_IDXEN_exact = 876
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_DWORDX4_IDXEN_si = 877
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_DWORDX4_IDXEN_vi = 878
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX4_OFFEN = 879
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX4_OFFEN_exact = 880
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_DWORDX4_OFFEN_si = 881
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_DWORDX4_OFFEN_vi = 882
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX4_OFFSET = 883
    Feature_isGCN | 0, // BUFFER_LOAD_DWORDX4_OFFSET_exact = 884
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_DWORDX4_OFFSET_si = 885
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_DWORDX4_OFFSET_vi = 886
    Feature_isGCN | 0, // BUFFER_LOAD_DWORD_ADDR64 = 887
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_DWORD_ADDR64_si = 888
    Feature_isGCN | 0, // BUFFER_LOAD_DWORD_BOTHEN = 889
    Feature_isGCN | 0, // BUFFER_LOAD_DWORD_BOTHEN_exact = 890
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_DWORD_BOTHEN_si = 891
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_DWORD_BOTHEN_vi = 892
    Feature_isGCN | 0, // BUFFER_LOAD_DWORD_IDXEN = 893
    Feature_isGCN | 0, // BUFFER_LOAD_DWORD_IDXEN_exact = 894
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_DWORD_IDXEN_si = 895
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_DWORD_IDXEN_vi = 896
    Feature_isGCN | 0, // BUFFER_LOAD_DWORD_OFFEN = 897
    Feature_isGCN | 0, // BUFFER_LOAD_DWORD_OFFEN_exact = 898
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_DWORD_OFFEN_si = 899
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_DWORD_OFFEN_vi = 900
    Feature_isGCN | 0, // BUFFER_LOAD_DWORD_OFFSET = 901
    Feature_isGCN | 0, // BUFFER_LOAD_DWORD_OFFSET_exact = 902
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_DWORD_OFFSET_si = 903
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_DWORD_OFFSET_vi = 904
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XYZW_ADDR64 = 905
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_FORMAT_XYZW_ADDR64_si = 906
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XYZW_BOTHEN = 907
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XYZW_BOTHEN_exact = 908
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_FORMAT_XYZW_BOTHEN_si = 909
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_FORMAT_XYZW_BOTHEN_vi = 910
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XYZW_IDXEN = 911
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XYZW_IDXEN_exact = 912
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_FORMAT_XYZW_IDXEN_si = 913
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_FORMAT_XYZW_IDXEN_vi = 914
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XYZW_OFFEN = 915
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XYZW_OFFEN_exact = 916
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_FORMAT_XYZW_OFFEN_si = 917
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_FORMAT_XYZW_OFFEN_vi = 918
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XYZW_OFFSET = 919
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XYZW_OFFSET_exact = 920
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_FORMAT_XYZW_OFFSET_si = 921
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_FORMAT_XYZW_OFFSET_vi = 922
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XYZ_ADDR64 = 923
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_FORMAT_XYZ_ADDR64_si = 924
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XYZ_BOTHEN = 925
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XYZ_BOTHEN_exact = 926
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_FORMAT_XYZ_BOTHEN_si = 927
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_FORMAT_XYZ_BOTHEN_vi = 928
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XYZ_IDXEN = 929
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XYZ_IDXEN_exact = 930
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_FORMAT_XYZ_IDXEN_si = 931
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_FORMAT_XYZ_IDXEN_vi = 932
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XYZ_OFFEN = 933
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XYZ_OFFEN_exact = 934
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_FORMAT_XYZ_OFFEN_si = 935
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_FORMAT_XYZ_OFFEN_vi = 936
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XYZ_OFFSET = 937
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XYZ_OFFSET_exact = 938
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_FORMAT_XYZ_OFFSET_si = 939
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_FORMAT_XYZ_OFFSET_vi = 940
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XY_ADDR64 = 941
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_FORMAT_XY_ADDR64_si = 942
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XY_BOTHEN = 943
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XY_BOTHEN_exact = 944
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_FORMAT_XY_BOTHEN_si = 945
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_FORMAT_XY_BOTHEN_vi = 946
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XY_IDXEN = 947
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XY_IDXEN_exact = 948
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_FORMAT_XY_IDXEN_si = 949
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_FORMAT_XY_IDXEN_vi = 950
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XY_OFFEN = 951
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XY_OFFEN_exact = 952
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_FORMAT_XY_OFFEN_si = 953
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_FORMAT_XY_OFFEN_vi = 954
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XY_OFFSET = 955
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_XY_OFFSET_exact = 956
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_FORMAT_XY_OFFSET_si = 957
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_FORMAT_XY_OFFSET_vi = 958
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_X_ADDR64 = 959
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_FORMAT_X_ADDR64_si = 960
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_X_BOTHEN = 961
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_X_BOTHEN_exact = 962
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_FORMAT_X_BOTHEN_si = 963
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_FORMAT_X_BOTHEN_vi = 964
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_X_IDXEN = 965
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_X_IDXEN_exact = 966
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_FORMAT_X_IDXEN_si = 967
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_FORMAT_X_IDXEN_vi = 968
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_X_OFFEN = 969
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_X_OFFEN_exact = 970
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_FORMAT_X_OFFEN_si = 971
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_FORMAT_X_OFFEN_vi = 972
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_X_OFFSET = 973
    Feature_isGCN | 0, // BUFFER_LOAD_FORMAT_X_OFFSET_exact = 974
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_FORMAT_X_OFFSET_si = 975
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_FORMAT_X_OFFSET_vi = 976
    Feature_isGCN | 0, // BUFFER_LOAD_SBYTE_ADDR64 = 977
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_SBYTE_ADDR64_si = 978
    Feature_isGCN | 0, // BUFFER_LOAD_SBYTE_BOTHEN = 979
    Feature_isGCN | 0, // BUFFER_LOAD_SBYTE_BOTHEN_exact = 980
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_SBYTE_BOTHEN_si = 981
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_SBYTE_BOTHEN_vi = 982
    Feature_isGCN | 0, // BUFFER_LOAD_SBYTE_IDXEN = 983
    Feature_isGCN | 0, // BUFFER_LOAD_SBYTE_IDXEN_exact = 984
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_SBYTE_IDXEN_si = 985
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_SBYTE_IDXEN_vi = 986
    Feature_isGCN | 0, // BUFFER_LOAD_SBYTE_OFFEN = 987
    Feature_isGCN | 0, // BUFFER_LOAD_SBYTE_OFFEN_exact = 988
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_SBYTE_OFFEN_si = 989
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_SBYTE_OFFEN_vi = 990
    Feature_isGCN | 0, // BUFFER_LOAD_SBYTE_OFFSET = 991
    Feature_isGCN | 0, // BUFFER_LOAD_SBYTE_OFFSET_exact = 992
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_SBYTE_OFFSET_si = 993
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_SBYTE_OFFSET_vi = 994
    Feature_isGCN | 0, // BUFFER_LOAD_SSHORT_ADDR64 = 995
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_SSHORT_ADDR64_si = 996
    Feature_isGCN | 0, // BUFFER_LOAD_SSHORT_BOTHEN = 997
    Feature_isGCN | 0, // BUFFER_LOAD_SSHORT_BOTHEN_exact = 998
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_SSHORT_BOTHEN_si = 999
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_SSHORT_BOTHEN_vi = 1000
    Feature_isGCN | 0, // BUFFER_LOAD_SSHORT_IDXEN = 1001
    Feature_isGCN | 0, // BUFFER_LOAD_SSHORT_IDXEN_exact = 1002
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_SSHORT_IDXEN_si = 1003
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_SSHORT_IDXEN_vi = 1004
    Feature_isGCN | 0, // BUFFER_LOAD_SSHORT_OFFEN = 1005
    Feature_isGCN | 0, // BUFFER_LOAD_SSHORT_OFFEN_exact = 1006
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_SSHORT_OFFEN_si = 1007
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_SSHORT_OFFEN_vi = 1008
    Feature_isGCN | 0, // BUFFER_LOAD_SSHORT_OFFSET = 1009
    Feature_isGCN | 0, // BUFFER_LOAD_SSHORT_OFFSET_exact = 1010
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_SSHORT_OFFSET_si = 1011
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_SSHORT_OFFSET_vi = 1012
    Feature_isGCN | 0, // BUFFER_LOAD_UBYTE_ADDR64 = 1013
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_UBYTE_ADDR64_si = 1014
    Feature_isGCN | 0, // BUFFER_LOAD_UBYTE_BOTHEN = 1015
    Feature_isGCN | 0, // BUFFER_LOAD_UBYTE_BOTHEN_exact = 1016
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_UBYTE_BOTHEN_si = 1017
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_UBYTE_BOTHEN_vi = 1018
    Feature_isGCN | 0, // BUFFER_LOAD_UBYTE_IDXEN = 1019
    Feature_isGCN | 0, // BUFFER_LOAD_UBYTE_IDXEN_exact = 1020
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_UBYTE_IDXEN_si = 1021
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_UBYTE_IDXEN_vi = 1022
    Feature_isGCN | 0, // BUFFER_LOAD_UBYTE_OFFEN = 1023
    Feature_isGCN | 0, // BUFFER_LOAD_UBYTE_OFFEN_exact = 1024
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_UBYTE_OFFEN_si = 1025
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_UBYTE_OFFEN_vi = 1026
    Feature_isGCN | 0, // BUFFER_LOAD_UBYTE_OFFSET = 1027
    Feature_isGCN | 0, // BUFFER_LOAD_UBYTE_OFFSET_exact = 1028
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_UBYTE_OFFSET_si = 1029
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_UBYTE_OFFSET_vi = 1030
    Feature_isGCN | 0, // BUFFER_LOAD_USHORT_ADDR64 = 1031
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_USHORT_ADDR64_si = 1032
    Feature_isGCN | 0, // BUFFER_LOAD_USHORT_BOTHEN = 1033
    Feature_isGCN | 0, // BUFFER_LOAD_USHORT_BOTHEN_exact = 1034
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_USHORT_BOTHEN_si = 1035
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_USHORT_BOTHEN_vi = 1036
    Feature_isGCN | 0, // BUFFER_LOAD_USHORT_IDXEN = 1037
    Feature_isGCN | 0, // BUFFER_LOAD_USHORT_IDXEN_exact = 1038
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_USHORT_IDXEN_si = 1039
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_USHORT_IDXEN_vi = 1040
    Feature_isGCN | 0, // BUFFER_LOAD_USHORT_OFFEN = 1041
    Feature_isGCN | 0, // BUFFER_LOAD_USHORT_OFFEN_exact = 1042
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_USHORT_OFFEN_si = 1043
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_USHORT_OFFEN_vi = 1044
    Feature_isGCN | 0, // BUFFER_LOAD_USHORT_OFFSET = 1045
    Feature_isGCN | 0, // BUFFER_LOAD_USHORT_OFFSET_exact = 1046
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_LOAD_USHORT_OFFSET_si = 1047
    Feature_isGCN | Feature_isVI | 0, // BUFFER_LOAD_USHORT_OFFSET_vi = 1048
    Feature_isGCN | 0, // BUFFER_STORE_BYTE_ADDR64 = 1049
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_BYTE_ADDR64_si = 1050
    Feature_isGCN | 0, // BUFFER_STORE_BYTE_BOTHEN = 1051
    Feature_isGCN | 0, // BUFFER_STORE_BYTE_BOTHEN_exact = 1052
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_BYTE_BOTHEN_si = 1053
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_BYTE_BOTHEN_vi = 1054
    Feature_isGCN | 0, // BUFFER_STORE_BYTE_IDXEN = 1055
    Feature_isGCN | 0, // BUFFER_STORE_BYTE_IDXEN_exact = 1056
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_BYTE_IDXEN_si = 1057
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_BYTE_IDXEN_vi = 1058
    Feature_isGCN | 0, // BUFFER_STORE_BYTE_OFFEN = 1059
    Feature_isGCN | 0, // BUFFER_STORE_BYTE_OFFEN_exact = 1060
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_BYTE_OFFEN_si = 1061
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_BYTE_OFFEN_vi = 1062
    Feature_isGCN | 0, // BUFFER_STORE_BYTE_OFFSET = 1063
    Feature_isGCN | 0, // BUFFER_STORE_BYTE_OFFSET_exact = 1064
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_BYTE_OFFSET_si = 1065
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_BYTE_OFFSET_vi = 1066
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX2_ADDR64 = 1067
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_DWORDX2_ADDR64_si = 1068
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX2_BOTHEN = 1069
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX2_BOTHEN_exact = 1070
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_DWORDX2_BOTHEN_si = 1071
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_DWORDX2_BOTHEN_vi = 1072
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX2_IDXEN = 1073
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX2_IDXEN_exact = 1074
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_DWORDX2_IDXEN_si = 1075
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_DWORDX2_IDXEN_vi = 1076
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX2_OFFEN = 1077
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX2_OFFEN_exact = 1078
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_DWORDX2_OFFEN_si = 1079
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_DWORDX2_OFFEN_vi = 1080
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX2_OFFSET = 1081
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX2_OFFSET_exact = 1082
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_DWORDX2_OFFSET_si = 1083
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_DWORDX2_OFFSET_vi = 1084
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX3_ADDR64 = 1085
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_DWORDX3_ADDR64_si = 1086
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX3_BOTHEN = 1087
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX3_BOTHEN_exact = 1088
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_DWORDX3_BOTHEN_si = 1089
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_DWORDX3_BOTHEN_vi = 1090
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX3_IDXEN = 1091
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX3_IDXEN_exact = 1092
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_DWORDX3_IDXEN_si = 1093
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_DWORDX3_IDXEN_vi = 1094
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX3_OFFEN = 1095
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX3_OFFEN_exact = 1096
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_DWORDX3_OFFEN_si = 1097
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_DWORDX3_OFFEN_vi = 1098
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX3_OFFSET = 1099
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX3_OFFSET_exact = 1100
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_DWORDX3_OFFSET_si = 1101
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_DWORDX3_OFFSET_vi = 1102
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX4_ADDR64 = 1103
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_DWORDX4_ADDR64_si = 1104
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX4_BOTHEN = 1105
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX4_BOTHEN_exact = 1106
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_DWORDX4_BOTHEN_si = 1107
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_DWORDX4_BOTHEN_vi = 1108
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX4_IDXEN = 1109
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX4_IDXEN_exact = 1110
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_DWORDX4_IDXEN_si = 1111
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_DWORDX4_IDXEN_vi = 1112
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX4_OFFEN = 1113
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX4_OFFEN_exact = 1114
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_DWORDX4_OFFEN_si = 1115
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_DWORDX4_OFFEN_vi = 1116
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX4_OFFSET = 1117
    Feature_isGCN | 0, // BUFFER_STORE_DWORDX4_OFFSET_exact = 1118
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_DWORDX4_OFFSET_si = 1119
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_DWORDX4_OFFSET_vi = 1120
    Feature_isGCN | 0, // BUFFER_STORE_DWORD_ADDR64 = 1121
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_DWORD_ADDR64_si = 1122
    Feature_isGCN | 0, // BUFFER_STORE_DWORD_BOTHEN = 1123
    Feature_isGCN | 0, // BUFFER_STORE_DWORD_BOTHEN_exact = 1124
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_DWORD_BOTHEN_si = 1125
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_DWORD_BOTHEN_vi = 1126
    Feature_isGCN | 0, // BUFFER_STORE_DWORD_IDXEN = 1127
    Feature_isGCN | 0, // BUFFER_STORE_DWORD_IDXEN_exact = 1128
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_DWORD_IDXEN_si = 1129
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_DWORD_IDXEN_vi = 1130
    Feature_isGCN | 0, // BUFFER_STORE_DWORD_OFFEN = 1131
    Feature_isGCN | 0, // BUFFER_STORE_DWORD_OFFEN_exact = 1132
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_DWORD_OFFEN_si = 1133
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_DWORD_OFFEN_vi = 1134
    Feature_isGCN | 0, // BUFFER_STORE_DWORD_OFFSET = 1135
    Feature_isGCN | 0, // BUFFER_STORE_DWORD_OFFSET_exact = 1136
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_DWORD_OFFSET_si = 1137
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_DWORD_OFFSET_vi = 1138
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XYZW_ADDR64 = 1139
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_FORMAT_XYZW_ADDR64_si = 1140
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XYZW_BOTHEN = 1141
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XYZW_BOTHEN_exact = 1142
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_FORMAT_XYZW_BOTHEN_si = 1143
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_FORMAT_XYZW_BOTHEN_vi = 1144
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XYZW_IDXEN = 1145
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XYZW_IDXEN_exact = 1146
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_FORMAT_XYZW_IDXEN_si = 1147
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_FORMAT_XYZW_IDXEN_vi = 1148
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XYZW_OFFEN = 1149
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XYZW_OFFEN_exact = 1150
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_FORMAT_XYZW_OFFEN_si = 1151
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_FORMAT_XYZW_OFFEN_vi = 1152
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XYZW_OFFSET = 1153
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XYZW_OFFSET_exact = 1154
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_FORMAT_XYZW_OFFSET_si = 1155
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_FORMAT_XYZW_OFFSET_vi = 1156
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XYZ_ADDR64 = 1157
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_FORMAT_XYZ_ADDR64_si = 1158
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XYZ_BOTHEN = 1159
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XYZ_BOTHEN_exact = 1160
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_FORMAT_XYZ_BOTHEN_si = 1161
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_FORMAT_XYZ_BOTHEN_vi = 1162
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XYZ_IDXEN = 1163
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XYZ_IDXEN_exact = 1164
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_FORMAT_XYZ_IDXEN_si = 1165
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_FORMAT_XYZ_IDXEN_vi = 1166
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XYZ_OFFEN = 1167
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XYZ_OFFEN_exact = 1168
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_FORMAT_XYZ_OFFEN_si = 1169
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_FORMAT_XYZ_OFFEN_vi = 1170
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XYZ_OFFSET = 1171
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XYZ_OFFSET_exact = 1172
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_FORMAT_XYZ_OFFSET_si = 1173
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_FORMAT_XYZ_OFFSET_vi = 1174
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XY_ADDR64 = 1175
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_FORMAT_XY_ADDR64_si = 1176
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XY_BOTHEN = 1177
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XY_BOTHEN_exact = 1178
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_FORMAT_XY_BOTHEN_si = 1179
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_FORMAT_XY_BOTHEN_vi = 1180
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XY_IDXEN = 1181
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XY_IDXEN_exact = 1182
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_FORMAT_XY_IDXEN_si = 1183
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_FORMAT_XY_IDXEN_vi = 1184
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XY_OFFEN = 1185
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XY_OFFEN_exact = 1186
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_FORMAT_XY_OFFEN_si = 1187
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_FORMAT_XY_OFFEN_vi = 1188
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XY_OFFSET = 1189
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_XY_OFFSET_exact = 1190
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_FORMAT_XY_OFFSET_si = 1191
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_FORMAT_XY_OFFSET_vi = 1192
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_X_ADDR64 = 1193
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_FORMAT_X_ADDR64_si = 1194
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_X_BOTHEN = 1195
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_X_BOTHEN_exact = 1196
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_FORMAT_X_BOTHEN_si = 1197
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_FORMAT_X_BOTHEN_vi = 1198
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_X_IDXEN = 1199
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_X_IDXEN_exact = 1200
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_FORMAT_X_IDXEN_si = 1201
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_FORMAT_X_IDXEN_vi = 1202
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_X_OFFEN = 1203
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_X_OFFEN_exact = 1204
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_FORMAT_X_OFFEN_si = 1205
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_FORMAT_X_OFFEN_vi = 1206
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_X_OFFSET = 1207
    Feature_isGCN | 0, // BUFFER_STORE_FORMAT_X_OFFSET_exact = 1208
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_FORMAT_X_OFFSET_si = 1209
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_FORMAT_X_OFFSET_vi = 1210
    Feature_isGCN | 0, // BUFFER_STORE_SHORT_ADDR64 = 1211
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_SHORT_ADDR64_si = 1212
    Feature_isGCN | 0, // BUFFER_STORE_SHORT_BOTHEN = 1213
    Feature_isGCN | 0, // BUFFER_STORE_SHORT_BOTHEN_exact = 1214
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_SHORT_BOTHEN_si = 1215
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_SHORT_BOTHEN_vi = 1216
    Feature_isGCN | 0, // BUFFER_STORE_SHORT_IDXEN = 1217
    Feature_isGCN | 0, // BUFFER_STORE_SHORT_IDXEN_exact = 1218
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_SHORT_IDXEN_si = 1219
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_SHORT_IDXEN_vi = 1220
    Feature_isGCN | 0, // BUFFER_STORE_SHORT_OFFEN = 1221
    Feature_isGCN | 0, // BUFFER_STORE_SHORT_OFFEN_exact = 1222
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_SHORT_OFFEN_si = 1223
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_SHORT_OFFEN_vi = 1224
    Feature_isGCN | 0, // BUFFER_STORE_SHORT_OFFSET = 1225
    Feature_isGCN | 0, // BUFFER_STORE_SHORT_OFFSET_exact = 1226
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_STORE_SHORT_OFFSET_si = 1227
    Feature_isGCN | Feature_isVI | 0, // BUFFER_STORE_SHORT_OFFSET_vi = 1228
    Feature_isGCN | 0, // BUFFER_WBINVL1 = 1229
    Feature_isSI | 0, // BUFFER_WBINVL1_SC = 1230
    Feature_isSI | Feature_isSICI | 0, // BUFFER_WBINVL1_SC_si = 1231
    Feature_isCIVI | 0, // BUFFER_WBINVL1_VOL = 1232
    Feature_isCIVI | Feature_isCIOnly | 0, // BUFFER_WBINVL1_VOL_ci = 1233
    Feature_isCIVI | Feature_isVI | 0, // BUFFER_WBINVL1_VOL_vi = 1234
    Feature_isGCN | Feature_isSICI | 0, // BUFFER_WBINVL1_si = 1235
    Feature_isGCN | Feature_isVI | 0, // BUFFER_WBINVL1_vi = 1236
    0, // CEIL = 1237
    0, // CF_ALU = 1238
    0, // CF_ALU_BREAK = 1239
    0, // CF_ALU_CONTINUE = 1240
    0, // CF_ALU_ELSE_AFTER = 1241
    0, // CF_ALU_POP_AFTER = 1242
    0, // CF_ALU_PUSH_BEFORE = 1243
    0, // CF_CALL_FS_EG = 1244
    0, // CF_CALL_FS_R600 = 1245
    0, // CF_CONTINUE_EG = 1246
    0, // CF_CONTINUE_R600 = 1247
    0, // CF_ELSE_EG = 1248
    0, // CF_ELSE_R600 = 1249
    0, // CF_END_CM = 1250
    0, // CF_END_EG = 1251
    0, // CF_END_R600 = 1252
    0, // CF_JUMP_EG = 1253
    0, // CF_JUMP_R600 = 1254
    0, // CF_PUSH_EG = 1255
    0, // CF_PUSH_ELSE_R600 = 1256
    0, // CF_TC_EG = 1257
    0, // CF_TC_R600 = 1258
    0, // CF_VC_EG = 1259
    0, // CF_VC_R600 = 1260
    0, // CLAMP_R600 = 1261
    0, // CNDE_INT = 1262
    0, // CNDE_eg = 1263
    0, // CNDE_r600 = 1264
    0, // CNDGE_INT = 1265
    0, // CNDGE_eg = 1266
    0, // CNDGE_r600 = 1267
    0, // CNDGT_INT = 1268
    0, // CNDGT_eg = 1269
    0, // CNDGT_r600 = 1270
    0, // CONST_COPY = 1271
    0, // CONTINUE = 1272
    0, // CONTINUEC_f32 = 1273
    0, // CONTINUEC_i32 = 1274
    0, // CONTINUE_LOGICALNZ_f32 = 1275
    0, // CONTINUE_LOGICALNZ_i32 = 1276
    0, // CONTINUE_LOGICALZ_f32 = 1277
    0, // CONTINUE_LOGICALZ_i32 = 1278
    0, // COS_cm = 1279
    0, // COS_eg = 1280
    0, // COS_r600 = 1281
    0, // COS_r700 = 1282
    0, // CUBE_eg_pseudo = 1283
    0, // CUBE_eg_real = 1284
    0, // CUBE_r600_pseudo = 1285
    0, // CUBE_r600_real = 1286
    0, // DEFAULT = 1287
    0, // DOT4_eg = 1288
    0, // DOT4_r600 = 1289
    0, // DOT_4 = 1290
    Feature_isGCN | 0, // DS_ADD_F32 = 1291
    Feature_isGCN | Feature_isVI | 0, // DS_ADD_F32_vi = 1292
    Feature_isGCN | 0, // DS_ADD_RTN_F32 = 1293
    Feature_isGCN | Feature_isVI | 0, // DS_ADD_RTN_F32_vi = 1294
    Feature_isGCN | 0, // DS_ADD_RTN_U32 = 1295
    Feature_isGCN | Feature_isSICI | 0, // DS_ADD_RTN_U32_si = 1296
    Feature_isGCN | Feature_isVI | 0, // DS_ADD_RTN_U32_vi = 1297
    Feature_isGCN | 0, // DS_ADD_RTN_U64 = 1298
    Feature_isGCN | Feature_isSICI | 0, // DS_ADD_RTN_U64_si = 1299
    Feature_isGCN | Feature_isVI | 0, // DS_ADD_RTN_U64_vi = 1300
    Feature_isGCN | 0, // DS_ADD_SRC2_U32 = 1301
    Feature_isGCN | Feature_isSICI | 0, // DS_ADD_SRC2_U32_si = 1302
    Feature_isGCN | Feature_isVI | 0, // DS_ADD_SRC2_U32_vi = 1303
    Feature_isGCN | 0, // DS_ADD_SRC2_U64 = 1304
    Feature_isGCN | Feature_isSICI | 0, // DS_ADD_SRC2_U64_si = 1305
    Feature_isGCN | Feature_isVI | 0, // DS_ADD_SRC2_U64_vi = 1306
    Feature_isGCN | 0, // DS_ADD_U32 = 1307
    Feature_isGCN | Feature_isSICI | 0, // DS_ADD_U32_si = 1308
    Feature_isGCN | Feature_isVI | 0, // DS_ADD_U32_vi = 1309
    Feature_isGCN | 0, // DS_ADD_U64 = 1310
    Feature_isGCN | Feature_isSICI | 0, // DS_ADD_U64_si = 1311
    Feature_isGCN | Feature_isVI | 0, // DS_ADD_U64_vi = 1312
    Feature_isGCN | 0, // DS_AND_B32 = 1313
    Feature_isGCN | Feature_isSICI | 0, // DS_AND_B32_si = 1314
    Feature_isGCN | Feature_isVI | 0, // DS_AND_B32_vi = 1315
    Feature_isGCN | 0, // DS_AND_B64 = 1316
    Feature_isGCN | Feature_isSICI | 0, // DS_AND_B64_si = 1317
    Feature_isGCN | Feature_isVI | 0, // DS_AND_B64_vi = 1318
    Feature_isGCN | 0, // DS_AND_RTN_B32 = 1319
    Feature_isGCN | Feature_isSICI | 0, // DS_AND_RTN_B32_si = 1320
    Feature_isGCN | Feature_isVI | 0, // DS_AND_RTN_B32_vi = 1321
    Feature_isGCN | 0, // DS_AND_RTN_B64 = 1322
    Feature_isGCN | Feature_isSICI | 0, // DS_AND_RTN_B64_si = 1323
    Feature_isGCN | Feature_isVI | 0, // DS_AND_RTN_B64_vi = 1324
    Feature_isGCN | 0, // DS_AND_SRC2_B32 = 1325
    Feature_isGCN | Feature_isSICI | 0, // DS_AND_SRC2_B32_si = 1326
    Feature_isGCN | Feature_isVI | 0, // DS_AND_SRC2_B32_vi = 1327
    Feature_isGCN | 0, // DS_AND_SRC2_B64 = 1328
    Feature_isGCN | Feature_isSICI | 0, // DS_AND_SRC2_B64_si = 1329
    Feature_isGCN | Feature_isVI | 0, // DS_AND_SRC2_B64_vi = 1330
    Feature_isSICI | 0, // DS_APPEND = 1331
    Feature_isSICI | Feature_isSICI | 0, // DS_APPEND_si = 1332
    Feature_isVI | 0, // DS_BPERMUTE_B32 = 1333
    Feature_isVI | Feature_isVI | 0, // DS_BPERMUTE_B32_vi = 1334
    Feature_isGCN | 0, // DS_CMPST_B32 = 1335
    Feature_isGCN | Feature_isSICI | 0, // DS_CMPST_B32_si = 1336
    Feature_isGCN | Feature_isVI | 0, // DS_CMPST_B32_vi = 1337
    Feature_isGCN | 0, // DS_CMPST_B64 = 1338
    Feature_isGCN | Feature_isSICI | 0, // DS_CMPST_B64_si = 1339
    Feature_isGCN | Feature_isVI | 0, // DS_CMPST_B64_vi = 1340
    Feature_isGCN | 0, // DS_CMPST_F32 = 1341
    Feature_isGCN | Feature_isSICI | 0, // DS_CMPST_F32_si = 1342
    Feature_isGCN | Feature_isVI | 0, // DS_CMPST_F32_vi = 1343
    Feature_isGCN | 0, // DS_CMPST_F64 = 1344
    Feature_isGCN | Feature_isSICI | 0, // DS_CMPST_F64_si = 1345
    Feature_isGCN | Feature_isVI | 0, // DS_CMPST_F64_vi = 1346
    Feature_isGCN | 0, // DS_CMPST_RTN_B32 = 1347
    Feature_isGCN | Feature_isSICI | 0, // DS_CMPST_RTN_B32_si = 1348
    Feature_isGCN | Feature_isVI | 0, // DS_CMPST_RTN_B32_vi = 1349
    Feature_isGCN | 0, // DS_CMPST_RTN_B64 = 1350
    Feature_isGCN | Feature_isSICI | 0, // DS_CMPST_RTN_B64_si = 1351
    Feature_isGCN | Feature_isVI | 0, // DS_CMPST_RTN_B64_vi = 1352
    Feature_isGCN | 0, // DS_CMPST_RTN_F32 = 1353
    Feature_isGCN | Feature_isSICI | 0, // DS_CMPST_RTN_F32_si = 1354
    Feature_isGCN | Feature_isVI | 0, // DS_CMPST_RTN_F32_vi = 1355
    Feature_isGCN | 0, // DS_CMPST_RTN_F64 = 1356
    Feature_isGCN | Feature_isSICI | 0, // DS_CMPST_RTN_F64_si = 1357
    Feature_isGCN | Feature_isVI | 0, // DS_CMPST_RTN_F64_vi = 1358
    Feature_isSICI | 0, // DS_CONSUME = 1359
    Feature_isSICI | Feature_isSICI | 0, // DS_CONSUME_si = 1360
    Feature_isGCN | 0, // DS_DEC_RTN_U32 = 1361
    Feature_isGCN | Feature_isSICI | 0, // DS_DEC_RTN_U32_si = 1362
    Feature_isGCN | Feature_isVI | 0, // DS_DEC_RTN_U32_vi = 1363
    Feature_isGCN | 0, // DS_DEC_RTN_U64 = 1364
    Feature_isGCN | Feature_isSICI | 0, // DS_DEC_RTN_U64_si = 1365
    Feature_isGCN | Feature_isVI | 0, // DS_DEC_RTN_U64_vi = 1366
    Feature_isGCN | 0, // DS_DEC_SRC2_U32 = 1367
    Feature_isGCN | Feature_isSICI | 0, // DS_DEC_SRC2_U32_si = 1368
    Feature_isGCN | Feature_isVI | 0, // DS_DEC_SRC2_U32_vi = 1369
    Feature_isGCN | 0, // DS_DEC_SRC2_U64 = 1370
    Feature_isGCN | Feature_isSICI | 0, // DS_DEC_SRC2_U64_si = 1371
    Feature_isGCN | Feature_isVI | 0, // DS_DEC_SRC2_U64_vi = 1372
    Feature_isGCN | 0, // DS_DEC_U32 = 1373
    Feature_isGCN | Feature_isSICI | 0, // DS_DEC_U32_si = 1374
    Feature_isGCN | Feature_isVI | 0, // DS_DEC_U32_vi = 1375
    Feature_isGCN | 0, // DS_DEC_U64 = 1376
    Feature_isGCN | Feature_isSICI | 0, // DS_DEC_U64_si = 1377
    Feature_isGCN | Feature_isVI | 0, // DS_DEC_U64_vi = 1378
    Feature_isGCN | 0, // DS_GWS_BARRIER = 1379
    Feature_isGCN | Feature_isSICI | 0, // DS_GWS_BARRIER_si = 1380
    Feature_isGCN | Feature_isVI | 0, // DS_GWS_BARRIER_vi = 1381
    Feature_isGCN | 0, // DS_GWS_INIT = 1382
    Feature_isGCN | Feature_isSICI | 0, // DS_GWS_INIT_si = 1383
    Feature_isGCN | Feature_isVI | 0, // DS_GWS_INIT_vi = 1384
    Feature_isGCN | 0, // DS_GWS_SEMA_BR = 1385
    Feature_isGCN | Feature_isSICI | 0, // DS_GWS_SEMA_BR_si = 1386
    Feature_isGCN | Feature_isVI | 0, // DS_GWS_SEMA_BR_vi = 1387
    Feature_isGCN | 0, // DS_GWS_SEMA_P = 1388
    Feature_isGCN | Feature_isSICI | 0, // DS_GWS_SEMA_P_si = 1389
    Feature_isGCN | Feature_isVI | 0, // DS_GWS_SEMA_P_vi = 1390
    Feature_isGCN | 0, // DS_GWS_SEMA_V = 1391
    Feature_isGCN | Feature_isSICI | 0, // DS_GWS_SEMA_V_si = 1392
    Feature_isGCN | Feature_isVI | 0, // DS_GWS_SEMA_V_vi = 1393
    Feature_isGCN | 0, // DS_INC_RTN_U32 = 1394
    Feature_isGCN | Feature_isSICI | 0, // DS_INC_RTN_U32_si = 1395
    Feature_isGCN | Feature_isVI | 0, // DS_INC_RTN_U32_vi = 1396
    Feature_isGCN | 0, // DS_INC_RTN_U64 = 1397
    Feature_isGCN | Feature_isSICI | 0, // DS_INC_RTN_U64_si = 1398
    Feature_isGCN | Feature_isVI | 0, // DS_INC_RTN_U64_vi = 1399
    Feature_isGCN | 0, // DS_INC_SRC2_U32 = 1400
    Feature_isGCN | Feature_isSICI | 0, // DS_INC_SRC2_U32_si = 1401
    Feature_isGCN | Feature_isVI | 0, // DS_INC_SRC2_U32_vi = 1402
    Feature_isGCN | 0, // DS_INC_SRC2_U64 = 1403
    Feature_isGCN | Feature_isSICI | 0, // DS_INC_SRC2_U64_si = 1404
    Feature_isGCN | Feature_isVI | 0, // DS_INC_SRC2_U64_vi = 1405
    Feature_isGCN | 0, // DS_INC_U32 = 1406
    Feature_isGCN | Feature_isSICI | 0, // DS_INC_U32_si = 1407
    Feature_isGCN | Feature_isVI | 0, // DS_INC_U32_vi = 1408
    Feature_isGCN | 0, // DS_INC_U64 = 1409
    Feature_isGCN | Feature_isSICI | 0, // DS_INC_U64_si = 1410
    Feature_isGCN | Feature_isVI | 0, // DS_INC_U64_vi = 1411
    Feature_isGCN | 0, // DS_MAX_F32 = 1412
    Feature_isGCN | Feature_isSICI | 0, // DS_MAX_F32_si = 1413
    Feature_isGCN | Feature_isVI | 0, // DS_MAX_F32_vi = 1414
    Feature_isGCN | 0, // DS_MAX_F64 = 1415
    Feature_isGCN | Feature_isSICI | 0, // DS_MAX_F64_si = 1416
    Feature_isGCN | Feature_isVI | 0, // DS_MAX_F64_vi = 1417
    Feature_isGCN | 0, // DS_MAX_I32 = 1418
    Feature_isGCN | Feature_isSICI | 0, // DS_MAX_I32_si = 1419
    Feature_isGCN | Feature_isVI | 0, // DS_MAX_I32_vi = 1420
    Feature_isGCN | 0, // DS_MAX_I64 = 1421
    Feature_isGCN | Feature_isSICI | 0, // DS_MAX_I64_si = 1422
    Feature_isGCN | Feature_isVI | 0, // DS_MAX_I64_vi = 1423
    Feature_isGCN | 0, // DS_MAX_RTN_F32 = 1424
    Feature_isGCN | Feature_isSICI | 0, // DS_MAX_RTN_F32_si = 1425
    Feature_isGCN | Feature_isVI | 0, // DS_MAX_RTN_F32_vi = 1426
    Feature_isGCN | 0, // DS_MAX_RTN_F64 = 1427
    Feature_isGCN | Feature_isSICI | 0, // DS_MAX_RTN_F64_si = 1428
    Feature_isGCN | Feature_isVI | 0, // DS_MAX_RTN_F64_vi = 1429
    Feature_isGCN | 0, // DS_MAX_RTN_I32 = 1430
    Feature_isGCN | Feature_isSICI | 0, // DS_MAX_RTN_I32_si = 1431
    Feature_isGCN | Feature_isVI | 0, // DS_MAX_RTN_I32_vi = 1432
    Feature_isGCN | 0, // DS_MAX_RTN_I64 = 1433
    Feature_isGCN | Feature_isSICI | 0, // DS_MAX_RTN_I64_si = 1434
    Feature_isGCN | Feature_isVI | 0, // DS_MAX_RTN_I64_vi = 1435
    Feature_isGCN | 0, // DS_MAX_RTN_U32 = 1436
    Feature_isGCN | Feature_isSICI | 0, // DS_MAX_RTN_U32_si = 1437
    Feature_isGCN | Feature_isVI | 0, // DS_MAX_RTN_U32_vi = 1438
    Feature_isGCN | 0, // DS_MAX_RTN_U64 = 1439
    Feature_isGCN | Feature_isSICI | 0, // DS_MAX_RTN_U64_si = 1440
    Feature_isGCN | Feature_isVI | 0, // DS_MAX_RTN_U64_vi = 1441
    Feature_isGCN | 0, // DS_MAX_SRC2_F32 = 1442
    Feature_isGCN | Feature_isSICI | 0, // DS_MAX_SRC2_F32_si = 1443
    Feature_isGCN | Feature_isVI | 0, // DS_MAX_SRC2_F32_vi = 1444
    Feature_isGCN | 0, // DS_MAX_SRC2_F64 = 1445
    Feature_isGCN | Feature_isSICI | 0, // DS_MAX_SRC2_F64_si = 1446
    Feature_isGCN | Feature_isVI | 0, // DS_MAX_SRC2_F64_vi = 1447
    Feature_isGCN | 0, // DS_MAX_SRC2_I32 = 1448
    Feature_isGCN | Feature_isSICI | 0, // DS_MAX_SRC2_I32_si = 1449
    Feature_isGCN | Feature_isVI | 0, // DS_MAX_SRC2_I32_vi = 1450
    Feature_isGCN | 0, // DS_MAX_SRC2_I64 = 1451
    Feature_isGCN | Feature_isSICI | 0, // DS_MAX_SRC2_I64_si = 1452
    Feature_isGCN | Feature_isVI | 0, // DS_MAX_SRC2_I64_vi = 1453
    Feature_isGCN | 0, // DS_MAX_SRC2_U32 = 1454
    Feature_isGCN | Feature_isSICI | 0, // DS_MAX_SRC2_U32_si = 1455
    Feature_isGCN | Feature_isVI | 0, // DS_MAX_SRC2_U32_vi = 1456
    Feature_isGCN | 0, // DS_MAX_SRC2_U64 = 1457
    Feature_isGCN | Feature_isSICI | 0, // DS_MAX_SRC2_U64_si = 1458
    Feature_isGCN | Feature_isVI | 0, // DS_MAX_SRC2_U64_vi = 1459
    Feature_isGCN | 0, // DS_MAX_U32 = 1460
    Feature_isGCN | Feature_isSICI | 0, // DS_MAX_U32_si = 1461
    Feature_isGCN | Feature_isVI | 0, // DS_MAX_U32_vi = 1462
    Feature_isGCN | 0, // DS_MAX_U64 = 1463
    Feature_isGCN | Feature_isSICI | 0, // DS_MAX_U64_si = 1464
    Feature_isGCN | Feature_isVI | 0, // DS_MAX_U64_vi = 1465
    Feature_isGCN | 0, // DS_MIN_F32 = 1466
    Feature_isGCN | Feature_isSICI | 0, // DS_MIN_F32_si = 1467
    Feature_isGCN | Feature_isVI | 0, // DS_MIN_F32_vi = 1468
    Feature_isGCN | 0, // DS_MIN_F64 = 1469
    Feature_isGCN | Feature_isSICI | 0, // DS_MIN_F64_si = 1470
    Feature_isGCN | Feature_isVI | 0, // DS_MIN_F64_vi = 1471
    Feature_isGCN | 0, // DS_MIN_I32 = 1472
    Feature_isGCN | Feature_isSICI | 0, // DS_MIN_I32_si = 1473
    Feature_isGCN | Feature_isVI | 0, // DS_MIN_I32_vi = 1474
    Feature_isGCN | 0, // DS_MIN_I64 = 1475
    Feature_isGCN | Feature_isSICI | 0, // DS_MIN_I64_si = 1476
    Feature_isGCN | Feature_isVI | 0, // DS_MIN_I64_vi = 1477
    Feature_isGCN | 0, // DS_MIN_RTN_F32 = 1478
    Feature_isGCN | Feature_isSICI | 0, // DS_MIN_RTN_F32_si = 1479
    Feature_isGCN | Feature_isVI | 0, // DS_MIN_RTN_F32_vi = 1480
    Feature_isGCN | 0, // DS_MIN_RTN_F64 = 1481
    Feature_isGCN | Feature_isSICI | 0, // DS_MIN_RTN_F64_si = 1482
    Feature_isGCN | Feature_isVI | 0, // DS_MIN_RTN_F64_vi = 1483
    Feature_isGCN | 0, // DS_MIN_RTN_I32 = 1484
    Feature_isGCN | Feature_isSICI | 0, // DS_MIN_RTN_I32_si = 1485
    Feature_isGCN | Feature_isVI | 0, // DS_MIN_RTN_I32_vi = 1486
    Feature_isGCN | 0, // DS_MIN_RTN_I64 = 1487
    Feature_isGCN | Feature_isSICI | 0, // DS_MIN_RTN_I64_si = 1488
    Feature_isGCN | Feature_isVI | 0, // DS_MIN_RTN_I64_vi = 1489
    Feature_isGCN | 0, // DS_MIN_RTN_U32 = 1490
    Feature_isGCN | Feature_isSICI | 0, // DS_MIN_RTN_U32_si = 1491
    Feature_isGCN | Feature_isVI | 0, // DS_MIN_RTN_U32_vi = 1492
    Feature_isGCN | 0, // DS_MIN_RTN_U64 = 1493
    Feature_isGCN | Feature_isSICI | 0, // DS_MIN_RTN_U64_si = 1494
    Feature_isGCN | Feature_isVI | 0, // DS_MIN_RTN_U64_vi = 1495
    Feature_isGCN | 0, // DS_MIN_SRC2_F32 = 1496
    Feature_isGCN | Feature_isSICI | 0, // DS_MIN_SRC2_F32_si = 1497
    Feature_isGCN | Feature_isVI | 0, // DS_MIN_SRC2_F32_vi = 1498
    Feature_isGCN | 0, // DS_MIN_SRC2_F64 = 1499
    Feature_isGCN | Feature_isSICI | 0, // DS_MIN_SRC2_F64_si = 1500
    Feature_isGCN | Feature_isVI | 0, // DS_MIN_SRC2_F64_vi = 1501
    Feature_isGCN | 0, // DS_MIN_SRC2_I32 = 1502
    Feature_isGCN | Feature_isSICI | 0, // DS_MIN_SRC2_I32_si = 1503
    Feature_isGCN | Feature_isVI | 0, // DS_MIN_SRC2_I32_vi = 1504
    Feature_isGCN | 0, // DS_MIN_SRC2_I64 = 1505
    Feature_isGCN | Feature_isSICI | 0, // DS_MIN_SRC2_I64_si = 1506
    Feature_isGCN | Feature_isVI | 0, // DS_MIN_SRC2_I64_vi = 1507
    Feature_isGCN | 0, // DS_MIN_SRC2_U32 = 1508
    Feature_isGCN | Feature_isSICI | 0, // DS_MIN_SRC2_U32_si = 1509
    Feature_isGCN | Feature_isVI | 0, // DS_MIN_SRC2_U32_vi = 1510
    Feature_isGCN | 0, // DS_MIN_SRC2_U64 = 1511
    Feature_isGCN | Feature_isSICI | 0, // DS_MIN_SRC2_U64_si = 1512
    Feature_isGCN | Feature_isVI | 0, // DS_MIN_SRC2_U64_vi = 1513
    Feature_isGCN | 0, // DS_MIN_U32 = 1514
    Feature_isGCN | Feature_isSICI | 0, // DS_MIN_U32_si = 1515
    Feature_isGCN | Feature_isVI | 0, // DS_MIN_U32_vi = 1516
    Feature_isGCN | 0, // DS_MIN_U64 = 1517
    Feature_isGCN | Feature_isSICI | 0, // DS_MIN_U64_si = 1518
    Feature_isGCN | Feature_isVI | 0, // DS_MIN_U64_vi = 1519
    Feature_isGCN | 0, // DS_MSKOR_B32 = 1520
    Feature_isGCN | Feature_isSICI | 0, // DS_MSKOR_B32_si = 1521
    Feature_isGCN | Feature_isVI | 0, // DS_MSKOR_B32_vi = 1522
    Feature_isGCN | 0, // DS_MSKOR_B64 = 1523
    Feature_isGCN | Feature_isSICI | 0, // DS_MSKOR_B64_si = 1524
    Feature_isGCN | Feature_isVI | 0, // DS_MSKOR_B64_vi = 1525
    Feature_isGCN | 0, // DS_MSKOR_RTN_B32 = 1526
    Feature_isGCN | Feature_isSICI | 0, // DS_MSKOR_RTN_B32_si = 1527
    Feature_isGCN | Feature_isVI | 0, // DS_MSKOR_RTN_B32_vi = 1528
    Feature_isGCN | 0, // DS_MSKOR_RTN_B64 = 1529
    Feature_isGCN | Feature_isSICI | 0, // DS_MSKOR_RTN_B64_si = 1530
    Feature_isGCN | Feature_isVI | 0, // DS_MSKOR_RTN_B64_vi = 1531
    Feature_isSICI | 0, // DS_ORDERED_COUNT = 1532
    Feature_isSICI | Feature_isSICI | 0, // DS_ORDERED_COUNT_si = 1533
    Feature_isGCN | 0, // DS_OR_B32 = 1534
    Feature_isGCN | Feature_isSICI | 0, // DS_OR_B32_si = 1535
    Feature_isGCN | Feature_isVI | 0, // DS_OR_B32_vi = 1536
    Feature_isGCN | 0, // DS_OR_B64 = 1537
    Feature_isGCN | Feature_isSICI | 0, // DS_OR_B64_si = 1538
    Feature_isGCN | Feature_isVI | 0, // DS_OR_B64_vi = 1539
    Feature_isGCN | 0, // DS_OR_RTN_B32 = 1540
    Feature_isGCN | Feature_isSICI | 0, // DS_OR_RTN_B32_si = 1541
    Feature_isGCN | Feature_isVI | 0, // DS_OR_RTN_B32_vi = 1542
    Feature_isGCN | 0, // DS_OR_RTN_B64 = 1543
    Feature_isGCN | Feature_isSICI | 0, // DS_OR_RTN_B64_si = 1544
    Feature_isGCN | Feature_isVI | 0, // DS_OR_RTN_B64_vi = 1545
    Feature_isGCN | 0, // DS_OR_SRC2_B32 = 1546
    Feature_isGCN | Feature_isSICI | 0, // DS_OR_SRC2_B32_si = 1547
    Feature_isGCN | Feature_isVI | 0, // DS_OR_SRC2_B32_vi = 1548
    Feature_isGCN | 0, // DS_OR_SRC2_B64 = 1549
    Feature_isGCN | Feature_isSICI | 0, // DS_OR_SRC2_B64_si = 1550
    Feature_isGCN | Feature_isVI | 0, // DS_OR_SRC2_B64_vi = 1551
    Feature_isVI | 0, // DS_PERMUTE_B32 = 1552
    Feature_isVI | Feature_isVI | 0, // DS_PERMUTE_B32_vi = 1553
    Feature_isGCN | 0, // DS_READ2ST64_B32 = 1554
    Feature_isGCN | Feature_isSICI | 0, // DS_READ2ST64_B32_si = 1555
    Feature_isGCN | Feature_isVI | 0, // DS_READ2ST64_B32_vi = 1556
    Feature_isGCN | 0, // DS_READ2ST64_B64 = 1557
    Feature_isGCN | Feature_isSICI | 0, // DS_READ2ST64_B64_si = 1558
    Feature_isGCN | Feature_isVI | 0, // DS_READ2ST64_B64_vi = 1559
    Feature_isGCN | 0, // DS_READ2_B32 = 1560
    Feature_isGCN | Feature_isSICI | 0, // DS_READ2_B32_si = 1561
    Feature_isGCN | Feature_isVI | 0, // DS_READ2_B32_vi = 1562
    Feature_isGCN | 0, // DS_READ2_B64 = 1563
    Feature_isGCN | Feature_isSICI | 0, // DS_READ2_B64_si = 1564
    Feature_isGCN | Feature_isVI | 0, // DS_READ2_B64_vi = 1565
    Feature_isGCN | 0, // DS_READ_B32 = 1566
    Feature_isGCN | Feature_isSICI | 0, // DS_READ_B32_si = 1567
    Feature_isGCN | Feature_isVI | 0, // DS_READ_B32_vi = 1568
    Feature_isGCN | 0, // DS_READ_B64 = 1569
    Feature_isGCN | Feature_isSICI | 0, // DS_READ_B64_si = 1570
    Feature_isGCN | Feature_isVI | 0, // DS_READ_B64_vi = 1571
    Feature_isGCN | 0, // DS_READ_I16 = 1572
    Feature_isGCN | Feature_isSICI | 0, // DS_READ_I16_si = 1573
    Feature_isGCN | Feature_isVI | 0, // DS_READ_I16_vi = 1574
    Feature_isGCN | 0, // DS_READ_I8 = 1575
    Feature_isGCN | Feature_isSICI | 0, // DS_READ_I8_si = 1576
    Feature_isGCN | Feature_isVI | 0, // DS_READ_I8_vi = 1577
    Feature_isGCN | 0, // DS_READ_U16 = 1578
    Feature_isGCN | Feature_isSICI | 0, // DS_READ_U16_si = 1579
    Feature_isGCN | Feature_isVI | 0, // DS_READ_U16_vi = 1580
    Feature_isGCN | 0, // DS_READ_U8 = 1581
    Feature_isGCN | Feature_isSICI | 0, // DS_READ_U8_si = 1582
    Feature_isGCN | Feature_isVI | 0, // DS_READ_U8_vi = 1583
    Feature_isGCN | 0, // DS_RSUB_RTN_U32 = 1584
    Feature_isGCN | Feature_isSICI | 0, // DS_RSUB_RTN_U32_si = 1585
    Feature_isGCN | Feature_isVI | 0, // DS_RSUB_RTN_U32_vi = 1586
    Feature_isGCN | 0, // DS_RSUB_RTN_U64 = 1587
    Feature_isGCN | Feature_isSICI | 0, // DS_RSUB_RTN_U64_si = 1588
    Feature_isGCN | Feature_isVI | 0, // DS_RSUB_RTN_U64_vi = 1589
    Feature_isGCN | 0, // DS_RSUB_SRC2_U32 = 1590
    Feature_isGCN | Feature_isSICI | 0, // DS_RSUB_SRC2_U32_si = 1591
    Feature_isGCN | Feature_isVI | 0, // DS_RSUB_SRC2_U32_vi = 1592
    Feature_isGCN | 0, // DS_RSUB_SRC2_U64 = 1593
    Feature_isGCN | Feature_isSICI | 0, // DS_RSUB_SRC2_U64_si = 1594
    Feature_isGCN | Feature_isVI | 0, // DS_RSUB_SRC2_U64_vi = 1595
    Feature_isGCN | 0, // DS_RSUB_U32 = 1596
    Feature_isGCN | Feature_isSICI | 0, // DS_RSUB_U32_si = 1597
    Feature_isGCN | Feature_isVI | 0, // DS_RSUB_U32_vi = 1598
    Feature_isGCN | 0, // DS_RSUB_U64 = 1599
    Feature_isGCN | Feature_isSICI | 0, // DS_RSUB_U64_si = 1600
    Feature_isGCN | Feature_isVI | 0, // DS_RSUB_U64_vi = 1601
    Feature_isGCN | 0, // DS_SUB_RTN_U32 = 1602
    Feature_isGCN | Feature_isSICI | 0, // DS_SUB_RTN_U32_si = 1603
    Feature_isGCN | Feature_isVI | 0, // DS_SUB_RTN_U32_vi = 1604
    Feature_isGCN | 0, // DS_SUB_RTN_U64 = 1605
    Feature_isGCN | Feature_isSICI | 0, // DS_SUB_RTN_U64_si = 1606
    Feature_isGCN | Feature_isVI | 0, // DS_SUB_RTN_U64_vi = 1607
    Feature_isGCN | 0, // DS_SUB_SRC2_U32 = 1608
    Feature_isGCN | Feature_isSICI | 0, // DS_SUB_SRC2_U32_si = 1609
    Feature_isGCN | Feature_isVI | 0, // DS_SUB_SRC2_U32_vi = 1610
    Feature_isGCN | 0, // DS_SUB_SRC2_U64 = 1611
    Feature_isGCN | Feature_isSICI | 0, // DS_SUB_SRC2_U64_si = 1612
    Feature_isGCN | Feature_isVI | 0, // DS_SUB_SRC2_U64_vi = 1613
    Feature_isGCN | 0, // DS_SUB_U32 = 1614
    Feature_isGCN | Feature_isSICI | 0, // DS_SUB_U32_si = 1615
    Feature_isGCN | Feature_isVI | 0, // DS_SUB_U32_vi = 1616
    Feature_isGCN | 0, // DS_SUB_U64 = 1617
    Feature_isGCN | Feature_isSICI | 0, // DS_SUB_U64_si = 1618
    Feature_isGCN | Feature_isVI | 0, // DS_SUB_U64_vi = 1619
    Feature_isGCN | 0, // DS_SWIZZLE_B32 = 1620
    Feature_isGCN | Feature_isSICI | 0, // DS_SWIZZLE_B32_si = 1621
    Feature_isGCN | Feature_isVI | 0, // DS_SWIZZLE_B32_vi = 1622
    Feature_isCIVI | 0, // DS_WRAP_RTN_F32 = 1623
    Feature_isCIVI | Feature_isSICI | 0, // DS_WRAP_RTN_F32_si = 1624
    Feature_isCIVI | Feature_isVI | 0, // DS_WRAP_RTN_F32_vi = 1625
    Feature_isGCN | 0, // DS_WRITE2ST64_B32 = 1626
    Feature_isGCN | Feature_isSICI | 0, // DS_WRITE2ST64_B32_si = 1627
    Feature_isGCN | Feature_isVI | 0, // DS_WRITE2ST64_B32_vi = 1628
    Feature_isGCN | 0, // DS_WRITE2ST64_B64 = 1629
    Feature_isGCN | Feature_isSICI | 0, // DS_WRITE2ST64_B64_si = 1630
    Feature_isGCN | Feature_isVI | 0, // DS_WRITE2ST64_B64_vi = 1631
    Feature_isGCN | 0, // DS_WRITE2_B32 = 1632
    Feature_isGCN | Feature_isSICI | 0, // DS_WRITE2_B32_si = 1633
    Feature_isGCN | Feature_isVI | 0, // DS_WRITE2_B32_vi = 1634
    Feature_isGCN | 0, // DS_WRITE2_B64 = 1635
    Feature_isGCN | Feature_isSICI | 0, // DS_WRITE2_B64_si = 1636
    Feature_isGCN | Feature_isVI | 0, // DS_WRITE2_B64_vi = 1637
    Feature_isGCN | 0, // DS_WRITE_B16 = 1638
    Feature_isGCN | Feature_isSICI | 0, // DS_WRITE_B16_si = 1639
    Feature_isGCN | Feature_isVI | 0, // DS_WRITE_B16_vi = 1640
    Feature_isGCN | 0, // DS_WRITE_B32 = 1641
    Feature_isGCN | Feature_isSICI | 0, // DS_WRITE_B32_si = 1642
    Feature_isGCN | Feature_isVI | 0, // DS_WRITE_B32_vi = 1643
    Feature_isGCN | 0, // DS_WRITE_B64 = 1644
    Feature_isGCN | Feature_isSICI | 0, // DS_WRITE_B64_si = 1645
    Feature_isGCN | Feature_isVI | 0, // DS_WRITE_B64_vi = 1646
    Feature_isGCN | 0, // DS_WRITE_B8 = 1647
    Feature_isGCN | Feature_isSICI | 0, // DS_WRITE_B8_si = 1648
    Feature_isGCN | Feature_isVI | 0, // DS_WRITE_B8_vi = 1649
    Feature_isGCN | 0, // DS_WRITE_SRC2_B32 = 1650
    Feature_isGCN | Feature_isSICI | 0, // DS_WRITE_SRC2_B32_si = 1651
    Feature_isGCN | Feature_isVI | 0, // DS_WRITE_SRC2_B32_vi = 1652
    Feature_isGCN | 0, // DS_WRITE_SRC2_B64 = 1653
    Feature_isGCN | Feature_isSICI | 0, // DS_WRITE_SRC2_B64_si = 1654
    Feature_isGCN | Feature_isVI | 0, // DS_WRITE_SRC2_B64_vi = 1655
    Feature_isGCN | 0, // DS_WRXCHG2ST64_RTN_B32 = 1656
    Feature_isGCN | Feature_isSICI | 0, // DS_WRXCHG2ST64_RTN_B32_si = 1657
    Feature_isGCN | Feature_isVI | 0, // DS_WRXCHG2ST64_RTN_B32_vi = 1658
    Feature_isGCN | 0, // DS_WRXCHG2ST64_RTN_B64 = 1659
    Feature_isGCN | Feature_isSICI | 0, // DS_WRXCHG2ST64_RTN_B64_si = 1660
    Feature_isGCN | Feature_isVI | 0, // DS_WRXCHG2ST64_RTN_B64_vi = 1661
    Feature_isGCN | 0, // DS_WRXCHG2_RTN_B32 = 1662
    Feature_isGCN | Feature_isSICI | 0, // DS_WRXCHG2_RTN_B32_si = 1663
    Feature_isGCN | Feature_isVI | 0, // DS_WRXCHG2_RTN_B32_vi = 1664
    Feature_isGCN | 0, // DS_WRXCHG2_RTN_B64 = 1665
    Feature_isGCN | Feature_isSICI | 0, // DS_WRXCHG2_RTN_B64_si = 1666
    Feature_isGCN | Feature_isVI | 0, // DS_WRXCHG2_RTN_B64_vi = 1667
    Feature_isGCN | 0, // DS_WRXCHG_RTN_B32 = 1668
    Feature_isGCN | Feature_isSICI | 0, // DS_WRXCHG_RTN_B32_si = 1669
    Feature_isGCN | Feature_isVI | 0, // DS_WRXCHG_RTN_B32_vi = 1670
    Feature_isGCN | 0, // DS_WRXCHG_RTN_B64 = 1671
    Feature_isGCN | Feature_isSICI | 0, // DS_WRXCHG_RTN_B64_si = 1672
    Feature_isGCN | Feature_isVI | 0, // DS_WRXCHG_RTN_B64_vi = 1673
    Feature_isGCN | 0, // DS_XOR_B32 = 1674
    Feature_isGCN | Feature_isSICI | 0, // DS_XOR_B32_si = 1675
    Feature_isGCN | Feature_isVI | 0, // DS_XOR_B32_vi = 1676
    Feature_isGCN | 0, // DS_XOR_B64 = 1677
    Feature_isGCN | Feature_isSICI | 0, // DS_XOR_B64_si = 1678
    Feature_isGCN | Feature_isVI | 0, // DS_XOR_B64_vi = 1679
    Feature_isGCN | 0, // DS_XOR_RTN_B32 = 1680
    Feature_isGCN | Feature_isSICI | 0, // DS_XOR_RTN_B32_si = 1681
    Feature_isGCN | Feature_isVI | 0, // DS_XOR_RTN_B32_vi = 1682
    Feature_isGCN | 0, // DS_XOR_RTN_B64 = 1683
    Feature_isGCN | Feature_isSICI | 0, // DS_XOR_RTN_B64_si = 1684
    Feature_isGCN | Feature_isVI | 0, // DS_XOR_RTN_B64_vi = 1685
    Feature_isGCN | 0, // DS_XOR_SRC2_B32 = 1686
    Feature_isGCN | Feature_isSICI | 0, // DS_XOR_SRC2_B32_si = 1687
    Feature_isGCN | Feature_isVI | 0, // DS_XOR_SRC2_B32_vi = 1688
    Feature_isGCN | 0, // DS_XOR_SRC2_B64 = 1689
    Feature_isGCN | Feature_isSICI | 0, // DS_XOR_SRC2_B64_si = 1690
    Feature_isGCN | Feature_isVI | 0, // DS_XOR_SRC2_B64_vi = 1691
    0, // EG_ExportBuf = 1692
    0, // EG_ExportSwz = 1693
    0, // ELSE = 1694
    0, // END = 1695
    0, // ENDFUNC = 1696
    0, // ENDIF = 1697
    0, // ENDLOOP = 1698
    0, // ENDMAIN = 1699
    0, // ENDSWITCH = 1700
    0, // END_LOOP_EG = 1701
    0, // END_LOOP_R600 = 1702
    Feature_isGCN | 0, // EXP = 1703
    Feature_isGCN | 0, // EXP_DONE = 1704
    Feature_isGCN | 0, // EXP_DONE_si = 1705
    Feature_isGCN | 0, // EXP_DONE_vi = 1706
    0, // EXP_IEEE_cm = 1707
    0, // EXP_IEEE_eg = 1708
    0, // EXP_IEEE_r600 = 1709
    Feature_isGCN | 0, // EXP_si = 1710
    Feature_isGCN | 0, // EXP_vi = 1711
    0, // FABS_R600 = 1712
    0, // FETCH_CLAUSE = 1713
    0, // FFBH_UINT = 1714
    0, // FFBL_INT = 1715
    Feature_isCIVI | 0, // FLAT_ATOMIC_ADD = 1716
    Feature_isCIVI | 0, // FLAT_ATOMIC_ADD_RTN = 1717
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_ADD_RTN_ci = 1718
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_ADD_RTN_vi = 1719
    Feature_isCIVI | 0, // FLAT_ATOMIC_ADD_X2 = 1720
    Feature_isCIVI | 0, // FLAT_ATOMIC_ADD_X2_RTN = 1721
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_ADD_X2_RTN_ci = 1722
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_ADD_X2_RTN_vi = 1723
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_ADD_X2_ci = 1724
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_ADD_X2_vi = 1725
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_ADD_ci = 1726
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_ADD_vi = 1727
    Feature_isCIVI | 0, // FLAT_ATOMIC_AND = 1728
    Feature_isCIVI | 0, // FLAT_ATOMIC_AND_RTN = 1729
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_AND_RTN_ci = 1730
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_AND_RTN_vi = 1731
    Feature_isCIVI | 0, // FLAT_ATOMIC_AND_X2 = 1732
    Feature_isCIVI | 0, // FLAT_ATOMIC_AND_X2_RTN = 1733
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_AND_X2_RTN_ci = 1734
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_AND_X2_RTN_vi = 1735
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_AND_X2_ci = 1736
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_AND_X2_vi = 1737
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_AND_ci = 1738
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_AND_vi = 1739
    Feature_isCIVI | 0, // FLAT_ATOMIC_CMPSWAP = 1740
    Feature_isCIVI | 0, // FLAT_ATOMIC_CMPSWAP_RTN = 1741
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_CMPSWAP_RTN_ci = 1742
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_CMPSWAP_RTN_vi = 1743
    Feature_isCIVI | 0, // FLAT_ATOMIC_CMPSWAP_X2 = 1744
    Feature_isCIVI | 0, // FLAT_ATOMIC_CMPSWAP_X2_RTN = 1745
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_CMPSWAP_X2_RTN_ci = 1746
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_CMPSWAP_X2_RTN_vi = 1747
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_CMPSWAP_X2_ci = 1748
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_CMPSWAP_X2_vi = 1749
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_CMPSWAP_ci = 1750
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_CMPSWAP_vi = 1751
    Feature_isCIVI | 0, // FLAT_ATOMIC_DEC = 1752
    Feature_isCIVI | 0, // FLAT_ATOMIC_DEC_RTN = 1753
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_DEC_RTN_ci = 1754
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_DEC_RTN_vi = 1755
    Feature_isCIVI | 0, // FLAT_ATOMIC_DEC_X2 = 1756
    Feature_isCIVI | 0, // FLAT_ATOMIC_DEC_X2_RTN = 1757
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_DEC_X2_RTN_ci = 1758
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_DEC_X2_RTN_vi = 1759
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_DEC_X2_ci = 1760
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_DEC_X2_vi = 1761
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_DEC_ci = 1762
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_DEC_vi = 1763
    0, // FLAT_ATOMIC_FCMPSWAP = 1764
    0, // FLAT_ATOMIC_FCMPSWAP_RTN = 1765
    Feature_isCIOnly | 0, // FLAT_ATOMIC_FCMPSWAP_RTN_ci = 1766
    0, // FLAT_ATOMIC_FCMPSWAP_X2 = 1767
    0, // FLAT_ATOMIC_FCMPSWAP_X2_RTN = 1768
    Feature_isCIOnly | 0, // FLAT_ATOMIC_FCMPSWAP_X2_RTN_ci = 1769
    Feature_isCIOnly | 0, // FLAT_ATOMIC_FCMPSWAP_X2_ci = 1770
    Feature_isCIOnly | 0, // FLAT_ATOMIC_FCMPSWAP_ci = 1771
    0, // FLAT_ATOMIC_FMAX = 1772
    0, // FLAT_ATOMIC_FMAX_RTN = 1773
    Feature_isCIOnly | 0, // FLAT_ATOMIC_FMAX_RTN_ci = 1774
    0, // FLAT_ATOMIC_FMAX_X2 = 1775
    0, // FLAT_ATOMIC_FMAX_X2_RTN = 1776
    Feature_isCIOnly | 0, // FLAT_ATOMIC_FMAX_X2_RTN_ci = 1777
    Feature_isCIOnly | 0, // FLAT_ATOMIC_FMAX_X2_ci = 1778
    Feature_isCIOnly | 0, // FLAT_ATOMIC_FMAX_ci = 1779
    0, // FLAT_ATOMIC_FMIN = 1780
    0, // FLAT_ATOMIC_FMIN_RTN = 1781
    Feature_isCIOnly | 0, // FLAT_ATOMIC_FMIN_RTN_ci = 1782
    0, // FLAT_ATOMIC_FMIN_X2 = 1783
    0, // FLAT_ATOMIC_FMIN_X2_RTN = 1784
    Feature_isCIOnly | 0, // FLAT_ATOMIC_FMIN_X2_RTN_ci = 1785
    Feature_isCIOnly | 0, // FLAT_ATOMIC_FMIN_X2_ci = 1786
    Feature_isCIOnly | 0, // FLAT_ATOMIC_FMIN_ci = 1787
    Feature_isCIVI | 0, // FLAT_ATOMIC_INC = 1788
    Feature_isCIVI | 0, // FLAT_ATOMIC_INC_RTN = 1789
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_INC_RTN_ci = 1790
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_INC_RTN_vi = 1791
    Feature_isCIVI | 0, // FLAT_ATOMIC_INC_X2 = 1792
    Feature_isCIVI | 0, // FLAT_ATOMIC_INC_X2_RTN = 1793
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_INC_X2_RTN_ci = 1794
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_INC_X2_RTN_vi = 1795
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_INC_X2_ci = 1796
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_INC_X2_vi = 1797
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_INC_ci = 1798
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_INC_vi = 1799
    Feature_isCIVI | 0, // FLAT_ATOMIC_OR = 1800
    Feature_isCIVI | 0, // FLAT_ATOMIC_OR_RTN = 1801
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_OR_RTN_ci = 1802
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_OR_RTN_vi = 1803
    Feature_isCIVI | 0, // FLAT_ATOMIC_OR_X2 = 1804
    Feature_isCIVI | 0, // FLAT_ATOMIC_OR_X2_RTN = 1805
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_OR_X2_RTN_ci = 1806
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_OR_X2_RTN_vi = 1807
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_OR_X2_ci = 1808
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_OR_X2_vi = 1809
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_OR_ci = 1810
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_OR_vi = 1811
    Feature_isCIVI | 0, // FLAT_ATOMIC_SMAX = 1812
    Feature_isCIVI | 0, // FLAT_ATOMIC_SMAX_RTN = 1813
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_SMAX_RTN_ci = 1814
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_SMAX_RTN_vi = 1815
    Feature_isCIVI | 0, // FLAT_ATOMIC_SMAX_X2 = 1816
    Feature_isCIVI | 0, // FLAT_ATOMIC_SMAX_X2_RTN = 1817
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_SMAX_X2_RTN_ci = 1818
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_SMAX_X2_RTN_vi = 1819
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_SMAX_X2_ci = 1820
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_SMAX_X2_vi = 1821
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_SMAX_ci = 1822
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_SMAX_vi = 1823
    Feature_isCIVI | 0, // FLAT_ATOMIC_SMIN = 1824
    Feature_isCIVI | 0, // FLAT_ATOMIC_SMIN_RTN = 1825
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_SMIN_RTN_ci = 1826
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_SMIN_RTN_vi = 1827
    Feature_isCIVI | 0, // FLAT_ATOMIC_SMIN_X2 = 1828
    Feature_isCIVI | 0, // FLAT_ATOMIC_SMIN_X2_RTN = 1829
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_SMIN_X2_RTN_ci = 1830
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_SMIN_X2_RTN_vi = 1831
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_SMIN_X2_ci = 1832
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_SMIN_X2_vi = 1833
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_SMIN_ci = 1834
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_SMIN_vi = 1835
    Feature_isCIVI | 0, // FLAT_ATOMIC_SUB = 1836
    Feature_isCIVI | 0, // FLAT_ATOMIC_SUB_RTN = 1837
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_SUB_RTN_ci = 1838
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_SUB_RTN_vi = 1839
    Feature_isCIVI | 0, // FLAT_ATOMIC_SUB_X2 = 1840
    Feature_isCIVI | 0, // FLAT_ATOMIC_SUB_X2_RTN = 1841
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_SUB_X2_RTN_ci = 1842
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_SUB_X2_RTN_vi = 1843
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_SUB_X2_ci = 1844
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_SUB_X2_vi = 1845
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_SUB_ci = 1846
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_SUB_vi = 1847
    Feature_isCIVI | 0, // FLAT_ATOMIC_SWAP = 1848
    Feature_isCIVI | 0, // FLAT_ATOMIC_SWAP_RTN = 1849
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_SWAP_RTN_ci = 1850
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_SWAP_RTN_vi = 1851
    Feature_isCIVI | 0, // FLAT_ATOMIC_SWAP_X2 = 1852
    Feature_isCIVI | 0, // FLAT_ATOMIC_SWAP_X2_RTN = 1853
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_SWAP_X2_RTN_ci = 1854
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_SWAP_X2_RTN_vi = 1855
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_SWAP_X2_ci = 1856
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_SWAP_X2_vi = 1857
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_SWAP_ci = 1858
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_SWAP_vi = 1859
    Feature_isCIVI | 0, // FLAT_ATOMIC_UMAX = 1860
    Feature_isCIVI | 0, // FLAT_ATOMIC_UMAX_RTN = 1861
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_UMAX_RTN_ci = 1862
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_UMAX_RTN_vi = 1863
    Feature_isCIVI | 0, // FLAT_ATOMIC_UMAX_X2 = 1864
    Feature_isCIVI | 0, // FLAT_ATOMIC_UMAX_X2_RTN = 1865
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_UMAX_X2_RTN_ci = 1866
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_UMAX_X2_RTN_vi = 1867
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_UMAX_X2_ci = 1868
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_UMAX_X2_vi = 1869
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_UMAX_ci = 1870
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_UMAX_vi = 1871
    Feature_isCIVI | 0, // FLAT_ATOMIC_UMIN = 1872
    Feature_isCIVI | 0, // FLAT_ATOMIC_UMIN_RTN = 1873
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_UMIN_RTN_ci = 1874
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_UMIN_RTN_vi = 1875
    Feature_isCIVI | 0, // FLAT_ATOMIC_UMIN_X2 = 1876
    Feature_isCIVI | 0, // FLAT_ATOMIC_UMIN_X2_RTN = 1877
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_UMIN_X2_RTN_ci = 1878
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_UMIN_X2_RTN_vi = 1879
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_UMIN_X2_ci = 1880
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_UMIN_X2_vi = 1881
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_UMIN_ci = 1882
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_UMIN_vi = 1883
    Feature_isCIVI | 0, // FLAT_ATOMIC_XOR = 1884
    Feature_isCIVI | 0, // FLAT_ATOMIC_XOR_RTN = 1885
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_XOR_RTN_ci = 1886
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_XOR_RTN_vi = 1887
    Feature_isCIVI | 0, // FLAT_ATOMIC_XOR_X2 = 1888
    Feature_isCIVI | 0, // FLAT_ATOMIC_XOR_X2_RTN = 1889
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_XOR_X2_RTN_ci = 1890
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_XOR_X2_RTN_vi = 1891
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_XOR_X2_ci = 1892
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_XOR_X2_vi = 1893
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_ATOMIC_XOR_ci = 1894
    Feature_isCIVI | Feature_isVI | 0, // FLAT_ATOMIC_XOR_vi = 1895
    Feature_isCIVI | 0, // FLAT_LOAD_DWORD = 1896
    Feature_isCIVI | 0, // FLAT_LOAD_DWORDX2 = 1897
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_LOAD_DWORDX2_ci = 1898
    Feature_isCIVI | Feature_isVI | 0, // FLAT_LOAD_DWORDX2_vi = 1899
    Feature_isCIVI | 0, // FLAT_LOAD_DWORDX3 = 1900
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_LOAD_DWORDX3_ci = 1901
    Feature_isCIVI | Feature_isVI | 0, // FLAT_LOAD_DWORDX3_vi = 1902
    Feature_isCIVI | 0, // FLAT_LOAD_DWORDX4 = 1903
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_LOAD_DWORDX4_ci = 1904
    Feature_isCIVI | Feature_isVI | 0, // FLAT_LOAD_DWORDX4_vi = 1905
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_LOAD_DWORD_ci = 1906
    Feature_isCIVI | Feature_isVI | 0, // FLAT_LOAD_DWORD_vi = 1907
    Feature_isCIVI | 0, // FLAT_LOAD_SBYTE = 1908
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_LOAD_SBYTE_ci = 1909
    Feature_isCIVI | Feature_isVI | 0, // FLAT_LOAD_SBYTE_vi = 1910
    Feature_isCIVI | 0, // FLAT_LOAD_SSHORT = 1911
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_LOAD_SSHORT_ci = 1912
    Feature_isCIVI | Feature_isVI | 0, // FLAT_LOAD_SSHORT_vi = 1913
    Feature_isCIVI | 0, // FLAT_LOAD_UBYTE = 1914
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_LOAD_UBYTE_ci = 1915
    Feature_isCIVI | Feature_isVI | 0, // FLAT_LOAD_UBYTE_vi = 1916
    Feature_isCIVI | 0, // FLAT_LOAD_USHORT = 1917
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_LOAD_USHORT_ci = 1918
    Feature_isCIVI | Feature_isVI | 0, // FLAT_LOAD_USHORT_vi = 1919
    Feature_isCIVI | 0, // FLAT_STORE_BYTE = 1920
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_STORE_BYTE_ci = 1921
    Feature_isCIVI | Feature_isVI | 0, // FLAT_STORE_BYTE_vi = 1922
    Feature_isCIVI | 0, // FLAT_STORE_DWORD = 1923
    Feature_isCIVI | 0, // FLAT_STORE_DWORDX2 = 1924
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_STORE_DWORDX2_ci = 1925
    Feature_isCIVI | Feature_isVI | 0, // FLAT_STORE_DWORDX2_vi = 1926
    Feature_isCIVI | 0, // FLAT_STORE_DWORDX3 = 1927
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_STORE_DWORDX3_ci = 1928
    Feature_isCIVI | Feature_isVI | 0, // FLAT_STORE_DWORDX3_vi = 1929
    Feature_isCIVI | 0, // FLAT_STORE_DWORDX4 = 1930
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_STORE_DWORDX4_ci = 1931
    Feature_isCIVI | Feature_isVI | 0, // FLAT_STORE_DWORDX4_vi = 1932
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_STORE_DWORD_ci = 1933
    Feature_isCIVI | Feature_isVI | 0, // FLAT_STORE_DWORD_vi = 1934
    Feature_isCIVI | 0, // FLAT_STORE_SHORT = 1935
    Feature_isCIVI | Feature_isCIOnly | 0, // FLAT_STORE_SHORT_ci = 1936
    Feature_isCIVI | Feature_isVI | 0, // FLAT_STORE_SHORT_vi = 1937
    0, // FLOOR = 1938
    0, // FLT_TO_INT_eg = 1939
    0, // FLT_TO_INT_r600 = 1940
    0, // FLT_TO_UINT_eg = 1941
    0, // FLT_TO_UINT_r600 = 1942
    0, // FMA_eg = 1943
    0, // FNEG_R600 = 1944
    0, // FRACT = 1945
    0, // FUNC = 1946
    Feature_isGCN | 0, // GET_GROUPSTATICSIZE = 1947
    0, // GROUP_BARRIER = 1948
    0, // IFC_f32 = 1949
    0, // IFC_i32 = 1950
    0, // IF_LOGICALNZ_f32 = 1951
    0, // IF_LOGICALNZ_i32 = 1952
    0, // IF_LOGICALZ_f32 = 1953
    0, // IF_LOGICALZ_i32 = 1954
    0, // IF_PREDICATE_SET = 1955
    Feature_isGCN | 0, // IMAGE_ATOMIC_ADD_V1 = 1956
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_ADD_V1_si = 1957
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_ADD_V1_vi = 1958
    Feature_isGCN | 0, // IMAGE_ATOMIC_ADD_V2 = 1959
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_ADD_V2_si = 1960
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_ADD_V2_vi = 1961
    Feature_isGCN | 0, // IMAGE_ATOMIC_ADD_V4 = 1962
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_ADD_V4_si = 1963
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_ADD_V4_vi = 1964
    Feature_isGCN | 0, // IMAGE_ATOMIC_AND_V1 = 1965
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_AND_V1_si = 1966
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_AND_V1_vi = 1967
    Feature_isGCN | 0, // IMAGE_ATOMIC_AND_V2 = 1968
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_AND_V2_si = 1969
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_AND_V2_vi = 1970
    Feature_isGCN | 0, // IMAGE_ATOMIC_AND_V4 = 1971
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_AND_V4_si = 1972
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_AND_V4_vi = 1973
    Feature_isGCN | 0, // IMAGE_ATOMIC_CMPSWAP_V1 = 1974
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_CMPSWAP_V1_si = 1975
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_CMPSWAP_V1_vi = 1976
    Feature_isGCN | 0, // IMAGE_ATOMIC_CMPSWAP_V2 = 1977
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_CMPSWAP_V2_si = 1978
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_CMPSWAP_V2_vi = 1979
    Feature_isGCN | 0, // IMAGE_ATOMIC_CMPSWAP_V4 = 1980
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_CMPSWAP_V4_si = 1981
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_CMPSWAP_V4_vi = 1982
    Feature_isGCN | 0, // IMAGE_ATOMIC_DEC_V1 = 1983
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_DEC_V1_si = 1984
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_DEC_V1_vi = 1985
    Feature_isGCN | 0, // IMAGE_ATOMIC_DEC_V2 = 1986
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_DEC_V2_si = 1987
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_DEC_V2_vi = 1988
    Feature_isGCN | 0, // IMAGE_ATOMIC_DEC_V4 = 1989
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_DEC_V4_si = 1990
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_DEC_V4_vi = 1991
    Feature_isGCN | 0, // IMAGE_ATOMIC_INC_V1 = 1992
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_INC_V1_si = 1993
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_INC_V1_vi = 1994
    Feature_isGCN | 0, // IMAGE_ATOMIC_INC_V2 = 1995
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_INC_V2_si = 1996
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_INC_V2_vi = 1997
    Feature_isGCN | 0, // IMAGE_ATOMIC_INC_V4 = 1998
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_INC_V4_si = 1999
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_INC_V4_vi = 2000
    Feature_isGCN | 0, // IMAGE_ATOMIC_OR_V1 = 2001
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_OR_V1_si = 2002
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_OR_V1_vi = 2003
    Feature_isGCN | 0, // IMAGE_ATOMIC_OR_V2 = 2004
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_OR_V2_si = 2005
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_OR_V2_vi = 2006
    Feature_isGCN | 0, // IMAGE_ATOMIC_OR_V4 = 2007
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_OR_V4_si = 2008
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_OR_V4_vi = 2009
    Feature_isGCN | 0, // IMAGE_ATOMIC_SMAX_V1 = 2010
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_SMAX_V1_si = 2011
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_SMAX_V1_vi = 2012
    Feature_isGCN | 0, // IMAGE_ATOMIC_SMAX_V2 = 2013
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_SMAX_V2_si = 2014
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_SMAX_V2_vi = 2015
    Feature_isGCN | 0, // IMAGE_ATOMIC_SMAX_V4 = 2016
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_SMAX_V4_si = 2017
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_SMAX_V4_vi = 2018
    Feature_isGCN | 0, // IMAGE_ATOMIC_SMIN_V1 = 2019
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_SMIN_V1_si = 2020
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_SMIN_V1_vi = 2021
    Feature_isGCN | 0, // IMAGE_ATOMIC_SMIN_V2 = 2022
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_SMIN_V2_si = 2023
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_SMIN_V2_vi = 2024
    Feature_isGCN | 0, // IMAGE_ATOMIC_SMIN_V4 = 2025
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_SMIN_V4_si = 2026
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_SMIN_V4_vi = 2027
    Feature_isGCN | 0, // IMAGE_ATOMIC_SUB_V1 = 2028
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_SUB_V1_si = 2029
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_SUB_V1_vi = 2030
    Feature_isGCN | 0, // IMAGE_ATOMIC_SUB_V2 = 2031
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_SUB_V2_si = 2032
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_SUB_V2_vi = 2033
    Feature_isGCN | 0, // IMAGE_ATOMIC_SUB_V4 = 2034
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_SUB_V4_si = 2035
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_SUB_V4_vi = 2036
    Feature_isGCN | 0, // IMAGE_ATOMIC_SWAP_V1 = 2037
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_SWAP_V1_si = 2038
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_SWAP_V1_vi = 2039
    Feature_isGCN | 0, // IMAGE_ATOMIC_SWAP_V2 = 2040
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_SWAP_V2_si = 2041
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_SWAP_V2_vi = 2042
    Feature_isGCN | 0, // IMAGE_ATOMIC_SWAP_V4 = 2043
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_SWAP_V4_si = 2044
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_SWAP_V4_vi = 2045
    Feature_isGCN | 0, // IMAGE_ATOMIC_UMAX_V1 = 2046
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_UMAX_V1_si = 2047
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_UMAX_V1_vi = 2048
    Feature_isGCN | 0, // IMAGE_ATOMIC_UMAX_V2 = 2049
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_UMAX_V2_si = 2050
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_UMAX_V2_vi = 2051
    Feature_isGCN | 0, // IMAGE_ATOMIC_UMAX_V4 = 2052
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_UMAX_V4_si = 2053
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_UMAX_V4_vi = 2054
    Feature_isGCN | 0, // IMAGE_ATOMIC_UMIN_V1 = 2055
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_UMIN_V1_si = 2056
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_UMIN_V1_vi = 2057
    Feature_isGCN | 0, // IMAGE_ATOMIC_UMIN_V2 = 2058
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_UMIN_V2_si = 2059
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_UMIN_V2_vi = 2060
    Feature_isGCN | 0, // IMAGE_ATOMIC_UMIN_V4 = 2061
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_UMIN_V4_si = 2062
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_UMIN_V4_vi = 2063
    Feature_isGCN | 0, // IMAGE_ATOMIC_XOR_V1 = 2064
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_XOR_V1_si = 2065
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_XOR_V1_vi = 2066
    Feature_isGCN | 0, // IMAGE_ATOMIC_XOR_V2 = 2067
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_XOR_V2_si = 2068
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_XOR_V2_vi = 2069
    Feature_isGCN | 0, // IMAGE_ATOMIC_XOR_V4 = 2070
    Feature_isGCN | Feature_isSICI | 0, // IMAGE_ATOMIC_XOR_V4_si = 2071
    Feature_isGCN | Feature_isVI | 0, // IMAGE_ATOMIC_XOR_V4_vi = 2072
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_O_V1_V1 = 2073
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_O_V1_V16 = 2074
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_O_V1_V2 = 2075
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_O_V1_V4 = 2076
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_O_V1_V8 = 2077
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_O_V2_V1 = 2078
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_O_V2_V16 = 2079
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_O_V2_V2 = 2080
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_O_V2_V4 = 2081
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_O_V2_V8 = 2082
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_O_V3_V1 = 2083
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_O_V3_V16 = 2084
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_O_V3_V2 = 2085
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_O_V3_V4 = 2086
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_O_V3_V8 = 2087
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_O_V4_V1 = 2088
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_O_V4_V16 = 2089
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_O_V4_V2 = 2090
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_O_V4_V4 = 2091
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_O_V4_V8 = 2092
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_V1_V1 = 2093
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_V1_V16 = 2094
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_V1_V2 = 2095
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_V1_V4 = 2096
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_V1_V8 = 2097
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_V2_V1 = 2098
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_V2_V16 = 2099
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_V2_V2 = 2100
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_V2_V4 = 2101
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_V2_V8 = 2102
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_V3_V1 = 2103
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_V3_V16 = 2104
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_V3_V2 = 2105
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_V3_V4 = 2106
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_V3_V8 = 2107
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_V4_V1 = 2108
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_V4_V16 = 2109
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_V4_V2 = 2110
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_V4_V4 = 2111
    Feature_isGCN | 0, // IMAGE_GATHER4_B_CL_V4_V8 = 2112
    Feature_isGCN | 0, // IMAGE_GATHER4_B_O_V1_V1 = 2113
    Feature_isGCN | 0, // IMAGE_GATHER4_B_O_V1_V16 = 2114
    Feature_isGCN | 0, // IMAGE_GATHER4_B_O_V1_V2 = 2115
    Feature_isGCN | 0, // IMAGE_GATHER4_B_O_V1_V4 = 2116
    Feature_isGCN | 0, // IMAGE_GATHER4_B_O_V1_V8 = 2117
    Feature_isGCN | 0, // IMAGE_GATHER4_B_O_V2_V1 = 2118
    Feature_isGCN | 0, // IMAGE_GATHER4_B_O_V2_V16 = 2119
    Feature_isGCN | 0, // IMAGE_GATHER4_B_O_V2_V2 = 2120
    Feature_isGCN | 0, // IMAGE_GATHER4_B_O_V2_V4 = 2121
    Feature_isGCN | 0, // IMAGE_GATHER4_B_O_V2_V8 = 2122
    Feature_isGCN | 0, // IMAGE_GATHER4_B_O_V3_V1 = 2123
    Feature_isGCN | 0, // IMAGE_GATHER4_B_O_V3_V16 = 2124
    Feature_isGCN | 0, // IMAGE_GATHER4_B_O_V3_V2 = 2125
    Feature_isGCN | 0, // IMAGE_GATHER4_B_O_V3_V4 = 2126
    Feature_isGCN | 0, // IMAGE_GATHER4_B_O_V3_V8 = 2127
    Feature_isGCN | 0, // IMAGE_GATHER4_B_O_V4_V1 = 2128
    Feature_isGCN | 0, // IMAGE_GATHER4_B_O_V4_V16 = 2129
    Feature_isGCN | 0, // IMAGE_GATHER4_B_O_V4_V2 = 2130
    Feature_isGCN | 0, // IMAGE_GATHER4_B_O_V4_V4 = 2131
    Feature_isGCN | 0, // IMAGE_GATHER4_B_O_V4_V8 = 2132
    Feature_isGCN | 0, // IMAGE_GATHER4_B_V1_V1 = 2133
    Feature_isGCN | 0, // IMAGE_GATHER4_B_V1_V16 = 2134
    Feature_isGCN | 0, // IMAGE_GATHER4_B_V1_V2 = 2135
    Feature_isGCN | 0, // IMAGE_GATHER4_B_V1_V4 = 2136
    Feature_isGCN | 0, // IMAGE_GATHER4_B_V1_V8 = 2137
    Feature_isGCN | 0, // IMAGE_GATHER4_B_V2_V1 = 2138
    Feature_isGCN | 0, // IMAGE_GATHER4_B_V2_V16 = 2139
    Feature_isGCN | 0, // IMAGE_GATHER4_B_V2_V2 = 2140
    Feature_isGCN | 0, // IMAGE_GATHER4_B_V2_V4 = 2141
    Feature_isGCN | 0, // IMAGE_GATHER4_B_V2_V8 = 2142
    Feature_isGCN | 0, // IMAGE_GATHER4_B_V3_V1 = 2143
    Feature_isGCN | 0, // IMAGE_GATHER4_B_V3_V16 = 2144
    Feature_isGCN | 0, // IMAGE_GATHER4_B_V3_V2 = 2145
    Feature_isGCN | 0, // IMAGE_GATHER4_B_V3_V4 = 2146
    Feature_isGCN | 0, // IMAGE_GATHER4_B_V3_V8 = 2147
    Feature_isGCN | 0, // IMAGE_GATHER4_B_V4_V1 = 2148
    Feature_isGCN | 0, // IMAGE_GATHER4_B_V4_V16 = 2149
    Feature_isGCN | 0, // IMAGE_GATHER4_B_V4_V2 = 2150
    Feature_isGCN | 0, // IMAGE_GATHER4_B_V4_V4 = 2151
    Feature_isGCN | 0, // IMAGE_GATHER4_B_V4_V8 = 2152
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_O_V1_V1 = 2153
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_O_V1_V16 = 2154
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_O_V1_V2 = 2155
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_O_V1_V4 = 2156
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_O_V1_V8 = 2157
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_O_V2_V1 = 2158
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_O_V2_V16 = 2159
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_O_V2_V2 = 2160
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_O_V2_V4 = 2161
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_O_V2_V8 = 2162
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_O_V3_V1 = 2163
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_O_V3_V16 = 2164
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_O_V3_V2 = 2165
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_O_V3_V4 = 2166
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_O_V3_V8 = 2167
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_O_V4_V1 = 2168
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_O_V4_V16 = 2169
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_O_V4_V2 = 2170
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_O_V4_V4 = 2171
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_O_V4_V8 = 2172
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_V1_V1 = 2173
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_V1_V16 = 2174
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_V1_V2 = 2175
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_V1_V4 = 2176
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_V1_V8 = 2177
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_V2_V1 = 2178
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_V2_V16 = 2179
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_V2_V2 = 2180
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_V2_V4 = 2181
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_V2_V8 = 2182
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_V3_V1 = 2183
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_V3_V16 = 2184
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_V3_V2 = 2185
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_V3_V4 = 2186
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_V3_V8 = 2187
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_V4_V1 = 2188
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_V4_V16 = 2189
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_V4_V2 = 2190
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_V4_V4 = 2191
    Feature_isGCN | 0, // IMAGE_GATHER4_CL_V4_V8 = 2192
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_O_V1_V1 = 2193
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_O_V1_V16 = 2194
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_O_V1_V2 = 2195
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_O_V1_V4 = 2196
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_O_V1_V8 = 2197
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_O_V2_V1 = 2198
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_O_V2_V16 = 2199
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_O_V2_V2 = 2200
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_O_V2_V4 = 2201
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_O_V2_V8 = 2202
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_O_V3_V1 = 2203
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_O_V3_V16 = 2204
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_O_V3_V2 = 2205
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_O_V3_V4 = 2206
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_O_V3_V8 = 2207
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_O_V4_V1 = 2208
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_O_V4_V16 = 2209
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_O_V4_V2 = 2210
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_O_V4_V4 = 2211
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_O_V4_V8 = 2212
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_V1_V1 = 2213
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_V1_V16 = 2214
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_V1_V2 = 2215
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_V1_V4 = 2216
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_V1_V8 = 2217
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_V2_V1 = 2218
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_V2_V16 = 2219
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_V2_V2 = 2220
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_V2_V4 = 2221
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_V2_V8 = 2222
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_V3_V1 = 2223
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_V3_V16 = 2224
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_V3_V2 = 2225
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_V3_V4 = 2226
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_V3_V8 = 2227
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_V4_V1 = 2228
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_V4_V16 = 2229
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_V4_V2 = 2230
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_V4_V4 = 2231
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_CL_V4_V8 = 2232
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_O_V1_V1 = 2233
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_O_V1_V16 = 2234
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_O_V1_V2 = 2235
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_O_V1_V4 = 2236
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_O_V1_V8 = 2237
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_O_V2_V1 = 2238
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_O_V2_V16 = 2239
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_O_V2_V2 = 2240
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_O_V2_V4 = 2241
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_O_V2_V8 = 2242
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_O_V3_V1 = 2243
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_O_V3_V16 = 2244
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_O_V3_V2 = 2245
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_O_V3_V4 = 2246
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_O_V3_V8 = 2247
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_O_V4_V1 = 2248
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_O_V4_V16 = 2249
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_O_V4_V2 = 2250
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_O_V4_V4 = 2251
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_O_V4_V8 = 2252
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_V1_V1 = 2253
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_V1_V16 = 2254
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_V1_V2 = 2255
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_V1_V4 = 2256
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_V1_V8 = 2257
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_V2_V1 = 2258
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_V2_V16 = 2259
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_V2_V2 = 2260
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_V2_V4 = 2261
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_V2_V8 = 2262
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_V3_V1 = 2263
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_V3_V16 = 2264
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_V3_V2 = 2265
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_V3_V4 = 2266
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_V3_V8 = 2267
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_V4_V1 = 2268
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_V4_V16 = 2269
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_V4_V2 = 2270
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_V4_V4 = 2271
    Feature_isGCN | 0, // IMAGE_GATHER4_C_B_V4_V8 = 2272
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_O_V1_V1 = 2273
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_O_V1_V16 = 2274
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_O_V1_V2 = 2275
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_O_V1_V4 = 2276
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_O_V1_V8 = 2277
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_O_V2_V1 = 2278
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_O_V2_V16 = 2279
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_O_V2_V2 = 2280
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_O_V2_V4 = 2281
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_O_V2_V8 = 2282
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_O_V3_V1 = 2283
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_O_V3_V16 = 2284
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_O_V3_V2 = 2285
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_O_V3_V4 = 2286
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_O_V3_V8 = 2287
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_O_V4_V1 = 2288
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_O_V4_V16 = 2289
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_O_V4_V2 = 2290
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_O_V4_V4 = 2291
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_O_V4_V8 = 2292
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_V1_V1 = 2293
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_V1_V16 = 2294
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_V1_V2 = 2295
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_V1_V4 = 2296
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_V1_V8 = 2297
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_V2_V1 = 2298
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_V2_V16 = 2299
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_V2_V2 = 2300
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_V2_V4 = 2301
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_V2_V8 = 2302
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_V3_V1 = 2303
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_V3_V16 = 2304
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_V3_V2 = 2305
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_V3_V4 = 2306
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_V3_V8 = 2307
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_V4_V1 = 2308
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_V4_V16 = 2309
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_V4_V2 = 2310
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_V4_V4 = 2311
    Feature_isGCN | 0, // IMAGE_GATHER4_C_CL_V4_V8 = 2312
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_O_V1_V1 = 2313
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_O_V1_V16 = 2314
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_O_V1_V2 = 2315
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_O_V1_V4 = 2316
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_O_V1_V8 = 2317
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_O_V2_V1 = 2318
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_O_V2_V16 = 2319
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_O_V2_V2 = 2320
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_O_V2_V4 = 2321
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_O_V2_V8 = 2322
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_O_V3_V1 = 2323
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_O_V3_V16 = 2324
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_O_V3_V2 = 2325
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_O_V3_V4 = 2326
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_O_V3_V8 = 2327
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_O_V4_V1 = 2328
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_O_V4_V16 = 2329
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_O_V4_V2 = 2330
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_O_V4_V4 = 2331
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_O_V4_V8 = 2332
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_V1_V1 = 2333
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_V1_V16 = 2334
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_V1_V2 = 2335
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_V1_V4 = 2336
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_V1_V8 = 2337
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_V2_V1 = 2338
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_V2_V16 = 2339
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_V2_V2 = 2340
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_V2_V4 = 2341
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_V2_V8 = 2342
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_V3_V1 = 2343
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_V3_V16 = 2344
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_V3_V2 = 2345
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_V3_V4 = 2346
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_V3_V8 = 2347
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_V4_V1 = 2348
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_V4_V16 = 2349
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_V4_V2 = 2350
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_V4_V4 = 2351
    Feature_isGCN | 0, // IMAGE_GATHER4_C_LZ_V4_V8 = 2352
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_O_V1_V1 = 2353
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_O_V1_V16 = 2354
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_O_V1_V2 = 2355
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_O_V1_V4 = 2356
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_O_V1_V8 = 2357
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_O_V2_V1 = 2358
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_O_V2_V16 = 2359
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_O_V2_V2 = 2360
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_O_V2_V4 = 2361
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_O_V2_V8 = 2362
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_O_V3_V1 = 2363
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_O_V3_V16 = 2364
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_O_V3_V2 = 2365
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_O_V3_V4 = 2366
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_O_V3_V8 = 2367
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_O_V4_V1 = 2368
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_O_V4_V16 = 2369
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_O_V4_V2 = 2370
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_O_V4_V4 = 2371
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_O_V4_V8 = 2372
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_V1_V1 = 2373
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_V1_V16 = 2374
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_V1_V2 = 2375
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_V1_V4 = 2376
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_V1_V8 = 2377
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_V2_V1 = 2378
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_V2_V16 = 2379
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_V2_V2 = 2380
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_V2_V4 = 2381
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_V2_V8 = 2382
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_V3_V1 = 2383
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_V3_V16 = 2384
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_V3_V2 = 2385
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_V3_V4 = 2386
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_V3_V8 = 2387
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_V4_V1 = 2388
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_V4_V16 = 2389
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_V4_V2 = 2390
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_V4_V4 = 2391
    Feature_isGCN | 0, // IMAGE_GATHER4_C_L_V4_V8 = 2392
    Feature_isGCN | 0, // IMAGE_GATHER4_C_O_V1_V1 = 2393
    Feature_isGCN | 0, // IMAGE_GATHER4_C_O_V1_V16 = 2394
    Feature_isGCN | 0, // IMAGE_GATHER4_C_O_V1_V2 = 2395
    Feature_isGCN | 0, // IMAGE_GATHER4_C_O_V1_V4 = 2396
    Feature_isGCN | 0, // IMAGE_GATHER4_C_O_V1_V8 = 2397
    Feature_isGCN | 0, // IMAGE_GATHER4_C_O_V2_V1 = 2398
    Feature_isGCN | 0, // IMAGE_GATHER4_C_O_V2_V16 = 2399
    Feature_isGCN | 0, // IMAGE_GATHER4_C_O_V2_V2 = 2400
    Feature_isGCN | 0, // IMAGE_GATHER4_C_O_V2_V4 = 2401
    Feature_isGCN | 0, // IMAGE_GATHER4_C_O_V2_V8 = 2402
    Feature_isGCN | 0, // IMAGE_GATHER4_C_O_V3_V1 = 2403
    Feature_isGCN | 0, // IMAGE_GATHER4_C_O_V3_V16 = 2404
    Feature_isGCN | 0, // IMAGE_GATHER4_C_O_V3_V2 = 2405
    Feature_isGCN | 0, // IMAGE_GATHER4_C_O_V3_V4 = 2406
    Feature_isGCN | 0, // IMAGE_GATHER4_C_O_V3_V8 = 2407
    Feature_isGCN | 0, // IMAGE_GATHER4_C_O_V4_V1 = 2408
    Feature_isGCN | 0, // IMAGE_GATHER4_C_O_V4_V16 = 2409
    Feature_isGCN | 0, // IMAGE_GATHER4_C_O_V4_V2 = 2410
    Feature_isGCN | 0, // IMAGE_GATHER4_C_O_V4_V4 = 2411
    Feature_isGCN | 0, // IMAGE_GATHER4_C_O_V4_V8 = 2412
    Feature_isGCN | 0, // IMAGE_GATHER4_C_V1_V1 = 2413
    Feature_isGCN | 0, // IMAGE_GATHER4_C_V1_V16 = 2414
    Feature_isGCN | 0, // IMAGE_GATHER4_C_V1_V2 = 2415
    Feature_isGCN | 0, // IMAGE_GATHER4_C_V1_V4 = 2416
    Feature_isGCN | 0, // IMAGE_GATHER4_C_V1_V8 = 2417
    Feature_isGCN | 0, // IMAGE_GATHER4_C_V2_V1 = 2418
    Feature_isGCN | 0, // IMAGE_GATHER4_C_V2_V16 = 2419
    Feature_isGCN | 0, // IMAGE_GATHER4_C_V2_V2 = 2420
    Feature_isGCN | 0, // IMAGE_GATHER4_C_V2_V4 = 2421
    Feature_isGCN | 0, // IMAGE_GATHER4_C_V2_V8 = 2422
    Feature_isGCN | 0, // IMAGE_GATHER4_C_V3_V1 = 2423
    Feature_isGCN | 0, // IMAGE_GATHER4_C_V3_V16 = 2424
    Feature_isGCN | 0, // IMAGE_GATHER4_C_V3_V2 = 2425
    Feature_isGCN | 0, // IMAGE_GATHER4_C_V3_V4 = 2426
    Feature_isGCN | 0, // IMAGE_GATHER4_C_V3_V8 = 2427
    Feature_isGCN | 0, // IMAGE_GATHER4_C_V4_V1 = 2428
    Feature_isGCN | 0, // IMAGE_GATHER4_C_V4_V16 = 2429
    Feature_isGCN | 0, // IMAGE_GATHER4_C_V4_V2 = 2430
    Feature_isGCN | 0, // IMAGE_GATHER4_C_V4_V4 = 2431
    Feature_isGCN | 0, // IMAGE_GATHER4_C_V4_V8 = 2432
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_O_V1_V1 = 2433
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_O_V1_V16 = 2434
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_O_V1_V2 = 2435
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_O_V1_V4 = 2436
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_O_V1_V8 = 2437
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_O_V2_V1 = 2438
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_O_V2_V16 = 2439
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_O_V2_V2 = 2440
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_O_V2_V4 = 2441
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_O_V2_V8 = 2442
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_O_V3_V1 = 2443
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_O_V3_V16 = 2444
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_O_V3_V2 = 2445
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_O_V3_V4 = 2446
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_O_V3_V8 = 2447
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_O_V4_V1 = 2448
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_O_V4_V16 = 2449
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_O_V4_V2 = 2450
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_O_V4_V4 = 2451
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_O_V4_V8 = 2452
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_V1_V1 = 2453
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_V1_V16 = 2454
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_V1_V2 = 2455
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_V1_V4 = 2456
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_V1_V8 = 2457
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_V2_V1 = 2458
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_V2_V16 = 2459
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_V2_V2 = 2460
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_V2_V4 = 2461
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_V2_V8 = 2462
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_V3_V1 = 2463
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_V3_V16 = 2464
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_V3_V2 = 2465
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_V3_V4 = 2466
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_V3_V8 = 2467
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_V4_V1 = 2468
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_V4_V16 = 2469
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_V4_V2 = 2470
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_V4_V4 = 2471
    Feature_isGCN | 0, // IMAGE_GATHER4_LZ_V4_V8 = 2472
    Feature_isGCN | 0, // IMAGE_GATHER4_L_O_V1_V1 = 2473
    Feature_isGCN | 0, // IMAGE_GATHER4_L_O_V1_V16 = 2474
    Feature_isGCN | 0, // IMAGE_GATHER4_L_O_V1_V2 = 2475
    Feature_isGCN | 0, // IMAGE_GATHER4_L_O_V1_V4 = 2476
    Feature_isGCN | 0, // IMAGE_GATHER4_L_O_V1_V8 = 2477
    Feature_isGCN | 0, // IMAGE_GATHER4_L_O_V2_V1 = 2478
    Feature_isGCN | 0, // IMAGE_GATHER4_L_O_V2_V16 = 2479
    Feature_isGCN | 0, // IMAGE_GATHER4_L_O_V2_V2 = 2480
    Feature_isGCN | 0, // IMAGE_GATHER4_L_O_V2_V4 = 2481
    Feature_isGCN | 0, // IMAGE_GATHER4_L_O_V2_V8 = 2482
    Feature_isGCN | 0, // IMAGE_GATHER4_L_O_V3_V1 = 2483
    Feature_isGCN | 0, // IMAGE_GATHER4_L_O_V3_V16 = 2484
    Feature_isGCN | 0, // IMAGE_GATHER4_L_O_V3_V2 = 2485
    Feature_isGCN | 0, // IMAGE_GATHER4_L_O_V3_V4 = 2486
    Feature_isGCN | 0, // IMAGE_GATHER4_L_O_V3_V8 = 2487
    Feature_isGCN | 0, // IMAGE_GATHER4_L_O_V4_V1 = 2488
    Feature_isGCN | 0, // IMAGE_GATHER4_L_O_V4_V16 = 2489
    Feature_isGCN | 0, // IMAGE_GATHER4_L_O_V4_V2 = 2490
    Feature_isGCN | 0, // IMAGE_GATHER4_L_O_V4_V4 = 2491
    Feature_isGCN | 0, // IMAGE_GATHER4_L_O_V4_V8 = 2492
    Feature_isGCN | 0, // IMAGE_GATHER4_L_V1_V1 = 2493
    Feature_isGCN | 0, // IMAGE_GATHER4_L_V1_V16 = 2494
    Feature_isGCN | 0, // IMAGE_GATHER4_L_V1_V2 = 2495
    Feature_isGCN | 0, // IMAGE_GATHER4_L_V1_V4 = 2496
    Feature_isGCN | 0, // IMAGE_GATHER4_L_V1_V8 = 2497
    Feature_isGCN | 0, // IMAGE_GATHER4_L_V2_V1 = 2498
    Feature_isGCN | 0, // IMAGE_GATHER4_L_V2_V16 = 2499
    Feature_isGCN | 0, // IMAGE_GATHER4_L_V2_V2 = 2500
    Feature_isGCN | 0, // IMAGE_GATHER4_L_V2_V4 = 2501
    Feature_isGCN | 0, // IMAGE_GATHER4_L_V2_V8 = 2502
    Feature_isGCN | 0, // IMAGE_GATHER4_L_V3_V1 = 2503
    Feature_isGCN | 0, // IMAGE_GATHER4_L_V3_V16 = 2504
    Feature_isGCN | 0, // IMAGE_GATHER4_L_V3_V2 = 2505
    Feature_isGCN | 0, // IMAGE_GATHER4_L_V3_V4 = 2506
    Feature_isGCN | 0, // IMAGE_GATHER4_L_V3_V8 = 2507
    Feature_isGCN | 0, // IMAGE_GATHER4_L_V4_V1 = 2508
    Feature_isGCN | 0, // IMAGE_GATHER4_L_V4_V16 = 2509
    Feature_isGCN | 0, // IMAGE_GATHER4_L_V4_V2 = 2510
    Feature_isGCN | 0, // IMAGE_GATHER4_L_V4_V4 = 2511
    Feature_isGCN | 0, // IMAGE_GATHER4_L_V4_V8 = 2512
    Feature_isGCN | 0, // IMAGE_GATHER4_O_V1_V1 = 2513
    Feature_isGCN | 0, // IMAGE_GATHER4_O_V1_V16 = 2514
    Feature_isGCN | 0, // IMAGE_GATHER4_O_V1_V2 = 2515
    Feature_isGCN | 0, // IMAGE_GATHER4_O_V1_V4 = 2516
    Feature_isGCN | 0, // IMAGE_GATHER4_O_V1_V8 = 2517
    Feature_isGCN | 0, // IMAGE_GATHER4_O_V2_V1 = 2518
    Feature_isGCN | 0, // IMAGE_GATHER4_O_V2_V16 = 2519
    Feature_isGCN | 0, // IMAGE_GATHER4_O_V2_V2 = 2520
    Feature_isGCN | 0, // IMAGE_GATHER4_O_V2_V4 = 2521
    Feature_isGCN | 0, // IMAGE_GATHER4_O_V2_V8 = 2522
    Feature_isGCN | 0, // IMAGE_GATHER4_O_V3_V1 = 2523
    Feature_isGCN | 0, // IMAGE_GATHER4_O_V3_V16 = 2524
    Feature_isGCN | 0, // IMAGE_GATHER4_O_V3_V2 = 2525
    Feature_isGCN | 0, // IMAGE_GATHER4_O_V3_V4 = 2526
    Feature_isGCN | 0, // IMAGE_GATHER4_O_V3_V8 = 2527
    Feature_isGCN | 0, // IMAGE_GATHER4_O_V4_V1 = 2528
    Feature_isGCN | 0, // IMAGE_GATHER4_O_V4_V16 = 2529
    Feature_isGCN | 0, // IMAGE_GATHER4_O_V4_V2 = 2530
    Feature_isGCN | 0, // IMAGE_GATHER4_O_V4_V4 = 2531
    Feature_isGCN | 0, // IMAGE_GATHER4_O_V4_V8 = 2532
    Feature_isGCN | 0, // IMAGE_GATHER4_V1_V1 = 2533
    Feature_isGCN | 0, // IMAGE_GATHER4_V1_V16 = 2534
    Feature_isGCN | 0, // IMAGE_GATHER4_V1_V2 = 2535
    Feature_isGCN | 0, // IMAGE_GATHER4_V1_V4 = 2536
    Feature_isGCN | 0, // IMAGE_GATHER4_V1_V8 = 2537
    Feature_isGCN | 0, // IMAGE_GATHER4_V2_V1 = 2538
    Feature_isGCN | 0, // IMAGE_GATHER4_V2_V16 = 2539
    Feature_isGCN | 0, // IMAGE_GATHER4_V2_V2 = 2540
    Feature_isGCN | 0, // IMAGE_GATHER4_V2_V4 = 2541
    Feature_isGCN | 0, // IMAGE_GATHER4_V2_V8 = 2542
    Feature_isGCN | 0, // IMAGE_GATHER4_V3_V1 = 2543
    Feature_isGCN | 0, // IMAGE_GATHER4_V3_V16 = 2544
    Feature_isGCN | 0, // IMAGE_GATHER4_V3_V2 = 2545
    Feature_isGCN | 0, // IMAGE_GATHER4_V3_V4 = 2546
    Feature_isGCN | 0, // IMAGE_GATHER4_V3_V8 = 2547
    Feature_isGCN | 0, // IMAGE_GATHER4_V4_V1 = 2548
    Feature_isGCN | 0, // IMAGE_GATHER4_V4_V16 = 2549
    Feature_isGCN | 0, // IMAGE_GATHER4_V4_V2 = 2550
    Feature_isGCN | 0, // IMAGE_GATHER4_V4_V4 = 2551
    Feature_isGCN | 0, // IMAGE_GATHER4_V4_V8 = 2552
    Feature_isGCN | 0, // IMAGE_GET_LOD_V1_V1 = 2553
    Feature_isGCN | 0, // IMAGE_GET_LOD_V1_V16 = 2554
    Feature_isGCN | 0, // IMAGE_GET_LOD_V1_V2 = 2555
    Feature_isGCN | 0, // IMAGE_GET_LOD_V1_V4 = 2556
    Feature_isGCN | 0, // IMAGE_GET_LOD_V1_V8 = 2557
    Feature_isGCN | 0, // IMAGE_GET_LOD_V2_V1 = 2558
    Feature_isGCN | 0, // IMAGE_GET_LOD_V2_V16 = 2559
    Feature_isGCN | 0, // IMAGE_GET_LOD_V2_V2 = 2560
    Feature_isGCN | 0, // IMAGE_GET_LOD_V2_V4 = 2561
    Feature_isGCN | 0, // IMAGE_GET_LOD_V2_V8 = 2562
    Feature_isGCN | 0, // IMAGE_GET_LOD_V3_V1 = 2563
    Feature_isGCN | 0, // IMAGE_GET_LOD_V3_V16 = 2564
    Feature_isGCN | 0, // IMAGE_GET_LOD_V3_V2 = 2565
    Feature_isGCN | 0, // IMAGE_GET_LOD_V3_V4 = 2566
    Feature_isGCN | 0, // IMAGE_GET_LOD_V3_V8 = 2567
    Feature_isGCN | 0, // IMAGE_GET_LOD_V4_V1 = 2568
    Feature_isGCN | 0, // IMAGE_GET_LOD_V4_V16 = 2569
    Feature_isGCN | 0, // IMAGE_GET_LOD_V4_V2 = 2570
    Feature_isGCN | 0, // IMAGE_GET_LOD_V4_V4 = 2571
    Feature_isGCN | 0, // IMAGE_GET_LOD_V4_V8 = 2572
    Feature_isGCN | 0, // IMAGE_GET_RESINFO_V1_V1 = 2573
    Feature_isGCN | 0, // IMAGE_GET_RESINFO_V1_V2 = 2574
    Feature_isGCN | 0, // IMAGE_GET_RESINFO_V1_V4 = 2575
    Feature_isGCN | 0, // IMAGE_GET_RESINFO_V2_V1 = 2576
    Feature_isGCN | 0, // IMAGE_GET_RESINFO_V2_V2 = 2577
    Feature_isGCN | 0, // IMAGE_GET_RESINFO_V2_V4 = 2578
    Feature_isGCN | 0, // IMAGE_GET_RESINFO_V3_V1 = 2579
    Feature_isGCN | 0, // IMAGE_GET_RESINFO_V3_V2 = 2580
    Feature_isGCN | 0, // IMAGE_GET_RESINFO_V3_V4 = 2581
    Feature_isGCN | 0, // IMAGE_GET_RESINFO_V4_V1 = 2582
    Feature_isGCN | 0, // IMAGE_GET_RESINFO_V4_V2 = 2583
    Feature_isGCN | 0, // IMAGE_GET_RESINFO_V4_V4 = 2584
    Feature_isGCN | 0, // IMAGE_LOAD_MIP_V1_V1 = 2585
    Feature_isGCN | 0, // IMAGE_LOAD_MIP_V1_V2 = 2586
    Feature_isGCN | 0, // IMAGE_LOAD_MIP_V1_V4 = 2587
    Feature_isGCN | 0, // IMAGE_LOAD_MIP_V2_V1 = 2588
    Feature_isGCN | 0, // IMAGE_LOAD_MIP_V2_V2 = 2589
    Feature_isGCN | 0, // IMAGE_LOAD_MIP_V2_V4 = 2590
    Feature_isGCN | 0, // IMAGE_LOAD_MIP_V3_V1 = 2591
    Feature_isGCN | 0, // IMAGE_LOAD_MIP_V3_V2 = 2592
    Feature_isGCN | 0, // IMAGE_LOAD_MIP_V3_V4 = 2593
    Feature_isGCN | 0, // IMAGE_LOAD_MIP_V4_V1 = 2594
    Feature_isGCN | 0, // IMAGE_LOAD_MIP_V4_V2 = 2595
    Feature_isGCN | 0, // IMAGE_LOAD_MIP_V4_V4 = 2596
    Feature_isGCN | 0, // IMAGE_LOAD_V1_V1 = 2597
    Feature_isGCN | 0, // IMAGE_LOAD_V1_V2 = 2598
    Feature_isGCN | 0, // IMAGE_LOAD_V1_V4 = 2599
    Feature_isGCN | 0, // IMAGE_LOAD_V2_V1 = 2600
    Feature_isGCN | 0, // IMAGE_LOAD_V2_V2 = 2601
    Feature_isGCN | 0, // IMAGE_LOAD_V2_V4 = 2602
    Feature_isGCN | 0, // IMAGE_LOAD_V3_V1 = 2603
    Feature_isGCN | 0, // IMAGE_LOAD_V3_V2 = 2604
    Feature_isGCN | 0, // IMAGE_LOAD_V3_V4 = 2605
    Feature_isGCN | 0, // IMAGE_LOAD_V4_V1 = 2606
    Feature_isGCN | 0, // IMAGE_LOAD_V4_V2 = 2607
    Feature_isGCN | 0, // IMAGE_LOAD_V4_V4 = 2608
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_O_V1_V1 = 2609
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_O_V1_V16 = 2610
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_O_V1_V2 = 2611
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_O_V1_V4 = 2612
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_O_V1_V8 = 2613
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_O_V2_V1 = 2614
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_O_V2_V16 = 2615
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_O_V2_V2 = 2616
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_O_V2_V4 = 2617
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_O_V2_V8 = 2618
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_O_V3_V1 = 2619
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_O_V3_V16 = 2620
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_O_V3_V2 = 2621
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_O_V3_V4 = 2622
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_O_V3_V8 = 2623
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_O_V4_V1 = 2624
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_O_V4_V16 = 2625
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_O_V4_V2 = 2626
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_O_V4_V4 = 2627
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_O_V4_V8 = 2628
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_V1_V1 = 2629
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_V1_V16 = 2630
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_V1_V2 = 2631
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_V1_V4 = 2632
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_V1_V8 = 2633
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_V2_V1 = 2634
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_V2_V16 = 2635
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_V2_V2 = 2636
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_V2_V4 = 2637
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_V2_V8 = 2638
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_V3_V1 = 2639
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_V3_V16 = 2640
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_V3_V2 = 2641
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_V3_V4 = 2642
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_V3_V8 = 2643
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_V4_V1 = 2644
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_V4_V16 = 2645
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_V4_V2 = 2646
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_V4_V4 = 2647
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_CL_V4_V8 = 2648
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_O_V1_V1 = 2649
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_O_V1_V16 = 2650
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_O_V1_V2 = 2651
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_O_V1_V4 = 2652
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_O_V1_V8 = 2653
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_O_V2_V1 = 2654
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_O_V2_V16 = 2655
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_O_V2_V2 = 2656
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_O_V2_V4 = 2657
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_O_V2_V8 = 2658
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_O_V3_V1 = 2659
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_O_V3_V16 = 2660
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_O_V3_V2 = 2661
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_O_V3_V4 = 2662
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_O_V3_V8 = 2663
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_O_V4_V1 = 2664
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_O_V4_V16 = 2665
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_O_V4_V2 = 2666
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_O_V4_V4 = 2667
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_O_V4_V8 = 2668
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_V1_V1 = 2669
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_V1_V16 = 2670
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_V1_V2 = 2671
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_V1_V4 = 2672
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_V1_V8 = 2673
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_V2_V1 = 2674
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_V2_V16 = 2675
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_V2_V2 = 2676
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_V2_V4 = 2677
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_V2_V8 = 2678
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_V3_V1 = 2679
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_V3_V16 = 2680
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_V3_V2 = 2681
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_V3_V4 = 2682
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_V3_V8 = 2683
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_V4_V1 = 2684
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_V4_V16 = 2685
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_V4_V2 = 2686
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_V4_V4 = 2687
    Feature_isGCN | 0, // IMAGE_SAMPLE_B_V4_V8 = 2688
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_O_V1_V1 = 2689
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_O_V1_V16 = 2690
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_O_V1_V2 = 2691
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_O_V1_V4 = 2692
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_O_V1_V8 = 2693
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_O_V2_V1 = 2694
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_O_V2_V16 = 2695
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_O_V2_V2 = 2696
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_O_V2_V4 = 2697
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_O_V2_V8 = 2698
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_O_V3_V1 = 2699
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_O_V3_V16 = 2700
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_O_V3_V2 = 2701
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_O_V3_V4 = 2702
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_O_V3_V8 = 2703
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_O_V4_V1 = 2704
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_O_V4_V16 = 2705
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_O_V4_V2 = 2706
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_O_V4_V4 = 2707
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_O_V4_V8 = 2708
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_V1_V1 = 2709
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_V1_V16 = 2710
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_V1_V2 = 2711
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_V1_V4 = 2712
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_V1_V8 = 2713
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_V2_V1 = 2714
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_V2_V16 = 2715
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_V2_V2 = 2716
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_V2_V4 = 2717
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_V2_V8 = 2718
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_V3_V1 = 2719
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_V3_V16 = 2720
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_V3_V2 = 2721
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_V3_V4 = 2722
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_V3_V8 = 2723
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_V4_V1 = 2724
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_V4_V16 = 2725
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_V4_V2 = 2726
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_V4_V4 = 2727
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_CL_V4_V8 = 2728
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_O_V1_V1 = 2729
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_O_V1_V16 = 2730
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_O_V1_V2 = 2731
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_O_V1_V4 = 2732
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_O_V1_V8 = 2733
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_O_V2_V1 = 2734
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_O_V2_V16 = 2735
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_O_V2_V2 = 2736
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_O_V2_V4 = 2737
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_O_V2_V8 = 2738
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_O_V3_V1 = 2739
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_O_V3_V16 = 2740
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_O_V3_V2 = 2741
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_O_V3_V4 = 2742
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_O_V3_V8 = 2743
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_O_V4_V1 = 2744
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_O_V4_V16 = 2745
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_O_V4_V2 = 2746
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_O_V4_V4 = 2747
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_O_V4_V8 = 2748
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_V1_V1 = 2749
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_V1_V16 = 2750
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_V1_V2 = 2751
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_V1_V4 = 2752
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_V1_V8 = 2753
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_V2_V1 = 2754
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_V2_V16 = 2755
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_V2_V2 = 2756
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_V2_V4 = 2757
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_V2_V8 = 2758
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_V3_V1 = 2759
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_V3_V16 = 2760
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_V3_V2 = 2761
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_V3_V4 = 2762
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_V3_V8 = 2763
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_V4_V1 = 2764
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_V4_V16 = 2765
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_V4_V2 = 2766
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_V4_V4 = 2767
    Feature_isGCN | 0, // IMAGE_SAMPLE_CD_V4_V8 = 2768
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_O_V1_V1 = 2769
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_O_V1_V16 = 2770
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_O_V1_V2 = 2771
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_O_V1_V4 = 2772
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_O_V1_V8 = 2773
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_O_V2_V1 = 2774
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_O_V2_V16 = 2775
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_O_V2_V2 = 2776
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_O_V2_V4 = 2777
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_O_V2_V8 = 2778
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_O_V3_V1 = 2779
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_O_V3_V16 = 2780
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_O_V3_V2 = 2781
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_O_V3_V4 = 2782
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_O_V3_V8 = 2783
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_O_V4_V1 = 2784
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_O_V4_V16 = 2785
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_O_V4_V2 = 2786
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_O_V4_V4 = 2787
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_O_V4_V8 = 2788
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_V1_V1 = 2789
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_V1_V16 = 2790
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_V1_V2 = 2791
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_V1_V4 = 2792
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_V1_V8 = 2793
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_V2_V1 = 2794
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_V2_V16 = 2795
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_V2_V2 = 2796
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_V2_V4 = 2797
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_V2_V8 = 2798
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_V3_V1 = 2799
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_V3_V16 = 2800
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_V3_V2 = 2801
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_V3_V4 = 2802
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_V3_V8 = 2803
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_V4_V1 = 2804
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_V4_V16 = 2805
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_V4_V2 = 2806
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_V4_V4 = 2807
    Feature_isGCN | 0, // IMAGE_SAMPLE_CL_V4_V8 = 2808
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_O_V1_V1 = 2809
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_O_V1_V16 = 2810
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_O_V1_V2 = 2811
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_O_V1_V4 = 2812
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_O_V1_V8 = 2813
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_O_V2_V1 = 2814
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_O_V2_V16 = 2815
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_O_V2_V2 = 2816
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_O_V2_V4 = 2817
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_O_V2_V8 = 2818
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_O_V3_V1 = 2819
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_O_V3_V16 = 2820
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_O_V3_V2 = 2821
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_O_V3_V4 = 2822
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_O_V3_V8 = 2823
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_O_V4_V1 = 2824
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_O_V4_V16 = 2825
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_O_V4_V2 = 2826
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_O_V4_V4 = 2827
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_O_V4_V8 = 2828
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_V1_V1 = 2829
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_V1_V16 = 2830
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_V1_V2 = 2831
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_V1_V4 = 2832
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_V1_V8 = 2833
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_V2_V1 = 2834
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_V2_V16 = 2835
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_V2_V2 = 2836
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_V2_V4 = 2837
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_V2_V8 = 2838
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_V3_V1 = 2839
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_V3_V16 = 2840
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_V3_V2 = 2841
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_V3_V4 = 2842
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_V3_V8 = 2843
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_V4_V1 = 2844
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_V4_V16 = 2845
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_V4_V2 = 2846
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_V4_V4 = 2847
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_CL_V4_V8 = 2848
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_O_V1_V1 = 2849
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_O_V1_V16 = 2850
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_O_V1_V2 = 2851
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_O_V1_V4 = 2852
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_O_V1_V8 = 2853
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_O_V2_V1 = 2854
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_O_V2_V16 = 2855
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_O_V2_V2 = 2856
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_O_V2_V4 = 2857
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_O_V2_V8 = 2858
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_O_V3_V1 = 2859
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_O_V3_V16 = 2860
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_O_V3_V2 = 2861
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_O_V3_V4 = 2862
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_O_V3_V8 = 2863
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_O_V4_V1 = 2864
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_O_V4_V16 = 2865
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_O_V4_V2 = 2866
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_O_V4_V4 = 2867
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_O_V4_V8 = 2868
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_V1_V1 = 2869
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_V1_V16 = 2870
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_V1_V2 = 2871
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_V1_V4 = 2872
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_V1_V8 = 2873
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_V2_V1 = 2874
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_V2_V16 = 2875
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_V2_V2 = 2876
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_V2_V4 = 2877
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_V2_V8 = 2878
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_V3_V1 = 2879
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_V3_V16 = 2880
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_V3_V2 = 2881
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_V3_V4 = 2882
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_V3_V8 = 2883
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_V4_V1 = 2884
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_V4_V16 = 2885
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_V4_V2 = 2886
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_V4_V4 = 2887
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_B_V4_V8 = 2888
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_O_V1_V1 = 2889
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_O_V1_V16 = 2890
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_O_V1_V2 = 2891
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_O_V1_V4 = 2892
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_O_V1_V8 = 2893
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_O_V2_V1 = 2894
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_O_V2_V16 = 2895
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_O_V2_V2 = 2896
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_O_V2_V4 = 2897
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_O_V2_V8 = 2898
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_O_V3_V1 = 2899
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_O_V3_V16 = 2900
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_O_V3_V2 = 2901
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_O_V3_V4 = 2902
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_O_V3_V8 = 2903
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_O_V4_V1 = 2904
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_O_V4_V16 = 2905
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_O_V4_V2 = 2906
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_O_V4_V4 = 2907
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_O_V4_V8 = 2908
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_V1_V1 = 2909
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_V1_V16 = 2910
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_V1_V2 = 2911
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_V1_V4 = 2912
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_V1_V8 = 2913
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_V2_V1 = 2914
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_V2_V16 = 2915
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_V2_V2 = 2916
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_V2_V4 = 2917
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_V2_V8 = 2918
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_V3_V1 = 2919
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_V3_V16 = 2920
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_V3_V2 = 2921
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_V3_V4 = 2922
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_V3_V8 = 2923
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_V4_V1 = 2924
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_V4_V16 = 2925
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_V4_V2 = 2926
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_V4_V4 = 2927
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_CL_V4_V8 = 2928
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_O_V1_V1 = 2929
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_O_V1_V16 = 2930
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_O_V1_V2 = 2931
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_O_V1_V4 = 2932
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_O_V1_V8 = 2933
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_O_V2_V1 = 2934
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_O_V2_V16 = 2935
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_O_V2_V2 = 2936
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_O_V2_V4 = 2937
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_O_V2_V8 = 2938
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_O_V3_V1 = 2939
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_O_V3_V16 = 2940
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_O_V3_V2 = 2941
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_O_V3_V4 = 2942
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_O_V3_V8 = 2943
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_O_V4_V1 = 2944
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_O_V4_V16 = 2945
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_O_V4_V2 = 2946
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_O_V4_V4 = 2947
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_O_V4_V8 = 2948
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_V1_V1 = 2949
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_V1_V16 = 2950
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_V1_V2 = 2951
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_V1_V4 = 2952
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_V1_V8 = 2953
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_V2_V1 = 2954
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_V2_V16 = 2955
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_V2_V2 = 2956
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_V2_V4 = 2957
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_V2_V8 = 2958
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_V3_V1 = 2959
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_V3_V16 = 2960
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_V3_V2 = 2961
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_V3_V4 = 2962
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_V3_V8 = 2963
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_V4_V1 = 2964
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_V4_V16 = 2965
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_V4_V2 = 2966
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_V4_V4 = 2967
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CD_V4_V8 = 2968
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_O_V1_V1 = 2969
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_O_V1_V16 = 2970
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_O_V1_V2 = 2971
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_O_V1_V4 = 2972
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_O_V1_V8 = 2973
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_O_V2_V1 = 2974
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_O_V2_V16 = 2975
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_O_V2_V2 = 2976
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_O_V2_V4 = 2977
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_O_V2_V8 = 2978
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_O_V3_V1 = 2979
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_O_V3_V16 = 2980
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_O_V3_V2 = 2981
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_O_V3_V4 = 2982
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_O_V3_V8 = 2983
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_O_V4_V1 = 2984
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_O_V4_V16 = 2985
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_O_V4_V2 = 2986
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_O_V4_V4 = 2987
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_O_V4_V8 = 2988
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_V1_V1 = 2989
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_V1_V16 = 2990
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_V1_V2 = 2991
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_V1_V4 = 2992
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_V1_V8 = 2993
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_V2_V1 = 2994
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_V2_V16 = 2995
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_V2_V2 = 2996
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_V2_V4 = 2997
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_V2_V8 = 2998
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_V3_V1 = 2999
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_V3_V16 = 3000
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_V3_V2 = 3001
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_V3_V4 = 3002
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_V3_V8 = 3003
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_V4_V1 = 3004
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_V4_V16 = 3005
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_V4_V2 = 3006
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_V4_V4 = 3007
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_CL_V4_V8 = 3008
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_O_V1_V1 = 3009
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_O_V1_V16 = 3010
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_O_V1_V2 = 3011
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_O_V1_V4 = 3012
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_O_V1_V8 = 3013
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_O_V2_V1 = 3014
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_O_V2_V16 = 3015
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_O_V2_V2 = 3016
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_O_V2_V4 = 3017
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_O_V2_V8 = 3018
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_O_V3_V1 = 3019
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_O_V3_V16 = 3020
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_O_V3_V2 = 3021
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_O_V3_V4 = 3022
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_O_V3_V8 = 3023
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_O_V4_V1 = 3024
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_O_V4_V16 = 3025
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_O_V4_V2 = 3026
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_O_V4_V4 = 3027
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_O_V4_V8 = 3028
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_V1_V1 = 3029
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_V1_V16 = 3030
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_V1_V2 = 3031
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_V1_V4 = 3032
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_V1_V8 = 3033
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_V2_V1 = 3034
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_V2_V16 = 3035
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_V2_V2 = 3036
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_V2_V4 = 3037
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_V2_V8 = 3038
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_V3_V1 = 3039
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_V3_V16 = 3040
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_V3_V2 = 3041
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_V3_V4 = 3042
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_V3_V8 = 3043
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_V4_V1 = 3044
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_V4_V16 = 3045
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_V4_V2 = 3046
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_V4_V4 = 3047
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_CL_V4_V8 = 3048
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_O_V1_V1 = 3049
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_O_V1_V16 = 3050
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_O_V1_V2 = 3051
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_O_V1_V4 = 3052
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_O_V1_V8 = 3053
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_O_V2_V1 = 3054
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_O_V2_V16 = 3055
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_O_V2_V2 = 3056
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_O_V2_V4 = 3057
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_O_V2_V8 = 3058
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_O_V3_V1 = 3059
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_O_V3_V16 = 3060
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_O_V3_V2 = 3061
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_O_V3_V4 = 3062
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_O_V3_V8 = 3063
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_O_V4_V1 = 3064
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_O_V4_V16 = 3065
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_O_V4_V2 = 3066
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_O_V4_V4 = 3067
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_O_V4_V8 = 3068
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_V1_V1 = 3069
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_V1_V16 = 3070
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_V1_V2 = 3071
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_V1_V4 = 3072
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_V1_V8 = 3073
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_V2_V1 = 3074
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_V2_V16 = 3075
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_V2_V2 = 3076
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_V2_V4 = 3077
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_V2_V8 = 3078
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_V3_V1 = 3079
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_V3_V16 = 3080
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_V3_V2 = 3081
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_V3_V4 = 3082
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_V3_V8 = 3083
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_V4_V1 = 3084
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_V4_V16 = 3085
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_V4_V2 = 3086
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_V4_V4 = 3087
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_D_V4_V8 = 3088
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_O_V1_V1 = 3089
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_O_V1_V16 = 3090
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_O_V1_V2 = 3091
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_O_V1_V4 = 3092
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_O_V1_V8 = 3093
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_O_V2_V1 = 3094
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_O_V2_V16 = 3095
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_O_V2_V2 = 3096
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_O_V2_V4 = 3097
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_O_V2_V8 = 3098
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_O_V3_V1 = 3099
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_O_V3_V16 = 3100
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_O_V3_V2 = 3101
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_O_V3_V4 = 3102
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_O_V3_V8 = 3103
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_O_V4_V1 = 3104
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_O_V4_V16 = 3105
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_O_V4_V2 = 3106
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_O_V4_V4 = 3107
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_O_V4_V8 = 3108
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_V1_V1 = 3109
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_V1_V16 = 3110
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_V1_V2 = 3111
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_V1_V4 = 3112
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_V1_V8 = 3113
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_V2_V1 = 3114
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_V2_V16 = 3115
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_V2_V2 = 3116
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_V2_V4 = 3117
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_V2_V8 = 3118
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_V3_V1 = 3119
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_V3_V16 = 3120
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_V3_V2 = 3121
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_V3_V4 = 3122
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_V3_V8 = 3123
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_V4_V1 = 3124
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_V4_V16 = 3125
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_V4_V2 = 3126
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_V4_V4 = 3127
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_LZ_V4_V8 = 3128
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_O_V1_V1 = 3129
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_O_V1_V16 = 3130
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_O_V1_V2 = 3131
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_O_V1_V4 = 3132
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_O_V1_V8 = 3133
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_O_V2_V1 = 3134
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_O_V2_V16 = 3135
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_O_V2_V2 = 3136
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_O_V2_V4 = 3137
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_O_V2_V8 = 3138
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_O_V3_V1 = 3139
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_O_V3_V16 = 3140
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_O_V3_V2 = 3141
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_O_V3_V4 = 3142
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_O_V3_V8 = 3143
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_O_V4_V1 = 3144
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_O_V4_V16 = 3145
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_O_V4_V2 = 3146
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_O_V4_V4 = 3147
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_O_V4_V8 = 3148
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_V1_V1 = 3149
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_V1_V16 = 3150
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_V1_V2 = 3151
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_V1_V4 = 3152
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_V1_V8 = 3153
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_V2_V1 = 3154
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_V2_V16 = 3155
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_V2_V2 = 3156
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_V2_V4 = 3157
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_V2_V8 = 3158
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_V3_V1 = 3159
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_V3_V16 = 3160
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_V3_V2 = 3161
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_V3_V4 = 3162
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_V3_V8 = 3163
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_V4_V1 = 3164
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_V4_V16 = 3165
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_V4_V2 = 3166
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_V4_V4 = 3167
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_L_V4_V8 = 3168
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_O_V1_V1 = 3169
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_O_V1_V16 = 3170
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_O_V1_V2 = 3171
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_O_V1_V4 = 3172
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_O_V1_V8 = 3173
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_O_V2_V1 = 3174
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_O_V2_V16 = 3175
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_O_V2_V2 = 3176
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_O_V2_V4 = 3177
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_O_V2_V8 = 3178
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_O_V3_V1 = 3179
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_O_V3_V16 = 3180
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_O_V3_V2 = 3181
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_O_V3_V4 = 3182
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_O_V3_V8 = 3183
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_O_V4_V1 = 3184
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_O_V4_V16 = 3185
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_O_V4_V2 = 3186
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_O_V4_V4 = 3187
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_O_V4_V8 = 3188
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_V1_V1 = 3189
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_V1_V16 = 3190
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_V1_V2 = 3191
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_V1_V4 = 3192
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_V1_V8 = 3193
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_V2_V1 = 3194
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_V2_V16 = 3195
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_V2_V2 = 3196
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_V2_V4 = 3197
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_V2_V8 = 3198
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_V3_V1 = 3199
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_V3_V16 = 3200
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_V3_V2 = 3201
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_V3_V4 = 3202
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_V3_V8 = 3203
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_V4_V1 = 3204
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_V4_V16 = 3205
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_V4_V2 = 3206
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_V4_V4 = 3207
    Feature_isGCN | 0, // IMAGE_SAMPLE_C_V4_V8 = 3208
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_O_V1_V1 = 3209
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_O_V1_V16 = 3210
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_O_V1_V2 = 3211
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_O_V1_V4 = 3212
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_O_V1_V8 = 3213
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_O_V2_V1 = 3214
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_O_V2_V16 = 3215
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_O_V2_V2 = 3216
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_O_V2_V4 = 3217
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_O_V2_V8 = 3218
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_O_V3_V1 = 3219
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_O_V3_V16 = 3220
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_O_V3_V2 = 3221
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_O_V3_V4 = 3222
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_O_V3_V8 = 3223
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_O_V4_V1 = 3224
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_O_V4_V16 = 3225
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_O_V4_V2 = 3226
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_O_V4_V4 = 3227
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_O_V4_V8 = 3228
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_V1_V1 = 3229
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_V1_V16 = 3230
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_V1_V2 = 3231
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_V1_V4 = 3232
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_V1_V8 = 3233
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_V2_V1 = 3234
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_V2_V16 = 3235
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_V2_V2 = 3236
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_V2_V4 = 3237
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_V2_V8 = 3238
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_V3_V1 = 3239
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_V3_V16 = 3240
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_V3_V2 = 3241
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_V3_V4 = 3242
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_V3_V8 = 3243
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_V4_V1 = 3244
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_V4_V16 = 3245
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_V4_V2 = 3246
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_V4_V4 = 3247
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_CL_V4_V8 = 3248
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_O_V1_V1 = 3249
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_O_V1_V16 = 3250
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_O_V1_V2 = 3251
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_O_V1_V4 = 3252
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_O_V1_V8 = 3253
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_O_V2_V1 = 3254
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_O_V2_V16 = 3255
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_O_V2_V2 = 3256
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_O_V2_V4 = 3257
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_O_V2_V8 = 3258
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_O_V3_V1 = 3259
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_O_V3_V16 = 3260
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_O_V3_V2 = 3261
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_O_V3_V4 = 3262
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_O_V3_V8 = 3263
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_O_V4_V1 = 3264
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_O_V4_V16 = 3265
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_O_V4_V2 = 3266
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_O_V4_V4 = 3267
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_O_V4_V8 = 3268
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_V1_V1 = 3269
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_V1_V16 = 3270
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_V1_V2 = 3271
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_V1_V4 = 3272
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_V1_V8 = 3273
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_V2_V1 = 3274
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_V2_V16 = 3275
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_V2_V2 = 3276
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_V2_V4 = 3277
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_V2_V8 = 3278
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_V3_V1 = 3279
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_V3_V16 = 3280
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_V3_V2 = 3281
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_V3_V4 = 3282
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_V3_V8 = 3283
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_V4_V1 = 3284
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_V4_V16 = 3285
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_V4_V2 = 3286
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_V4_V4 = 3287
    Feature_isGCN | 0, // IMAGE_SAMPLE_D_V4_V8 = 3288
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_O_V1_V1 = 3289
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_O_V1_V16 = 3290
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_O_V1_V2 = 3291
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_O_V1_V4 = 3292
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_O_V1_V8 = 3293
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_O_V2_V1 = 3294
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_O_V2_V16 = 3295
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_O_V2_V2 = 3296
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_O_V2_V4 = 3297
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_O_V2_V8 = 3298
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_O_V3_V1 = 3299
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_O_V3_V16 = 3300
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_O_V3_V2 = 3301
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_O_V3_V4 = 3302
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_O_V3_V8 = 3303
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_O_V4_V1 = 3304
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_O_V4_V16 = 3305
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_O_V4_V2 = 3306
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_O_V4_V4 = 3307
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_O_V4_V8 = 3308
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_V1_V1 = 3309
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_V1_V16 = 3310
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_V1_V2 = 3311
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_V1_V4 = 3312
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_V1_V8 = 3313
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_V2_V1 = 3314
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_V2_V16 = 3315
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_V2_V2 = 3316
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_V2_V4 = 3317
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_V2_V8 = 3318
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_V3_V1 = 3319
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_V3_V16 = 3320
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_V3_V2 = 3321
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_V3_V4 = 3322
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_V3_V8 = 3323
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_V4_V1 = 3324
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_V4_V16 = 3325
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_V4_V2 = 3326
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_V4_V4 = 3327
    Feature_isGCN | 0, // IMAGE_SAMPLE_LZ_V4_V8 = 3328
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_O_V1_V1 = 3329
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_O_V1_V16 = 3330
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_O_V1_V2 = 3331
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_O_V1_V4 = 3332
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_O_V1_V8 = 3333
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_O_V2_V1 = 3334
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_O_V2_V16 = 3335
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_O_V2_V2 = 3336
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_O_V2_V4 = 3337
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_O_V2_V8 = 3338
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_O_V3_V1 = 3339
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_O_V3_V16 = 3340
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_O_V3_V2 = 3341
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_O_V3_V4 = 3342
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_O_V3_V8 = 3343
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_O_V4_V1 = 3344
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_O_V4_V16 = 3345
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_O_V4_V2 = 3346
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_O_V4_V4 = 3347
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_O_V4_V8 = 3348
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_V1_V1 = 3349
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_V1_V16 = 3350
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_V1_V2 = 3351
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_V1_V4 = 3352
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_V1_V8 = 3353
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_V2_V1 = 3354
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_V2_V16 = 3355
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_V2_V2 = 3356
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_V2_V4 = 3357
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_V2_V8 = 3358
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_V3_V1 = 3359
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_V3_V16 = 3360
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_V3_V2 = 3361
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_V3_V4 = 3362
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_V3_V8 = 3363
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_V4_V1 = 3364
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_V4_V16 = 3365
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_V4_V2 = 3366
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_V4_V4 = 3367
    Feature_isGCN | 0, // IMAGE_SAMPLE_L_V4_V8 = 3368
    Feature_isGCN | 0, // IMAGE_SAMPLE_O_V1_V1 = 3369
    Feature_isGCN | 0, // IMAGE_SAMPLE_O_V1_V16 = 3370
    Feature_isGCN | 0, // IMAGE_SAMPLE_O_V1_V2 = 3371
    Feature_isGCN | 0, // IMAGE_SAMPLE_O_V1_V4 = 3372
    Feature_isGCN | 0, // IMAGE_SAMPLE_O_V1_V8 = 3373
    Feature_isGCN | 0, // IMAGE_SAMPLE_O_V2_V1 = 3374
    Feature_isGCN | 0, // IMAGE_SAMPLE_O_V2_V16 = 3375
    Feature_isGCN | 0, // IMAGE_SAMPLE_O_V2_V2 = 3376
    Feature_isGCN | 0, // IMAGE_SAMPLE_O_V2_V4 = 3377
    Feature_isGCN | 0, // IMAGE_SAMPLE_O_V2_V8 = 3378
    Feature_isGCN | 0, // IMAGE_SAMPLE_O_V3_V1 = 3379
    Feature_isGCN | 0, // IMAGE_SAMPLE_O_V3_V16 = 3380
    Feature_isGCN | 0, // IMAGE_SAMPLE_O_V3_V2 = 3381
    Feature_isGCN | 0, // IMAGE_SAMPLE_O_V3_V4 = 3382
    Feature_isGCN | 0, // IMAGE_SAMPLE_O_V3_V8 = 3383
    Feature_isGCN | 0, // IMAGE_SAMPLE_O_V4_V1 = 3384
    Feature_isGCN | 0, // IMAGE_SAMPLE_O_V4_V16 = 3385
    Feature_isGCN | 0, // IMAGE_SAMPLE_O_V4_V2 = 3386
    Feature_isGCN | 0, // IMAGE_SAMPLE_O_V4_V4 = 3387
    Feature_isGCN | 0, // IMAGE_SAMPLE_O_V4_V8 = 3388
    Feature_isGCN | 0, // IMAGE_SAMPLE_V1_V1 = 3389
    Feature_isGCN | 0, // IMAGE_SAMPLE_V1_V16 = 3390
    Feature_isGCN | 0, // IMAGE_SAMPLE_V1_V2 = 3391
    Feature_isGCN | 0, // IMAGE_SAMPLE_V1_V4 = 3392
    Feature_isGCN | 0, // IMAGE_SAMPLE_V1_V8 = 3393
    Feature_isGCN | 0, // IMAGE_SAMPLE_V2_V1 = 3394
    Feature_isGCN | 0, // IMAGE_SAMPLE_V2_V16 = 3395
    Feature_isGCN | 0, // IMAGE_SAMPLE_V2_V2 = 3396
    Feature_isGCN | 0, // IMAGE_SAMPLE_V2_V4 = 3397
    Feature_isGCN | 0, // IMAGE_SAMPLE_V2_V8 = 3398
    Feature_isGCN | 0, // IMAGE_SAMPLE_V3_V1 = 3399
    Feature_isGCN | 0, // IMAGE_SAMPLE_V3_V16 = 3400
    Feature_isGCN | 0, // IMAGE_SAMPLE_V3_V2 = 3401
    Feature_isGCN | 0, // IMAGE_SAMPLE_V3_V4 = 3402
    Feature_isGCN | 0, // IMAGE_SAMPLE_V3_V8 = 3403
    Feature_isGCN | 0, // IMAGE_SAMPLE_V4_V1 = 3404
    Feature_isGCN | 0, // IMAGE_SAMPLE_V4_V16 = 3405
    Feature_isGCN | 0, // IMAGE_SAMPLE_V4_V2 = 3406
    Feature_isGCN | 0, // IMAGE_SAMPLE_V4_V4 = 3407
    Feature_isGCN | 0, // IMAGE_SAMPLE_V4_V8 = 3408
    Feature_isGCN | 0, // IMAGE_STORE_MIP_V1_V1 = 3409
    Feature_isGCN | 0, // IMAGE_STORE_MIP_V1_V2 = 3410
    Feature_isGCN | 0, // IMAGE_STORE_MIP_V1_V4 = 3411
    Feature_isGCN | 0, // IMAGE_STORE_MIP_V2_V1 = 3412
    Feature_isGCN | 0, // IMAGE_STORE_MIP_V2_V2 = 3413
    Feature_isGCN | 0, // IMAGE_STORE_MIP_V2_V4 = 3414
    Feature_isGCN | 0, // IMAGE_STORE_MIP_V3_V1 = 3415
    Feature_isGCN | 0, // IMAGE_STORE_MIP_V3_V2 = 3416
    Feature_isGCN | 0, // IMAGE_STORE_MIP_V3_V4 = 3417
    Feature_isGCN | 0, // IMAGE_STORE_MIP_V4_V1 = 3418
    Feature_isGCN | 0, // IMAGE_STORE_MIP_V4_V2 = 3419
    Feature_isGCN | 0, // IMAGE_STORE_MIP_V4_V4 = 3420
    Feature_isGCN | 0, // IMAGE_STORE_V1_V1 = 3421
    Feature_isGCN | 0, // IMAGE_STORE_V1_V2 = 3422
    Feature_isGCN | 0, // IMAGE_STORE_V1_V4 = 3423
    Feature_isGCN | 0, // IMAGE_STORE_V2_V1 = 3424
    Feature_isGCN | 0, // IMAGE_STORE_V2_V2 = 3425
    Feature_isGCN | 0, // IMAGE_STORE_V2_V4 = 3426
    Feature_isGCN | 0, // IMAGE_STORE_V3_V1 = 3427
    Feature_isGCN | 0, // IMAGE_STORE_V3_V2 = 3428
    Feature_isGCN | 0, // IMAGE_STORE_V3_V4 = 3429
    Feature_isGCN | 0, // IMAGE_STORE_V4_V1 = 3430
    Feature_isGCN | 0, // IMAGE_STORE_V4_V2 = 3431
    Feature_isGCN | 0, // IMAGE_STORE_V4_V4 = 3432
    0, // INTERP_LOAD_P0 = 3433
    0, // INTERP_PAIR_XY = 3434
    0, // INTERP_PAIR_ZW = 3435
    0, // INTERP_VEC_LOAD = 3436
    0, // INTERP_XY = 3437
    0, // INTERP_ZW = 3438
    0, // INT_TO_FLT_eg = 3439
    0, // INT_TO_FLT_r600 = 3440
    0, // JUMP = 3441
    0, // JUMP_COND = 3442
    0, // KILLGT = 3443
    0, // LDS_ADD = 3444
    0, // LDS_ADD_RET = 3445
    0, // LDS_AND = 3446
    0, // LDS_AND_RET = 3447
    0, // LDS_BYTE_READ_RET = 3448
    0, // LDS_BYTE_WRITE = 3449
    0, // LDS_CMPST = 3450
    0, // LDS_CMPST_RET = 3451
    0, // LDS_MAX_INT = 3452
    0, // LDS_MAX_INT_RET = 3453
    0, // LDS_MAX_UINT = 3454
    0, // LDS_MAX_UINT_RET = 3455
    0, // LDS_MIN_INT = 3456
    0, // LDS_MIN_INT_RET = 3457
    0, // LDS_MIN_UINT = 3458
    0, // LDS_MIN_UINT_RET = 3459
    0, // LDS_OR = 3460
    0, // LDS_OR_RET = 3461
    0, // LDS_READ_RET = 3462
    0, // LDS_SHORT_READ_RET = 3463
    0, // LDS_SHORT_WRITE = 3464
    0, // LDS_SUB = 3465
    0, // LDS_SUB_RET = 3466
    0, // LDS_UBYTE_READ_RET = 3467
    0, // LDS_USHORT_READ_RET = 3468
    0, // LDS_WRITE = 3469
    0, // LDS_WRXCHG = 3470
    0, // LDS_WRXCHG_RET = 3471
    0, // LDS_XOR = 3472
    0, // LDS_XOR_RET = 3473
    0, // LITERALS = 3474
    0, // LOG_CLAMPED_eg = 3475
    0, // LOG_CLAMPED_r600 = 3476
    0, // LOG_IEEE_cm = 3477
    0, // LOG_IEEE_eg = 3478
    0, // LOG_IEEE_r600 = 3479
    0, // LOOP_BREAK_EG = 3480
    0, // LOOP_BREAK_R600 = 3481
    0, // LSHL_eg = 3482
    0, // LSHL_r600 = 3483
    0, // LSHR_eg = 3484
    0, // LSHR_r600 = 3485
    0, // MASK_WRITE = 3486
    0, // MAX = 3487
    0, // MAX_DX10 = 3488
    0, // MAX_INT = 3489
    0, // MAX_UINT = 3490
    0, // MIN = 3491
    0, // MIN_DX10 = 3492
    0, // MIN_INT = 3493
    0, // MIN_UINT = 3494
    0, // MOV = 3495
    0, // MOVA_INT_eg = 3496
    0, // MOV_IMM_F32 = 3497
    0, // MOV_IMM_GLOBAL_ADDR = 3498
    0, // MOV_IMM_I32 = 3499
    0, // MUL = 3500
    0, // MULADD_IEEE_eg = 3501
    0, // MULADD_IEEE_r600 = 3502
    0, // MULADD_INT24_cm = 3503
    0, // MULADD_UINT24_eg = 3504
    0, // MULADD_eg = 3505
    0, // MULADD_r600 = 3506
    0, // MULHI_INT_cm = 3507
    0, // MULHI_INT_cm24 = 3508
    0, // MULHI_INT_eg = 3509
    0, // MULHI_INT_r600 = 3510
    0, // MULHI_UINT24_eg = 3511
    0, // MULHI_UINT_cm = 3512
    0, // MULHI_UINT_cm24 = 3513
    0, // MULHI_UINT_eg = 3514
    0, // MULHI_UINT_r600 = 3515
    0, // MULLO_INT_cm = 3516
    0, // MULLO_INT_eg = 3517
    0, // MULLO_INT_r600 = 3518
    0, // MULLO_UINT_cm = 3519
    0, // MULLO_UINT_eg = 3520
    0, // MULLO_UINT_r600 = 3521
    0, // MUL_IEEE = 3522
    0, // MUL_INT24_cm = 3523
    0, // MUL_LIT_eg = 3524
    0, // MUL_LIT_r600 = 3525
    0, // MUL_UINT24_eg = 3526
    0, // NOT_INT = 3527
    0, // OR_INT = 3528
    0, // PAD = 3529
    0, // POP_EG = 3530
    0, // POP_R600 = 3531
    0, // PRED_SETE = 3532
    0, // PRED_SETE_INT = 3533
    0, // PRED_SETGE = 3534
    0, // PRED_SETGE_INT = 3535
    0, // PRED_SETGT = 3536
    0, // PRED_SETGT_INT = 3537
    0, // PRED_SETNE = 3538
    0, // PRED_SETNE_INT = 3539
    0, // PRED_X = 3540
    0, // R600_EXTRACT_ELT_V2 = 3541
    0, // R600_EXTRACT_ELT_V4 = 3542
    0, // R600_ExportBuf = 3543
    0, // R600_ExportSwz = 3544
    0, // R600_INSERT_ELT_V2 = 3545
    0, // R600_INSERT_ELT_V4 = 3546
    0, // R600_RegisterLoad = 3547
    0, // R600_RegisterStore = 3548
    0, // RAT_MSKOR = 3549
    0, // RAT_STORE_DWORD128 = 3550
    0, // RAT_STORE_DWORD32 = 3551
    0, // RAT_STORE_DWORD64 = 3552
    0, // RAT_STORE_TYPED_cm = 3553
    0, // RAT_STORE_TYPED_eg = 3554
    0, // RAT_WRITE_CACHELESS_128_eg = 3555
    0, // RAT_WRITE_CACHELESS_32_eg = 3556
    0, // RAT_WRITE_CACHELESS_64_eg = 3557
    0, // RECIPSQRT_CLAMPED_cm = 3558
    0, // RECIPSQRT_CLAMPED_eg = 3559
    0, // RECIPSQRT_CLAMPED_r600 = 3560
    0, // RECIPSQRT_IEEE_cm = 3561
    0, // RECIPSQRT_IEEE_eg = 3562
    0, // RECIPSQRT_IEEE_r600 = 3563
    0, // RECIP_CLAMPED_cm = 3564
    0, // RECIP_CLAMPED_eg = 3565
    0, // RECIP_CLAMPED_r600 = 3566
    0, // RECIP_IEEE_cm = 3567
    0, // RECIP_IEEE_eg = 3568
    0, // RECIP_IEEE_r600 = 3569
    0, // RECIP_UINT_eg = 3570
    0, // RECIP_UINT_r600 = 3571
    0, // RETDYN = 3572
    0, // RETURN = 3573
    0, // RNDNE = 3574
    0, // SETE = 3575
    0, // SETE_DX10 = 3576
    0, // SETE_INT = 3577
    0, // SETGE_DX10 = 3578
    0, // SETGE_INT = 3579
    0, // SETGE_UINT = 3580
    0, // SETGT_DX10 = 3581
    0, // SETGT_INT = 3582
    0, // SETGT_UINT = 3583
    0, // SETNE_DX10 = 3584
    0, // SETNE_INT = 3585
    0, // SGE = 3586
    0, // SGT = 3587
    0, // SIN_cm = 3588
    0, // SIN_eg = 3589
    0, // SIN_r600 = 3590
    0, // SIN_r700 = 3591
    Feature_isGCN | 0, // SI_BREAK = 3592
    Feature_isGCN | 0, // SI_BR_UNDEF = 3593
    Feature_isGCN | 0, // SI_ELSE = 3594
    Feature_isGCN | 0, // SI_ELSE_BREAK = 3595
    Feature_isGCN | 0, // SI_END_CF = 3596
    Feature_isGCN | 0, // SI_IF = 3597
    Feature_isGCN | 0, // SI_IF_BREAK = 3598
    Feature_isGCN | 0, // SI_INDIRECT_DST_V1 = 3599
    Feature_isGCN | 0, // SI_INDIRECT_DST_V16 = 3600
    Feature_isGCN | 0, // SI_INDIRECT_DST_V2 = 3601
    Feature_isGCN | 0, // SI_INDIRECT_DST_V4 = 3602
    Feature_isGCN | 0, // SI_INDIRECT_DST_V8 = 3603
    Feature_isGCN | 0, // SI_INDIRECT_SRC_V1 = 3604
    Feature_isGCN | 0, // SI_INDIRECT_SRC_V16 = 3605
    Feature_isGCN | 0, // SI_INDIRECT_SRC_V2 = 3606
    Feature_isGCN | 0, // SI_INDIRECT_SRC_V4 = 3607
    Feature_isGCN | 0, // SI_INDIRECT_SRC_V8 = 3608
    Feature_isGCN | 0, // SI_INIT_M0 = 3609
    Feature_isGCN | 0, // SI_KILL = 3610
    Feature_isGCN | 0, // SI_KILL_TERMINATOR = 3611
    Feature_isGCN | 0, // SI_LOOP = 3612
    Feature_isGCN | 0, // SI_MASK_BRANCH = 3613
    Feature_isGCN | 0, // SI_PC_ADD_REL_OFFSET = 3614
    Feature_isGCN | 0, // SI_PS_LIVE = 3615
    Feature_isGCN | 0, // SI_RETURN = 3616
    Feature_isGCN | 0, // SI_SPILL_S128_RESTORE = 3617
    Feature_isGCN | 0, // SI_SPILL_S128_SAVE = 3618
    Feature_isGCN | 0, // SI_SPILL_S256_RESTORE = 3619
    Feature_isGCN | 0, // SI_SPILL_S256_SAVE = 3620
    Feature_isGCN | 0, // SI_SPILL_S32_RESTORE = 3621
    Feature_isGCN | 0, // SI_SPILL_S32_SAVE = 3622
    Feature_isGCN | 0, // SI_SPILL_S512_RESTORE = 3623
    Feature_isGCN | 0, // SI_SPILL_S512_SAVE = 3624
    Feature_isGCN | 0, // SI_SPILL_S64_RESTORE = 3625
    Feature_isGCN | 0, // SI_SPILL_S64_SAVE = 3626
    Feature_isGCN | 0, // SI_SPILL_V128_RESTORE = 3627
    Feature_isGCN | 0, // SI_SPILL_V128_SAVE = 3628
    Feature_isGCN | 0, // SI_SPILL_V256_RESTORE = 3629
    Feature_isGCN | 0, // SI_SPILL_V256_SAVE = 3630
    Feature_isGCN | 0, // SI_SPILL_V32_RESTORE = 3631
    Feature_isGCN | 0, // SI_SPILL_V32_SAVE = 3632
    Feature_isGCN | 0, // SI_SPILL_V512_RESTORE = 3633
    Feature_isGCN | 0, // SI_SPILL_V512_SAVE = 3634
    Feature_isGCN | 0, // SI_SPILL_V64_RESTORE = 3635
    Feature_isGCN | 0, // SI_SPILL_V64_SAVE = 3636
    Feature_isGCN | 0, // SI_SPILL_V96_RESTORE = 3637
    Feature_isGCN | 0, // SI_SPILL_V96_SAVE = 3638
    0, // SNE = 3639
    0, // SUBB_UINT = 3640
    0, // SUB_INT = 3641
    Feature_isGCN | 0, // S_ABSDIFF_I32 = 3642
    Feature_isGCN | Feature_isSICI | 0, // S_ABSDIFF_I32_si = 3643
    Feature_isGCN | Feature_isVI | 0, // S_ABSDIFF_I32_vi = 3644
    Feature_isGCN | 0, // S_ABS_I32 = 3645
    Feature_isGCN | Feature_isSICI | 0, // S_ABS_I32_si = 3646
    Feature_isGCN | Feature_isVI | 0, // S_ABS_I32_vi = 3647
    Feature_isGCN | 0, // S_ADDC_U32 = 3648
    Feature_isGCN | Feature_isSICI | 0, // S_ADDC_U32_si = 3649
    Feature_isGCN | Feature_isVI | 0, // S_ADDC_U32_vi = 3650
    Feature_isGCN | 0, // S_ADDK_I32 = 3651
    Feature_isGCN | Feature_isSICI | 0, // S_ADDK_I32_si = 3652
    Feature_isGCN | Feature_isVI | 0, // S_ADDK_I32_vi = 3653
    Feature_isGCN | 0, // S_ADD_I32 = 3654
    Feature_isGCN | Feature_isSICI | 0, // S_ADD_I32_si = 3655
    Feature_isGCN | Feature_isVI | 0, // S_ADD_I32_vi = 3656
    Feature_isGCN | 0, // S_ADD_U32 = 3657
    Feature_isGCN | Feature_isSICI | 0, // S_ADD_U32_si = 3658
    Feature_isGCN | Feature_isVI | 0, // S_ADD_U32_vi = 3659
    Feature_isGCN | 0, // S_ANDN2_B32 = 3660
    Feature_isGCN | Feature_isSICI | 0, // S_ANDN2_B32_si = 3661
    Feature_isGCN | Feature_isVI | 0, // S_ANDN2_B32_vi = 3662
    Feature_isGCN | 0, // S_ANDN2_B64 = 3663
    Feature_isGCN | Feature_isSICI | 0, // S_ANDN2_B64_si = 3664
    Feature_isGCN | 0, // S_ANDN2_B64_term = 3665
    Feature_isGCN | Feature_isVI | 0, // S_ANDN2_B64_vi = 3666
    Feature_isGCN | 0, // S_ANDN2_SAVEEXEC_B64 = 3667
    Feature_isGCN | Feature_isSICI | 0, // S_ANDN2_SAVEEXEC_B64_si = 3668
    Feature_isGCN | Feature_isVI | 0, // S_ANDN2_SAVEEXEC_B64_vi = 3669
    Feature_isGCN | 0, // S_AND_B32 = 3670
    Feature_isGCN | Feature_isSICI | 0, // S_AND_B32_si = 3671
    Feature_isGCN | Feature_isVI | 0, // S_AND_B32_vi = 3672
    Feature_isGCN | 0, // S_AND_B64 = 3673
    Feature_isGCN | Feature_isSICI | 0, // S_AND_B64_si = 3674
    Feature_isGCN | Feature_isVI | 0, // S_AND_B64_vi = 3675
    Feature_isGCN | 0, // S_AND_SAVEEXEC_B64 = 3676
    Feature_isGCN | Feature_isSICI | 0, // S_AND_SAVEEXEC_B64_si = 3677
    Feature_isGCN | Feature_isVI | 0, // S_AND_SAVEEXEC_B64_vi = 3678
    Feature_isGCN | 0, // S_ASHR_I32 = 3679
    Feature_isGCN | Feature_isSICI | 0, // S_ASHR_I32_si = 3680
    Feature_isGCN | Feature_isVI | 0, // S_ASHR_I32_vi = 3681
    Feature_isGCN | 0, // S_ASHR_I64 = 3682
    Feature_isGCN | Feature_isSICI | 0, // S_ASHR_I64_si = 3683
    Feature_isGCN | Feature_isVI | 0, // S_ASHR_I64_vi = 3684
    Feature_isGCN | 0, // S_BARRIER = 3685
    Feature_isGCN | 0, // S_BCNT0_I32_B32 = 3686
    Feature_isGCN | Feature_isSICI | 0, // S_BCNT0_I32_B32_si = 3687
    Feature_isGCN | Feature_isVI | 0, // S_BCNT0_I32_B32_vi = 3688
    Feature_isGCN | 0, // S_BCNT0_I32_B64 = 3689
    Feature_isGCN | Feature_isSICI | 0, // S_BCNT0_I32_B64_si = 3690
    Feature_isGCN | Feature_isVI | 0, // S_BCNT0_I32_B64_vi = 3691
    Feature_isGCN | 0, // S_BCNT1_I32_B32 = 3692
    Feature_isGCN | Feature_isSICI | 0, // S_BCNT1_I32_B32_si = 3693
    Feature_isGCN | Feature_isVI | 0, // S_BCNT1_I32_B32_vi = 3694
    Feature_isGCN | 0, // S_BCNT1_I32_B64 = 3695
    Feature_isGCN | Feature_isSICI | 0, // S_BCNT1_I32_B64_si = 3696
    Feature_isGCN | Feature_isVI | 0, // S_BCNT1_I32_B64_vi = 3697
    Feature_isGCN | 0, // S_BFE_I32 = 3698
    Feature_isGCN | Feature_isSICI | 0, // S_BFE_I32_si = 3699
    Feature_isGCN | Feature_isVI | 0, // S_BFE_I32_vi = 3700
    Feature_isGCN | 0, // S_BFE_I64 = 3701
    Feature_isGCN | Feature_isSICI | 0, // S_BFE_I64_si = 3702
    Feature_isGCN | Feature_isVI | 0, // S_BFE_I64_vi = 3703
    Feature_isGCN | 0, // S_BFE_U32 = 3704
    Feature_isGCN | Feature_isSICI | 0, // S_BFE_U32_si = 3705
    Feature_isGCN | Feature_isVI | 0, // S_BFE_U32_vi = 3706
    Feature_isGCN | 0, // S_BFE_U64 = 3707
    Feature_isGCN | Feature_isSICI | 0, // S_BFE_U64_si = 3708
    Feature_isGCN | Feature_isVI | 0, // S_BFE_U64_vi = 3709
    Feature_isGCN | 0, // S_BFM_B32 = 3710
    Feature_isGCN | Feature_isSICI | 0, // S_BFM_B32_si = 3711
    Feature_isGCN | Feature_isVI | 0, // S_BFM_B32_vi = 3712
    Feature_isGCN | 0, // S_BFM_B64 = 3713
    Feature_isGCN | Feature_isSICI | 0, // S_BFM_B64_si = 3714
    Feature_isGCN | Feature_isVI | 0, // S_BFM_B64_vi = 3715
    Feature_isGCN | 0, // S_BITCMP0_B32 = 3716
    Feature_isGCN | 0, // S_BITCMP0_B64 = 3717
    Feature_isGCN | 0, // S_BITCMP1_B32 = 3718
    Feature_isGCN | 0, // S_BITCMP1_B64 = 3719
    Feature_isGCN | 0, // S_BITSET0_B32 = 3720
    Feature_isGCN | Feature_isSICI | 0, // S_BITSET0_B32_si = 3721
    Feature_isGCN | Feature_isVI | 0, // S_BITSET0_B32_vi = 3722
    Feature_isGCN | 0, // S_BITSET0_B64 = 3723
    Feature_isGCN | Feature_isSICI | 0, // S_BITSET0_B64_si = 3724
    Feature_isGCN | Feature_isVI | 0, // S_BITSET0_B64_vi = 3725
    Feature_isGCN | 0, // S_BITSET1_B32 = 3726
    Feature_isGCN | Feature_isSICI | 0, // S_BITSET1_B32_si = 3727
    Feature_isGCN | Feature_isVI | 0, // S_BITSET1_B32_vi = 3728
    Feature_isGCN | 0, // S_BITSET1_B64 = 3729
    Feature_isGCN | Feature_isSICI | 0, // S_BITSET1_B64_si = 3730
    Feature_isGCN | Feature_isVI | 0, // S_BITSET1_B64_vi = 3731
    Feature_isGCN | 0, // S_BRANCH = 3732
    Feature_isGCN | 0, // S_BREV_B32 = 3733
    Feature_isGCN | Feature_isSICI | 0, // S_BREV_B32_si = 3734
    Feature_isGCN | Feature_isVI | 0, // S_BREV_B32_vi = 3735
    Feature_isGCN | 0, // S_BREV_B64 = 3736
    Feature_isGCN | Feature_isSICI | 0, // S_BREV_B64_si = 3737
    Feature_isGCN | Feature_isVI | 0, // S_BREV_B64_vi = 3738
    Feature_isGCN | 0, // S_BUFFER_LOAD_DWORDX16_IMM = 3739
    Feature_isGCN | Feature_isCIOnly | 0, // S_BUFFER_LOAD_DWORDX16_IMM_ci = 3740
    Feature_isGCN | Feature_isSICI | 0, // S_BUFFER_LOAD_DWORDX16_IMM_si = 3741
    Feature_isGCN | Feature_isVI | 0, // S_BUFFER_LOAD_DWORDX16_IMM_vi = 3742
    Feature_isGCN | 0, // S_BUFFER_LOAD_DWORDX16_SGPR = 3743
    Feature_isGCN | Feature_isSICI | 0, // S_BUFFER_LOAD_DWORDX16_SGPR_si = 3744
    Feature_isGCN | Feature_isVI | 0, // S_BUFFER_LOAD_DWORDX16_SGPR_vi = 3745
    Feature_isGCN | 0, // S_BUFFER_LOAD_DWORDX2_IMM = 3746
    Feature_isGCN | Feature_isCIOnly | 0, // S_BUFFER_LOAD_DWORDX2_IMM_ci = 3747
    Feature_isGCN | Feature_isSICI | 0, // S_BUFFER_LOAD_DWORDX2_IMM_si = 3748
    Feature_isGCN | Feature_isVI | 0, // S_BUFFER_LOAD_DWORDX2_IMM_vi = 3749
    Feature_isGCN | 0, // S_BUFFER_LOAD_DWORDX2_SGPR = 3750
    Feature_isGCN | Feature_isSICI | 0, // S_BUFFER_LOAD_DWORDX2_SGPR_si = 3751
    Feature_isGCN | Feature_isVI | 0, // S_BUFFER_LOAD_DWORDX2_SGPR_vi = 3752
    Feature_isGCN | 0, // S_BUFFER_LOAD_DWORDX4_IMM = 3753
    Feature_isGCN | Feature_isCIOnly | 0, // S_BUFFER_LOAD_DWORDX4_IMM_ci = 3754
    Feature_isGCN | Feature_isSICI | 0, // S_BUFFER_LOAD_DWORDX4_IMM_si = 3755
    Feature_isGCN | Feature_isVI | 0, // S_BUFFER_LOAD_DWORDX4_IMM_vi = 3756
    Feature_isGCN | 0, // S_BUFFER_LOAD_DWORDX4_SGPR = 3757
    Feature_isGCN | Feature_isSICI | 0, // S_BUFFER_LOAD_DWORDX4_SGPR_si = 3758
    Feature_isGCN | Feature_isVI | 0, // S_BUFFER_LOAD_DWORDX4_SGPR_vi = 3759
    Feature_isGCN | 0, // S_BUFFER_LOAD_DWORDX8_IMM = 3760
    Feature_isGCN | Feature_isCIOnly | 0, // S_BUFFER_LOAD_DWORDX8_IMM_ci = 3761
    Feature_isGCN | Feature_isSICI | 0, // S_BUFFER_LOAD_DWORDX8_IMM_si = 3762
    Feature_isGCN | Feature_isVI | 0, // S_BUFFER_LOAD_DWORDX8_IMM_vi = 3763
    Feature_isGCN | 0, // S_BUFFER_LOAD_DWORDX8_SGPR = 3764
    Feature_isGCN | Feature_isSICI | 0, // S_BUFFER_LOAD_DWORDX8_SGPR_si = 3765
    Feature_isGCN | Feature_isVI | 0, // S_BUFFER_LOAD_DWORDX8_SGPR_vi = 3766
    Feature_isGCN | 0, // S_BUFFER_LOAD_DWORD_IMM = 3767
    Feature_isGCN | Feature_isCIOnly | 0, // S_BUFFER_LOAD_DWORD_IMM_ci = 3768
    Feature_isGCN | Feature_isSICI | 0, // S_BUFFER_LOAD_DWORD_IMM_si = 3769
    Feature_isGCN | Feature_isVI | 0, // S_BUFFER_LOAD_DWORD_IMM_vi = 3770
    Feature_isGCN | 0, // S_BUFFER_LOAD_DWORD_SGPR = 3771
    Feature_isGCN | Feature_isSICI | 0, // S_BUFFER_LOAD_DWORD_SGPR_si = 3772
    Feature_isGCN | Feature_isVI | 0, // S_BUFFER_LOAD_DWORD_SGPR_vi = 3773
    Feature_isGCN | 0, // S_BUFFER_STORE_DWORDX2_IMM = 3774
    Feature_isGCN | Feature_isVI | 0, // S_BUFFER_STORE_DWORDX2_IMM_vi = 3775
    Feature_isGCN | 0, // S_BUFFER_STORE_DWORDX2_SGPR = 3776
    Feature_isGCN | Feature_isVI | 0, // S_BUFFER_STORE_DWORDX2_SGPR_vi = 3777
    Feature_isGCN | 0, // S_BUFFER_STORE_DWORDX4_IMM = 3778
    Feature_isGCN | Feature_isVI | 0, // S_BUFFER_STORE_DWORDX4_IMM_vi = 3779
    Feature_isGCN | 0, // S_BUFFER_STORE_DWORDX4_SGPR = 3780
    Feature_isGCN | Feature_isVI | 0, // S_BUFFER_STORE_DWORDX4_SGPR_vi = 3781
    Feature_isGCN | 0, // S_BUFFER_STORE_DWORD_IMM = 3782
    Feature_isGCN | Feature_isVI | 0, // S_BUFFER_STORE_DWORD_IMM_vi = 3783
    Feature_isGCN | 0, // S_BUFFER_STORE_DWORD_SGPR = 3784
    Feature_isGCN | Feature_isVI | 0, // S_BUFFER_STORE_DWORD_SGPR_vi = 3785
    Feature_isGCN | 0, // S_CBRANCH_EXECNZ = 3786
    Feature_isGCN | 0, // S_CBRANCH_EXECZ = 3787
    Feature_isGCN | 0, // S_CBRANCH_G_FORK = 3788
    Feature_isGCN | Feature_isSICI | 0, // S_CBRANCH_G_FORK_si = 3789
    Feature_isGCN | Feature_isVI | 0, // S_CBRANCH_G_FORK_vi = 3790
    Feature_isGCN | 0, // S_CBRANCH_I_FORK = 3791
    Feature_isGCN | Feature_isSICI | 0, // S_CBRANCH_I_FORK_si = 3792
    Feature_isGCN | Feature_isVI | 0, // S_CBRANCH_I_FORK_vi = 3793
    Feature_isGCN | 0, // S_CBRANCH_JOIN = 3794
    Feature_isGCN | Feature_isSICI | 0, // S_CBRANCH_JOIN_si = 3795
    Feature_isGCN | Feature_isVI | 0, // S_CBRANCH_JOIN_vi = 3796
    Feature_isGCN | 0, // S_CBRANCH_SCC0 = 3797
    Feature_isGCN | 0, // S_CBRANCH_SCC1 = 3798
    Feature_isGCN | 0, // S_CBRANCH_VCCNZ = 3799
    Feature_isGCN | 0, // S_CBRANCH_VCCZ = 3800
    Feature_isGCN | 0, // S_CMOVK_I32 = 3801
    Feature_isGCN | Feature_isSICI | 0, // S_CMOVK_I32_si = 3802
    Feature_isGCN | Feature_isVI | 0, // S_CMOVK_I32_vi = 3803
    Feature_isGCN | 0, // S_CMOV_B32 = 3804
    Feature_isGCN | Feature_isSICI | 0, // S_CMOV_B32_si = 3805
    Feature_isGCN | Feature_isVI | 0, // S_CMOV_B32_vi = 3806
    Feature_isGCN | 0, // S_CMOV_B64 = 3807
    Feature_isGCN | Feature_isSICI | 0, // S_CMOV_B64_si = 3808
    Feature_isGCN | Feature_isVI | 0, // S_CMOV_B64_vi = 3809
    Feature_isGCN | 0, // S_CMPK_EQ_I32 = 3810
    Feature_isGCN | Feature_isSICI | 0, // S_CMPK_EQ_I32_si = 3811
    Feature_isGCN | Feature_isVI | 0, // S_CMPK_EQ_I32_vi = 3812
    Feature_isGCN | 0, // S_CMPK_EQ_U32 = 3813
    Feature_isGCN | Feature_isSICI | 0, // S_CMPK_EQ_U32_si = 3814
    Feature_isGCN | Feature_isVI | 0, // S_CMPK_EQ_U32_vi = 3815
    Feature_isGCN | 0, // S_CMPK_GE_I32 = 3816
    Feature_isGCN | Feature_isSICI | 0, // S_CMPK_GE_I32_si = 3817
    Feature_isGCN | Feature_isVI | 0, // S_CMPK_GE_I32_vi = 3818
    Feature_isGCN | 0, // S_CMPK_GE_U32 = 3819
    Feature_isGCN | Feature_isSICI | 0, // S_CMPK_GE_U32_si = 3820
    Feature_isGCN | Feature_isVI | 0, // S_CMPK_GE_U32_vi = 3821
    Feature_isGCN | 0, // S_CMPK_GT_I32 = 3822
    Feature_isGCN | Feature_isSICI | 0, // S_CMPK_GT_I32_si = 3823
    Feature_isGCN | Feature_isVI | 0, // S_CMPK_GT_I32_vi = 3824
    Feature_isGCN | 0, // S_CMPK_GT_U32 = 3825
    Feature_isGCN | Feature_isSICI | 0, // S_CMPK_GT_U32_si = 3826
    Feature_isGCN | Feature_isVI | 0, // S_CMPK_GT_U32_vi = 3827
    Feature_isGCN | 0, // S_CMPK_LE_I32 = 3828
    Feature_isGCN | Feature_isSICI | 0, // S_CMPK_LE_I32_si = 3829
    Feature_isGCN | Feature_isVI | 0, // S_CMPK_LE_I32_vi = 3830
    Feature_isGCN | 0, // S_CMPK_LE_U32 = 3831
    Feature_isGCN | Feature_isSICI | 0, // S_CMPK_LE_U32_si = 3832
    Feature_isGCN | Feature_isVI | 0, // S_CMPK_LE_U32_vi = 3833
    Feature_isGCN | 0, // S_CMPK_LG_I32 = 3834
    Feature_isGCN | Feature_isSICI | 0, // S_CMPK_LG_I32_si = 3835
    Feature_isGCN | Feature_isVI | 0, // S_CMPK_LG_I32_vi = 3836
    Feature_isGCN | 0, // S_CMPK_LG_U32 = 3837
    Feature_isGCN | Feature_isSICI | 0, // S_CMPK_LG_U32_si = 3838
    Feature_isGCN | Feature_isVI | 0, // S_CMPK_LG_U32_vi = 3839
    Feature_isGCN | 0, // S_CMPK_LT_I32 = 3840
    Feature_isGCN | Feature_isSICI | 0, // S_CMPK_LT_I32_si = 3841
    Feature_isGCN | Feature_isVI | 0, // S_CMPK_LT_I32_vi = 3842
    Feature_isGCN | 0, // S_CMPK_LT_U32 = 3843
    Feature_isGCN | Feature_isSICI | 0, // S_CMPK_LT_U32_si = 3844
    Feature_isGCN | Feature_isVI | 0, // S_CMPK_LT_U32_vi = 3845
    Feature_isGCN | 0, // S_CMP_EQ_I32 = 3846
    Feature_isGCN | 0, // S_CMP_EQ_U32 = 3847
    Feature_isVI | 0, // S_CMP_EQ_U64 = 3848
    Feature_isGCN | 0, // S_CMP_GE_I32 = 3849
    Feature_isGCN | 0, // S_CMP_GE_U32 = 3850
    Feature_isGCN | 0, // S_CMP_GT_I32 = 3851
    Feature_isGCN | 0, // S_CMP_GT_U32 = 3852
    Feature_isGCN | 0, // S_CMP_LE_I32 = 3853
    Feature_isGCN | 0, // S_CMP_LE_U32 = 3854
    Feature_isGCN | 0, // S_CMP_LG_I32 = 3855
    Feature_isGCN | 0, // S_CMP_LG_U32 = 3856
    Feature_isVI | 0, // S_CMP_LG_U64 = 3857
    Feature_isGCN | 0, // S_CMP_LT_I32 = 3858
    Feature_isGCN | 0, // S_CMP_LT_U32 = 3859
    Feature_isGCN | 0, // S_CSELECT_B32 = 3860
    Feature_isGCN | Feature_isSICI | 0, // S_CSELECT_B32_si = 3861
    Feature_isGCN | Feature_isVI | 0, // S_CSELECT_B32_vi = 3862
    Feature_isGCN | 0, // S_CSELECT_B64 = 3863
    Feature_isGCN | Feature_isSICI | 0, // S_CSELECT_B64_si = 3864
    Feature_isGCN | Feature_isVI | 0, // S_CSELECT_B64_vi = 3865
    Feature_isGCN | 0, // S_DCACHE_INV = 3866
    Feature_isCIVI | 0, // S_DCACHE_INV_VOL = 3867
    Feature_isCIVI | Feature_isCIOnly | 0, // S_DCACHE_INV_VOL_ci = 3868
    Feature_isCIVI | Feature_isVI | 0, // S_DCACHE_INV_VOL_vi = 3869
    Feature_isGCN | Feature_isSICI | 0, // S_DCACHE_INV_si = 3870
    Feature_isGCN | Feature_isVI | 0, // S_DCACHE_INV_vi = 3871
    Feature_isVI | 0, // S_DCACHE_WB = 3872
    Feature_isVI | 0, // S_DCACHE_WB_VOL = 3873
    Feature_isVI | Feature_isVI | 0, // S_DCACHE_WB_VOL_vi = 3874
    Feature_isVI | Feature_isVI | 0, // S_DCACHE_WB_vi = 3875
    Feature_isGCN | 0, // S_DECPERFLEVEL = 3876
    Feature_isGCN | 0, // S_ENDPGM = 3877
    Feature_isGCN | 0, // S_FF0_I32_B32 = 3878
    Feature_isGCN | Feature_isSICI | 0, // S_FF0_I32_B32_si = 3879
    Feature_isGCN | Feature_isVI | 0, // S_FF0_I32_B32_vi = 3880
    Feature_isGCN | 0, // S_FF0_I32_B64 = 3881
    Feature_isGCN | Feature_isSICI | 0, // S_FF0_I32_B64_si = 3882
    Feature_isGCN | Feature_isVI | 0, // S_FF0_I32_B64_vi = 3883
    Feature_isGCN | 0, // S_FF1_I32_B32 = 3884
    Feature_isGCN | Feature_isSICI | 0, // S_FF1_I32_B32_si = 3885
    Feature_isGCN | Feature_isVI | 0, // S_FF1_I32_B32_vi = 3886
    Feature_isGCN | 0, // S_FF1_I32_B64 = 3887
    Feature_isGCN | Feature_isSICI | 0, // S_FF1_I32_B64_si = 3888
    Feature_isGCN | Feature_isVI | 0, // S_FF1_I32_B64_vi = 3889
    Feature_isGCN | 0, // S_FLBIT_I32 = 3890
    Feature_isGCN | 0, // S_FLBIT_I32_B32 = 3891
    Feature_isGCN | Feature_isSICI | 0, // S_FLBIT_I32_B32_si = 3892
    Feature_isGCN | Feature_isVI | 0, // S_FLBIT_I32_B32_vi = 3893
    Feature_isGCN | 0, // S_FLBIT_I32_B64 = 3894
    Feature_isGCN | Feature_isSICI | 0, // S_FLBIT_I32_B64_si = 3895
    Feature_isGCN | Feature_isVI | 0, // S_FLBIT_I32_B64_vi = 3896
    Feature_isGCN | 0, // S_FLBIT_I32_I64 = 3897
    Feature_isGCN | Feature_isSICI | 0, // S_FLBIT_I32_I64_si = 3898
    Feature_isGCN | Feature_isVI | 0, // S_FLBIT_I32_I64_vi = 3899
    Feature_isGCN | Feature_isSICI | 0, // S_FLBIT_I32_si = 3900
    Feature_isGCN | Feature_isVI | 0, // S_FLBIT_I32_vi = 3901
    Feature_isGCN | 0, // S_GETPC_B64 = 3902
    Feature_isGCN | Feature_isSICI | 0, // S_GETPC_B64_si = 3903
    Feature_isGCN | Feature_isVI | 0, // S_GETPC_B64_vi = 3904
    Feature_isGCN | 0, // S_GETREG_B32 = 3905
    Feature_isGCN | Feature_isSICI | 0, // S_GETREG_B32_si = 3906
    Feature_isGCN | Feature_isVI | 0, // S_GETREG_B32_vi = 3907
    Feature_isGCN | 0, // S_ICACHE_INV = 3908
    Feature_isGCN | 0, // S_INCPERFLEVEL = 3909
    Feature_isGCN | 0, // S_LOAD_DWORDX16_IMM = 3910
    Feature_isGCN | Feature_isCIOnly | 0, // S_LOAD_DWORDX16_IMM_ci = 3911
    Feature_isGCN | Feature_isSICI | 0, // S_LOAD_DWORDX16_IMM_si = 3912
    Feature_isGCN | Feature_isVI | 0, // S_LOAD_DWORDX16_IMM_vi = 3913
    Feature_isGCN | 0, // S_LOAD_DWORDX16_SGPR = 3914
    Feature_isGCN | Feature_isSICI | 0, // S_LOAD_DWORDX16_SGPR_si = 3915
    Feature_isGCN | Feature_isVI | 0, // S_LOAD_DWORDX16_SGPR_vi = 3916
    Feature_isGCN | 0, // S_LOAD_DWORDX2_IMM = 3917
    Feature_isGCN | Feature_isCIOnly | 0, // S_LOAD_DWORDX2_IMM_ci = 3918
    Feature_isGCN | Feature_isSICI | 0, // S_LOAD_DWORDX2_IMM_si = 3919
    Feature_isGCN | Feature_isVI | 0, // S_LOAD_DWORDX2_IMM_vi = 3920
    Feature_isGCN | 0, // S_LOAD_DWORDX2_SGPR = 3921
    Feature_isGCN | Feature_isSICI | 0, // S_LOAD_DWORDX2_SGPR_si = 3922
    Feature_isGCN | Feature_isVI | 0, // S_LOAD_DWORDX2_SGPR_vi = 3923
    Feature_isGCN | 0, // S_LOAD_DWORDX4_IMM = 3924
    Feature_isGCN | Feature_isCIOnly | 0, // S_LOAD_DWORDX4_IMM_ci = 3925
    Feature_isGCN | Feature_isSICI | 0, // S_LOAD_DWORDX4_IMM_si = 3926
    Feature_isGCN | Feature_isVI | 0, // S_LOAD_DWORDX4_IMM_vi = 3927
    Feature_isGCN | 0, // S_LOAD_DWORDX4_SGPR = 3928
    Feature_isGCN | Feature_isSICI | 0, // S_LOAD_DWORDX4_SGPR_si = 3929
    Feature_isGCN | Feature_isVI | 0, // S_LOAD_DWORDX4_SGPR_vi = 3930
    Feature_isGCN | 0, // S_LOAD_DWORDX8_IMM = 3931
    Feature_isGCN | Feature_isCIOnly | 0, // S_LOAD_DWORDX8_IMM_ci = 3932
    Feature_isGCN | Feature_isSICI | 0, // S_LOAD_DWORDX8_IMM_si = 3933
    Feature_isGCN | Feature_isVI | 0, // S_LOAD_DWORDX8_IMM_vi = 3934
    Feature_isGCN | 0, // S_LOAD_DWORDX8_SGPR = 3935
    Feature_isGCN | Feature_isSICI | 0, // S_LOAD_DWORDX8_SGPR_si = 3936
    Feature_isGCN | Feature_isVI | 0, // S_LOAD_DWORDX8_SGPR_vi = 3937
    Feature_isGCN | 0, // S_LOAD_DWORD_IMM = 3938
    Feature_isGCN | Feature_isCIOnly | 0, // S_LOAD_DWORD_IMM_ci = 3939
    Feature_isGCN | Feature_isSICI | 0, // S_LOAD_DWORD_IMM_si = 3940
    Feature_isGCN | Feature_isVI | 0, // S_LOAD_DWORD_IMM_vi = 3941
    Feature_isGCN | 0, // S_LOAD_DWORD_SGPR = 3942
    Feature_isGCN | Feature_isSICI | 0, // S_LOAD_DWORD_SGPR_si = 3943
    Feature_isGCN | Feature_isVI | 0, // S_LOAD_DWORD_SGPR_vi = 3944
    Feature_isGCN | 0, // S_LSHL_B32 = 3945
    Feature_isGCN | Feature_isSICI | 0, // S_LSHL_B32_si = 3946
    Feature_isGCN | Feature_isVI | 0, // S_LSHL_B32_vi = 3947
    Feature_isGCN | 0, // S_LSHL_B64 = 3948
    Feature_isGCN | Feature_isSICI | 0, // S_LSHL_B64_si = 3949
    Feature_isGCN | Feature_isVI | 0, // S_LSHL_B64_vi = 3950
    Feature_isGCN | 0, // S_LSHR_B32 = 3951
    Feature_isGCN | Feature_isSICI | 0, // S_LSHR_B32_si = 3952
    Feature_isGCN | Feature_isVI | 0, // S_LSHR_B32_vi = 3953
    Feature_isGCN | 0, // S_LSHR_B64 = 3954
    Feature_isGCN | Feature_isSICI | 0, // S_LSHR_B64_si = 3955
    Feature_isGCN | Feature_isVI | 0, // S_LSHR_B64_vi = 3956
    Feature_isGCN | 0, // S_MAX_I32 = 3957
    Feature_isGCN | Feature_isSICI | 0, // S_MAX_I32_si = 3958
    Feature_isGCN | Feature_isVI | 0, // S_MAX_I32_vi = 3959
    Feature_isGCN | 0, // S_MAX_U32 = 3960
    Feature_isGCN | Feature_isSICI | 0, // S_MAX_U32_si = 3961
    Feature_isGCN | Feature_isVI | 0, // S_MAX_U32_vi = 3962
    Feature_isVI | 0, // S_MEMREALTIME = 3963
    Feature_isVI | Feature_isVI | 0, // S_MEMREALTIME_vi = 3964
    Feature_isGCN | 0, // S_MEMTIME = 3965
    Feature_isGCN | Feature_isSICI | 0, // S_MEMTIME_si = 3966
    Feature_isGCN | Feature_isVI | 0, // S_MEMTIME_vi = 3967
    Feature_isGCN | 0, // S_MIN_I32 = 3968
    Feature_isGCN | Feature_isSICI | 0, // S_MIN_I32_si = 3969
    Feature_isGCN | Feature_isVI | 0, // S_MIN_I32_vi = 3970
    Feature_isGCN | 0, // S_MIN_U32 = 3971
    Feature_isGCN | Feature_isSICI | 0, // S_MIN_U32_si = 3972
    Feature_isGCN | Feature_isVI | 0, // S_MIN_U32_vi = 3973
    Feature_isGCN | 0, // S_MOVK_I32 = 3974
    Feature_isGCN | Feature_isSICI | 0, // S_MOVK_I32_si = 3975
    Feature_isGCN | Feature_isVI | 0, // S_MOVK_I32_vi = 3976
    Feature_isGCN | 0, // S_MOVRELD_B32 = 3977
    Feature_isGCN | Feature_isSICI | 0, // S_MOVRELD_B32_si = 3978
    Feature_isGCN | Feature_isVI | 0, // S_MOVRELD_B32_vi = 3979
    Feature_isGCN | 0, // S_MOVRELD_B64 = 3980
    Feature_isGCN | Feature_isSICI | 0, // S_MOVRELD_B64_si = 3981
    Feature_isGCN | Feature_isVI | 0, // S_MOVRELD_B64_vi = 3982
    Feature_isGCN | 0, // S_MOVRELS_B32 = 3983
    Feature_isGCN | Feature_isSICI | 0, // S_MOVRELS_B32_si = 3984
    Feature_isGCN | Feature_isVI | 0, // S_MOVRELS_B32_vi = 3985
    Feature_isGCN | 0, // S_MOVRELS_B64 = 3986
    Feature_isGCN | Feature_isSICI | 0, // S_MOVRELS_B64_si = 3987
    Feature_isGCN | Feature_isVI | 0, // S_MOVRELS_B64_vi = 3988
    Feature_isGCN | 0, // S_MOV_B32 = 3989
    Feature_isGCN | Feature_isSICI | 0, // S_MOV_B32_si = 3990
    Feature_isGCN | Feature_isVI | 0, // S_MOV_B32_vi = 3991
    Feature_isGCN | 0, // S_MOV_B64 = 3992
    Feature_isGCN | Feature_isSICI | 0, // S_MOV_B64_si = 3993
    Feature_isGCN | 0, // S_MOV_B64_term = 3994
    Feature_isGCN | Feature_isVI | 0, // S_MOV_B64_vi = 3995
    Feature_isGCN | 0, // S_MOV_FED_B32 = 3996
    Feature_isGCN | Feature_isSICI | 0, // S_MOV_FED_B32_si = 3997
    Feature_isGCN | Feature_isVI | 0, // S_MOV_FED_B32_vi = 3998
    Feature_isGCN | 0, // S_MOV_REGRD_B32 = 3999
    Feature_isGCN | Feature_isSICI | 0, // S_MOV_REGRD_B32_si = 4000
    Feature_isGCN | Feature_isVI | 0, // S_MOV_REGRD_B32_vi = 4001
    Feature_isGCN | 0, // S_MULK_I32 = 4002
    Feature_isGCN | Feature_isSICI | 0, // S_MULK_I32_si = 4003
    Feature_isGCN | Feature_isVI | 0, // S_MULK_I32_vi = 4004
    Feature_isGCN | 0, // S_MUL_I32 = 4005
    Feature_isGCN | Feature_isSICI | 0, // S_MUL_I32_si = 4006
    Feature_isGCN | Feature_isVI | 0, // S_MUL_I32_vi = 4007
    Feature_isGCN | 0, // S_NAND_B32 = 4008
    Feature_isGCN | Feature_isSICI | 0, // S_NAND_B32_si = 4009
    Feature_isGCN | Feature_isVI | 0, // S_NAND_B32_vi = 4010
    Feature_isGCN | 0, // S_NAND_B64 = 4011
    Feature_isGCN | Feature_isSICI | 0, // S_NAND_B64_si = 4012
    Feature_isGCN | Feature_isVI | 0, // S_NAND_B64_vi = 4013
    Feature_isGCN | 0, // S_NAND_SAVEEXEC_B64 = 4014
    Feature_isGCN | Feature_isSICI | 0, // S_NAND_SAVEEXEC_B64_si = 4015
    Feature_isGCN | Feature_isVI | 0, // S_NAND_SAVEEXEC_B64_vi = 4016
    Feature_isGCN | 0, // S_NOP = 4017
    Feature_isGCN | 0, // S_NOR_B32 = 4018
    Feature_isGCN | Feature_isSICI | 0, // S_NOR_B32_si = 4019
    Feature_isGCN | Feature_isVI | 0, // S_NOR_B32_vi = 4020
    Feature_isGCN | 0, // S_NOR_B64 = 4021
    Feature_isGCN | Feature_isSICI | 0, // S_NOR_B64_si = 4022
    Feature_isGCN | Feature_isVI | 0, // S_NOR_B64_vi = 4023
    Feature_isGCN | 0, // S_NOR_SAVEEXEC_B64 = 4024
    Feature_isGCN | Feature_isSICI | 0, // S_NOR_SAVEEXEC_B64_si = 4025
    Feature_isGCN | Feature_isVI | 0, // S_NOR_SAVEEXEC_B64_vi = 4026
    Feature_isGCN | 0, // S_NOT_B32 = 4027
    Feature_isGCN | Feature_isSICI | 0, // S_NOT_B32_si = 4028
    Feature_isGCN | Feature_isVI | 0, // S_NOT_B32_vi = 4029
    Feature_isGCN | 0, // S_NOT_B64 = 4030
    Feature_isGCN | Feature_isSICI | 0, // S_NOT_B64_si = 4031
    Feature_isGCN | Feature_isVI | 0, // S_NOT_B64_vi = 4032
    Feature_isGCN | 0, // S_ORN2_B32 = 4033
    Feature_isGCN | Feature_isSICI | 0, // S_ORN2_B32_si = 4034
    Feature_isGCN | Feature_isVI | 0, // S_ORN2_B32_vi = 4035
    Feature_isGCN | 0, // S_ORN2_B64 = 4036
    Feature_isGCN | Feature_isSICI | 0, // S_ORN2_B64_si = 4037
    Feature_isGCN | Feature_isVI | 0, // S_ORN2_B64_vi = 4038
    Feature_isGCN | 0, // S_ORN2_SAVEEXEC_B64 = 4039
    Feature_isGCN | Feature_isSICI | 0, // S_ORN2_SAVEEXEC_B64_si = 4040
    Feature_isGCN | Feature_isVI | 0, // S_ORN2_SAVEEXEC_B64_vi = 4041
    Feature_isGCN | 0, // S_OR_B32 = 4042
    Feature_isGCN | Feature_isSICI | 0, // S_OR_B32_si = 4043
    Feature_isGCN | Feature_isVI | 0, // S_OR_B32_vi = 4044
    Feature_isGCN | 0, // S_OR_B64 = 4045
    Feature_isGCN | Feature_isSICI | 0, // S_OR_B64_si = 4046
    Feature_isGCN | Feature_isVI | 0, // S_OR_B64_vi = 4047
    Feature_isGCN | 0, // S_OR_SAVEEXEC_B64 = 4048
    Feature_isGCN | Feature_isSICI | 0, // S_OR_SAVEEXEC_B64_si = 4049
    Feature_isGCN | Feature_isVI | 0, // S_OR_SAVEEXEC_B64_vi = 4050
    Feature_isGCN | 0, // S_QUADMASK_B32 = 4051
    Feature_isGCN | Feature_isSICI | 0, // S_QUADMASK_B32_si = 4052
    Feature_isGCN | Feature_isVI | 0, // S_QUADMASK_B32_vi = 4053
    Feature_isGCN | 0, // S_QUADMASK_B64 = 4054
    Feature_isGCN | Feature_isSICI | 0, // S_QUADMASK_B64_si = 4055
    Feature_isGCN | Feature_isVI | 0, // S_QUADMASK_B64_vi = 4056
    Feature_isGCN | 0, // S_RFE_B64 = 4057
    Feature_isGCN | Feature_isSICI | 0, // S_RFE_B64_si = 4058
    Feature_isGCN | Feature_isVI | 0, // S_RFE_B64_vi = 4059
    Feature_isGCN | 0, // S_SENDMSG = 4060
    Feature_isGCN | 0, // S_SENDMSGHALT = 4061
    Feature_isGCN | 0, // S_SETHALT = 4062
    Feature_isGCN | 0, // S_SETPC_B64 = 4063
    Feature_isGCN | Feature_isSICI | 0, // S_SETPC_B64_si = 4064
    Feature_isGCN | Feature_isVI | 0, // S_SETPC_B64_vi = 4065
    Feature_isGCN | 0, // S_SETPRIO = 4066
    Feature_isGCN | 0, // S_SETREG_B32 = 4067
    Feature_isGCN | Feature_isSICI | 0, // S_SETREG_B32_si = 4068
    Feature_isGCN | Feature_isVI | 0, // S_SETREG_B32_vi = 4069
    Feature_isGCN | 0, // S_SETREG_IMM32_B32 = 4070
    Feature_isGCN | Feature_isSICI | 0, // S_SETREG_IMM32_B32_si = 4071
    Feature_isGCN | Feature_isVI | 0, // S_SETREG_IMM32_B32_vi = 4072
    Feature_isGCN | 0, // S_SETVSKIP = 4073
    Feature_HasVGPRIndexMode | 0, // S_SET_GPR_IDX_IDX = 4074
    Feature_HasVGPRIndexMode | Feature_isVI | 0, // S_SET_GPR_IDX_IDX_vi = 4075
    Feature_HasVGPRIndexMode | 0, // S_SET_GPR_IDX_MODE = 4076
    Feature_HasVGPRIndexMode | 0, // S_SET_GPR_IDX_OFF = 4077
    Feature_HasVGPRIndexMode | 0, // S_SET_GPR_IDX_ON = 4078
    Feature_isGCN | 0, // S_SEXT_I32_I16 = 4079
    Feature_isGCN | Feature_isSICI | 0, // S_SEXT_I32_I16_si = 4080
    Feature_isGCN | Feature_isVI | 0, // S_SEXT_I32_I16_vi = 4081
    Feature_isGCN | 0, // S_SEXT_I32_I8 = 4082
    Feature_isGCN | Feature_isSICI | 0, // S_SEXT_I32_I8_si = 4083
    Feature_isGCN | Feature_isVI | 0, // S_SEXT_I32_I8_vi = 4084
    Feature_isGCN | 0, // S_SLEEP = 4085
    Feature_isGCN | 0, // S_STORE_DWORDX2_IMM = 4086
    Feature_isGCN | Feature_isVI | 0, // S_STORE_DWORDX2_IMM_vi = 4087
    Feature_isGCN | 0, // S_STORE_DWORDX2_SGPR = 4088
    Feature_isGCN | Feature_isVI | 0, // S_STORE_DWORDX2_SGPR_vi = 4089
    Feature_isGCN | 0, // S_STORE_DWORDX4_IMM = 4090
    Feature_isGCN | Feature_isVI | 0, // S_STORE_DWORDX4_IMM_vi = 4091
    Feature_isGCN | 0, // S_STORE_DWORDX4_SGPR = 4092
    Feature_isGCN | Feature_isVI | 0, // S_STORE_DWORDX4_SGPR_vi = 4093
    Feature_isGCN | 0, // S_STORE_DWORD_IMM = 4094
    Feature_isGCN | Feature_isVI | 0, // S_STORE_DWORD_IMM_vi = 4095
    Feature_isGCN | 0, // S_STORE_DWORD_SGPR = 4096
    Feature_isGCN | Feature_isVI | 0, // S_STORE_DWORD_SGPR_vi = 4097
    Feature_isGCN | 0, // S_SUBB_U32 = 4098
    Feature_isGCN | Feature_isSICI | 0, // S_SUBB_U32_si = 4099
    Feature_isGCN | Feature_isVI | 0, // S_SUBB_U32_vi = 4100
    Feature_isGCN | 0, // S_SUB_I32 = 4101
    Feature_isGCN | Feature_isSICI | 0, // S_SUB_I32_si = 4102
    Feature_isGCN | Feature_isVI | 0, // S_SUB_I32_vi = 4103
    Feature_isGCN | 0, // S_SUB_U32 = 4104
    Feature_isGCN | Feature_isSICI | 0, // S_SUB_U32_si = 4105
    Feature_isGCN | Feature_isVI | 0, // S_SUB_U32_vi = 4106
    Feature_isGCN | 0, // S_SWAPPC_B64 = 4107
    Feature_isGCN | Feature_isSICI | 0, // S_SWAPPC_B64_si = 4108
    Feature_isGCN | Feature_isVI | 0, // S_SWAPPC_B64_vi = 4109
    Feature_isGCN | 0, // S_TRAP = 4110
    Feature_isGCN | 0, // S_TTRACEDATA = 4111
    Feature_isGCN | 0, // S_WAITCNT = 4112
    Feature_isGCN | 0, // S_WQM_B32 = 4113
    Feature_isGCN | Feature_isSICI | 0, // S_WQM_B32_si = 4114
    Feature_isGCN | Feature_isVI | 0, // S_WQM_B32_vi = 4115
    Feature_isGCN | 0, // S_WQM_B64 = 4116
    Feature_isGCN | Feature_isSICI | 0, // S_WQM_B64_si = 4117
    Feature_isGCN | Feature_isVI | 0, // S_WQM_B64_vi = 4118
    Feature_isGCN | 0, // S_XNOR_B32 = 4119
    Feature_isGCN | Feature_isSICI | 0, // S_XNOR_B32_si = 4120
    Feature_isGCN | Feature_isVI | 0, // S_XNOR_B32_vi = 4121
    Feature_isGCN | 0, // S_XNOR_B64 = 4122
    Feature_isGCN | Feature_isSICI | 0, // S_XNOR_B64_si = 4123
    Feature_isGCN | Feature_isVI | 0, // S_XNOR_B64_vi = 4124
    Feature_isGCN | 0, // S_XNOR_SAVEEXEC_B64 = 4125
    Feature_isGCN | Feature_isSICI | 0, // S_XNOR_SAVEEXEC_B64_si = 4126
    Feature_isGCN | Feature_isVI | 0, // S_XNOR_SAVEEXEC_B64_vi = 4127
    Feature_isGCN | 0, // S_XOR_B32 = 4128
    Feature_isGCN | Feature_isSICI | 0, // S_XOR_B32_si = 4129
    Feature_isGCN | Feature_isVI | 0, // S_XOR_B32_vi = 4130
    Feature_isGCN | 0, // S_XOR_B64 = 4131
    Feature_isGCN | Feature_isSICI | 0, // S_XOR_B64_si = 4132
    Feature_isGCN | 0, // S_XOR_B64_term = 4133
    Feature_isGCN | Feature_isVI | 0, // S_XOR_B64_vi = 4134
    Feature_isGCN | 0, // S_XOR_SAVEEXEC_B64 = 4135
    Feature_isGCN | Feature_isSICI | 0, // S_XOR_SAVEEXEC_B64_si = 4136
    Feature_isGCN | Feature_isVI | 0, // S_XOR_SAVEEXEC_B64_vi = 4137
    Feature_isGCN | 0, // TBUFFER_LOAD_FORMAT_XYZW = 4138
    Feature_isGCN | Feature_isSICI | 0, // TBUFFER_LOAD_FORMAT_XYZW_si = 4139
    Feature_isGCN | Feature_isVI | 0, // TBUFFER_LOAD_FORMAT_XYZW_vi = 4140
    Feature_isGCN | 0, // TBUFFER_STORE_FORMAT_X = 4141
    Feature_isGCN | 0, // TBUFFER_STORE_FORMAT_XY = 4142
    Feature_isGCN | 0, // TBUFFER_STORE_FORMAT_XYZ = 4143
    Feature_isGCN | 0, // TBUFFER_STORE_FORMAT_XYZW = 4144
    Feature_isGCN | Feature_isSICI | 0, // TBUFFER_STORE_FORMAT_XYZW_si = 4145
    Feature_isGCN | Feature_isVI | 0, // TBUFFER_STORE_FORMAT_XYZW_vi = 4146
    Feature_isGCN | Feature_isSICI | 0, // TBUFFER_STORE_FORMAT_XYZ_si = 4147
    Feature_isGCN | Feature_isVI | 0, // TBUFFER_STORE_FORMAT_XYZ_vi = 4148
    Feature_isGCN | Feature_isSICI | 0, // TBUFFER_STORE_FORMAT_XY_si = 4149
    Feature_isGCN | Feature_isVI | 0, // TBUFFER_STORE_FORMAT_XY_vi = 4150
    Feature_isGCN | Feature_isSICI | 0, // TBUFFER_STORE_FORMAT_X_si = 4151
    Feature_isGCN | Feature_isVI | 0, // TBUFFER_STORE_FORMAT_X_vi = 4152
    0, // TEX_GET_GRADIENTS_H = 4153
    0, // TEX_GET_GRADIENTS_V = 4154
    0, // TEX_GET_TEXTURE_RESINFO = 4155
    0, // TEX_LD = 4156
    0, // TEX_LDPTR = 4157
    0, // TEX_SAMPLE = 4158
    0, // TEX_SAMPLE_C = 4159
    0, // TEX_SAMPLE_C_G = 4160
    0, // TEX_SAMPLE_C_L = 4161
    0, // TEX_SAMPLE_C_LB = 4162
    0, // TEX_SAMPLE_G = 4163
    0, // TEX_SAMPLE_L = 4164
    0, // TEX_SAMPLE_LB = 4165
    0, // TEX_SET_GRADIENTS_H = 4166
    0, // TEX_SET_GRADIENTS_V = 4167
    0, // TEX_VTX_CONSTBUF = 4168
    0, // TEX_VTX_TEXBUF = 4169
    0, // TRUNC = 4170
    0, // TXD = 4171
    0, // TXD_SHADOW = 4172
    0, // UINT_TO_FLT_eg = 4173
    0, // UINT_TO_FLT_r600 = 4174
    0, // VTX_READ_128_cm = 4175
    0, // VTX_READ_128_eg = 4176
    0, // VTX_READ_16_cm = 4177
    0, // VTX_READ_16_eg = 4178
    0, // VTX_READ_32_cm = 4179
    0, // VTX_READ_32_eg = 4180
    0, // VTX_READ_64_cm = 4181
    0, // VTX_READ_64_eg = 4182
    0, // VTX_READ_8_cm = 4183
    0, // VTX_READ_8_eg = 4184
    0, // V_ADDC_U32_e32 = 4185
    Feature_isGCN | Feature_isSICI | 0, // V_ADDC_U32_e32_si = 4186
    Feature_isGCN | Feature_isVI | 0, // V_ADDC_U32_e32_vi = 4187
    0, // V_ADDC_U32_e64 = 4188
    Feature_isGCN | Feature_isSICI | 0, // V_ADDC_U32_e64_si = 4189
    Feature_isGCN | Feature_isVI | 0, // V_ADDC_U32_e64_vi = 4190
    Feature_isVI | Feature_isVI | 0, // V_ADD_F16_dpp = 4191
    0, // V_ADD_F16_e32 = 4192
    Feature_isVI | Feature_isVI | 0, // V_ADD_F16_e32_vi = 4193
    0, // V_ADD_F16_e64 = 4194
    Feature_isVI | Feature_isVI | 0, // V_ADD_F16_e64_vi = 4195
    Feature_isVI | Feature_isVI | 0, // V_ADD_F16_sdwa = 4196
    Feature_isVI | Feature_isVI | 0, // V_ADD_F32_dpp = 4197
    0, // V_ADD_F32_e32 = 4198
    Feature_isGCN | Feature_isSICI | 0, // V_ADD_F32_e32_si = 4199
    Feature_isGCN | Feature_isVI | 0, // V_ADD_F32_e32_vi = 4200
    0, // V_ADD_F32_e64 = 4201
    Feature_isGCN | Feature_isSICI | 0, // V_ADD_F32_e64_si = 4202
    Feature_isGCN | Feature_isVI | 0, // V_ADD_F32_e64_vi = 4203
    Feature_isVI | Feature_isVI | 0, // V_ADD_F32_sdwa = 4204
    0, // V_ADD_F64 = 4205
    Feature_isGCN | Feature_isSICI | 0, // V_ADD_F64_si = 4206
    Feature_isGCN | Feature_isVI | 0, // V_ADD_F64_vi = 4207
    0, // V_ADD_I32_e32 = 4208
    Feature_isGCN | Feature_isSICI | 0, // V_ADD_I32_e32_si = 4209
    Feature_isGCN | Feature_isVI | 0, // V_ADD_I32_e32_vi = 4210
    0, // V_ADD_I32_e64 = 4211
    Feature_isGCN | Feature_isSICI | 0, // V_ADD_I32_e64_si = 4212
    Feature_isGCN | Feature_isVI | 0, // V_ADD_I32_e64_vi = 4213
    Feature_isVI | Feature_isVI | 0, // V_ADD_U16_dpp = 4214
    0, // V_ADD_U16_e32 = 4215
    Feature_isVI | Feature_isVI | 0, // V_ADD_U16_e32_vi = 4216
    0, // V_ADD_U16_e64 = 4217
    Feature_isVI | Feature_isVI | 0, // V_ADD_U16_e64_vi = 4218
    Feature_isVI | Feature_isVI | 0, // V_ADD_U16_sdwa = 4219
    0, // V_ALIGNBIT_B32 = 4220
    Feature_isGCN | Feature_isSICI | 0, // V_ALIGNBIT_B32_si = 4221
    Feature_isGCN | Feature_isVI | 0, // V_ALIGNBIT_B32_vi = 4222
    0, // V_ALIGNBYTE_B32 = 4223
    Feature_isGCN | Feature_isSICI | 0, // V_ALIGNBYTE_B32_si = 4224
    Feature_isGCN | Feature_isVI | 0, // V_ALIGNBYTE_B32_vi = 4225
    Feature_isVI | Feature_isVI | 0, // V_AND_B32_dpp = 4226
    0, // V_AND_B32_e32 = 4227
    Feature_isGCN | Feature_isSICI | 0, // V_AND_B32_e32_si = 4228
    Feature_isGCN | Feature_isVI | 0, // V_AND_B32_e32_vi = 4229
    0, // V_AND_B32_e64 = 4230
    Feature_isGCN | Feature_isSICI | 0, // V_AND_B32_e64_si = 4231
    Feature_isGCN | Feature_isVI | 0, // V_AND_B32_e64_vi = 4232
    Feature_isVI | Feature_isVI | 0, // V_AND_B32_sdwa = 4233
    Feature_isVI | Feature_isVI | 0, // V_ASHRREV_B16_dpp = 4234
    0, // V_ASHRREV_B16_e32 = 4235
    Feature_isVI | Feature_isVI | 0, // V_ASHRREV_B16_e32_vi = 4236
    0, // V_ASHRREV_B16_e64 = 4237
    Feature_isVI | Feature_isVI | 0, // V_ASHRREV_B16_e64_vi = 4238
    Feature_isVI | Feature_isVI | 0, // V_ASHRREV_B16_sdwa = 4239
    Feature_isVI | Feature_isVI | 0, // V_ASHRREV_I32_dpp = 4240
    0, // V_ASHRREV_I32_e32 = 4241
    Feature_isGCN | Feature_isSICI | 0, // V_ASHRREV_I32_e32_si = 4242
    Feature_isGCN | Feature_isVI | 0, // V_ASHRREV_I32_e32_vi = 4243
    0, // V_ASHRREV_I32_e64 = 4244
    Feature_isGCN | Feature_isSICI | 0, // V_ASHRREV_I32_e64_si = 4245
    Feature_isGCN | Feature_isVI | 0, // V_ASHRREV_I32_e64_vi = 4246
    Feature_isVI | Feature_isVI | 0, // V_ASHRREV_I32_sdwa = 4247
    0, // V_ASHRREV_I64 = 4248
    Feature_isVI | Feature_isVI | 0, // V_ASHRREV_I64_vi = 4249
    0, // V_ASHR_I32_e32 = 4250
    Feature_isSICI | Feature_isSICI | 0, // V_ASHR_I32_e32_si = 4251
    0, // V_ASHR_I32_e64 = 4252
    Feature_isSICI | Feature_isSICI | 0, // V_ASHR_I32_e64_si = 4253
    0, // V_ASHR_I64 = 4254
    Feature_isSICI | Feature_isSICI | 0, // V_ASHR_I64_si = 4255
    0, // V_BCNT_U32_B32_e32 = 4256
    Feature_isGCN | Feature_isSICI | 0, // V_BCNT_U32_B32_e32_si = 4257
    0, // V_BCNT_U32_B32_e64 = 4258
    Feature_isGCN | Feature_isSICI | 0, // V_BCNT_U32_B32_e64_si = 4259
    Feature_isGCN | Feature_isVI | 0, // V_BCNT_U32_B32_e64_vi = 4260
    0, // V_BFE_I32 = 4261
    Feature_isGCN | Feature_isSICI | 0, // V_BFE_I32_si = 4262
    Feature_isGCN | Feature_isVI | 0, // V_BFE_I32_vi = 4263
    0, // V_BFE_U32 = 4264
    Feature_isGCN | Feature_isSICI | 0, // V_BFE_U32_si = 4265
    Feature_isGCN | Feature_isVI | 0, // V_BFE_U32_vi = 4266
    0, // V_BFI_B32 = 4267
    Feature_isGCN | Feature_isSICI | 0, // V_BFI_B32_si = 4268
    Feature_isGCN | Feature_isVI | 0, // V_BFI_B32_vi = 4269
    0, // V_BFM_B32_e32 = 4270
    Feature_isGCN | Feature_isSICI | 0, // V_BFM_B32_e32_si = 4271
    0, // V_BFM_B32_e64 = 4272
    Feature_isGCN | Feature_isSICI | 0, // V_BFM_B32_e64_si = 4273
    Feature_isGCN | Feature_isVI | 0, // V_BFM_B32_e64_vi = 4274
    Feature_isVI | Feature_isVI | 0, // V_BFREV_B32_dpp = 4275
    0, // V_BFREV_B32_e32 = 4276
    Feature_isGCN | Feature_isSICI | 0, // V_BFREV_B32_e32_si = 4277
    Feature_isGCN | Feature_isVI | 0, // V_BFREV_B32_e32_vi = 4278
    0, // V_BFREV_B32_e64 = 4279
    Feature_isGCN | Feature_isSICI | 0, // V_BFREV_B32_e64_si = 4280
    Feature_isGCN | Feature_isVI | 0, // V_BFREV_B32_e64_vi = 4281
    Feature_isVI | Feature_isVI | 0, // V_BFREV_B32_sdwa = 4282
    Feature_isVI | Feature_isVI | 0, // V_CEIL_F16_dpp = 4283
    0, // V_CEIL_F16_e32 = 4284
    Feature_isVI | Feature_isVI | 0, // V_CEIL_F16_e32_vi = 4285
    0, // V_CEIL_F16_e64 = 4286
    Feature_isVI | Feature_isVI | 0, // V_CEIL_F16_e64_vi = 4287
    Feature_isVI | Feature_isVI | 0, // V_CEIL_F16_sdwa = 4288
    Feature_isVI | Feature_isVI | 0, // V_CEIL_F32_dpp = 4289
    0, // V_CEIL_F32_e32 = 4290
    Feature_isGCN | Feature_isSICI | 0, // V_CEIL_F32_e32_si = 4291
    Feature_isGCN | Feature_isVI | 0, // V_CEIL_F32_e32_vi = 4292
    0, // V_CEIL_F32_e64 = 4293
    Feature_isGCN | Feature_isSICI | 0, // V_CEIL_F32_e64_si = 4294
    Feature_isGCN | Feature_isVI | 0, // V_CEIL_F32_e64_vi = 4295
    Feature_isVI | Feature_isVI | 0, // V_CEIL_F32_sdwa = 4296
    Feature_isVI | Feature_DisableInst | 0, // V_CEIL_F64_dpp = 4297
    0, // V_CEIL_F64_e32 = 4298
    Feature_isCIVI | Feature_isCIOnly | 0, // V_CEIL_F64_e32_ci = 4299
    Feature_isCIVI | Feature_isVI | 0, // V_CEIL_F64_e32_vi = 4300
    0, // V_CEIL_F64_e64 = 4301
    Feature_isCIVI | Feature_isCIOnly | 0, // V_CEIL_F64_e64_ci = 4302
    Feature_isCIVI | Feature_isVI | 0, // V_CEIL_F64_e64_vi = 4303
    Feature_isVI | Feature_DisableInst | 0, // V_CEIL_F64_sdwa = 4304
    Feature_isVI | Feature_DisableInst | 0, // V_CLREXCP_dpp = 4305
    0, // V_CLREXCP_e32 = 4306
    Feature_isGCN | Feature_isSICI | 0, // V_CLREXCP_e32_si = 4307
    Feature_isGCN | Feature_isVI | 0, // V_CLREXCP_e32_vi = 4308
    0, // V_CLREXCP_e64 = 4309
    Feature_isGCN | Feature_isSICI | 0, // V_CLREXCP_e64_si = 4310
    Feature_isGCN | Feature_isVI | 0, // V_CLREXCP_e64_vi = 4311
    Feature_isVI | Feature_DisableInst | 0, // V_CLREXCP_sdwa = 4312
    Feature_isSICI | 0, // V_CMPSX_EQ_F32_e32 = 4313
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_EQ_F32_e32_si = 4314
    0, // V_CMPSX_EQ_F32_e64 = 4315
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_EQ_F32_e64_si = 4316
    Feature_isSICI | 0, // V_CMPSX_EQ_F64_e32 = 4317
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_EQ_F64_e32_si = 4318
    0, // V_CMPSX_EQ_F64_e64 = 4319
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_EQ_F64_e64_si = 4320
    Feature_isSICI | 0, // V_CMPSX_F_F32_e32 = 4321
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_F_F32_e32_si = 4322
    0, // V_CMPSX_F_F32_e64 = 4323
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_F_F32_e64_si = 4324
    Feature_isSICI | 0, // V_CMPSX_F_F64_e32 = 4325
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_F_F64_e32_si = 4326
    0, // V_CMPSX_F_F64_e64 = 4327
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_F_F64_e64_si = 4328
    Feature_isSICI | 0, // V_CMPSX_GE_F32_e32 = 4329
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_GE_F32_e32_si = 4330
    0, // V_CMPSX_GE_F32_e64 = 4331
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_GE_F32_e64_si = 4332
    Feature_isSICI | 0, // V_CMPSX_GE_F64_e32 = 4333
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_GE_F64_e32_si = 4334
    0, // V_CMPSX_GE_F64_e64 = 4335
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_GE_F64_e64_si = 4336
    Feature_isSICI | 0, // V_CMPSX_GT_F32_e32 = 4337
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_GT_F32_e32_si = 4338
    0, // V_CMPSX_GT_F32_e64 = 4339
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_GT_F32_e64_si = 4340
    Feature_isSICI | 0, // V_CMPSX_GT_F64_e32 = 4341
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_GT_F64_e32_si = 4342
    0, // V_CMPSX_GT_F64_e64 = 4343
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_GT_F64_e64_si = 4344
    Feature_isSICI | 0, // V_CMPSX_LE_F32_e32 = 4345
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_LE_F32_e32_si = 4346
    0, // V_CMPSX_LE_F32_e64 = 4347
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_LE_F32_e64_si = 4348
    Feature_isSICI | 0, // V_CMPSX_LE_F64_e32 = 4349
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_LE_F64_e32_si = 4350
    0, // V_CMPSX_LE_F64_e64 = 4351
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_LE_F64_e64_si = 4352
    Feature_isSICI | 0, // V_CMPSX_LG_F32_e32 = 4353
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_LG_F32_e32_si = 4354
    0, // V_CMPSX_LG_F32_e64 = 4355
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_LG_F32_e64_si = 4356
    Feature_isSICI | 0, // V_CMPSX_LG_F64_e32 = 4357
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_LG_F64_e32_si = 4358
    0, // V_CMPSX_LG_F64_e64 = 4359
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_LG_F64_e64_si = 4360
    Feature_isSICI | 0, // V_CMPSX_LT_F32_e32 = 4361
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_LT_F32_e32_si = 4362
    0, // V_CMPSX_LT_F32_e64 = 4363
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_LT_F32_e64_si = 4364
    Feature_isSICI | 0, // V_CMPSX_LT_F64_e32 = 4365
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_LT_F64_e32_si = 4366
    0, // V_CMPSX_LT_F64_e64 = 4367
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_LT_F64_e64_si = 4368
    Feature_isSICI | 0, // V_CMPSX_NEQ_F32_e32 = 4369
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NEQ_F32_e32_si = 4370
    0, // V_CMPSX_NEQ_F32_e64 = 4371
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NEQ_F32_e64_si = 4372
    Feature_isSICI | 0, // V_CMPSX_NEQ_F64_e32 = 4373
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NEQ_F64_e32_si = 4374
    0, // V_CMPSX_NEQ_F64_e64 = 4375
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NEQ_F64_e64_si = 4376
    Feature_isSICI | 0, // V_CMPSX_NGE_F32_e32 = 4377
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NGE_F32_e32_si = 4378
    0, // V_CMPSX_NGE_F32_e64 = 4379
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NGE_F32_e64_si = 4380
    Feature_isSICI | 0, // V_CMPSX_NGE_F64_e32 = 4381
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NGE_F64_e32_si = 4382
    0, // V_CMPSX_NGE_F64_e64 = 4383
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NGE_F64_e64_si = 4384
    Feature_isSICI | 0, // V_CMPSX_NGT_F32_e32 = 4385
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NGT_F32_e32_si = 4386
    0, // V_CMPSX_NGT_F32_e64 = 4387
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NGT_F32_e64_si = 4388
    Feature_isSICI | 0, // V_CMPSX_NGT_F64_e32 = 4389
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NGT_F64_e32_si = 4390
    0, // V_CMPSX_NGT_F64_e64 = 4391
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NGT_F64_e64_si = 4392
    Feature_isSICI | 0, // V_CMPSX_NLE_F32_e32 = 4393
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NLE_F32_e32_si = 4394
    0, // V_CMPSX_NLE_F32_e64 = 4395
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NLE_F32_e64_si = 4396
    Feature_isSICI | 0, // V_CMPSX_NLE_F64_e32 = 4397
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NLE_F64_e32_si = 4398
    0, // V_CMPSX_NLE_F64_e64 = 4399
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NLE_F64_e64_si = 4400
    Feature_isSICI | 0, // V_CMPSX_NLG_F32_e32 = 4401
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NLG_F32_e32_si = 4402
    0, // V_CMPSX_NLG_F32_e64 = 4403
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NLG_F32_e64_si = 4404
    Feature_isSICI | 0, // V_CMPSX_NLG_F64_e32 = 4405
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NLG_F64_e32_si = 4406
    0, // V_CMPSX_NLG_F64_e64 = 4407
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NLG_F64_e64_si = 4408
    Feature_isSICI | 0, // V_CMPSX_NLT_F32_e32 = 4409
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NLT_F32_e32_si = 4410
    0, // V_CMPSX_NLT_F32_e64 = 4411
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NLT_F32_e64_si = 4412
    Feature_isSICI | 0, // V_CMPSX_NLT_F64_e32 = 4413
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NLT_F64_e32_si = 4414
    0, // V_CMPSX_NLT_F64_e64 = 4415
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_NLT_F64_e64_si = 4416
    Feature_isSICI | 0, // V_CMPSX_O_F32_e32 = 4417
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_O_F32_e32_si = 4418
    0, // V_CMPSX_O_F32_e64 = 4419
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_O_F32_e64_si = 4420
    Feature_isSICI | 0, // V_CMPSX_O_F64_e32 = 4421
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_O_F64_e32_si = 4422
    0, // V_CMPSX_O_F64_e64 = 4423
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_O_F64_e64_si = 4424
    Feature_isSICI | 0, // V_CMPSX_TRU_F32_e32 = 4425
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_TRU_F32_e32_si = 4426
    0, // V_CMPSX_TRU_F32_e64 = 4427
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_TRU_F32_e64_si = 4428
    Feature_isSICI | 0, // V_CMPSX_TRU_F64_e32 = 4429
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_TRU_F64_e32_si = 4430
    0, // V_CMPSX_TRU_F64_e64 = 4431
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_TRU_F64_e64_si = 4432
    Feature_isSICI | 0, // V_CMPSX_U_F32_e32 = 4433
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_U_F32_e32_si = 4434
    0, // V_CMPSX_U_F32_e64 = 4435
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_U_F32_e64_si = 4436
    Feature_isSICI | 0, // V_CMPSX_U_F64_e32 = 4437
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_U_F64_e32_si = 4438
    0, // V_CMPSX_U_F64_e64 = 4439
    Feature_isSICI | Feature_isSICI | 0, // V_CMPSX_U_F64_e64_si = 4440
    Feature_isSICI | 0, // V_CMPS_EQ_F32_e32 = 4441
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_EQ_F32_e32_si = 4442
    0, // V_CMPS_EQ_F32_e64 = 4443
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_EQ_F32_e64_si = 4444
    Feature_isSICI | 0, // V_CMPS_EQ_F64_e32 = 4445
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_EQ_F64_e32_si = 4446
    0, // V_CMPS_EQ_F64_e64 = 4447
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_EQ_F64_e64_si = 4448
    Feature_isSICI | 0, // V_CMPS_F_F32_e32 = 4449
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_F_F32_e32_si = 4450
    0, // V_CMPS_F_F32_e64 = 4451
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_F_F32_e64_si = 4452
    Feature_isSICI | 0, // V_CMPS_F_F64_e32 = 4453
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_F_F64_e32_si = 4454
    0, // V_CMPS_F_F64_e64 = 4455
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_F_F64_e64_si = 4456
    Feature_isSICI | 0, // V_CMPS_GE_F32_e32 = 4457
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_GE_F32_e32_si = 4458
    0, // V_CMPS_GE_F32_e64 = 4459
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_GE_F32_e64_si = 4460
    Feature_isSICI | 0, // V_CMPS_GE_F64_e32 = 4461
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_GE_F64_e32_si = 4462
    0, // V_CMPS_GE_F64_e64 = 4463
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_GE_F64_e64_si = 4464
    Feature_isSICI | 0, // V_CMPS_GT_F32_e32 = 4465
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_GT_F32_e32_si = 4466
    0, // V_CMPS_GT_F32_e64 = 4467
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_GT_F32_e64_si = 4468
    Feature_isSICI | 0, // V_CMPS_GT_F64_e32 = 4469
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_GT_F64_e32_si = 4470
    0, // V_CMPS_GT_F64_e64 = 4471
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_GT_F64_e64_si = 4472
    Feature_isSICI | 0, // V_CMPS_LE_F32_e32 = 4473
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_LE_F32_e32_si = 4474
    0, // V_CMPS_LE_F32_e64 = 4475
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_LE_F32_e64_si = 4476
    Feature_isSICI | 0, // V_CMPS_LE_F64_e32 = 4477
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_LE_F64_e32_si = 4478
    0, // V_CMPS_LE_F64_e64 = 4479
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_LE_F64_e64_si = 4480
    Feature_isSICI | 0, // V_CMPS_LG_F32_e32 = 4481
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_LG_F32_e32_si = 4482
    0, // V_CMPS_LG_F32_e64 = 4483
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_LG_F32_e64_si = 4484
    Feature_isSICI | 0, // V_CMPS_LG_F64_e32 = 4485
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_LG_F64_e32_si = 4486
    0, // V_CMPS_LG_F64_e64 = 4487
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_LG_F64_e64_si = 4488
    Feature_isSICI | 0, // V_CMPS_LT_F32_e32 = 4489
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_LT_F32_e32_si = 4490
    0, // V_CMPS_LT_F32_e64 = 4491
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_LT_F32_e64_si = 4492
    Feature_isSICI | 0, // V_CMPS_LT_F64_e32 = 4493
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_LT_F64_e32_si = 4494
    0, // V_CMPS_LT_F64_e64 = 4495
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_LT_F64_e64_si = 4496
    Feature_isSICI | 0, // V_CMPS_NEQ_F32_e32 = 4497
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NEQ_F32_e32_si = 4498
    0, // V_CMPS_NEQ_F32_e64 = 4499
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NEQ_F32_e64_si = 4500
    Feature_isSICI | 0, // V_CMPS_NEQ_F64_e32 = 4501
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NEQ_F64_e32_si = 4502
    0, // V_CMPS_NEQ_F64_e64 = 4503
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NEQ_F64_e64_si = 4504
    Feature_isSICI | 0, // V_CMPS_NGE_F32_e32 = 4505
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NGE_F32_e32_si = 4506
    0, // V_CMPS_NGE_F32_e64 = 4507
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NGE_F32_e64_si = 4508
    Feature_isSICI | 0, // V_CMPS_NGE_F64_e32 = 4509
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NGE_F64_e32_si = 4510
    0, // V_CMPS_NGE_F64_e64 = 4511
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NGE_F64_e64_si = 4512
    Feature_isSICI | 0, // V_CMPS_NGT_F32_e32 = 4513
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NGT_F32_e32_si = 4514
    0, // V_CMPS_NGT_F32_e64 = 4515
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NGT_F32_e64_si = 4516
    Feature_isSICI | 0, // V_CMPS_NGT_F64_e32 = 4517
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NGT_F64_e32_si = 4518
    0, // V_CMPS_NGT_F64_e64 = 4519
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NGT_F64_e64_si = 4520
    Feature_isSICI | 0, // V_CMPS_NLE_F32_e32 = 4521
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NLE_F32_e32_si = 4522
    0, // V_CMPS_NLE_F32_e64 = 4523
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NLE_F32_e64_si = 4524
    Feature_isSICI | 0, // V_CMPS_NLE_F64_e32 = 4525
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NLE_F64_e32_si = 4526
    0, // V_CMPS_NLE_F64_e64 = 4527
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NLE_F64_e64_si = 4528
    Feature_isSICI | 0, // V_CMPS_NLG_F32_e32 = 4529
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NLG_F32_e32_si = 4530
    0, // V_CMPS_NLG_F32_e64 = 4531
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NLG_F32_e64_si = 4532
    Feature_isSICI | 0, // V_CMPS_NLG_F64_e32 = 4533
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NLG_F64_e32_si = 4534
    0, // V_CMPS_NLG_F64_e64 = 4535
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NLG_F64_e64_si = 4536
    Feature_isSICI | 0, // V_CMPS_NLT_F32_e32 = 4537
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NLT_F32_e32_si = 4538
    0, // V_CMPS_NLT_F32_e64 = 4539
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NLT_F32_e64_si = 4540
    Feature_isSICI | 0, // V_CMPS_NLT_F64_e32 = 4541
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NLT_F64_e32_si = 4542
    0, // V_CMPS_NLT_F64_e64 = 4543
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_NLT_F64_e64_si = 4544
    Feature_isSICI | 0, // V_CMPS_O_F32_e32 = 4545
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_O_F32_e32_si = 4546
    0, // V_CMPS_O_F32_e64 = 4547
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_O_F32_e64_si = 4548
    Feature_isSICI | 0, // V_CMPS_O_F64_e32 = 4549
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_O_F64_e32_si = 4550
    0, // V_CMPS_O_F64_e64 = 4551
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_O_F64_e64_si = 4552
    Feature_isSICI | 0, // V_CMPS_TRU_F32_e32 = 4553
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_TRU_F32_e32_si = 4554
    0, // V_CMPS_TRU_F32_e64 = 4555
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_TRU_F32_e64_si = 4556
    Feature_isSICI | 0, // V_CMPS_TRU_F64_e32 = 4557
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_TRU_F64_e32_si = 4558
    0, // V_CMPS_TRU_F64_e64 = 4559
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_TRU_F64_e64_si = 4560
    Feature_isSICI | 0, // V_CMPS_U_F32_e32 = 4561
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_U_F32_e32_si = 4562
    0, // V_CMPS_U_F32_e64 = 4563
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_U_F32_e64_si = 4564
    Feature_isSICI | 0, // V_CMPS_U_F64_e32 = 4565
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_U_F64_e32_si = 4566
    0, // V_CMPS_U_F64_e64 = 4567
    Feature_isSICI | Feature_isSICI | 0, // V_CMPS_U_F64_e64_si = 4568
    Feature_isGCN | 0, // V_CMPX_CLASS_F16_e32 = 4569
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_CLASS_F16_e32_vi = 4570
    0, // V_CMPX_CLASS_F16_e64 = 4571
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_CLASS_F16_e64_vi = 4572
    Feature_isVI | Feature_isVI | 0, // V_CMPX_CLASS_F16_sdwa = 4573
    Feature_isGCN | 0, // V_CMPX_CLASS_F32_e32 = 4574
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_CLASS_F32_e32_si = 4575
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_CLASS_F32_e32_vi = 4576
    0, // V_CMPX_CLASS_F32_e64 = 4577
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_CLASS_F32_e64_si = 4578
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_CLASS_F32_e64_vi = 4579
    Feature_isVI | Feature_isVI | 0, // V_CMPX_CLASS_F32_sdwa = 4580
    Feature_isGCN | 0, // V_CMPX_CLASS_F64_e32 = 4581
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_CLASS_F64_e32_si = 4582
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_CLASS_F64_e32_vi = 4583
    0, // V_CMPX_CLASS_F64_e64 = 4584
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_CLASS_F64_e64_si = 4585
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_CLASS_F64_e64_vi = 4586
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_CLASS_F64_sdwa = 4587
    Feature_isVI | 0, // V_CMPX_EQ_F16_e32 = 4588
    Feature_isVI | Feature_isVI | 0, // V_CMPX_EQ_F16_e32_vi = 4589
    0, // V_CMPX_EQ_F16_e64 = 4590
    Feature_isVI | Feature_isVI | 0, // V_CMPX_EQ_F16_e64_vi = 4591
    Feature_isVI | Feature_isVI | 0, // V_CMPX_EQ_F16_sdwa = 4592
    Feature_isGCN | 0, // V_CMPX_EQ_F32_e32 = 4593
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_EQ_F32_e32_si = 4594
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_EQ_F32_e32_vi = 4595
    0, // V_CMPX_EQ_F32_e64 = 4596
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_EQ_F32_e64_si = 4597
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_EQ_F32_e64_vi = 4598
    Feature_isVI | Feature_isVI | 0, // V_CMPX_EQ_F32_sdwa = 4599
    Feature_isGCN | 0, // V_CMPX_EQ_F64_e32 = 4600
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_EQ_F64_e32_si = 4601
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_EQ_F64_e32_vi = 4602
    0, // V_CMPX_EQ_F64_e64 = 4603
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_EQ_F64_e64_si = 4604
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_EQ_F64_e64_vi = 4605
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_EQ_F64_sdwa = 4606
    Feature_isGCN | 0, // V_CMPX_EQ_I32_e32 = 4607
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_EQ_I32_e32_si = 4608
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_EQ_I32_e32_vi = 4609
    0, // V_CMPX_EQ_I32_e64 = 4610
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_EQ_I32_e64_si = 4611
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_EQ_I32_e64_vi = 4612
    Feature_isVI | Feature_isVI | 0, // V_CMPX_EQ_I32_sdwa = 4613
    Feature_isGCN | 0, // V_CMPX_EQ_I64_e32 = 4614
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_EQ_I64_e32_si = 4615
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_EQ_I64_e32_vi = 4616
    0, // V_CMPX_EQ_I64_e64 = 4617
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_EQ_I64_e64_si = 4618
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_EQ_I64_e64_vi = 4619
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_EQ_I64_sdwa = 4620
    Feature_isGCN | 0, // V_CMPX_EQ_U32_e32 = 4621
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_EQ_U32_e32_si = 4622
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_EQ_U32_e32_vi = 4623
    0, // V_CMPX_EQ_U32_e64 = 4624
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_EQ_U32_e64_si = 4625
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_EQ_U32_e64_vi = 4626
    Feature_isVI | Feature_isVI | 0, // V_CMPX_EQ_U32_sdwa = 4627
    Feature_isGCN | 0, // V_CMPX_EQ_U64_e32 = 4628
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_EQ_U64_e32_si = 4629
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_EQ_U64_e32_vi = 4630
    0, // V_CMPX_EQ_U64_e64 = 4631
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_EQ_U64_e64_si = 4632
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_EQ_U64_e64_vi = 4633
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_EQ_U64_sdwa = 4634
    Feature_isVI | 0, // V_CMPX_F_F16_e32 = 4635
    Feature_isVI | Feature_isVI | 0, // V_CMPX_F_F16_e32_vi = 4636
    0, // V_CMPX_F_F16_e64 = 4637
    Feature_isVI | Feature_isVI | 0, // V_CMPX_F_F16_e64_vi = 4638
    Feature_isVI | Feature_isVI | 0, // V_CMPX_F_F16_sdwa = 4639
    Feature_isGCN | 0, // V_CMPX_F_F32_e32 = 4640
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_F_F32_e32_si = 4641
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_F_F32_e32_vi = 4642
    0, // V_CMPX_F_F32_e64 = 4643
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_F_F32_e64_si = 4644
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_F_F32_e64_vi = 4645
    Feature_isVI | Feature_isVI | 0, // V_CMPX_F_F32_sdwa = 4646
    Feature_isGCN | 0, // V_CMPX_F_F64_e32 = 4647
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_F_F64_e32_si = 4648
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_F_F64_e32_vi = 4649
    0, // V_CMPX_F_F64_e64 = 4650
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_F_F64_e64_si = 4651
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_F_F64_e64_vi = 4652
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_F_F64_sdwa = 4653
    Feature_isGCN | 0, // V_CMPX_F_I32_e32 = 4654
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_F_I32_e32_si = 4655
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_F_I32_e32_vi = 4656
    0, // V_CMPX_F_I32_e64 = 4657
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_F_I32_e64_si = 4658
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_F_I32_e64_vi = 4659
    Feature_isVI | Feature_isVI | 0, // V_CMPX_F_I32_sdwa = 4660
    Feature_isGCN | 0, // V_CMPX_F_I64_e32 = 4661
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_F_I64_e32_si = 4662
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_F_I64_e32_vi = 4663
    0, // V_CMPX_F_I64_e64 = 4664
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_F_I64_e64_si = 4665
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_F_I64_e64_vi = 4666
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_F_I64_sdwa = 4667
    Feature_isGCN | 0, // V_CMPX_F_U32_e32 = 4668
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_F_U32_e32_si = 4669
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_F_U32_e32_vi = 4670
    0, // V_CMPX_F_U32_e64 = 4671
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_F_U32_e64_si = 4672
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_F_U32_e64_vi = 4673
    Feature_isVI | Feature_isVI | 0, // V_CMPX_F_U32_sdwa = 4674
    Feature_isGCN | 0, // V_CMPX_F_U64_e32 = 4675
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_F_U64_e32_si = 4676
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_F_U64_e32_vi = 4677
    0, // V_CMPX_F_U64_e64 = 4678
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_F_U64_e64_si = 4679
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_F_U64_e64_vi = 4680
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_F_U64_sdwa = 4681
    Feature_isVI | 0, // V_CMPX_GE_F16_e32 = 4682
    Feature_isVI | Feature_isVI | 0, // V_CMPX_GE_F16_e32_vi = 4683
    0, // V_CMPX_GE_F16_e64 = 4684
    Feature_isVI | Feature_isVI | 0, // V_CMPX_GE_F16_e64_vi = 4685
    Feature_isVI | Feature_isVI | 0, // V_CMPX_GE_F16_sdwa = 4686
    Feature_isGCN | 0, // V_CMPX_GE_F32_e32 = 4687
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GE_F32_e32_si = 4688
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GE_F32_e32_vi = 4689
    0, // V_CMPX_GE_F32_e64 = 4690
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GE_F32_e64_si = 4691
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GE_F32_e64_vi = 4692
    Feature_isVI | Feature_isVI | 0, // V_CMPX_GE_F32_sdwa = 4693
    Feature_isGCN | 0, // V_CMPX_GE_F64_e32 = 4694
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GE_F64_e32_si = 4695
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GE_F64_e32_vi = 4696
    0, // V_CMPX_GE_F64_e64 = 4697
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GE_F64_e64_si = 4698
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GE_F64_e64_vi = 4699
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_GE_F64_sdwa = 4700
    Feature_isGCN | 0, // V_CMPX_GE_I32_e32 = 4701
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GE_I32_e32_si = 4702
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GE_I32_e32_vi = 4703
    0, // V_CMPX_GE_I32_e64 = 4704
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GE_I32_e64_si = 4705
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GE_I32_e64_vi = 4706
    Feature_isVI | Feature_isVI | 0, // V_CMPX_GE_I32_sdwa = 4707
    Feature_isGCN | 0, // V_CMPX_GE_I64_e32 = 4708
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GE_I64_e32_si = 4709
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GE_I64_e32_vi = 4710
    0, // V_CMPX_GE_I64_e64 = 4711
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GE_I64_e64_si = 4712
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GE_I64_e64_vi = 4713
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_GE_I64_sdwa = 4714
    Feature_isGCN | 0, // V_CMPX_GE_U32_e32 = 4715
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GE_U32_e32_si = 4716
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GE_U32_e32_vi = 4717
    0, // V_CMPX_GE_U32_e64 = 4718
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GE_U32_e64_si = 4719
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GE_U32_e64_vi = 4720
    Feature_isVI | Feature_isVI | 0, // V_CMPX_GE_U32_sdwa = 4721
    Feature_isGCN | 0, // V_CMPX_GE_U64_e32 = 4722
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GE_U64_e32_si = 4723
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GE_U64_e32_vi = 4724
    0, // V_CMPX_GE_U64_e64 = 4725
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GE_U64_e64_si = 4726
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GE_U64_e64_vi = 4727
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_GE_U64_sdwa = 4728
    Feature_isVI | 0, // V_CMPX_GT_F16_e32 = 4729
    Feature_isVI | Feature_isVI | 0, // V_CMPX_GT_F16_e32_vi = 4730
    0, // V_CMPX_GT_F16_e64 = 4731
    Feature_isVI | Feature_isVI | 0, // V_CMPX_GT_F16_e64_vi = 4732
    Feature_isVI | Feature_isVI | 0, // V_CMPX_GT_F16_sdwa = 4733
    Feature_isGCN | 0, // V_CMPX_GT_F32_e32 = 4734
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GT_F32_e32_si = 4735
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GT_F32_e32_vi = 4736
    0, // V_CMPX_GT_F32_e64 = 4737
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GT_F32_e64_si = 4738
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GT_F32_e64_vi = 4739
    Feature_isVI | Feature_isVI | 0, // V_CMPX_GT_F32_sdwa = 4740
    Feature_isGCN | 0, // V_CMPX_GT_F64_e32 = 4741
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GT_F64_e32_si = 4742
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GT_F64_e32_vi = 4743
    0, // V_CMPX_GT_F64_e64 = 4744
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GT_F64_e64_si = 4745
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GT_F64_e64_vi = 4746
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_GT_F64_sdwa = 4747
    Feature_isGCN | 0, // V_CMPX_GT_I32_e32 = 4748
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GT_I32_e32_si = 4749
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GT_I32_e32_vi = 4750
    0, // V_CMPX_GT_I32_e64 = 4751
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GT_I32_e64_si = 4752
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GT_I32_e64_vi = 4753
    Feature_isVI | Feature_isVI | 0, // V_CMPX_GT_I32_sdwa = 4754
    Feature_isGCN | 0, // V_CMPX_GT_I64_e32 = 4755
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GT_I64_e32_si = 4756
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GT_I64_e32_vi = 4757
    0, // V_CMPX_GT_I64_e64 = 4758
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GT_I64_e64_si = 4759
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GT_I64_e64_vi = 4760
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_GT_I64_sdwa = 4761
    Feature_isGCN | 0, // V_CMPX_GT_U32_e32 = 4762
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GT_U32_e32_si = 4763
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GT_U32_e32_vi = 4764
    0, // V_CMPX_GT_U32_e64 = 4765
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GT_U32_e64_si = 4766
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GT_U32_e64_vi = 4767
    Feature_isVI | Feature_isVI | 0, // V_CMPX_GT_U32_sdwa = 4768
    Feature_isGCN | 0, // V_CMPX_GT_U64_e32 = 4769
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GT_U64_e32_si = 4770
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GT_U64_e32_vi = 4771
    0, // V_CMPX_GT_U64_e64 = 4772
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_GT_U64_e64_si = 4773
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_GT_U64_e64_vi = 4774
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_GT_U64_sdwa = 4775
    Feature_isVI | 0, // V_CMPX_LE_F16_e32 = 4776
    Feature_isVI | Feature_isVI | 0, // V_CMPX_LE_F16_e32_vi = 4777
    0, // V_CMPX_LE_F16_e64 = 4778
    Feature_isVI | Feature_isVI | 0, // V_CMPX_LE_F16_e64_vi = 4779
    Feature_isVI | Feature_isVI | 0, // V_CMPX_LE_F16_sdwa = 4780
    Feature_isGCN | 0, // V_CMPX_LE_F32_e32 = 4781
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LE_F32_e32_si = 4782
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LE_F32_e32_vi = 4783
    0, // V_CMPX_LE_F32_e64 = 4784
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LE_F32_e64_si = 4785
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LE_F32_e64_vi = 4786
    Feature_isVI | Feature_isVI | 0, // V_CMPX_LE_F32_sdwa = 4787
    Feature_isGCN | 0, // V_CMPX_LE_F64_e32 = 4788
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LE_F64_e32_si = 4789
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LE_F64_e32_vi = 4790
    0, // V_CMPX_LE_F64_e64 = 4791
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LE_F64_e64_si = 4792
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LE_F64_e64_vi = 4793
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_LE_F64_sdwa = 4794
    Feature_isGCN | 0, // V_CMPX_LE_I32_e32 = 4795
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LE_I32_e32_si = 4796
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LE_I32_e32_vi = 4797
    0, // V_CMPX_LE_I32_e64 = 4798
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LE_I32_e64_si = 4799
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LE_I32_e64_vi = 4800
    Feature_isVI | Feature_isVI | 0, // V_CMPX_LE_I32_sdwa = 4801
    Feature_isGCN | 0, // V_CMPX_LE_I64_e32 = 4802
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LE_I64_e32_si = 4803
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LE_I64_e32_vi = 4804
    0, // V_CMPX_LE_I64_e64 = 4805
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LE_I64_e64_si = 4806
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LE_I64_e64_vi = 4807
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_LE_I64_sdwa = 4808
    Feature_isGCN | 0, // V_CMPX_LE_U32_e32 = 4809
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LE_U32_e32_si = 4810
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LE_U32_e32_vi = 4811
    0, // V_CMPX_LE_U32_e64 = 4812
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LE_U32_e64_si = 4813
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LE_U32_e64_vi = 4814
    Feature_isVI | Feature_isVI | 0, // V_CMPX_LE_U32_sdwa = 4815
    Feature_isGCN | 0, // V_CMPX_LE_U64_e32 = 4816
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LE_U64_e32_si = 4817
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LE_U64_e32_vi = 4818
    0, // V_CMPX_LE_U64_e64 = 4819
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LE_U64_e64_si = 4820
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LE_U64_e64_vi = 4821
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_LE_U64_sdwa = 4822
    Feature_isVI | 0, // V_CMPX_LG_F16_e32 = 4823
    Feature_isVI | Feature_isVI | 0, // V_CMPX_LG_F16_e32_vi = 4824
    0, // V_CMPX_LG_F16_e64 = 4825
    Feature_isVI | Feature_isVI | 0, // V_CMPX_LG_F16_e64_vi = 4826
    Feature_isVI | Feature_isVI | 0, // V_CMPX_LG_F16_sdwa = 4827
    Feature_isGCN | 0, // V_CMPX_LG_F32_e32 = 4828
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LG_F32_e32_si = 4829
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LG_F32_e32_vi = 4830
    0, // V_CMPX_LG_F32_e64 = 4831
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LG_F32_e64_si = 4832
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LG_F32_e64_vi = 4833
    Feature_isVI | Feature_isVI | 0, // V_CMPX_LG_F32_sdwa = 4834
    Feature_isGCN | 0, // V_CMPX_LG_F64_e32 = 4835
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LG_F64_e32_si = 4836
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LG_F64_e32_vi = 4837
    0, // V_CMPX_LG_F64_e64 = 4838
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LG_F64_e64_si = 4839
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LG_F64_e64_vi = 4840
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_LG_F64_sdwa = 4841
    Feature_isVI | 0, // V_CMPX_LT_F16_e32 = 4842
    Feature_isVI | Feature_isVI | 0, // V_CMPX_LT_F16_e32_vi = 4843
    0, // V_CMPX_LT_F16_e64 = 4844
    Feature_isVI | Feature_isVI | 0, // V_CMPX_LT_F16_e64_vi = 4845
    Feature_isVI | Feature_isVI | 0, // V_CMPX_LT_F16_sdwa = 4846
    Feature_isGCN | 0, // V_CMPX_LT_F32_e32 = 4847
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LT_F32_e32_si = 4848
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LT_F32_e32_vi = 4849
    0, // V_CMPX_LT_F32_e64 = 4850
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LT_F32_e64_si = 4851
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LT_F32_e64_vi = 4852
    Feature_isVI | Feature_isVI | 0, // V_CMPX_LT_F32_sdwa = 4853
    Feature_isGCN | 0, // V_CMPX_LT_F64_e32 = 4854
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LT_F64_e32_si = 4855
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LT_F64_e32_vi = 4856
    0, // V_CMPX_LT_F64_e64 = 4857
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LT_F64_e64_si = 4858
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LT_F64_e64_vi = 4859
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_LT_F64_sdwa = 4860
    Feature_isGCN | 0, // V_CMPX_LT_I32_e32 = 4861
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LT_I32_e32_si = 4862
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LT_I32_e32_vi = 4863
    0, // V_CMPX_LT_I32_e64 = 4864
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LT_I32_e64_si = 4865
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LT_I32_e64_vi = 4866
    Feature_isVI | Feature_isVI | 0, // V_CMPX_LT_I32_sdwa = 4867
    Feature_isGCN | 0, // V_CMPX_LT_I64_e32 = 4868
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LT_I64_e32_si = 4869
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LT_I64_e32_vi = 4870
    0, // V_CMPX_LT_I64_e64 = 4871
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LT_I64_e64_si = 4872
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LT_I64_e64_vi = 4873
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_LT_I64_sdwa = 4874
    Feature_isGCN | 0, // V_CMPX_LT_U32_e32 = 4875
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LT_U32_e32_si = 4876
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LT_U32_e32_vi = 4877
    0, // V_CMPX_LT_U32_e64 = 4878
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LT_U32_e64_si = 4879
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LT_U32_e64_vi = 4880
    Feature_isVI | Feature_isVI | 0, // V_CMPX_LT_U32_sdwa = 4881
    Feature_isGCN | 0, // V_CMPX_LT_U64_e32 = 4882
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LT_U64_e32_si = 4883
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LT_U64_e32_vi = 4884
    0, // V_CMPX_LT_U64_e64 = 4885
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_LT_U64_e64_si = 4886
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_LT_U64_e64_vi = 4887
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_LT_U64_sdwa = 4888
    Feature_isVI | 0, // V_CMPX_NEQ_F16_e32 = 4889
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NEQ_F16_e32_vi = 4890
    0, // V_CMPX_NEQ_F16_e64 = 4891
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NEQ_F16_e64_vi = 4892
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NEQ_F16_sdwa = 4893
    Feature_isGCN | 0, // V_CMPX_NEQ_F32_e32 = 4894
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NEQ_F32_e32_si = 4895
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NEQ_F32_e32_vi = 4896
    0, // V_CMPX_NEQ_F32_e64 = 4897
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NEQ_F32_e64_si = 4898
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NEQ_F32_e64_vi = 4899
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NEQ_F32_sdwa = 4900
    Feature_isGCN | 0, // V_CMPX_NEQ_F64_e32 = 4901
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NEQ_F64_e32_si = 4902
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NEQ_F64_e32_vi = 4903
    0, // V_CMPX_NEQ_F64_e64 = 4904
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NEQ_F64_e64_si = 4905
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NEQ_F64_e64_vi = 4906
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_NEQ_F64_sdwa = 4907
    Feature_isGCN | 0, // V_CMPX_NE_I32_e32 = 4908
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NE_I32_e32_si = 4909
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NE_I32_e32_vi = 4910
    0, // V_CMPX_NE_I32_e64 = 4911
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NE_I32_e64_si = 4912
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NE_I32_e64_vi = 4913
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NE_I32_sdwa = 4914
    Feature_isGCN | 0, // V_CMPX_NE_I64_e32 = 4915
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NE_I64_e32_si = 4916
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NE_I64_e32_vi = 4917
    0, // V_CMPX_NE_I64_e64 = 4918
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NE_I64_e64_si = 4919
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NE_I64_e64_vi = 4920
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_NE_I64_sdwa = 4921
    Feature_isGCN | 0, // V_CMPX_NE_U32_e32 = 4922
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NE_U32_e32_si = 4923
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NE_U32_e32_vi = 4924
    0, // V_CMPX_NE_U32_e64 = 4925
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NE_U32_e64_si = 4926
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NE_U32_e64_vi = 4927
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NE_U32_sdwa = 4928
    Feature_isGCN | 0, // V_CMPX_NE_U64_e32 = 4929
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NE_U64_e32_si = 4930
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NE_U64_e32_vi = 4931
    0, // V_CMPX_NE_U64_e64 = 4932
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NE_U64_e64_si = 4933
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NE_U64_e64_vi = 4934
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_NE_U64_sdwa = 4935
    Feature_isVI | 0, // V_CMPX_NGE_F16_e32 = 4936
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NGE_F16_e32_vi = 4937
    0, // V_CMPX_NGE_F16_e64 = 4938
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NGE_F16_e64_vi = 4939
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NGE_F16_sdwa = 4940
    Feature_isGCN | 0, // V_CMPX_NGE_F32_e32 = 4941
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NGE_F32_e32_si = 4942
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NGE_F32_e32_vi = 4943
    0, // V_CMPX_NGE_F32_e64 = 4944
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NGE_F32_e64_si = 4945
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NGE_F32_e64_vi = 4946
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NGE_F32_sdwa = 4947
    Feature_isGCN | 0, // V_CMPX_NGE_F64_e32 = 4948
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NGE_F64_e32_si = 4949
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NGE_F64_e32_vi = 4950
    0, // V_CMPX_NGE_F64_e64 = 4951
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NGE_F64_e64_si = 4952
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NGE_F64_e64_vi = 4953
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_NGE_F64_sdwa = 4954
    Feature_isVI | 0, // V_CMPX_NGT_F16_e32 = 4955
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NGT_F16_e32_vi = 4956
    0, // V_CMPX_NGT_F16_e64 = 4957
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NGT_F16_e64_vi = 4958
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NGT_F16_sdwa = 4959
    Feature_isGCN | 0, // V_CMPX_NGT_F32_e32 = 4960
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NGT_F32_e32_si = 4961
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NGT_F32_e32_vi = 4962
    0, // V_CMPX_NGT_F32_e64 = 4963
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NGT_F32_e64_si = 4964
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NGT_F32_e64_vi = 4965
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NGT_F32_sdwa = 4966
    Feature_isGCN | 0, // V_CMPX_NGT_F64_e32 = 4967
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NGT_F64_e32_si = 4968
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NGT_F64_e32_vi = 4969
    0, // V_CMPX_NGT_F64_e64 = 4970
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NGT_F64_e64_si = 4971
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NGT_F64_e64_vi = 4972
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_NGT_F64_sdwa = 4973
    Feature_isVI | 0, // V_CMPX_NLE_F16_e32 = 4974
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NLE_F16_e32_vi = 4975
    0, // V_CMPX_NLE_F16_e64 = 4976
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NLE_F16_e64_vi = 4977
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NLE_F16_sdwa = 4978
    Feature_isGCN | 0, // V_CMPX_NLE_F32_e32 = 4979
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NLE_F32_e32_si = 4980
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NLE_F32_e32_vi = 4981
    0, // V_CMPX_NLE_F32_e64 = 4982
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NLE_F32_e64_si = 4983
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NLE_F32_e64_vi = 4984
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NLE_F32_sdwa = 4985
    Feature_isGCN | 0, // V_CMPX_NLE_F64_e32 = 4986
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NLE_F64_e32_si = 4987
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NLE_F64_e32_vi = 4988
    0, // V_CMPX_NLE_F64_e64 = 4989
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NLE_F64_e64_si = 4990
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NLE_F64_e64_vi = 4991
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_NLE_F64_sdwa = 4992
    Feature_isVI | 0, // V_CMPX_NLG_F16_e32 = 4993
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NLG_F16_e32_vi = 4994
    0, // V_CMPX_NLG_F16_e64 = 4995
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NLG_F16_e64_vi = 4996
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NLG_F16_sdwa = 4997
    Feature_isGCN | 0, // V_CMPX_NLG_F32_e32 = 4998
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NLG_F32_e32_si = 4999
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NLG_F32_e32_vi = 5000
    0, // V_CMPX_NLG_F32_e64 = 5001
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NLG_F32_e64_si = 5002
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NLG_F32_e64_vi = 5003
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NLG_F32_sdwa = 5004
    Feature_isGCN | 0, // V_CMPX_NLG_F64_e32 = 5005
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NLG_F64_e32_si = 5006
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NLG_F64_e32_vi = 5007
    0, // V_CMPX_NLG_F64_e64 = 5008
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NLG_F64_e64_si = 5009
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NLG_F64_e64_vi = 5010
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_NLG_F64_sdwa = 5011
    Feature_isVI | 0, // V_CMPX_NLT_F16_e32 = 5012
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NLT_F16_e32_vi = 5013
    0, // V_CMPX_NLT_F16_e64 = 5014
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NLT_F16_e64_vi = 5015
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NLT_F16_sdwa = 5016
    Feature_isGCN | 0, // V_CMPX_NLT_F32_e32 = 5017
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NLT_F32_e32_si = 5018
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NLT_F32_e32_vi = 5019
    0, // V_CMPX_NLT_F32_e64 = 5020
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NLT_F32_e64_si = 5021
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NLT_F32_e64_vi = 5022
    Feature_isVI | Feature_isVI | 0, // V_CMPX_NLT_F32_sdwa = 5023
    Feature_isGCN | 0, // V_CMPX_NLT_F64_e32 = 5024
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NLT_F64_e32_si = 5025
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NLT_F64_e32_vi = 5026
    0, // V_CMPX_NLT_F64_e64 = 5027
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_NLT_F64_e64_si = 5028
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_NLT_F64_e64_vi = 5029
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_NLT_F64_sdwa = 5030
    Feature_isVI | 0, // V_CMPX_O_F16_e32 = 5031
    Feature_isVI | Feature_isVI | 0, // V_CMPX_O_F16_e32_vi = 5032
    0, // V_CMPX_O_F16_e64 = 5033
    Feature_isVI | Feature_isVI | 0, // V_CMPX_O_F16_e64_vi = 5034
    Feature_isVI | Feature_isVI | 0, // V_CMPX_O_F16_sdwa = 5035
    Feature_isGCN | 0, // V_CMPX_O_F32_e32 = 5036
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_O_F32_e32_si = 5037
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_O_F32_e32_vi = 5038
    0, // V_CMPX_O_F32_e64 = 5039
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_O_F32_e64_si = 5040
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_O_F32_e64_vi = 5041
    Feature_isVI | Feature_isVI | 0, // V_CMPX_O_F32_sdwa = 5042
    Feature_isGCN | 0, // V_CMPX_O_F64_e32 = 5043
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_O_F64_e32_si = 5044
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_O_F64_e32_vi = 5045
    0, // V_CMPX_O_F64_e64 = 5046
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_O_F64_e64_si = 5047
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_O_F64_e64_vi = 5048
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_O_F64_sdwa = 5049
    Feature_isVI | 0, // V_CMPX_TRU_F16_e32 = 5050
    Feature_isVI | Feature_isVI | 0, // V_CMPX_TRU_F16_e32_vi = 5051
    0, // V_CMPX_TRU_F16_e64 = 5052
    Feature_isVI | Feature_isVI | 0, // V_CMPX_TRU_F16_e64_vi = 5053
    Feature_isVI | Feature_isVI | 0, // V_CMPX_TRU_F16_sdwa = 5054
    Feature_isGCN | 0, // V_CMPX_TRU_F32_e32 = 5055
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_TRU_F32_e32_si = 5056
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_TRU_F32_e32_vi = 5057
    0, // V_CMPX_TRU_F32_e64 = 5058
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_TRU_F32_e64_si = 5059
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_TRU_F32_e64_vi = 5060
    Feature_isVI | Feature_isVI | 0, // V_CMPX_TRU_F32_sdwa = 5061
    Feature_isGCN | 0, // V_CMPX_TRU_F64_e32 = 5062
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_TRU_F64_e32_si = 5063
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_TRU_F64_e32_vi = 5064
    0, // V_CMPX_TRU_F64_e64 = 5065
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_TRU_F64_e64_si = 5066
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_TRU_F64_e64_vi = 5067
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_TRU_F64_sdwa = 5068
    Feature_isGCN | 0, // V_CMPX_T_I32_e32 = 5069
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_T_I32_e32_si = 5070
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_T_I32_e32_vi = 5071
    0, // V_CMPX_T_I32_e64 = 5072
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_T_I32_e64_si = 5073
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_T_I32_e64_vi = 5074
    Feature_isVI | Feature_isVI | 0, // V_CMPX_T_I32_sdwa = 5075
    Feature_isGCN | 0, // V_CMPX_T_I64_e32 = 5076
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_T_I64_e32_si = 5077
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_T_I64_e32_vi = 5078
    0, // V_CMPX_T_I64_e64 = 5079
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_T_I64_e64_si = 5080
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_T_I64_e64_vi = 5081
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_T_I64_sdwa = 5082
    Feature_isGCN | 0, // V_CMPX_T_U32_e32 = 5083
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_T_U32_e32_si = 5084
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_T_U32_e32_vi = 5085
    0, // V_CMPX_T_U32_e64 = 5086
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_T_U32_e64_si = 5087
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_T_U32_e64_vi = 5088
    Feature_isVI | Feature_isVI | 0, // V_CMPX_T_U32_sdwa = 5089
    Feature_isGCN | 0, // V_CMPX_T_U64_e32 = 5090
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_T_U64_e32_si = 5091
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_T_U64_e32_vi = 5092
    0, // V_CMPX_T_U64_e64 = 5093
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_T_U64_e64_si = 5094
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_T_U64_e64_vi = 5095
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_T_U64_sdwa = 5096
    Feature_isVI | 0, // V_CMPX_U_F16_e32 = 5097
    Feature_isVI | Feature_isVI | 0, // V_CMPX_U_F16_e32_vi = 5098
    0, // V_CMPX_U_F16_e64 = 5099
    Feature_isVI | Feature_isVI | 0, // V_CMPX_U_F16_e64_vi = 5100
    Feature_isVI | Feature_isVI | 0, // V_CMPX_U_F16_sdwa = 5101
    Feature_isGCN | 0, // V_CMPX_U_F32_e32 = 5102
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_U_F32_e32_si = 5103
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_U_F32_e32_vi = 5104
    0, // V_CMPX_U_F32_e64 = 5105
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_U_F32_e64_si = 5106
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_U_F32_e64_vi = 5107
    Feature_isVI | Feature_isVI | 0, // V_CMPX_U_F32_sdwa = 5108
    Feature_isGCN | 0, // V_CMPX_U_F64_e32 = 5109
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_U_F64_e32_si = 5110
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_U_F64_e32_vi = 5111
    0, // V_CMPX_U_F64_e64 = 5112
    Feature_isGCN | Feature_isSICI | 0, // V_CMPX_U_F64_e64_si = 5113
    Feature_isGCN | Feature_isVI | 0, // V_CMPX_U_F64_e64_vi = 5114
    Feature_isVI | Feature_DisableInst | 0, // V_CMPX_U_F64_sdwa = 5115
    Feature_isGCN | 0, // V_CMP_CLASS_F16_e32 = 5116
    Feature_isGCN | Feature_isVI | 0, // V_CMP_CLASS_F16_e32_vi = 5117
    0, // V_CMP_CLASS_F16_e64 = 5118
    Feature_isGCN | Feature_isVI | 0, // V_CMP_CLASS_F16_e64_vi = 5119
    Feature_isVI | Feature_isVI | 0, // V_CMP_CLASS_F16_sdwa = 5120
    Feature_isGCN | 0, // V_CMP_CLASS_F32_e32 = 5121
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_CLASS_F32_e32_si = 5122
    Feature_isGCN | Feature_isVI | 0, // V_CMP_CLASS_F32_e32_vi = 5123
    0, // V_CMP_CLASS_F32_e64 = 5124
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_CLASS_F32_e64_si = 5125
    Feature_isGCN | Feature_isVI | 0, // V_CMP_CLASS_F32_e64_vi = 5126
    Feature_isVI | Feature_isVI | 0, // V_CMP_CLASS_F32_sdwa = 5127
    Feature_isGCN | 0, // V_CMP_CLASS_F64_e32 = 5128
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_CLASS_F64_e32_si = 5129
    Feature_isGCN | Feature_isVI | 0, // V_CMP_CLASS_F64_e32_vi = 5130
    0, // V_CMP_CLASS_F64_e64 = 5131
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_CLASS_F64_e64_si = 5132
    Feature_isGCN | Feature_isVI | 0, // V_CMP_CLASS_F64_e64_vi = 5133
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_CLASS_F64_sdwa = 5134
    Feature_isVI | 0, // V_CMP_EQ_F16_e32 = 5135
    Feature_isVI | Feature_isVI | 0, // V_CMP_EQ_F16_e32_vi = 5136
    0, // V_CMP_EQ_F16_e64 = 5137
    Feature_isVI | Feature_isVI | 0, // V_CMP_EQ_F16_e64_vi = 5138
    Feature_isVI | Feature_isVI | 0, // V_CMP_EQ_F16_sdwa = 5139
    Feature_isGCN | 0, // V_CMP_EQ_F32_e32 = 5140
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_EQ_F32_e32_si = 5141
    Feature_isGCN | Feature_isVI | 0, // V_CMP_EQ_F32_e32_vi = 5142
    0, // V_CMP_EQ_F32_e64 = 5143
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_EQ_F32_e64_si = 5144
    Feature_isGCN | Feature_isVI | 0, // V_CMP_EQ_F32_e64_vi = 5145
    Feature_isVI | Feature_isVI | 0, // V_CMP_EQ_F32_sdwa = 5146
    Feature_isGCN | 0, // V_CMP_EQ_F64_e32 = 5147
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_EQ_F64_e32_si = 5148
    Feature_isGCN | Feature_isVI | 0, // V_CMP_EQ_F64_e32_vi = 5149
    0, // V_CMP_EQ_F64_e64 = 5150
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_EQ_F64_e64_si = 5151
    Feature_isGCN | Feature_isVI | 0, // V_CMP_EQ_F64_e64_vi = 5152
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_EQ_F64_sdwa = 5153
    Feature_isGCN | 0, // V_CMP_EQ_I32_e32 = 5154
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_EQ_I32_e32_si = 5155
    Feature_isGCN | Feature_isVI | 0, // V_CMP_EQ_I32_e32_vi = 5156
    0, // V_CMP_EQ_I32_e64 = 5157
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_EQ_I32_e64_si = 5158
    Feature_isGCN | Feature_isVI | 0, // V_CMP_EQ_I32_e64_vi = 5159
    Feature_isVI | Feature_isVI | 0, // V_CMP_EQ_I32_sdwa = 5160
    Feature_isGCN | 0, // V_CMP_EQ_I64_e32 = 5161
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_EQ_I64_e32_si = 5162
    Feature_isGCN | Feature_isVI | 0, // V_CMP_EQ_I64_e32_vi = 5163
    0, // V_CMP_EQ_I64_e64 = 5164
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_EQ_I64_e64_si = 5165
    Feature_isGCN | Feature_isVI | 0, // V_CMP_EQ_I64_e64_vi = 5166
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_EQ_I64_sdwa = 5167
    Feature_isGCN | 0, // V_CMP_EQ_U32_e32 = 5168
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_EQ_U32_e32_si = 5169
    Feature_isGCN | Feature_isVI | 0, // V_CMP_EQ_U32_e32_vi = 5170
    0, // V_CMP_EQ_U32_e64 = 5171
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_EQ_U32_e64_si = 5172
    Feature_isGCN | Feature_isVI | 0, // V_CMP_EQ_U32_e64_vi = 5173
    Feature_isVI | Feature_isVI | 0, // V_CMP_EQ_U32_sdwa = 5174
    Feature_isGCN | 0, // V_CMP_EQ_U64_e32 = 5175
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_EQ_U64_e32_si = 5176
    Feature_isGCN | Feature_isVI | 0, // V_CMP_EQ_U64_e32_vi = 5177
    0, // V_CMP_EQ_U64_e64 = 5178
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_EQ_U64_e64_si = 5179
    Feature_isGCN | Feature_isVI | 0, // V_CMP_EQ_U64_e64_vi = 5180
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_EQ_U64_sdwa = 5181
    Feature_isVI | 0, // V_CMP_F_F16_e32 = 5182
    Feature_isVI | Feature_isVI | 0, // V_CMP_F_F16_e32_vi = 5183
    0, // V_CMP_F_F16_e64 = 5184
    Feature_isVI | Feature_isVI | 0, // V_CMP_F_F16_e64_vi = 5185
    Feature_isVI | Feature_isVI | 0, // V_CMP_F_F16_sdwa = 5186
    Feature_isGCN | 0, // V_CMP_F_F32_e32 = 5187
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_F_F32_e32_si = 5188
    Feature_isGCN | Feature_isVI | 0, // V_CMP_F_F32_e32_vi = 5189
    0, // V_CMP_F_F32_e64 = 5190
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_F_F32_e64_si = 5191
    Feature_isGCN | Feature_isVI | 0, // V_CMP_F_F32_e64_vi = 5192
    Feature_isVI | Feature_isVI | 0, // V_CMP_F_F32_sdwa = 5193
    Feature_isGCN | 0, // V_CMP_F_F64_e32 = 5194
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_F_F64_e32_si = 5195
    Feature_isGCN | Feature_isVI | 0, // V_CMP_F_F64_e32_vi = 5196
    0, // V_CMP_F_F64_e64 = 5197
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_F_F64_e64_si = 5198
    Feature_isGCN | Feature_isVI | 0, // V_CMP_F_F64_e64_vi = 5199
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_F_F64_sdwa = 5200
    Feature_isGCN | 0, // V_CMP_F_I32_e32 = 5201
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_F_I32_e32_si = 5202
    Feature_isGCN | Feature_isVI | 0, // V_CMP_F_I32_e32_vi = 5203
    0, // V_CMP_F_I32_e64 = 5204
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_F_I32_e64_si = 5205
    Feature_isGCN | Feature_isVI | 0, // V_CMP_F_I32_e64_vi = 5206
    Feature_isVI | Feature_isVI | 0, // V_CMP_F_I32_sdwa = 5207
    Feature_isGCN | 0, // V_CMP_F_I64_e32 = 5208
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_F_I64_e32_si = 5209
    Feature_isGCN | Feature_isVI | 0, // V_CMP_F_I64_e32_vi = 5210
    0, // V_CMP_F_I64_e64 = 5211
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_F_I64_e64_si = 5212
    Feature_isGCN | Feature_isVI | 0, // V_CMP_F_I64_e64_vi = 5213
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_F_I64_sdwa = 5214
    Feature_isGCN | 0, // V_CMP_F_U32_e32 = 5215
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_F_U32_e32_si = 5216
    Feature_isGCN | Feature_isVI | 0, // V_CMP_F_U32_e32_vi = 5217
    0, // V_CMP_F_U32_e64 = 5218
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_F_U32_e64_si = 5219
    Feature_isGCN | Feature_isVI | 0, // V_CMP_F_U32_e64_vi = 5220
    Feature_isVI | Feature_isVI | 0, // V_CMP_F_U32_sdwa = 5221
    Feature_isGCN | 0, // V_CMP_F_U64_e32 = 5222
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_F_U64_e32_si = 5223
    Feature_isGCN | Feature_isVI | 0, // V_CMP_F_U64_e32_vi = 5224
    0, // V_CMP_F_U64_e64 = 5225
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_F_U64_e64_si = 5226
    Feature_isGCN | Feature_isVI | 0, // V_CMP_F_U64_e64_vi = 5227
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_F_U64_sdwa = 5228
    Feature_isVI | 0, // V_CMP_GE_F16_e32 = 5229
    Feature_isVI | Feature_isVI | 0, // V_CMP_GE_F16_e32_vi = 5230
    0, // V_CMP_GE_F16_e64 = 5231
    Feature_isVI | Feature_isVI | 0, // V_CMP_GE_F16_e64_vi = 5232
    Feature_isVI | Feature_isVI | 0, // V_CMP_GE_F16_sdwa = 5233
    Feature_isGCN | 0, // V_CMP_GE_F32_e32 = 5234
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GE_F32_e32_si = 5235
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GE_F32_e32_vi = 5236
    0, // V_CMP_GE_F32_e64 = 5237
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GE_F32_e64_si = 5238
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GE_F32_e64_vi = 5239
    Feature_isVI | Feature_isVI | 0, // V_CMP_GE_F32_sdwa = 5240
    Feature_isGCN | 0, // V_CMP_GE_F64_e32 = 5241
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GE_F64_e32_si = 5242
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GE_F64_e32_vi = 5243
    0, // V_CMP_GE_F64_e64 = 5244
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GE_F64_e64_si = 5245
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GE_F64_e64_vi = 5246
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_GE_F64_sdwa = 5247
    Feature_isGCN | 0, // V_CMP_GE_I32_e32 = 5248
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GE_I32_e32_si = 5249
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GE_I32_e32_vi = 5250
    0, // V_CMP_GE_I32_e64 = 5251
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GE_I32_e64_si = 5252
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GE_I32_e64_vi = 5253
    Feature_isVI | Feature_isVI | 0, // V_CMP_GE_I32_sdwa = 5254
    Feature_isGCN | 0, // V_CMP_GE_I64_e32 = 5255
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GE_I64_e32_si = 5256
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GE_I64_e32_vi = 5257
    0, // V_CMP_GE_I64_e64 = 5258
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GE_I64_e64_si = 5259
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GE_I64_e64_vi = 5260
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_GE_I64_sdwa = 5261
    Feature_isGCN | 0, // V_CMP_GE_U32_e32 = 5262
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GE_U32_e32_si = 5263
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GE_U32_e32_vi = 5264
    0, // V_CMP_GE_U32_e64 = 5265
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GE_U32_e64_si = 5266
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GE_U32_e64_vi = 5267
    Feature_isVI | Feature_isVI | 0, // V_CMP_GE_U32_sdwa = 5268
    Feature_isGCN | 0, // V_CMP_GE_U64_e32 = 5269
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GE_U64_e32_si = 5270
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GE_U64_e32_vi = 5271
    0, // V_CMP_GE_U64_e64 = 5272
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GE_U64_e64_si = 5273
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GE_U64_e64_vi = 5274
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_GE_U64_sdwa = 5275
    Feature_isVI | 0, // V_CMP_GT_F16_e32 = 5276
    Feature_isVI | Feature_isVI | 0, // V_CMP_GT_F16_e32_vi = 5277
    0, // V_CMP_GT_F16_e64 = 5278
    Feature_isVI | Feature_isVI | 0, // V_CMP_GT_F16_e64_vi = 5279
    Feature_isVI | Feature_isVI | 0, // V_CMP_GT_F16_sdwa = 5280
    Feature_isGCN | 0, // V_CMP_GT_F32_e32 = 5281
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GT_F32_e32_si = 5282
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GT_F32_e32_vi = 5283
    0, // V_CMP_GT_F32_e64 = 5284
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GT_F32_e64_si = 5285
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GT_F32_e64_vi = 5286
    Feature_isVI | Feature_isVI | 0, // V_CMP_GT_F32_sdwa = 5287
    Feature_isGCN | 0, // V_CMP_GT_F64_e32 = 5288
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GT_F64_e32_si = 5289
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GT_F64_e32_vi = 5290
    0, // V_CMP_GT_F64_e64 = 5291
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GT_F64_e64_si = 5292
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GT_F64_e64_vi = 5293
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_GT_F64_sdwa = 5294
    Feature_isGCN | 0, // V_CMP_GT_I32_e32 = 5295
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GT_I32_e32_si = 5296
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GT_I32_e32_vi = 5297
    0, // V_CMP_GT_I32_e64 = 5298
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GT_I32_e64_si = 5299
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GT_I32_e64_vi = 5300
    Feature_isVI | Feature_isVI | 0, // V_CMP_GT_I32_sdwa = 5301
    Feature_isGCN | 0, // V_CMP_GT_I64_e32 = 5302
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GT_I64_e32_si = 5303
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GT_I64_e32_vi = 5304
    0, // V_CMP_GT_I64_e64 = 5305
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GT_I64_e64_si = 5306
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GT_I64_e64_vi = 5307
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_GT_I64_sdwa = 5308
    Feature_isGCN | 0, // V_CMP_GT_U32_e32 = 5309
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GT_U32_e32_si = 5310
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GT_U32_e32_vi = 5311
    0, // V_CMP_GT_U32_e64 = 5312
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GT_U32_e64_si = 5313
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GT_U32_e64_vi = 5314
    Feature_isVI | Feature_isVI | 0, // V_CMP_GT_U32_sdwa = 5315
    Feature_isGCN | 0, // V_CMP_GT_U64_e32 = 5316
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GT_U64_e32_si = 5317
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GT_U64_e32_vi = 5318
    0, // V_CMP_GT_U64_e64 = 5319
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_GT_U64_e64_si = 5320
    Feature_isGCN | Feature_isVI | 0, // V_CMP_GT_U64_e64_vi = 5321
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_GT_U64_sdwa = 5322
    Feature_isVI | 0, // V_CMP_LE_F16_e32 = 5323
    Feature_isVI | Feature_isVI | 0, // V_CMP_LE_F16_e32_vi = 5324
    0, // V_CMP_LE_F16_e64 = 5325
    Feature_isVI | Feature_isVI | 0, // V_CMP_LE_F16_e64_vi = 5326
    Feature_isVI | Feature_isVI | 0, // V_CMP_LE_F16_sdwa = 5327
    Feature_isGCN | 0, // V_CMP_LE_F32_e32 = 5328
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LE_F32_e32_si = 5329
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LE_F32_e32_vi = 5330
    0, // V_CMP_LE_F32_e64 = 5331
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LE_F32_e64_si = 5332
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LE_F32_e64_vi = 5333
    Feature_isVI | Feature_isVI | 0, // V_CMP_LE_F32_sdwa = 5334
    Feature_isGCN | 0, // V_CMP_LE_F64_e32 = 5335
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LE_F64_e32_si = 5336
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LE_F64_e32_vi = 5337
    0, // V_CMP_LE_F64_e64 = 5338
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LE_F64_e64_si = 5339
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LE_F64_e64_vi = 5340
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_LE_F64_sdwa = 5341
    Feature_isGCN | 0, // V_CMP_LE_I32_e32 = 5342
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LE_I32_e32_si = 5343
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LE_I32_e32_vi = 5344
    0, // V_CMP_LE_I32_e64 = 5345
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LE_I32_e64_si = 5346
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LE_I32_e64_vi = 5347
    Feature_isVI | Feature_isVI | 0, // V_CMP_LE_I32_sdwa = 5348
    Feature_isGCN | 0, // V_CMP_LE_I64_e32 = 5349
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LE_I64_e32_si = 5350
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LE_I64_e32_vi = 5351
    0, // V_CMP_LE_I64_e64 = 5352
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LE_I64_e64_si = 5353
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LE_I64_e64_vi = 5354
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_LE_I64_sdwa = 5355
    Feature_isGCN | 0, // V_CMP_LE_U32_e32 = 5356
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LE_U32_e32_si = 5357
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LE_U32_e32_vi = 5358
    0, // V_CMP_LE_U32_e64 = 5359
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LE_U32_e64_si = 5360
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LE_U32_e64_vi = 5361
    Feature_isVI | Feature_isVI | 0, // V_CMP_LE_U32_sdwa = 5362
    Feature_isGCN | 0, // V_CMP_LE_U64_e32 = 5363
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LE_U64_e32_si = 5364
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LE_U64_e32_vi = 5365
    0, // V_CMP_LE_U64_e64 = 5366
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LE_U64_e64_si = 5367
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LE_U64_e64_vi = 5368
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_LE_U64_sdwa = 5369
    Feature_isVI | 0, // V_CMP_LG_F16_e32 = 5370
    Feature_isVI | Feature_isVI | 0, // V_CMP_LG_F16_e32_vi = 5371
    0, // V_CMP_LG_F16_e64 = 5372
    Feature_isVI | Feature_isVI | 0, // V_CMP_LG_F16_e64_vi = 5373
    Feature_isVI | Feature_isVI | 0, // V_CMP_LG_F16_sdwa = 5374
    Feature_isGCN | 0, // V_CMP_LG_F32_e32 = 5375
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LG_F32_e32_si = 5376
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LG_F32_e32_vi = 5377
    0, // V_CMP_LG_F32_e64 = 5378
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LG_F32_e64_si = 5379
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LG_F32_e64_vi = 5380
    Feature_isVI | Feature_isVI | 0, // V_CMP_LG_F32_sdwa = 5381
    Feature_isGCN | 0, // V_CMP_LG_F64_e32 = 5382
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LG_F64_e32_si = 5383
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LG_F64_e32_vi = 5384
    0, // V_CMP_LG_F64_e64 = 5385
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LG_F64_e64_si = 5386
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LG_F64_e64_vi = 5387
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_LG_F64_sdwa = 5388
    Feature_isVI | 0, // V_CMP_LT_F16_e32 = 5389
    Feature_isVI | Feature_isVI | 0, // V_CMP_LT_F16_e32_vi = 5390
    0, // V_CMP_LT_F16_e64 = 5391
    Feature_isVI | Feature_isVI | 0, // V_CMP_LT_F16_e64_vi = 5392
    Feature_isVI | Feature_isVI | 0, // V_CMP_LT_F16_sdwa = 5393
    Feature_isGCN | 0, // V_CMP_LT_F32_e32 = 5394
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LT_F32_e32_si = 5395
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LT_F32_e32_vi = 5396
    0, // V_CMP_LT_F32_e64 = 5397
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LT_F32_e64_si = 5398
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LT_F32_e64_vi = 5399
    Feature_isVI | Feature_isVI | 0, // V_CMP_LT_F32_sdwa = 5400
    Feature_isGCN | 0, // V_CMP_LT_F64_e32 = 5401
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LT_F64_e32_si = 5402
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LT_F64_e32_vi = 5403
    0, // V_CMP_LT_F64_e64 = 5404
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LT_F64_e64_si = 5405
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LT_F64_e64_vi = 5406
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_LT_F64_sdwa = 5407
    Feature_isGCN | 0, // V_CMP_LT_I32_e32 = 5408
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LT_I32_e32_si = 5409
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LT_I32_e32_vi = 5410
    0, // V_CMP_LT_I32_e64 = 5411
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LT_I32_e64_si = 5412
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LT_I32_e64_vi = 5413
    Feature_isVI | Feature_isVI | 0, // V_CMP_LT_I32_sdwa = 5414
    Feature_isGCN | 0, // V_CMP_LT_I64_e32 = 5415
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LT_I64_e32_si = 5416
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LT_I64_e32_vi = 5417
    0, // V_CMP_LT_I64_e64 = 5418
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LT_I64_e64_si = 5419
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LT_I64_e64_vi = 5420
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_LT_I64_sdwa = 5421
    Feature_isGCN | 0, // V_CMP_LT_U32_e32 = 5422
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LT_U32_e32_si = 5423
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LT_U32_e32_vi = 5424
    0, // V_CMP_LT_U32_e64 = 5425
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LT_U32_e64_si = 5426
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LT_U32_e64_vi = 5427
    Feature_isVI | Feature_isVI | 0, // V_CMP_LT_U32_sdwa = 5428
    Feature_isGCN | 0, // V_CMP_LT_U64_e32 = 5429
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LT_U64_e32_si = 5430
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LT_U64_e32_vi = 5431
    0, // V_CMP_LT_U64_e64 = 5432
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_LT_U64_e64_si = 5433
    Feature_isGCN | Feature_isVI | 0, // V_CMP_LT_U64_e64_vi = 5434
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_LT_U64_sdwa = 5435
    Feature_isVI | 0, // V_CMP_NEQ_F16_e32 = 5436
    Feature_isVI | Feature_isVI | 0, // V_CMP_NEQ_F16_e32_vi = 5437
    0, // V_CMP_NEQ_F16_e64 = 5438
    Feature_isVI | Feature_isVI | 0, // V_CMP_NEQ_F16_e64_vi = 5439
    Feature_isVI | Feature_isVI | 0, // V_CMP_NEQ_F16_sdwa = 5440
    Feature_isGCN | 0, // V_CMP_NEQ_F32_e32 = 5441
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NEQ_F32_e32_si = 5442
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NEQ_F32_e32_vi = 5443
    0, // V_CMP_NEQ_F32_e64 = 5444
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NEQ_F32_e64_si = 5445
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NEQ_F32_e64_vi = 5446
    Feature_isVI | Feature_isVI | 0, // V_CMP_NEQ_F32_sdwa = 5447
    Feature_isGCN | 0, // V_CMP_NEQ_F64_e32 = 5448
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NEQ_F64_e32_si = 5449
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NEQ_F64_e32_vi = 5450
    0, // V_CMP_NEQ_F64_e64 = 5451
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NEQ_F64_e64_si = 5452
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NEQ_F64_e64_vi = 5453
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_NEQ_F64_sdwa = 5454
    Feature_isGCN | 0, // V_CMP_NE_I32_e32 = 5455
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NE_I32_e32_si = 5456
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NE_I32_e32_vi = 5457
    0, // V_CMP_NE_I32_e64 = 5458
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NE_I32_e64_si = 5459
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NE_I32_e64_vi = 5460
    Feature_isVI | Feature_isVI | 0, // V_CMP_NE_I32_sdwa = 5461
    Feature_isGCN | 0, // V_CMP_NE_I64_e32 = 5462
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NE_I64_e32_si = 5463
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NE_I64_e32_vi = 5464
    0, // V_CMP_NE_I64_e64 = 5465
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NE_I64_e64_si = 5466
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NE_I64_e64_vi = 5467
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_NE_I64_sdwa = 5468
    Feature_isGCN | 0, // V_CMP_NE_U32_e32 = 5469
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NE_U32_e32_si = 5470
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NE_U32_e32_vi = 5471
    0, // V_CMP_NE_U32_e64 = 5472
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NE_U32_e64_si = 5473
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NE_U32_e64_vi = 5474
    Feature_isVI | Feature_isVI | 0, // V_CMP_NE_U32_sdwa = 5475
    Feature_isGCN | 0, // V_CMP_NE_U64_e32 = 5476
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NE_U64_e32_si = 5477
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NE_U64_e32_vi = 5478
    0, // V_CMP_NE_U64_e64 = 5479
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NE_U64_e64_si = 5480
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NE_U64_e64_vi = 5481
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_NE_U64_sdwa = 5482
    Feature_isVI | 0, // V_CMP_NGE_F16_e32 = 5483
    Feature_isVI | Feature_isVI | 0, // V_CMP_NGE_F16_e32_vi = 5484
    0, // V_CMP_NGE_F16_e64 = 5485
    Feature_isVI | Feature_isVI | 0, // V_CMP_NGE_F16_e64_vi = 5486
    Feature_isVI | Feature_isVI | 0, // V_CMP_NGE_F16_sdwa = 5487
    Feature_isGCN | 0, // V_CMP_NGE_F32_e32 = 5488
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NGE_F32_e32_si = 5489
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NGE_F32_e32_vi = 5490
    0, // V_CMP_NGE_F32_e64 = 5491
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NGE_F32_e64_si = 5492
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NGE_F32_e64_vi = 5493
    Feature_isVI | Feature_isVI | 0, // V_CMP_NGE_F32_sdwa = 5494
    Feature_isGCN | 0, // V_CMP_NGE_F64_e32 = 5495
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NGE_F64_e32_si = 5496
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NGE_F64_e32_vi = 5497
    0, // V_CMP_NGE_F64_e64 = 5498
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NGE_F64_e64_si = 5499
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NGE_F64_e64_vi = 5500
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_NGE_F64_sdwa = 5501
    Feature_isVI | 0, // V_CMP_NGT_F16_e32 = 5502
    Feature_isVI | Feature_isVI | 0, // V_CMP_NGT_F16_e32_vi = 5503
    0, // V_CMP_NGT_F16_e64 = 5504
    Feature_isVI | Feature_isVI | 0, // V_CMP_NGT_F16_e64_vi = 5505
    Feature_isVI | Feature_isVI | 0, // V_CMP_NGT_F16_sdwa = 5506
    Feature_isGCN | 0, // V_CMP_NGT_F32_e32 = 5507
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NGT_F32_e32_si = 5508
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NGT_F32_e32_vi = 5509
    0, // V_CMP_NGT_F32_e64 = 5510
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NGT_F32_e64_si = 5511
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NGT_F32_e64_vi = 5512
    Feature_isVI | Feature_isVI | 0, // V_CMP_NGT_F32_sdwa = 5513
    Feature_isGCN | 0, // V_CMP_NGT_F64_e32 = 5514
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NGT_F64_e32_si = 5515
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NGT_F64_e32_vi = 5516
    0, // V_CMP_NGT_F64_e64 = 5517
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NGT_F64_e64_si = 5518
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NGT_F64_e64_vi = 5519
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_NGT_F64_sdwa = 5520
    Feature_isVI | 0, // V_CMP_NLE_F16_e32 = 5521
    Feature_isVI | Feature_isVI | 0, // V_CMP_NLE_F16_e32_vi = 5522
    0, // V_CMP_NLE_F16_e64 = 5523
    Feature_isVI | Feature_isVI | 0, // V_CMP_NLE_F16_e64_vi = 5524
    Feature_isVI | Feature_isVI | 0, // V_CMP_NLE_F16_sdwa = 5525
    Feature_isGCN | 0, // V_CMP_NLE_F32_e32 = 5526
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NLE_F32_e32_si = 5527
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NLE_F32_e32_vi = 5528
    0, // V_CMP_NLE_F32_e64 = 5529
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NLE_F32_e64_si = 5530
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NLE_F32_e64_vi = 5531
    Feature_isVI | Feature_isVI | 0, // V_CMP_NLE_F32_sdwa = 5532
    Feature_isGCN | 0, // V_CMP_NLE_F64_e32 = 5533
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NLE_F64_e32_si = 5534
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NLE_F64_e32_vi = 5535
    0, // V_CMP_NLE_F64_e64 = 5536
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NLE_F64_e64_si = 5537
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NLE_F64_e64_vi = 5538
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_NLE_F64_sdwa = 5539
    Feature_isVI | 0, // V_CMP_NLG_F16_e32 = 5540
    Feature_isVI | Feature_isVI | 0, // V_CMP_NLG_F16_e32_vi = 5541
    0, // V_CMP_NLG_F16_e64 = 5542
    Feature_isVI | Feature_isVI | 0, // V_CMP_NLG_F16_e64_vi = 5543
    Feature_isVI | Feature_isVI | 0, // V_CMP_NLG_F16_sdwa = 5544
    Feature_isGCN | 0, // V_CMP_NLG_F32_e32 = 5545
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NLG_F32_e32_si = 5546
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NLG_F32_e32_vi = 5547
    0, // V_CMP_NLG_F32_e64 = 5548
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NLG_F32_e64_si = 5549
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NLG_F32_e64_vi = 5550
    Feature_isVI | Feature_isVI | 0, // V_CMP_NLG_F32_sdwa = 5551
    Feature_isGCN | 0, // V_CMP_NLG_F64_e32 = 5552
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NLG_F64_e32_si = 5553
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NLG_F64_e32_vi = 5554
    0, // V_CMP_NLG_F64_e64 = 5555
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NLG_F64_e64_si = 5556
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NLG_F64_e64_vi = 5557
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_NLG_F64_sdwa = 5558
    Feature_isVI | 0, // V_CMP_NLT_F16_e32 = 5559
    Feature_isVI | Feature_isVI | 0, // V_CMP_NLT_F16_e32_vi = 5560
    0, // V_CMP_NLT_F16_e64 = 5561
    Feature_isVI | Feature_isVI | 0, // V_CMP_NLT_F16_e64_vi = 5562
    Feature_isVI | Feature_isVI | 0, // V_CMP_NLT_F16_sdwa = 5563
    Feature_isGCN | 0, // V_CMP_NLT_F32_e32 = 5564
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NLT_F32_e32_si = 5565
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NLT_F32_e32_vi = 5566
    0, // V_CMP_NLT_F32_e64 = 5567
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NLT_F32_e64_si = 5568
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NLT_F32_e64_vi = 5569
    Feature_isVI | Feature_isVI | 0, // V_CMP_NLT_F32_sdwa = 5570
    Feature_isGCN | 0, // V_CMP_NLT_F64_e32 = 5571
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NLT_F64_e32_si = 5572
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NLT_F64_e32_vi = 5573
    0, // V_CMP_NLT_F64_e64 = 5574
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_NLT_F64_e64_si = 5575
    Feature_isGCN | Feature_isVI | 0, // V_CMP_NLT_F64_e64_vi = 5576
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_NLT_F64_sdwa = 5577
    Feature_isVI | 0, // V_CMP_O_F16_e32 = 5578
    Feature_isVI | Feature_isVI | 0, // V_CMP_O_F16_e32_vi = 5579
    0, // V_CMP_O_F16_e64 = 5580
    Feature_isVI | Feature_isVI | 0, // V_CMP_O_F16_e64_vi = 5581
    Feature_isVI | Feature_isVI | 0, // V_CMP_O_F16_sdwa = 5582
    Feature_isGCN | 0, // V_CMP_O_F32_e32 = 5583
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_O_F32_e32_si = 5584
    Feature_isGCN | Feature_isVI | 0, // V_CMP_O_F32_e32_vi = 5585
    0, // V_CMP_O_F32_e64 = 5586
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_O_F32_e64_si = 5587
    Feature_isGCN | Feature_isVI | 0, // V_CMP_O_F32_e64_vi = 5588
    Feature_isVI | Feature_isVI | 0, // V_CMP_O_F32_sdwa = 5589
    Feature_isGCN | 0, // V_CMP_O_F64_e32 = 5590
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_O_F64_e32_si = 5591
    Feature_isGCN | Feature_isVI | 0, // V_CMP_O_F64_e32_vi = 5592
    0, // V_CMP_O_F64_e64 = 5593
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_O_F64_e64_si = 5594
    Feature_isGCN | Feature_isVI | 0, // V_CMP_O_F64_e64_vi = 5595
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_O_F64_sdwa = 5596
    Feature_isVI | 0, // V_CMP_TRU_F16_e32 = 5597
    Feature_isVI | Feature_isVI | 0, // V_CMP_TRU_F16_e32_vi = 5598
    0, // V_CMP_TRU_F16_e64 = 5599
    Feature_isVI | Feature_isVI | 0, // V_CMP_TRU_F16_e64_vi = 5600
    Feature_isVI | Feature_isVI | 0, // V_CMP_TRU_F16_sdwa = 5601
    Feature_isGCN | 0, // V_CMP_TRU_F32_e32 = 5602
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_TRU_F32_e32_si = 5603
    Feature_isGCN | Feature_isVI | 0, // V_CMP_TRU_F32_e32_vi = 5604
    0, // V_CMP_TRU_F32_e64 = 5605
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_TRU_F32_e64_si = 5606
    Feature_isGCN | Feature_isVI | 0, // V_CMP_TRU_F32_e64_vi = 5607
    Feature_isVI | Feature_isVI | 0, // V_CMP_TRU_F32_sdwa = 5608
    Feature_isGCN | 0, // V_CMP_TRU_F64_e32 = 5609
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_TRU_F64_e32_si = 5610
    Feature_isGCN | Feature_isVI | 0, // V_CMP_TRU_F64_e32_vi = 5611
    0, // V_CMP_TRU_F64_e64 = 5612
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_TRU_F64_e64_si = 5613
    Feature_isGCN | Feature_isVI | 0, // V_CMP_TRU_F64_e64_vi = 5614
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_TRU_F64_sdwa = 5615
    Feature_isGCN | 0, // V_CMP_T_I32_e32 = 5616
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_T_I32_e32_si = 5617
    Feature_isGCN | Feature_isVI | 0, // V_CMP_T_I32_e32_vi = 5618
    0, // V_CMP_T_I32_e64 = 5619
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_T_I32_e64_si = 5620
    Feature_isGCN | Feature_isVI | 0, // V_CMP_T_I32_e64_vi = 5621
    Feature_isVI | Feature_isVI | 0, // V_CMP_T_I32_sdwa = 5622
    Feature_isGCN | 0, // V_CMP_T_I64_e32 = 5623
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_T_I64_e32_si = 5624
    Feature_isGCN | Feature_isVI | 0, // V_CMP_T_I64_e32_vi = 5625
    0, // V_CMP_T_I64_e64 = 5626
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_T_I64_e64_si = 5627
    Feature_isGCN | Feature_isVI | 0, // V_CMP_T_I64_e64_vi = 5628
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_T_I64_sdwa = 5629
    Feature_isGCN | 0, // V_CMP_T_U32_e32 = 5630
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_T_U32_e32_si = 5631
    Feature_isGCN | Feature_isVI | 0, // V_CMP_T_U32_e32_vi = 5632
    0, // V_CMP_T_U32_e64 = 5633
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_T_U32_e64_si = 5634
    Feature_isGCN | Feature_isVI | 0, // V_CMP_T_U32_e64_vi = 5635
    Feature_isVI | Feature_isVI | 0, // V_CMP_T_U32_sdwa = 5636
    Feature_isGCN | 0, // V_CMP_T_U64_e32 = 5637
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_T_U64_e32_si = 5638
    Feature_isGCN | Feature_isVI | 0, // V_CMP_T_U64_e32_vi = 5639
    0, // V_CMP_T_U64_e64 = 5640
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_T_U64_e64_si = 5641
    Feature_isGCN | Feature_isVI | 0, // V_CMP_T_U64_e64_vi = 5642
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_T_U64_sdwa = 5643
    Feature_isVI | 0, // V_CMP_U_F16_e32 = 5644
    Feature_isVI | Feature_isVI | 0, // V_CMP_U_F16_e32_vi = 5645
    0, // V_CMP_U_F16_e64 = 5646
    Feature_isVI | Feature_isVI | 0, // V_CMP_U_F16_e64_vi = 5647
    Feature_isVI | Feature_isVI | 0, // V_CMP_U_F16_sdwa = 5648
    Feature_isGCN | 0, // V_CMP_U_F32_e32 = 5649
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_U_F32_e32_si = 5650
    Feature_isGCN | Feature_isVI | 0, // V_CMP_U_F32_e32_vi = 5651
    0, // V_CMP_U_F32_e64 = 5652
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_U_F32_e64_si = 5653
    Feature_isGCN | Feature_isVI | 0, // V_CMP_U_F32_e64_vi = 5654
    Feature_isVI | Feature_isVI | 0, // V_CMP_U_F32_sdwa = 5655
    Feature_isGCN | 0, // V_CMP_U_F64_e32 = 5656
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_U_F64_e32_si = 5657
    Feature_isGCN | Feature_isVI | 0, // V_CMP_U_F64_e32_vi = 5658
    0, // V_CMP_U_F64_e64 = 5659
    Feature_isGCN | Feature_isSICI | 0, // V_CMP_U_F64_e64_si = 5660
    Feature_isGCN | Feature_isVI | 0, // V_CMP_U_F64_e64_vi = 5661
    Feature_isVI | Feature_DisableInst | 0, // V_CMP_U_F64_sdwa = 5662
    0, // V_CNDMASK_B32_e32 = 5663
    Feature_isGCN | Feature_isSICI | 0, // V_CNDMASK_B32_e32_si = 5664
    Feature_isGCN | Feature_isVI | 0, // V_CNDMASK_B32_e32_vi = 5665
    0, // V_CNDMASK_B32_e64 = 5666
    Feature_isGCN | Feature_isSICI | 0, // V_CNDMASK_B32_e64_si = 5667
    Feature_isGCN | Feature_isVI | 0, // V_CNDMASK_B32_e64_vi = 5668
    Feature_isGCN | 0, // V_CNDMASK_B64_PSEUDO = 5669
    Feature_isVI | Feature_isVI | 0, // V_COS_F16_dpp = 5670
    0, // V_COS_F16_e32 = 5671
    Feature_isVI | Feature_isVI | 0, // V_COS_F16_e32_vi = 5672
    0, // V_COS_F16_e64 = 5673
    Feature_isVI | Feature_isVI | 0, // V_COS_F16_e64_vi = 5674
    Feature_isVI | Feature_isVI | 0, // V_COS_F16_sdwa = 5675
    Feature_isVI | Feature_isVI | 0, // V_COS_F32_dpp = 5676
    0, // V_COS_F32_e32 = 5677
    Feature_isGCN | Feature_isSICI | 0, // V_COS_F32_e32_si = 5678
    Feature_isGCN | Feature_isVI | 0, // V_COS_F32_e32_vi = 5679
    0, // V_COS_F32_e64 = 5680
    Feature_isGCN | Feature_isSICI | 0, // V_COS_F32_e64_si = 5681
    Feature_isGCN | Feature_isVI | 0, // V_COS_F32_e64_vi = 5682
    Feature_isVI | Feature_isVI | 0, // V_COS_F32_sdwa = 5683
    0, // V_CUBEID_F32 = 5684
    Feature_isGCN | Feature_isSICI | 0, // V_CUBEID_F32_si = 5685
    Feature_isGCN | Feature_isVI | 0, // V_CUBEID_F32_vi = 5686
    0, // V_CUBEMA_F32 = 5687
    Feature_isGCN | Feature_isSICI | 0, // V_CUBEMA_F32_si = 5688
    Feature_isGCN | Feature_isVI | 0, // V_CUBEMA_F32_vi = 5689
    0, // V_CUBESC_F32 = 5690
    Feature_isGCN | Feature_isSICI | 0, // V_CUBESC_F32_si = 5691
    Feature_isGCN | Feature_isVI | 0, // V_CUBESC_F32_vi = 5692
    0, // V_CUBETC_F32 = 5693
    Feature_isGCN | Feature_isSICI | 0, // V_CUBETC_F32_si = 5694
    Feature_isGCN | Feature_isVI | 0, // V_CUBETC_F32_vi = 5695
    Feature_isVI | Feature_isVI | 0, // V_CVT_F16_F32_dpp = 5696
    0, // V_CVT_F16_F32_e32 = 5697
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F16_F32_e32_si = 5698
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F16_F32_e32_vi = 5699
    0, // V_CVT_F16_F32_e64 = 5700
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F16_F32_e64_si = 5701
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F16_F32_e64_vi = 5702
    Feature_isVI | Feature_isVI | 0, // V_CVT_F16_F32_sdwa = 5703
    Feature_isVI | Feature_isVI | 0, // V_CVT_F16_I16_dpp = 5704
    0, // V_CVT_F16_I16_e32 = 5705
    Feature_isVI | Feature_isVI | 0, // V_CVT_F16_I16_e32_vi = 5706
    0, // V_CVT_F16_I16_e64 = 5707
    Feature_isVI | Feature_isVI | 0, // V_CVT_F16_I16_e64_vi = 5708
    Feature_isVI | Feature_isVI | 0, // V_CVT_F16_I16_sdwa = 5709
    Feature_isVI | Feature_isVI | 0, // V_CVT_F16_U16_dpp = 5710
    0, // V_CVT_F16_U16_e32 = 5711
    Feature_isVI | Feature_isVI | 0, // V_CVT_F16_U16_e32_vi = 5712
    0, // V_CVT_F16_U16_e64 = 5713
    Feature_isVI | Feature_isVI | 0, // V_CVT_F16_U16_e64_vi = 5714
    Feature_isVI | Feature_isVI | 0, // V_CVT_F16_U16_sdwa = 5715
    Feature_isVI | Feature_isVI | 0, // V_CVT_F32_F16_dpp = 5716
    0, // V_CVT_F32_F16_e32 = 5717
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F32_F16_e32_si = 5718
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F32_F16_e32_vi = 5719
    0, // V_CVT_F32_F16_e64 = 5720
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F32_F16_e64_si = 5721
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F32_F16_e64_vi = 5722
    Feature_isVI | Feature_isVI | 0, // V_CVT_F32_F16_sdwa = 5723
    Feature_isVI | Feature_DisableInst | 0, // V_CVT_F32_F64_dpp = 5724
    0, // V_CVT_F32_F64_e32 = 5725
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F32_F64_e32_si = 5726
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F32_F64_e32_vi = 5727
    0, // V_CVT_F32_F64_e64 = 5728
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F32_F64_e64_si = 5729
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F32_F64_e64_vi = 5730
    Feature_isVI | Feature_DisableInst | 0, // V_CVT_F32_F64_sdwa = 5731
    Feature_isVI | Feature_isVI | 0, // V_CVT_F32_I32_dpp = 5732
    0, // V_CVT_F32_I32_e32 = 5733
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F32_I32_e32_si = 5734
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F32_I32_e32_vi = 5735
    0, // V_CVT_F32_I32_e64 = 5736
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F32_I32_e64_si = 5737
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F32_I32_e64_vi = 5738
    Feature_isVI | Feature_isVI | 0, // V_CVT_F32_I32_sdwa = 5739
    Feature_isVI | Feature_isVI | 0, // V_CVT_F32_U32_dpp = 5740
    0, // V_CVT_F32_U32_e32 = 5741
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F32_U32_e32_si = 5742
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F32_U32_e32_vi = 5743
    0, // V_CVT_F32_U32_e64 = 5744
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F32_U32_e64_si = 5745
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F32_U32_e64_vi = 5746
    Feature_isVI | Feature_isVI | 0, // V_CVT_F32_U32_sdwa = 5747
    Feature_isVI | Feature_isVI | 0, // V_CVT_F32_UBYTE0_dpp = 5748
    0, // V_CVT_F32_UBYTE0_e32 = 5749
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F32_UBYTE0_e32_si = 5750
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F32_UBYTE0_e32_vi = 5751
    0, // V_CVT_F32_UBYTE0_e64 = 5752
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F32_UBYTE0_e64_si = 5753
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F32_UBYTE0_e64_vi = 5754
    Feature_isVI | Feature_isVI | 0, // V_CVT_F32_UBYTE0_sdwa = 5755
    Feature_isVI | Feature_isVI | 0, // V_CVT_F32_UBYTE1_dpp = 5756
    0, // V_CVT_F32_UBYTE1_e32 = 5757
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F32_UBYTE1_e32_si = 5758
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F32_UBYTE1_e32_vi = 5759
    0, // V_CVT_F32_UBYTE1_e64 = 5760
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F32_UBYTE1_e64_si = 5761
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F32_UBYTE1_e64_vi = 5762
    Feature_isVI | Feature_isVI | 0, // V_CVT_F32_UBYTE1_sdwa = 5763
    Feature_isVI | Feature_isVI | 0, // V_CVT_F32_UBYTE2_dpp = 5764
    0, // V_CVT_F32_UBYTE2_e32 = 5765
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F32_UBYTE2_e32_si = 5766
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F32_UBYTE2_e32_vi = 5767
    0, // V_CVT_F32_UBYTE2_e64 = 5768
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F32_UBYTE2_e64_si = 5769
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F32_UBYTE2_e64_vi = 5770
    Feature_isVI | Feature_isVI | 0, // V_CVT_F32_UBYTE2_sdwa = 5771
    Feature_isVI | Feature_isVI | 0, // V_CVT_F32_UBYTE3_dpp = 5772
    0, // V_CVT_F32_UBYTE3_e32 = 5773
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F32_UBYTE3_e32_si = 5774
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F32_UBYTE3_e32_vi = 5775
    0, // V_CVT_F32_UBYTE3_e64 = 5776
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F32_UBYTE3_e64_si = 5777
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F32_UBYTE3_e64_vi = 5778
    Feature_isVI | Feature_isVI | 0, // V_CVT_F32_UBYTE3_sdwa = 5779
    Feature_isVI | Feature_DisableInst | 0, // V_CVT_F64_F32_dpp = 5780
    0, // V_CVT_F64_F32_e32 = 5781
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F64_F32_e32_si = 5782
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F64_F32_e32_vi = 5783
    0, // V_CVT_F64_F32_e64 = 5784
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F64_F32_e64_si = 5785
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F64_F32_e64_vi = 5786
    Feature_isVI | Feature_DisableInst | 0, // V_CVT_F64_F32_sdwa = 5787
    Feature_isVI | Feature_DisableInst | 0, // V_CVT_F64_I32_dpp = 5788
    0, // V_CVT_F64_I32_e32 = 5789
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F64_I32_e32_si = 5790
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F64_I32_e32_vi = 5791
    0, // V_CVT_F64_I32_e64 = 5792
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F64_I32_e64_si = 5793
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F64_I32_e64_vi = 5794
    Feature_isVI | Feature_DisableInst | 0, // V_CVT_F64_I32_sdwa = 5795
    Feature_isVI | Feature_DisableInst | 0, // V_CVT_F64_U32_dpp = 5796
    0, // V_CVT_F64_U32_e32 = 5797
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F64_U32_e32_si = 5798
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F64_U32_e32_vi = 5799
    0, // V_CVT_F64_U32_e64 = 5800
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_F64_U32_e64_si = 5801
    Feature_isGCN | Feature_isVI | 0, // V_CVT_F64_U32_e64_vi = 5802
    Feature_isVI | Feature_DisableInst | 0, // V_CVT_F64_U32_sdwa = 5803
    Feature_isVI | Feature_isVI | 0, // V_CVT_FLR_I32_F32_dpp = 5804
    0, // V_CVT_FLR_I32_F32_e32 = 5805
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_FLR_I32_F32_e32_si = 5806
    Feature_isGCN | Feature_isVI | 0, // V_CVT_FLR_I32_F32_e32_vi = 5807
    0, // V_CVT_FLR_I32_F32_e64 = 5808
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_FLR_I32_F32_e64_si = 5809
    Feature_isGCN | Feature_isVI | 0, // V_CVT_FLR_I32_F32_e64_vi = 5810
    Feature_isVI | Feature_isVI | 0, // V_CVT_FLR_I32_F32_sdwa = 5811
    Feature_isVI | Feature_isVI | 0, // V_CVT_I16_F16_dpp = 5812
    0, // V_CVT_I16_F16_e32 = 5813
    Feature_isVI | Feature_isVI | 0, // V_CVT_I16_F16_e32_vi = 5814
    0, // V_CVT_I16_F16_e64 = 5815
    Feature_isVI | Feature_isVI | 0, // V_CVT_I16_F16_e64_vi = 5816
    Feature_isVI | Feature_isVI | 0, // V_CVT_I16_F16_sdwa = 5817
    Feature_isVI | Feature_isVI | 0, // V_CVT_I32_F32_dpp = 5818
    0, // V_CVT_I32_F32_e32 = 5819
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_I32_F32_e32_si = 5820
    Feature_isGCN | Feature_isVI | 0, // V_CVT_I32_F32_e32_vi = 5821
    0, // V_CVT_I32_F32_e64 = 5822
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_I32_F32_e64_si = 5823
    Feature_isGCN | Feature_isVI | 0, // V_CVT_I32_F32_e64_vi = 5824
    Feature_isVI | Feature_isVI | 0, // V_CVT_I32_F32_sdwa = 5825
    Feature_isVI | Feature_DisableInst | 0, // V_CVT_I32_F64_dpp = 5826
    0, // V_CVT_I32_F64_e32 = 5827
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_I32_F64_e32_si = 5828
    Feature_isGCN | Feature_isVI | 0, // V_CVT_I32_F64_e32_vi = 5829
    0, // V_CVT_I32_F64_e64 = 5830
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_I32_F64_e64_si = 5831
    Feature_isGCN | Feature_isVI | 0, // V_CVT_I32_F64_e64_vi = 5832
    Feature_isVI | Feature_DisableInst | 0, // V_CVT_I32_F64_sdwa = 5833
    Feature_isVI | Feature_isVI | 0, // V_CVT_OFF_F32_I4_dpp = 5834
    0, // V_CVT_OFF_F32_I4_e32 = 5835
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_OFF_F32_I4_e32_si = 5836
    Feature_isGCN | Feature_isVI | 0, // V_CVT_OFF_F32_I4_e32_vi = 5837
    0, // V_CVT_OFF_F32_I4_e64 = 5838
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_OFF_F32_I4_e64_si = 5839
    Feature_isGCN | Feature_isVI | 0, // V_CVT_OFF_F32_I4_e64_vi = 5840
    Feature_isVI | Feature_isVI | 0, // V_CVT_OFF_F32_I4_sdwa = 5841
    0, // V_CVT_PKACCUM_U8_F32_e32 = 5842
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_PKACCUM_U8_F32_e32_si = 5843
    0, // V_CVT_PKACCUM_U8_F32_e64 = 5844
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_PKACCUM_U8_F32_e64_si = 5845
    Feature_isGCN | Feature_isVI | 0, // V_CVT_PKACCUM_U8_F32_e64_vi = 5846
    0, // V_CVT_PKNORM_I16_F32_e32 = 5847
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_PKNORM_I16_F32_e32_si = 5848
    0, // V_CVT_PKNORM_I16_F32_e64 = 5849
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_PKNORM_I16_F32_e64_si = 5850
    Feature_isGCN | Feature_isVI | 0, // V_CVT_PKNORM_I16_F32_e64_vi = 5851
    0, // V_CVT_PKNORM_U16_F32_e32 = 5852
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_PKNORM_U16_F32_e32_si = 5853
    0, // V_CVT_PKNORM_U16_F32_e64 = 5854
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_PKNORM_U16_F32_e64_si = 5855
    Feature_isGCN | Feature_isVI | 0, // V_CVT_PKNORM_U16_F32_e64_vi = 5856
    0, // V_CVT_PKRTZ_F16_F32_e32 = 5857
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_PKRTZ_F16_F32_e32_si = 5858
    0, // V_CVT_PKRTZ_F16_F32_e64 = 5859
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_PKRTZ_F16_F32_e64_si = 5860
    Feature_isGCN | Feature_isVI | 0, // V_CVT_PKRTZ_F16_F32_e64_vi = 5861
    0, // V_CVT_PK_I16_I32_e32 = 5862
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_PK_I16_I32_e32_si = 5863
    0, // V_CVT_PK_I16_I32_e64 = 5864
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_PK_I16_I32_e64_si = 5865
    Feature_isGCN | Feature_isVI | 0, // V_CVT_PK_I16_I32_e64_vi = 5866
    0, // V_CVT_PK_U16_U32_e32 = 5867
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_PK_U16_U32_e32_si = 5868
    0, // V_CVT_PK_U16_U32_e64 = 5869
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_PK_U16_U32_e64_si = 5870
    Feature_isGCN | Feature_isVI | 0, // V_CVT_PK_U16_U32_e64_vi = 5871
    0, // V_CVT_PK_U8_F32 = 5872
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_PK_U8_F32_si = 5873
    Feature_isGCN | Feature_isVI | 0, // V_CVT_PK_U8_F32_vi = 5874
    Feature_isVI | Feature_isVI | 0, // V_CVT_RPI_I32_F32_dpp = 5875
    0, // V_CVT_RPI_I32_F32_e32 = 5876
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_RPI_I32_F32_e32_si = 5877
    Feature_isGCN | Feature_isVI | 0, // V_CVT_RPI_I32_F32_e32_vi = 5878
    0, // V_CVT_RPI_I32_F32_e64 = 5879
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_RPI_I32_F32_e64_si = 5880
    Feature_isGCN | Feature_isVI | 0, // V_CVT_RPI_I32_F32_e64_vi = 5881
    Feature_isVI | Feature_isVI | 0, // V_CVT_RPI_I32_F32_sdwa = 5882
    Feature_isVI | Feature_isVI | 0, // V_CVT_U16_F16_dpp = 5883
    0, // V_CVT_U16_F16_e32 = 5884
    Feature_isVI | Feature_isVI | 0, // V_CVT_U16_F16_e32_vi = 5885
    0, // V_CVT_U16_F16_e64 = 5886
    Feature_isVI | Feature_isVI | 0, // V_CVT_U16_F16_e64_vi = 5887
    Feature_isVI | Feature_isVI | 0, // V_CVT_U16_F16_sdwa = 5888
    Feature_isVI | Feature_isVI | 0, // V_CVT_U32_F32_dpp = 5889
    0, // V_CVT_U32_F32_e32 = 5890
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_U32_F32_e32_si = 5891
    Feature_isGCN | Feature_isVI | 0, // V_CVT_U32_F32_e32_vi = 5892
    0, // V_CVT_U32_F32_e64 = 5893
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_U32_F32_e64_si = 5894
    Feature_isGCN | Feature_isVI | 0, // V_CVT_U32_F32_e64_vi = 5895
    Feature_isVI | Feature_isVI | 0, // V_CVT_U32_F32_sdwa = 5896
    Feature_isVI | Feature_DisableInst | 0, // V_CVT_U32_F64_dpp = 5897
    0, // V_CVT_U32_F64_e32 = 5898
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_U32_F64_e32_si = 5899
    Feature_isGCN | Feature_isVI | 0, // V_CVT_U32_F64_e32_vi = 5900
    0, // V_CVT_U32_F64_e64 = 5901
    Feature_isGCN | Feature_isSICI | 0, // V_CVT_U32_F64_e64_si = 5902
    Feature_isGCN | Feature_isVI | 0, // V_CVT_U32_F64_e64_vi = 5903
    Feature_isVI | Feature_DisableInst | 0, // V_CVT_U32_F64_sdwa = 5904
    0, // V_DIV_FIXUP_F16 = 5905
    Feature_isVI | Feature_isVI | 0, // V_DIV_FIXUP_F16_vi = 5906
    0, // V_DIV_FIXUP_F32 = 5907
    Feature_isGCN | Feature_isSICI | 0, // V_DIV_FIXUP_F32_si = 5908
    Feature_isGCN | Feature_isVI | 0, // V_DIV_FIXUP_F32_vi = 5909
    0, // V_DIV_FIXUP_F64 = 5910
    Feature_isGCN | Feature_isSICI | 0, // V_DIV_FIXUP_F64_si = 5911
    Feature_isGCN | Feature_isVI | 0, // V_DIV_FIXUP_F64_vi = 5912
    0, // V_DIV_FMAS_F32 = 5913
    Feature_isGCN | Feature_isSICI | 0, // V_DIV_FMAS_F32_si = 5914
    Feature_isGCN | Feature_isVI | 0, // V_DIV_FMAS_F32_vi = 5915
    0, // V_DIV_FMAS_F64 = 5916
    Feature_isGCN | Feature_isSICI | 0, // V_DIV_FMAS_F64_si = 5917
    Feature_isGCN | Feature_isVI | 0, // V_DIV_FMAS_F64_vi = 5918
    0, // V_DIV_SCALE_F32 = 5919
    Feature_isGCN | Feature_isSICI | 0, // V_DIV_SCALE_F32_si = 5920
    Feature_isGCN | Feature_isVI | 0, // V_DIV_SCALE_F32_vi = 5921
    0, // V_DIV_SCALE_F64 = 5922
    Feature_isGCN | Feature_isSICI | 0, // V_DIV_SCALE_F64_si = 5923
    Feature_isGCN | Feature_isVI | 0, // V_DIV_SCALE_F64_vi = 5924
    Feature_isVI | Feature_isVI | 0, // V_EXP_F16_dpp = 5925
    0, // V_EXP_F16_e32 = 5926
    Feature_isVI | Feature_isVI | 0, // V_EXP_F16_e32_vi = 5927
    0, // V_EXP_F16_e64 = 5928
    Feature_isVI | Feature_isVI | 0, // V_EXP_F16_e64_vi = 5929
    Feature_isVI | Feature_isVI | 0, // V_EXP_F16_sdwa = 5930
    Feature_isVI | Feature_isVI | 0, // V_EXP_F32_dpp = 5931
    0, // V_EXP_F32_e32 = 5932
    Feature_isGCN | Feature_isSICI | 0, // V_EXP_F32_e32_si = 5933
    Feature_isGCN | Feature_isVI | 0, // V_EXP_F32_e32_vi = 5934
    0, // V_EXP_F32_e64 = 5935
    Feature_isGCN | Feature_isSICI | 0, // V_EXP_F32_e64_si = 5936
    Feature_isGCN | Feature_isVI | 0, // V_EXP_F32_e64_vi = 5937
    Feature_isVI | Feature_isVI | 0, // V_EXP_F32_sdwa = 5938
    Feature_isVI | Feature_isVI | 0, // V_EXP_LEGACY_F32_dpp = 5939
    0, // V_EXP_LEGACY_F32_e32 = 5940
    Feature_isCIVI | Feature_isCIOnly | 0, // V_EXP_LEGACY_F32_e32_ci = 5941
    Feature_isCIVI | Feature_isVI | 0, // V_EXP_LEGACY_F32_e32_vi = 5942
    0, // V_EXP_LEGACY_F32_e64 = 5943
    Feature_isCIVI | Feature_isCIOnly | 0, // V_EXP_LEGACY_F32_e64_ci = 5944
    Feature_isCIVI | Feature_isVI | 0, // V_EXP_LEGACY_F32_e64_vi = 5945
    Feature_isVI | Feature_isVI | 0, // V_EXP_LEGACY_F32_sdwa = 5946
    Feature_isVI | Feature_isVI | 0, // V_FFBH_I32_dpp = 5947
    0, // V_FFBH_I32_e32 = 5948
    Feature_isGCN | Feature_isSICI | 0, // V_FFBH_I32_e32_si = 5949
    Feature_isGCN | Feature_isVI | 0, // V_FFBH_I32_e32_vi = 5950
    0, // V_FFBH_I32_e64 = 5951
    Feature_isGCN | Feature_isSICI | 0, // V_FFBH_I32_e64_si = 5952
    Feature_isGCN | Feature_isVI | 0, // V_FFBH_I32_e64_vi = 5953
    Feature_isVI | Feature_isVI | 0, // V_FFBH_I32_sdwa = 5954
    Feature_isVI | Feature_isVI | 0, // V_FFBH_U32_dpp = 5955
    0, // V_FFBH_U32_e32 = 5956
    Feature_isGCN | Feature_isSICI | 0, // V_FFBH_U32_e32_si = 5957
    Feature_isGCN | Feature_isVI | 0, // V_FFBH_U32_e32_vi = 5958
    0, // V_FFBH_U32_e64 = 5959
    Feature_isGCN | Feature_isSICI | 0, // V_FFBH_U32_e64_si = 5960
    Feature_isGCN | Feature_isVI | 0, // V_FFBH_U32_e64_vi = 5961
    Feature_isVI | Feature_isVI | 0, // V_FFBH_U32_sdwa = 5962
    Feature_isVI | Feature_isVI | 0, // V_FFBL_B32_dpp = 5963
    0, // V_FFBL_B32_e32 = 5964
    Feature_isGCN | Feature_isSICI | 0, // V_FFBL_B32_e32_si = 5965
    Feature_isGCN | Feature_isVI | 0, // V_FFBL_B32_e32_vi = 5966
    0, // V_FFBL_B32_e64 = 5967
    Feature_isGCN | Feature_isSICI | 0, // V_FFBL_B32_e64_si = 5968
    Feature_isGCN | Feature_isVI | 0, // V_FFBL_B32_e64_vi = 5969
    Feature_isVI | Feature_isVI | 0, // V_FFBL_B32_sdwa = 5970
    Feature_isVI | Feature_isVI | 0, // V_FLOOR_F16_dpp = 5971
    0, // V_FLOOR_F16_e32 = 5972
    Feature_isVI | Feature_isVI | 0, // V_FLOOR_F16_e32_vi = 5973
    0, // V_FLOOR_F16_e64 = 5974
    Feature_isVI | Feature_isVI | 0, // V_FLOOR_F16_e64_vi = 5975
    Feature_isVI | Feature_isVI | 0, // V_FLOOR_F16_sdwa = 5976
    Feature_isVI | Feature_isVI | 0, // V_FLOOR_F32_dpp = 5977
    0, // V_FLOOR_F32_e32 = 5978
    Feature_isGCN | Feature_isSICI | 0, // V_FLOOR_F32_e32_si = 5979
    Feature_isGCN | Feature_isVI | 0, // V_FLOOR_F32_e32_vi = 5980
    0, // V_FLOOR_F32_e64 = 5981
    Feature_isGCN | Feature_isSICI | 0, // V_FLOOR_F32_e64_si = 5982
    Feature_isGCN | Feature_isVI | 0, // V_FLOOR_F32_e64_vi = 5983
    Feature_isVI | Feature_isVI | 0, // V_FLOOR_F32_sdwa = 5984
    Feature_isVI | Feature_DisableInst | 0, // V_FLOOR_F64_dpp = 5985
    0, // V_FLOOR_F64_e32 = 5986
    Feature_isCIVI | Feature_isCIOnly | 0, // V_FLOOR_F64_e32_ci = 5987
    Feature_isCIVI | Feature_isVI | 0, // V_FLOOR_F64_e32_vi = 5988
    0, // V_FLOOR_F64_e64 = 5989
    Feature_isCIVI | Feature_isCIOnly | 0, // V_FLOOR_F64_e64_ci = 5990
    Feature_isCIVI | Feature_isVI | 0, // V_FLOOR_F64_e64_vi = 5991
    Feature_isVI | Feature_DisableInst | 0, // V_FLOOR_F64_sdwa = 5992
    0, // V_FMA_F16 = 5993
    Feature_isVI | Feature_isVI | 0, // V_FMA_F16_vi = 5994
    0, // V_FMA_F32 = 5995
    Feature_isGCN | Feature_isSICI | 0, // V_FMA_F32_si = 5996
    Feature_isGCN | Feature_isVI | 0, // V_FMA_F32_vi = 5997
    0, // V_FMA_F64 = 5998
    Feature_isGCN | Feature_isSICI | 0, // V_FMA_F64_si = 5999
    Feature_isGCN | Feature_isVI | 0, // V_FMA_F64_vi = 6000
    Feature_isVI | Feature_isVI | 0, // V_FRACT_F16_dpp = 6001
    0, // V_FRACT_F16_e32 = 6002
    Feature_isVI | Feature_isVI | 0, // V_FRACT_F16_e32_vi = 6003
    0, // V_FRACT_F16_e64 = 6004
    Feature_isVI | Feature_isVI | 0, // V_FRACT_F16_e64_vi = 6005
    Feature_isVI | Feature_isVI | 0, // V_FRACT_F16_sdwa = 6006
    Feature_isVI | Feature_isVI | 0, // V_FRACT_F32_dpp = 6007
    0, // V_FRACT_F32_e32 = 6008
    Feature_isGCN | Feature_isSICI | 0, // V_FRACT_F32_e32_si = 6009
    Feature_isGCN | Feature_isVI | 0, // V_FRACT_F32_e32_vi = 6010
    0, // V_FRACT_F32_e64 = 6011
    Feature_isGCN | Feature_isSICI | 0, // V_FRACT_F32_e64_si = 6012
    Feature_isGCN | Feature_isVI | 0, // V_FRACT_F32_e64_vi = 6013
    Feature_isVI | Feature_isVI | 0, // V_FRACT_F32_sdwa = 6014
    Feature_isVI | Feature_DisableInst | 0, // V_FRACT_F64_dpp = 6015
    0, // V_FRACT_F64_e32 = 6016
    Feature_isGCN | Feature_isSICI | 0, // V_FRACT_F64_e32_si = 6017
    Feature_isGCN | Feature_isVI | 0, // V_FRACT_F64_e32_vi = 6018
    0, // V_FRACT_F64_e64 = 6019
    Feature_isGCN | Feature_isSICI | 0, // V_FRACT_F64_e64_si = 6020
    Feature_isGCN | Feature_isVI | 0, // V_FRACT_F64_e64_vi = 6021
    Feature_isVI | Feature_DisableInst | 0, // V_FRACT_F64_sdwa = 6022
    Feature_isVI | Feature_isVI | 0, // V_FREXP_EXP_I16_F16_dpp = 6023
    0, // V_FREXP_EXP_I16_F16_e32 = 6024
    Feature_isVI | Feature_isVI | 0, // V_FREXP_EXP_I16_F16_e32_vi = 6025
    0, // V_FREXP_EXP_I16_F16_e64 = 6026
    Feature_isVI | Feature_isVI | 0, // V_FREXP_EXP_I16_F16_e64_vi = 6027
    Feature_isVI | Feature_isVI | 0, // V_FREXP_EXP_I16_F16_sdwa = 6028
    Feature_isVI | Feature_isVI | 0, // V_FREXP_EXP_I32_F32_dpp = 6029
    0, // V_FREXP_EXP_I32_F32_e32 = 6030
    Feature_isGCN | Feature_isSICI | 0, // V_FREXP_EXP_I32_F32_e32_si = 6031
    Feature_isGCN | Feature_isVI | 0, // V_FREXP_EXP_I32_F32_e32_vi = 6032
    0, // V_FREXP_EXP_I32_F32_e64 = 6033
    Feature_isGCN | Feature_isSICI | 0, // V_FREXP_EXP_I32_F32_e64_si = 6034
    Feature_isGCN | Feature_isVI | 0, // V_FREXP_EXP_I32_F32_e64_vi = 6035
    Feature_isVI | Feature_isVI | 0, // V_FREXP_EXP_I32_F32_sdwa = 6036
    Feature_isVI | Feature_DisableInst | 0, // V_FREXP_EXP_I32_F64_dpp = 6037
    0, // V_FREXP_EXP_I32_F64_e32 = 6038
    Feature_isGCN | Feature_isSICI | 0, // V_FREXP_EXP_I32_F64_e32_si = 6039
    Feature_isGCN | Feature_isVI | 0, // V_FREXP_EXP_I32_F64_e32_vi = 6040
    0, // V_FREXP_EXP_I32_F64_e64 = 6041
    Feature_isGCN | Feature_isSICI | 0, // V_FREXP_EXP_I32_F64_e64_si = 6042
    Feature_isGCN | Feature_isVI | 0, // V_FREXP_EXP_I32_F64_e64_vi = 6043
    Feature_isVI | Feature_DisableInst | 0, // V_FREXP_EXP_I32_F64_sdwa = 6044
    Feature_isVI | Feature_isVI | 0, // V_FREXP_MANT_F16_dpp = 6045
    0, // V_FREXP_MANT_F16_e32 = 6046
    Feature_isVI | Feature_isVI | 0, // V_FREXP_MANT_F16_e32_vi = 6047
    0, // V_FREXP_MANT_F16_e64 = 6048
    Feature_isVI | Feature_isVI | 0, // V_FREXP_MANT_F16_e64_vi = 6049
    Feature_isVI | Feature_isVI | 0, // V_FREXP_MANT_F16_sdwa = 6050
    Feature_isVI | Feature_isVI | 0, // V_FREXP_MANT_F32_dpp = 6051
    0, // V_FREXP_MANT_F32_e32 = 6052
    Feature_isGCN | Feature_isSICI | 0, // V_FREXP_MANT_F32_e32_si = 6053
    Feature_isGCN | Feature_isVI | 0, // V_FREXP_MANT_F32_e32_vi = 6054
    0, // V_FREXP_MANT_F32_e64 = 6055
    Feature_isGCN | Feature_isSICI | 0, // V_FREXP_MANT_F32_e64_si = 6056
    Feature_isGCN | Feature_isVI | 0, // V_FREXP_MANT_F32_e64_vi = 6057
    Feature_isVI | Feature_isVI | 0, // V_FREXP_MANT_F32_sdwa = 6058
    Feature_isVI | Feature_DisableInst | 0, // V_FREXP_MANT_F64_dpp = 6059
    0, // V_FREXP_MANT_F64_e32 = 6060
    Feature_isGCN | Feature_isSICI | 0, // V_FREXP_MANT_F64_e32_si = 6061
    Feature_isGCN | Feature_isVI | 0, // V_FREXP_MANT_F64_e32_vi = 6062
    0, // V_FREXP_MANT_F64_e64 = 6063
    Feature_isGCN | Feature_isSICI | 0, // V_FREXP_MANT_F64_e64_si = 6064
    Feature_isGCN | Feature_isVI | 0, // V_FREXP_MANT_F64_e64_vi = 6065
    Feature_isVI | Feature_DisableInst | 0, // V_FREXP_MANT_F64_sdwa = 6066
    Feature_isGCN | 0, // V_INTERP_MOV_F32 = 6067
    Feature_isGCN | Feature_isSICI | 0, // V_INTERP_MOV_F32_si = 6068
    Feature_isGCN | Feature_isVI | 0, // V_INTERP_MOV_F32_vi = 6069
    0, // V_INTERP_P1LL_F16 = 6070
    Feature_isVI | Feature_isVI | 0, // V_INTERP_P1LL_F16_vi = 6071
    0, // V_INTERP_P1LV_F16 = 6072
    Feature_isVI | Feature_isVI | 0, // V_INTERP_P1LV_F16_vi = 6073
    Feature_isGCN | 0, // V_INTERP_P1_F32 = 6074
    Feature_isGCN | 0, // V_INTERP_P1_F32_16bank = 6075
    Feature_isGCN | Feature_isSICI | 0, // V_INTERP_P1_F32_16bank_si = 6076
    Feature_isGCN | Feature_isVI | 0, // V_INTERP_P1_F32_16bank_vi = 6077
    Feature_isGCN | Feature_isSICI | 0, // V_INTERP_P1_F32_si = 6078
    Feature_isGCN | Feature_isVI | 0, // V_INTERP_P1_F32_vi = 6079
    0, // V_INTERP_P2_F16 = 6080
    Feature_isVI | Feature_isVI | 0, // V_INTERP_P2_F16_vi = 6081
    Feature_isGCN | 0, // V_INTERP_P2_F32 = 6082
    Feature_isGCN | Feature_isSICI | 0, // V_INTERP_P2_F32_si = 6083
    Feature_isGCN | Feature_isVI | 0, // V_INTERP_P2_F32_vi = 6084
    Feature_isVI | Feature_isVI | 0, // V_LDEXP_F16_dpp = 6085
    0, // V_LDEXP_F16_e32 = 6086
    Feature_isVI | Feature_isVI | 0, // V_LDEXP_F16_e32_vi = 6087
    0, // V_LDEXP_F16_e64 = 6088
    Feature_isVI | Feature_isVI | 0, // V_LDEXP_F16_e64_vi = 6089
    Feature_isVI | Feature_isVI | 0, // V_LDEXP_F16_sdwa = 6090
    0, // V_LDEXP_F32_e32 = 6091
    Feature_isGCN | Feature_isSICI | 0, // V_LDEXP_F32_e32_si = 6092
    0, // V_LDEXP_F32_e64 = 6093
    Feature_isGCN | Feature_isSICI | 0, // V_LDEXP_F32_e64_si = 6094
    Feature_isGCN | Feature_isVI | 0, // V_LDEXP_F32_e64_vi = 6095
    0, // V_LDEXP_F64 = 6096
    Feature_isGCN | Feature_isSICI | 0, // V_LDEXP_F64_si = 6097
    Feature_isGCN | Feature_isVI | 0, // V_LDEXP_F64_vi = 6098
    0, // V_LERP_U8 = 6099
    Feature_isGCN | Feature_isSICI | 0, // V_LERP_U8_si = 6100
    Feature_isGCN | Feature_isVI | 0, // V_LERP_U8_vi = 6101
    0, // V_LOG_CLAMP_F32_e32 = 6102
    Feature_isSICI | Feature_isSICI | 0, // V_LOG_CLAMP_F32_e32_si = 6103
    0, // V_LOG_CLAMP_F32_e64 = 6104
    Feature_isSICI | Feature_isSICI | 0, // V_LOG_CLAMP_F32_e64_si = 6105
    Feature_isVI | Feature_isVI | 0, // V_LOG_F16_dpp = 6106
    0, // V_LOG_F16_e32 = 6107
    Feature_isVI | Feature_isVI | 0, // V_LOG_F16_e32_vi = 6108
    0, // V_LOG_F16_e64 = 6109
    Feature_isVI | Feature_isVI | 0, // V_LOG_F16_e64_vi = 6110
    Feature_isVI | Feature_isVI | 0, // V_LOG_F16_sdwa = 6111
    Feature_isVI | Feature_isVI | 0, // V_LOG_F32_dpp = 6112
    0, // V_LOG_F32_e32 = 6113
    Feature_isGCN | Feature_isSICI | 0, // V_LOG_F32_e32_si = 6114
    Feature_isGCN | Feature_isVI | 0, // V_LOG_F32_e32_vi = 6115
    0, // V_LOG_F32_e64 = 6116
    Feature_isGCN | Feature_isSICI | 0, // V_LOG_F32_e64_si = 6117
    Feature_isGCN | Feature_isVI | 0, // V_LOG_F32_e64_vi = 6118
    Feature_isVI | Feature_isVI | 0, // V_LOG_F32_sdwa = 6119
    Feature_isVI | Feature_isVI | 0, // V_LOG_LEGACY_F32_dpp = 6120
    0, // V_LOG_LEGACY_F32_e32 = 6121
    Feature_isCIVI | Feature_isCIOnly | 0, // V_LOG_LEGACY_F32_e32_ci = 6122
    Feature_isCIVI | Feature_isVI | 0, // V_LOG_LEGACY_F32_e32_vi = 6123
    0, // V_LOG_LEGACY_F32_e64 = 6124
    Feature_isCIVI | Feature_isCIOnly | 0, // V_LOG_LEGACY_F32_e64_ci = 6125
    Feature_isCIVI | Feature_isVI | 0, // V_LOG_LEGACY_F32_e64_vi = 6126
    Feature_isVI | Feature_isVI | 0, // V_LOG_LEGACY_F32_sdwa = 6127
    Feature_isVI | Feature_isVI | 0, // V_LSHLREV_B16_dpp = 6128
    0, // V_LSHLREV_B16_e32 = 6129
    Feature_isVI | Feature_isVI | 0, // V_LSHLREV_B16_e32_vi = 6130
    0, // V_LSHLREV_B16_e64 = 6131
    Feature_isVI | Feature_isVI | 0, // V_LSHLREV_B16_e64_vi = 6132
    Feature_isVI | Feature_isVI | 0, // V_LSHLREV_B16_sdwa = 6133
    Feature_isVI | Feature_isVI | 0, // V_LSHLREV_B32_dpp = 6134
    0, // V_LSHLREV_B32_e32 = 6135
    Feature_isGCN | Feature_isSICI | 0, // V_LSHLREV_B32_e32_si = 6136
    Feature_isGCN | Feature_isVI | 0, // V_LSHLREV_B32_e32_vi = 6137
    0, // V_LSHLREV_B32_e64 = 6138
    Feature_isGCN | Feature_isSICI | 0, // V_LSHLREV_B32_e64_si = 6139
    Feature_isGCN | Feature_isVI | 0, // V_LSHLREV_B32_e64_vi = 6140
    Feature_isVI | Feature_isVI | 0, // V_LSHLREV_B32_sdwa = 6141
    0, // V_LSHLREV_B64 = 6142
    Feature_isVI | Feature_isVI | 0, // V_LSHLREV_B64_vi = 6143
    0, // V_LSHL_B32_e32 = 6144
    Feature_isSICI | Feature_isSICI | 0, // V_LSHL_B32_e32_si = 6145
    0, // V_LSHL_B32_e64 = 6146
    Feature_isSICI | Feature_isSICI | 0, // V_LSHL_B32_e64_si = 6147
    0, // V_LSHL_B64 = 6148
    Feature_isSICI | Feature_isSICI | 0, // V_LSHL_B64_si = 6149
    Feature_isVI | Feature_isVI | 0, // V_LSHRREV_B16_dpp = 6150
    0, // V_LSHRREV_B16_e32 = 6151
    Feature_isVI | Feature_isVI | 0, // V_LSHRREV_B16_e32_vi = 6152
    0, // V_LSHRREV_B16_e64 = 6153
    Feature_isVI | Feature_isVI | 0, // V_LSHRREV_B16_e64_vi = 6154
    Feature_isVI | Feature_isVI | 0, // V_LSHRREV_B16_sdwa = 6155
    Feature_isVI | Feature_isVI | 0, // V_LSHRREV_B32_dpp = 6156
    0, // V_LSHRREV_B32_e32 = 6157
    Feature_isGCN | Feature_isSICI | 0, // V_LSHRREV_B32_e32_si = 6158
    Feature_isGCN | Feature_isVI | 0, // V_LSHRREV_B32_e32_vi = 6159
    0, // V_LSHRREV_B32_e64 = 6160
    Feature_isGCN | Feature_isSICI | 0, // V_LSHRREV_B32_e64_si = 6161
    Feature_isGCN | Feature_isVI | 0, // V_LSHRREV_B32_e64_vi = 6162
    Feature_isVI | Feature_isVI | 0, // V_LSHRREV_B32_sdwa = 6163
    0, // V_LSHRREV_B64 = 6164
    Feature_isVI | Feature_isVI | 0, // V_LSHRREV_B64_vi = 6165
    0, // V_LSHR_B32_e32 = 6166
    Feature_isSICI | Feature_isSICI | 0, // V_LSHR_B32_e32_si = 6167
    0, // V_LSHR_B32_e64 = 6168
    Feature_isSICI | Feature_isSICI | 0, // V_LSHR_B32_e64_si = 6169
    0, // V_LSHR_B64 = 6170
    Feature_isSICI | Feature_isSICI | 0, // V_LSHR_B64_si = 6171
    Feature_isVI | Feature_isVI | 0, // V_MAC_F16_dpp = 6172
    0, // V_MAC_F16_e32 = 6173
    Feature_isVI | Feature_isVI | 0, // V_MAC_F16_e32_vi = 6174
    0, // V_MAC_F16_e64 = 6175
    Feature_isVI | Feature_isVI | 0, // V_MAC_F16_e64_vi = 6176
    Feature_isVI | Feature_isVI | 0, // V_MAC_F16_sdwa = 6177
    Feature_isVI | Feature_isVI | 0, // V_MAC_F32_dpp = 6178
    0, // V_MAC_F32_e32 = 6179
    Feature_isGCN | Feature_isSICI | 0, // V_MAC_F32_e32_si = 6180
    Feature_isGCN | Feature_isVI | 0, // V_MAC_F32_e32_vi = 6181
    0, // V_MAC_F32_e64 = 6182
    Feature_isGCN | Feature_isSICI | 0, // V_MAC_F32_e64_si = 6183
    Feature_isGCN | Feature_isVI | 0, // V_MAC_F32_e64_vi = 6184
    Feature_isVI | Feature_isVI | 0, // V_MAC_F32_sdwa = 6185
    0, // V_MAC_LEGACY_F32_e32 = 6186
    Feature_isSICI | Feature_isSICI | 0, // V_MAC_LEGACY_F32_e32_si = 6187
    0, // V_MAC_LEGACY_F32_e64 = 6188
    Feature_isSICI | Feature_isSICI | 0, // V_MAC_LEGACY_F32_e64_si = 6189
    0, // V_MADAK_F16 = 6190
    Feature_isVI | Feature_isVI | 0, // V_MADAK_F16_vi = 6191
    0, // V_MADAK_F32 = 6192
    Feature_isGCN | Feature_isSICI | 0, // V_MADAK_F32_si = 6193
    Feature_isGCN | Feature_isVI | 0, // V_MADAK_F32_vi = 6194
    0, // V_MADMK_F16 = 6195
    Feature_isVI | Feature_isVI | 0, // V_MADMK_F16_vi = 6196
    0, // V_MADMK_F32 = 6197
    Feature_isGCN | Feature_isSICI | 0, // V_MADMK_F32_si = 6198
    Feature_isGCN | Feature_isVI | 0, // V_MADMK_F32_vi = 6199
    0, // V_MAD_F16 = 6200
    Feature_isVI | Feature_isVI | 0, // V_MAD_F16_vi = 6201
    0, // V_MAD_F32 = 6202
    Feature_isGCN | Feature_isSICI | 0, // V_MAD_F32_si = 6203
    Feature_isGCN | Feature_isVI | 0, // V_MAD_F32_vi = 6204
    0, // V_MAD_I16 = 6205
    Feature_isVI | Feature_isVI | 0, // V_MAD_I16_vi = 6206
    0, // V_MAD_I32_I24 = 6207
    Feature_isGCN | Feature_isSICI | 0, // V_MAD_I32_I24_si = 6208
    Feature_isGCN | Feature_isVI | 0, // V_MAD_I32_I24_vi = 6209
    0, // V_MAD_I64_I32 = 6210
    Feature_isCIVI | Feature_isCIOnly | 0, // V_MAD_I64_I32_ci = 6211
    Feature_isCIVI | Feature_isVI | 0, // V_MAD_I64_I32_vi = 6212
    0, // V_MAD_LEGACY_F32 = 6213
    Feature_isGCN | Feature_isSICI | 0, // V_MAD_LEGACY_F32_si = 6214
    Feature_isGCN | Feature_isVI | 0, // V_MAD_LEGACY_F32_vi = 6215
    0, // V_MAD_U16 = 6216
    Feature_isVI | Feature_isVI | 0, // V_MAD_U16_vi = 6217
    0, // V_MAD_U32_U24 = 6218
    Feature_isGCN | Feature_isSICI | 0, // V_MAD_U32_U24_si = 6219
    Feature_isGCN | Feature_isVI | 0, // V_MAD_U32_U24_vi = 6220
    0, // V_MAD_U64_U32 = 6221
    Feature_isCIVI | Feature_isCIOnly | 0, // V_MAD_U64_U32_ci = 6222
    Feature_isCIVI | Feature_isVI | 0, // V_MAD_U64_U32_vi = 6223
    0, // V_MAX3_F32 = 6224
    Feature_isGCN | Feature_isSICI | 0, // V_MAX3_F32_si = 6225
    Feature_isGCN | Feature_isVI | 0, // V_MAX3_F32_vi = 6226
    0, // V_MAX3_I32 = 6227
    Feature_isGCN | Feature_isSICI | 0, // V_MAX3_I32_si = 6228
    Feature_isGCN | Feature_isVI | 0, // V_MAX3_I32_vi = 6229
    0, // V_MAX3_U32 = 6230
    Feature_isGCN | Feature_isSICI | 0, // V_MAX3_U32_si = 6231
    Feature_isGCN | Feature_isVI | 0, // V_MAX3_U32_vi = 6232
    Feature_isVI | Feature_isVI | 0, // V_MAX_F16_dpp = 6233
    0, // V_MAX_F16_e32 = 6234
    Feature_isVI | Feature_isVI | 0, // V_MAX_F16_e32_vi = 6235
    0, // V_MAX_F16_e64 = 6236
    Feature_isVI | Feature_isVI | 0, // V_MAX_F16_e64_vi = 6237
    Feature_isVI | Feature_isVI | 0, // V_MAX_F16_sdwa = 6238
    Feature_isVI | Feature_isVI | 0, // V_MAX_F32_dpp = 6239
    0, // V_MAX_F32_e32 = 6240
    Feature_isGCN | Feature_isSICI | 0, // V_MAX_F32_e32_si = 6241
    Feature_isGCN | Feature_isVI | 0, // V_MAX_F32_e32_vi = 6242
    0, // V_MAX_F32_e64 = 6243
    Feature_isGCN | Feature_isSICI | 0, // V_MAX_F32_e64_si = 6244
    Feature_isGCN | Feature_isVI | 0, // V_MAX_F32_e64_vi = 6245
    Feature_isVI | Feature_isVI | 0, // V_MAX_F32_sdwa = 6246
    0, // V_MAX_F64 = 6247
    Feature_isGCN | Feature_isSICI | 0, // V_MAX_F64_si = 6248
    Feature_isGCN | Feature_isVI | 0, // V_MAX_F64_vi = 6249
    Feature_isVI | Feature_isVI | 0, // V_MAX_I16_dpp = 6250
    0, // V_MAX_I16_e32 = 6251
    Feature_isVI | Feature_isVI | 0, // V_MAX_I16_e32_vi = 6252
    0, // V_MAX_I16_e64 = 6253
    Feature_isVI | Feature_isVI | 0, // V_MAX_I16_e64_vi = 6254
    Feature_isVI | Feature_isVI | 0, // V_MAX_I16_sdwa = 6255
    Feature_isVI | Feature_isVI | 0, // V_MAX_I32_dpp = 6256
    0, // V_MAX_I32_e32 = 6257
    Feature_isGCN | Feature_isSICI | 0, // V_MAX_I32_e32_si = 6258
    Feature_isGCN | Feature_isVI | 0, // V_MAX_I32_e32_vi = 6259
    0, // V_MAX_I32_e64 = 6260
    Feature_isGCN | Feature_isSICI | 0, // V_MAX_I32_e64_si = 6261
    Feature_isGCN | Feature_isVI | 0, // V_MAX_I32_e64_vi = 6262
    Feature_isVI | Feature_isVI | 0, // V_MAX_I32_sdwa = 6263
    0, // V_MAX_LEGACY_F32_e32 = 6264
    Feature_isSICI | Feature_isSICI | 0, // V_MAX_LEGACY_F32_e32_si = 6265
    0, // V_MAX_LEGACY_F32_e64 = 6266
    Feature_isSICI | Feature_isSICI | 0, // V_MAX_LEGACY_F32_e64_si = 6267
    Feature_isVI | Feature_isVI | 0, // V_MAX_U16_dpp = 6268
    0, // V_MAX_U16_e32 = 6269
    Feature_isVI | Feature_isVI | 0, // V_MAX_U16_e32_vi = 6270
    0, // V_MAX_U16_e64 = 6271
    Feature_isVI | Feature_isVI | 0, // V_MAX_U16_e64_vi = 6272
    Feature_isVI | Feature_isVI | 0, // V_MAX_U16_sdwa = 6273
    Feature_isVI | Feature_isVI | 0, // V_MAX_U32_dpp = 6274
    0, // V_MAX_U32_e32 = 6275
    Feature_isGCN | Feature_isSICI | 0, // V_MAX_U32_e32_si = 6276
    Feature_isGCN | Feature_isVI | 0, // V_MAX_U32_e32_vi = 6277
    0, // V_MAX_U32_e64 = 6278
    Feature_isGCN | Feature_isSICI | 0, // V_MAX_U32_e64_si = 6279
    Feature_isGCN | Feature_isVI | 0, // V_MAX_U32_e64_vi = 6280
    Feature_isVI | Feature_isVI | 0, // V_MAX_U32_sdwa = 6281
    0, // V_MBCNT_HI_U32_B32_e32 = 6282
    Feature_isGCN | Feature_isSICI | 0, // V_MBCNT_HI_U32_B32_e32_si = 6283
    0, // V_MBCNT_HI_U32_B32_e64 = 6284
    Feature_isGCN | Feature_isSICI | 0, // V_MBCNT_HI_U32_B32_e64_si = 6285
    Feature_isGCN | Feature_isVI | 0, // V_MBCNT_HI_U32_B32_e64_vi = 6286
    0, // V_MBCNT_LO_U32_B32_e32 = 6287
    Feature_isGCN | Feature_isSICI | 0, // V_MBCNT_LO_U32_B32_e32_si = 6288
    0, // V_MBCNT_LO_U32_B32_e64 = 6289
    Feature_isGCN | Feature_isSICI | 0, // V_MBCNT_LO_U32_B32_e64_si = 6290
    Feature_isGCN | Feature_isVI | 0, // V_MBCNT_LO_U32_B32_e64_vi = 6291
    0, // V_MED3_F32 = 6292
    Feature_isGCN | Feature_isSICI | 0, // V_MED3_F32_si = 6293
    Feature_isGCN | Feature_isVI | 0, // V_MED3_F32_vi = 6294
    0, // V_MED3_I32 = 6295
    Feature_isGCN | Feature_isSICI | 0, // V_MED3_I32_si = 6296
    Feature_isGCN | Feature_isVI | 0, // V_MED3_I32_vi = 6297
    0, // V_MED3_U32 = 6298
    Feature_isGCN | Feature_isSICI | 0, // V_MED3_U32_si = 6299
    Feature_isGCN | Feature_isVI | 0, // V_MED3_U32_vi = 6300
    0, // V_MIN3_F32 = 6301
    Feature_isGCN | Feature_isSICI | 0, // V_MIN3_F32_si = 6302
    Feature_isGCN | Feature_isVI | 0, // V_MIN3_F32_vi = 6303
    0, // V_MIN3_I32 = 6304
    Feature_isGCN | Feature_isSICI | 0, // V_MIN3_I32_si = 6305
    Feature_isGCN | Feature_isVI | 0, // V_MIN3_I32_vi = 6306
    0, // V_MIN3_U32 = 6307
    Feature_isGCN | Feature_isSICI | 0, // V_MIN3_U32_si = 6308
    Feature_isGCN | Feature_isVI | 0, // V_MIN3_U32_vi = 6309
    Feature_isVI | Feature_isVI | 0, // V_MIN_F16_dpp = 6310
    0, // V_MIN_F16_e32 = 6311
    Feature_isVI | Feature_isVI | 0, // V_MIN_F16_e32_vi = 6312
    0, // V_MIN_F16_e64 = 6313
    Feature_isVI | Feature_isVI | 0, // V_MIN_F16_e64_vi = 6314
    Feature_isVI | Feature_isVI | 0, // V_MIN_F16_sdwa = 6315
    Feature_isVI | Feature_isVI | 0, // V_MIN_F32_dpp = 6316
    0, // V_MIN_F32_e32 = 6317
    Feature_isGCN | Feature_isSICI | 0, // V_MIN_F32_e32_si = 6318
    Feature_isGCN | Feature_isVI | 0, // V_MIN_F32_e32_vi = 6319
    0, // V_MIN_F32_e64 = 6320
    Feature_isGCN | Feature_isSICI | 0, // V_MIN_F32_e64_si = 6321
    Feature_isGCN | Feature_isVI | 0, // V_MIN_F32_e64_vi = 6322
    Feature_isVI | Feature_isVI | 0, // V_MIN_F32_sdwa = 6323
    0, // V_MIN_F64 = 6324
    Feature_isGCN | Feature_isSICI | 0, // V_MIN_F64_si = 6325
    Feature_isGCN | Feature_isVI | 0, // V_MIN_F64_vi = 6326
    Feature_isVI | Feature_isVI | 0, // V_MIN_I16_dpp = 6327
    0, // V_MIN_I16_e32 = 6328
    Feature_isVI | Feature_isVI | 0, // V_MIN_I16_e32_vi = 6329
    0, // V_MIN_I16_e64 = 6330
    Feature_isVI | Feature_isVI | 0, // V_MIN_I16_e64_vi = 6331
    Feature_isVI | Feature_isVI | 0, // V_MIN_I16_sdwa = 6332
    Feature_isVI | Feature_isVI | 0, // V_MIN_I32_dpp = 6333
    0, // V_MIN_I32_e32 = 6334
    Feature_isGCN | Feature_isSICI | 0, // V_MIN_I32_e32_si = 6335
    Feature_isGCN | Feature_isVI | 0, // V_MIN_I32_e32_vi = 6336
    0, // V_MIN_I32_e64 = 6337
    Feature_isGCN | Feature_isSICI | 0, // V_MIN_I32_e64_si = 6338
    Feature_isGCN | Feature_isVI | 0, // V_MIN_I32_e64_vi = 6339
    Feature_isVI | Feature_isVI | 0, // V_MIN_I32_sdwa = 6340
    0, // V_MIN_LEGACY_F32_e32 = 6341
    Feature_isSICI | Feature_isSICI | 0, // V_MIN_LEGACY_F32_e32_si = 6342
    0, // V_MIN_LEGACY_F32_e64 = 6343
    Feature_isSICI | Feature_isSICI | 0, // V_MIN_LEGACY_F32_e64_si = 6344
    Feature_isVI | Feature_isVI | 0, // V_MIN_U16_dpp = 6345
    0, // V_MIN_U16_e32 = 6346
    Feature_isVI | Feature_isVI | 0, // V_MIN_U16_e32_vi = 6347
    0, // V_MIN_U16_e64 = 6348
    Feature_isVI | Feature_isVI | 0, // V_MIN_U16_e64_vi = 6349
    Feature_isVI | Feature_isVI | 0, // V_MIN_U16_sdwa = 6350
    Feature_isVI | Feature_isVI | 0, // V_MIN_U32_dpp = 6351
    0, // V_MIN_U32_e32 = 6352
    Feature_isGCN | Feature_isSICI | 0, // V_MIN_U32_e32_si = 6353
    Feature_isGCN | Feature_isVI | 0, // V_MIN_U32_e32_vi = 6354
    0, // V_MIN_U32_e64 = 6355
    Feature_isGCN | Feature_isSICI | 0, // V_MIN_U32_e64_si = 6356
    Feature_isGCN | Feature_isVI | 0, // V_MIN_U32_e64_vi = 6357
    Feature_isVI | Feature_isVI | 0, // V_MIN_U32_sdwa = 6358
    Feature_HasMovrel | 0, // V_MOVRELD_B32_V1 = 6359
    Feature_HasMovrel | 0, // V_MOVRELD_B32_V16 = 6360
    Feature_HasMovrel | 0, // V_MOVRELD_B32_V2 = 6361
    Feature_HasMovrel | 0, // V_MOVRELD_B32_V4 = 6362
    Feature_HasMovrel | 0, // V_MOVRELD_B32_V8 = 6363
    Feature_isVI | Feature_DisableInst | 0, // V_MOVRELD_B32_dpp = 6364
    0, // V_MOVRELD_B32_e32 = 6365
    Feature_HasMovrel | Feature_isSICI | 0, // V_MOVRELD_B32_e32_si = 6366
    Feature_HasMovrel | Feature_isVI | 0, // V_MOVRELD_B32_e32_vi = 6367
    0, // V_MOVRELD_B32_e64 = 6368
    Feature_HasMovrel | Feature_isSICI | 0, // V_MOVRELD_B32_e64_si = 6369
    Feature_HasMovrel | Feature_isVI | 0, // V_MOVRELD_B32_e64_vi = 6370
    Feature_isVI | Feature_DisableInst | 0, // V_MOVRELD_B32_sdwa = 6371
    Feature_isVI | Feature_DisableInst | 0, // V_MOVRELSD_B32_dpp = 6372
    0, // V_MOVRELSD_B32_e32 = 6373
    Feature_HasMovrel | Feature_isSICI | 0, // V_MOVRELSD_B32_e32_si = 6374
    Feature_HasMovrel | Feature_isVI | 0, // V_MOVRELSD_B32_e32_vi = 6375
    0, // V_MOVRELSD_B32_e64 = 6376
    Feature_HasMovrel | Feature_isSICI | 0, // V_MOVRELSD_B32_e64_si = 6377
    Feature_HasMovrel | Feature_isVI | 0, // V_MOVRELSD_B32_e64_vi = 6378
    Feature_isVI | Feature_DisableInst | 0, // V_MOVRELSD_B32_sdwa = 6379
    Feature_isVI | Feature_DisableInst | 0, // V_MOVRELS_B32_dpp = 6380
    0, // V_MOVRELS_B32_e32 = 6381
    Feature_HasMovrel | Feature_isSICI | 0, // V_MOVRELS_B32_e32_si = 6382
    Feature_HasMovrel | Feature_isVI | 0, // V_MOVRELS_B32_e32_vi = 6383
    0, // V_MOVRELS_B32_e64 = 6384
    Feature_HasMovrel | Feature_isSICI | 0, // V_MOVRELS_B32_e64_si = 6385
    Feature_HasMovrel | Feature_isVI | 0, // V_MOVRELS_B32_e64_vi = 6386
    Feature_isVI | Feature_DisableInst | 0, // V_MOVRELS_B32_sdwa = 6387
    Feature_isVI | Feature_isVI | 0, // V_MOV_B32_dpp = 6388
    0, // V_MOV_B32_e32 = 6389
    Feature_isGCN | Feature_isSICI | 0, // V_MOV_B32_e32_si = 6390
    Feature_isGCN | Feature_isVI | 0, // V_MOV_B32_e32_vi = 6391
    0, // V_MOV_B32_e64 = 6392
    Feature_isGCN | Feature_isSICI | 0, // V_MOV_B32_e64_si = 6393
    Feature_isGCN | Feature_isVI | 0, // V_MOV_B32_e64_vi = 6394
    Feature_isVI | 0, // V_MOV_B32_indirect = 6395
    Feature_isVI | Feature_isVI | 0, // V_MOV_B32_sdwa = 6396
    Feature_isGCN | 0, // V_MOV_B64_PSEUDO = 6397
    0, // V_MOV_FED_B32_e32 = 6398
    Feature_isSICI | Feature_isSICI | 0, // V_MOV_FED_B32_e32_si = 6399
    0, // V_MOV_FED_B32_e64 = 6400
    Feature_isSICI | Feature_isSICI | 0, // V_MOV_FED_B32_e64_si = 6401
    0, // V_MQSAD_PK_U16_U8 = 6402
    Feature_isGCN | Feature_isSICI | 0, // V_MQSAD_PK_U16_U8_si = 6403
    Feature_isGCN | Feature_isVI | 0, // V_MQSAD_PK_U16_U8_vi = 6404
    0, // V_MQSAD_U16_U8 = 6405
    Feature_isCIVI | Feature_isCIOnly | 0, // V_MQSAD_U16_U8_ci = 6406
    Feature_isCIVI | Feature_isVI | 0, // V_MQSAD_U16_U8_vi = 6407
    0, // V_MQSAD_U32_U8 = 6408
    Feature_isCIVI | Feature_isCIOnly | 0, // V_MQSAD_U32_U8_ci = 6409
    Feature_isCIVI | Feature_isVI | 0, // V_MQSAD_U32_U8_vi = 6410
    0, // V_MSAD_U8 = 6411
    Feature_isGCN | Feature_isSICI | 0, // V_MSAD_U8_si = 6412
    Feature_isGCN | Feature_isVI | 0, // V_MSAD_U8_vi = 6413
    0, // V_MULLIT_F32 = 6414
    Feature_isSICI | Feature_isSICI | 0, // V_MULLIT_F32_si = 6415
    Feature_isVI | Feature_isVI | 0, // V_MUL_F16_dpp = 6416
    0, // V_MUL_F16_e32 = 6417
    Feature_isVI | Feature_isVI | 0, // V_MUL_F16_e32_vi = 6418
    0, // V_MUL_F16_e64 = 6419
    Feature_isVI | Feature_isVI | 0, // V_MUL_F16_e64_vi = 6420
    Feature_isVI | Feature_isVI | 0, // V_MUL_F16_sdwa = 6421
    Feature_isVI | Feature_isVI | 0, // V_MUL_F32_dpp = 6422
    0, // V_MUL_F32_e32 = 6423
    Feature_isGCN | Feature_isSICI | 0, // V_MUL_F32_e32_si = 6424
    Feature_isGCN | Feature_isVI | 0, // V_MUL_F32_e32_vi = 6425
    0, // V_MUL_F32_e64 = 6426
    Feature_isGCN | Feature_isSICI | 0, // V_MUL_F32_e64_si = 6427
    Feature_isGCN | Feature_isVI | 0, // V_MUL_F32_e64_vi = 6428
    Feature_isVI | Feature_isVI | 0, // V_MUL_F32_sdwa = 6429
    0, // V_MUL_F64 = 6430
    Feature_isGCN | Feature_isSICI | 0, // V_MUL_F64_si = 6431
    Feature_isGCN | Feature_isVI | 0, // V_MUL_F64_vi = 6432
    0, // V_MUL_HI_I32 = 6433
    Feature_isVI | Feature_isVI | 0, // V_MUL_HI_I32_I24_dpp = 6434
    0, // V_MUL_HI_I32_I24_e32 = 6435
    Feature_isGCN | Feature_isSICI | 0, // V_MUL_HI_I32_I24_e32_si = 6436
    Feature_isGCN | Feature_isVI | 0, // V_MUL_HI_I32_I24_e32_vi = 6437
    0, // V_MUL_HI_I32_I24_e64 = 6438
    Feature_isGCN | Feature_isSICI | 0, // V_MUL_HI_I32_I24_e64_si = 6439
    Feature_isGCN | Feature_isVI | 0, // V_MUL_HI_I32_I24_e64_vi = 6440
    Feature_isVI | Feature_isVI | 0, // V_MUL_HI_I32_I24_sdwa = 6441
    Feature_isGCN | Feature_isSICI | 0, // V_MUL_HI_I32_si = 6442
    Feature_isGCN | Feature_isVI | 0, // V_MUL_HI_I32_vi = 6443
    0, // V_MUL_HI_U32 = 6444
    Feature_isVI | Feature_isVI | 0, // V_MUL_HI_U32_U24_dpp = 6445
    0, // V_MUL_HI_U32_U24_e32 = 6446
    Feature_isGCN | Feature_isSICI | 0, // V_MUL_HI_U32_U24_e32_si = 6447
    Feature_isGCN | Feature_isVI | 0, // V_MUL_HI_U32_U24_e32_vi = 6448
    0, // V_MUL_HI_U32_U24_e64 = 6449
    Feature_isGCN | Feature_isSICI | 0, // V_MUL_HI_U32_U24_e64_si = 6450
    Feature_isGCN | Feature_isVI | 0, // V_MUL_HI_U32_U24_e64_vi = 6451
    Feature_isVI | Feature_isVI | 0, // V_MUL_HI_U32_U24_sdwa = 6452
    Feature_isGCN | Feature_isSICI | 0, // V_MUL_HI_U32_si = 6453
    Feature_isGCN | Feature_isVI | 0, // V_MUL_HI_U32_vi = 6454
    Feature_isVI | Feature_isVI | 0, // V_MUL_I32_I24_dpp = 6455
    0, // V_MUL_I32_I24_e32 = 6456
    Feature_isGCN | Feature_isSICI | 0, // V_MUL_I32_I24_e32_si = 6457
    Feature_isGCN | Feature_isVI | 0, // V_MUL_I32_I24_e32_vi = 6458
    0, // V_MUL_I32_I24_e64 = 6459
    Feature_isGCN | Feature_isSICI | 0, // V_MUL_I32_I24_e64_si = 6460
    Feature_isGCN | Feature_isVI | 0, // V_MUL_I32_I24_e64_vi = 6461
    Feature_isVI | Feature_isVI | 0, // V_MUL_I32_I24_sdwa = 6462
    Feature_isVI | Feature_isVI | 0, // V_MUL_LEGACY_F32_dpp = 6463
    0, // V_MUL_LEGACY_F32_e32 = 6464
    Feature_isGCN | Feature_isSICI | 0, // V_MUL_LEGACY_F32_e32_si = 6465
    Feature_isGCN | Feature_isVI | 0, // V_MUL_LEGACY_F32_e32_vi = 6466
    0, // V_MUL_LEGACY_F32_e64 = 6467
    Feature_isGCN | Feature_isSICI | 0, // V_MUL_LEGACY_F32_e64_si = 6468
    Feature_isGCN | Feature_isVI | 0, // V_MUL_LEGACY_F32_e64_vi = 6469
    Feature_isVI | Feature_isVI | 0, // V_MUL_LEGACY_F32_sdwa = 6470
    0, // V_MUL_LO_I32 = 6471
    Feature_isGCN | Feature_isSICI | 0, // V_MUL_LO_I32_si = 6472
    Feature_isGCN | Feature_isVI | 0, // V_MUL_LO_I32_vi = 6473
    Feature_isVI | Feature_isVI | 0, // V_MUL_LO_U16_dpp = 6474
    0, // V_MUL_LO_U16_e32 = 6475
    Feature_isVI | Feature_isVI | 0, // V_MUL_LO_U16_e32_vi = 6476
    0, // V_MUL_LO_U16_e64 = 6477
    Feature_isVI | Feature_isVI | 0, // V_MUL_LO_U16_e64_vi = 6478
    Feature_isVI | Feature_isVI | 0, // V_MUL_LO_U16_sdwa = 6479
    0, // V_MUL_LO_U32 = 6480
    Feature_isGCN | Feature_isSICI | 0, // V_MUL_LO_U32_si = 6481
    Feature_isGCN | Feature_isVI | 0, // V_MUL_LO_U32_vi = 6482
    Feature_isVI | Feature_isVI | 0, // V_MUL_U32_U24_dpp = 6483
    0, // V_MUL_U32_U24_e32 = 6484
    Feature_isGCN | Feature_isSICI | 0, // V_MUL_U32_U24_e32_si = 6485
    Feature_isGCN | Feature_isVI | 0, // V_MUL_U32_U24_e32_vi = 6486
    0, // V_MUL_U32_U24_e64 = 6487
    Feature_isGCN | Feature_isSICI | 0, // V_MUL_U32_U24_e64_si = 6488
    Feature_isGCN | Feature_isVI | 0, // V_MUL_U32_U24_e64_vi = 6489
    Feature_isVI | Feature_isVI | 0, // V_MUL_U32_U24_sdwa = 6490
    Feature_isVI | Feature_isVI | 0, // V_NOP_dpp = 6491
    0, // V_NOP_e32 = 6492
    Feature_isGCN | Feature_isSICI | 0, // V_NOP_e32_si = 6493
    Feature_isGCN | Feature_isVI | 0, // V_NOP_e32_vi = 6494
    0, // V_NOP_e64 = 6495
    Feature_isGCN | Feature_isSICI | 0, // V_NOP_e64_si = 6496
    Feature_isGCN | Feature_isVI | 0, // V_NOP_e64_vi = 6497
    Feature_isVI | Feature_isVI | 0, // V_NOP_sdwa = 6498
    Feature_isVI | Feature_isVI | 0, // V_NOT_B32_dpp = 6499
    0, // V_NOT_B32_e32 = 6500
    Feature_isGCN | Feature_isSICI | 0, // V_NOT_B32_e32_si = 6501
    Feature_isGCN | Feature_isVI | 0, // V_NOT_B32_e32_vi = 6502
    0, // V_NOT_B32_e64 = 6503
    Feature_isGCN | Feature_isSICI | 0, // V_NOT_B32_e64_si = 6504
    Feature_isGCN | Feature_isVI | 0, // V_NOT_B32_e64_vi = 6505
    Feature_isVI | Feature_isVI | 0, // V_NOT_B32_sdwa = 6506
    Feature_isVI | Feature_isVI | 0, // V_OR_B32_dpp = 6507
    0, // V_OR_B32_e32 = 6508
    Feature_isGCN | Feature_isSICI | 0, // V_OR_B32_e32_si = 6509
    Feature_isGCN | Feature_isVI | 0, // V_OR_B32_e32_vi = 6510
    0, // V_OR_B32_e64 = 6511
    Feature_isGCN | Feature_isSICI | 0, // V_OR_B32_e64_si = 6512
    Feature_isGCN | Feature_isVI | 0, // V_OR_B32_e64_vi = 6513
    Feature_isVI | Feature_isVI | 0, // V_OR_B32_sdwa = 6514
    0, // V_QSAD_PK_U16_U8 = 6515
    Feature_isCIVI | Feature_isCIOnly | 0, // V_QSAD_PK_U16_U8_ci = 6516
    Feature_isCIVI | Feature_isVI | 0, // V_QSAD_PK_U16_U8_vi = 6517
    0, // V_RCP_CLAMP_F32_e32 = 6518
    Feature_isSICI | Feature_isSICI | 0, // V_RCP_CLAMP_F32_e32_si = 6519
    0, // V_RCP_CLAMP_F32_e64 = 6520
    Feature_isSICI | Feature_isSICI | 0, // V_RCP_CLAMP_F32_e64_si = 6521
    0, // V_RCP_CLAMP_F64_e32 = 6522
    Feature_isSICI | Feature_isSICI | 0, // V_RCP_CLAMP_F64_e32_si = 6523
    0, // V_RCP_CLAMP_F64_e64 = 6524
    Feature_isSICI | Feature_isSICI | 0, // V_RCP_CLAMP_F64_e64_si = 6525
    Feature_isVI | Feature_isVI | 0, // V_RCP_F16_dpp = 6526
    0, // V_RCP_F16_e32 = 6527
    Feature_isVI | Feature_isVI | 0, // V_RCP_F16_e32_vi = 6528
    0, // V_RCP_F16_e64 = 6529
    Feature_isVI | Feature_isVI | 0, // V_RCP_F16_e64_vi = 6530
    Feature_isVI | Feature_isVI | 0, // V_RCP_F16_sdwa = 6531
    Feature_isVI | Feature_isVI | 0, // V_RCP_F32_dpp = 6532
    0, // V_RCP_F32_e32 = 6533
    Feature_isGCN | Feature_isSICI | 0, // V_RCP_F32_e32_si = 6534
    Feature_isGCN | Feature_isVI | 0, // V_RCP_F32_e32_vi = 6535
    0, // V_RCP_F32_e64 = 6536
    Feature_isGCN | Feature_isSICI | 0, // V_RCP_F32_e64_si = 6537
    Feature_isGCN | Feature_isVI | 0, // V_RCP_F32_e64_vi = 6538
    Feature_isVI | Feature_isVI | 0, // V_RCP_F32_sdwa = 6539
    Feature_isVI | Feature_DisableInst | 0, // V_RCP_F64_dpp = 6540
    0, // V_RCP_F64_e32 = 6541
    Feature_isGCN | Feature_isSICI | 0, // V_RCP_F64_e32_si = 6542
    Feature_isGCN | Feature_isVI | 0, // V_RCP_F64_e32_vi = 6543
    0, // V_RCP_F64_e64 = 6544
    Feature_isGCN | Feature_isSICI | 0, // V_RCP_F64_e64_si = 6545
    Feature_isGCN | Feature_isVI | 0, // V_RCP_F64_e64_vi = 6546
    Feature_isVI | Feature_DisableInst | 0, // V_RCP_F64_sdwa = 6547
    Feature_isVI | Feature_isVI | 0, // V_RCP_IFLAG_F32_dpp = 6548
    0, // V_RCP_IFLAG_F32_e32 = 6549
    Feature_isGCN | Feature_isSICI | 0, // V_RCP_IFLAG_F32_e32_si = 6550
    Feature_isGCN | Feature_isVI | 0, // V_RCP_IFLAG_F32_e32_vi = 6551
    0, // V_RCP_IFLAG_F32_e64 = 6552
    Feature_isGCN | Feature_isSICI | 0, // V_RCP_IFLAG_F32_e64_si = 6553
    Feature_isGCN | Feature_isVI | 0, // V_RCP_IFLAG_F32_e64_vi = 6554
    Feature_isVI | Feature_isVI | 0, // V_RCP_IFLAG_F32_sdwa = 6555
    0, // V_RCP_LEGACY_F32_e32 = 6556
    Feature_isSICI | Feature_isSICI | 0, // V_RCP_LEGACY_F32_e32_si = 6557
    0, // V_RCP_LEGACY_F32_e64 = 6558
    Feature_isSICI | Feature_isSICI | 0, // V_RCP_LEGACY_F32_e64_si = 6559
    Feature_isGCN | 0, // V_READFIRSTLANE_B32 = 6560
    0, // V_READLANE_B32 = 6561
    Feature_isGCN | Feature_isSICI | 0, // V_READLANE_B32_si = 6562
    Feature_isGCN | Feature_isVI | 0, // V_READLANE_B32_vi = 6563
    Feature_isVI | Feature_isVI | 0, // V_RNDNE_F16_dpp = 6564
    0, // V_RNDNE_F16_e32 = 6565
    Feature_isVI | Feature_isVI | 0, // V_RNDNE_F16_e32_vi = 6566
    0, // V_RNDNE_F16_e64 = 6567
    Feature_isVI | Feature_isVI | 0, // V_RNDNE_F16_e64_vi = 6568
    Feature_isVI | Feature_isVI | 0, // V_RNDNE_F16_sdwa = 6569
    Feature_isVI | Feature_isVI | 0, // V_RNDNE_F32_dpp = 6570
    0, // V_RNDNE_F32_e32 = 6571
    Feature_isGCN | Feature_isSICI | 0, // V_RNDNE_F32_e32_si = 6572
    Feature_isGCN | Feature_isVI | 0, // V_RNDNE_F32_e32_vi = 6573
    0, // V_RNDNE_F32_e64 = 6574
    Feature_isGCN | Feature_isSICI | 0, // V_RNDNE_F32_e64_si = 6575
    Feature_isGCN | Feature_isVI | 0, // V_RNDNE_F32_e64_vi = 6576
    Feature_isVI | Feature_isVI | 0, // V_RNDNE_F32_sdwa = 6577
    Feature_isVI | Feature_DisableInst | 0, // V_RNDNE_F64_dpp = 6578
    0, // V_RNDNE_F64_e32 = 6579
    Feature_isCIVI | Feature_isCIOnly | 0, // V_RNDNE_F64_e32_ci = 6580
    Feature_isCIVI | Feature_isVI | 0, // V_RNDNE_F64_e32_vi = 6581
    0, // V_RNDNE_F64_e64 = 6582
    Feature_isCIVI | Feature_isCIOnly | 0, // V_RNDNE_F64_e64_ci = 6583
    Feature_isCIVI | Feature_isVI | 0, // V_RNDNE_F64_e64_vi = 6584
    Feature_isVI | Feature_DisableInst | 0, // V_RNDNE_F64_sdwa = 6585
    0, // V_RSQ_CLAMP_F32_e32 = 6586
    Feature_isSICI | Feature_isSICI | 0, // V_RSQ_CLAMP_F32_e32_si = 6587
    0, // V_RSQ_CLAMP_F32_e64 = 6588
    Feature_isSICI | Feature_isSICI | 0, // V_RSQ_CLAMP_F32_e64_si = 6589
    0, // V_RSQ_CLAMP_F64_e32 = 6590
    Feature_isSICI | Feature_isSICI | 0, // V_RSQ_CLAMP_F64_e32_si = 6591
    0, // V_RSQ_CLAMP_F64_e64 = 6592
    Feature_isSICI | Feature_isSICI | 0, // V_RSQ_CLAMP_F64_e64_si = 6593
    Feature_isVI | Feature_isVI | 0, // V_RSQ_F16_dpp = 6594
    0, // V_RSQ_F16_e32 = 6595
    Feature_isVI | Feature_isVI | 0, // V_RSQ_F16_e32_vi = 6596
    0, // V_RSQ_F16_e64 = 6597
    Feature_isVI | Feature_isVI | 0, // V_RSQ_F16_e64_vi = 6598
    Feature_isVI | Feature_isVI | 0, // V_RSQ_F16_sdwa = 6599
    Feature_isVI | Feature_isVI | 0, // V_RSQ_F32_dpp = 6600
    0, // V_RSQ_F32_e32 = 6601
    Feature_isGCN | Feature_isSICI | 0, // V_RSQ_F32_e32_si = 6602
    Feature_isGCN | Feature_isVI | 0, // V_RSQ_F32_e32_vi = 6603
    0, // V_RSQ_F32_e64 = 6604
    Feature_isGCN | Feature_isSICI | 0, // V_RSQ_F32_e64_si = 6605
    Feature_isGCN | Feature_isVI | 0, // V_RSQ_F32_e64_vi = 6606
    Feature_isVI | Feature_isVI | 0, // V_RSQ_F32_sdwa = 6607
    Feature_isVI | Feature_DisableInst | 0, // V_RSQ_F64_dpp = 6608
    0, // V_RSQ_F64_e32 = 6609
    Feature_isGCN | Feature_isSICI | 0, // V_RSQ_F64_e32_si = 6610
    Feature_isGCN | Feature_isVI | 0, // V_RSQ_F64_e32_vi = 6611
    0, // V_RSQ_F64_e64 = 6612
    Feature_isGCN | Feature_isSICI | 0, // V_RSQ_F64_e64_si = 6613
    Feature_isGCN | Feature_isVI | 0, // V_RSQ_F64_e64_vi = 6614
    Feature_isVI | Feature_DisableInst | 0, // V_RSQ_F64_sdwa = 6615
    0, // V_RSQ_LEGACY_F32_e32 = 6616
    Feature_isSICI | Feature_isSICI | 0, // V_RSQ_LEGACY_F32_e32_si = 6617
    0, // V_RSQ_LEGACY_F32_e64 = 6618
    Feature_isSICI | Feature_isSICI | 0, // V_RSQ_LEGACY_F32_e64_si = 6619
    0, // V_SAD_HI_U8 = 6620
    Feature_isGCN | Feature_isSICI | 0, // V_SAD_HI_U8_si = 6621
    Feature_isGCN | Feature_isVI | 0, // V_SAD_HI_U8_vi = 6622
    0, // V_SAD_U16 = 6623
    Feature_isGCN | Feature_isSICI | 0, // V_SAD_U16_si = 6624
    Feature_isGCN | Feature_isVI | 0, // V_SAD_U16_vi = 6625
    0, // V_SAD_U32 = 6626
    Feature_isGCN | Feature_isSICI | 0, // V_SAD_U32_si = 6627
    Feature_isGCN | Feature_isVI | 0, // V_SAD_U32_vi = 6628
    0, // V_SAD_U8 = 6629
    Feature_isGCN | Feature_isSICI | 0, // V_SAD_U8_si = 6630
    Feature_isGCN | Feature_isVI | 0, // V_SAD_U8_vi = 6631
    Feature_isVI | Feature_isVI | 0, // V_SIN_F16_dpp = 6632
    0, // V_SIN_F16_e32 = 6633
    Feature_isVI | Feature_isVI | 0, // V_SIN_F16_e32_vi = 6634
    0, // V_SIN_F16_e64 = 6635
    Feature_isVI | Feature_isVI | 0, // V_SIN_F16_e64_vi = 6636
    Feature_isVI | Feature_isVI | 0, // V_SIN_F16_sdwa = 6637
    Feature_isVI | Feature_isVI | 0, // V_SIN_F32_dpp = 6638
    0, // V_SIN_F32_e32 = 6639
    Feature_isGCN | Feature_isSICI | 0, // V_SIN_F32_e32_si = 6640
    Feature_isGCN | Feature_isVI | 0, // V_SIN_F32_e32_vi = 6641
    0, // V_SIN_F32_e64 = 6642
    Feature_isGCN | Feature_isSICI | 0, // V_SIN_F32_e64_si = 6643
    Feature_isGCN | Feature_isVI | 0, // V_SIN_F32_e64_vi = 6644
    Feature_isVI | Feature_isVI | 0, // V_SIN_F32_sdwa = 6645
    Feature_isVI | Feature_isVI | 0, // V_SQRT_F16_dpp = 6646
    0, // V_SQRT_F16_e32 = 6647
    Feature_isVI | Feature_isVI | 0, // V_SQRT_F16_e32_vi = 6648
    0, // V_SQRT_F16_e64 = 6649
    Feature_isVI | Feature_isVI | 0, // V_SQRT_F16_e64_vi = 6650
    Feature_isVI | Feature_isVI | 0, // V_SQRT_F16_sdwa = 6651
    Feature_isVI | Feature_isVI | 0, // V_SQRT_F32_dpp = 6652
    0, // V_SQRT_F32_e32 = 6653
    Feature_isGCN | Feature_isSICI | 0, // V_SQRT_F32_e32_si = 6654
    Feature_isGCN | Feature_isVI | 0, // V_SQRT_F32_e32_vi = 6655
    0, // V_SQRT_F32_e64 = 6656
    Feature_isGCN | Feature_isSICI | 0, // V_SQRT_F32_e64_si = 6657
    Feature_isGCN | Feature_isVI | 0, // V_SQRT_F32_e64_vi = 6658
    Feature_isVI | Feature_isVI | 0, // V_SQRT_F32_sdwa = 6659
    Feature_isVI | Feature_DisableInst | 0, // V_SQRT_F64_dpp = 6660
    0, // V_SQRT_F64_e32 = 6661
    Feature_isGCN | Feature_isSICI | 0, // V_SQRT_F64_e32_si = 6662
    Feature_isGCN | Feature_isVI | 0, // V_SQRT_F64_e32_vi = 6663
    0, // V_SQRT_F64_e64 = 6664
    Feature_isGCN | Feature_isSICI | 0, // V_SQRT_F64_e64_si = 6665
    Feature_isGCN | Feature_isVI | 0, // V_SQRT_F64_e64_vi = 6666
    Feature_isVI | Feature_DisableInst | 0, // V_SQRT_F64_sdwa = 6667
    0, // V_SUBBREV_U32_e32 = 6668
    Feature_isGCN | Feature_isSICI | 0, // V_SUBBREV_U32_e32_si = 6669
    Feature_isGCN | Feature_isVI | 0, // V_SUBBREV_U32_e32_vi = 6670
    0, // V_SUBBREV_U32_e64 = 6671
    Feature_isGCN | Feature_isSICI | 0, // V_SUBBREV_U32_e64_si = 6672
    Feature_isGCN | Feature_isVI | 0, // V_SUBBREV_U32_e64_vi = 6673
    0, // V_SUBB_U32_e32 = 6674
    Feature_isGCN | Feature_isSICI | 0, // V_SUBB_U32_e32_si = 6675
    Feature_isGCN | Feature_isVI | 0, // V_SUBB_U32_e32_vi = 6676
    0, // V_SUBB_U32_e64 = 6677
    Feature_isGCN | Feature_isSICI | 0, // V_SUBB_U32_e64_si = 6678
    Feature_isGCN | Feature_isVI | 0, // V_SUBB_U32_e64_vi = 6679
    Feature_isVI | Feature_isVI | 0, // V_SUBREV_F16_dpp = 6680
    0, // V_SUBREV_F16_e32 = 6681
    Feature_isVI | Feature_isVI | 0, // V_SUBREV_F16_e32_vi = 6682
    0, // V_SUBREV_F16_e64 = 6683
    Feature_isVI | Feature_isVI | 0, // V_SUBREV_F16_e64_vi = 6684
    Feature_isVI | Feature_isVI | 0, // V_SUBREV_F16_sdwa = 6685
    Feature_isVI | Feature_isVI | 0, // V_SUBREV_F32_dpp = 6686
    0, // V_SUBREV_F32_e32 = 6687
    Feature_isGCN | Feature_isSICI | 0, // V_SUBREV_F32_e32_si = 6688
    Feature_isGCN | Feature_isVI | 0, // V_SUBREV_F32_e32_vi = 6689
    0, // V_SUBREV_F32_e64 = 6690
    Feature_isGCN | Feature_isSICI | 0, // V_SUBREV_F32_e64_si = 6691
    Feature_isGCN | Feature_isVI | 0, // V_SUBREV_F32_e64_vi = 6692
    Feature_isVI | Feature_isVI | 0, // V_SUBREV_F32_sdwa = 6693
    0, // V_SUBREV_I32_e32 = 6694
    Feature_isGCN | Feature_isSICI | 0, // V_SUBREV_I32_e32_si = 6695
    Feature_isGCN | Feature_isVI | 0, // V_SUBREV_I32_e32_vi = 6696
    0, // V_SUBREV_I32_e64 = 6697
    Feature_isGCN | Feature_isSICI | 0, // V_SUBREV_I32_e64_si = 6698
    Feature_isGCN | Feature_isVI | 0, // V_SUBREV_I32_e64_vi = 6699
    Feature_isVI | Feature_isVI | 0, // V_SUBREV_U16_dpp = 6700
    0, // V_SUBREV_U16_e32 = 6701
    Feature_isVI | Feature_isVI | 0, // V_SUBREV_U16_e32_vi = 6702
    0, // V_SUBREV_U16_e64 = 6703
    Feature_isVI | Feature_isVI | 0, // V_SUBREV_U16_e64_vi = 6704
    Feature_isVI | Feature_isVI | 0, // V_SUBREV_U16_sdwa = 6705
    Feature_isVI | Feature_isVI | 0, // V_SUB_F16_dpp = 6706
    0, // V_SUB_F16_e32 = 6707
    Feature_isVI | Feature_isVI | 0, // V_SUB_F16_e32_vi = 6708
    0, // V_SUB_F16_e64 = 6709
    Feature_isVI | Feature_isVI | 0, // V_SUB_F16_e64_vi = 6710
    Feature_isVI | Feature_isVI | 0, // V_SUB_F16_sdwa = 6711
    Feature_isVI | Feature_isVI | 0, // V_SUB_F32_dpp = 6712
    0, // V_SUB_F32_e32 = 6713
    Feature_isGCN | Feature_isSICI | 0, // V_SUB_F32_e32_si = 6714
    Feature_isGCN | Feature_isVI | 0, // V_SUB_F32_e32_vi = 6715
    0, // V_SUB_F32_e64 = 6716
    Feature_isGCN | Feature_isSICI | 0, // V_SUB_F32_e64_si = 6717
    Feature_isGCN | Feature_isVI | 0, // V_SUB_F32_e64_vi = 6718
    Feature_isVI | Feature_isVI | 0, // V_SUB_F32_sdwa = 6719
    0, // V_SUB_I32_e32 = 6720
    Feature_isGCN | Feature_isSICI | 0, // V_SUB_I32_e32_si = 6721
    Feature_isGCN | Feature_isVI | 0, // V_SUB_I32_e32_vi = 6722
    0, // V_SUB_I32_e64 = 6723
    Feature_isGCN | Feature_isSICI | 0, // V_SUB_I32_e64_si = 6724
    Feature_isGCN | Feature_isVI | 0, // V_SUB_I32_e64_vi = 6725
    Feature_isVI | Feature_isVI | 0, // V_SUB_U16_dpp = 6726
    0, // V_SUB_U16_e32 = 6727
    Feature_isVI | Feature_isVI | 0, // V_SUB_U16_e32_vi = 6728
    0, // V_SUB_U16_e64 = 6729
    Feature_isVI | Feature_isVI | 0, // V_SUB_U16_e64_vi = 6730
    Feature_isVI | Feature_isVI | 0, // V_SUB_U16_sdwa = 6731
    0, // V_TRIG_PREOP_F64 = 6732
    Feature_isGCN | Feature_isSICI | 0, // V_TRIG_PREOP_F64_si = 6733
    Feature_isGCN | Feature_isVI | 0, // V_TRIG_PREOP_F64_vi = 6734
    Feature_isVI | Feature_isVI | 0, // V_TRUNC_F16_dpp = 6735
    0, // V_TRUNC_F16_e32 = 6736
    Feature_isVI | Feature_isVI | 0, // V_TRUNC_F16_e32_vi = 6737
    0, // V_TRUNC_F16_e64 = 6738
    Feature_isVI | Feature_isVI | 0, // V_TRUNC_F16_e64_vi = 6739
    Feature_isVI | Feature_isVI | 0, // V_TRUNC_F16_sdwa = 6740
    Feature_isVI | Feature_isVI | 0, // V_TRUNC_F32_dpp = 6741
    0, // V_TRUNC_F32_e32 = 6742
    Feature_isGCN | Feature_isSICI | 0, // V_TRUNC_F32_e32_si = 6743
    Feature_isGCN | Feature_isVI | 0, // V_TRUNC_F32_e32_vi = 6744
    0, // V_TRUNC_F32_e64 = 6745
    Feature_isGCN | Feature_isSICI | 0, // V_TRUNC_F32_e64_si = 6746
    Feature_isGCN | Feature_isVI | 0, // V_TRUNC_F32_e64_vi = 6747
    Feature_isVI | Feature_isVI | 0, // V_TRUNC_F32_sdwa = 6748
    Feature_isVI | Feature_DisableInst | 0, // V_TRUNC_F64_dpp = 6749
    0, // V_TRUNC_F64_e32 = 6750
    Feature_isCIVI | Feature_isCIOnly | 0, // V_TRUNC_F64_e32_ci = 6751
    Feature_isCIVI | Feature_isVI | 0, // V_TRUNC_F64_e32_vi = 6752
    0, // V_TRUNC_F64_e64 = 6753
    Feature_isCIVI | Feature_isCIOnly | 0, // V_TRUNC_F64_e64_ci = 6754
    Feature_isCIVI | Feature_isVI | 0, // V_TRUNC_F64_e64_vi = 6755
    Feature_isVI | Feature_DisableInst | 0, // V_TRUNC_F64_sdwa = 6756
    0, // V_WRITELANE_B32 = 6757
    Feature_isGCN | Feature_isSICI | 0, // V_WRITELANE_B32_si = 6758
    Feature_isGCN | Feature_isVI | 0, // V_WRITELANE_B32_vi = 6759
    Feature_isVI | Feature_isVI | 0, // V_XOR_B32_dpp = 6760
    0, // V_XOR_B32_e32 = 6761
    Feature_isGCN | Feature_isSICI | 0, // V_XOR_B32_e32_si = 6762
    Feature_isGCN | Feature_isVI | 0, // V_XOR_B32_e32_vi = 6763
    0, // V_XOR_B32_e64 = 6764
    Feature_isGCN | Feature_isSICI | 0, // V_XOR_B32_e64_si = 6765
    Feature_isGCN | Feature_isVI | 0, // V_XOR_B32_e64_vi = 6766
    Feature_isVI | Feature_isVI | 0, // V_XOR_B32_sdwa = 6767
    Feature_isGCN | 0, // WAVE_BARRIER = 6768
    0, // WHILELOOP = 6769
    0, // WHILE_LOOP_EG = 6770
    0, // WHILE_LOOP_R600 = 6771
    0, // XOR_INT = 6772
  };

  assert(Inst.getOpcode() < 6773);
  uint64_t MissingFeatures =
      (AvailableFeatures & RequiredFeatures[Inst.getOpcode()]) ^
      RequiredFeatures[Inst.getOpcode()];
  if (MissingFeatures) {
    std::ostringstream Msg;
    Msg << "Attempting to emit " << MCII.getName(Inst.getOpcode()).str()
        << " instruction but the ";
    for (unsigned i = 0; i < 8 * sizeof(MissingFeatures); ++i)
      if (MissingFeatures & (1ULL << i))
        Msg << SubtargetFeatureNames[i] << " ";
    Msg << "predicate(s) are not met";
    report_fatal_error(Msg.str());
  }
#else
// Silence unused variable warning on targets that don't use MCII for other purposes (e.g. BPF).
(void)MCII;
#endif // NDEBUG
}
#endif
