INFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Customizing IP...
Release 14.5 - Xilinx CORE Generator IP GUI Launcher P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
Configuring files for icon_core root...
Gathering HDL files for icon_core root...
Creating XST project for icon_core...
Creating XST script file for icon_core...
Creating XST instantiation file for icon_core...
Running XST for icon_core...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Generating Verilog wrapper
Skipping VHDL instantiation template for icon_core...
Creating ISE instantiation template for icon_core...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'icon_core'...
Generating metadata file...
Generating ISE project...
XCO file found: icon_core.xco
XMDF file found: icon_core_xmdf.tcl
Adding D:/iseprogra/clock
using/kc705_fmc_IBERT/kc705_fmc_IBERT/ipcore_dir/tmp/_cg/icon_core.asy -view all
-origin_type imported
Adding D:/iseprogra/clock
using/kc705_fmc_IBERT/kc705_fmc_IBERT/ipcore_dir/tmp/_cg/icon_core.ngc -view all
-origin_type created
Checking file "D:/iseprogra/clock
using/kc705_fmc_IBERT/kc705_fmc_IBERT/ipcore_dir/tmp/_cg/icon_core.ngc" for
project device match ...
File "D:/iseprogra/clock
using/kc705_fmc_IBERT/kc705_fmc_IBERT/ipcore_dir/tmp/_cg/icon_core.ngc" device
information matches project device.
Adding D:/iseprogra/clock
using/kc705_fmc_IBERT/kc705_fmc_IBERT/ipcore_dir/tmp/_cg/icon_core.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "D:/iseprogra/clock
   using/kc705_fmc_IBERT/kc705_fmc_IBERT/ipcore_dir/tmp/_cg/icon_core.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/iseprogra/clock
using/kc705_fmc_IBERT/kc705_fmc_IBERT/ipcore_dir/tmp/_cg/icon_core.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/icon_core"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'icon_core'.
