

================================================================
== Vitis HLS Report for 'histogram_map_Pipeline_VITIS_LOOP_10_2'
================================================================
* Date:           Thu Jun  9 19:58:57 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Prefix
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.727 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      516|      516|  5.160 us|  5.160 us|  516|  516|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_2  |      514|      514|         4|          1|          1|   512|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%old_1 = alloca i32 1"   --->   Operation 7 'alloca' 'old_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 8 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 9 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputA, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%old_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %old"   --->   Operation 11 'read' 'old_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.70ns)   --->   "%store_ln0 = store i32 0, i32 %acc"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i_1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %old_read, i32 %old_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i10 %i_1" [histogram_parallel.cpp:12]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.77ns)   --->   "%icmp_ln10 = icmp_eq  i10 %i, i10 512" [histogram_parallel.cpp:10]   --->   Operation 17 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%add_ln10 = add i10 %i, i10 1" [histogram_parallel.cpp:10]   --->   Operation 18 'add' 'add_ln10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %.split, void %.exitStub" [histogram_parallel.cpp:10]   --->   Operation 19 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i10 %i" [histogram_parallel.cpp:12]   --->   Operation 20 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i9 %trunc_ln12" [histogram_parallel.cpp:12]   --->   Operation 21 'zext' 'zext_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%inputA_addr = getelementptr i32 %inputA, i64 0, i64 %zext_ln12" [histogram_parallel.cpp:12]   --->   Operation 22 'getelementptr' 'inputA_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%old_3 = load i9 %inputA_addr" [histogram_parallel.cpp:12]   --->   Operation 23 'load' 'old_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln10 = store i10 %add_ln10, i10 %i_1" [histogram_parallel.cpp:10]   --->   Operation 24 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 25 [1/2] (3.25ns)   --->   "%old_3 = load i9 %inputA_addr" [histogram_parallel.cpp:12]   --->   Operation 25 'load' 'old_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%old_2 = load i32 %old_1" [histogram_parallel.cpp:10]   --->   Operation 26 'load' 'old_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i32 %old_2" [histogram_parallel.cpp:10]   --->   Operation 27 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [histogram_parallel.cpp:8]   --->   Operation 29 'specpipeline' 'specpipeline_ln8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [histogram_parallel.cpp:8]   --->   Operation 30 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.47ns)   --->   "%icmp_ln13 = icmp_eq  i32 %old_2, i32 %old_3" [histogram_parallel.cpp:13]   --->   Operation 31 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void, void %.split._crit_edge" [histogram_parallel.cpp:13]   --->   Operation 32 'br' 'br_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc" [histogram_parallel.cpp:16]   --->   Operation 33 'load' 'acc_load_1' <Predicate = (!icmp_ln10 & !icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i32 %old_2" [histogram_parallel.cpp:16]   --->   Operation 34 'zext' 'zext_ln16' <Predicate = (!icmp_ln10 & !icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%hist_addr = getelementptr i32 %hist, i64 0, i64 %zext_ln16" [histogram_parallel.cpp:16]   --->   Operation 35 'getelementptr' 'hist_addr' <Predicate = (!icmp_ln10 & !icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.25ns)   --->   "%store_ln16 = store i32 %acc_load_1, i10 %hist_addr" [histogram_parallel.cpp:16]   --->   Operation 36 'store' 'store_ln16' <Predicate = (!icmp_ln10 & !icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i32 %old_3" [histogram_parallel.cpp:17]   --->   Operation 37 'zext' 'zext_ln17' <Predicate = (!icmp_ln10 & !icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%hist_addr_1 = getelementptr i32 %hist, i64 0, i64 %zext_ln17" [histogram_parallel.cpp:17]   --->   Operation 38 'getelementptr' 'hist_addr_1' <Predicate = (!icmp_ln10 & !icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (3.25ns)   --->   "%hist_load = load i10 %hist_addr_1" [histogram_parallel.cpp:17]   --->   Operation 39 'load' 'hist_load' <Predicate = (!icmp_ln10 & !icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln12 = store i32 %old_3, i32 %old_1" [histogram_parallel.cpp:12]   --->   Operation 40 'store' 'store_ln12' <Predicate = (!icmp_ln10)> <Delay = 1.58>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc"   --->   Operation 48 'load' 'acc_load' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_out, i32 %acc_load"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %old_1_out, i10 %trunc_ln10" [histogram_parallel.cpp:10]   --->   Operation 50 'write' 'write_ln10' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.96>
ST_4 : Operation 41 [1/2] (3.25ns)   --->   "%hist_load = load i10 %hist_addr_1" [histogram_parallel.cpp:17]   --->   Operation 41 'load' 'hist_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_4 : Operation 42 [1/1] (1.70ns)   --->   "%store_ln17 = store i32 %hist_load, i32 %acc" [histogram_parallel.cpp:17]   --->   Operation 42 'store' 'store_ln17' <Predicate = (!icmp_ln13)> <Delay = 1.70>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split._crit_edge"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%acc_load_2 = load i32 %acc" [histogram_parallel.cpp:9]   --->   Operation 44 'load' 'acc_load_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (2.55ns)   --->   "%acc_1 = add i32 %acc_load_2, i32 1" [histogram_parallel.cpp:9]   --->   Operation 45 'add' 'acc_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (1.70ns)   --->   "%store_ln9 = store i32 %acc_1, i32 %acc" [histogram_parallel.cpp:9]   --->   Operation 46 'store' 'store_ln9' <Predicate = true> <Delay = 1.70>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ old]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ hist]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ acc_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ old_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
old_1             (alloca           ) [ 01110]
i_1               (alloca           ) [ 01000]
acc               (alloca           ) [ 01111]
specinterface_ln0 (specinterface    ) [ 00000]
old_read          (read             ) [ 00000]
store_ln0         (store            ) [ 00000]
store_ln0         (store            ) [ 00000]
store_ln0         (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
i                 (load             ) [ 00000]
icmp_ln10         (icmp             ) [ 01110]
add_ln10          (add              ) [ 00000]
br_ln10           (br               ) [ 00000]
trunc_ln12        (trunc            ) [ 00000]
zext_ln12         (zext             ) [ 00000]
inputA_addr       (getelementptr    ) [ 01100]
store_ln10        (store            ) [ 00000]
old_3             (load             ) [ 01010]
old_2             (load             ) [ 00000]
trunc_ln10        (trunc            ) [ 00000]
empty             (speclooptripcount) [ 00000]
specpipeline_ln8  (specpipeline     ) [ 00000]
specloopname_ln8  (specloopname     ) [ 00000]
icmp_ln13         (icmp             ) [ 01011]
br_ln13           (br               ) [ 00000]
acc_load_1        (load             ) [ 00000]
zext_ln16         (zext             ) [ 00000]
hist_addr         (getelementptr    ) [ 00000]
store_ln16        (store            ) [ 00000]
zext_ln17         (zext             ) [ 00000]
hist_addr_1       (getelementptr    ) [ 01001]
store_ln12        (store            ) [ 00000]
hist_load         (load             ) [ 00000]
store_ln17        (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
acc_load_2        (load             ) [ 00000]
acc_1             (add              ) [ 00000]
store_ln9         (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
acc_load          (load             ) [ 00000]
write_ln0         (write            ) [ 00000]
write_ln10        (write            ) [ 00000]
ret_ln0           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="old">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="old"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputA">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputA"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hist">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="acc_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="old_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="old_1_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="old_1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="old_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="acc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="old_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="old_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln0_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="write_ln10_write_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="0" slack="0"/>
<pin id="73" dir="0" index="1" bw="10" slack="0"/>
<pin id="74" dir="0" index="2" bw="10" slack="0"/>
<pin id="75" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln10/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="inputA_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="9" slack="0"/>
<pin id="82" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputA_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="9" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="old_3/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="hist_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_addr/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="0"/>
<pin id="111" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="112" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="114" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln16/3 hist_load/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="hist_addr_1_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_addr_1/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="10" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln10_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="0" index="1" bw="10" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln10_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="trunc_ln12_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln12_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln10_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="0"/>
<pin id="157" dir="0" index="1" bw="10" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="old_2_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="2"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="old_2/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln10_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln13_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="acc_load_1_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load_1/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln16_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln17_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln12_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="0" index="1" bw="32" slack="2"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln17_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="3"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="acc_load_2_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="3"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load_2/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="acc_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln9_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="3"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="acc_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="old_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="old_1 "/>
</bind>
</comp>

<comp id="220" class="1005" name="i_1_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="0"/>
<pin id="222" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="227" class="1005" name="acc_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="237" class="1005" name="icmp_ln10_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="241" class="1005" name="inputA_addr_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="1"/>
<pin id="243" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="inputA_addr "/>
</bind>
</comp>

<comp id="246" class="1005" name="old_3_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="old_3 "/>
</bind>
</comp>

<comp id="253" class="1005" name="icmp_ln13_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="257" class="1005" name="hist_addr_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="1"/>
<pin id="259" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="hist_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="42" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="44" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="104" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="58" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="131" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="131" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="159"><net_src comp="140" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="160" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="172"><net_src comp="160" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="173" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="180"><net_src comp="160" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="185"><net_src comp="182" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="194"><net_src comp="98" pin="7"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="195" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="216"><net_src comp="46" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="223"><net_src comp="50" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="226"><net_src comp="220" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="230"><net_src comp="54" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="236"><net_src comp="227" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="240"><net_src comp="134" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="78" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="249"><net_src comp="85" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="256"><net_src comp="168" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="104" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="98" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hist | {3 }
	Port: acc_out | {3 }
	Port: old_1_out | {3 }
 - Input state : 
	Port: histogram_map_Pipeline_VITIS_LOOP_10_2 : old | {1 }
	Port: histogram_map_Pipeline_VITIS_LOOP_10_2 : inputA | {1 2 }
	Port: histogram_map_Pipeline_VITIS_LOOP_10_2 : hist | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln10 : 2
		add_ln10 : 2
		br_ln10 : 3
		trunc_ln12 : 2
		zext_ln12 : 3
		inputA_addr : 4
		old_3 : 5
		store_ln10 : 3
	State 2
	State 3
		trunc_ln10 : 1
		icmp_ln13 : 1
		br_ln13 : 2
		zext_ln16 : 1
		hist_addr : 2
		store_ln16 : 3
		hist_addr_1 : 1
		hist_load : 2
		write_ln0 : 1
		write_ln10 : 2
	State 4
		store_ln17 : 1
		acc_1 : 1
		store_ln9 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |     add_ln10_fu_140    |    0    |    13   |
|          |      acc_1_fu_198      |    0    |    39   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln10_fu_134    |    0    |    11   |
|          |    icmp_ln13_fu_168    |    0    |    18   |
|----------|------------------------|---------|---------|
|   read   |   old_read_read_fu_58  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |  write_ln0_write_fu_64 |    0    |    0    |
|          | write_ln10_write_fu_71 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln12_fu_146   |    0    |    0    |
|          |    trunc_ln10_fu_163   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln12_fu_150    |    0    |    0    |
|   zext   |    zext_ln16_fu_177    |    0    |    0    |
|          |    zext_ln17_fu_182    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    81   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    acc_reg_227    |   32   |
|hist_addr_1_reg_257|   10   |
|    i_1_reg_220    |   10   |
| icmp_ln10_reg_237 |    1   |
| icmp_ln13_reg_253 |    1   |
|inputA_addr_reg_241|    9   |
|   old_1_reg_213   |   32   |
|   old_3_reg_246   |   32   |
+-------------------+--------+
|       Total       |   127  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_85 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_98 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   18   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   81   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   127  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   127  |   99   |
+-----------+--------+--------+--------+
