Checking out license 'RTL_Compiler_Physical'... (0 seconds elapsed)
License RTL_Compiler_Physical checkout failed
Checking out license 'RTL_Compiler_Ultra'... (1 second elapsed)
Reading GUI preferences file '/home/anhho7/.cadence/rc.gui'.

                       Cadence Encounter(R) RTL Compiler
               Version v10.10-s209_1 (64-bit), built Feb  3 2011


Copyright notice: Copyright 1997-2010 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

Patent notices: Protected by U.S. Patents: 5892687; 6470486; 6772398; 6772399; 
6807651; 6832357; 7007247 


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

       object  attribute
       ------  ---------
       design  dp_perform_rewriting_operations
       design  lp_optimize_dynamic_power_first
       design  multipass_mux_optimization
       design  name_mapping_record_name_changes
       design  name_mapping_version
       design  output_name_mapping_file
       design  timing_driven_muxopto
     instance  black_box
     instance  dft_inherited_dont_scan
      libcell  black_box
          net  logic0_driven
          net  logic1_driven
         root  degenerate_complex_seqs
         root  delayed_pragma_commands_interpreter
         root  dp_area_mode
         root  dp_perform_csa_operations
         root  dp_perform_rewriting_operations
         root  dp_perform_sharing_operations
         root  dp_perform_speculation_operations
         root  exact_match_seqs_async_controls
         root  hdl_array_generator
         root  hdl_flatten_array
         root  hdl_old_reg_naming
         root  hdl_record_generator
         root  hdl_reg_naming_style_scalar
         root  hdl_reg_naming_style_vector
         root  hdl_trim_target_index
         root  hdl_vector_naming_style
         root  lbr_async_clr_pre_seqs_interchangable
         root  ple_parameter_source_priority
         root  pqos_virtual_buffer
         root  retime_preserve_state_points
         root  wlec_env_var
         root  wlec_flat_r2n
         root  wlec_no_exit
         root  wlec_old_lp_ec_flow
         root  wlec_save_ssion
         root  wlec_sim_lib
         root  wlec_sim_plus_lib
         root  wlec_skip_iso_check_hier_compare
         root  wlec_skip_lvl_check_hier_compare
         root  wlec_verbose
    subdesign  allow_csa_subdesign
    subdesign  allow_sharing_subdesign
    subdesign  allow_speculation_subdesign
    subdesign  dp_perform_rewriting_operations
    subdesign  multipass_mux_optimization
    subdesign  timing_driven_muxopto

Send us feedback at rc_feedback@cadence.com.
================================================================================

rc:/>   Setting attribute of root '/': 'lib_search_path' = ../libdir
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Mon Sep 29 09:49:43 -0500 2014)...
	else if (iRST_N ==1)
	                |
Warning : Ignoring redundant edge check. [VLOGPT-417]
        : Edge signal 'iRST_N' in file '../rtl/ALT_MULTADD.v' on line 22, column 18.
  Library has 432 usable logic and 280 usable sequential lib-cells.
  Elaborating top-level block 'lab1' from file '../rtl/ALT_MULTADD.v'.
  Done elaborating 'lab1'.
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "get_ports"               - successful      5 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      4 , failed      0 (runtime  0.00)
Total runtime 0
  Library has 428 usable logic and 280 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 5 hierarchical instances.
        : Optimizations like for example constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
        Trying carrysave optimization (configuration 1 of 1) on module 'lab1_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 4 CSA groups in module 'lab1_csa_cluster'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'lab1_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'lab1_csa_cluster'... Rejected.
Info    : Performing RTL resource sharing. [RTLOPT-30]
        : Merging instances 'final_adder_add_11_19' and 'final_adder_add_31_30' in design 'lab1'.
	: RTL resource sharing move has been accepted
Mapping lab1 to gates.
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 1 hierarchical instance.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             49		100%
  Excluded from clock-gating            0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        49		100%
Total CG Modules                        0
 
Global mapping target info
==========================
Cost Group 'iCLK' target slack:  -739 ps
Target path end-point (Pin: oRESULT_reg[16]/d)

 
Global mapping status
=====================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_map       8348    -881  A1_reg[1]/CP --> oRESULT_reg[16]/D
 
Global incremental target info
==============================
Cost Group 'iCLK' target slack:  -881 ps
Target path end-point (Pin: oRESULT_reg[16]/D (DFCNQD1/D))

 
Global incremental optimization status
======================================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_inc       6715    -907  A1_reg[7]/CP --> oRESULT_reg[16]/D
Info    : 'Conformal LEC9.1-s400' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC9.1-s400' or later builds is recommended to get better verification results.
Generating a dofile for design 'lab1' in file 'fv/lab1/rtl_to_g1.do' ...
  Inserting clock-gating logic in netlist from '/designs/lab1'
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             49		100%
  Excluded from clock-gating            0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        49		100%
Total CG Modules                        0
  Decloning clock-gating logic from /
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt        6715    -907         0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 
Incremental optimization status (pre-loop)
==========================================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 simp_cc_in       6663    -907         0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       6663    -907         0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       7069    -847         0        0
            Path: A1_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       7182    -838         0        0
            Path: A0_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       7247    -831         0        0
            Path: B0_reg[0]/CP --> oRESULT_reg[16]/D
 incr_delay       7329    -825         0        0
            Path: B0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7343    -824         0        0
            Path: A1_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7397    -818         0        0
            Path: A1_reg[0]/CP --> oRESULT_reg[16]/D
 incr_delay       7407    -817         0        0
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       7452    -816         0        0
            Path: B1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       7486    -814         0        0
            Path: B0_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       7500    -813         0        0
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       7507    -813         0        0
            Path: B1_reg[5]/CP --> oRESULT_reg[16]/D
 incr_delay       7507    -812         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[15]/D
 incr_delay       7506    -812         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       7478    -812         0        0
            Path: B0_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       7516    -808         0        0
            Path: B0_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       7673    -796         0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       7672    -796         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       7863    -775         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7871    -768         0        0
            Path: B1_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       7953    -759         0        0
            Path: A1_reg[6]/CP --> oRESULT_reg[13]/D
 incr_delay       8046    -751         0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       8053    -750         0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       8039    -748         0        0
            Path: B1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       8091    -743         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       8133    -742         0        0
            Path: A0_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       8121    -740         0        0
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       8146    -737         0        0
            Path: B1_reg[1]/CP --> oRESULT_reg[16]/D
 incr_delay       8160    -736         0        0
            Path: B0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       8188    -734         0        0
            Path: A1_reg[0]/CP --> oRESULT_reg[16]/D
 incr_delay       8188    -734         0        0
            Path: A1_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       8196    -734         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       8198    -734         0        0
            Path: A0_reg[1]/CP --> oRESULT_reg[15]/D
 incr_delay       8225    -731         0        0
            Path: B0_reg[5]/CP --> oRESULT_reg[16]/D
 incr_delay       8231    -731         0        0
            Path: B0_reg[5]/CP --> oRESULT_reg[16]/D
 incr_delay       8236    -730         0        0
            Path: B1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       8238    -730         0        0
            Path: B0_reg[5]/CP --> oRESULT_reg[16]/D
 incr_delay       8245    -730         0        0
            Path: B1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       8250    -729         0        0
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       8260    -729         0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       8262    -729         0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       8266    -729         0        0
            Path: B1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       8265    -729         0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       8268    -728         0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       8276    -728         0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       8277    -728         0        0
            Path: A0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       8279    -728         0        0
            Path: A0_reg[4]/CP --> oRESULT_reg[16]/D
 init_drc         8279    -728         0        0
            Path: A0_reg[4]/CP --> oRESULT_reg[16]/D
 init_area        8279    -728         0        0
            Path: A0_reg[4]/CP --> oRESULT_reg[16]/D
 undup            8274    -728         0        0
            Path: A0_reg[4]/CP --> oRESULT_reg[16]/D
 rem_buf          8227    -728         0        0
            Path: B0_reg[5]/CP --> oRESULT_reg[16]/D
 rem_inv          8143    -728         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 merge_bi         8072    -728         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 seq_res_ar       8070    -728         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 io_phase         8018    -728         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 gate_comp        7944    -728         0        0
            Path: B1_reg[2]/CP --> oRESULT_reg[16]/D
 gcomp_mog        7943    -728         0        0
            Path: B1_reg[2]/CP --> oRESULT_reg[16]/D
 glob_area        7834    -728         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 area_down        7768    -728         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 rem_buf          7763    -728         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 rem_inv          7747    -728         0        0
            Path: B1_reg[1]/CP --> oRESULT_reg[16]/D
 merge_bi         7738    -728         0        0
            Path: B1_reg[1]/CP --> oRESULT_reg[16]/D
 rem_inv_qb       7737    -728         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       7737    -728         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       7739    -728         0        0
            Path: B1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       7745    -728         0        0
            Path: A0_reg[5]/CP --> oRESULT_reg[16]/D
 incr_delay       7745    -728         0        0
            Path: B0_reg[1]/CP --> oRESULT_reg[16]/D
 incr_delay       7791    -727         0        0
            Path: B0_reg[1]/CP --> oRESULT_reg[16]/D
 incr_delay       7791    -727         0        0
            Path: B0_reg[1]/CP --> oRESULT_reg[16]/D
 incr_delay       7808    -727         0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       7819    -726         0        0
            Path: A0_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       7815    -726         0        0
            Path: A0_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       7833    -726         0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       7832    -726         0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       7830    -726         0        0
            Path: B1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       7830    -725         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7833    -725         0        0
            Path: A0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7837    -725         0        0
            Path: A1_reg[0]/CP --> oRESULT_reg[16]/D
 incr_delay       7838    -725         0        0
            Path: A1_reg[0]/CP --> oRESULT_reg[16]/D
 incr_delay       7842    -725         0        0
            Path: A1_reg[0]/CP --> oRESULT_reg[16]/D
 incr_delay       7868    -724         0        0
            Path: B1_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       7882    -724         0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       7882    -724         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7883    -724         0        0
            Path: B1_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       7893    -724         0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       7892    -724         0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       7894    -724         0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D
 init_drc         7894    -724         0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D
 init_area        7894    -724         0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D
 rem_buf          7881    -724         0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D
 rem_inv          7860    -724         0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D
 merge_bi         7843    -724         0        0
            Path: B0_reg[4]/CP --> oRESULT_reg[16]/D
 io_phase         7829    -724         0        0
            Path: B0_reg[4]/CP --> oRESULT_reg[16]/D
 gate_comp        7802    -724         0        0
            Path: B0_reg[4]/CP --> oRESULT_reg[16]/D
 glob_area        7784    -724         0        0
            Path: B0_reg[4]/CP --> oRESULT_reg[16]/D
 area_down        7750    -724         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       7750    -724         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       7753    -724         0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D
 init_drc         7753    -724         0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D

  Done mapping lab1
Warning : Instance count threshold exceeded.  Switching to manual update mode. [GUI-12]
        : Current instance count: '3472', threshold: '2000'
        : To change the threshold set the 'gui_sv_threshold' root attribute.
  Setting attribute of root '/': 'gui_sv_update' = manual
  Synthesis succeeded.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lab1'.
        : Use 'report timing -lint' for more information.
