Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a978b27780be48b999a297c2f71e1ee3 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'greyscale_ready' is not connected on this instance [C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master_control
Compiling module xil_defaultlib.OV7670_config_rom
Compiling module xil_defaultlib.OV7670_config
Compiling module xil_defaultlib.SCCB_interface
Compiling module xil_defaultlib.camera_configure
Compiling module xil_defaultlib.camera_interface_input
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.BRAM_1_FIFO_fifo_generator_0_0
Compiling module xil_defaultlib.BRAM_1_FIFO
Compiling module xil_defaultlib.BRAM_1_FIFO_wrapper
Compiling module xil_defaultlib.camera_interface_output
Compiling module xil_defaultlib.camera_interface_top
Compiling module xil_defaultlib.vga_timing_generator
Compiling module xil_defaultlib.vga_input
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_tb_behav
