
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     3    0.092686    0.216329    1.653947    2.492266 v cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.221627    0.027601    2.519868 v cell3/config_data_in (fpgacell)
                                              2.519868   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
                                  0.250000    1.097441   clock uncertainty
                                  0.000000    1.097441   clock reconvergence pessimism
                                  0.336310    1.433751   library hold time
                                              1.433751   data required time
---------------------------------------------------------------------------------------------
                                              1.433751   data required time
                                             -2.519868   data arrival time
---------------------------------------------------------------------------------------------
                                              1.086117   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     3    0.123377    0.283248    1.690958    2.528444 v cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.291482    0.039469    2.567913 v cell1/config_data_in (fpgacell)
                                              2.567913   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
                                  0.250000    1.113678   clock uncertainty
                                  0.000000    1.113678   clock reconvergence pessimism
                                  0.336310    1.449988   library hold time
                                              1.449988   data required time
---------------------------------------------------------------------------------------------
                                              1.449988   data required time
                                             -2.567913   data arrival time
---------------------------------------------------------------------------------------------
                                              1.117925   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     3    0.111823    0.251416    1.697707    2.561384 v cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.252128    0.008187    2.569571 v cell2/config_data_in (fpgacell)
                                              2.569571   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
                                  0.250000    1.088320   clock uncertainty
                                  0.000000    1.088320   clock reconvergence pessimism
                                  0.336310    1.424630   library hold time
                                              1.424630   data required time
---------------------------------------------------------------------------------------------
                                              1.424630   data required time
                                             -2.569571   data arrival time
---------------------------------------------------------------------------------------------
                                              1.144942   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003652    0.037950    0.020236 2000.020264 ^ config_data_in (in)
                                                         config_data_in (net)
                      0.037950    0.000000 2000.020264 ^ input1/A (sky130_fd_sc_hd__buf_2)
     1    0.038619    0.304549    0.350838 2000.371094 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                                         net1 (net)
                      0.304663    0.002501 2000.373657 ^ cell0/config_data_in (fpgacell)
                                           2000.373657   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
                                  0.250000    1.087485   clock uncertainty
                                  0.000000    1.087485   clock reconvergence pessimism
                                  0.438870    1.526356   library hold time
                                              1.526356   data required time
---------------------------------------------------------------------------------------------
                                              1.526356   data required time
                                           -2000.373657   data arrival time
---------------------------------------------------------------------------------------------
                                           1998.847290   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223648    0.005230 2000.368896 ^ cell3/nrst (fpgacell)
                                           2000.368896   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
                                  0.250000    1.097441   clock uncertainty
                                  0.000000    1.097441   clock reconvergence pessimism
                                  0.077920    1.175361   library hold time
                                              1.175361   data required time
---------------------------------------------------------------------------------------------
                                              1.175361   data required time
                                           -2000.368896   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.193604   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.225493    0.017053 2000.380615 ^ cell2/nrst (fpgacell)
                                           2000.380615   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
                                  0.250000    1.088320   clock uncertainty
                                  0.000000    1.088320   clock reconvergence pessimism
                                  0.077920    1.166240   library hold time
                                              1.166240   data required time
---------------------------------------------------------------------------------------------
                                              1.166240   data required time
                                           -2000.380615   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.214478   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011098    0.051847    0.034788 2000.034790 v en (in)
                                                         en (net)
                      0.051849    0.000000 2000.034790 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124614    0.126197    0.284672 2000.319458 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.126712    0.006594 2000.326050 v cell3/en (fpgacell)
                                           2000.326050   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
                                  0.250000    1.097441   clock uncertainty
                                  0.000000    1.097441   clock reconvergence pessimism
                                 -0.070010    1.027431   library hold time
                                              1.027431   data required time
---------------------------------------------------------------------------------------------
                                              1.027431   data required time
                                           -2000.326050   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.298584   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011098    0.051847    0.034788 2000.034790 v en (in)
                                                         en (net)
                      0.051849    0.000000 2000.034790 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124614    0.126197    0.284672 2000.319458 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.130856    0.019099 2000.338623 v cell2/en (fpgacell)
                                           2000.338623   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
                                  0.250000    1.088320   clock uncertainty
                                  0.000000    1.088320   clock reconvergence pessimism
                                 -0.070010    1.018310   library hold time
                                              1.018310   data required time
---------------------------------------------------------------------------------------------
                                              1.018310   data required time
                                           -2000.338623   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.320190   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.353178    0.075943 2000.828125 ^ cell1/nrst (fpgacell)
                                           2000.828125   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
                                  0.250000    1.113678   clock uncertainty
                                  0.000000    1.113678   clock reconvergence pessimism
                                  0.077920    1.191597   library hold time
                                              1.191597   data required time
---------------------------------------------------------------------------------------------
                                              1.191597   data required time
                                           -2000.828125   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.636475   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011595    0.092046    0.060254 2000.060303 ^ nrst (in)
                                                         nrst (net)
                      0.092047    0.000000 2000.060303 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119738    0.223471    0.303317 2000.363647 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.223558    0.003638 2000.367310 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.176490    0.322179    0.384944 2000.752197 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.361837    0.085947 2000.838135 ^ cell0/nrst (fpgacell)
                                           2000.838135   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
                                  0.250000    1.087485   clock uncertainty
                                  0.000000    1.087485   clock reconvergence pessimism
                                  0.077920    1.165406   library hold time
                                              1.165406   data required time
---------------------------------------------------------------------------------------------
                                              1.165406   data required time
                                           -2000.838135   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.672607   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011098    0.051847    0.034788 2000.034790 v en (in)
                                                         en (net)
                      0.051849    0.000000 2000.034790 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124614    0.126197    0.284672 2000.319458 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.126506    0.005230 2000.324707 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.209672    0.191884    0.321506 2000.646240 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.261710    0.090040 2000.736328 v cell1/en (fpgacell)
                                           2000.736328   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
                                  0.250000    1.113678   clock uncertainty
                                  0.000000    1.113678   clock reconvergence pessimism
                                 -0.070010    1.043668   library hold time
                                              1.043668   data required time
---------------------------------------------------------------------------------------------
                                              1.043668   data required time
                                           -2000.736328   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.692627   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011098    0.051847    0.034788 2000.034790 v en (in)
                                                         en (net)
                      0.051849    0.000000 2000.034790 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124614    0.126197    0.284672 2000.319458 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.126506    0.005230 2000.324707 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.209672    0.191884    0.321506 2000.646240 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.276723    0.102091 2000.748291 v cell0/en (fpgacell)
                                           2000.748291   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
                                  0.250000    1.087485   clock uncertainty
                                  0.000000    1.087485   clock reconvergence pessimism
                                 -0.070010    1.017475   library hold time
                                              1.017475   data required time
---------------------------------------------------------------------------------------------
                                              1.017475   data required time
                                           -2000.748291   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.730835   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011218    0.052339    0.035016 2000.035034 v config_en (in)
                                                         config_en (net)
                      0.052341    0.000000 2000.035034 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130771    0.131128    0.287400 2000.322510 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.131561    0.006366 2000.328857 v cell3/config_en (fpgacell)
                                           2000.328857   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
                                  0.250000    1.097441   clock uncertainty
                                  0.000000    1.097441   clock reconvergence pessimism
                                 -1.064420    0.033021   library hold time
                                              0.033021   data required time
---------------------------------------------------------------------------------------------
                                              0.033021   data required time
                                           -2000.328857   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.295898   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011218    0.052339    0.035016 2000.035034 v config_en (in)
                                                         config_en (net)
                      0.052341    0.000000 2000.035034 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130771    0.131128    0.287400 2000.322510 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.136555    0.020918 2000.343384 v cell2/config_en (fpgacell)
                                           2000.343384   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
                                  0.250000    1.088320   clock uncertainty
                                  0.000000    1.088320   clock reconvergence pessimism
                                 -1.064420    0.023900   library hold time
                                              0.023900   data required time
---------------------------------------------------------------------------------------------
                                              0.023900   data required time
                                           -2000.343384   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.319458   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011218    0.052339    0.035016 2000.035034 v config_en (in)
                                                         config_en (net)
                      0.052341    0.000000 2000.035034 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130771    0.131128    0.287400 2000.322510 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.131287    0.003865 2000.326294 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.204336    0.186728    0.322416 2000.648804 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.254589    0.086857 2000.735596 v cell1/config_en (fpgacell)
                                           2000.735596   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
                                  0.250000    1.113678   clock uncertainty
                                  0.000000    1.113678   clock reconvergence pessimism
                                 -1.064420    0.049257   library hold time
                                              0.049257   data required time
---------------------------------------------------------------------------------------------
                                              0.049257   data required time
                                           -2000.735596   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.686279   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011218    0.052339    0.035016 2000.035034 v config_en (in)
                                                         config_en (net)
                      0.052341    0.000000 2000.035034 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130771    0.131128    0.287400 2000.322510 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.131287    0.003865 2000.326294 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.204336    0.186728    0.322416 2000.648804 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.271157    0.100272 2000.749023 v cell0/config_en (fpgacell)
                                           2000.749023   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
                                  0.250000    1.087485   clock uncertainty
                                  0.000000    1.087485   clock reconvergence pessimism
                                 -1.064420    0.023065   library hold time
                                              0.023065   data required time
---------------------------------------------------------------------------------------------
                                              0.023065   data required time
                                           -2000.749023   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.726074   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     3    0.038782    0.097090    1.579896    2.427337 v cell3/config_data_out (fpgacell)
                                                         net136 (net)
                      0.097405    0.005934    2.433270 v output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034347    0.166230    0.357751    2.791022 v output136/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.166231    0.000758    2.791780 v config_data_out (out)
                                              2.791780   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                             -2.791780   data arrival time
---------------------------------------------------------------------------------------------
                                           2002.541626   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.006281    0.021902   10.696677   11.534163 v cell0/SBsouth_out[13] (fpgacell)
                                                         net205 (net)
                      0.021902    0.000125   11.534288 v output205/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166498    0.323041   11.857329 v output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.166499    0.000748   11.858077 v io_south_out[13] (out)
                                             11.858077   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.858077   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.607910   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.006372    0.022002   10.703424   11.540909 v cell0/SBwest_out[13] (fpgacell)
                                                         net237 (net)
                      0.022002    0.000167   11.541076 v output237/A (sky130_fd_sc_hd__buf_2)
     1    0.034165    0.165620    0.322408   11.863483 v output237/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.165620    0.000706   11.864190 v io_west_out[13] (out)
                                             11.864190   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.864190   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.614014   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.006412    0.022028   10.703467   11.541787 v cell2/SBwest_out[13] (fpgacell)
                                                         net254 (net)
                      0.022028    0.000170   11.541957 v output254/A (sky130_fd_sc_hd__buf_2)
     1    0.034176    0.165664    0.322455   11.864412 v output254/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.165665    0.000706   11.865118 v io_west_out[29] (out)
                                             11.865118   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.865118   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.614990   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.006218    0.021860   10.696607   11.560284 v cell1/SBsouth_out[13] (fpgacell)
                                                         net222 (net)
                      0.021860    0.000122   11.560406 v output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166498    0.323023   11.883429 v output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.166498    0.000748   11.884176 v io_south_out[29] (out)
                                             11.884176   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.884176   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.634033   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.005700    0.021523   10.749002   11.586489 v cell0/SBsouth_out[7] (fpgacell)
                                                         net230 (net)
                      0.021523    0.000121   11.586609 v output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166211    0.322665   11.909274 v output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.166212    0.000733   11.910007 v io_south_out[7] (out)
                                             11.910007   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.910007   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.660034   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.005601    0.021457   10.748890   11.612567 v cell1/SBsouth_out[7] (fpgacell)
                                                         net216 (net)
                      0.021457    0.000117   11.612684 v output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166210    0.322637   11.935322 v output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.166211    0.000733   11.936054 v io_south_out[23] (out)
                                             11.936054   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.936054   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.685913   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.005708    0.021543   10.787946   11.625432 v cell0/SBsouth_out[11] (fpgacell)
                                                         net203 (net)
                      0.021543    0.000116   11.625548 v output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166493    0.322888   11.948436 v output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.166493    0.000748   11.949183 v io_south_out[11] (out)
                                             11.949183   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.949183   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.699097   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.005761    0.021579   10.788007   11.651684 v cell1/SBsouth_out[11] (fpgacell)
                                                         net220 (net)
                      0.021579    0.000120   11.651803 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166212    0.322689   11.974492 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.166213    0.000733   11.975224 v io_south_out[27] (out)
                                             11.975224   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.975224   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.725220   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.006281    0.021905   10.815849   11.653335 v cell0/SBwest_out[11] (fpgacell)
                                                         net235 (net)
                      0.021905    0.000166   11.653501 v output235/A (sky130_fd_sc_hd__buf_2)
     1    0.034095    0.165342    0.322144   11.975645 v output235/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.165343    0.000705   11.976350 v io_west_out[11] (out)
                                             11.976350   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.976350   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.726440   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.006653    0.022345   10.813163   11.651483 v cell2/SBwest_out[7] (fpgacell)
                                                         net248 (net)
                      0.022345    0.000170   11.651652 v output248/A (sky130_fd_sc_hd__buf_2)
     1    0.034089    0.165326    0.322312   11.973965 v output248/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.165326    0.000705   11.974669 v io_west_out[23] (out)
                                             11.974669   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.974669   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.724609   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.006814    0.022451   10.813347   11.650832 v cell0/SBwest_out[7] (fpgacell)
                                                         net262 (net)
                      0.022451    0.000173   11.651006 v output262/A (sky130_fd_sc_hd__buf_2)
     1    0.034236    0.165912    0.322812   11.973818 v output262/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.165913    0.000727   11.974545 v io_west_out[7] (out)
                                             11.974545   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.974545   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.724609   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.006313    0.021926   10.815885   11.654204 v cell2/SBwest_out[11] (fpgacell)
                                                         net252 (net)
                      0.021926    0.000169   11.654373 v output252/A (sky130_fd_sc_hd__buf_2)
     1    0.034234    0.165896    0.322582   11.976954 v output252/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.165897    0.000727   11.977682 v io_west_out[27] (out)
                                             11.977682   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.977682   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.727539   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.005308    0.021282   10.846683   11.684168 v cell0/SBsouth_out[4] (fpgacell)
                                                         net227 (net)
                      0.021282    0.000116   11.684284 v output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166488    0.322776   12.007061 v output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.166489    0.000748   12.007809 v io_south_out[4] (out)
                                             12.007809   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.007809   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.757812   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.005300    0.021277   10.867783   11.705268 v cell0/SBsouth_out[5] (fpgacell)
                                                         net228 (net)
                      0.021277    0.000121   11.705389 v output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166488    0.322774   12.028163 v output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.166489    0.000748   12.028911 v io_south_out[5] (out)
                                             12.028911   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.028911   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.778931   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.005361    0.021318   10.846743   11.710420 v cell1/SBsouth_out[4] (fpgacell)
                                                         net213 (net)
                      0.021318    0.000120   11.710540 v output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166208    0.322578   12.033117 v output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.166209    0.000733   12.033850 v io_south_out[20] (out)
                                             12.033850   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.033850   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.783691   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.006053    0.021768   10.880824   11.719143 v cell2/SBwest_out[4] (fpgacell)
                                                         net245 (net)
                      0.021768    0.000087   11.719231 v output245/A (sky130_fd_sc_hd__buf_2)
     1    0.034318    0.166235    0.322760   12.041991 v output245/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.166236    0.000759   12.042750 v io_west_out[20] (out)
                                             12.042750   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.042750   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.792847   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.005981    0.021726   10.880730   11.718215 v cell0/SBwest_out[4] (fpgacell)
                                                         net259 (net)
                      0.021726    0.000166   11.718381 v output259/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.165569    0.322253   12.040634 v output259/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.165569    0.000706   12.041341 v io_west_out[4] (out)
                                             12.041341   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.041341   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.791138   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.005201    0.021210   10.867670   11.731347 v cell1/SBsouth_out[5] (fpgacell)
                                                         net214 (net)
                      0.021210    0.000117   11.731464 v output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166487    0.322745   12.054210 v output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.166488    0.000748   12.054957 v io_south_out[21] (out)
                                             12.054957   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.054957   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.804810   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.005994    0.022513   10.891186   11.738627 v cell3/CBeast_out[13] (fpgacell)
                                                         net158 (net)
                      0.022513    0.000079   11.738707 v output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033971    0.164836    0.322069   12.060776 v output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.164836    0.000614   12.061390 v io_east_out[29] (out)
                                             12.061390   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.061390   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.811401   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.005360    0.021807   10.908264   11.745749 v cell0/SBsouth_out[3] (fpgacell)
                                                         net226 (net)
                      0.021807    0.000119   11.745869 v output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166216    0.322786   12.068655 v output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.166217    0.000733   12.069387 v io_south_out[3] (out)
                                             12.069387   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.069387   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.819336   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.005783    0.022345   10.890935   11.754612 v cell1/CBeast_out[13] (fpgacell)
                                                         net141 (net)
                      0.022345    0.000081   11.754693 v output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034226    0.165865    0.322756   12.077449 v output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.165866    0.000698   12.078147 v io_east_out[13] (out)
                                             12.078147   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.078147   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.828003   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.007360    0.022640   10.918784   11.756270 v cell0/SBsouth_out[10] (fpgacell)
                                                         net202 (net)
                      0.022640    0.000119   11.756389 v output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166229    0.323142   12.079531 v output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.166230    0.000733   12.080263 v io_south_out[10] (out)
                                             12.080263   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.080263   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.830322   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.008377    0.023083   10.923460   11.761780 v cell2/SBwest_out[8] (fpgacell)
                                                         net249 (net)
                      0.023083    0.000169   11.761949 v output249/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.165648    0.322879   12.084826 v output249/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.165648    0.000706   12.085533 v io_west_out[24] (out)
                                             12.085533   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.085533   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.835571   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.008320    0.023060   10.923396   11.760881 v cell0/SBwest_out[8] (fpgacell)
                                                         net263 (net)
                      0.023060    0.000165   11.761046 v output263/A (sky130_fd_sc_hd__buf_2)
     1    0.034159    0.165611    0.322840   12.083886 v output263/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.165612    0.000706   12.084592 v io_west_out[8] (out)
                                             12.084592   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.084592   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.834595   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.005282    0.021720   10.930164   11.768484 v cell2/CBnorth_out[13] (fpgacell)
                                                         net173 (net)
                      0.021720    0.000096   11.768580 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.166249    0.322745   12.091326 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.166250    0.000767   12.092093 v io_north_out[13] (out)
                                             12.092093   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.092093   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.842163   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.005476    0.021950   10.908444   11.772121 v cell1/SBsouth_out[3] (fpgacell)
                                                         net211 (net)
                      0.021950    0.000124   11.772245 v output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166499    0.323062   12.095307 v output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.166500    0.000748   12.096055 v io_south_out[19] (out)
                                             12.096055   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.096055   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.845947   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.006358    0.021951   10.934789   11.772274 v cell0/SBwest_out[5] (fpgacell)
                                                         net260 (net)
                      0.021951    0.000089   11.772363 v output260/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.165583    0.322358   12.094721 v output260/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.165584    0.000706   12.095428 v io_west_out[5] (out)
                                             12.095428   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.095428   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.845337   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.006260    0.021900   10.936435   11.773920 v cell0/SBsouth_out[8] (fpgacell)
                                                         net231 (net)
                      0.021900    0.000119   11.774039 v output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166498    0.323040   12.097079 v output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.166499    0.000748   12.097827 v io_south_out[8] (out)
                                             12.097827   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.097827   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.847778   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.006312    0.021927   10.934725   11.773045 v cell2/SBwest_out[5] (fpgacell)
                                                         net246 (net)
                      0.021927    0.000170   11.773213 v output246/A (sky130_fd_sc_hd__buf_2)
     1    0.034213    0.165813    0.322522   12.095737 v output246/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.165813    0.000718   12.096454 v io_west_out[21] (out)
                                             12.096454   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.096454   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.846436   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.005822    0.022377   10.932793   11.780234 v cell3/CBeast_out[7] (fpgacell)
                                                         net152 (net)
                      0.022377    0.000077   11.780312 v output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034113    0.165404    0.322435   12.102747 v output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.165405    0.000655   12.103402 v io_east_out[23] (out)
                                             12.103402   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.103402   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.853271   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.005237    0.021666   10.930095   11.777535 v cell3/CBnorth_out[13] (fpgacell)
                                                         net190 (net)
                      0.021666    0.000095   11.777631 v output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034567    0.167229    0.323485   12.101116 v output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.167231    0.000802   12.101918 v io_north_out[29] (out)
                                             12.101918   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.101918   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.851929   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.007476    0.022713   10.918917   11.782594 v cell1/SBsouth_out[10] (fpgacell)
                                                         net219 (net)
                      0.022713    0.000124   11.782719 v output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034398    0.166562    0.323428   12.106147 v output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.166563    0.000748   12.106894 v io_south_out[26] (out)
                                             12.106894   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.106894   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.856934   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.006312    0.022258   10.947228   11.785548 v cell2/SBwest_out[3] (fpgacell)
                                                         net243 (net)
                      0.022258    0.000170   11.785718 v output243/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.165634    0.322526   12.108244 v output243/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.165635    0.000706   12.108950 v io_west_out[19] (out)
                                             12.108950   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.108950   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.859009   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.006281    0.022237   10.947193   11.784678 v cell0/SBwest_out[3] (fpgacell)
                                                         net258 (net)
                      0.022237    0.000166   11.784844 v output258/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.165636    0.322518   12.107363 v output258/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.165636    0.000707   12.108069 v io_west_out[3] (out)
                                             12.108069   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.108069   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.858032   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.005617    0.022123   10.932476   11.796153 v cell1/CBeast_out[7] (fpgacell)
                                                         net166 (net)
                      0.022123    0.000069   11.796222 v output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034126    0.165455    0.322361   12.118583 v output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.165455    0.000667   12.119250 v io_east_out[7] (out)
                                             12.119250   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.119250   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.869141   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.006201    0.021861   10.936368   11.800045 v cell1/SBsouth_out[8] (fpgacell)
                                                         net217 (net)
                      0.021861    0.000117   11.800162 v output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166498    0.323023   12.123185 v output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.166498    0.000748   12.123933 v io_south_out[24] (out)
                                             12.123933   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.123933   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.873901   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.006340    0.021939   10.982902   11.820388 v cell0/SBwest_out[10] (fpgacell)
                                                         net234 (net)
                      0.021939    0.000088   11.820476 v output234/A (sky130_fd_sc_hd__buf_2)
     1    0.034170    0.165639    0.322397   12.142873 v output234/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.165639    0.000706   12.143579 v io_west_out[10] (out)
                                             12.143579   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.143579   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.893555   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.006312    0.021925   10.982859   11.821178 v cell2/SBwest_out[10] (fpgacell)
                                                         net251 (net)
                      0.021925    0.000170   11.821348 v output251/A (sky130_fd_sc_hd__buf_2)
     1    0.034211    0.165805    0.322516   12.143864 v output251/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.165806    0.000717   12.144581 v io_west_out[26] (out)
                                             12.144581   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.144581   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.894409   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.006281    0.022716   10.991872   11.829357 v cell0/SBwest_out[14] (fpgacell)
                                                         net238 (net)
                      0.022716    0.000166   11.829523 v output238/A (sky130_fd_sc_hd__buf_2)
     1    0.034195    0.165753    0.322802   12.152326 v output238/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[14] (net)
                      0.165754    0.000717   12.153043 v io_west_out[14] (out)
                                             12.153043   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.153043   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.903076   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.006362    0.022774   10.991961   11.830280 v cell2/SBwest_out[14] (fpgacell)
                                                         net256 (net)
                      0.022774    0.000170   11.830450 v output256/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.165596    0.322709   12.153159 v output256/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[30] (net)
                      0.165597    0.000706   12.153865 v io_west_out[30] (out)
                                             12.153865   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.153865   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.903687   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.006200    0.022662   10.996870   11.834356 v cell0/SBsouth_out[12] (fpgacell)
                                                         net204 (net)
                      0.022662    0.000121   11.834476 v output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166511    0.323366   12.157843 v output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.166512    0.000748   12.158591 v io_south_out[12] (out)
                                             12.158591   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.158591   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.908569   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.006155    0.022621   11.014213   11.852532 v cell2/CBnorth_out[11] (fpgacell)
                                                         net171 (net)
                      0.022621    0.000102   11.852634 v output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.166264    0.323130   12.175765 v output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.166265    0.000767   12.176532 v io_north_out[11] (out)
                                             12.176532   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.176532   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.926514   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.006500    0.022870   11.021424   11.858910 v cell0/SBsouth_out[14] (fpgacell)
                                                         net206 (net)
                      0.022870    0.000121   11.859031 v output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166233    0.323240   12.182271 v output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[14] (net)
                      0.166234    0.000733   12.183003 v io_south_out[14] (out)
                                             12.183003   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.183003   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.932861   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.006016    0.022520   11.014059   11.861501 v cell3/CBnorth_out[11] (fpgacell)
                                                         net188 (net)
                      0.022520    0.000099   11.861599 v output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.166262    0.323087   12.184687 v output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.166263    0.000767   12.185453 v io_north_out[27] (out)
                                             12.185453   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.185453   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.935303   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.006101    0.022591   10.996761   11.860438 v cell1/SBsouth_out[12] (fpgacell)
                                                         net221 (net)
                      0.022591    0.000117   11.860556 v output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166510    0.323335   12.183890 v output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.166510    0.000748   12.184639 v io_south_out[28] (out)
                                             12.184639   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.184639   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.934692   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.005360    0.022486   11.028528   11.866014 v cell0/SBsouth_out[15] (fpgacell)
                                                         net207 (net)
                      0.022486    0.000119   11.866134 v output207/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166508    0.323291   12.189424 v output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[15] (net)
                      0.166509    0.000748   12.190172 v io_south_out[15] (out)
                                             12.190172   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.190172   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.940186   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.005696    0.022223   11.026820   11.874261 v cell3/CBeast_out[11] (fpgacell)
                                                         net156 (net)
                      0.022223    0.000068   11.874330 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033946    0.164734    0.321867   12.196197 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.164734    0.000614   12.196810 v io_east_out[27] (out)
                                             12.196810   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.196810   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.946777   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.005919    0.022459   11.025252   11.872693 v cell3/CBeast_out[15] (fpgacell)
                                                         net161 (net)
                      0.022459    0.000077   11.872770 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034192    0.165729    0.322702   12.195473 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[31] (net)
                      0.165730    0.000688   12.196161 v io_east_out[31] (out)
                                             12.196161   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.196161   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.946045   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.005423    0.021897   11.036186   11.874506 v cell2/CBnorth_out[7] (fpgacell)
                                                         net198 (net)
                      0.021897    0.000102   11.874608 v output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034576    0.167267    0.323610   12.198218 v output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.167268    0.000803   12.199020 v io_north_out[7] (out)
                                             12.199020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.199020   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.948975   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.006740    0.022229   11.035948   11.873433 v cell0/SBsouth_out[9] (fpgacell)
                                                         net232 (net)
                      0.022229    0.000123   11.873556 v output232/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166504    0.323181   12.196736 v output232/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.166505    0.000748   12.197484 v io_south_out[9] (out)
                                             12.197484   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.197484   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.947388   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.005276    0.021716   11.035956   11.883398 v cell3/CBnorth_out[7] (fpgacell)
                                                         net184 (net)
                      0.021716    0.000097   11.883494 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.166249    0.322744   12.206238 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.166250    0.000767   12.207006 v io_north_out[23] (out)
                                             12.207006   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.207006   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.956909   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.005743    0.030857   11.041382   11.878867 v cell0/SBsouth_out[6] (fpgacell)
                                                         net229 (net)
                      0.030857    0.000127   11.878994 v output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034396    0.166631    0.326985   12.205978 v output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.166632    0.000748   12.206727 v io_south_out[6] (out)
                                             12.206727   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.206727   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.956665   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.006401    0.022799   11.021315   11.884992 v cell1/SBsouth_out[14] (fpgacell)
                                                         net224 (net)
                      0.022799    0.000117   11.885109 v output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166232    0.323210   12.208319 v output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[30] (net)
                      0.166233    0.000733   12.209052 v io_south_out[30] (out)
                                             12.209052   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.209052   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.958984   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.006553    0.022905   11.046424   11.884744 v cell2/SBwest_out[6] (fpgacell)
                                                         net247 (net)
                      0.022905    0.000170   11.884912 v output247/A (sky130_fd_sc_hd__buf_2)
     1    0.034225    0.165876    0.322971   12.207884 v output247/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.165877    0.000727   12.208611 v io_west_out[22] (out)
                                             12.208611   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.208611   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.958496   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.006425    0.022812   11.046283   11.883768 v cell0/SBwest_out[6] (fpgacell)
                                                         net261 (net)
                      0.022812    0.000165   11.883933 v output261/A (sky130_fd_sc_hd__buf_2)
     1    0.034094    0.165352    0.322528   12.206461 v output261/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.165353    0.000705   12.207167 v io_west_out[6] (out)
                                             12.207167   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.207167   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.957153   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.005783    0.022344   11.025086   11.888763 v cell1/CBeast_out[15] (fpgacell)
                                                         net143 (net)
                      0.022344    0.000069   11.888832 v output143/A (sky130_fd_sc_hd__buf_2)
     1    0.033927    0.164660    0.321859   12.210691 v output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[15] (net)
                      0.164660    0.000613   12.211305 v io_east_out[15] (out)
                                             12.211305   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.211305   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.961304   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.005891    0.022427   11.027090   11.890767 v cell1/CBeast_out[11] (fpgacell)
                                                         net139 (net)
                      0.022427    0.000084   11.890851 v output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034026    0.165056    0.322194   12.213045 v output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.165057    0.000635   12.213680 v io_east_out[11] (out)
                                             12.213680   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.213680   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.963501   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.005301    0.022417   11.028435   11.892112 v cell1/SBsouth_out[15] (fpgacell)
                                                         net225 (net)
                      0.022417    0.000117   11.892229 v output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166507    0.323261   12.215489 v output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[31] (net)
                      0.166508    0.000748   12.216237 v io_south_out[31] (out)
                                             12.216237   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.216237   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.966309   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.007126    0.022485   11.036387   11.900064 v cell1/SBsouth_out[9] (fpgacell)
                                                         net218 (net)
                      0.022485    0.000138   11.900202 v output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034501    0.166990    0.323600   12.223802 v output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.166992    0.000835   12.224637 v io_south_out[25] (out)
                                             12.224637   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.224637   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.974731   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.006060    0.022562   11.072064   11.909550 v cell0/SBsouth_out[1] (fpgacell)
                                                         net212 (net)
                      0.022562    0.000119   11.909669 v output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166509    0.323323   12.232992 v output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.166510    0.000748   12.233740 v io_south_out[1] (out)
                                             12.233740   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.233740   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.983765   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.005618    0.030716   11.041122   11.904799 v cell1/SBsouth_out[6] (fpgacell)
                                                         net215 (net)
                      0.030716    0.000122   11.904921 v output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166588    0.326885   12.231806 v output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.166589    0.000748   12.232554 v io_south_out[22] (out)
                                             12.232554   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.232554   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.982422   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.006362    0.021958   11.081430   11.919750 v cell2/SBwest_out[9] (fpgacell)
                                                         net250 (net)
                      0.021958    0.000170   11.919920 v output250/A (sky130_fd_sc_hd__buf_2)
     1    0.034170    0.165639    0.322406   12.242326 v output250/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.165640    0.000706   12.243032 v io_west_out[25] (out)
                                             12.243032   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.243032   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.992920   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.006241    0.021878   11.081293   11.918779 v cell0/SBwest_out[9] (fpgacell)
                                                         net264 (net)
                      0.021878    0.000165   11.918944 v output264/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.165571    0.322318   12.241262 v output264/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.165572    0.000706   12.241969 v io_west_out[9] (out)
                                             12.241969   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.241969   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.991943   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.006001    0.022520   11.072000   11.935677 v cell1/SBsouth_out[1] (fpgacell)
                                                         net209 (net)
                      0.022520    0.000117   11.935794 v output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166508    0.323305   12.259099 v output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.166509    0.000748   12.259847 v io_south_out[17] (out)
                                             12.259847   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.259847   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.009644   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.006340    0.025042   11.113353   11.950838 v cell0/SBwest_out[15] (fpgacell)
                                                         net239 (net)
                      0.025042    0.000088   11.950926 v output239/A (sky130_fd_sc_hd__buf_2)
     1    0.034162    0.165658    0.323699   12.274625 v output239/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[15] (net)
                      0.165659    0.000706   12.275331 v io_west_out[15] (out)
                                             12.275331   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.275331   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.025146   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.006277    0.025003   11.113269   11.951589 v cell2/SBwest_out[15] (fpgacell)
                                                         net257 (net)
                      0.025004    0.000169   11.951757 v output257/A (sky130_fd_sc_hd__buf_2)
     1    0.034203    0.165821    0.323804   12.275561 v output257/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[31] (net)
                      0.165821    0.000717   12.276278 v io_west_out[31] (out)
                                             12.276278   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.276278   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.026245   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.006262    0.022711   11.120918   11.959238 v cell2/SBwest_out[1] (fpgacell)
                                                         net241 (net)
                      0.022711    0.000170   11.959408 v output241/A (sky130_fd_sc_hd__buf_2)
     1    0.034225    0.165873    0.322888   12.282296 v output241/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.165874    0.000727   12.283024 v io_west_out[17] (out)
                                             12.283024   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.283024   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.032837   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.006141    0.022624   11.120786   11.958271 v cell0/SBwest_out[1] (fpgacell)
                                                         net244 (net)
                      0.022624    0.000166   11.958437 v output244/A (sky130_fd_sc_hd__buf_2)
     1    0.034087    0.165320    0.322424   12.280861 v output244/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.165320    0.000705   12.281567 v io_west_out[1] (out)
                                             12.281567   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.281567   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.031494   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.006396    0.022800   11.124435   11.971876 v cell3/CBeast_out[4] (fpgacell)
                                                         net149 (net)
                      0.022800    0.000068   11.971945 v output149/A (sky130_fd_sc_hd__buf_2)
     1    0.033989    0.164915    0.322244   12.294188 v output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.164916    0.000624   12.294812 v io_east_out[20] (out)
                                             12.294812   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.294812   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.044678   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.006414    0.022813   11.137315   11.984756 v cell3/CBeast_out[5] (fpgacell)
                                                         net150 (net)
                      0.022813    0.000077   11.984833 v output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034035    0.165099    0.322387   12.307220 v output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.165100    0.000635   12.307856 v io_east_out[21] (out)
                                             12.307856   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.307856   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.057861   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.006483    0.022861   11.124532   11.988209 v cell1/CBeast_out[4] (fpgacell)
                                                         net163 (net)
                      0.022861    0.000069   11.988278 v output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034013    0.165014    0.322340   12.310617 v output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.165014    0.000635   12.311253 v io_east_out[4] (out)
                                             12.311253   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.311253   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.061035   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.005922    0.022461   11.149855   11.988174 v cell2/CBnorth_out[5] (fpgacell)
                                                         net196 (net)
                      0.022461    0.000098   11.988272 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.166103    0.322947   12.311219 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.166104    0.000753   12.311973 v io_north_out[5] (out)
                                             12.311973   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.311973   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.062012   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.005069    0.021471   11.152536   11.990856 v cell2/CBnorth_out[8] (fpgacell)
                                                         net199 (net)
                      0.021471    0.000096   11.990952 v output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034287    0.166105    0.322538   12.313490 v output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.166106    0.000753   12.314243 v io_north_out[8] (out)
                                             12.314243   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.314243   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.064331   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.007011    0.023229   11.149671   11.997112 v cell3/CBeast_out[10] (fpgacell)
                                                         net155 (net)
                      0.023229    0.000077   11.997190 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034062    0.165215    0.322643   12.319833 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.165215    0.000646   12.320478 v io_east_out[26] (out)
                                             12.320478   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.320478   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.070435   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.005837    0.022400   11.149760   11.997202 v cell3/CBnorth_out[5] (fpgacell)
                                                         net182 (net)
                      0.022400    0.000095   11.997297 v output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034287    0.166120    0.322935   12.320232 v output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.166121    0.000753   12.320986 v io_north_out[21] (out)
                                             12.320986   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.320986   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.070923   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.006283    0.022718   11.137169   12.000846 v cell1/CBeast_out[5] (fpgacell)
                                                         net164 (net)
                      0.022718    0.000069   12.000916 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033927    0.164666    0.322019   12.322934 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.164666    0.000613   12.323547 v io_east_out[5] (out)
                                             12.323547   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.323547   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.073608   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.005157    0.021575   11.152673   12.000114 v cell3/CBnorth_out[8] (fpgacell)
                                                         net185 (net)
                      0.021575    0.000100   12.000215 v output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.166247    0.322683   12.322898 v output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.166248    0.000767   12.323665 v io_north_out[24] (out)
                                             12.323665   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.323665   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.073608   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.007422    0.023533   11.168614   12.006934 v cell2/CBnorth_out[10] (fpgacell)
                                                         net170 (net)
                      0.023533    0.000098   12.007032 v output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.166278    0.323520   12.330552 v output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.166279    0.000767   12.331320 v io_north_out[10] (out)
                                             12.331320   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.331320   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.081299   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.005901    0.022446   11.163301   12.010743 v cell3/CBeast_out[8] (fpgacell)
                                                         net153 (net)
                      0.022446    0.000076   12.010819 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033954    0.164767    0.321987   12.332807 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.164767    0.000614   12.333420 v io_east_out[24] (out)
                                             12.333420   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.333420   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.083374   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.006883    0.023137   11.149529   12.013206 v cell1/CBeast_out[10] (fpgacell)
                                                         net138 (net)
                      0.023137    0.000069   12.013276 v output138/A (sky130_fd_sc_hd__buf_2)
     1    0.033936    0.164705    0.322225   12.335501 v output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.164705    0.000613   12.336114 v io_east_out[10] (out)
                                             12.336114   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.336114   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.086060   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.007337    0.023472   11.168521   12.015962 v cell3/CBnorth_out[10] (fpgacell)
                                                         net187 (net)
                      0.023472    0.000095   12.016057 v output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.166277    0.323494   12.339551 v output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.166278    0.000767   12.340319 v io_north_out[26] (out)
                                             12.340319   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.340319   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.090210   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.005574    0.022076   11.181985   12.020305 v cell2/CBnorth_out[3] (fpgacell)
                                                         net194 (net)
                      0.022076    0.000099   12.020404 v output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034582    0.167296    0.323707   12.344111 v output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.167298    0.000803   12.344913 v io_north_out[3] (out)
                                             12.344913   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.344913   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.094971   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.005482    0.021969   11.184700   12.023020 v cell2/CBnorth_out[6] (fpgacell)
                                                         net197 (net)
                      0.021969    0.000096   12.023115 v output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.166253    0.322852   12.345967 v output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.166254    0.000767   12.346735 v io_north_out[6] (out)
                                             12.346735   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.346735   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.096802   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.005891    0.022440   11.163290   12.026967 v cell1/CBeast_out[8] (fpgacell)
                                                         net167 (net)
                      0.022440    0.000084   12.027052 v output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034100    0.165354    0.322420   12.349472 v output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.165354    0.000656   12.350128 v io_east_out[8] (out)
                                             12.350128   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.350128   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.099976   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.005437    0.021907   11.181770   12.029212 v cell3/CBnorth_out[3] (fpgacell)
                                                         net179 (net)
                      0.021907    0.000095   12.029306 v output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.166252    0.322825   12.352132 v output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.166253    0.000767   12.352900 v io_north_out[19] (out)
                                             12.352900   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.352900   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.102905   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.005437    0.021914   11.184630   12.032072 v cell3/CBnorth_out[6] (fpgacell)
                                                         net183 (net)
                      0.021914    0.000095   12.032166 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.166252    0.322828   12.354995 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.166253    0.000767   12.355762 v io_north_out[22] (out)
                                             12.355762   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.355762   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.105713   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.006460    0.022839   11.192622   12.030942 v cell2/CBnorth_out[4] (fpgacell)
                                                         net195 (net)
                      0.022839    0.000103   12.031045 v output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.166267    0.323223   12.354268 v output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.166268    0.000767   12.355036 v io_north_out[4] (out)
                                             12.355036   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.355036   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.104980   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.008862    0.030565   11.189379   12.027699 v cell2/SBwest_out[2] (fpgacell)
                                                         net242 (net)
                      0.030565    0.000170   12.027868 v output242/A (sky130_fd_sc_hd__buf_2)
     1    0.034089    0.165407    0.325898   12.353766 v output242/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.165408    0.000705   12.354471 v io_west_out[18] (out)
                                             12.354471   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.354471   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.104492   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.008825    0.030589   11.189332   12.026817 v cell0/SBwest_out[2] (fpgacell)
                                                         net255 (net)
                      0.030589    0.000088   12.026905 v output255/A (sky130_fd_sc_hd__buf_2)
     1    0.034280    0.166180    0.326476   12.353381 v output255/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.166181    0.000769   12.354150 v io_west_out[2] (out)
                                             12.354150   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.354150   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.104004   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.006366    0.022772   11.192518   12.039960 v cell3/CBnorth_out[4] (fpgacell)
                                                         net181 (net)
                      0.022772    0.000100   12.040060 v output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034574    0.167273    0.323977   12.364038 v output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.167274    0.000803   12.364841 v io_north_out[20] (out)
                                             12.364841   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.364841   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.114746   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.013201    0.027269   11.199885   12.047326 v cell3/CBeast_out[3] (fpgacell)
                                                         net147 (net)
                      0.027269    0.000076   12.047402 v output147/A (sky130_fd_sc_hd__buf_2)
     1    0.033951    0.164833    0.324039   12.371441 v output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.164833    0.000614   12.372055 v io_east_out[19] (out)
                                             12.372055   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.372055   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.122070   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.006714    0.023029   11.199607   12.047049 v cell3/CBeast_out[12] (fpgacell)
                                                         net157 (net)
                      0.023029    0.000079   12.047127 v output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034130    0.165482    0.322768   12.369896 v output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.165482    0.000656   12.370552 v io_east_out[28] (out)
                                             12.370552   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.370552   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.120483   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.006589    0.022938   11.201109   12.048550 v cell3/CBeast_out[14] (fpgacell)
                                                         net160 (net)
                      0.022938    0.000069   12.048619 v output160/A (sky130_fd_sc_hd__buf_2)
     1    0.033984    0.164896    0.322285   12.370905 v output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[30] (net)
                      0.164896    0.000624   12.371529 v io_east_out[30] (out)
                                             12.371529   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.371529   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.121582   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.007226    0.025843   11.215261   12.052748 v cell0/SBwest_out[12] (fpgacell)
                                                         net236 (net)
                      0.025843    0.000174   12.052921 v output236/A (sky130_fd_sc_hd__buf_2)
     1    0.034227    0.165934    0.324234   12.377155 v output236/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.165935    0.000727   12.377883 v io_west_out[12] (out)
                                             12.377883   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.377883   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.127930   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.007057    0.025722   11.215077   12.053397 v cell2/SBwest_out[12] (fpgacell)
                                                         net253 (net)
                      0.025722    0.000088   12.053485 v output253/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.165416    0.323785   12.377270 v output253/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.165416    0.000705   12.377975 v io_west_out[28] (out)
                                             12.377975   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.377975   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.127930   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.005882    0.022422   11.221370   12.059690 v cell2/CBnorth_out[15] (fpgacell)
                                                         net175 (net)
                      0.022422    0.000096   12.059786 v output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.166102    0.322930   12.382715 v output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[15] (net)
                      0.166103    0.000753   12.383469 v io_north_out[15] (out)
                                             12.383469   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.383469   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.133423   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.006483    0.022862   11.199351   12.063028 v cell1/CBeast_out[12] (fpgacell)
                                                         net140 (net)
                      0.022862    0.000069   12.063098 v output140/A (sky130_fd_sc_hd__buf_2)
     1    0.033955    0.164776    0.322166   12.385263 v output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.164776    0.000614   12.385878 v io_east_out[12] (out)
                                             12.385878   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.385878   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.135864   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.006592    0.022941   11.201112   12.064789 v cell1/CBeast_out[14] (fpgacell)
                                                         net142 (net)
                      0.022941    0.000069   12.064857 v output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.165047    0.322399   12.387257 v output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[14] (net)
                      0.165048    0.000635   12.387892 v io_east_out[14] (out)
                                             12.387892   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.387892   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.137939   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.013191    0.027252   11.199874   12.063551 v cell1/CBeast_out[3] (fpgacell)
                                                         net162 (net)
                      0.027252    0.000084   12.063636 v output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034100    0.165431    0.324476   12.388112 v output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.165431    0.000656   12.388768 v io_east_out[3] (out)
                                             12.388768   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.388768   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.138672   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.005562    0.022069   11.227426   12.065745 v cell2/CBnorth_out[14] (fpgacell)
                                                         net174 (net)
                      0.022069    0.000099   12.065845 v output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.166255    0.322895   12.388740 v output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[14] (net)
                      0.166256    0.000767   12.389506 v io_north_out[14] (out)
                                             12.389506   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.389506   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.139526   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.005957    0.022477   11.221453   12.068893 v cell3/CBnorth_out[15] (fpgacell)
                                                         net193 (net)
                      0.022477    0.000100   12.068995 v output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034386    0.166519    0.323273   12.392267 v output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[31] (net)
                      0.166520    0.000773   12.393040 v io_north_out[31] (out)
                                             12.393040   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.393040   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.142944   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.005476    0.021963   11.227290   12.074732 v cell3/CBnorth_out[14] (fpgacell)
                                                         net192 (net)
                      0.021963    0.000097   12.074828 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034423    0.166659    0.323173   12.398002 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[30] (net)
                      0.166660    0.000773   12.398774 v io_north_out[30] (out)
                                             12.398774   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.398774   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.148682   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207524    0.008223    0.837485 ^ cell0/clk (fpgacell)
     1    0.007940    0.029734   11.240881   12.078367 v cell0/SBsouth_out[2] (fpgacell)
                                                         net223 (net)
                      0.029734    0.000123   12.078489 v output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166593    0.326435   12.404924 v output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.166593    0.000748   12.405672 v io_south_out[2] (out)
                                             12.405672   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.405672   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.155640   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.007196    0.023370   11.244528   12.091969 v cell3/CBeast_out[9] (fpgacell)
                                                         net154 (net)
                      0.023370    0.000068   12.092037 v output154/A (sky130_fd_sc_hd__buf_2)
     1    0.033984    0.164903    0.322470   12.414507 v output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.164903    0.000624   12.415132 v io_east_out[25] (out)
                                             12.415132   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.415132   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.165039   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.007283    0.023432   11.244624   12.108301 v cell1/CBeast_out[9] (fpgacell)
                                                         net168 (net)
                      0.023432    0.000069   12.108371 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.165056    0.322610   12.430980 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.165056    0.000635   12.431615 v io_east_out[9] (out)
                                             12.431615   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.431615   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.181641   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.007861    0.029665   11.240751   12.104428 v cell1/SBsouth_out[2] (fpgacell)
                                                         net210 (net)
                      0.029665    0.000120   12.104548 v output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166593    0.326404   12.430952 v output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.166594    0.000748   12.431700 v io_south_out[18] (out)
                                             12.431700   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.431700   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.181641   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.006122    0.022597   11.298627   12.136947 v cell2/CBnorth_out[12] (fpgacell)
                                                         net172 (net)
                      0.022597    0.000098   12.137045 v output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.166105    0.323005   12.460050 v output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.166106    0.000753   12.460802 v io_north_out[12] (out)
                                             12.460802   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.460802   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.210693   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.005417    0.021880   11.297404   12.135724 v cell2/CBnorth_out[9] (fpgacell)
                                                         net200 (net)
                      0.021880    0.000093   12.135818 v output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.166252    0.322814   12.458631 v output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.166253    0.000767   12.459398 v io_north_out[9] (out)
                                             12.459398   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.459398   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.209351   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.005476    0.021952   11.297498   12.144938 v cell3/CBnorth_out[9] (fpgacell)
                                                         net186 (net)
                      0.021952    0.000097   12.145036 v output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.166095    0.322729   12.467765 v output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.166096    0.000753   12.468518 v io_north_out[25] (out)
                                             12.468518   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.468518   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.218384   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.006037    0.022535   11.298534   12.145975 v cell3/CBnorth_out[12] (fpgacell)
                                                         net189 (net)
                      0.022535    0.000095   12.146070 v output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.166104    0.322978   12.469049 v output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.166105    0.000753   12.469802 v io_north_out[28] (out)
                                             12.469802   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.469802   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.219849   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.004882    0.021254   11.346600   12.184919 v cell2/CBnorth_out[1] (fpgacell)
                                                         net180 (net)
                      0.021254    0.000096   12.185015 v output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.166083    0.322431   12.507446 v output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.166084    0.000753   12.508200 v io_north_out[1] (out)
                                             12.508200   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.508200   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.258179   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.004957    0.021341   11.346717   12.194158 v cell3/CBnorth_out[1] (fpgacell)
                                                         net177 (net)
                      0.021341    0.000100   12.194259 v output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.166243    0.322583   12.516841 v output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.166244    0.000767   12.517609 v io_north_out[17] (out)
                                             12.517609   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.517609   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.267578   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118763    0.006454    0.472976 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.121091    0.206923    0.356287    0.829263 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.207633    0.009057    0.838320 ^ cell2/clk (fpgacell)
     1    0.006229    0.022673   11.360217   12.198537 v cell2/CBnorth_out[2] (fpgacell)
                                                         net191 (net)
                      0.022673    0.000093   12.198630 v output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.166264    0.323152   12.521782 v output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.166266    0.000767   12.522550 v io_north_out[2] (out)
                                             12.522550   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.522550   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.272583   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.006276    0.022707   11.360269   12.207710 v cell3/CBnorth_out[2] (fpgacell)
                                                         net178 (net)
                      0.022707    0.000097   12.207807 v output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.166107    0.323052   12.530858 v output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.166108    0.000753   12.531611 v io_north_out[18] (out)
                                             12.531611   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.531611   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.281616   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.005496    0.029124   11.378228   12.225670 v cell3/CBeast_out[6] (fpgacell)
                                                         net151 (net)
                      0.029124    0.000068   12.225739 v output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033955    0.164856    0.324871   12.550609 v output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.164856    0.000614   12.551223 v io_east_out[22] (out)
                                             12.551223   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.551223   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.301147   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.005674    0.029440   11.378675   12.242352 v cell1/CBeast_out[6] (fpgacell)
                                                         net165 (net)
                      0.029440    0.000083   12.242435 v output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034026    0.165142    0.325230   12.567665 v output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.165143    0.000635   12.568300 v io_east_out[6] (out)
                                             12.568300   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.568300   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.318237   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.014196    0.028070   11.478350   12.325791 v cell3/CBeast_out[1] (fpgacell)
                                                         net145 (net)
                      0.028070    0.000068   12.325860 v output145/A (sky130_fd_sc_hd__buf_2)
     1    0.033952    0.164848    0.324382   12.650242 v output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.164848    0.000614   12.650856 v io_east_out[17] (out)
                                             12.650856   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.650856   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.400757   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.007713    0.022842   11.496015   12.343455 v cell3/CBeast_out[2] (fpgacell)
                                                         net146 (net)
                      0.022842    0.000077   12.343533 v output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034110    0.165401    0.322625   12.666158 v output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.165401    0.000655   12.666813 v io_east_out[18] (out)
                                             12.666813   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.666813   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.416748   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.014391    0.028207   11.478565   12.342242 v cell1/CBeast_out[1] (fpgacell)
                                                         net148 (net)
                      0.028207    0.000084   12.342326 v output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034018    0.165116    0.324638   12.666965 v output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.165116    0.000635   12.667600 v io_east_out[1] (out)
                                             12.667600   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.667600   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.417603   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.007586    0.022786   11.495870   12.359547 v cell1/CBeast_out[2] (fpgacell)
                                                         net159 (net)
                      0.022786    0.000069   12.359616 v output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034112    0.165413    0.322601   12.682218 v output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.165413    0.000667   12.682884 v io_east_out[2] (out)
                                             12.682884   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.682884   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.432861   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.690020 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.033290    0.000000   11.690020 v cell0/CBeast_in[7] (fpgacell)
     1    0.007800    0.023802    9.438680   21.128700 v cell0/SBsouth_out[0] (fpgacell)
                                                         net201 (net)
                      0.023802    0.000121   21.128820 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166248    0.323638   21.452457 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.166249    0.000734   21.453192 v io_south_out[0] (out)
                                             21.453192   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -21.453192   data arrival time
---------------------------------------------------------------------------------------------
                                           2021.203125   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.673784 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.673784 v cell2/CBeast_in[7] (fpgacell)
     1    0.006212    0.022657    9.486385   21.160170 v cell2/SBwest_out[0] (fpgacell)
                                                         net240 (net)
                      0.022657    0.000171   21.160339 v output240/A (sky130_fd_sc_hd__buf_2)
     1    0.034202    0.165778    0.322798   21.483137 v output240/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.165779    0.000718   21.483856 v io_west_out[16] (out)
                                             21.483856   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -21.483856   data arrival time
---------------------------------------------------------------------------------------------
                                           2021.233765   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.690020 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.033290    0.000000   11.690020 v cell0/CBeast_in[7] (fpgacell)
     1    0.006479    0.022853    9.486680   21.176701 v cell0/SBwest_out[0] (fpgacell)
                                                         net233 (net)
                      0.022853    0.000174   21.176874 v output233/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.165598    0.322743   21.499617 v output233/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.165598    0.000707   21.500324 v io_west_out[0] (out)
                                             21.500324   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -21.500324   data arrival time
---------------------------------------------------------------------------------------------
                                           2021.250122   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.673784 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.673784 v cell2/CBeast_in[7] (fpgacell)
     1    0.005167    0.021588    9.821792   21.495575 v cell2/CBnorth_out[0] (fpgacell)
                                                         net169 (net)
                      0.021588    0.000099   21.495676 v output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.166247    0.322689   21.818365 v output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.166248    0.000767   21.819132 v io_north_out[0] (out)
                                             21.819132   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -21.819132   data arrival time
---------------------------------------------------------------------------------------------
                                           2021.569214   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.673784 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.673784 v cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.045388    9.726019   21.399803 v cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.045388    0.000000   21.399803 v cell3/SBwest_in[0] (fpgacell)
     1    0.013814    0.027750    2.137624   23.537426 v cell3/CBeast_out[0] (fpgacell)
                                                         net144 (net)
                      0.027750    0.000076   23.537504 v output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034019    0.165114    0.324444   23.861948 v output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.165114    0.000636   23.862583 v io_east_out[16] (out)
                                             23.862583   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.862583   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.612549   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.013700    0.029225   11.129225   11.992902 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029225    0.000000   11.992902 v cell0/CBeast_in[1] (fpgacell)
     1    0.034900    0.045388    9.735844   21.728746 v cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.045388    0.000000   21.728746 v cell1/SBwest_in[0] (fpgacell)
     1    0.007701    0.023732    1.817861   23.546608 v cell1/SBsouth_out[0] (fpgacell)
                                                         net208 (net)
                      0.023732    0.000117   23.546724 v output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166247    0.323608   23.870333 v output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.166248    0.000734   23.871065 v io_south_out[16] (out)
                                             23.871065   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.871065   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.620972   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.239184    0.008721    0.847441 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.673784 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.673784 v cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.045388    9.726019   21.399803 v cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.045388    0.000000   21.399803 v cell3/SBwest_in[0] (fpgacell)
     1    0.005076    0.021479    2.250692   23.650496 v cell3/CBnorth_out[0] (fpgacell)
                                                         net176 (net)
                      0.021479    0.000096   23.650591 v output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.166245    0.322643   23.973234 v output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.166246    0.000767   23.974003 v io_north_out[16] (out)
                                             23.974003   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.974003   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.723999   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027131    0.199980    0.138226    0.138226 ^ clk (in)
                                                         clk (net)
                      0.200020    0.000000    0.138226 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058111    0.118181    0.328296    0.466522 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.118202    0.001226    0.467748 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142029    0.238734    0.370972    0.838720 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.242850    0.024957    0.863678 ^ cell1/clk (fpgacell)
     1    0.013700    0.029225   11.129225   11.992902 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029225    0.000000   11.992902 v cell0/CBeast_in[1] (fpgacell)
     1    0.034900    0.045388    9.735844   21.728746 v cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.045388    0.000000   21.728746 v cell1/SBwest_in[0] (fpgacell)
     1    0.013683    0.027656    2.137480   23.866224 v cell1/CBeast_out[0] (fpgacell)
                                                         net137 (net)
                      0.027656    0.000069   23.866295 v output137/A (sky130_fd_sc_hd__buf_2)
     1    0.033936    0.164777    0.324155   24.190449 v output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.164777    0.000613   24.191063 v io_east_out[0] (out)
                                             24.191063   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -24.191063   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.940918   slack (MET)



