Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jan 21 20:37:42 2024
| Host         : DESKTOP-2RCNUVR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW2
                            (input port)
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.960ns  (logic 5.213ns (58.175%)  route 3.748ns (41.825%))
  Logic Levels:           4  (IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  SW2 (IN)
                         net (fo=0)                   0.000     0.000    SW2
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  SW2_IBUF_inst/O
                         net (fo=2, routed)           1.222     2.685    design_1_i/xup_and2_0/b
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     2.809 r  design_1_i/xup_and2_0/y_INST_0/O
                         net (fo=2, routed)           0.859     3.668    design_1_i/xup_or2_0/a
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.124     3.792 r  design_1_i/xup_or2_0/y_INST_0/O
                         net (fo=1, routed)           1.668     5.459    LD2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.960 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000     8.960    LD2
    U19                                                               r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW2
                            (input port)
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.923ns  (logic 5.118ns (57.350%)  route 3.806ns (42.650%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  SW2 (IN)
                         net (fo=0)                   0.000     0.000    SW2
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  SW2_IBUF_inst/O
                         net (fo=2, routed)           1.222     2.685    design_1_i/xup_and2_0/b
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     2.809 r  design_1_i/xup_and2_0/y_INST_0/O
                         net (fo=2, routed)           2.584     5.394    LD1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.923 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000     8.923    LD1
    E19                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW3
                            (input port)
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.222ns  (logic 5.082ns (61.804%)  route 3.141ns (38.196%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  SW3 (IN)
                         net (fo=0)                   0.000     0.000    SW3
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  SW3_IBUF_inst/O
                         net (fo=1, routed)           1.249     2.697    design_1_i/xup_and2_1/b
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     2.821 r  design_1_i/xup_and2_1/y_INST_0/O
                         net (fo=2, routed)           1.892     4.713    LD3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.509     8.222 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000     8.222    LD3
    V19                                                               r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.194ns  (logic 5.082ns (62.015%)  route 3.113ns (37.985%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW0_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.832    design_1_i/xup_inv_0/a
    SLICE_X0Y9           LUT1 (Prop_lut1_I0_O)        0.124     2.956 r  design_1_i/xup_inv_0/y_INST_0/O
                         net (fo=1, routed)           1.733     4.689    LD0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.194 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     8.194    LD0
    U16                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW4
                            (input port)
  Destination:            LD4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 4.959ns (69.428%)  route 2.184ns (30.572%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  SW4 (IN)
                         net (fo=0)                   0.000     0.000    SW4
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SW4_IBUF_inst/O
                         net (fo=1, routed)           2.184     3.635    LD4_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.509     7.143 r  LD4_OBUF_inst/O
                         net (fo=0)                   0.000     7.143    LD4
    W18                                                               r  LD4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            LD6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.100ns  (logic 4.956ns (69.800%)  route 2.144ns (30.200%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  SW6_IBUF_inst/O
                         net (fo=1, routed)           2.144     3.594    LD6_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.506     7.100 r  LD6_OBUF_inst/O
                         net (fo=0)                   0.000     7.100    LD6
    U14                                                               r  LD6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW7
                            (input port)
  Destination:            LD7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.096ns  (logic 4.960ns (69.894%)  route 2.136ns (30.106%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW7 (IN)
                         net (fo=0)                   0.000     0.000    SW7
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  SW7_IBUF_inst/O
                         net (fo=1, routed)           2.136     3.595    LD7_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.096 r  LD7_OBUF_inst/O
                         net (fo=0)                   0.000     7.096    LD7
    V14                                                               r  LD7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW5
                            (input port)
  Destination:            LD5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.058ns  (logic 4.981ns (70.567%)  route 2.077ns (29.433%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  SW5 (IN)
                         net (fo=0)                   0.000     0.000    SW5
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  SW5_IBUF_inst/O
                         net (fo=1, routed)           2.077     3.543    LD5_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.514     7.058 r  LD5_OBUF_inst/O
                         net (fo=0)                   0.000     7.058    LD5
    U15                                                               r  LD5 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            LD6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.425ns (75.992%)  route 0.450ns (24.008%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  SW6_IBUF_inst/O
                         net (fo=1, routed)           0.450     0.668    LD6_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.875 r  LD6_OBUF_inst/O
                         net (fo=0)                   0.000     1.875    LD6
    U14                                                               r  LD6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW5
                            (input port)
  Destination:            LD5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.450ns (77.233%)  route 0.427ns (22.767%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  SW5 (IN)
                         net (fo=0)                   0.000     0.000    SW5
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  SW5_IBUF_inst/O
                         net (fo=1, routed)           0.427     0.661    LD5_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.877 r  LD5_OBUF_inst/O
                         net (fo=0)                   0.000     1.877    LD5
    U15                                                               r  LD5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW7
                            (input port)
  Destination:            LD7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.429ns (76.078%)  route 0.449ns (23.922%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW7 (IN)
                         net (fo=0)                   0.000     0.000    SW7
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  SW7_IBUF_inst/O
                         net (fo=1, routed)           0.449     0.676    LD7_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.878 r  LD7_OBUF_inst/O
                         net (fo=0)                   0.000     1.878    LD7
    V14                                                               r  LD7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW4
                            (input port)
  Destination:            LD4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.429ns (74.898%)  route 0.479ns (25.102%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  SW4 (IN)
                         net (fo=0)                   0.000     0.000    SW4
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SW4_IBUF_inst/O
                         net (fo=1, routed)           0.479     0.698    LD4_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.907 r  LD4_OBUF_inst/O
                         net (fo=0)                   0.000     1.907    LD4
    W18                                                               r  LD4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW2
                            (input port)
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.487ns (64.094%)  route 0.833ns (35.906%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  SW2 (IN)
                         net (fo=0)                   0.000     0.000    SW2
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  SW2_IBUF_inst/O
                         net (fo=2, routed)           0.405     0.637    design_1_i/xup_and2_1/a
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.045     0.682 r  design_1_i/xup_and2_1/y_INST_0/O
                         net (fo=2, routed)           0.428     1.110    LD3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.320 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000     2.320    LD3
    V19                                                               r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.472ns (62.754%)  route 0.874ns (37.246%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW0_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.727    design_1_i/xup_inv_0/a
    SLICE_X0Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.772 r  design_1_i/xup_inv_0/y_INST_0/O
                         net (fo=1, routed)           0.367     1.140    LD0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.345 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     2.345    LD0
    U16                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW2
                            (input port)
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.524ns (61.084%)  route 0.971ns (38.916%))
  Logic Levels:           4  (IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  SW2 (IN)
                         net (fo=0)                   0.000     0.000    SW2
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  SW2_IBUF_inst/O
                         net (fo=2, routed)           0.405     0.637    design_1_i/xup_and2_1/a
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.045     0.682 r  design_1_i/xup_and2_1/y_INST_0/O
                         net (fo=2, routed)           0.247     0.929    design_1_i/xup_or2_0/b
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.045     0.974 r  design_1_i/xup_or2_0/y_INST_0/O
                         net (fo=1, routed)           0.319     1.293    LD2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.495 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000     2.495    LD2
    U19                                                               r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.505ns (59.252%)  route 1.035ns (40.748%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  SW1_IBUF_inst/O
                         net (fo=1, routed)           0.335     0.564    design_1_i/xup_and2_0/a
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.045     0.609 r  design_1_i/xup_and2_0/y_INST_0/O
                         net (fo=2, routed)           0.700     1.309    LD1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.540 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000     2.540    LD1
    E19                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------





