Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Dec  3 15:50:24 2020
| Host         : connors-workstation running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file axi_cpu_wrapper_control_sets_placed.rpt
| Design       : axi_cpu_wrapper
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    78 |
|    Minimum number of control sets                        |    78 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   242 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    78 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    29 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             226 |           84 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             285 |          112 |
| Yes          | No                    | No                     |             204 |           54 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             791 |          261 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                                                                                               Enable Signal                                                                                               |                                                                Set/Reset Signal                                                               | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                           | axi_cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                 |                1 |              1 |
| ~axi_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | axi_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | axi_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                             |                1 |              1 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                           | axi_cpu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                       |                1 |              1 |
|  axi_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | axi_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          | axi_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                             |                1 |              1 |
|  axi_cpu_i/mdm_1/U0/Ext_JTAG_UPDATE                           | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |
|  axi_cpu_i/mdm_1/U0/Ext_JTAG_UPDATE                           | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |
|  axi_cpu_i/mdm_1/U0/Ext_JTAG_UPDATE                           | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |
|  axi_cpu_i/mdm_1/U0/Ext_JTAG_UPDATE                           | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |
| ~axi_cpu_i/mdm_1/U0/Ext_JTAG_UPDATE                           |                                                                                                                                                                                                           | axi_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                           | axi_cpu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                       |                1 |              1 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                           | axi_cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                 |                1 |              1 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                           | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                 |                1 |              1 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 |                                                                                                                                               |                1 |              2 |
|  axi_cpu_i/mdm_1/U0/Ext_JTAG_UPDATE                           | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |
|  axi_cpu_i/mdm_1/U0/Ext_JTAG_UPDATE                           |                                                                                                                                                                                                           |                                                                                                                                               |                2 |              3 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                            | axi_cpu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                 |                1 |              4 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                       |                                                                                                                                               |                1 |              4 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                          | axi_cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                2 |              4 |
|  axi_cpu_i/mdm_1/U0/Ext_JTAG_UPDATE                           | axi_cpu_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | axi_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | axi_cpu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |
|  axi_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | axi_cpu_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                               | axi_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                           | axi_cpu_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                           |                2 |              4 |
|  axi_cpu_i/mdm_1/U0/Ext_JTAG_UPDATE                           | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                               |                2 |              4 |
| ~axi_cpu_i/mdm_1/U0/Ext_JTAG_UPDATE                           |                                                                                                                                                                                                           | axi_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              5 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                           | axi_cpu_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                3 |              5 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                           | axi_cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                              |                2 |              6 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                           | axi_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | axi_cpu_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  axi_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | axi_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                 |                                                                                                                                               |                2 |              6 |
|  axi_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | axi_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                               |                1 |              6 |
|  axi_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | axi_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                             |                                                                                                                                               |                2 |              6 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                           | axi_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                       | axi_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                2 |              7 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | axi_cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                2 |              7 |
|  axi_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | axi_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                               |                2 |              8 |
|  axi_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                               |                7 |              8 |
|  axi_cpu_i/mdm_1/U0/Ext_JTAG_UPDATE                           | axi_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                           |                                                                                                                                               |                1 |              8 |
| ~axi_cpu_i/mdm_1/U0/Ext_JTAG_UPDATE                           | axi_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                               |                3 |              8 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                               |                1 |              8 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | axi_cpu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                2 |              8 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                          | axi_cpu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                 |                2 |              8 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                               |                1 |              8 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                          | axi_cpu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                 |                4 |              9 |
|  axi_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | axi_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                               |                3 |             10 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                           | axi_cpu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |             10 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                           | axi_cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |             11 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                           | axi_cpu_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                       |                2 |             11 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                           | axi_cpu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                 |                5 |             11 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             16 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                              | axi_cpu_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                       |                7 |             19 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             20 |
|  axi_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                           | axi_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                               |                5 |             23 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                       | axi_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                 |                6 |             28 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                           | axi_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                 |               11 |             30 |
|  axi_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                               |                8 |             32 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               13 |             32 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_1[0]                                                        | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             32 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                           | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               11 |             32 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                         | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               10 |             32 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                               |                5 |             32 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     | axi_cpu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |               32 |             32 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                 | axi_cpu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                 |                5 |             32 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                     | axi_cpu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                 |               11 |             32 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                   | axi_cpu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                 |               10 |             32 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                       | axi_cpu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                 |                4 |             32 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               10 |             32 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                5 |             32 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               12 |             32 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                    |                                                                                                                                               |                9 |             33 |
|  axi_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | axi_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          |                                                                                                                                               |               14 |             47 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               27 |             75 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Performance_Debug_Control.dbg_freeze_nohalt_reg                     |                                                                                                                                               |               11 |             75 |
|  axi_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                           |                                                                                                                                               |               28 |             80 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[32]                                                                                  |                                                                                                                                               |               16 |            128 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                           | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               61 |            149 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                           |                                                                                                                                               |               58 |            160 |
|  axi_cpu_i/clk_wiz_1/inst/clk_out1                            | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 | axi_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               68 |            218 |
+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


