
-----------------------t65:NW----------------------------

**input**: rule:NW.W.1, comment:Width  >=  0.47 um  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.47'}
**input**: rule:NW.S.1, comment:Space  >=  0.47 um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.47'}
**input**: rule:NW.S.2, comment:Space of two NW1V with different potentials  >=  1.0 um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '1.0'}
**input**: rule:NW.S.3, comment:NW1V space to NW2V with different potentials  >=  1.2 um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '1.2'}
**input**: rule:NW.S.4, comment:Space of two NW2V with different potentials  >=  NW2V 1.2 um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '1.2'}
**input**: rule:NW.S.5, comment:Space to PW STRAP  >=  0.16 um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.16'}
**input**: rule:NW.S.6, comment:Space to N+active except dummy TCD region  >=  0.16 um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.16'}
**input**: rule:NW.S.7, comment:Space to (N+active interact OD2)  >=  0.31 um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.31'}
**input**: rule:NW.EN.1, comment:Enclosure of NW STRAP  >=  0.16 um  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.16'}
**input**: rule:NW.EN.2, comment:Enclosure of P+active  >=  0.16 um  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.16'}
**input**: rule:NW.EN.3, comment:ENClosure of (P+active interact with OD2)  >=  0.31 um  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.31'}
**input**: rule:NW.A.1, comment:Area  >=  0.64 um2  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.64'}
**input**: rule:NW.A.2, comment:Enclosed Area  >=  0.64 um2  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.64'}
**input**: rule:NW.A.3, comment:Area (one of edge length  <  0.8 um)  >=  1.0 um2  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '1.0'}
**input**: rule:NW.A.4, comment:Enclosed Area (one of the enclosed edge length  <  0.8 um)  >=  1.0 um2  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '1.0'}
**input**: rule:NW.S.1.SRM_SRAMDMY, comment:Spacing between NW along the boundary of SRM and SRAMDMY  
**ouput**: {'classification': 'Spacing', 'symbol': 'N/A', 'value': 'N/A'}

-----------------------t65:OD----------------------------

**input**: rule:OD.W.1, comment:Width  >=  0.08  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.08'}
**input**: rule:OD.W.2, comment:Width of MOS ( <=  1.2V) [for core device]  >=  0.12  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.12'}
**input**: rule:OD.W.3, comment:Width of MOS ( >  1.2V to  <=  3.3V) [for I/O device]  >=  0.4  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.4'}
**input**: rule:OD.W.4, comment:Width of 45 degree bent OD Please make sure the vertex of 45 degree pattern is on 5nm grid (refer to the guideline ,  G.6gU ,  in section 3.7)  >=  0.18  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.18'}
**input**: rule:OD.S.1, comment:Space  >=  0.11  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.11'}
**input**: rule:OD.S.2, comment:Space (inside OD2)  >=  0.18  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.18'}
**input**: rule:OD.S.3, comment:Space of two ODs (width (W)  >  0.15 m) ,  if the parallel length (L)  >=  0.2 m  >=  0.13  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.2'}
**input**: rule:OD.S.3.1, comment:Space to OD (width (W)  >  0.15 m) ,  if the parallel length (L)  >=  0.2 m  >=  0.125  
**ouput**: {'classification': 'Spacing', 'symbol': '>', 'value': '0.15'}
**input**: rule:OD.S.4, comment:Space to 45-degree bent OD  >=  0.18  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.18'}
**input**: rule:OD.S.5, comment:Space between two segments of a U-shape or an O-shape OD (notch only)  >=  0.18  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.18'}
**input**: rule:OD.A.1, comment:Area  >=  0.054  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.054'}
**input**: rule:OD.A.2, comment:Enclosed area  >=  0.085  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.085'}
**input**: rule:OD.L.1, comment:Maximum length of {ACTIVE (source) [width  <  0.15 m] interacts with butted_STRAP}  <=  0.5  
**ouput**: {'classification': 'Length', 'symbol': '<=', 'value': '0.5'}
**input**: rule:OD.L.2, comment:Maximum OD length [OD width is  <  0.15 m] between two contacts as well as between one contact and the OD line end  <=  25  
**ouput**: {'classification': 'Length', 'symbol': '>=', 'value': '0.15'}
**input**: rule:OD.R.1, comment:OD must be fully covered by {NP OR PP} except for {DOD OR NWDMY}  
**ouput**: {'classification': 'Enclosure', 'symbol': 'N/A', 'value': 'N/A'}
**input**: rule:OD.DN.1L, comment:{OD OR DOD} density across full chip  >=  25%  
**ouput**: {'classification': 'Density', 'symbol': '>=', 'value': '25'}
**input**: rule:OD.DN.1H, comment:{OD OR DOD} density across full chip  <=  75%  
**ouput**: {'classification': 'Density', 'symbol': '<=', 'value': '75'}
**input**: rule:OD.DN.2L, comment:Min. OD density over window 150 step 75  >=  20%  
**ouput**: {'classification': 'Density', 'symbol': '>=', 'value': '20'}
**input**: rule:OD.DN.2H_IO, comment:Max. OD density over window 150 step 75  <=  90%  
**ouput**: {'classification': 'Density', 'symbol': '>=', 'value': '90'}
**input**: rule:OD.DN.2H_CORE, comment:Max. OD density over window 150 step 75  <=  80% in core  
**ouput**: {'classification': 'Density', 'symbol': '<=', 'value': '80%'}
**input**: rule:OD.DN.3L, comment:Min. OD density over window 150 step 75  >=  20% (within ODBLK)  
**ouput**: {'classification': 'Density', 'symbol': '>=', 'value': '20'}
**input**: rule:OD.DN.3H_IO, comment:Max. OD density over window 150 step 75  <=  90% (within ODBLK)  
**ouput**: {'classification': 'Density', 'symbol': '<=', 'value': '90'}
**input**: rule:OD.DN.3H_CORE, comment:Max. OD density over window 150 step 75  <=  80% in core (within ODBLK)  
**ouput**: {'classification': 'Density', 'symbol': '<=', 'value': '80'}
**input**: rule:OD.S.1.SRM_SRAMDMY, comment:Spacing between OD along the boundary of SRM and SRAMDMY  
**ouput**: {'classification': 'Spacing', 'symbol': 'N/A', 'value': 'N/A'}

-----------------------t65:PO----------------------------

**input**: rule:PO.W.1, comment:Width  >=  0.06 um  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.06'}
**input**: rule:PO.S.1, comment:Space  >=  0.12 um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.12'}
**input**: rule:PO.S.2, comment:GATE space in the same OD  >=  0.13 um.  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.13'}
**input**: rule:PO.W.2, comment:Channel length of 2.5V MOS  >=  0.28 um  
**ouput**: {'classification': 'Length', 'symbol': '>=', 'value': '0.28'}
**input**: rule:PO.W.3, comment:Channel length of 3.3V MOS (except gate without PO CO in RFDMY)  >=  0.38 um  
**ouput**: {'classification': 'Length', 'symbol': '>=', 'value': '0.38'}
**input**: rule:PO.W.4, comment:Channel length of 1.8V MOS  >=  0.2 um  
**ouput**: {'classification': 'Length', 'symbol': '>=', 'value': '0.2'}
**input**: rule:PO.W.5, comment:Width of 45 degree FIELD poly  >=  0.19 um  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.19'}
**input**: rule:PO.S.16, comment:Space to 45 degree FIELD poly  >=  0.19 um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.19'}
**input**: rule:PO.S.2.1, comment:Gate space [either one channel length  >  0.09 um]  >=  0.15 um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.15'}
**input**: rule:PO.S.3, comment:Min. two 1.8V , 2.5V or 3.3V POLY space on OD w/o contact  >=  0.25 um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.25'}
**input**: rule:PO.S.4, comment:Field PO space to OD  >=  0.05 um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.05'}
**input**: rule:PO.S.4.1, comment:Gate space when the area enclosed by (L-shape OD & PO  <  0.0121 um2)  >=  0.15 um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.15'}
**input**: rule:PO.S.5, comment:Space to L-shape OD when PO & OD are in same MOS(channel width  <  0.15 ) 0.1 um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.1'}
**input**: rule:PO.S.6, comment:L-shape PO space to OD when PO and OD are in same MOS (channel width  <  0.15 um) 0.1 um  
**ouput**: {'classification': 'Spacing', 'symbol': 'N/A', 'value': '0.1'}
**input**: rule:PO.S.7, comment:Space if at least one PO width is  >  0.13 um ,  and the PO parallel run length is  >  0.18 um (individual projection).  >=  0.18  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.18'}
**input**: rule:PO.S.9, comment:Space of {PO AND RPO}  >=  0.25  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.25'}
**input**: rule:PO.S.10, comment:Space at PO line-end (W < Q1 = 0.090) in a dense-line-end configuration  If PO has parallel run length with opposite PO (measured with T1 = 0.035 extension) along 2 adjacent edges of PO [any one edge  < Q1 distance from the corner of the two edges] ,  then one of the space (S1 or S2) needs to be at least this value (except for small jog with edge length  <  0.06 um(R))  >=  0.14  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.14'}
**input**: rule:PO.EX.1, comment:Extension on OD (end-cap)  >=  0.14  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.14'}
**input**: rule:PO.EX.2, comment:OD extension on PO  >=  0.115  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.115'}
**input**: rule:PO.EX.3, comment:Extension on OD (end-cap) when the PO space to L-shape OD (in the same MOS) is  <  0.1 um ,  and the channel width (W) is  >=  0.15 um.  >=  0.16  
**parse_error**: 

The classification is "Extension" because the rule pertains to extending an end-cap on OD under specific conditions. The primary condition mentioned is that the PO space must be less than 0.1, which triggers the need for extension.

```json
{
  "classification": "Extension",
  "symbol": "<",
  "value": 0.1
}
```
**input**: rule:PO.L.1, comment:Maximum PO length between 2 contacts ,  as well as the length bewteen one contact and the end of PO gate ,  when the PO width   <  0.13 um (except RTMOM region)  <=   25.0 um  
**ouput**: {'classification': 'Length', 'symbol': '>=', 'value': '25.0'}
**input**: rule:PO.A.1, comment:Area  >=  0.042  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.042'}
**input**: rule:PO.A.1.1, comment:Area {PO not interacting with Gate}  >=  0.051  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.051'}
**input**: rule:PO.A.2, comment:Enclosed area  >=  0.094  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.094'}
**input**: rule:PO.DN.1L, comment:Min. POLY density across full chip  >=  14%  
**ouput**: {'classification': 'Density', 'symbol': '>=', 'value': '14'}
**input**: rule:PO.DN.1H, comment:Max. poly density across full chip  <=  40%  
**ouput**: {'classification': 'Density', 'symbol': '<=', 'value': '40'}
**input**: rule:PO.DN.2, comment:{OD OR DOD OR PO OR DPO } local density (minimun) over window 20um x 20um stepping 10um  >=  0.1%  
**ouput**: {'classification': 'Density', 'symbol': '>=', 'value': '0.1'}
**input**: rule:PO.DN.3, comment:PO density within POBLK except TCDDMY 14 %  
**ouput**: {'classification': 'Density', 'symbol': '<=', 'value': '14'}
**input**: rule:PO.R.1, comment:GATE must be a rectangle orthogonal to grid. (Both bent GATE and Gate to have jog are not allowed).  
**ouput**: {'classification': 'Restrictions', 'symbol': 'N/A', 'value': 'N/A'}
**input**: rule:PO.R.4, comment:PO intersecting OD must form two or more diffusions except RTMOM region (RTMOMDMY ,  CAD layer  155;21).  
**ouput**: {'classification': 'Restrictions', 'symbol': 'N/A', 'value': 'N/A'}
**input**: rule:PO.S.15, comment:Large PO to gate [channel length  <= 0.08 um] space. The large PO is defined as PO area  >= 630 um and interact with regions of density  >  70% flagged by 30 um x 30 um (stepping 15 um) window density check. DPO will be excluded from density check. 1.0  
**ouput**: {'classification': 'Spacing', 'symbol': '<=', 'value': '0.08'}
**input**: rule:PO.R.6, comment:H-gate forbidden with channel length (V)  <  0.11 mm ,  PO center bar length (U)  <  0.425 mm ,  all four H-legs length (X)  >  0.065 mm ,  and all four H-legs width (Y)  <  0.255 mm.  
**ouput**: {'classification': 'Restrictions', 'symbol': 'N/A', 'value': 'N/A'}
**input**: rule:PO.R.8, comment:It is prohibited for Floating Gate if the effective source/drain is not connected together  
**ouput**: {'classification': 'Restrictions', 'symbol': 'N/A', 'value': 'N/A'}
**input**: rule:PO.FU.R.8, comment:FUSELINK must exist and be inside POFUSE if POFUSE is exist.  
**ouput**: {'classification': 'Restrictions', 'symbol': 'N/A', 'value': 'N/A'}
**input**: rule:PO.S.1.SRM_SRAMDMY, comment:Spacing between POLY along the boundary of SRM and SRAMDMY  
**ouput**: {'classification': 'Spacing', 'symbol': 'N/A', 'value': 'N/A'}
**input**: rule:PO.S.14m, comment:Gate space to ( OD2 OR (NW OR NT_N) ) in Core NMOS  >=  1.0um  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '1.0'}
**input**: rule:PO.EN.1m, comment:Recommmended 1.0V or 1.2V PMOS gate enclosure by ((NW NOT OD2) NOT NT_N) for 3.3V IO process  >=  1.0 um  Recommmended 1.0V or 1.2V PMOS gate enclosure by (NW NOT NT_N) for 1.8V or 2.5V IO process  >=  1.0 um  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '1.0'}
**input**: rule:PO.EN.2m, comment:Gate enclosure by ( OD2 NOT (NW OR NT_N) ) in IO NMOS  >=  2.0um  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '2.0'}
**input**: rule:PO.EN.3m, comment:Recommmended 3.3V PMOS gate enclosure by ((NW AND OD2) NOT NT_N)  >=  1.5 um  Recommmended 1.8V or 2.5V PMOS gate enclosure by (NW NOT NT_N)  >=  1.5 um  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '1.5'}

-----------------------t65:PP----------------------------

**input**: rule:PP.W.1, comment:Width  >=  0.18  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.18'}
**input**: rule:PP.S.1, comment:Space  >=  0.18  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.18'}
**input**: rule:PP.S.2, comment:Space to N+ACTIVE (non-butted)  >=  0.13  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.13'}
**input**: rule:PP.S.4, comment:Space to NW STRAP (non-butted)  >=  0.02  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.02'}
**input**: rule:PP.S.5, comment:{PP edge on OD} space to NMOS GATE  >=  0.32  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.32'}
**input**: rule:PP.S.6, comment:Butted PW STRAP space to PO in the same OD [the butted N+ACTIVE extending 0  <  J1  <  0.16 mm]  >=  0.32  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.32'}
**input**: rule:PP.S.7, comment:Space to N-type unsilicided OD/PO  >=  0.20  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.20'}
**input**: rule:PP.EN.1, comment:{NP OR PP} enclosure of PO (except DPO)  >=  0.15  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.15'}
**input**: rule:PP.EX.1, comment:Extension on P+ACTIVE  >=  0.13  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.13'}
**input**: rule:PP.EX.2, comment:Extension on PW STRAP  >=  0.02  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.02'}
**input**: rule:PP.EX.3, comment:Extension on P-type unsilicided OD/PO  >=  0.20  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.20'}
**input**: rule:PP.EX.4, comment:{PP edge on OD} extension on PMOS GATE  >=  0.32  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.32'}
**input**: rule:PP.O.1, comment:Overlap of OD  >=  0.13  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.13'}
**input**: rule:PP.A.1, comment:Area  >=  0.122 um2  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.122'}
**input**: rule:PP.A.2, comment:Enclosed area  >=  0.122 um2  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.122'}
**input**: rule:PP.A.3, comment:Area of butted PW STRAP  >=  0.04  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.04'}
**input**: rule:PP.R.1, comment:PP must fully cover {PMOS GATE SIZING 0.16 mm}  >=  0.16  
**ouput**: {'classification': 'Restrictions', 'symbol': 'N/A', 'value': 'N/A'}
**input**: rule:PP.R.2, comment:Overlap of NP is not allowed  
**ouput**: {'classification': 'Restrictions', 'symbol': 'N/A', 'value': 'N/A'}
**input**: rule:PP.S.1.SRM_SRAMDMY, comment:Spacing between PP along the boundary of SRM and SRAMDMY  
**ouput**: {'classification': 'Spacing', 'symbol': 'N/A', 'value': 'N/A'}

-----------------------t65:NP----------------------------

**input**: rule:NP.W.1, comment:Width  >=  0.18  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.18'}
**input**: rule:NP.S.1, comment:Space  >=  0.18  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.18'}
**input**: rule:NP.S.2, comment:Space to P+ACTIVE (non-butted)  >=  0.13  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.13'}
**input**: rule:NP.S.4, comment:Space to PW STRAP (non-butted)  >=  0.02  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.02'}
**input**: rule:NP.S.5, comment:{NP edge on OD} space to PMOS GATE  >=  0.32  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.32'}
**input**: rule:NP.S.6, comment:Butted NW STRAP space to PO in the same OD [the butted P+ACTIVE extending 0  <  J1  <  0.16 um]  >=  0.32  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.32'}
**input**: rule:NP.S.7, comment:Space to P-type unsilicided OD/PO  >=  0.20  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.20'}
**input**: rule:NP.EX.1, comment:Extension on N+ACTIVE  >=  0.13  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.13'}
**input**: rule:NP.EX.2, comment:Extension on NW STRAP  >=  0.02  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.02'}
**input**: rule:NP.EX.3, comment:Extension on N-type unsilicided OD/PO  >=  0.20  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.20'}
**input**: rule:NP.EX.4, comment:{NP edge on OD} extension on NMOS GATE  >=  0.32  
**ouput**: {'classification': 'Extension', 'symbol': '>=', 'value': '0.32'}
**input**: rule:NP.O.1, comment:Overlap of OD  >=  0.13  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.13'}
**input**: rule:NP.A.1, comment:Area  >=  0.122 um2  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.122'}
**input**: rule:NP.A.2, comment:Enclosed area  >=  0.122 um2  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.122'}
**input**: rule:NP.A.3, comment:Area of butted NW STRAP  >=  0.04  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.04'}
**input**: rule:NP.R.1, comment:NP must fully cover {NMOS GATE SIZING 0.16 um}  >=  0.16  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.16'}
**input**: rule:NP.S.1.SRM_SRAMDMY, comment:Spacing between NP along the boundary of SRM and SRAMDMY  
**ouput**: {'classification': 'Spacing', 'symbol': 'N/A', 'value': 'N/A'}

-----------------------t65:CO----------------------------

**input**: rule:CO.W.1, comment:Width (maximum  =  minimum except for seal-ring and fuse protection ring)  =  0.09 um  CO.R.3  45-degree rotated CO is not allowed  
**ouput**: {'classification': 'Width', 'symbol': '=', 'value': '0.09'}
**input**: rule:CO.W.2, comment:CO bar width  =  0.09 um (CO bar is covered by SEALRING layer and only allowed in seal-ring and fuse protecion ring)  
**ouput**: {'classification': 'Width', 'symbol': '=', 'value': '0.09'}
**input**: rule:CO.S.1, comment:Space  >=  0.11  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.11'}
**input**: rule:CO.S.2, comment:Space to 3-neighboring CO ( <  0.15 um distance)  >=  0.14  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.14'}
**input**: rule:CO.S.2.1, comment:Space to neighboring CO [different net and common parallel run length  >  0]   >=  0.14  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.14'}
**input**: rule:CO.S.2.2, comment:Space to neighboring CO [different net]  >=  0.12  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.12'}
**input**: rule:CO.S.3, comment:Space to GATE (Overlap of GATE is not allowed)  >=   0.055  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.055'}
**input**: rule:CO.S.4, comment:{CO inside PO} space to OD  >=  0.07  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.07'}
**input**: rule:CO.S.5, comment:{CO inside OD} space to 1.8V or 2.5V or 3.3V GATE  >=  0.09  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.09'}
**input**: rule:CO.S.6, comment:Space to butted PP/NP edge on OD (overlap of NP/PP boundary on OD is not allowed.)  >=  0.06  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.06'}
**input**: rule:CO.EN.1, comment:Enclosure by OD  >=  0.015 um  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.015'}
**input**: rule:CO.EN.1.1, comment:Enclosure by OD [at least two opposite side]  >=  0.03 um.  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.03'}
**input**: rule:CO.EN.2, comment:Enclosure by PO  >=  0.01  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.01'}
**input**: rule:CO.EN.3_CO.EN.4, comment:Enclosure by PO [at least two opposite sides]  >=  0.04  , or [all sides]  >=  0.03  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.04'}
**input**: rule:CO.S.1.SRM_SRAMDMY, comment:Spacing between CO along the boundary of SRM and SRAMDMY  
**ouput**: {'classification': 'Spacing', 'symbol': 'N/A', 'value': 'N/A'}

-----------------------t65:M1----------------------------

**input**: rule:M1.W.1, comment:Width  >=  0.09  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.09'}
**input**: rule:M1.W.2, comment:Width of 45-degree bent M1 Please make sure the vertex of 45 degree pattern is on 5nm grid (refer to the guideline ,  G.6gU ,  in section 3.7)  >=  0.19  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.19'}
**input**: rule:M1.W.3, comment:Maximum width  <=  12.00  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '12'}
**input**: rule:M1.S.1, comment:Space  >=  0.09  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.09'}
**input**: rule:M1.S.2, comment:Space [at least one metal line width  >  0.2 um  and the parallel metal run length  >  0.38 um ] (union projection)  >=  0.11  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.11'}
**input**: rule:M1.S.2.1, comment:Space [at least one metal line width  >  0.42 um  and the parallel metal run length  >  0.42 um ] (union projection)  >=  0.16  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.16'}
**input**: rule:M1.S.3, comment:Space [at least one metal line width  >  1.5 um  and the parallel metal run length  >  1.5 um ] (union projection)  >=  0.5  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.5'}
**input**: rule:M1.S.4, comment:Space [at least one metal line width  >  4.5 um  and the parallel metal run length  >  4.5 um ] (union projection)  >=  1.5  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '1.5'}
**input**: rule:M1.S.5, comment:Space at M1 line-end (W < Q = 0.110) in a dense-line-end configuration  If M1 has parallel run length with opposite M1 (measured with T = 0.035 extension) along 2 adjacent edges of M1 [any one edge  < Q distance from the corner of the two edges] ,  then one of the space (S1 or S2) needs to be at least this value (except for small jog with edge length  <  0.09 um (R))  >=  0.11  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.11'}
**input**: rule:M1.S.6, comment:Space to 45-degree bent M1  >=  0.19  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.19'}
**input**: rule:M1.EN.1, comment:Enclosure of CO  >=  0.00  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.00'}
**input**: rule:M1.EN.2_M1.EN.3, comment:Enclosure of CO [at least two opposite sides]  >=  ^M1_EN_2 ,  or [all sides]  >=  0.025  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.025'}
**input**: rule:M1.EN.4, comment:Enclosure of CO [M1 width  >  1um]  >=  0.04  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.04'}
**input**: rule:M1.A.1, comment:Area  >=  0.042 um2  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.042'}
**input**: rule:M1.A.2, comment:Enclosed area  >=   0.2 um2  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.2'}
**input**: rule:M1.DN.1L, comment:M1 local density must be  >=  0.1 range over 75.0 um x 75.0 um step 37.5 um  
**ouput**: {'classification': 'Density', 'symbol': '>=', 'value': '0.1'}
**input**: rule:M1.DN.1H, comment:M1 local density must be  <=  0.8 range over 100.0 um x 100.0 um step 50.0 um  
**ouput**: {'classification': 'Density', 'symbol': '>=', 'value': '0.8'}
**input**: rule:M1.DN.2, comment:M1 local density must be  <=  0.9 range over 20.0 um x 20.0 um step 10.0 um  
**ouput**: {'classification': 'Density', 'symbol': '<=', 'value': '0.9'}
**input**: rule:M1.DN.4, comment:The metal density difference between any two 250.0 um x 250.0 um neighboring checking windows including DM1EXCL  <=  0.4  
**ouput**: {'classification': 'Density', 'symbol': '>=', 'value': '0.4'}
**input**: rule:M1.DN.5, comment:It is not allowed to have local density  >  0.8 of all 3 consecutive metal (M1 , M2 , M3) over any 50.0 um x 50.0 um window (stepping 25.0 um)  
**ouput**: {'classification': 'Density', 'symbol': '>', 'value': '0.8'}
**input**: rule:M1.DN.6, comment:It is not allowed to have local density  <  0.15 of all 3 consecutive metal (M1 , M2 , M3) under ((CBM SIZING 25) SIZING -25) whose size is  >=  200um X 200um  
**ouput**: {'classification': 'Density', 'symbol': '>=', 'value': '0.15'}
**input**: rule:M1.S.1.SRM_SRAMDMY, comment:Spacing between M1 along the boundary of SRM and SRAMDMY  
**ouput**: {'classification': 'Spacing', 'symbol': 'N/A', 'value': 'N/A'}

-----------------------t65:VIA1----------------------------

**input**: rule:VIA1.W.1, comment:Width (maximum  =  minimum except for seal-ring and fuse protection ring)  =  0.1  VIA1.R.1 45-degree rotated VIA is not allowed  
**ouput**: {'classification': 'Width', 'symbol': '=', 'value': '0.1'}
**input**: rule:VIA1.W.2, comment:VIA1 bar width  =  0.1 (VIA1 bar is covered by SEALRING layer and only allowed in seal-ring and fuse protecion ring)  
**ouput**: {'classification': 'Width', 'symbol': '=', 'value': '0.1'}
**input**: rule:VIA1.S.1, comment:Space  >=  0.10  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.10'}
**input**: rule:VIA1.S.2, comment:Space to 3-neighboring VIAx ( <  0.14 um distance)  >=  0.13  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.13'}
**input**: rule:VIA1.S.3, comment:Space to neighboring VIAx [different net and common parallel run length  >  0]  >=  0.13  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.13'}
**input**: rule:VIA1.EN.1, comment:Enclosure by Mx or M1  >=  0.00  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.00'}
**input**: rule:VIA1.EN.2_VIA1.EN.3, comment:Enclosure by M1 [at least two opposite sides]  >=  0.04  ,  or [all sides]  >=  0.03  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.04'}
**input**: rule:VIA1.R.2_VIA1.R.3, comment:When M1 or M2 width  >  0.3 um ,  more than one VIA1 is required.  2 vias spacing should be  <=  0.2 um or 4 vias spacing should be  <=  0.25 um  When M1 or M2 width  >  0.7 um ,  more than three VIA1 is required.  4 vias spacing should be  <=  0.2 um or 9 vias spacing should be  <=  0.35 um  
**parse_error**: 

The design rule involves multiple spacing conditions based on thresholds. The primary condition is that when M1 or M2 width exceeds 0.3um, the spacing between vias must be less than or equal to 0.2um for two vias.

```json
{
  "classification": "Spacing",
  "symbol": "<=",
  "value": 0.2
}
```
**input**: rule:VIA1.R.4.M1, comment:At least two VIAx must be used for a connection that is  <=  0.8 um (D) away from a metal plate (either Mx or Mx+1) with length  >  0.3 um (L) and width  >  0.3 um (W). (It is allowed to use one VIAx for a connection that is  >  0.8 um (D) away from a metal plate (either Mx or Mx+1) with length  >  0.3 um (L) and width  >  0.3 um (W).)  
**ouput**: {'classification': 'Enclosure', 'symbol': '<=', 'value': '0.8'}
**input**: rule:VIA1.R.4.M2, comment:At least two VIAx must be used for a connection that is  <=  0.8 um (D) away from a metal plate (either Mx or Mx+1) with length  >  0.3 um (L) and width  >  0.3 um (W). (It is allowed to use one VIAx for a connection that is  >  0.8 um (D) away from a metal plate (either Mx or Mx+1) with length  >  0.3 um (L) and width  >  0.3 um (W).)  
**parse_error**: 

**Step-by-Step Explanation:**

1. **Classification of the Rule:**
   - The design rule specifies that when the distance (D) from a metal plate is less than or equal to 0.8 um, at least two vias must be used. This is primarily about usage restrictions based on proximity and dimensions.
   - Therefore, the classification is "Restrictions."

2. **Extracting Numerical Thresholds:**
   - The rule includes specific numerical conditions:
     - D (distance) ≤ 0.8 um
     - Length > 0.3 um
     - Width > 0.3 um
   - Among these, the distance condition is pivotal for determining when two vias are required.

3. **Selecting Relevant Symbol and Value:**
   - The most critical numerical threshold is D ≤ 0.8 um.
   - Thus, the symbol is '<=' and the value is '0.8'.

**Final Answer:**

- **Classification:** Restrictions
- **Symbol:** <=
- **Value:** 0.8

```json
{
  "classification": "Restrictions",
  "symbol": "<=",
  "value": 0.8
}
```
**input**: rule:VIA1.R.5.M1, comment:At least two VIAx must be used for a connection that is  <=  2.0 um (D) away from a metal plate (either Mx or Mx+1) with length  >  2.0 um (L) and width  >  2.0 um (W). It is allowed to use one VIAx for a connection that is  >  2.0 um (D) away from a metal plate (either Mx or Mx+1) with length >  2.0 um (L) and width  >  2.0 um (W).)  
**ouput**: {'classification': 'Restrictions', 'symbol': '>=', 'value': '2.0'}
**input**: rule:VIA1.R.5.M2, comment:At least two VIAx must be used for a connection that is  <=  2.0 um (D) away from a metal plate (either Mx or Mx+1) with length  >  2.0 um (L) and width  >  2.0 um (W). It is allowed to use one VIAx for a connection that is  >  2.0 um (D) away from a metal plate (either Mx or Mx+1) with length >  2.0 um (L) and width  >  2.0 um (W).)  
**ouput**: {'classification': 'Restrictions', 'symbol': 'N/A', 'value': 'N/A'}
**input**: rule:VIA1.R.6.M1, comment:At least two VIAx must be used for a connection that is  <=  5.0 um (D) away from a metal plate (either Mx or Mx+1) with length  >  10.0 um (L) and width  >  3.0 um (W). (It is allowed to use one VIAx for a connection that is  >  5.0 um (D) away from a metal plate (either Mx or Mx+1) with length >  10.0 um (L) and width  >  3.0 um (W)).  
**ouput**: {'classification': 'Restrictions', 'symbol': '<=', 'value': '5.0'}
**input**: rule:VIA1.R.6.M2, comment:At least two VIAx must be used for a connection that is  <=  5.0 um (D) away from a metal plate (either Mx or Mx+1) with length  >  10.0 um (L) and width  >  3.0 um (W). (It is allowed to use one VIAx for a connection that is  >  5.0 um (D) away from a metal plate (either Mx or Mx+1) with length >  10.0 um (L) and width  >  3.0 um (W)).  
**ouput**: {'classification': 'Restrictions', 'symbol': '<=', 'value': '5.0'}
**input**: rule:VIA1.R.11, comment:Single VIAx is not allowed for H-shape  Mx+1 when all of the following conditions come into existence  1. The Mx+1 has H-shape interact with two metal holes   both two metal hole area  <=  5.0 um2 and two metal hole length(L2)  <=  5.0 um  2. The VIAx overlaps on the center metal bar of this H-shape Mx+1  3. The length (L) of the center metal bar  <=  1.0 um and the width of metal bar is  <=  0.3 um.  
**ouput**: {'classification': 'Restrictions', 'symbol': 'N/A', 'value': 'N/A'}
**input**: rule:VIA1.S.1.SRM_SRAMDMY, comment:Spacing between VIA1 along the boundary of SRM and SRAMDMY  
**ouput**: {'classification': 'Spacing', 'symbol': 'N/A', 'value': 'N/A'}

-----------------------t65:M2----------------------------

**input**: rule:M2.W.1, comment:Width  >=  0.10  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.10'}
**input**: rule:M2.W.2, comment:Width of 45-degree bent Mx Please make sure the vertex of 45 degree pattern is on 5nm grid (refer to the guideline ,  G.6gU ,  in section 3.7)  >=  0.19  
**ouput**: {'classification': 'Width', 'symbol': '>=', 'value': '0.19'}
**input**: rule:M2.W.3, comment:Maximum width  <=  12.00  
**ouput**: {'classification': 'Width', 'symbol': '<=', 'value': '12.00'}
**input**: rule:M2.S.1, comment:Space  >=  0.10  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.10'}
**input**: rule:M2.S.2, comment:Space [at least one metal line width  >  0.2 um  and the parallel metal run length  >  0.38 um ] (union projection)  >=  0.12  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.12'}
**input**: rule:M2.S.2.1, comment:Space [at least one metal line width  >  0.4 um  and the parallel metal run length  >  0.4 um ] (union projection)  >=  0.16  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.16'}
**input**: rule:M2.S.3, comment:Space [at least one metal line width  >  1.5 um  and the parallel metal run length  >  1.5 um ] (union projection)  >=  0.5  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.5'}
**input**: rule:M2.S.4, comment:Space [at least one metal line width  >  4.5 um  and the parallel metal run length  >  4.5 um ] (union projection)  >=  1.5  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '1.5'}
**input**: rule:M2.S.5, comment:Space at Mx line-end (W < Q = 0.120) in a dense-line-end configuration  If Mx has parallel run length with opposite Mx (measured with T = 0.035 extension) along 2 adjacent edges of Mx [any one edge  < Q distance from the corner of the two edges] ,  then one of the space (S1 or S2) needs to be at least this value (except for small jog with edge length  <  0.10 um (R))  >=  0.12  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.12'}
**input**: rule:M2.EN.1, comment:Enclosure of VIAx-1  >=  0.00  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.00'}
**input**: rule:M2.EN.2_M2.EN.3, comment:Enclosure of VIA1 [at least two opposite sides]  >=  0.04  , or [all sides]  >=  0.03  
**ouput**: {'classification': 'Enclosure', 'symbol': '>=', 'value': '0.04'}
**input**: rule:M2.A.1, comment:Area  >=  0.052  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.052'}
**input**: rule:M2.A.2, comment:Enclosed area  >=  0.20  
**ouput**: {'classification': 'Area', 'symbol': '>=', 'value': '0.20'}
**input**: rule:M2.S.6, comment:Space to 45-degree bent Mx  >=  0.19  
**ouput**: {'classification': 'Spacing', 'symbol': '>=', 'value': '0.19'}
**input**: rule:M2.DN.1L, comment:M2 local density must be  >=  0.1 range over 75.0 um x 75.0 um step 37.5 um  
**ouput**: {'classification': 'Density', 'symbol': '>=', 'value': '0.1'}
**input**: rule:M2.DN.1H, comment:M2 local density must be  <=  0.8 range over 100.0 um x 100.0 um step 50.0 um  
**ouput**: {'classification': 'Density', 'symbol': '>=', 'value': '0.8'}
**input**: rule:M2.DN.2, comment:M2 local density must be  <=  0.9 range over 20.0 um x 20.0 um step 10.0 um  
**ouput**: {'classification': 'Density', 'symbol': '<=', 'value': '0.9'}
**input**: rule:M2.DN.4, comment:The metal density difference between any two 250.0 um x 250.0 um neighboring checking windows including DM2EXCL  <=  0.4  
**ouput**: {'classification': 'Density', 'symbol': '<=', 'value': '0.4'}
**input**: rule:M2.DN.5, comment:It is not allowed to have local density  >  0.8 of all 3 consecutive metal (M2 , M3 , M4) over any 50.0 um x 50.0 um window (stepping 25.0 um)  
**ouput**: {'classification': 'Density', 'symbol': '>', 'value': '0.8'}
**input**: rule:M2.DN.6, comment:It is not allowed to have local density  <  0.15 of all 3 consecutive metal (M2 , M3 , M4) under ((CBM SIZING 25) SIZING -25) whose size is  >=  200um X 200um  
**ouput**: {'classification': 'Density', 'symbol': '<', 'value': '0.15'}
