recent publications 
press list download 
selected
publications
2012
compiler
assisted
selective
order
commit
nam
duong
alexander
veidenbaum
computer
architecture
letters
improving
cache
management
policies
using
dynamic
reuse
distances
nam
duong
dali
zhao
taesu
kim
rosario
cammarota
alexander
veidenbaum
mateo
valero
intl
symposium
microarchitecture
micro
45
2011
pruning
hardware
evaluation
space
via
correlation
driven
application
similarity
analysis
rosario
cammarota
arun
kejariwal
paolo
d'alberto
sapan
panigrahi
alexander
veidenbaum
alexandru
nicolau
acm
intl
conf
computing
frontiers
2011
2010
relocate
register
file
local
access
pattern
redistribution
mechanism
power
thermal
management
order
embedded
processor
houman
homayoun
aseem
gupta
alexander
veidenbaum
avesta
sasan
fadi
kurdahi
nikil
dutt
hipeac
2010
216
231
post
synthesis
sleep
transistor
insertion
leakage
power
optimization
clock
tree
networks
houman
homayoun
shahin
golshan
eli
bozorgzadeh
alexander
veidenbaum
fadi
kurdahi
isqed
2010
499
507
efficacy
call
graph
level
thread
level
speculation
arun
kejariwal
milind
girkar
xinmin
tian
hideki
saito
alexandru
nicolau
alexander
veidenbaum
utpal
banerjee
constantine
polychronopoulos
wosp
sipew
2010
247
248
multiple
sleep
modes
leakage
control
peripheral
circuits
major
sram
based
processor
units
houman
homayoun
avesta
sasan
aseem
gupta
alexander
veidenbaum
fadi
kurdahi
nikil
dutt
acm
intl
conf
computing
frontiers
2010
2009
synchronization
optimizations
efficient
execution
multi
cores
alexandru
nicolau
guangqiang
li
alexander
veidenbaum
arun
kejariwal
proc
23th
acm
international
conference
supercomputing
ics09
june
2009
pp
169
180
power
aware
load
balancing
large
scale
mpi
applications
maja
etinski
julita
corbalan
jesus
labarta
mateo
valero
alexander
veidenbaum
ieee
international
symposium
parallel
distributed
processing
ipdps
2009
pp
1
8
performance
characterization
itanium
2
based
montecito
processor
darshan
desai
gerolf
hoflehner
arun
kejariwal
daniel
lavery
alexandru
nicolau
alexander
veidenbaum
cameron
mcnairy
spec
benchmark
workshop
2009
springer
lncs
volume
5419
2009
pp
36
56
efficient
scheduling
nested
parallel
loops
multi
core
systems
arun
kejariwal
alexandru
nicolau
utpal
banerjee
alexander
veidenbaum
constantine
polychronopoulos
38th
international
conference
parallel
processing
icpp
2009
pp
74
83
brain
derived
vision
algorithm
high
performance
architectures
jayram
moorkanikara
nageswaran
andrew
felch
ashok
chandrasekhar
nikil
dutt
richard
granger
alex
nicolau
alex
veidenbaum
international
jounral
parallel
programming
volume
37
number
4
august
2009
pp
345
369
configurable
simulation
environment
efficient
simulation
large
scale
spiking
neural
networks
graphics
processors
jayram
moorkanikara
nageswaran
nikil
dutt
jeffrey
krichmar
alex
nicolau
alexander
veidenbaum
neural
networks
22
5
6
791
800
2009
exploitation
loop
level
parallelism
embedded
applications
arun
kejariwal
alexander
veidenbaum
alexandru
nicolau
milind
girkar
xinmin
tian
hideki
saito
acm
trans
embedded
computer
syst
8
2
2009
2008
distributed
processor
state
management
architecture
large
window
processors
isidro
gonzalez
marco
galluzzi
alex
veidenbaum
marco
ramrirez
adrian
cristal
mateo
valero
intl
symposium
microarchitecture
micro
41
multiple
sleep
mode
leakage
control
cache
peripheral
circuits
embedded
processors
houman
homayoun
mohammad
makhzan
alexander
veidenbaum
acm
intl
conference
compilers
architecture
synthesis
embedded
systems
cases
2008
197
206
adaptive
techniques
leakage
power
management
l2
cache
peripheral
circuits
houman
homayoun
alexander
veidenbaum
jean
luc
gaudiot
ieee
intl
conference
computer
design
iccd
2008
563
569
zz
hvs
zig
zag
horizontal
vertical
sleep
transistor
sharing
reduce
leakage
power
chip
sram
peripheral
circuits
houman
homayoun
mohammad
makhzan
alexander
veidenbaum
iccd
2008
699
706
two
level
load
store
queue
based
execution
locality
miquel
pericas
adrian
cristal
francisco
cazorla
ruden
gonzalez
alex
veidenbaum
daniel
jimenez
mateo
valero
proc
35th
acm
international
symposium
computer
architecture
isca
june
2008
impact
jvm
superoperators
energy
consumption
resource
constrained
embedded
systems
carmen
badea
alexandru
nicolau
alexander
veidenbaum
proc
acm
sigplan
sigbed
conference
languages
compilers
tools
embedded
systems
lctes
2008
dynamic
register
file
resizing
frequency
scaling
improve
embedded
processor
performance
energy
delay
efficiency
houman
homayoun
sudeep
pasricha
mohammad
makhzan
alexander
veidenbaum
proc
acm
ieee
design
automation
cinference
dac
2008
improving
sdram
access
energy
efficiency
low
power
embedded
systems
jelena
trajkovic
alexander
veidenbaum
arun
kejariwal
acm
transactions
embedded
computer
systems
vol
7
3
2008
cache
aware
iteration
space
partitioning
arun
kejariwal
alexandru
nicolau
utpal
banerjee
alexander
veidenbaum
constantine
polychronopoulos
proc
acm
sigplan
symposium
principles
practice
parallel
programming
ppopp
2008
2007
simplified
java
bytecode
compilation
system
resource
constrained
embedded
processors
carmen
badea
alexandru
nicolau
alexander
veidenbaum
proc
acm
intl
conference
compilers
architecture
synthesis
embedded
systems
salzburg
austria
oct
2007
reducing
power
consumption
peripheral
circuits
l2
caches
houman
homayoun
alexander
veidenbaum
proc
ieee
intl
conference
computer
design
lake
tahoe
oct
2007
tight
analysis
performance
potential
thread
speculation
using
spec
cpu
2006
arun
kejariwal
xinmin
tian
milind
girkar
wei
li
sergey
kozhukhov
utpal
banerjee
alexander
nicolau
alexander
veidenbaum
constantine
polychronopoulos
proc
12th
acm
sigplan
symposium
principles
practice
parallel
programming
pages
215
225
march
2007
2006
challenges
exploitation
loop
parallelism
embedded
applications
arun
kejariwal
alex
veidenbaum
alex
nicolau
milind
girkar
xinmin
tian
hideki
saito
proc
ieee
acm
ifip
international
conference
hardware
software
codesign
system
synthesis
october
2006
fast
speculative
address
generation
way
caching
reducing
l1
data
cache
energy
dan
nicolaescu
babak
salamat
alexander
veidenbaum
mateo
valero
proceedings
ieee
international
conference
computer
design
iccd'06
oct
2006
probablistic
self
scheduling
novel
scheduling
approach
multiprogrammed
environments
arun
kejariwal
milind
girkar
hideki
saito
xinmin
tian
alexandru
nicolau
alexander
veidenbaum
constantine
polychronopoulos
proceedings
europar'06
august
2006
performance
potential
different
types
speculative
thread
level
parallelism
arun
kejariwal
xinmin
tian
wei
li
milind
girkar
sergey
kozhukhov
hideki
saito
utpal
banerjee
alexandru
nicolau
alexander
veidenbaum
constantine
polychronopoulos
proc
20th
acm
international
conference
supercomputing
ics06
june
2006
2005
new
pointer
based
instruction
queue
design
power
performance
evaluation
marco
ramirez
adrian
cristal
alexander
veidenbaum
luis
villa
mateo
valero
proc
ieee
int'l
conference
computer
design
iccd
2005
san
jose
oct
2005
high
performance
annotation
aware
jvm
java
cards
ana
azevedo
arun
kejariwal
alex
viedenbaum
alexander
nicolau
proc
5th
acm
international
conference
embedded
software
emsoft05
sept
2005
asymmetric
clustered
processor
based
value
content
gonzalez
cristal
veidenbaum
valero
proc
19th
acm
international
conference
supercomputing
ics05
boston
june
2005
2004
low
energy
highly
associative
cache
design
embedded
processors
alex
veidenbaum
dan
nicolaescu
int'l
symposium
computer
design
iccd
2004
san
jose
oct
2004
content
aware
register
file
organization
gonzalez
cristal
veidenbaum
valero
proc
31st
international
symposium
computer
architecture
isca04
munich
germany
june
2004
energy
efficient
design
highly
associative
instruction
caches
next
generation
embedded
processors
aragon
dan
nicolaescu
alex
veidenbaum
ana
maria
badulescu
design
automation
test
europe
date04
1374
1375
march
2004
direct
instruction
wakeup
order
processors
ramirez
cristal
veidenbaum
villa
valero
int'l
workshop
innovative
archtecture
iwia'04
jan
2004
2003
simple
low
energy
instruction
wakeup
mechanism
ramirez
cristal
veidenbaum
villa
valero
5th
int'l
symposium
high
perfromance
computing
ishpc
tokyo
japan
oct
2003
improving
branch
prediction
accuracy
embedded
processors
presence
context
switches
sudeep
parisha
alex
veidenbaum
int'l
symposium
computer
design
iccd
2003
san
jose
oct
2003
reducing
data
cache
energy
consumption
via
cached
load
store
queue
dan
nicolaescu
alex
veidenbaum
alex
nicolau
international
symposium
low
power
electronics
design
islped'03
seoul
aug
2003
energy
aware
register
file
implementation
instruction
predecode
ayala
lopez
vallejo
veidenbaum
lopez
proceedings
ieee
international
conference
application
specific
systems
architectures
processors
asip03
page
81
91
24
26
june
2003
reducing
power
consumption
high
associativity
data
caches
embedded
processors
dan
nicolaescu
alex
veidenbaum
alex
nicolau
design
automation
test
europe
date'03
march
2003
dynamically
adaptive
fetch
size
prediction
data
caches
weiyu
tang
veidenbaum
alex
nicolau
int'l
workshop
innovative
architecture
iwia03
january
2003
2002
profile
based
dynamic
voltage
scheduling
using
program
checkpoints
copper
framework
azevedo
issenin
cornea
gupta
dutt
veidenbaum
nicolau
proceedings
design
automation
test
europe
conference
date'02
march
2002
power
efficient
instruction
fetch
architecturte
superscalar
processors
anna
maria
badulescu
alex
veidenbaum
proc
parallel
distributed
processign
techniques
architecures
pdpta02
june
25
27
2002
integrated
cache
way
predictor
branch
target
buffer
reduce
energy
consumption
weiyu
tang
veidenbaum
alex
nicolau
rajesh
gupta
4th
int'l
symposium
high
perfromance
computing
ishpc
iv
nara
japan
may
2002
2001
prior
energy
efficient
instruction
cache
wide
issue
processors
badulescu
veidenbaum
int'l
workshop
innovative
architecture
future
generation
high
performance
processors
systems
iwia
jan
2001
adapting
cache
line
size
application
behavior
alexander
veidenbaum
weiyu
tang
rajesh
gupta
alexandru
nicolau
xiaomei
ji
proc
1999
int'l
conference
supercomputing
ics99
pp
145
154
june
1999
non
sequential
instruction
cache
prefetching
multiple
issue
processors
alex
veidenbaum
qinbo
zhao
abduhl
shameer
international
journal
high
speed
computing
pp
115
140
vol
10
1
1999
interconnection
network
organization
impact
performance
cost
shared
memory
multiprocessors
sunil
kim
alex
veidenbaum
parallel
computing
journal
vol
25
1999
pp
283
309
integrated
hardware
software
approach
data
prefetching
shared
memory
multiprocessors
edward
gornish
alex
veidenbaum
international
journal
parallel
programming
pp
323
332
volume
27
1
1999
interaction
interconnection
network
design
latency
hiding
techniques
multiprocessors
sunil
kim
alex
veidenbaum
accepted
publication
journal
supercomputing
1998
decoupled
access
dram
archiecture
alex
veidenbaum
kyle
gallivan
innovative
architecture
future
generation
processors
systems
pp
94
105
ieee
computer
society
press
1998
instruction
cache
prefetching
using
multi
level
branch
prediction
alex
veidenbaum
proc
intnl
symposium
high
performance
computing
springer
verlag
lecture
notes
computer
science
pp
51
71
nov
1997
effect
limited
network
bandwidth
utilization
latency
hiding
techniques
large
scale
shared
memory
systems
sunil
kim
alex
veidenbaum
proc
international
conference
parallel
architectures
compilation
techniques
pact'97
pp
40
51
nov
1997
stride
directed
prefetching
secondary
caches
sunil
kim
alex
veidenbaum
proc
1997
international
conference
parallel
processing
pp
314
321
aug
1997
shortest
path
routing
single
stage
shuffle
exchange
networks
sunil
kim
alex
veidenbaum
proc
7th
acm
symposium
parallel
algorithms
architectures
july
1995
scalability
cedar
system
stephen
turner
alex
veidenbaum
proceedings
supercomputing'94
nov
1994
integrated
hardware
software
data
prefetching
scheme
shared
memory
multiprocessors
edward
gornish
alex
veidenbaum
proc
1994
int'l
conference
parallel
processing
aug
1994
cedar
system
initial
performance
study
david
kuck
et
al
proc
20th
international
symposium
computer
architecture
may
1993
performance
evaluation
memory
caches
multiprocessors
chen
alex
veidenbaum
proc
1993
int'l
conference
parallel
processing
aug
1993
effective
write
policy
software
coherence
schemes
chen
alex
veidenbaum
proceedings
supercomputing'92
pp
661
672
nov
1992
detecting
redundant
accesses
array
data
elana
granston
alex
veidenbaum
proc
supercomputing'91
pp
854
865
nov
1991
comparison
analysis
software
directory
coherence
schemes
chen
alex
veidenbaum
proc
supercomputing'91
pp
818
829
nov
1991
organization
cedar
system
david
kuck
et
al
proc
1991
int'l
conference
parallel
processing
vol
pp
49
56
aug
1991
preliminary
performance
analysis
cedar
multiprocessor
memory
system
gallivan
jalby
turner
alex
veidenbaum
wijshoff
proc
1991
int'l
conference
parallel
processing
vol
pp
71
75
aug
1991
integrated
hardware
software
solution
effective
management
local
storage
high
performance
systems
elana
granston
alex
veidenbaum
proc
1991
int'l
conference
parallel
processing
vol
ii
pp
83
90
aug
1991
software
coherence
scheme
assistance
directories
chen
alex
veidenbaum
proc
1991
int'l
conference
supercomputing
pp
284
294
june
1991
