
PORTABLE DIGITAL SOURCE V1.3 DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009870  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002a34  08009930  08009930  00019930  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c364  0800c364  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  0800c364  0800c364  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c364  0800c364  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c364  0800c364  0001c364  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c368  0800c368  0001c368  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800c36c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005f8  200001f8  0800c560  000201f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200007f0  0800c560  000207f0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017d49  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039af  00000000  00000000  00037f65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e58  00000000  00000000  0003b918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000018f0  00000000  00000000  0003c770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014a29  00000000  00000000  0003e060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bc5d  00000000  00000000  00052a89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00074fa7  00000000  00000000  0006e6e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e368d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040d4  00000000  00000000  000e36e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    0000fdd9  00000000  00000000  000e77b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001f8 	.word	0x200001f8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08009918 	.word	0x08009918

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001fc 	.word	0x200001fc
 8000104:	08009918 	.word	0x08009918

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_llsr>:
 800042c:	40d0      	lsrs	r0, r2
 800042e:	000b      	movs	r3, r1
 8000430:	40d1      	lsrs	r1, r2
 8000432:	469c      	mov	ip, r3
 8000434:	3a20      	subs	r2, #32
 8000436:	40d3      	lsrs	r3, r2
 8000438:	4318      	orrs	r0, r3
 800043a:	4252      	negs	r2, r2
 800043c:	4663      	mov	r3, ip
 800043e:	4093      	lsls	r3, r2
 8000440:	4318      	orrs	r0, r3
 8000442:	4770      	bx	lr

08000444 <__aeabi_cdrcmple>:
 8000444:	4684      	mov	ip, r0
 8000446:	0010      	movs	r0, r2
 8000448:	4662      	mov	r2, ip
 800044a:	468c      	mov	ip, r1
 800044c:	0019      	movs	r1, r3
 800044e:	4663      	mov	r3, ip
 8000450:	e000      	b.n	8000454 <__aeabi_cdcmpeq>
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__aeabi_cdcmpeq>:
 8000454:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000456:	f001 fe67 	bl	8002128 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	d401      	bmi.n	8000462 <__aeabi_cdcmpeq+0xe>
 800045e:	2100      	movs	r1, #0
 8000460:	42c8      	cmn	r0, r1
 8000462:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000464 <__aeabi_dcmpeq>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f001 fdb7 	bl	8001fd8 <__eqdf2>
 800046a:	4240      	negs	r0, r0
 800046c:	3001      	adds	r0, #1
 800046e:	bd10      	pop	{r4, pc}

08000470 <__aeabi_dcmplt>:
 8000470:	b510      	push	{r4, lr}
 8000472:	f001 fe59 	bl	8002128 <__ledf2>
 8000476:	2800      	cmp	r0, #0
 8000478:	db01      	blt.n	800047e <__aeabi_dcmplt+0xe>
 800047a:	2000      	movs	r0, #0
 800047c:	bd10      	pop	{r4, pc}
 800047e:	2001      	movs	r0, #1
 8000480:	bd10      	pop	{r4, pc}
 8000482:	46c0      	nop			; (mov r8, r8)

08000484 <__aeabi_dcmple>:
 8000484:	b510      	push	{r4, lr}
 8000486:	f001 fe4f 	bl	8002128 <__ledf2>
 800048a:	2800      	cmp	r0, #0
 800048c:	dd01      	ble.n	8000492 <__aeabi_dcmple+0xe>
 800048e:	2000      	movs	r0, #0
 8000490:	bd10      	pop	{r4, pc}
 8000492:	2001      	movs	r0, #1
 8000494:	bd10      	pop	{r4, pc}
 8000496:	46c0      	nop			; (mov r8, r8)

08000498 <__aeabi_dcmpgt>:
 8000498:	b510      	push	{r4, lr}
 800049a:	f001 fddf 	bl	800205c <__gedf2>
 800049e:	2800      	cmp	r0, #0
 80004a0:	dc01      	bgt.n	80004a6 <__aeabi_dcmpgt+0xe>
 80004a2:	2000      	movs	r0, #0
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	2001      	movs	r0, #1
 80004a8:	bd10      	pop	{r4, pc}
 80004aa:	46c0      	nop			; (mov r8, r8)

080004ac <__aeabi_dcmpge>:
 80004ac:	b510      	push	{r4, lr}
 80004ae:	f001 fdd5 	bl	800205c <__gedf2>
 80004b2:	2800      	cmp	r0, #0
 80004b4:	da01      	bge.n	80004ba <__aeabi_dcmpge+0xe>
 80004b6:	2000      	movs	r0, #0
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	2001      	movs	r0, #1
 80004bc:	bd10      	pop	{r4, pc}
 80004be:	46c0      	nop			; (mov r8, r8)

080004c0 <__aeabi_cfrcmple>:
 80004c0:	4684      	mov	ip, r0
 80004c2:	0008      	movs	r0, r1
 80004c4:	4661      	mov	r1, ip
 80004c6:	e7ff      	b.n	80004c8 <__aeabi_cfcmpeq>

080004c8 <__aeabi_cfcmpeq>:
 80004c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004ca:	f000 fb8b 	bl	8000be4 <__lesf2>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	d401      	bmi.n	80004d6 <__aeabi_cfcmpeq+0xe>
 80004d2:	2100      	movs	r1, #0
 80004d4:	42c8      	cmn	r0, r1
 80004d6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d8 <__aeabi_fcmpeq>:
 80004d8:	b510      	push	{r4, lr}
 80004da:	f000 fb17 	bl	8000b0c <__eqsf2>
 80004de:	4240      	negs	r0, r0
 80004e0:	3001      	adds	r0, #1
 80004e2:	bd10      	pop	{r4, pc}

080004e4 <__aeabi_fcmplt>:
 80004e4:	b510      	push	{r4, lr}
 80004e6:	f000 fb7d 	bl	8000be4 <__lesf2>
 80004ea:	2800      	cmp	r0, #0
 80004ec:	db01      	blt.n	80004f2 <__aeabi_fcmplt+0xe>
 80004ee:	2000      	movs	r0, #0
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	2001      	movs	r0, #1
 80004f4:	bd10      	pop	{r4, pc}
 80004f6:	46c0      	nop			; (mov r8, r8)

080004f8 <__aeabi_fcmple>:
 80004f8:	b510      	push	{r4, lr}
 80004fa:	f000 fb73 	bl	8000be4 <__lesf2>
 80004fe:	2800      	cmp	r0, #0
 8000500:	dd01      	ble.n	8000506 <__aeabi_fcmple+0xe>
 8000502:	2000      	movs	r0, #0
 8000504:	bd10      	pop	{r4, pc}
 8000506:	2001      	movs	r0, #1
 8000508:	bd10      	pop	{r4, pc}
 800050a:	46c0      	nop			; (mov r8, r8)

0800050c <__aeabi_fcmpgt>:
 800050c:	b510      	push	{r4, lr}
 800050e:	f000 fb23 	bl	8000b58 <__gesf2>
 8000512:	2800      	cmp	r0, #0
 8000514:	dc01      	bgt.n	800051a <__aeabi_fcmpgt+0xe>
 8000516:	2000      	movs	r0, #0
 8000518:	bd10      	pop	{r4, pc}
 800051a:	2001      	movs	r0, #1
 800051c:	bd10      	pop	{r4, pc}
 800051e:	46c0      	nop			; (mov r8, r8)

08000520 <__aeabi_fcmpge>:
 8000520:	b510      	push	{r4, lr}
 8000522:	f000 fb19 	bl	8000b58 <__gesf2>
 8000526:	2800      	cmp	r0, #0
 8000528:	da01      	bge.n	800052e <__aeabi_fcmpge+0xe>
 800052a:	2000      	movs	r0, #0
 800052c:	bd10      	pop	{r4, pc}
 800052e:	2001      	movs	r0, #1
 8000530:	bd10      	pop	{r4, pc}
 8000532:	46c0      	nop			; (mov r8, r8)

08000534 <__aeabi_f2uiz>:
 8000534:	219e      	movs	r1, #158	; 0x9e
 8000536:	b510      	push	{r4, lr}
 8000538:	05c9      	lsls	r1, r1, #23
 800053a:	1c04      	adds	r4, r0, #0
 800053c:	f7ff fff0 	bl	8000520 <__aeabi_fcmpge>
 8000540:	2800      	cmp	r0, #0
 8000542:	d103      	bne.n	800054c <__aeabi_f2uiz+0x18>
 8000544:	1c20      	adds	r0, r4, #0
 8000546:	f000 fe65 	bl	8001214 <__aeabi_f2iz>
 800054a:	bd10      	pop	{r4, pc}
 800054c:	219e      	movs	r1, #158	; 0x9e
 800054e:	1c20      	adds	r0, r4, #0
 8000550:	05c9      	lsls	r1, r1, #23
 8000552:	f000 fcb1 	bl	8000eb8 <__aeabi_fsub>
 8000556:	f000 fe5d 	bl	8001214 <__aeabi_f2iz>
 800055a:	2380      	movs	r3, #128	; 0x80
 800055c:	061b      	lsls	r3, r3, #24
 800055e:	469c      	mov	ip, r3
 8000560:	4460      	add	r0, ip
 8000562:	e7f2      	b.n	800054a <__aeabi_f2uiz+0x16>

08000564 <__aeabi_d2uiz>:
 8000564:	b570      	push	{r4, r5, r6, lr}
 8000566:	2200      	movs	r2, #0
 8000568:	4b0c      	ldr	r3, [pc, #48]	; (800059c <__aeabi_d2uiz+0x38>)
 800056a:	0004      	movs	r4, r0
 800056c:	000d      	movs	r5, r1
 800056e:	f7ff ff9d 	bl	80004ac <__aeabi_dcmpge>
 8000572:	2800      	cmp	r0, #0
 8000574:	d104      	bne.n	8000580 <__aeabi_d2uiz+0x1c>
 8000576:	0020      	movs	r0, r4
 8000578:	0029      	movs	r1, r5
 800057a:	f002 fc55 	bl	8002e28 <__aeabi_d2iz>
 800057e:	bd70      	pop	{r4, r5, r6, pc}
 8000580:	4b06      	ldr	r3, [pc, #24]	; (800059c <__aeabi_d2uiz+0x38>)
 8000582:	2200      	movs	r2, #0
 8000584:	0020      	movs	r0, r4
 8000586:	0029      	movs	r1, r5
 8000588:	f002 f89e 	bl	80026c8 <__aeabi_dsub>
 800058c:	f002 fc4c 	bl	8002e28 <__aeabi_d2iz>
 8000590:	2380      	movs	r3, #128	; 0x80
 8000592:	061b      	lsls	r3, r3, #24
 8000594:	469c      	mov	ip, r3
 8000596:	4460      	add	r0, ip
 8000598:	e7f1      	b.n	800057e <__aeabi_d2uiz+0x1a>
 800059a:	46c0      	nop			; (mov r8, r8)
 800059c:	41e00000 	.word	0x41e00000

080005a0 <__aeabi_fadd>:
 80005a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005a2:	46c6      	mov	lr, r8
 80005a4:	0243      	lsls	r3, r0, #9
 80005a6:	0a5b      	lsrs	r3, r3, #9
 80005a8:	024e      	lsls	r6, r1, #9
 80005aa:	0045      	lsls	r5, r0, #1
 80005ac:	004f      	lsls	r7, r1, #1
 80005ae:	00da      	lsls	r2, r3, #3
 80005b0:	0fc4      	lsrs	r4, r0, #31
 80005b2:	469c      	mov	ip, r3
 80005b4:	0a70      	lsrs	r0, r6, #9
 80005b6:	4690      	mov	r8, r2
 80005b8:	b500      	push	{lr}
 80005ba:	0e2d      	lsrs	r5, r5, #24
 80005bc:	0e3f      	lsrs	r7, r7, #24
 80005be:	0fc9      	lsrs	r1, r1, #31
 80005c0:	09b6      	lsrs	r6, r6, #6
 80005c2:	428c      	cmp	r4, r1
 80005c4:	d04b      	beq.n	800065e <__aeabi_fadd+0xbe>
 80005c6:	1bea      	subs	r2, r5, r7
 80005c8:	2a00      	cmp	r2, #0
 80005ca:	dd36      	ble.n	800063a <__aeabi_fadd+0x9a>
 80005cc:	2f00      	cmp	r7, #0
 80005ce:	d061      	beq.n	8000694 <__aeabi_fadd+0xf4>
 80005d0:	2dff      	cmp	r5, #255	; 0xff
 80005d2:	d100      	bne.n	80005d6 <__aeabi_fadd+0x36>
 80005d4:	e0ad      	b.n	8000732 <__aeabi_fadd+0x192>
 80005d6:	2380      	movs	r3, #128	; 0x80
 80005d8:	04db      	lsls	r3, r3, #19
 80005da:	431e      	orrs	r6, r3
 80005dc:	2a1b      	cmp	r2, #27
 80005de:	dc00      	bgt.n	80005e2 <__aeabi_fadd+0x42>
 80005e0:	e0d3      	b.n	800078a <__aeabi_fadd+0x1ea>
 80005e2:	2001      	movs	r0, #1
 80005e4:	4643      	mov	r3, r8
 80005e6:	1a18      	subs	r0, r3, r0
 80005e8:	0143      	lsls	r3, r0, #5
 80005ea:	d400      	bmi.n	80005ee <__aeabi_fadd+0x4e>
 80005ec:	e08c      	b.n	8000708 <__aeabi_fadd+0x168>
 80005ee:	0180      	lsls	r0, r0, #6
 80005f0:	0987      	lsrs	r7, r0, #6
 80005f2:	0038      	movs	r0, r7
 80005f4:	f002 fd74 	bl	80030e0 <__clzsi2>
 80005f8:	3805      	subs	r0, #5
 80005fa:	4087      	lsls	r7, r0
 80005fc:	4285      	cmp	r5, r0
 80005fe:	dc00      	bgt.n	8000602 <__aeabi_fadd+0x62>
 8000600:	e0b6      	b.n	8000770 <__aeabi_fadd+0x1d0>
 8000602:	1a2d      	subs	r5, r5, r0
 8000604:	48b3      	ldr	r0, [pc, #716]	; (80008d4 <__aeabi_fadd+0x334>)
 8000606:	4038      	ands	r0, r7
 8000608:	0743      	lsls	r3, r0, #29
 800060a:	d004      	beq.n	8000616 <__aeabi_fadd+0x76>
 800060c:	230f      	movs	r3, #15
 800060e:	4003      	ands	r3, r0
 8000610:	2b04      	cmp	r3, #4
 8000612:	d000      	beq.n	8000616 <__aeabi_fadd+0x76>
 8000614:	3004      	adds	r0, #4
 8000616:	0143      	lsls	r3, r0, #5
 8000618:	d400      	bmi.n	800061c <__aeabi_fadd+0x7c>
 800061a:	e078      	b.n	800070e <__aeabi_fadd+0x16e>
 800061c:	1c6a      	adds	r2, r5, #1
 800061e:	2dfe      	cmp	r5, #254	; 0xfe
 8000620:	d065      	beq.n	80006ee <__aeabi_fadd+0x14e>
 8000622:	0180      	lsls	r0, r0, #6
 8000624:	0a43      	lsrs	r3, r0, #9
 8000626:	469c      	mov	ip, r3
 8000628:	b2d2      	uxtb	r2, r2
 800062a:	4663      	mov	r3, ip
 800062c:	05d0      	lsls	r0, r2, #23
 800062e:	4318      	orrs	r0, r3
 8000630:	07e4      	lsls	r4, r4, #31
 8000632:	4320      	orrs	r0, r4
 8000634:	bc80      	pop	{r7}
 8000636:	46b8      	mov	r8, r7
 8000638:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800063a:	2a00      	cmp	r2, #0
 800063c:	d035      	beq.n	80006aa <__aeabi_fadd+0x10a>
 800063e:	1b7a      	subs	r2, r7, r5
 8000640:	2d00      	cmp	r5, #0
 8000642:	d000      	beq.n	8000646 <__aeabi_fadd+0xa6>
 8000644:	e0af      	b.n	80007a6 <__aeabi_fadd+0x206>
 8000646:	4643      	mov	r3, r8
 8000648:	2b00      	cmp	r3, #0
 800064a:	d100      	bne.n	800064e <__aeabi_fadd+0xae>
 800064c:	e0a7      	b.n	800079e <__aeabi_fadd+0x1fe>
 800064e:	1e53      	subs	r3, r2, #1
 8000650:	2a01      	cmp	r2, #1
 8000652:	d100      	bne.n	8000656 <__aeabi_fadd+0xb6>
 8000654:	e12f      	b.n	80008b6 <__aeabi_fadd+0x316>
 8000656:	2aff      	cmp	r2, #255	; 0xff
 8000658:	d069      	beq.n	800072e <__aeabi_fadd+0x18e>
 800065a:	001a      	movs	r2, r3
 800065c:	e0aa      	b.n	80007b4 <__aeabi_fadd+0x214>
 800065e:	1be9      	subs	r1, r5, r7
 8000660:	2900      	cmp	r1, #0
 8000662:	dd70      	ble.n	8000746 <__aeabi_fadd+0x1a6>
 8000664:	2f00      	cmp	r7, #0
 8000666:	d037      	beq.n	80006d8 <__aeabi_fadd+0x138>
 8000668:	2dff      	cmp	r5, #255	; 0xff
 800066a:	d062      	beq.n	8000732 <__aeabi_fadd+0x192>
 800066c:	2380      	movs	r3, #128	; 0x80
 800066e:	04db      	lsls	r3, r3, #19
 8000670:	431e      	orrs	r6, r3
 8000672:	291b      	cmp	r1, #27
 8000674:	dc00      	bgt.n	8000678 <__aeabi_fadd+0xd8>
 8000676:	e0b0      	b.n	80007da <__aeabi_fadd+0x23a>
 8000678:	2001      	movs	r0, #1
 800067a:	4440      	add	r0, r8
 800067c:	0143      	lsls	r3, r0, #5
 800067e:	d543      	bpl.n	8000708 <__aeabi_fadd+0x168>
 8000680:	3501      	adds	r5, #1
 8000682:	2dff      	cmp	r5, #255	; 0xff
 8000684:	d033      	beq.n	80006ee <__aeabi_fadd+0x14e>
 8000686:	2301      	movs	r3, #1
 8000688:	4a93      	ldr	r2, [pc, #588]	; (80008d8 <__aeabi_fadd+0x338>)
 800068a:	4003      	ands	r3, r0
 800068c:	0840      	lsrs	r0, r0, #1
 800068e:	4010      	ands	r0, r2
 8000690:	4318      	orrs	r0, r3
 8000692:	e7b9      	b.n	8000608 <__aeabi_fadd+0x68>
 8000694:	2e00      	cmp	r6, #0
 8000696:	d100      	bne.n	800069a <__aeabi_fadd+0xfa>
 8000698:	e083      	b.n	80007a2 <__aeabi_fadd+0x202>
 800069a:	1e51      	subs	r1, r2, #1
 800069c:	2a01      	cmp	r2, #1
 800069e:	d100      	bne.n	80006a2 <__aeabi_fadd+0x102>
 80006a0:	e0d8      	b.n	8000854 <__aeabi_fadd+0x2b4>
 80006a2:	2aff      	cmp	r2, #255	; 0xff
 80006a4:	d045      	beq.n	8000732 <__aeabi_fadd+0x192>
 80006a6:	000a      	movs	r2, r1
 80006a8:	e798      	b.n	80005dc <__aeabi_fadd+0x3c>
 80006aa:	27fe      	movs	r7, #254	; 0xfe
 80006ac:	1c6a      	adds	r2, r5, #1
 80006ae:	4217      	tst	r7, r2
 80006b0:	d000      	beq.n	80006b4 <__aeabi_fadd+0x114>
 80006b2:	e086      	b.n	80007c2 <__aeabi_fadd+0x222>
 80006b4:	2d00      	cmp	r5, #0
 80006b6:	d000      	beq.n	80006ba <__aeabi_fadd+0x11a>
 80006b8:	e0b7      	b.n	800082a <__aeabi_fadd+0x28a>
 80006ba:	4643      	mov	r3, r8
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d100      	bne.n	80006c2 <__aeabi_fadd+0x122>
 80006c0:	e0f3      	b.n	80008aa <__aeabi_fadd+0x30a>
 80006c2:	2200      	movs	r2, #0
 80006c4:	2e00      	cmp	r6, #0
 80006c6:	d0b0      	beq.n	800062a <__aeabi_fadd+0x8a>
 80006c8:	1b98      	subs	r0, r3, r6
 80006ca:	0143      	lsls	r3, r0, #5
 80006cc:	d400      	bmi.n	80006d0 <__aeabi_fadd+0x130>
 80006ce:	e0fa      	b.n	80008c6 <__aeabi_fadd+0x326>
 80006d0:	4643      	mov	r3, r8
 80006d2:	000c      	movs	r4, r1
 80006d4:	1af0      	subs	r0, r6, r3
 80006d6:	e797      	b.n	8000608 <__aeabi_fadd+0x68>
 80006d8:	2e00      	cmp	r6, #0
 80006da:	d100      	bne.n	80006de <__aeabi_fadd+0x13e>
 80006dc:	e0c8      	b.n	8000870 <__aeabi_fadd+0x2d0>
 80006de:	1e4a      	subs	r2, r1, #1
 80006e0:	2901      	cmp	r1, #1
 80006e2:	d100      	bne.n	80006e6 <__aeabi_fadd+0x146>
 80006e4:	e0ae      	b.n	8000844 <__aeabi_fadd+0x2a4>
 80006e6:	29ff      	cmp	r1, #255	; 0xff
 80006e8:	d023      	beq.n	8000732 <__aeabi_fadd+0x192>
 80006ea:	0011      	movs	r1, r2
 80006ec:	e7c1      	b.n	8000672 <__aeabi_fadd+0xd2>
 80006ee:	2300      	movs	r3, #0
 80006f0:	22ff      	movs	r2, #255	; 0xff
 80006f2:	469c      	mov	ip, r3
 80006f4:	e799      	b.n	800062a <__aeabi_fadd+0x8a>
 80006f6:	21fe      	movs	r1, #254	; 0xfe
 80006f8:	1c6a      	adds	r2, r5, #1
 80006fa:	4211      	tst	r1, r2
 80006fc:	d077      	beq.n	80007ee <__aeabi_fadd+0x24e>
 80006fe:	2aff      	cmp	r2, #255	; 0xff
 8000700:	d0f5      	beq.n	80006ee <__aeabi_fadd+0x14e>
 8000702:	0015      	movs	r5, r2
 8000704:	4446      	add	r6, r8
 8000706:	0870      	lsrs	r0, r6, #1
 8000708:	0743      	lsls	r3, r0, #29
 800070a:	d000      	beq.n	800070e <__aeabi_fadd+0x16e>
 800070c:	e77e      	b.n	800060c <__aeabi_fadd+0x6c>
 800070e:	08c3      	lsrs	r3, r0, #3
 8000710:	2dff      	cmp	r5, #255	; 0xff
 8000712:	d00e      	beq.n	8000732 <__aeabi_fadd+0x192>
 8000714:	025b      	lsls	r3, r3, #9
 8000716:	0a5b      	lsrs	r3, r3, #9
 8000718:	469c      	mov	ip, r3
 800071a:	b2ea      	uxtb	r2, r5
 800071c:	e785      	b.n	800062a <__aeabi_fadd+0x8a>
 800071e:	2e00      	cmp	r6, #0
 8000720:	d007      	beq.n	8000732 <__aeabi_fadd+0x192>
 8000722:	2280      	movs	r2, #128	; 0x80
 8000724:	03d2      	lsls	r2, r2, #15
 8000726:	4213      	tst	r3, r2
 8000728:	d003      	beq.n	8000732 <__aeabi_fadd+0x192>
 800072a:	4210      	tst	r0, r2
 800072c:	d101      	bne.n	8000732 <__aeabi_fadd+0x192>
 800072e:	000c      	movs	r4, r1
 8000730:	0003      	movs	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d0db      	beq.n	80006ee <__aeabi_fadd+0x14e>
 8000736:	2080      	movs	r0, #128	; 0x80
 8000738:	03c0      	lsls	r0, r0, #15
 800073a:	4318      	orrs	r0, r3
 800073c:	0240      	lsls	r0, r0, #9
 800073e:	0a43      	lsrs	r3, r0, #9
 8000740:	469c      	mov	ip, r3
 8000742:	22ff      	movs	r2, #255	; 0xff
 8000744:	e771      	b.n	800062a <__aeabi_fadd+0x8a>
 8000746:	2900      	cmp	r1, #0
 8000748:	d0d5      	beq.n	80006f6 <__aeabi_fadd+0x156>
 800074a:	1b7a      	subs	r2, r7, r5
 800074c:	2d00      	cmp	r5, #0
 800074e:	d160      	bne.n	8000812 <__aeabi_fadd+0x272>
 8000750:	4643      	mov	r3, r8
 8000752:	2b00      	cmp	r3, #0
 8000754:	d024      	beq.n	80007a0 <__aeabi_fadd+0x200>
 8000756:	1e53      	subs	r3, r2, #1
 8000758:	2a01      	cmp	r2, #1
 800075a:	d073      	beq.n	8000844 <__aeabi_fadd+0x2a4>
 800075c:	2aff      	cmp	r2, #255	; 0xff
 800075e:	d0e7      	beq.n	8000730 <__aeabi_fadd+0x190>
 8000760:	001a      	movs	r2, r3
 8000762:	2a1b      	cmp	r2, #27
 8000764:	dc00      	bgt.n	8000768 <__aeabi_fadd+0x1c8>
 8000766:	e085      	b.n	8000874 <__aeabi_fadd+0x2d4>
 8000768:	2001      	movs	r0, #1
 800076a:	003d      	movs	r5, r7
 800076c:	1980      	adds	r0, r0, r6
 800076e:	e785      	b.n	800067c <__aeabi_fadd+0xdc>
 8000770:	2320      	movs	r3, #32
 8000772:	003a      	movs	r2, r7
 8000774:	1b45      	subs	r5, r0, r5
 8000776:	0038      	movs	r0, r7
 8000778:	3501      	adds	r5, #1
 800077a:	40ea      	lsrs	r2, r5
 800077c:	1b5d      	subs	r5, r3, r5
 800077e:	40a8      	lsls	r0, r5
 8000780:	1e43      	subs	r3, r0, #1
 8000782:	4198      	sbcs	r0, r3
 8000784:	2500      	movs	r5, #0
 8000786:	4310      	orrs	r0, r2
 8000788:	e73e      	b.n	8000608 <__aeabi_fadd+0x68>
 800078a:	2320      	movs	r3, #32
 800078c:	0030      	movs	r0, r6
 800078e:	1a9b      	subs	r3, r3, r2
 8000790:	0031      	movs	r1, r6
 8000792:	4098      	lsls	r0, r3
 8000794:	40d1      	lsrs	r1, r2
 8000796:	1e43      	subs	r3, r0, #1
 8000798:	4198      	sbcs	r0, r3
 800079a:	4308      	orrs	r0, r1
 800079c:	e722      	b.n	80005e4 <__aeabi_fadd+0x44>
 800079e:	000c      	movs	r4, r1
 80007a0:	0003      	movs	r3, r0
 80007a2:	0015      	movs	r5, r2
 80007a4:	e7b4      	b.n	8000710 <__aeabi_fadd+0x170>
 80007a6:	2fff      	cmp	r7, #255	; 0xff
 80007a8:	d0c1      	beq.n	800072e <__aeabi_fadd+0x18e>
 80007aa:	2380      	movs	r3, #128	; 0x80
 80007ac:	4640      	mov	r0, r8
 80007ae:	04db      	lsls	r3, r3, #19
 80007b0:	4318      	orrs	r0, r3
 80007b2:	4680      	mov	r8, r0
 80007b4:	2a1b      	cmp	r2, #27
 80007b6:	dd51      	ble.n	800085c <__aeabi_fadd+0x2bc>
 80007b8:	2001      	movs	r0, #1
 80007ba:	000c      	movs	r4, r1
 80007bc:	003d      	movs	r5, r7
 80007be:	1a30      	subs	r0, r6, r0
 80007c0:	e712      	b.n	80005e8 <__aeabi_fadd+0x48>
 80007c2:	4643      	mov	r3, r8
 80007c4:	1b9f      	subs	r7, r3, r6
 80007c6:	017b      	lsls	r3, r7, #5
 80007c8:	d42b      	bmi.n	8000822 <__aeabi_fadd+0x282>
 80007ca:	2f00      	cmp	r7, #0
 80007cc:	d000      	beq.n	80007d0 <__aeabi_fadd+0x230>
 80007ce:	e710      	b.n	80005f2 <__aeabi_fadd+0x52>
 80007d0:	2300      	movs	r3, #0
 80007d2:	2400      	movs	r4, #0
 80007d4:	2200      	movs	r2, #0
 80007d6:	469c      	mov	ip, r3
 80007d8:	e727      	b.n	800062a <__aeabi_fadd+0x8a>
 80007da:	2320      	movs	r3, #32
 80007dc:	0032      	movs	r2, r6
 80007de:	0030      	movs	r0, r6
 80007e0:	40ca      	lsrs	r2, r1
 80007e2:	1a59      	subs	r1, r3, r1
 80007e4:	4088      	lsls	r0, r1
 80007e6:	1e43      	subs	r3, r0, #1
 80007e8:	4198      	sbcs	r0, r3
 80007ea:	4310      	orrs	r0, r2
 80007ec:	e745      	b.n	800067a <__aeabi_fadd+0xda>
 80007ee:	2d00      	cmp	r5, #0
 80007f0:	d14a      	bne.n	8000888 <__aeabi_fadd+0x2e8>
 80007f2:	4643      	mov	r3, r8
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d063      	beq.n	80008c0 <__aeabi_fadd+0x320>
 80007f8:	2200      	movs	r2, #0
 80007fa:	2e00      	cmp	r6, #0
 80007fc:	d100      	bne.n	8000800 <__aeabi_fadd+0x260>
 80007fe:	e714      	b.n	800062a <__aeabi_fadd+0x8a>
 8000800:	0030      	movs	r0, r6
 8000802:	4440      	add	r0, r8
 8000804:	0143      	lsls	r3, r0, #5
 8000806:	d400      	bmi.n	800080a <__aeabi_fadd+0x26a>
 8000808:	e77e      	b.n	8000708 <__aeabi_fadd+0x168>
 800080a:	4b32      	ldr	r3, [pc, #200]	; (80008d4 <__aeabi_fadd+0x334>)
 800080c:	3501      	adds	r5, #1
 800080e:	4018      	ands	r0, r3
 8000810:	e77a      	b.n	8000708 <__aeabi_fadd+0x168>
 8000812:	2fff      	cmp	r7, #255	; 0xff
 8000814:	d08c      	beq.n	8000730 <__aeabi_fadd+0x190>
 8000816:	2380      	movs	r3, #128	; 0x80
 8000818:	4641      	mov	r1, r8
 800081a:	04db      	lsls	r3, r3, #19
 800081c:	4319      	orrs	r1, r3
 800081e:	4688      	mov	r8, r1
 8000820:	e79f      	b.n	8000762 <__aeabi_fadd+0x1c2>
 8000822:	4643      	mov	r3, r8
 8000824:	000c      	movs	r4, r1
 8000826:	1af7      	subs	r7, r6, r3
 8000828:	e6e3      	b.n	80005f2 <__aeabi_fadd+0x52>
 800082a:	4642      	mov	r2, r8
 800082c:	2a00      	cmp	r2, #0
 800082e:	d000      	beq.n	8000832 <__aeabi_fadd+0x292>
 8000830:	e775      	b.n	800071e <__aeabi_fadd+0x17e>
 8000832:	2e00      	cmp	r6, #0
 8000834:	d000      	beq.n	8000838 <__aeabi_fadd+0x298>
 8000836:	e77a      	b.n	800072e <__aeabi_fadd+0x18e>
 8000838:	2380      	movs	r3, #128	; 0x80
 800083a:	03db      	lsls	r3, r3, #15
 800083c:	2400      	movs	r4, #0
 800083e:	469c      	mov	ip, r3
 8000840:	22ff      	movs	r2, #255	; 0xff
 8000842:	e6f2      	b.n	800062a <__aeabi_fadd+0x8a>
 8000844:	0030      	movs	r0, r6
 8000846:	4440      	add	r0, r8
 8000848:	2501      	movs	r5, #1
 800084a:	0143      	lsls	r3, r0, #5
 800084c:	d400      	bmi.n	8000850 <__aeabi_fadd+0x2b0>
 800084e:	e75b      	b.n	8000708 <__aeabi_fadd+0x168>
 8000850:	2502      	movs	r5, #2
 8000852:	e718      	b.n	8000686 <__aeabi_fadd+0xe6>
 8000854:	4643      	mov	r3, r8
 8000856:	2501      	movs	r5, #1
 8000858:	1b98      	subs	r0, r3, r6
 800085a:	e6c5      	b.n	80005e8 <__aeabi_fadd+0x48>
 800085c:	2320      	movs	r3, #32
 800085e:	4644      	mov	r4, r8
 8000860:	4640      	mov	r0, r8
 8000862:	40d4      	lsrs	r4, r2
 8000864:	1a9a      	subs	r2, r3, r2
 8000866:	4090      	lsls	r0, r2
 8000868:	1e43      	subs	r3, r0, #1
 800086a:	4198      	sbcs	r0, r3
 800086c:	4320      	orrs	r0, r4
 800086e:	e7a4      	b.n	80007ba <__aeabi_fadd+0x21a>
 8000870:	000d      	movs	r5, r1
 8000872:	e74d      	b.n	8000710 <__aeabi_fadd+0x170>
 8000874:	2320      	movs	r3, #32
 8000876:	4641      	mov	r1, r8
 8000878:	4640      	mov	r0, r8
 800087a:	40d1      	lsrs	r1, r2
 800087c:	1a9a      	subs	r2, r3, r2
 800087e:	4090      	lsls	r0, r2
 8000880:	1e43      	subs	r3, r0, #1
 8000882:	4198      	sbcs	r0, r3
 8000884:	4308      	orrs	r0, r1
 8000886:	e770      	b.n	800076a <__aeabi_fadd+0x1ca>
 8000888:	4642      	mov	r2, r8
 800088a:	2a00      	cmp	r2, #0
 800088c:	d100      	bne.n	8000890 <__aeabi_fadd+0x2f0>
 800088e:	e74f      	b.n	8000730 <__aeabi_fadd+0x190>
 8000890:	2e00      	cmp	r6, #0
 8000892:	d100      	bne.n	8000896 <__aeabi_fadd+0x2f6>
 8000894:	e74d      	b.n	8000732 <__aeabi_fadd+0x192>
 8000896:	2280      	movs	r2, #128	; 0x80
 8000898:	03d2      	lsls	r2, r2, #15
 800089a:	4213      	tst	r3, r2
 800089c:	d100      	bne.n	80008a0 <__aeabi_fadd+0x300>
 800089e:	e748      	b.n	8000732 <__aeabi_fadd+0x192>
 80008a0:	4210      	tst	r0, r2
 80008a2:	d000      	beq.n	80008a6 <__aeabi_fadd+0x306>
 80008a4:	e745      	b.n	8000732 <__aeabi_fadd+0x192>
 80008a6:	0003      	movs	r3, r0
 80008a8:	e743      	b.n	8000732 <__aeabi_fadd+0x192>
 80008aa:	2e00      	cmp	r6, #0
 80008ac:	d090      	beq.n	80007d0 <__aeabi_fadd+0x230>
 80008ae:	000c      	movs	r4, r1
 80008b0:	4684      	mov	ip, r0
 80008b2:	2200      	movs	r2, #0
 80008b4:	e6b9      	b.n	800062a <__aeabi_fadd+0x8a>
 80008b6:	4643      	mov	r3, r8
 80008b8:	000c      	movs	r4, r1
 80008ba:	1af0      	subs	r0, r6, r3
 80008bc:	3501      	adds	r5, #1
 80008be:	e693      	b.n	80005e8 <__aeabi_fadd+0x48>
 80008c0:	4684      	mov	ip, r0
 80008c2:	2200      	movs	r2, #0
 80008c4:	e6b1      	b.n	800062a <__aeabi_fadd+0x8a>
 80008c6:	2800      	cmp	r0, #0
 80008c8:	d000      	beq.n	80008cc <__aeabi_fadd+0x32c>
 80008ca:	e71d      	b.n	8000708 <__aeabi_fadd+0x168>
 80008cc:	2300      	movs	r3, #0
 80008ce:	2400      	movs	r4, #0
 80008d0:	469c      	mov	ip, r3
 80008d2:	e6aa      	b.n	800062a <__aeabi_fadd+0x8a>
 80008d4:	fbffffff 	.word	0xfbffffff
 80008d8:	7dffffff 	.word	0x7dffffff

080008dc <__aeabi_fdiv>:
 80008dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008de:	464f      	mov	r7, r9
 80008e0:	4646      	mov	r6, r8
 80008e2:	46d6      	mov	lr, sl
 80008e4:	0245      	lsls	r5, r0, #9
 80008e6:	b5c0      	push	{r6, r7, lr}
 80008e8:	0047      	lsls	r7, r0, #1
 80008ea:	1c0c      	adds	r4, r1, #0
 80008ec:	0a6d      	lsrs	r5, r5, #9
 80008ee:	0e3f      	lsrs	r7, r7, #24
 80008f0:	0fc6      	lsrs	r6, r0, #31
 80008f2:	2f00      	cmp	r7, #0
 80008f4:	d100      	bne.n	80008f8 <__aeabi_fdiv+0x1c>
 80008f6:	e070      	b.n	80009da <__aeabi_fdiv+0xfe>
 80008f8:	2fff      	cmp	r7, #255	; 0xff
 80008fa:	d100      	bne.n	80008fe <__aeabi_fdiv+0x22>
 80008fc:	e075      	b.n	80009ea <__aeabi_fdiv+0x10e>
 80008fe:	00eb      	lsls	r3, r5, #3
 8000900:	2580      	movs	r5, #128	; 0x80
 8000902:	04ed      	lsls	r5, r5, #19
 8000904:	431d      	orrs	r5, r3
 8000906:	2300      	movs	r3, #0
 8000908:	4699      	mov	r9, r3
 800090a:	469a      	mov	sl, r3
 800090c:	3f7f      	subs	r7, #127	; 0x7f
 800090e:	0260      	lsls	r0, r4, #9
 8000910:	0a43      	lsrs	r3, r0, #9
 8000912:	4698      	mov	r8, r3
 8000914:	0063      	lsls	r3, r4, #1
 8000916:	0e1b      	lsrs	r3, r3, #24
 8000918:	0fe4      	lsrs	r4, r4, #31
 800091a:	2b00      	cmp	r3, #0
 800091c:	d04e      	beq.n	80009bc <__aeabi_fdiv+0xe0>
 800091e:	2bff      	cmp	r3, #255	; 0xff
 8000920:	d046      	beq.n	80009b0 <__aeabi_fdiv+0xd4>
 8000922:	4642      	mov	r2, r8
 8000924:	00d0      	lsls	r0, r2, #3
 8000926:	2280      	movs	r2, #128	; 0x80
 8000928:	04d2      	lsls	r2, r2, #19
 800092a:	4302      	orrs	r2, r0
 800092c:	4690      	mov	r8, r2
 800092e:	2200      	movs	r2, #0
 8000930:	3b7f      	subs	r3, #127	; 0x7f
 8000932:	0031      	movs	r1, r6
 8000934:	1aff      	subs	r7, r7, r3
 8000936:	464b      	mov	r3, r9
 8000938:	4061      	eors	r1, r4
 800093a:	b2c9      	uxtb	r1, r1
 800093c:	4313      	orrs	r3, r2
 800093e:	2b0f      	cmp	r3, #15
 8000940:	d900      	bls.n	8000944 <__aeabi_fdiv+0x68>
 8000942:	e0b5      	b.n	8000ab0 <__aeabi_fdiv+0x1d4>
 8000944:	486e      	ldr	r0, [pc, #440]	; (8000b00 <__aeabi_fdiv+0x224>)
 8000946:	009b      	lsls	r3, r3, #2
 8000948:	58c3      	ldr	r3, [r0, r3]
 800094a:	469f      	mov	pc, r3
 800094c:	2300      	movs	r3, #0
 800094e:	4698      	mov	r8, r3
 8000950:	0026      	movs	r6, r4
 8000952:	4645      	mov	r5, r8
 8000954:	4692      	mov	sl, r2
 8000956:	4653      	mov	r3, sl
 8000958:	2b02      	cmp	r3, #2
 800095a:	d100      	bne.n	800095e <__aeabi_fdiv+0x82>
 800095c:	e089      	b.n	8000a72 <__aeabi_fdiv+0x196>
 800095e:	2b03      	cmp	r3, #3
 8000960:	d100      	bne.n	8000964 <__aeabi_fdiv+0x88>
 8000962:	e09e      	b.n	8000aa2 <__aeabi_fdiv+0x1c6>
 8000964:	2b01      	cmp	r3, #1
 8000966:	d018      	beq.n	800099a <__aeabi_fdiv+0xbe>
 8000968:	003b      	movs	r3, r7
 800096a:	337f      	adds	r3, #127	; 0x7f
 800096c:	2b00      	cmp	r3, #0
 800096e:	dd69      	ble.n	8000a44 <__aeabi_fdiv+0x168>
 8000970:	076a      	lsls	r2, r5, #29
 8000972:	d004      	beq.n	800097e <__aeabi_fdiv+0xa2>
 8000974:	220f      	movs	r2, #15
 8000976:	402a      	ands	r2, r5
 8000978:	2a04      	cmp	r2, #4
 800097a:	d000      	beq.n	800097e <__aeabi_fdiv+0xa2>
 800097c:	3504      	adds	r5, #4
 800097e:	012a      	lsls	r2, r5, #4
 8000980:	d503      	bpl.n	800098a <__aeabi_fdiv+0xae>
 8000982:	4b60      	ldr	r3, [pc, #384]	; (8000b04 <__aeabi_fdiv+0x228>)
 8000984:	401d      	ands	r5, r3
 8000986:	003b      	movs	r3, r7
 8000988:	3380      	adds	r3, #128	; 0x80
 800098a:	2bfe      	cmp	r3, #254	; 0xfe
 800098c:	dd00      	ble.n	8000990 <__aeabi_fdiv+0xb4>
 800098e:	e070      	b.n	8000a72 <__aeabi_fdiv+0x196>
 8000990:	01ad      	lsls	r5, r5, #6
 8000992:	0a6d      	lsrs	r5, r5, #9
 8000994:	b2d8      	uxtb	r0, r3
 8000996:	e002      	b.n	800099e <__aeabi_fdiv+0xc2>
 8000998:	000e      	movs	r6, r1
 800099a:	2000      	movs	r0, #0
 800099c:	2500      	movs	r5, #0
 800099e:	05c0      	lsls	r0, r0, #23
 80009a0:	4328      	orrs	r0, r5
 80009a2:	07f6      	lsls	r6, r6, #31
 80009a4:	4330      	orrs	r0, r6
 80009a6:	bce0      	pop	{r5, r6, r7}
 80009a8:	46ba      	mov	sl, r7
 80009aa:	46b1      	mov	r9, r6
 80009ac:	46a8      	mov	r8, r5
 80009ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009b0:	4643      	mov	r3, r8
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d13f      	bne.n	8000a36 <__aeabi_fdiv+0x15a>
 80009b6:	2202      	movs	r2, #2
 80009b8:	3fff      	subs	r7, #255	; 0xff
 80009ba:	e003      	b.n	80009c4 <__aeabi_fdiv+0xe8>
 80009bc:	4643      	mov	r3, r8
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d12d      	bne.n	8000a1e <__aeabi_fdiv+0x142>
 80009c2:	2201      	movs	r2, #1
 80009c4:	0031      	movs	r1, r6
 80009c6:	464b      	mov	r3, r9
 80009c8:	4061      	eors	r1, r4
 80009ca:	b2c9      	uxtb	r1, r1
 80009cc:	4313      	orrs	r3, r2
 80009ce:	2b0f      	cmp	r3, #15
 80009d0:	d834      	bhi.n	8000a3c <__aeabi_fdiv+0x160>
 80009d2:	484d      	ldr	r0, [pc, #308]	; (8000b08 <__aeabi_fdiv+0x22c>)
 80009d4:	009b      	lsls	r3, r3, #2
 80009d6:	58c3      	ldr	r3, [r0, r3]
 80009d8:	469f      	mov	pc, r3
 80009da:	2d00      	cmp	r5, #0
 80009dc:	d113      	bne.n	8000a06 <__aeabi_fdiv+0x12a>
 80009de:	2304      	movs	r3, #4
 80009e0:	4699      	mov	r9, r3
 80009e2:	3b03      	subs	r3, #3
 80009e4:	2700      	movs	r7, #0
 80009e6:	469a      	mov	sl, r3
 80009e8:	e791      	b.n	800090e <__aeabi_fdiv+0x32>
 80009ea:	2d00      	cmp	r5, #0
 80009ec:	d105      	bne.n	80009fa <__aeabi_fdiv+0x11e>
 80009ee:	2308      	movs	r3, #8
 80009f0:	4699      	mov	r9, r3
 80009f2:	3b06      	subs	r3, #6
 80009f4:	27ff      	movs	r7, #255	; 0xff
 80009f6:	469a      	mov	sl, r3
 80009f8:	e789      	b.n	800090e <__aeabi_fdiv+0x32>
 80009fa:	230c      	movs	r3, #12
 80009fc:	4699      	mov	r9, r3
 80009fe:	3b09      	subs	r3, #9
 8000a00:	27ff      	movs	r7, #255	; 0xff
 8000a02:	469a      	mov	sl, r3
 8000a04:	e783      	b.n	800090e <__aeabi_fdiv+0x32>
 8000a06:	0028      	movs	r0, r5
 8000a08:	f002 fb6a 	bl	80030e0 <__clzsi2>
 8000a0c:	2776      	movs	r7, #118	; 0x76
 8000a0e:	1f43      	subs	r3, r0, #5
 8000a10:	409d      	lsls	r5, r3
 8000a12:	2300      	movs	r3, #0
 8000a14:	427f      	negs	r7, r7
 8000a16:	4699      	mov	r9, r3
 8000a18:	469a      	mov	sl, r3
 8000a1a:	1a3f      	subs	r7, r7, r0
 8000a1c:	e777      	b.n	800090e <__aeabi_fdiv+0x32>
 8000a1e:	4640      	mov	r0, r8
 8000a20:	f002 fb5e 	bl	80030e0 <__clzsi2>
 8000a24:	4642      	mov	r2, r8
 8000a26:	1f43      	subs	r3, r0, #5
 8000a28:	409a      	lsls	r2, r3
 8000a2a:	2376      	movs	r3, #118	; 0x76
 8000a2c:	425b      	negs	r3, r3
 8000a2e:	4690      	mov	r8, r2
 8000a30:	1a1b      	subs	r3, r3, r0
 8000a32:	2200      	movs	r2, #0
 8000a34:	e77d      	b.n	8000932 <__aeabi_fdiv+0x56>
 8000a36:	23ff      	movs	r3, #255	; 0xff
 8000a38:	2203      	movs	r2, #3
 8000a3a:	e77a      	b.n	8000932 <__aeabi_fdiv+0x56>
 8000a3c:	000e      	movs	r6, r1
 8000a3e:	20ff      	movs	r0, #255	; 0xff
 8000a40:	2500      	movs	r5, #0
 8000a42:	e7ac      	b.n	800099e <__aeabi_fdiv+0xc2>
 8000a44:	2001      	movs	r0, #1
 8000a46:	1ac0      	subs	r0, r0, r3
 8000a48:	281b      	cmp	r0, #27
 8000a4a:	dca6      	bgt.n	800099a <__aeabi_fdiv+0xbe>
 8000a4c:	379e      	adds	r7, #158	; 0x9e
 8000a4e:	002a      	movs	r2, r5
 8000a50:	40bd      	lsls	r5, r7
 8000a52:	40c2      	lsrs	r2, r0
 8000a54:	1e6b      	subs	r3, r5, #1
 8000a56:	419d      	sbcs	r5, r3
 8000a58:	4315      	orrs	r5, r2
 8000a5a:	076b      	lsls	r3, r5, #29
 8000a5c:	d004      	beq.n	8000a68 <__aeabi_fdiv+0x18c>
 8000a5e:	230f      	movs	r3, #15
 8000a60:	402b      	ands	r3, r5
 8000a62:	2b04      	cmp	r3, #4
 8000a64:	d000      	beq.n	8000a68 <__aeabi_fdiv+0x18c>
 8000a66:	3504      	adds	r5, #4
 8000a68:	016b      	lsls	r3, r5, #5
 8000a6a:	d544      	bpl.n	8000af6 <__aeabi_fdiv+0x21a>
 8000a6c:	2001      	movs	r0, #1
 8000a6e:	2500      	movs	r5, #0
 8000a70:	e795      	b.n	800099e <__aeabi_fdiv+0xc2>
 8000a72:	20ff      	movs	r0, #255	; 0xff
 8000a74:	2500      	movs	r5, #0
 8000a76:	e792      	b.n	800099e <__aeabi_fdiv+0xc2>
 8000a78:	2580      	movs	r5, #128	; 0x80
 8000a7a:	2600      	movs	r6, #0
 8000a7c:	20ff      	movs	r0, #255	; 0xff
 8000a7e:	03ed      	lsls	r5, r5, #15
 8000a80:	e78d      	b.n	800099e <__aeabi_fdiv+0xc2>
 8000a82:	2300      	movs	r3, #0
 8000a84:	4698      	mov	r8, r3
 8000a86:	2080      	movs	r0, #128	; 0x80
 8000a88:	03c0      	lsls	r0, r0, #15
 8000a8a:	4205      	tst	r5, r0
 8000a8c:	d009      	beq.n	8000aa2 <__aeabi_fdiv+0x1c6>
 8000a8e:	4643      	mov	r3, r8
 8000a90:	4203      	tst	r3, r0
 8000a92:	d106      	bne.n	8000aa2 <__aeabi_fdiv+0x1c6>
 8000a94:	4645      	mov	r5, r8
 8000a96:	4305      	orrs	r5, r0
 8000a98:	026d      	lsls	r5, r5, #9
 8000a9a:	0026      	movs	r6, r4
 8000a9c:	20ff      	movs	r0, #255	; 0xff
 8000a9e:	0a6d      	lsrs	r5, r5, #9
 8000aa0:	e77d      	b.n	800099e <__aeabi_fdiv+0xc2>
 8000aa2:	2080      	movs	r0, #128	; 0x80
 8000aa4:	03c0      	lsls	r0, r0, #15
 8000aa6:	4305      	orrs	r5, r0
 8000aa8:	026d      	lsls	r5, r5, #9
 8000aaa:	20ff      	movs	r0, #255	; 0xff
 8000aac:	0a6d      	lsrs	r5, r5, #9
 8000aae:	e776      	b.n	800099e <__aeabi_fdiv+0xc2>
 8000ab0:	4642      	mov	r2, r8
 8000ab2:	016b      	lsls	r3, r5, #5
 8000ab4:	0150      	lsls	r0, r2, #5
 8000ab6:	4283      	cmp	r3, r0
 8000ab8:	d219      	bcs.n	8000aee <__aeabi_fdiv+0x212>
 8000aba:	221b      	movs	r2, #27
 8000abc:	2500      	movs	r5, #0
 8000abe:	3f01      	subs	r7, #1
 8000ac0:	2601      	movs	r6, #1
 8000ac2:	001c      	movs	r4, r3
 8000ac4:	006d      	lsls	r5, r5, #1
 8000ac6:	005b      	lsls	r3, r3, #1
 8000ac8:	2c00      	cmp	r4, #0
 8000aca:	db01      	blt.n	8000ad0 <__aeabi_fdiv+0x1f4>
 8000acc:	4298      	cmp	r0, r3
 8000ace:	d801      	bhi.n	8000ad4 <__aeabi_fdiv+0x1f8>
 8000ad0:	1a1b      	subs	r3, r3, r0
 8000ad2:	4335      	orrs	r5, r6
 8000ad4:	3a01      	subs	r2, #1
 8000ad6:	2a00      	cmp	r2, #0
 8000ad8:	d1f3      	bne.n	8000ac2 <__aeabi_fdiv+0x1e6>
 8000ada:	1e5a      	subs	r2, r3, #1
 8000adc:	4193      	sbcs	r3, r2
 8000ade:	431d      	orrs	r5, r3
 8000ae0:	003b      	movs	r3, r7
 8000ae2:	337f      	adds	r3, #127	; 0x7f
 8000ae4:	000e      	movs	r6, r1
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	dd00      	ble.n	8000aec <__aeabi_fdiv+0x210>
 8000aea:	e741      	b.n	8000970 <__aeabi_fdiv+0x94>
 8000aec:	e7aa      	b.n	8000a44 <__aeabi_fdiv+0x168>
 8000aee:	221a      	movs	r2, #26
 8000af0:	2501      	movs	r5, #1
 8000af2:	1a1b      	subs	r3, r3, r0
 8000af4:	e7e4      	b.n	8000ac0 <__aeabi_fdiv+0x1e4>
 8000af6:	01ad      	lsls	r5, r5, #6
 8000af8:	2000      	movs	r0, #0
 8000afa:	0a6d      	lsrs	r5, r5, #9
 8000afc:	e74f      	b.n	800099e <__aeabi_fdiv+0xc2>
 8000afe:	46c0      	nop			; (mov r8, r8)
 8000b00:	08009930 	.word	0x08009930
 8000b04:	f7ffffff 	.word	0xf7ffffff
 8000b08:	08009970 	.word	0x08009970

08000b0c <__eqsf2>:
 8000b0c:	b570      	push	{r4, r5, r6, lr}
 8000b0e:	0042      	lsls	r2, r0, #1
 8000b10:	0245      	lsls	r5, r0, #9
 8000b12:	024e      	lsls	r6, r1, #9
 8000b14:	004c      	lsls	r4, r1, #1
 8000b16:	0fc3      	lsrs	r3, r0, #31
 8000b18:	0a6d      	lsrs	r5, r5, #9
 8000b1a:	2001      	movs	r0, #1
 8000b1c:	0e12      	lsrs	r2, r2, #24
 8000b1e:	0a76      	lsrs	r6, r6, #9
 8000b20:	0e24      	lsrs	r4, r4, #24
 8000b22:	0fc9      	lsrs	r1, r1, #31
 8000b24:	2aff      	cmp	r2, #255	; 0xff
 8000b26:	d006      	beq.n	8000b36 <__eqsf2+0x2a>
 8000b28:	2cff      	cmp	r4, #255	; 0xff
 8000b2a:	d003      	beq.n	8000b34 <__eqsf2+0x28>
 8000b2c:	42a2      	cmp	r2, r4
 8000b2e:	d101      	bne.n	8000b34 <__eqsf2+0x28>
 8000b30:	42b5      	cmp	r5, r6
 8000b32:	d006      	beq.n	8000b42 <__eqsf2+0x36>
 8000b34:	bd70      	pop	{r4, r5, r6, pc}
 8000b36:	2d00      	cmp	r5, #0
 8000b38:	d1fc      	bne.n	8000b34 <__eqsf2+0x28>
 8000b3a:	2cff      	cmp	r4, #255	; 0xff
 8000b3c:	d1fa      	bne.n	8000b34 <__eqsf2+0x28>
 8000b3e:	2e00      	cmp	r6, #0
 8000b40:	d1f8      	bne.n	8000b34 <__eqsf2+0x28>
 8000b42:	428b      	cmp	r3, r1
 8000b44:	d006      	beq.n	8000b54 <__eqsf2+0x48>
 8000b46:	2001      	movs	r0, #1
 8000b48:	2a00      	cmp	r2, #0
 8000b4a:	d1f3      	bne.n	8000b34 <__eqsf2+0x28>
 8000b4c:	0028      	movs	r0, r5
 8000b4e:	1e43      	subs	r3, r0, #1
 8000b50:	4198      	sbcs	r0, r3
 8000b52:	e7ef      	b.n	8000b34 <__eqsf2+0x28>
 8000b54:	2000      	movs	r0, #0
 8000b56:	e7ed      	b.n	8000b34 <__eqsf2+0x28>

08000b58 <__gesf2>:
 8000b58:	b570      	push	{r4, r5, r6, lr}
 8000b5a:	0042      	lsls	r2, r0, #1
 8000b5c:	0245      	lsls	r5, r0, #9
 8000b5e:	024e      	lsls	r6, r1, #9
 8000b60:	004c      	lsls	r4, r1, #1
 8000b62:	0fc3      	lsrs	r3, r0, #31
 8000b64:	0a6d      	lsrs	r5, r5, #9
 8000b66:	0e12      	lsrs	r2, r2, #24
 8000b68:	0a76      	lsrs	r6, r6, #9
 8000b6a:	0e24      	lsrs	r4, r4, #24
 8000b6c:	0fc8      	lsrs	r0, r1, #31
 8000b6e:	2aff      	cmp	r2, #255	; 0xff
 8000b70:	d01b      	beq.n	8000baa <__gesf2+0x52>
 8000b72:	2cff      	cmp	r4, #255	; 0xff
 8000b74:	d00e      	beq.n	8000b94 <__gesf2+0x3c>
 8000b76:	2a00      	cmp	r2, #0
 8000b78:	d11b      	bne.n	8000bb2 <__gesf2+0x5a>
 8000b7a:	2c00      	cmp	r4, #0
 8000b7c:	d101      	bne.n	8000b82 <__gesf2+0x2a>
 8000b7e:	2e00      	cmp	r6, #0
 8000b80:	d01c      	beq.n	8000bbc <__gesf2+0x64>
 8000b82:	2d00      	cmp	r5, #0
 8000b84:	d00c      	beq.n	8000ba0 <__gesf2+0x48>
 8000b86:	4283      	cmp	r3, r0
 8000b88:	d01c      	beq.n	8000bc4 <__gesf2+0x6c>
 8000b8a:	2102      	movs	r1, #2
 8000b8c:	1e58      	subs	r0, r3, #1
 8000b8e:	4008      	ands	r0, r1
 8000b90:	3801      	subs	r0, #1
 8000b92:	bd70      	pop	{r4, r5, r6, pc}
 8000b94:	2e00      	cmp	r6, #0
 8000b96:	d122      	bne.n	8000bde <__gesf2+0x86>
 8000b98:	2a00      	cmp	r2, #0
 8000b9a:	d1f4      	bne.n	8000b86 <__gesf2+0x2e>
 8000b9c:	2d00      	cmp	r5, #0
 8000b9e:	d1f2      	bne.n	8000b86 <__gesf2+0x2e>
 8000ba0:	2800      	cmp	r0, #0
 8000ba2:	d1f6      	bne.n	8000b92 <__gesf2+0x3a>
 8000ba4:	2001      	movs	r0, #1
 8000ba6:	4240      	negs	r0, r0
 8000ba8:	e7f3      	b.n	8000b92 <__gesf2+0x3a>
 8000baa:	2d00      	cmp	r5, #0
 8000bac:	d117      	bne.n	8000bde <__gesf2+0x86>
 8000bae:	2cff      	cmp	r4, #255	; 0xff
 8000bb0:	d0f0      	beq.n	8000b94 <__gesf2+0x3c>
 8000bb2:	2c00      	cmp	r4, #0
 8000bb4:	d1e7      	bne.n	8000b86 <__gesf2+0x2e>
 8000bb6:	2e00      	cmp	r6, #0
 8000bb8:	d1e5      	bne.n	8000b86 <__gesf2+0x2e>
 8000bba:	e7e6      	b.n	8000b8a <__gesf2+0x32>
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	2d00      	cmp	r5, #0
 8000bc0:	d0e7      	beq.n	8000b92 <__gesf2+0x3a>
 8000bc2:	e7e2      	b.n	8000b8a <__gesf2+0x32>
 8000bc4:	42a2      	cmp	r2, r4
 8000bc6:	dc05      	bgt.n	8000bd4 <__gesf2+0x7c>
 8000bc8:	dbea      	blt.n	8000ba0 <__gesf2+0x48>
 8000bca:	42b5      	cmp	r5, r6
 8000bcc:	d802      	bhi.n	8000bd4 <__gesf2+0x7c>
 8000bce:	d3e7      	bcc.n	8000ba0 <__gesf2+0x48>
 8000bd0:	2000      	movs	r0, #0
 8000bd2:	e7de      	b.n	8000b92 <__gesf2+0x3a>
 8000bd4:	4243      	negs	r3, r0
 8000bd6:	4158      	adcs	r0, r3
 8000bd8:	0040      	lsls	r0, r0, #1
 8000bda:	3801      	subs	r0, #1
 8000bdc:	e7d9      	b.n	8000b92 <__gesf2+0x3a>
 8000bde:	2002      	movs	r0, #2
 8000be0:	4240      	negs	r0, r0
 8000be2:	e7d6      	b.n	8000b92 <__gesf2+0x3a>

08000be4 <__lesf2>:
 8000be4:	b570      	push	{r4, r5, r6, lr}
 8000be6:	0042      	lsls	r2, r0, #1
 8000be8:	0245      	lsls	r5, r0, #9
 8000bea:	024e      	lsls	r6, r1, #9
 8000bec:	004c      	lsls	r4, r1, #1
 8000bee:	0fc3      	lsrs	r3, r0, #31
 8000bf0:	0a6d      	lsrs	r5, r5, #9
 8000bf2:	0e12      	lsrs	r2, r2, #24
 8000bf4:	0a76      	lsrs	r6, r6, #9
 8000bf6:	0e24      	lsrs	r4, r4, #24
 8000bf8:	0fc8      	lsrs	r0, r1, #31
 8000bfa:	2aff      	cmp	r2, #255	; 0xff
 8000bfc:	d00b      	beq.n	8000c16 <__lesf2+0x32>
 8000bfe:	2cff      	cmp	r4, #255	; 0xff
 8000c00:	d00d      	beq.n	8000c1e <__lesf2+0x3a>
 8000c02:	2a00      	cmp	r2, #0
 8000c04:	d11f      	bne.n	8000c46 <__lesf2+0x62>
 8000c06:	2c00      	cmp	r4, #0
 8000c08:	d116      	bne.n	8000c38 <__lesf2+0x54>
 8000c0a:	2e00      	cmp	r6, #0
 8000c0c:	d114      	bne.n	8000c38 <__lesf2+0x54>
 8000c0e:	2000      	movs	r0, #0
 8000c10:	2d00      	cmp	r5, #0
 8000c12:	d010      	beq.n	8000c36 <__lesf2+0x52>
 8000c14:	e009      	b.n	8000c2a <__lesf2+0x46>
 8000c16:	2d00      	cmp	r5, #0
 8000c18:	d10c      	bne.n	8000c34 <__lesf2+0x50>
 8000c1a:	2cff      	cmp	r4, #255	; 0xff
 8000c1c:	d113      	bne.n	8000c46 <__lesf2+0x62>
 8000c1e:	2e00      	cmp	r6, #0
 8000c20:	d108      	bne.n	8000c34 <__lesf2+0x50>
 8000c22:	2a00      	cmp	r2, #0
 8000c24:	d008      	beq.n	8000c38 <__lesf2+0x54>
 8000c26:	4283      	cmp	r3, r0
 8000c28:	d012      	beq.n	8000c50 <__lesf2+0x6c>
 8000c2a:	2102      	movs	r1, #2
 8000c2c:	1e58      	subs	r0, r3, #1
 8000c2e:	4008      	ands	r0, r1
 8000c30:	3801      	subs	r0, #1
 8000c32:	e000      	b.n	8000c36 <__lesf2+0x52>
 8000c34:	2002      	movs	r0, #2
 8000c36:	bd70      	pop	{r4, r5, r6, pc}
 8000c38:	2d00      	cmp	r5, #0
 8000c3a:	d1f4      	bne.n	8000c26 <__lesf2+0x42>
 8000c3c:	2800      	cmp	r0, #0
 8000c3e:	d1fa      	bne.n	8000c36 <__lesf2+0x52>
 8000c40:	2001      	movs	r0, #1
 8000c42:	4240      	negs	r0, r0
 8000c44:	e7f7      	b.n	8000c36 <__lesf2+0x52>
 8000c46:	2c00      	cmp	r4, #0
 8000c48:	d1ed      	bne.n	8000c26 <__lesf2+0x42>
 8000c4a:	2e00      	cmp	r6, #0
 8000c4c:	d1eb      	bne.n	8000c26 <__lesf2+0x42>
 8000c4e:	e7ec      	b.n	8000c2a <__lesf2+0x46>
 8000c50:	42a2      	cmp	r2, r4
 8000c52:	dc05      	bgt.n	8000c60 <__lesf2+0x7c>
 8000c54:	dbf2      	blt.n	8000c3c <__lesf2+0x58>
 8000c56:	42b5      	cmp	r5, r6
 8000c58:	d802      	bhi.n	8000c60 <__lesf2+0x7c>
 8000c5a:	d3ef      	bcc.n	8000c3c <__lesf2+0x58>
 8000c5c:	2000      	movs	r0, #0
 8000c5e:	e7ea      	b.n	8000c36 <__lesf2+0x52>
 8000c60:	4243      	negs	r3, r0
 8000c62:	4158      	adcs	r0, r3
 8000c64:	0040      	lsls	r0, r0, #1
 8000c66:	3801      	subs	r0, #1
 8000c68:	e7e5      	b.n	8000c36 <__lesf2+0x52>
 8000c6a:	46c0      	nop			; (mov r8, r8)

08000c6c <__aeabi_fmul>:
 8000c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c6e:	464f      	mov	r7, r9
 8000c70:	4646      	mov	r6, r8
 8000c72:	46d6      	mov	lr, sl
 8000c74:	0244      	lsls	r4, r0, #9
 8000c76:	0045      	lsls	r5, r0, #1
 8000c78:	b5c0      	push	{r6, r7, lr}
 8000c7a:	0a64      	lsrs	r4, r4, #9
 8000c7c:	1c0f      	adds	r7, r1, #0
 8000c7e:	0e2d      	lsrs	r5, r5, #24
 8000c80:	0fc6      	lsrs	r6, r0, #31
 8000c82:	2d00      	cmp	r5, #0
 8000c84:	d100      	bne.n	8000c88 <__aeabi_fmul+0x1c>
 8000c86:	e08d      	b.n	8000da4 <__aeabi_fmul+0x138>
 8000c88:	2dff      	cmp	r5, #255	; 0xff
 8000c8a:	d100      	bne.n	8000c8e <__aeabi_fmul+0x22>
 8000c8c:	e092      	b.n	8000db4 <__aeabi_fmul+0x148>
 8000c8e:	2300      	movs	r3, #0
 8000c90:	2080      	movs	r0, #128	; 0x80
 8000c92:	4699      	mov	r9, r3
 8000c94:	469a      	mov	sl, r3
 8000c96:	00e4      	lsls	r4, r4, #3
 8000c98:	04c0      	lsls	r0, r0, #19
 8000c9a:	4304      	orrs	r4, r0
 8000c9c:	3d7f      	subs	r5, #127	; 0x7f
 8000c9e:	0278      	lsls	r0, r7, #9
 8000ca0:	0a43      	lsrs	r3, r0, #9
 8000ca2:	4698      	mov	r8, r3
 8000ca4:	007b      	lsls	r3, r7, #1
 8000ca6:	0e1b      	lsrs	r3, r3, #24
 8000ca8:	0fff      	lsrs	r7, r7, #31
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d100      	bne.n	8000cb0 <__aeabi_fmul+0x44>
 8000cae:	e070      	b.n	8000d92 <__aeabi_fmul+0x126>
 8000cb0:	2bff      	cmp	r3, #255	; 0xff
 8000cb2:	d100      	bne.n	8000cb6 <__aeabi_fmul+0x4a>
 8000cb4:	e086      	b.n	8000dc4 <__aeabi_fmul+0x158>
 8000cb6:	4642      	mov	r2, r8
 8000cb8:	00d0      	lsls	r0, r2, #3
 8000cba:	2280      	movs	r2, #128	; 0x80
 8000cbc:	3b7f      	subs	r3, #127	; 0x7f
 8000cbe:	18ed      	adds	r5, r5, r3
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	04d2      	lsls	r2, r2, #19
 8000cc4:	4302      	orrs	r2, r0
 8000cc6:	4690      	mov	r8, r2
 8000cc8:	469c      	mov	ip, r3
 8000cca:	0031      	movs	r1, r6
 8000ccc:	464b      	mov	r3, r9
 8000cce:	4079      	eors	r1, r7
 8000cd0:	1c68      	adds	r0, r5, #1
 8000cd2:	2b0f      	cmp	r3, #15
 8000cd4:	d81c      	bhi.n	8000d10 <__aeabi_fmul+0xa4>
 8000cd6:	4a76      	ldr	r2, [pc, #472]	; (8000eb0 <__aeabi_fmul+0x244>)
 8000cd8:	009b      	lsls	r3, r3, #2
 8000cda:	58d3      	ldr	r3, [r2, r3]
 8000cdc:	469f      	mov	pc, r3
 8000cde:	0039      	movs	r1, r7
 8000ce0:	4644      	mov	r4, r8
 8000ce2:	46e2      	mov	sl, ip
 8000ce4:	4653      	mov	r3, sl
 8000ce6:	2b02      	cmp	r3, #2
 8000ce8:	d00f      	beq.n	8000d0a <__aeabi_fmul+0x9e>
 8000cea:	2b03      	cmp	r3, #3
 8000cec:	d100      	bne.n	8000cf0 <__aeabi_fmul+0x84>
 8000cee:	e0d7      	b.n	8000ea0 <__aeabi_fmul+0x234>
 8000cf0:	2b01      	cmp	r3, #1
 8000cf2:	d137      	bne.n	8000d64 <__aeabi_fmul+0xf8>
 8000cf4:	2000      	movs	r0, #0
 8000cf6:	2400      	movs	r4, #0
 8000cf8:	05c0      	lsls	r0, r0, #23
 8000cfa:	4320      	orrs	r0, r4
 8000cfc:	07c9      	lsls	r1, r1, #31
 8000cfe:	4308      	orrs	r0, r1
 8000d00:	bce0      	pop	{r5, r6, r7}
 8000d02:	46ba      	mov	sl, r7
 8000d04:	46b1      	mov	r9, r6
 8000d06:	46a8      	mov	r8, r5
 8000d08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d0a:	20ff      	movs	r0, #255	; 0xff
 8000d0c:	2400      	movs	r4, #0
 8000d0e:	e7f3      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000d10:	0c26      	lsrs	r6, r4, #16
 8000d12:	0424      	lsls	r4, r4, #16
 8000d14:	0c22      	lsrs	r2, r4, #16
 8000d16:	4644      	mov	r4, r8
 8000d18:	0424      	lsls	r4, r4, #16
 8000d1a:	0c24      	lsrs	r4, r4, #16
 8000d1c:	4643      	mov	r3, r8
 8000d1e:	0027      	movs	r7, r4
 8000d20:	0c1b      	lsrs	r3, r3, #16
 8000d22:	4357      	muls	r7, r2
 8000d24:	4374      	muls	r4, r6
 8000d26:	435a      	muls	r2, r3
 8000d28:	435e      	muls	r6, r3
 8000d2a:	1912      	adds	r2, r2, r4
 8000d2c:	0c3b      	lsrs	r3, r7, #16
 8000d2e:	189b      	adds	r3, r3, r2
 8000d30:	429c      	cmp	r4, r3
 8000d32:	d903      	bls.n	8000d3c <__aeabi_fmul+0xd0>
 8000d34:	2280      	movs	r2, #128	; 0x80
 8000d36:	0252      	lsls	r2, r2, #9
 8000d38:	4694      	mov	ip, r2
 8000d3a:	4466      	add	r6, ip
 8000d3c:	043f      	lsls	r7, r7, #16
 8000d3e:	041a      	lsls	r2, r3, #16
 8000d40:	0c3f      	lsrs	r7, r7, #16
 8000d42:	19d2      	adds	r2, r2, r7
 8000d44:	0194      	lsls	r4, r2, #6
 8000d46:	1e67      	subs	r7, r4, #1
 8000d48:	41bc      	sbcs	r4, r7
 8000d4a:	0c1b      	lsrs	r3, r3, #16
 8000d4c:	0e92      	lsrs	r2, r2, #26
 8000d4e:	199b      	adds	r3, r3, r6
 8000d50:	4314      	orrs	r4, r2
 8000d52:	019b      	lsls	r3, r3, #6
 8000d54:	431c      	orrs	r4, r3
 8000d56:	011b      	lsls	r3, r3, #4
 8000d58:	d400      	bmi.n	8000d5c <__aeabi_fmul+0xf0>
 8000d5a:	e09b      	b.n	8000e94 <__aeabi_fmul+0x228>
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	0862      	lsrs	r2, r4, #1
 8000d60:	401c      	ands	r4, r3
 8000d62:	4314      	orrs	r4, r2
 8000d64:	0002      	movs	r2, r0
 8000d66:	327f      	adds	r2, #127	; 0x7f
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	dd64      	ble.n	8000e36 <__aeabi_fmul+0x1ca>
 8000d6c:	0763      	lsls	r3, r4, #29
 8000d6e:	d004      	beq.n	8000d7a <__aeabi_fmul+0x10e>
 8000d70:	230f      	movs	r3, #15
 8000d72:	4023      	ands	r3, r4
 8000d74:	2b04      	cmp	r3, #4
 8000d76:	d000      	beq.n	8000d7a <__aeabi_fmul+0x10e>
 8000d78:	3404      	adds	r4, #4
 8000d7a:	0123      	lsls	r3, r4, #4
 8000d7c:	d503      	bpl.n	8000d86 <__aeabi_fmul+0x11a>
 8000d7e:	0002      	movs	r2, r0
 8000d80:	4b4c      	ldr	r3, [pc, #304]	; (8000eb4 <__aeabi_fmul+0x248>)
 8000d82:	3280      	adds	r2, #128	; 0x80
 8000d84:	401c      	ands	r4, r3
 8000d86:	2afe      	cmp	r2, #254	; 0xfe
 8000d88:	dcbf      	bgt.n	8000d0a <__aeabi_fmul+0x9e>
 8000d8a:	01a4      	lsls	r4, r4, #6
 8000d8c:	0a64      	lsrs	r4, r4, #9
 8000d8e:	b2d0      	uxtb	r0, r2
 8000d90:	e7b2      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000d92:	4643      	mov	r3, r8
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d13d      	bne.n	8000e14 <__aeabi_fmul+0x1a8>
 8000d98:	464a      	mov	r2, r9
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	431a      	orrs	r2, r3
 8000d9e:	4691      	mov	r9, r2
 8000da0:	469c      	mov	ip, r3
 8000da2:	e792      	b.n	8000cca <__aeabi_fmul+0x5e>
 8000da4:	2c00      	cmp	r4, #0
 8000da6:	d129      	bne.n	8000dfc <__aeabi_fmul+0x190>
 8000da8:	2304      	movs	r3, #4
 8000daa:	4699      	mov	r9, r3
 8000dac:	3b03      	subs	r3, #3
 8000dae:	2500      	movs	r5, #0
 8000db0:	469a      	mov	sl, r3
 8000db2:	e774      	b.n	8000c9e <__aeabi_fmul+0x32>
 8000db4:	2c00      	cmp	r4, #0
 8000db6:	d11b      	bne.n	8000df0 <__aeabi_fmul+0x184>
 8000db8:	2308      	movs	r3, #8
 8000dba:	4699      	mov	r9, r3
 8000dbc:	3b06      	subs	r3, #6
 8000dbe:	25ff      	movs	r5, #255	; 0xff
 8000dc0:	469a      	mov	sl, r3
 8000dc2:	e76c      	b.n	8000c9e <__aeabi_fmul+0x32>
 8000dc4:	4643      	mov	r3, r8
 8000dc6:	35ff      	adds	r5, #255	; 0xff
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d10b      	bne.n	8000de4 <__aeabi_fmul+0x178>
 8000dcc:	2302      	movs	r3, #2
 8000dce:	464a      	mov	r2, r9
 8000dd0:	431a      	orrs	r2, r3
 8000dd2:	4691      	mov	r9, r2
 8000dd4:	469c      	mov	ip, r3
 8000dd6:	e778      	b.n	8000cca <__aeabi_fmul+0x5e>
 8000dd8:	4653      	mov	r3, sl
 8000dda:	0031      	movs	r1, r6
 8000ddc:	2b02      	cmp	r3, #2
 8000dde:	d000      	beq.n	8000de2 <__aeabi_fmul+0x176>
 8000de0:	e783      	b.n	8000cea <__aeabi_fmul+0x7e>
 8000de2:	e792      	b.n	8000d0a <__aeabi_fmul+0x9e>
 8000de4:	2303      	movs	r3, #3
 8000de6:	464a      	mov	r2, r9
 8000de8:	431a      	orrs	r2, r3
 8000dea:	4691      	mov	r9, r2
 8000dec:	469c      	mov	ip, r3
 8000dee:	e76c      	b.n	8000cca <__aeabi_fmul+0x5e>
 8000df0:	230c      	movs	r3, #12
 8000df2:	4699      	mov	r9, r3
 8000df4:	3b09      	subs	r3, #9
 8000df6:	25ff      	movs	r5, #255	; 0xff
 8000df8:	469a      	mov	sl, r3
 8000dfa:	e750      	b.n	8000c9e <__aeabi_fmul+0x32>
 8000dfc:	0020      	movs	r0, r4
 8000dfe:	f002 f96f 	bl	80030e0 <__clzsi2>
 8000e02:	2576      	movs	r5, #118	; 0x76
 8000e04:	1f43      	subs	r3, r0, #5
 8000e06:	409c      	lsls	r4, r3
 8000e08:	2300      	movs	r3, #0
 8000e0a:	426d      	negs	r5, r5
 8000e0c:	4699      	mov	r9, r3
 8000e0e:	469a      	mov	sl, r3
 8000e10:	1a2d      	subs	r5, r5, r0
 8000e12:	e744      	b.n	8000c9e <__aeabi_fmul+0x32>
 8000e14:	4640      	mov	r0, r8
 8000e16:	f002 f963 	bl	80030e0 <__clzsi2>
 8000e1a:	4642      	mov	r2, r8
 8000e1c:	1f43      	subs	r3, r0, #5
 8000e1e:	409a      	lsls	r2, r3
 8000e20:	2300      	movs	r3, #0
 8000e22:	1a2d      	subs	r5, r5, r0
 8000e24:	4690      	mov	r8, r2
 8000e26:	469c      	mov	ip, r3
 8000e28:	3d76      	subs	r5, #118	; 0x76
 8000e2a:	e74e      	b.n	8000cca <__aeabi_fmul+0x5e>
 8000e2c:	2480      	movs	r4, #128	; 0x80
 8000e2e:	2100      	movs	r1, #0
 8000e30:	20ff      	movs	r0, #255	; 0xff
 8000e32:	03e4      	lsls	r4, r4, #15
 8000e34:	e760      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000e36:	2301      	movs	r3, #1
 8000e38:	1a9b      	subs	r3, r3, r2
 8000e3a:	2b1b      	cmp	r3, #27
 8000e3c:	dd00      	ble.n	8000e40 <__aeabi_fmul+0x1d4>
 8000e3e:	e759      	b.n	8000cf4 <__aeabi_fmul+0x88>
 8000e40:	0022      	movs	r2, r4
 8000e42:	309e      	adds	r0, #158	; 0x9e
 8000e44:	40da      	lsrs	r2, r3
 8000e46:	4084      	lsls	r4, r0
 8000e48:	0013      	movs	r3, r2
 8000e4a:	1e62      	subs	r2, r4, #1
 8000e4c:	4194      	sbcs	r4, r2
 8000e4e:	431c      	orrs	r4, r3
 8000e50:	0763      	lsls	r3, r4, #29
 8000e52:	d004      	beq.n	8000e5e <__aeabi_fmul+0x1f2>
 8000e54:	230f      	movs	r3, #15
 8000e56:	4023      	ands	r3, r4
 8000e58:	2b04      	cmp	r3, #4
 8000e5a:	d000      	beq.n	8000e5e <__aeabi_fmul+0x1f2>
 8000e5c:	3404      	adds	r4, #4
 8000e5e:	0163      	lsls	r3, r4, #5
 8000e60:	d51a      	bpl.n	8000e98 <__aeabi_fmul+0x22c>
 8000e62:	2001      	movs	r0, #1
 8000e64:	2400      	movs	r4, #0
 8000e66:	e747      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000e68:	2080      	movs	r0, #128	; 0x80
 8000e6a:	03c0      	lsls	r0, r0, #15
 8000e6c:	4204      	tst	r4, r0
 8000e6e:	d009      	beq.n	8000e84 <__aeabi_fmul+0x218>
 8000e70:	4643      	mov	r3, r8
 8000e72:	4203      	tst	r3, r0
 8000e74:	d106      	bne.n	8000e84 <__aeabi_fmul+0x218>
 8000e76:	4644      	mov	r4, r8
 8000e78:	4304      	orrs	r4, r0
 8000e7a:	0264      	lsls	r4, r4, #9
 8000e7c:	0039      	movs	r1, r7
 8000e7e:	20ff      	movs	r0, #255	; 0xff
 8000e80:	0a64      	lsrs	r4, r4, #9
 8000e82:	e739      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000e84:	2080      	movs	r0, #128	; 0x80
 8000e86:	03c0      	lsls	r0, r0, #15
 8000e88:	4304      	orrs	r4, r0
 8000e8a:	0264      	lsls	r4, r4, #9
 8000e8c:	0031      	movs	r1, r6
 8000e8e:	20ff      	movs	r0, #255	; 0xff
 8000e90:	0a64      	lsrs	r4, r4, #9
 8000e92:	e731      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000e94:	0028      	movs	r0, r5
 8000e96:	e765      	b.n	8000d64 <__aeabi_fmul+0xf8>
 8000e98:	01a4      	lsls	r4, r4, #6
 8000e9a:	2000      	movs	r0, #0
 8000e9c:	0a64      	lsrs	r4, r4, #9
 8000e9e:	e72b      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000ea0:	2080      	movs	r0, #128	; 0x80
 8000ea2:	03c0      	lsls	r0, r0, #15
 8000ea4:	4304      	orrs	r4, r0
 8000ea6:	0264      	lsls	r4, r4, #9
 8000ea8:	20ff      	movs	r0, #255	; 0xff
 8000eaa:	0a64      	lsrs	r4, r4, #9
 8000eac:	e724      	b.n	8000cf8 <__aeabi_fmul+0x8c>
 8000eae:	46c0      	nop			; (mov r8, r8)
 8000eb0:	080099b0 	.word	0x080099b0
 8000eb4:	f7ffffff 	.word	0xf7ffffff

08000eb8 <__aeabi_fsub>:
 8000eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000eba:	46ce      	mov	lr, r9
 8000ebc:	4647      	mov	r7, r8
 8000ebe:	0243      	lsls	r3, r0, #9
 8000ec0:	0a5b      	lsrs	r3, r3, #9
 8000ec2:	024e      	lsls	r6, r1, #9
 8000ec4:	00da      	lsls	r2, r3, #3
 8000ec6:	4694      	mov	ip, r2
 8000ec8:	0a72      	lsrs	r2, r6, #9
 8000eca:	4691      	mov	r9, r2
 8000ecc:	0045      	lsls	r5, r0, #1
 8000ece:	004a      	lsls	r2, r1, #1
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	0e2d      	lsrs	r5, r5, #24
 8000ed4:	001f      	movs	r7, r3
 8000ed6:	0fc4      	lsrs	r4, r0, #31
 8000ed8:	0e12      	lsrs	r2, r2, #24
 8000eda:	0fc9      	lsrs	r1, r1, #31
 8000edc:	09b6      	lsrs	r6, r6, #6
 8000ede:	2aff      	cmp	r2, #255	; 0xff
 8000ee0:	d05b      	beq.n	8000f9a <__aeabi_fsub+0xe2>
 8000ee2:	2001      	movs	r0, #1
 8000ee4:	4041      	eors	r1, r0
 8000ee6:	428c      	cmp	r4, r1
 8000ee8:	d039      	beq.n	8000f5e <__aeabi_fsub+0xa6>
 8000eea:	1aa8      	subs	r0, r5, r2
 8000eec:	2800      	cmp	r0, #0
 8000eee:	dd5a      	ble.n	8000fa6 <__aeabi_fsub+0xee>
 8000ef0:	2a00      	cmp	r2, #0
 8000ef2:	d06a      	beq.n	8000fca <__aeabi_fsub+0x112>
 8000ef4:	2dff      	cmp	r5, #255	; 0xff
 8000ef6:	d100      	bne.n	8000efa <__aeabi_fsub+0x42>
 8000ef8:	e0d9      	b.n	80010ae <__aeabi_fsub+0x1f6>
 8000efa:	2280      	movs	r2, #128	; 0x80
 8000efc:	04d2      	lsls	r2, r2, #19
 8000efe:	4316      	orrs	r6, r2
 8000f00:	281b      	cmp	r0, #27
 8000f02:	dc00      	bgt.n	8000f06 <__aeabi_fsub+0x4e>
 8000f04:	e0e9      	b.n	80010da <__aeabi_fsub+0x222>
 8000f06:	2001      	movs	r0, #1
 8000f08:	4663      	mov	r3, ip
 8000f0a:	1a18      	subs	r0, r3, r0
 8000f0c:	0143      	lsls	r3, r0, #5
 8000f0e:	d400      	bmi.n	8000f12 <__aeabi_fsub+0x5a>
 8000f10:	e0b4      	b.n	800107c <__aeabi_fsub+0x1c4>
 8000f12:	0180      	lsls	r0, r0, #6
 8000f14:	0987      	lsrs	r7, r0, #6
 8000f16:	0038      	movs	r0, r7
 8000f18:	f002 f8e2 	bl	80030e0 <__clzsi2>
 8000f1c:	3805      	subs	r0, #5
 8000f1e:	4087      	lsls	r7, r0
 8000f20:	4285      	cmp	r5, r0
 8000f22:	dc00      	bgt.n	8000f26 <__aeabi_fsub+0x6e>
 8000f24:	e0cc      	b.n	80010c0 <__aeabi_fsub+0x208>
 8000f26:	1a2d      	subs	r5, r5, r0
 8000f28:	48b5      	ldr	r0, [pc, #724]	; (8001200 <__aeabi_fsub+0x348>)
 8000f2a:	4038      	ands	r0, r7
 8000f2c:	0743      	lsls	r3, r0, #29
 8000f2e:	d004      	beq.n	8000f3a <__aeabi_fsub+0x82>
 8000f30:	230f      	movs	r3, #15
 8000f32:	4003      	ands	r3, r0
 8000f34:	2b04      	cmp	r3, #4
 8000f36:	d000      	beq.n	8000f3a <__aeabi_fsub+0x82>
 8000f38:	3004      	adds	r0, #4
 8000f3a:	0143      	lsls	r3, r0, #5
 8000f3c:	d400      	bmi.n	8000f40 <__aeabi_fsub+0x88>
 8000f3e:	e0a0      	b.n	8001082 <__aeabi_fsub+0x1ca>
 8000f40:	1c6a      	adds	r2, r5, #1
 8000f42:	2dfe      	cmp	r5, #254	; 0xfe
 8000f44:	d100      	bne.n	8000f48 <__aeabi_fsub+0x90>
 8000f46:	e08d      	b.n	8001064 <__aeabi_fsub+0x1ac>
 8000f48:	0180      	lsls	r0, r0, #6
 8000f4a:	0a47      	lsrs	r7, r0, #9
 8000f4c:	b2d2      	uxtb	r2, r2
 8000f4e:	05d0      	lsls	r0, r2, #23
 8000f50:	4338      	orrs	r0, r7
 8000f52:	07e4      	lsls	r4, r4, #31
 8000f54:	4320      	orrs	r0, r4
 8000f56:	bcc0      	pop	{r6, r7}
 8000f58:	46b9      	mov	r9, r7
 8000f5a:	46b0      	mov	r8, r6
 8000f5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000f5e:	1aa8      	subs	r0, r5, r2
 8000f60:	4680      	mov	r8, r0
 8000f62:	2800      	cmp	r0, #0
 8000f64:	dd45      	ble.n	8000ff2 <__aeabi_fsub+0x13a>
 8000f66:	2a00      	cmp	r2, #0
 8000f68:	d070      	beq.n	800104c <__aeabi_fsub+0x194>
 8000f6a:	2dff      	cmp	r5, #255	; 0xff
 8000f6c:	d100      	bne.n	8000f70 <__aeabi_fsub+0xb8>
 8000f6e:	e09e      	b.n	80010ae <__aeabi_fsub+0x1f6>
 8000f70:	2380      	movs	r3, #128	; 0x80
 8000f72:	04db      	lsls	r3, r3, #19
 8000f74:	431e      	orrs	r6, r3
 8000f76:	4643      	mov	r3, r8
 8000f78:	2b1b      	cmp	r3, #27
 8000f7a:	dc00      	bgt.n	8000f7e <__aeabi_fsub+0xc6>
 8000f7c:	e0d2      	b.n	8001124 <__aeabi_fsub+0x26c>
 8000f7e:	2001      	movs	r0, #1
 8000f80:	4460      	add	r0, ip
 8000f82:	0143      	lsls	r3, r0, #5
 8000f84:	d57a      	bpl.n	800107c <__aeabi_fsub+0x1c4>
 8000f86:	3501      	adds	r5, #1
 8000f88:	2dff      	cmp	r5, #255	; 0xff
 8000f8a:	d06b      	beq.n	8001064 <__aeabi_fsub+0x1ac>
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	4a9d      	ldr	r2, [pc, #628]	; (8001204 <__aeabi_fsub+0x34c>)
 8000f90:	4003      	ands	r3, r0
 8000f92:	0840      	lsrs	r0, r0, #1
 8000f94:	4010      	ands	r0, r2
 8000f96:	4318      	orrs	r0, r3
 8000f98:	e7c8      	b.n	8000f2c <__aeabi_fsub+0x74>
 8000f9a:	2e00      	cmp	r6, #0
 8000f9c:	d020      	beq.n	8000fe0 <__aeabi_fsub+0x128>
 8000f9e:	428c      	cmp	r4, r1
 8000fa0:	d023      	beq.n	8000fea <__aeabi_fsub+0x132>
 8000fa2:	0028      	movs	r0, r5
 8000fa4:	38ff      	subs	r0, #255	; 0xff
 8000fa6:	2800      	cmp	r0, #0
 8000fa8:	d039      	beq.n	800101e <__aeabi_fsub+0x166>
 8000faa:	1b57      	subs	r7, r2, r5
 8000fac:	2d00      	cmp	r5, #0
 8000fae:	d000      	beq.n	8000fb2 <__aeabi_fsub+0xfa>
 8000fb0:	e09d      	b.n	80010ee <__aeabi_fsub+0x236>
 8000fb2:	4663      	mov	r3, ip
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d100      	bne.n	8000fba <__aeabi_fsub+0x102>
 8000fb8:	e0db      	b.n	8001172 <__aeabi_fsub+0x2ba>
 8000fba:	1e7b      	subs	r3, r7, #1
 8000fbc:	2f01      	cmp	r7, #1
 8000fbe:	d100      	bne.n	8000fc2 <__aeabi_fsub+0x10a>
 8000fc0:	e10d      	b.n	80011de <__aeabi_fsub+0x326>
 8000fc2:	2fff      	cmp	r7, #255	; 0xff
 8000fc4:	d071      	beq.n	80010aa <__aeabi_fsub+0x1f2>
 8000fc6:	001f      	movs	r7, r3
 8000fc8:	e098      	b.n	80010fc <__aeabi_fsub+0x244>
 8000fca:	2e00      	cmp	r6, #0
 8000fcc:	d100      	bne.n	8000fd0 <__aeabi_fsub+0x118>
 8000fce:	e0a7      	b.n	8001120 <__aeabi_fsub+0x268>
 8000fd0:	1e42      	subs	r2, r0, #1
 8000fd2:	2801      	cmp	r0, #1
 8000fd4:	d100      	bne.n	8000fd8 <__aeabi_fsub+0x120>
 8000fd6:	e0e6      	b.n	80011a6 <__aeabi_fsub+0x2ee>
 8000fd8:	28ff      	cmp	r0, #255	; 0xff
 8000fda:	d068      	beq.n	80010ae <__aeabi_fsub+0x1f6>
 8000fdc:	0010      	movs	r0, r2
 8000fde:	e78f      	b.n	8000f00 <__aeabi_fsub+0x48>
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	4041      	eors	r1, r0
 8000fe4:	42a1      	cmp	r1, r4
 8000fe6:	d000      	beq.n	8000fea <__aeabi_fsub+0x132>
 8000fe8:	e77f      	b.n	8000eea <__aeabi_fsub+0x32>
 8000fea:	20ff      	movs	r0, #255	; 0xff
 8000fec:	4240      	negs	r0, r0
 8000fee:	4680      	mov	r8, r0
 8000ff0:	44a8      	add	r8, r5
 8000ff2:	4640      	mov	r0, r8
 8000ff4:	2800      	cmp	r0, #0
 8000ff6:	d038      	beq.n	800106a <__aeabi_fsub+0x1b2>
 8000ff8:	1b51      	subs	r1, r2, r5
 8000ffa:	2d00      	cmp	r5, #0
 8000ffc:	d100      	bne.n	8001000 <__aeabi_fsub+0x148>
 8000ffe:	e0ae      	b.n	800115e <__aeabi_fsub+0x2a6>
 8001000:	2aff      	cmp	r2, #255	; 0xff
 8001002:	d100      	bne.n	8001006 <__aeabi_fsub+0x14e>
 8001004:	e0df      	b.n	80011c6 <__aeabi_fsub+0x30e>
 8001006:	2380      	movs	r3, #128	; 0x80
 8001008:	4660      	mov	r0, ip
 800100a:	04db      	lsls	r3, r3, #19
 800100c:	4318      	orrs	r0, r3
 800100e:	4684      	mov	ip, r0
 8001010:	291b      	cmp	r1, #27
 8001012:	dc00      	bgt.n	8001016 <__aeabi_fsub+0x15e>
 8001014:	e0d9      	b.n	80011ca <__aeabi_fsub+0x312>
 8001016:	2001      	movs	r0, #1
 8001018:	0015      	movs	r5, r2
 800101a:	1980      	adds	r0, r0, r6
 800101c:	e7b1      	b.n	8000f82 <__aeabi_fsub+0xca>
 800101e:	20fe      	movs	r0, #254	; 0xfe
 8001020:	1c6a      	adds	r2, r5, #1
 8001022:	4210      	tst	r0, r2
 8001024:	d171      	bne.n	800110a <__aeabi_fsub+0x252>
 8001026:	2d00      	cmp	r5, #0
 8001028:	d000      	beq.n	800102c <__aeabi_fsub+0x174>
 800102a:	e0a6      	b.n	800117a <__aeabi_fsub+0x2c2>
 800102c:	4663      	mov	r3, ip
 800102e:	2b00      	cmp	r3, #0
 8001030:	d100      	bne.n	8001034 <__aeabi_fsub+0x17c>
 8001032:	e0d9      	b.n	80011e8 <__aeabi_fsub+0x330>
 8001034:	2200      	movs	r2, #0
 8001036:	2e00      	cmp	r6, #0
 8001038:	d100      	bne.n	800103c <__aeabi_fsub+0x184>
 800103a:	e788      	b.n	8000f4e <__aeabi_fsub+0x96>
 800103c:	1b98      	subs	r0, r3, r6
 800103e:	0143      	lsls	r3, r0, #5
 8001040:	d400      	bmi.n	8001044 <__aeabi_fsub+0x18c>
 8001042:	e0e1      	b.n	8001208 <__aeabi_fsub+0x350>
 8001044:	4663      	mov	r3, ip
 8001046:	000c      	movs	r4, r1
 8001048:	1af0      	subs	r0, r6, r3
 800104a:	e76f      	b.n	8000f2c <__aeabi_fsub+0x74>
 800104c:	2e00      	cmp	r6, #0
 800104e:	d100      	bne.n	8001052 <__aeabi_fsub+0x19a>
 8001050:	e0b7      	b.n	80011c2 <__aeabi_fsub+0x30a>
 8001052:	0002      	movs	r2, r0
 8001054:	3a01      	subs	r2, #1
 8001056:	2801      	cmp	r0, #1
 8001058:	d100      	bne.n	800105c <__aeabi_fsub+0x1a4>
 800105a:	e09c      	b.n	8001196 <__aeabi_fsub+0x2de>
 800105c:	28ff      	cmp	r0, #255	; 0xff
 800105e:	d026      	beq.n	80010ae <__aeabi_fsub+0x1f6>
 8001060:	4690      	mov	r8, r2
 8001062:	e788      	b.n	8000f76 <__aeabi_fsub+0xbe>
 8001064:	22ff      	movs	r2, #255	; 0xff
 8001066:	2700      	movs	r7, #0
 8001068:	e771      	b.n	8000f4e <__aeabi_fsub+0x96>
 800106a:	20fe      	movs	r0, #254	; 0xfe
 800106c:	1c6a      	adds	r2, r5, #1
 800106e:	4210      	tst	r0, r2
 8001070:	d064      	beq.n	800113c <__aeabi_fsub+0x284>
 8001072:	2aff      	cmp	r2, #255	; 0xff
 8001074:	d0f6      	beq.n	8001064 <__aeabi_fsub+0x1ac>
 8001076:	0015      	movs	r5, r2
 8001078:	4466      	add	r6, ip
 800107a:	0870      	lsrs	r0, r6, #1
 800107c:	0743      	lsls	r3, r0, #29
 800107e:	d000      	beq.n	8001082 <__aeabi_fsub+0x1ca>
 8001080:	e756      	b.n	8000f30 <__aeabi_fsub+0x78>
 8001082:	08c3      	lsrs	r3, r0, #3
 8001084:	2dff      	cmp	r5, #255	; 0xff
 8001086:	d012      	beq.n	80010ae <__aeabi_fsub+0x1f6>
 8001088:	025b      	lsls	r3, r3, #9
 800108a:	0a5f      	lsrs	r7, r3, #9
 800108c:	b2ea      	uxtb	r2, r5
 800108e:	e75e      	b.n	8000f4e <__aeabi_fsub+0x96>
 8001090:	4662      	mov	r2, ip
 8001092:	2a00      	cmp	r2, #0
 8001094:	d100      	bne.n	8001098 <__aeabi_fsub+0x1e0>
 8001096:	e096      	b.n	80011c6 <__aeabi_fsub+0x30e>
 8001098:	2e00      	cmp	r6, #0
 800109a:	d008      	beq.n	80010ae <__aeabi_fsub+0x1f6>
 800109c:	2280      	movs	r2, #128	; 0x80
 800109e:	03d2      	lsls	r2, r2, #15
 80010a0:	4213      	tst	r3, r2
 80010a2:	d004      	beq.n	80010ae <__aeabi_fsub+0x1f6>
 80010a4:	4648      	mov	r0, r9
 80010a6:	4210      	tst	r0, r2
 80010a8:	d101      	bne.n	80010ae <__aeabi_fsub+0x1f6>
 80010aa:	000c      	movs	r4, r1
 80010ac:	464b      	mov	r3, r9
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d0d8      	beq.n	8001064 <__aeabi_fsub+0x1ac>
 80010b2:	2780      	movs	r7, #128	; 0x80
 80010b4:	03ff      	lsls	r7, r7, #15
 80010b6:	431f      	orrs	r7, r3
 80010b8:	027f      	lsls	r7, r7, #9
 80010ba:	22ff      	movs	r2, #255	; 0xff
 80010bc:	0a7f      	lsrs	r7, r7, #9
 80010be:	e746      	b.n	8000f4e <__aeabi_fsub+0x96>
 80010c0:	2320      	movs	r3, #32
 80010c2:	003a      	movs	r2, r7
 80010c4:	1b45      	subs	r5, r0, r5
 80010c6:	0038      	movs	r0, r7
 80010c8:	3501      	adds	r5, #1
 80010ca:	40ea      	lsrs	r2, r5
 80010cc:	1b5d      	subs	r5, r3, r5
 80010ce:	40a8      	lsls	r0, r5
 80010d0:	1e43      	subs	r3, r0, #1
 80010d2:	4198      	sbcs	r0, r3
 80010d4:	2500      	movs	r5, #0
 80010d6:	4310      	orrs	r0, r2
 80010d8:	e728      	b.n	8000f2c <__aeabi_fsub+0x74>
 80010da:	2320      	movs	r3, #32
 80010dc:	1a1b      	subs	r3, r3, r0
 80010de:	0032      	movs	r2, r6
 80010e0:	409e      	lsls	r6, r3
 80010e2:	40c2      	lsrs	r2, r0
 80010e4:	0030      	movs	r0, r6
 80010e6:	1e43      	subs	r3, r0, #1
 80010e8:	4198      	sbcs	r0, r3
 80010ea:	4310      	orrs	r0, r2
 80010ec:	e70c      	b.n	8000f08 <__aeabi_fsub+0x50>
 80010ee:	2aff      	cmp	r2, #255	; 0xff
 80010f0:	d0db      	beq.n	80010aa <__aeabi_fsub+0x1f2>
 80010f2:	2380      	movs	r3, #128	; 0x80
 80010f4:	4660      	mov	r0, ip
 80010f6:	04db      	lsls	r3, r3, #19
 80010f8:	4318      	orrs	r0, r3
 80010fa:	4684      	mov	ip, r0
 80010fc:	2f1b      	cmp	r7, #27
 80010fe:	dd56      	ble.n	80011ae <__aeabi_fsub+0x2f6>
 8001100:	2001      	movs	r0, #1
 8001102:	000c      	movs	r4, r1
 8001104:	0015      	movs	r5, r2
 8001106:	1a30      	subs	r0, r6, r0
 8001108:	e700      	b.n	8000f0c <__aeabi_fsub+0x54>
 800110a:	4663      	mov	r3, ip
 800110c:	1b9f      	subs	r7, r3, r6
 800110e:	017b      	lsls	r3, r7, #5
 8001110:	d43d      	bmi.n	800118e <__aeabi_fsub+0x2d6>
 8001112:	2f00      	cmp	r7, #0
 8001114:	d000      	beq.n	8001118 <__aeabi_fsub+0x260>
 8001116:	e6fe      	b.n	8000f16 <__aeabi_fsub+0x5e>
 8001118:	2400      	movs	r4, #0
 800111a:	2200      	movs	r2, #0
 800111c:	2700      	movs	r7, #0
 800111e:	e716      	b.n	8000f4e <__aeabi_fsub+0x96>
 8001120:	0005      	movs	r5, r0
 8001122:	e7af      	b.n	8001084 <__aeabi_fsub+0x1cc>
 8001124:	0032      	movs	r2, r6
 8001126:	4643      	mov	r3, r8
 8001128:	4641      	mov	r1, r8
 800112a:	40da      	lsrs	r2, r3
 800112c:	2320      	movs	r3, #32
 800112e:	1a5b      	subs	r3, r3, r1
 8001130:	409e      	lsls	r6, r3
 8001132:	0030      	movs	r0, r6
 8001134:	1e43      	subs	r3, r0, #1
 8001136:	4198      	sbcs	r0, r3
 8001138:	4310      	orrs	r0, r2
 800113a:	e721      	b.n	8000f80 <__aeabi_fsub+0xc8>
 800113c:	2d00      	cmp	r5, #0
 800113e:	d1a7      	bne.n	8001090 <__aeabi_fsub+0x1d8>
 8001140:	4663      	mov	r3, ip
 8001142:	2b00      	cmp	r3, #0
 8001144:	d059      	beq.n	80011fa <__aeabi_fsub+0x342>
 8001146:	2200      	movs	r2, #0
 8001148:	2e00      	cmp	r6, #0
 800114a:	d100      	bne.n	800114e <__aeabi_fsub+0x296>
 800114c:	e6ff      	b.n	8000f4e <__aeabi_fsub+0x96>
 800114e:	0030      	movs	r0, r6
 8001150:	4460      	add	r0, ip
 8001152:	0143      	lsls	r3, r0, #5
 8001154:	d592      	bpl.n	800107c <__aeabi_fsub+0x1c4>
 8001156:	4b2a      	ldr	r3, [pc, #168]	; (8001200 <__aeabi_fsub+0x348>)
 8001158:	3501      	adds	r5, #1
 800115a:	4018      	ands	r0, r3
 800115c:	e78e      	b.n	800107c <__aeabi_fsub+0x1c4>
 800115e:	4663      	mov	r3, ip
 8001160:	2b00      	cmp	r3, #0
 8001162:	d047      	beq.n	80011f4 <__aeabi_fsub+0x33c>
 8001164:	1e4b      	subs	r3, r1, #1
 8001166:	2901      	cmp	r1, #1
 8001168:	d015      	beq.n	8001196 <__aeabi_fsub+0x2de>
 800116a:	29ff      	cmp	r1, #255	; 0xff
 800116c:	d02b      	beq.n	80011c6 <__aeabi_fsub+0x30e>
 800116e:	0019      	movs	r1, r3
 8001170:	e74e      	b.n	8001010 <__aeabi_fsub+0x158>
 8001172:	000c      	movs	r4, r1
 8001174:	464b      	mov	r3, r9
 8001176:	003d      	movs	r5, r7
 8001178:	e784      	b.n	8001084 <__aeabi_fsub+0x1cc>
 800117a:	4662      	mov	r2, ip
 800117c:	2a00      	cmp	r2, #0
 800117e:	d18b      	bne.n	8001098 <__aeabi_fsub+0x1e0>
 8001180:	2e00      	cmp	r6, #0
 8001182:	d192      	bne.n	80010aa <__aeabi_fsub+0x1f2>
 8001184:	2780      	movs	r7, #128	; 0x80
 8001186:	2400      	movs	r4, #0
 8001188:	22ff      	movs	r2, #255	; 0xff
 800118a:	03ff      	lsls	r7, r7, #15
 800118c:	e6df      	b.n	8000f4e <__aeabi_fsub+0x96>
 800118e:	4663      	mov	r3, ip
 8001190:	000c      	movs	r4, r1
 8001192:	1af7      	subs	r7, r6, r3
 8001194:	e6bf      	b.n	8000f16 <__aeabi_fsub+0x5e>
 8001196:	0030      	movs	r0, r6
 8001198:	4460      	add	r0, ip
 800119a:	2501      	movs	r5, #1
 800119c:	0143      	lsls	r3, r0, #5
 800119e:	d400      	bmi.n	80011a2 <__aeabi_fsub+0x2ea>
 80011a0:	e76c      	b.n	800107c <__aeabi_fsub+0x1c4>
 80011a2:	2502      	movs	r5, #2
 80011a4:	e6f2      	b.n	8000f8c <__aeabi_fsub+0xd4>
 80011a6:	4663      	mov	r3, ip
 80011a8:	2501      	movs	r5, #1
 80011aa:	1b98      	subs	r0, r3, r6
 80011ac:	e6ae      	b.n	8000f0c <__aeabi_fsub+0x54>
 80011ae:	2320      	movs	r3, #32
 80011b0:	4664      	mov	r4, ip
 80011b2:	4660      	mov	r0, ip
 80011b4:	40fc      	lsrs	r4, r7
 80011b6:	1bdf      	subs	r7, r3, r7
 80011b8:	40b8      	lsls	r0, r7
 80011ba:	1e43      	subs	r3, r0, #1
 80011bc:	4198      	sbcs	r0, r3
 80011be:	4320      	orrs	r0, r4
 80011c0:	e79f      	b.n	8001102 <__aeabi_fsub+0x24a>
 80011c2:	0005      	movs	r5, r0
 80011c4:	e75e      	b.n	8001084 <__aeabi_fsub+0x1cc>
 80011c6:	464b      	mov	r3, r9
 80011c8:	e771      	b.n	80010ae <__aeabi_fsub+0x1f6>
 80011ca:	2320      	movs	r3, #32
 80011cc:	4665      	mov	r5, ip
 80011ce:	4660      	mov	r0, ip
 80011d0:	40cd      	lsrs	r5, r1
 80011d2:	1a59      	subs	r1, r3, r1
 80011d4:	4088      	lsls	r0, r1
 80011d6:	1e43      	subs	r3, r0, #1
 80011d8:	4198      	sbcs	r0, r3
 80011da:	4328      	orrs	r0, r5
 80011dc:	e71c      	b.n	8001018 <__aeabi_fsub+0x160>
 80011de:	4663      	mov	r3, ip
 80011e0:	000c      	movs	r4, r1
 80011e2:	2501      	movs	r5, #1
 80011e4:	1af0      	subs	r0, r6, r3
 80011e6:	e691      	b.n	8000f0c <__aeabi_fsub+0x54>
 80011e8:	2e00      	cmp	r6, #0
 80011ea:	d095      	beq.n	8001118 <__aeabi_fsub+0x260>
 80011ec:	000c      	movs	r4, r1
 80011ee:	464f      	mov	r7, r9
 80011f0:	2200      	movs	r2, #0
 80011f2:	e6ac      	b.n	8000f4e <__aeabi_fsub+0x96>
 80011f4:	464b      	mov	r3, r9
 80011f6:	000d      	movs	r5, r1
 80011f8:	e744      	b.n	8001084 <__aeabi_fsub+0x1cc>
 80011fa:	464f      	mov	r7, r9
 80011fc:	2200      	movs	r2, #0
 80011fe:	e6a6      	b.n	8000f4e <__aeabi_fsub+0x96>
 8001200:	fbffffff 	.word	0xfbffffff
 8001204:	7dffffff 	.word	0x7dffffff
 8001208:	2800      	cmp	r0, #0
 800120a:	d000      	beq.n	800120e <__aeabi_fsub+0x356>
 800120c:	e736      	b.n	800107c <__aeabi_fsub+0x1c4>
 800120e:	2400      	movs	r4, #0
 8001210:	2700      	movs	r7, #0
 8001212:	e69c      	b.n	8000f4e <__aeabi_fsub+0x96>

08001214 <__aeabi_f2iz>:
 8001214:	0241      	lsls	r1, r0, #9
 8001216:	0042      	lsls	r2, r0, #1
 8001218:	0fc3      	lsrs	r3, r0, #31
 800121a:	0a49      	lsrs	r1, r1, #9
 800121c:	2000      	movs	r0, #0
 800121e:	0e12      	lsrs	r2, r2, #24
 8001220:	2a7e      	cmp	r2, #126	; 0x7e
 8001222:	dd03      	ble.n	800122c <__aeabi_f2iz+0x18>
 8001224:	2a9d      	cmp	r2, #157	; 0x9d
 8001226:	dd02      	ble.n	800122e <__aeabi_f2iz+0x1a>
 8001228:	4a09      	ldr	r2, [pc, #36]	; (8001250 <__aeabi_f2iz+0x3c>)
 800122a:	1898      	adds	r0, r3, r2
 800122c:	4770      	bx	lr
 800122e:	2080      	movs	r0, #128	; 0x80
 8001230:	0400      	lsls	r0, r0, #16
 8001232:	4301      	orrs	r1, r0
 8001234:	2a95      	cmp	r2, #149	; 0x95
 8001236:	dc07      	bgt.n	8001248 <__aeabi_f2iz+0x34>
 8001238:	2096      	movs	r0, #150	; 0x96
 800123a:	1a82      	subs	r2, r0, r2
 800123c:	40d1      	lsrs	r1, r2
 800123e:	4248      	negs	r0, r1
 8001240:	2b00      	cmp	r3, #0
 8001242:	d1f3      	bne.n	800122c <__aeabi_f2iz+0x18>
 8001244:	0008      	movs	r0, r1
 8001246:	e7f1      	b.n	800122c <__aeabi_f2iz+0x18>
 8001248:	3a96      	subs	r2, #150	; 0x96
 800124a:	4091      	lsls	r1, r2
 800124c:	e7f7      	b.n	800123e <__aeabi_f2iz+0x2a>
 800124e:	46c0      	nop			; (mov r8, r8)
 8001250:	7fffffff 	.word	0x7fffffff

08001254 <__aeabi_i2f>:
 8001254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001256:	2800      	cmp	r0, #0
 8001258:	d013      	beq.n	8001282 <__aeabi_i2f+0x2e>
 800125a:	17c3      	asrs	r3, r0, #31
 800125c:	18c6      	adds	r6, r0, r3
 800125e:	405e      	eors	r6, r3
 8001260:	0fc4      	lsrs	r4, r0, #31
 8001262:	0030      	movs	r0, r6
 8001264:	f001 ff3c 	bl	80030e0 <__clzsi2>
 8001268:	239e      	movs	r3, #158	; 0x9e
 800126a:	0005      	movs	r5, r0
 800126c:	1a1b      	subs	r3, r3, r0
 800126e:	2b96      	cmp	r3, #150	; 0x96
 8001270:	dc0f      	bgt.n	8001292 <__aeabi_i2f+0x3e>
 8001272:	2808      	cmp	r0, #8
 8001274:	dd01      	ble.n	800127a <__aeabi_i2f+0x26>
 8001276:	3d08      	subs	r5, #8
 8001278:	40ae      	lsls	r6, r5
 800127a:	0276      	lsls	r6, r6, #9
 800127c:	0a76      	lsrs	r6, r6, #9
 800127e:	b2d8      	uxtb	r0, r3
 8001280:	e002      	b.n	8001288 <__aeabi_i2f+0x34>
 8001282:	2400      	movs	r4, #0
 8001284:	2000      	movs	r0, #0
 8001286:	2600      	movs	r6, #0
 8001288:	05c0      	lsls	r0, r0, #23
 800128a:	4330      	orrs	r0, r6
 800128c:	07e4      	lsls	r4, r4, #31
 800128e:	4320      	orrs	r0, r4
 8001290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001292:	2b99      	cmp	r3, #153	; 0x99
 8001294:	dd0c      	ble.n	80012b0 <__aeabi_i2f+0x5c>
 8001296:	2205      	movs	r2, #5
 8001298:	0031      	movs	r1, r6
 800129a:	1a12      	subs	r2, r2, r0
 800129c:	40d1      	lsrs	r1, r2
 800129e:	000a      	movs	r2, r1
 80012a0:	0001      	movs	r1, r0
 80012a2:	0030      	movs	r0, r6
 80012a4:	311b      	adds	r1, #27
 80012a6:	4088      	lsls	r0, r1
 80012a8:	1e41      	subs	r1, r0, #1
 80012aa:	4188      	sbcs	r0, r1
 80012ac:	4302      	orrs	r2, r0
 80012ae:	0016      	movs	r6, r2
 80012b0:	2d05      	cmp	r5, #5
 80012b2:	dc12      	bgt.n	80012da <__aeabi_i2f+0x86>
 80012b4:	0031      	movs	r1, r6
 80012b6:	4f0d      	ldr	r7, [pc, #52]	; (80012ec <__aeabi_i2f+0x98>)
 80012b8:	4039      	ands	r1, r7
 80012ba:	0772      	lsls	r2, r6, #29
 80012bc:	d009      	beq.n	80012d2 <__aeabi_i2f+0x7e>
 80012be:	200f      	movs	r0, #15
 80012c0:	4030      	ands	r0, r6
 80012c2:	2804      	cmp	r0, #4
 80012c4:	d005      	beq.n	80012d2 <__aeabi_i2f+0x7e>
 80012c6:	3104      	adds	r1, #4
 80012c8:	014a      	lsls	r2, r1, #5
 80012ca:	d502      	bpl.n	80012d2 <__aeabi_i2f+0x7e>
 80012cc:	239f      	movs	r3, #159	; 0x9f
 80012ce:	4039      	ands	r1, r7
 80012d0:	1b5b      	subs	r3, r3, r5
 80012d2:	0189      	lsls	r1, r1, #6
 80012d4:	0a4e      	lsrs	r6, r1, #9
 80012d6:	b2d8      	uxtb	r0, r3
 80012d8:	e7d6      	b.n	8001288 <__aeabi_i2f+0x34>
 80012da:	1f6a      	subs	r2, r5, #5
 80012dc:	4096      	lsls	r6, r2
 80012de:	0031      	movs	r1, r6
 80012e0:	4f02      	ldr	r7, [pc, #8]	; (80012ec <__aeabi_i2f+0x98>)
 80012e2:	4039      	ands	r1, r7
 80012e4:	0772      	lsls	r2, r6, #29
 80012e6:	d0f4      	beq.n	80012d2 <__aeabi_i2f+0x7e>
 80012e8:	e7e9      	b.n	80012be <__aeabi_i2f+0x6a>
 80012ea:	46c0      	nop			; (mov r8, r8)
 80012ec:	fbffffff 	.word	0xfbffffff

080012f0 <__aeabi_ui2f>:
 80012f0:	b570      	push	{r4, r5, r6, lr}
 80012f2:	1e05      	subs	r5, r0, #0
 80012f4:	d00e      	beq.n	8001314 <__aeabi_ui2f+0x24>
 80012f6:	f001 fef3 	bl	80030e0 <__clzsi2>
 80012fa:	239e      	movs	r3, #158	; 0x9e
 80012fc:	0004      	movs	r4, r0
 80012fe:	1a1b      	subs	r3, r3, r0
 8001300:	2b96      	cmp	r3, #150	; 0x96
 8001302:	dc0c      	bgt.n	800131e <__aeabi_ui2f+0x2e>
 8001304:	2808      	cmp	r0, #8
 8001306:	dd01      	ble.n	800130c <__aeabi_ui2f+0x1c>
 8001308:	3c08      	subs	r4, #8
 800130a:	40a5      	lsls	r5, r4
 800130c:	026d      	lsls	r5, r5, #9
 800130e:	0a6d      	lsrs	r5, r5, #9
 8001310:	b2d8      	uxtb	r0, r3
 8001312:	e001      	b.n	8001318 <__aeabi_ui2f+0x28>
 8001314:	2000      	movs	r0, #0
 8001316:	2500      	movs	r5, #0
 8001318:	05c0      	lsls	r0, r0, #23
 800131a:	4328      	orrs	r0, r5
 800131c:	bd70      	pop	{r4, r5, r6, pc}
 800131e:	2b99      	cmp	r3, #153	; 0x99
 8001320:	dd09      	ble.n	8001336 <__aeabi_ui2f+0x46>
 8001322:	0002      	movs	r2, r0
 8001324:	0029      	movs	r1, r5
 8001326:	321b      	adds	r2, #27
 8001328:	4091      	lsls	r1, r2
 800132a:	1e4a      	subs	r2, r1, #1
 800132c:	4191      	sbcs	r1, r2
 800132e:	2205      	movs	r2, #5
 8001330:	1a12      	subs	r2, r2, r0
 8001332:	40d5      	lsrs	r5, r2
 8001334:	430d      	orrs	r5, r1
 8001336:	2c05      	cmp	r4, #5
 8001338:	dc12      	bgt.n	8001360 <__aeabi_ui2f+0x70>
 800133a:	0029      	movs	r1, r5
 800133c:	4e0c      	ldr	r6, [pc, #48]	; (8001370 <__aeabi_ui2f+0x80>)
 800133e:	4031      	ands	r1, r6
 8001340:	076a      	lsls	r2, r5, #29
 8001342:	d009      	beq.n	8001358 <__aeabi_ui2f+0x68>
 8001344:	200f      	movs	r0, #15
 8001346:	4028      	ands	r0, r5
 8001348:	2804      	cmp	r0, #4
 800134a:	d005      	beq.n	8001358 <__aeabi_ui2f+0x68>
 800134c:	3104      	adds	r1, #4
 800134e:	014a      	lsls	r2, r1, #5
 8001350:	d502      	bpl.n	8001358 <__aeabi_ui2f+0x68>
 8001352:	239f      	movs	r3, #159	; 0x9f
 8001354:	4031      	ands	r1, r6
 8001356:	1b1b      	subs	r3, r3, r4
 8001358:	0189      	lsls	r1, r1, #6
 800135a:	0a4d      	lsrs	r5, r1, #9
 800135c:	b2d8      	uxtb	r0, r3
 800135e:	e7db      	b.n	8001318 <__aeabi_ui2f+0x28>
 8001360:	1f62      	subs	r2, r4, #5
 8001362:	4095      	lsls	r5, r2
 8001364:	0029      	movs	r1, r5
 8001366:	4e02      	ldr	r6, [pc, #8]	; (8001370 <__aeabi_ui2f+0x80>)
 8001368:	4031      	ands	r1, r6
 800136a:	076a      	lsls	r2, r5, #29
 800136c:	d0f4      	beq.n	8001358 <__aeabi_ui2f+0x68>
 800136e:	e7e9      	b.n	8001344 <__aeabi_ui2f+0x54>
 8001370:	fbffffff 	.word	0xfbffffff

08001374 <__aeabi_dadd>:
 8001374:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001376:	464f      	mov	r7, r9
 8001378:	4646      	mov	r6, r8
 800137a:	46d6      	mov	lr, sl
 800137c:	000d      	movs	r5, r1
 800137e:	0004      	movs	r4, r0
 8001380:	b5c0      	push	{r6, r7, lr}
 8001382:	001f      	movs	r7, r3
 8001384:	0011      	movs	r1, r2
 8001386:	0328      	lsls	r0, r5, #12
 8001388:	0f62      	lsrs	r2, r4, #29
 800138a:	0a40      	lsrs	r0, r0, #9
 800138c:	4310      	orrs	r0, r2
 800138e:	007a      	lsls	r2, r7, #1
 8001390:	0d52      	lsrs	r2, r2, #21
 8001392:	00e3      	lsls	r3, r4, #3
 8001394:	033c      	lsls	r4, r7, #12
 8001396:	4691      	mov	r9, r2
 8001398:	0a64      	lsrs	r4, r4, #9
 800139a:	0ffa      	lsrs	r2, r7, #31
 800139c:	0f4f      	lsrs	r7, r1, #29
 800139e:	006e      	lsls	r6, r5, #1
 80013a0:	4327      	orrs	r7, r4
 80013a2:	4692      	mov	sl, r2
 80013a4:	46b8      	mov	r8, r7
 80013a6:	0d76      	lsrs	r6, r6, #21
 80013a8:	0fed      	lsrs	r5, r5, #31
 80013aa:	00c9      	lsls	r1, r1, #3
 80013ac:	4295      	cmp	r5, r2
 80013ae:	d100      	bne.n	80013b2 <__aeabi_dadd+0x3e>
 80013b0:	e099      	b.n	80014e6 <__aeabi_dadd+0x172>
 80013b2:	464c      	mov	r4, r9
 80013b4:	1b34      	subs	r4, r6, r4
 80013b6:	46a4      	mov	ip, r4
 80013b8:	2c00      	cmp	r4, #0
 80013ba:	dc00      	bgt.n	80013be <__aeabi_dadd+0x4a>
 80013bc:	e07c      	b.n	80014b8 <__aeabi_dadd+0x144>
 80013be:	464a      	mov	r2, r9
 80013c0:	2a00      	cmp	r2, #0
 80013c2:	d100      	bne.n	80013c6 <__aeabi_dadd+0x52>
 80013c4:	e0b8      	b.n	8001538 <__aeabi_dadd+0x1c4>
 80013c6:	4ac5      	ldr	r2, [pc, #788]	; (80016dc <__aeabi_dadd+0x368>)
 80013c8:	4296      	cmp	r6, r2
 80013ca:	d100      	bne.n	80013ce <__aeabi_dadd+0x5a>
 80013cc:	e11c      	b.n	8001608 <__aeabi_dadd+0x294>
 80013ce:	2280      	movs	r2, #128	; 0x80
 80013d0:	003c      	movs	r4, r7
 80013d2:	0412      	lsls	r2, r2, #16
 80013d4:	4314      	orrs	r4, r2
 80013d6:	46a0      	mov	r8, r4
 80013d8:	4662      	mov	r2, ip
 80013da:	2a38      	cmp	r2, #56	; 0x38
 80013dc:	dd00      	ble.n	80013e0 <__aeabi_dadd+0x6c>
 80013de:	e161      	b.n	80016a4 <__aeabi_dadd+0x330>
 80013e0:	2a1f      	cmp	r2, #31
 80013e2:	dd00      	ble.n	80013e6 <__aeabi_dadd+0x72>
 80013e4:	e1cc      	b.n	8001780 <__aeabi_dadd+0x40c>
 80013e6:	4664      	mov	r4, ip
 80013e8:	2220      	movs	r2, #32
 80013ea:	1b12      	subs	r2, r2, r4
 80013ec:	4644      	mov	r4, r8
 80013ee:	4094      	lsls	r4, r2
 80013f0:	000f      	movs	r7, r1
 80013f2:	46a1      	mov	r9, r4
 80013f4:	4664      	mov	r4, ip
 80013f6:	4091      	lsls	r1, r2
 80013f8:	40e7      	lsrs	r7, r4
 80013fa:	464c      	mov	r4, r9
 80013fc:	1e4a      	subs	r2, r1, #1
 80013fe:	4191      	sbcs	r1, r2
 8001400:	433c      	orrs	r4, r7
 8001402:	4642      	mov	r2, r8
 8001404:	4321      	orrs	r1, r4
 8001406:	4664      	mov	r4, ip
 8001408:	40e2      	lsrs	r2, r4
 800140a:	1a80      	subs	r0, r0, r2
 800140c:	1a5c      	subs	r4, r3, r1
 800140e:	42a3      	cmp	r3, r4
 8001410:	419b      	sbcs	r3, r3
 8001412:	425f      	negs	r7, r3
 8001414:	1bc7      	subs	r7, r0, r7
 8001416:	023b      	lsls	r3, r7, #8
 8001418:	d400      	bmi.n	800141c <__aeabi_dadd+0xa8>
 800141a:	e0d0      	b.n	80015be <__aeabi_dadd+0x24a>
 800141c:	027f      	lsls	r7, r7, #9
 800141e:	0a7f      	lsrs	r7, r7, #9
 8001420:	2f00      	cmp	r7, #0
 8001422:	d100      	bne.n	8001426 <__aeabi_dadd+0xb2>
 8001424:	e0ff      	b.n	8001626 <__aeabi_dadd+0x2b2>
 8001426:	0038      	movs	r0, r7
 8001428:	f001 fe5a 	bl	80030e0 <__clzsi2>
 800142c:	0001      	movs	r1, r0
 800142e:	3908      	subs	r1, #8
 8001430:	2320      	movs	r3, #32
 8001432:	0022      	movs	r2, r4
 8001434:	1a5b      	subs	r3, r3, r1
 8001436:	408f      	lsls	r7, r1
 8001438:	40da      	lsrs	r2, r3
 800143a:	408c      	lsls	r4, r1
 800143c:	4317      	orrs	r7, r2
 800143e:	42b1      	cmp	r1, r6
 8001440:	da00      	bge.n	8001444 <__aeabi_dadd+0xd0>
 8001442:	e0ff      	b.n	8001644 <__aeabi_dadd+0x2d0>
 8001444:	1b89      	subs	r1, r1, r6
 8001446:	1c4b      	adds	r3, r1, #1
 8001448:	2b1f      	cmp	r3, #31
 800144a:	dd00      	ble.n	800144e <__aeabi_dadd+0xda>
 800144c:	e0a8      	b.n	80015a0 <__aeabi_dadd+0x22c>
 800144e:	2220      	movs	r2, #32
 8001450:	0039      	movs	r1, r7
 8001452:	1ad2      	subs	r2, r2, r3
 8001454:	0020      	movs	r0, r4
 8001456:	4094      	lsls	r4, r2
 8001458:	4091      	lsls	r1, r2
 800145a:	40d8      	lsrs	r0, r3
 800145c:	1e62      	subs	r2, r4, #1
 800145e:	4194      	sbcs	r4, r2
 8001460:	40df      	lsrs	r7, r3
 8001462:	2600      	movs	r6, #0
 8001464:	4301      	orrs	r1, r0
 8001466:	430c      	orrs	r4, r1
 8001468:	0763      	lsls	r3, r4, #29
 800146a:	d009      	beq.n	8001480 <__aeabi_dadd+0x10c>
 800146c:	230f      	movs	r3, #15
 800146e:	4023      	ands	r3, r4
 8001470:	2b04      	cmp	r3, #4
 8001472:	d005      	beq.n	8001480 <__aeabi_dadd+0x10c>
 8001474:	1d23      	adds	r3, r4, #4
 8001476:	42a3      	cmp	r3, r4
 8001478:	41a4      	sbcs	r4, r4
 800147a:	4264      	negs	r4, r4
 800147c:	193f      	adds	r7, r7, r4
 800147e:	001c      	movs	r4, r3
 8001480:	023b      	lsls	r3, r7, #8
 8001482:	d400      	bmi.n	8001486 <__aeabi_dadd+0x112>
 8001484:	e09e      	b.n	80015c4 <__aeabi_dadd+0x250>
 8001486:	4b95      	ldr	r3, [pc, #596]	; (80016dc <__aeabi_dadd+0x368>)
 8001488:	3601      	adds	r6, #1
 800148a:	429e      	cmp	r6, r3
 800148c:	d100      	bne.n	8001490 <__aeabi_dadd+0x11c>
 800148e:	e0b7      	b.n	8001600 <__aeabi_dadd+0x28c>
 8001490:	4a93      	ldr	r2, [pc, #588]	; (80016e0 <__aeabi_dadd+0x36c>)
 8001492:	08e4      	lsrs	r4, r4, #3
 8001494:	4017      	ands	r7, r2
 8001496:	077b      	lsls	r3, r7, #29
 8001498:	0571      	lsls	r1, r6, #21
 800149a:	027f      	lsls	r7, r7, #9
 800149c:	4323      	orrs	r3, r4
 800149e:	0b3f      	lsrs	r7, r7, #12
 80014a0:	0d4a      	lsrs	r2, r1, #21
 80014a2:	0512      	lsls	r2, r2, #20
 80014a4:	433a      	orrs	r2, r7
 80014a6:	07ed      	lsls	r5, r5, #31
 80014a8:	432a      	orrs	r2, r5
 80014aa:	0018      	movs	r0, r3
 80014ac:	0011      	movs	r1, r2
 80014ae:	bce0      	pop	{r5, r6, r7}
 80014b0:	46ba      	mov	sl, r7
 80014b2:	46b1      	mov	r9, r6
 80014b4:	46a8      	mov	r8, r5
 80014b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014b8:	2c00      	cmp	r4, #0
 80014ba:	d04b      	beq.n	8001554 <__aeabi_dadd+0x1e0>
 80014bc:	464c      	mov	r4, r9
 80014be:	1ba4      	subs	r4, r4, r6
 80014c0:	46a4      	mov	ip, r4
 80014c2:	2e00      	cmp	r6, #0
 80014c4:	d000      	beq.n	80014c8 <__aeabi_dadd+0x154>
 80014c6:	e123      	b.n	8001710 <__aeabi_dadd+0x39c>
 80014c8:	0004      	movs	r4, r0
 80014ca:	431c      	orrs	r4, r3
 80014cc:	d100      	bne.n	80014d0 <__aeabi_dadd+0x15c>
 80014ce:	e1af      	b.n	8001830 <__aeabi_dadd+0x4bc>
 80014d0:	4662      	mov	r2, ip
 80014d2:	1e54      	subs	r4, r2, #1
 80014d4:	2a01      	cmp	r2, #1
 80014d6:	d100      	bne.n	80014da <__aeabi_dadd+0x166>
 80014d8:	e215      	b.n	8001906 <__aeabi_dadd+0x592>
 80014da:	4d80      	ldr	r5, [pc, #512]	; (80016dc <__aeabi_dadd+0x368>)
 80014dc:	45ac      	cmp	ip, r5
 80014de:	d100      	bne.n	80014e2 <__aeabi_dadd+0x16e>
 80014e0:	e1c8      	b.n	8001874 <__aeabi_dadd+0x500>
 80014e2:	46a4      	mov	ip, r4
 80014e4:	e11b      	b.n	800171e <__aeabi_dadd+0x3aa>
 80014e6:	464a      	mov	r2, r9
 80014e8:	1ab2      	subs	r2, r6, r2
 80014ea:	4694      	mov	ip, r2
 80014ec:	2a00      	cmp	r2, #0
 80014ee:	dc00      	bgt.n	80014f2 <__aeabi_dadd+0x17e>
 80014f0:	e0ac      	b.n	800164c <__aeabi_dadd+0x2d8>
 80014f2:	464a      	mov	r2, r9
 80014f4:	2a00      	cmp	r2, #0
 80014f6:	d043      	beq.n	8001580 <__aeabi_dadd+0x20c>
 80014f8:	4a78      	ldr	r2, [pc, #480]	; (80016dc <__aeabi_dadd+0x368>)
 80014fa:	4296      	cmp	r6, r2
 80014fc:	d100      	bne.n	8001500 <__aeabi_dadd+0x18c>
 80014fe:	e1af      	b.n	8001860 <__aeabi_dadd+0x4ec>
 8001500:	2280      	movs	r2, #128	; 0x80
 8001502:	003c      	movs	r4, r7
 8001504:	0412      	lsls	r2, r2, #16
 8001506:	4314      	orrs	r4, r2
 8001508:	46a0      	mov	r8, r4
 800150a:	4662      	mov	r2, ip
 800150c:	2a38      	cmp	r2, #56	; 0x38
 800150e:	dc67      	bgt.n	80015e0 <__aeabi_dadd+0x26c>
 8001510:	2a1f      	cmp	r2, #31
 8001512:	dc00      	bgt.n	8001516 <__aeabi_dadd+0x1a2>
 8001514:	e15f      	b.n	80017d6 <__aeabi_dadd+0x462>
 8001516:	4647      	mov	r7, r8
 8001518:	3a20      	subs	r2, #32
 800151a:	40d7      	lsrs	r7, r2
 800151c:	4662      	mov	r2, ip
 800151e:	2a20      	cmp	r2, #32
 8001520:	d005      	beq.n	800152e <__aeabi_dadd+0x1ba>
 8001522:	4664      	mov	r4, ip
 8001524:	2240      	movs	r2, #64	; 0x40
 8001526:	1b12      	subs	r2, r2, r4
 8001528:	4644      	mov	r4, r8
 800152a:	4094      	lsls	r4, r2
 800152c:	4321      	orrs	r1, r4
 800152e:	1e4a      	subs	r2, r1, #1
 8001530:	4191      	sbcs	r1, r2
 8001532:	000c      	movs	r4, r1
 8001534:	433c      	orrs	r4, r7
 8001536:	e057      	b.n	80015e8 <__aeabi_dadd+0x274>
 8001538:	003a      	movs	r2, r7
 800153a:	430a      	orrs	r2, r1
 800153c:	d100      	bne.n	8001540 <__aeabi_dadd+0x1cc>
 800153e:	e105      	b.n	800174c <__aeabi_dadd+0x3d8>
 8001540:	0022      	movs	r2, r4
 8001542:	3a01      	subs	r2, #1
 8001544:	2c01      	cmp	r4, #1
 8001546:	d100      	bne.n	800154a <__aeabi_dadd+0x1d6>
 8001548:	e182      	b.n	8001850 <__aeabi_dadd+0x4dc>
 800154a:	4c64      	ldr	r4, [pc, #400]	; (80016dc <__aeabi_dadd+0x368>)
 800154c:	45a4      	cmp	ip, r4
 800154e:	d05b      	beq.n	8001608 <__aeabi_dadd+0x294>
 8001550:	4694      	mov	ip, r2
 8001552:	e741      	b.n	80013d8 <__aeabi_dadd+0x64>
 8001554:	4c63      	ldr	r4, [pc, #396]	; (80016e4 <__aeabi_dadd+0x370>)
 8001556:	1c77      	adds	r7, r6, #1
 8001558:	4227      	tst	r7, r4
 800155a:	d000      	beq.n	800155e <__aeabi_dadd+0x1ea>
 800155c:	e0c4      	b.n	80016e8 <__aeabi_dadd+0x374>
 800155e:	0004      	movs	r4, r0
 8001560:	431c      	orrs	r4, r3
 8001562:	2e00      	cmp	r6, #0
 8001564:	d000      	beq.n	8001568 <__aeabi_dadd+0x1f4>
 8001566:	e169      	b.n	800183c <__aeabi_dadd+0x4c8>
 8001568:	2c00      	cmp	r4, #0
 800156a:	d100      	bne.n	800156e <__aeabi_dadd+0x1fa>
 800156c:	e1bf      	b.n	80018ee <__aeabi_dadd+0x57a>
 800156e:	4644      	mov	r4, r8
 8001570:	430c      	orrs	r4, r1
 8001572:	d000      	beq.n	8001576 <__aeabi_dadd+0x202>
 8001574:	e1d0      	b.n	8001918 <__aeabi_dadd+0x5a4>
 8001576:	0742      	lsls	r2, r0, #29
 8001578:	08db      	lsrs	r3, r3, #3
 800157a:	4313      	orrs	r3, r2
 800157c:	08c0      	lsrs	r0, r0, #3
 800157e:	e029      	b.n	80015d4 <__aeabi_dadd+0x260>
 8001580:	003a      	movs	r2, r7
 8001582:	430a      	orrs	r2, r1
 8001584:	d100      	bne.n	8001588 <__aeabi_dadd+0x214>
 8001586:	e170      	b.n	800186a <__aeabi_dadd+0x4f6>
 8001588:	4662      	mov	r2, ip
 800158a:	4664      	mov	r4, ip
 800158c:	3a01      	subs	r2, #1
 800158e:	2c01      	cmp	r4, #1
 8001590:	d100      	bne.n	8001594 <__aeabi_dadd+0x220>
 8001592:	e0e0      	b.n	8001756 <__aeabi_dadd+0x3e2>
 8001594:	4c51      	ldr	r4, [pc, #324]	; (80016dc <__aeabi_dadd+0x368>)
 8001596:	45a4      	cmp	ip, r4
 8001598:	d100      	bne.n	800159c <__aeabi_dadd+0x228>
 800159a:	e161      	b.n	8001860 <__aeabi_dadd+0x4ec>
 800159c:	4694      	mov	ip, r2
 800159e:	e7b4      	b.n	800150a <__aeabi_dadd+0x196>
 80015a0:	003a      	movs	r2, r7
 80015a2:	391f      	subs	r1, #31
 80015a4:	40ca      	lsrs	r2, r1
 80015a6:	0011      	movs	r1, r2
 80015a8:	2b20      	cmp	r3, #32
 80015aa:	d003      	beq.n	80015b4 <__aeabi_dadd+0x240>
 80015ac:	2240      	movs	r2, #64	; 0x40
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	409f      	lsls	r7, r3
 80015b2:	433c      	orrs	r4, r7
 80015b4:	1e63      	subs	r3, r4, #1
 80015b6:	419c      	sbcs	r4, r3
 80015b8:	2700      	movs	r7, #0
 80015ba:	2600      	movs	r6, #0
 80015bc:	430c      	orrs	r4, r1
 80015be:	0763      	lsls	r3, r4, #29
 80015c0:	d000      	beq.n	80015c4 <__aeabi_dadd+0x250>
 80015c2:	e753      	b.n	800146c <__aeabi_dadd+0xf8>
 80015c4:	46b4      	mov	ip, r6
 80015c6:	08e4      	lsrs	r4, r4, #3
 80015c8:	077b      	lsls	r3, r7, #29
 80015ca:	4323      	orrs	r3, r4
 80015cc:	08f8      	lsrs	r0, r7, #3
 80015ce:	4a43      	ldr	r2, [pc, #268]	; (80016dc <__aeabi_dadd+0x368>)
 80015d0:	4594      	cmp	ip, r2
 80015d2:	d01d      	beq.n	8001610 <__aeabi_dadd+0x29c>
 80015d4:	4662      	mov	r2, ip
 80015d6:	0307      	lsls	r7, r0, #12
 80015d8:	0552      	lsls	r2, r2, #21
 80015da:	0b3f      	lsrs	r7, r7, #12
 80015dc:	0d52      	lsrs	r2, r2, #21
 80015de:	e760      	b.n	80014a2 <__aeabi_dadd+0x12e>
 80015e0:	4644      	mov	r4, r8
 80015e2:	430c      	orrs	r4, r1
 80015e4:	1e62      	subs	r2, r4, #1
 80015e6:	4194      	sbcs	r4, r2
 80015e8:	18e4      	adds	r4, r4, r3
 80015ea:	429c      	cmp	r4, r3
 80015ec:	419b      	sbcs	r3, r3
 80015ee:	425f      	negs	r7, r3
 80015f0:	183f      	adds	r7, r7, r0
 80015f2:	023b      	lsls	r3, r7, #8
 80015f4:	d5e3      	bpl.n	80015be <__aeabi_dadd+0x24a>
 80015f6:	4b39      	ldr	r3, [pc, #228]	; (80016dc <__aeabi_dadd+0x368>)
 80015f8:	3601      	adds	r6, #1
 80015fa:	429e      	cmp	r6, r3
 80015fc:	d000      	beq.n	8001600 <__aeabi_dadd+0x28c>
 80015fe:	e0b5      	b.n	800176c <__aeabi_dadd+0x3f8>
 8001600:	0032      	movs	r2, r6
 8001602:	2700      	movs	r7, #0
 8001604:	2300      	movs	r3, #0
 8001606:	e74c      	b.n	80014a2 <__aeabi_dadd+0x12e>
 8001608:	0742      	lsls	r2, r0, #29
 800160a:	08db      	lsrs	r3, r3, #3
 800160c:	4313      	orrs	r3, r2
 800160e:	08c0      	lsrs	r0, r0, #3
 8001610:	001a      	movs	r2, r3
 8001612:	4302      	orrs	r2, r0
 8001614:	d100      	bne.n	8001618 <__aeabi_dadd+0x2a4>
 8001616:	e1e1      	b.n	80019dc <__aeabi_dadd+0x668>
 8001618:	2780      	movs	r7, #128	; 0x80
 800161a:	033f      	lsls	r7, r7, #12
 800161c:	4307      	orrs	r7, r0
 800161e:	033f      	lsls	r7, r7, #12
 8001620:	4a2e      	ldr	r2, [pc, #184]	; (80016dc <__aeabi_dadd+0x368>)
 8001622:	0b3f      	lsrs	r7, r7, #12
 8001624:	e73d      	b.n	80014a2 <__aeabi_dadd+0x12e>
 8001626:	0020      	movs	r0, r4
 8001628:	f001 fd5a 	bl	80030e0 <__clzsi2>
 800162c:	0001      	movs	r1, r0
 800162e:	3118      	adds	r1, #24
 8001630:	291f      	cmp	r1, #31
 8001632:	dc00      	bgt.n	8001636 <__aeabi_dadd+0x2c2>
 8001634:	e6fc      	b.n	8001430 <__aeabi_dadd+0xbc>
 8001636:	3808      	subs	r0, #8
 8001638:	4084      	lsls	r4, r0
 800163a:	0027      	movs	r7, r4
 800163c:	2400      	movs	r4, #0
 800163e:	42b1      	cmp	r1, r6
 8001640:	db00      	blt.n	8001644 <__aeabi_dadd+0x2d0>
 8001642:	e6ff      	b.n	8001444 <__aeabi_dadd+0xd0>
 8001644:	4a26      	ldr	r2, [pc, #152]	; (80016e0 <__aeabi_dadd+0x36c>)
 8001646:	1a76      	subs	r6, r6, r1
 8001648:	4017      	ands	r7, r2
 800164a:	e70d      	b.n	8001468 <__aeabi_dadd+0xf4>
 800164c:	2a00      	cmp	r2, #0
 800164e:	d02f      	beq.n	80016b0 <__aeabi_dadd+0x33c>
 8001650:	464a      	mov	r2, r9
 8001652:	1b92      	subs	r2, r2, r6
 8001654:	4694      	mov	ip, r2
 8001656:	2e00      	cmp	r6, #0
 8001658:	d100      	bne.n	800165c <__aeabi_dadd+0x2e8>
 800165a:	e0ad      	b.n	80017b8 <__aeabi_dadd+0x444>
 800165c:	4a1f      	ldr	r2, [pc, #124]	; (80016dc <__aeabi_dadd+0x368>)
 800165e:	4591      	cmp	r9, r2
 8001660:	d100      	bne.n	8001664 <__aeabi_dadd+0x2f0>
 8001662:	e10f      	b.n	8001884 <__aeabi_dadd+0x510>
 8001664:	2280      	movs	r2, #128	; 0x80
 8001666:	0412      	lsls	r2, r2, #16
 8001668:	4310      	orrs	r0, r2
 800166a:	4662      	mov	r2, ip
 800166c:	2a38      	cmp	r2, #56	; 0x38
 800166e:	dd00      	ble.n	8001672 <__aeabi_dadd+0x2fe>
 8001670:	e10f      	b.n	8001892 <__aeabi_dadd+0x51e>
 8001672:	2a1f      	cmp	r2, #31
 8001674:	dd00      	ble.n	8001678 <__aeabi_dadd+0x304>
 8001676:	e180      	b.n	800197a <__aeabi_dadd+0x606>
 8001678:	4664      	mov	r4, ip
 800167a:	2220      	movs	r2, #32
 800167c:	001e      	movs	r6, r3
 800167e:	1b12      	subs	r2, r2, r4
 8001680:	4667      	mov	r7, ip
 8001682:	0004      	movs	r4, r0
 8001684:	4093      	lsls	r3, r2
 8001686:	4094      	lsls	r4, r2
 8001688:	40fe      	lsrs	r6, r7
 800168a:	1e5a      	subs	r2, r3, #1
 800168c:	4193      	sbcs	r3, r2
 800168e:	40f8      	lsrs	r0, r7
 8001690:	4334      	orrs	r4, r6
 8001692:	431c      	orrs	r4, r3
 8001694:	4480      	add	r8, r0
 8001696:	1864      	adds	r4, r4, r1
 8001698:	428c      	cmp	r4, r1
 800169a:	41bf      	sbcs	r7, r7
 800169c:	427f      	negs	r7, r7
 800169e:	464e      	mov	r6, r9
 80016a0:	4447      	add	r7, r8
 80016a2:	e7a6      	b.n	80015f2 <__aeabi_dadd+0x27e>
 80016a4:	4642      	mov	r2, r8
 80016a6:	430a      	orrs	r2, r1
 80016a8:	0011      	movs	r1, r2
 80016aa:	1e4a      	subs	r2, r1, #1
 80016ac:	4191      	sbcs	r1, r2
 80016ae:	e6ad      	b.n	800140c <__aeabi_dadd+0x98>
 80016b0:	4c0c      	ldr	r4, [pc, #48]	; (80016e4 <__aeabi_dadd+0x370>)
 80016b2:	1c72      	adds	r2, r6, #1
 80016b4:	4222      	tst	r2, r4
 80016b6:	d000      	beq.n	80016ba <__aeabi_dadd+0x346>
 80016b8:	e0a1      	b.n	80017fe <__aeabi_dadd+0x48a>
 80016ba:	0002      	movs	r2, r0
 80016bc:	431a      	orrs	r2, r3
 80016be:	2e00      	cmp	r6, #0
 80016c0:	d000      	beq.n	80016c4 <__aeabi_dadd+0x350>
 80016c2:	e0fa      	b.n	80018ba <__aeabi_dadd+0x546>
 80016c4:	2a00      	cmp	r2, #0
 80016c6:	d100      	bne.n	80016ca <__aeabi_dadd+0x356>
 80016c8:	e145      	b.n	8001956 <__aeabi_dadd+0x5e2>
 80016ca:	003a      	movs	r2, r7
 80016cc:	430a      	orrs	r2, r1
 80016ce:	d000      	beq.n	80016d2 <__aeabi_dadd+0x35e>
 80016d0:	e146      	b.n	8001960 <__aeabi_dadd+0x5ec>
 80016d2:	0742      	lsls	r2, r0, #29
 80016d4:	08db      	lsrs	r3, r3, #3
 80016d6:	4313      	orrs	r3, r2
 80016d8:	08c0      	lsrs	r0, r0, #3
 80016da:	e77b      	b.n	80015d4 <__aeabi_dadd+0x260>
 80016dc:	000007ff 	.word	0x000007ff
 80016e0:	ff7fffff 	.word	0xff7fffff
 80016e4:	000007fe 	.word	0x000007fe
 80016e8:	4647      	mov	r7, r8
 80016ea:	1a5c      	subs	r4, r3, r1
 80016ec:	1bc2      	subs	r2, r0, r7
 80016ee:	42a3      	cmp	r3, r4
 80016f0:	41bf      	sbcs	r7, r7
 80016f2:	427f      	negs	r7, r7
 80016f4:	46b9      	mov	r9, r7
 80016f6:	0017      	movs	r7, r2
 80016f8:	464a      	mov	r2, r9
 80016fa:	1abf      	subs	r7, r7, r2
 80016fc:	023a      	lsls	r2, r7, #8
 80016fe:	d500      	bpl.n	8001702 <__aeabi_dadd+0x38e>
 8001700:	e08d      	b.n	800181e <__aeabi_dadd+0x4aa>
 8001702:	0023      	movs	r3, r4
 8001704:	433b      	orrs	r3, r7
 8001706:	d000      	beq.n	800170a <__aeabi_dadd+0x396>
 8001708:	e68a      	b.n	8001420 <__aeabi_dadd+0xac>
 800170a:	2000      	movs	r0, #0
 800170c:	2500      	movs	r5, #0
 800170e:	e761      	b.n	80015d4 <__aeabi_dadd+0x260>
 8001710:	4cb4      	ldr	r4, [pc, #720]	; (80019e4 <__aeabi_dadd+0x670>)
 8001712:	45a1      	cmp	r9, r4
 8001714:	d100      	bne.n	8001718 <__aeabi_dadd+0x3a4>
 8001716:	e0ad      	b.n	8001874 <__aeabi_dadd+0x500>
 8001718:	2480      	movs	r4, #128	; 0x80
 800171a:	0424      	lsls	r4, r4, #16
 800171c:	4320      	orrs	r0, r4
 800171e:	4664      	mov	r4, ip
 8001720:	2c38      	cmp	r4, #56	; 0x38
 8001722:	dc3d      	bgt.n	80017a0 <__aeabi_dadd+0x42c>
 8001724:	4662      	mov	r2, ip
 8001726:	2c1f      	cmp	r4, #31
 8001728:	dd00      	ble.n	800172c <__aeabi_dadd+0x3b8>
 800172a:	e0b7      	b.n	800189c <__aeabi_dadd+0x528>
 800172c:	2520      	movs	r5, #32
 800172e:	001e      	movs	r6, r3
 8001730:	1b2d      	subs	r5, r5, r4
 8001732:	0004      	movs	r4, r0
 8001734:	40ab      	lsls	r3, r5
 8001736:	40ac      	lsls	r4, r5
 8001738:	40d6      	lsrs	r6, r2
 800173a:	40d0      	lsrs	r0, r2
 800173c:	4642      	mov	r2, r8
 800173e:	1e5d      	subs	r5, r3, #1
 8001740:	41ab      	sbcs	r3, r5
 8001742:	4334      	orrs	r4, r6
 8001744:	1a12      	subs	r2, r2, r0
 8001746:	4690      	mov	r8, r2
 8001748:	4323      	orrs	r3, r4
 800174a:	e02c      	b.n	80017a6 <__aeabi_dadd+0x432>
 800174c:	0742      	lsls	r2, r0, #29
 800174e:	08db      	lsrs	r3, r3, #3
 8001750:	4313      	orrs	r3, r2
 8001752:	08c0      	lsrs	r0, r0, #3
 8001754:	e73b      	b.n	80015ce <__aeabi_dadd+0x25a>
 8001756:	185c      	adds	r4, r3, r1
 8001758:	429c      	cmp	r4, r3
 800175a:	419b      	sbcs	r3, r3
 800175c:	4440      	add	r0, r8
 800175e:	425b      	negs	r3, r3
 8001760:	18c7      	adds	r7, r0, r3
 8001762:	2601      	movs	r6, #1
 8001764:	023b      	lsls	r3, r7, #8
 8001766:	d400      	bmi.n	800176a <__aeabi_dadd+0x3f6>
 8001768:	e729      	b.n	80015be <__aeabi_dadd+0x24a>
 800176a:	2602      	movs	r6, #2
 800176c:	4a9e      	ldr	r2, [pc, #632]	; (80019e8 <__aeabi_dadd+0x674>)
 800176e:	0863      	lsrs	r3, r4, #1
 8001770:	4017      	ands	r7, r2
 8001772:	2201      	movs	r2, #1
 8001774:	4014      	ands	r4, r2
 8001776:	431c      	orrs	r4, r3
 8001778:	07fb      	lsls	r3, r7, #31
 800177a:	431c      	orrs	r4, r3
 800177c:	087f      	lsrs	r7, r7, #1
 800177e:	e673      	b.n	8001468 <__aeabi_dadd+0xf4>
 8001780:	4644      	mov	r4, r8
 8001782:	3a20      	subs	r2, #32
 8001784:	40d4      	lsrs	r4, r2
 8001786:	4662      	mov	r2, ip
 8001788:	2a20      	cmp	r2, #32
 800178a:	d005      	beq.n	8001798 <__aeabi_dadd+0x424>
 800178c:	4667      	mov	r7, ip
 800178e:	2240      	movs	r2, #64	; 0x40
 8001790:	1bd2      	subs	r2, r2, r7
 8001792:	4647      	mov	r7, r8
 8001794:	4097      	lsls	r7, r2
 8001796:	4339      	orrs	r1, r7
 8001798:	1e4a      	subs	r2, r1, #1
 800179a:	4191      	sbcs	r1, r2
 800179c:	4321      	orrs	r1, r4
 800179e:	e635      	b.n	800140c <__aeabi_dadd+0x98>
 80017a0:	4303      	orrs	r3, r0
 80017a2:	1e58      	subs	r0, r3, #1
 80017a4:	4183      	sbcs	r3, r0
 80017a6:	1acc      	subs	r4, r1, r3
 80017a8:	42a1      	cmp	r1, r4
 80017aa:	41bf      	sbcs	r7, r7
 80017ac:	4643      	mov	r3, r8
 80017ae:	427f      	negs	r7, r7
 80017b0:	4655      	mov	r5, sl
 80017b2:	464e      	mov	r6, r9
 80017b4:	1bdf      	subs	r7, r3, r7
 80017b6:	e62e      	b.n	8001416 <__aeabi_dadd+0xa2>
 80017b8:	0002      	movs	r2, r0
 80017ba:	431a      	orrs	r2, r3
 80017bc:	d100      	bne.n	80017c0 <__aeabi_dadd+0x44c>
 80017be:	e0bd      	b.n	800193c <__aeabi_dadd+0x5c8>
 80017c0:	4662      	mov	r2, ip
 80017c2:	4664      	mov	r4, ip
 80017c4:	3a01      	subs	r2, #1
 80017c6:	2c01      	cmp	r4, #1
 80017c8:	d100      	bne.n	80017cc <__aeabi_dadd+0x458>
 80017ca:	e0e5      	b.n	8001998 <__aeabi_dadd+0x624>
 80017cc:	4c85      	ldr	r4, [pc, #532]	; (80019e4 <__aeabi_dadd+0x670>)
 80017ce:	45a4      	cmp	ip, r4
 80017d0:	d058      	beq.n	8001884 <__aeabi_dadd+0x510>
 80017d2:	4694      	mov	ip, r2
 80017d4:	e749      	b.n	800166a <__aeabi_dadd+0x2f6>
 80017d6:	4664      	mov	r4, ip
 80017d8:	2220      	movs	r2, #32
 80017da:	1b12      	subs	r2, r2, r4
 80017dc:	4644      	mov	r4, r8
 80017de:	4094      	lsls	r4, r2
 80017e0:	000f      	movs	r7, r1
 80017e2:	46a1      	mov	r9, r4
 80017e4:	4664      	mov	r4, ip
 80017e6:	4091      	lsls	r1, r2
 80017e8:	40e7      	lsrs	r7, r4
 80017ea:	464c      	mov	r4, r9
 80017ec:	1e4a      	subs	r2, r1, #1
 80017ee:	4191      	sbcs	r1, r2
 80017f0:	433c      	orrs	r4, r7
 80017f2:	4642      	mov	r2, r8
 80017f4:	430c      	orrs	r4, r1
 80017f6:	4661      	mov	r1, ip
 80017f8:	40ca      	lsrs	r2, r1
 80017fa:	1880      	adds	r0, r0, r2
 80017fc:	e6f4      	b.n	80015e8 <__aeabi_dadd+0x274>
 80017fe:	4c79      	ldr	r4, [pc, #484]	; (80019e4 <__aeabi_dadd+0x670>)
 8001800:	42a2      	cmp	r2, r4
 8001802:	d100      	bne.n	8001806 <__aeabi_dadd+0x492>
 8001804:	e6fd      	b.n	8001602 <__aeabi_dadd+0x28e>
 8001806:	1859      	adds	r1, r3, r1
 8001808:	4299      	cmp	r1, r3
 800180a:	419b      	sbcs	r3, r3
 800180c:	4440      	add	r0, r8
 800180e:	425f      	negs	r7, r3
 8001810:	19c7      	adds	r7, r0, r7
 8001812:	07fc      	lsls	r4, r7, #31
 8001814:	0849      	lsrs	r1, r1, #1
 8001816:	0016      	movs	r6, r2
 8001818:	430c      	orrs	r4, r1
 800181a:	087f      	lsrs	r7, r7, #1
 800181c:	e6cf      	b.n	80015be <__aeabi_dadd+0x24a>
 800181e:	1acc      	subs	r4, r1, r3
 8001820:	42a1      	cmp	r1, r4
 8001822:	41bf      	sbcs	r7, r7
 8001824:	4643      	mov	r3, r8
 8001826:	427f      	negs	r7, r7
 8001828:	1a18      	subs	r0, r3, r0
 800182a:	4655      	mov	r5, sl
 800182c:	1bc7      	subs	r7, r0, r7
 800182e:	e5f7      	b.n	8001420 <__aeabi_dadd+0xac>
 8001830:	08c9      	lsrs	r1, r1, #3
 8001832:	077b      	lsls	r3, r7, #29
 8001834:	4655      	mov	r5, sl
 8001836:	430b      	orrs	r3, r1
 8001838:	08f8      	lsrs	r0, r7, #3
 800183a:	e6c8      	b.n	80015ce <__aeabi_dadd+0x25a>
 800183c:	2c00      	cmp	r4, #0
 800183e:	d000      	beq.n	8001842 <__aeabi_dadd+0x4ce>
 8001840:	e081      	b.n	8001946 <__aeabi_dadd+0x5d2>
 8001842:	4643      	mov	r3, r8
 8001844:	430b      	orrs	r3, r1
 8001846:	d115      	bne.n	8001874 <__aeabi_dadd+0x500>
 8001848:	2080      	movs	r0, #128	; 0x80
 800184a:	2500      	movs	r5, #0
 800184c:	0300      	lsls	r0, r0, #12
 800184e:	e6e3      	b.n	8001618 <__aeabi_dadd+0x2a4>
 8001850:	1a5c      	subs	r4, r3, r1
 8001852:	42a3      	cmp	r3, r4
 8001854:	419b      	sbcs	r3, r3
 8001856:	1bc7      	subs	r7, r0, r7
 8001858:	425b      	negs	r3, r3
 800185a:	2601      	movs	r6, #1
 800185c:	1aff      	subs	r7, r7, r3
 800185e:	e5da      	b.n	8001416 <__aeabi_dadd+0xa2>
 8001860:	0742      	lsls	r2, r0, #29
 8001862:	08db      	lsrs	r3, r3, #3
 8001864:	4313      	orrs	r3, r2
 8001866:	08c0      	lsrs	r0, r0, #3
 8001868:	e6d2      	b.n	8001610 <__aeabi_dadd+0x29c>
 800186a:	0742      	lsls	r2, r0, #29
 800186c:	08db      	lsrs	r3, r3, #3
 800186e:	4313      	orrs	r3, r2
 8001870:	08c0      	lsrs	r0, r0, #3
 8001872:	e6ac      	b.n	80015ce <__aeabi_dadd+0x25a>
 8001874:	4643      	mov	r3, r8
 8001876:	4642      	mov	r2, r8
 8001878:	08c9      	lsrs	r1, r1, #3
 800187a:	075b      	lsls	r3, r3, #29
 800187c:	4655      	mov	r5, sl
 800187e:	430b      	orrs	r3, r1
 8001880:	08d0      	lsrs	r0, r2, #3
 8001882:	e6c5      	b.n	8001610 <__aeabi_dadd+0x29c>
 8001884:	4643      	mov	r3, r8
 8001886:	4642      	mov	r2, r8
 8001888:	075b      	lsls	r3, r3, #29
 800188a:	08c9      	lsrs	r1, r1, #3
 800188c:	430b      	orrs	r3, r1
 800188e:	08d0      	lsrs	r0, r2, #3
 8001890:	e6be      	b.n	8001610 <__aeabi_dadd+0x29c>
 8001892:	4303      	orrs	r3, r0
 8001894:	001c      	movs	r4, r3
 8001896:	1e63      	subs	r3, r4, #1
 8001898:	419c      	sbcs	r4, r3
 800189a:	e6fc      	b.n	8001696 <__aeabi_dadd+0x322>
 800189c:	0002      	movs	r2, r0
 800189e:	3c20      	subs	r4, #32
 80018a0:	40e2      	lsrs	r2, r4
 80018a2:	0014      	movs	r4, r2
 80018a4:	4662      	mov	r2, ip
 80018a6:	2a20      	cmp	r2, #32
 80018a8:	d003      	beq.n	80018b2 <__aeabi_dadd+0x53e>
 80018aa:	2540      	movs	r5, #64	; 0x40
 80018ac:	1aad      	subs	r5, r5, r2
 80018ae:	40a8      	lsls	r0, r5
 80018b0:	4303      	orrs	r3, r0
 80018b2:	1e58      	subs	r0, r3, #1
 80018b4:	4183      	sbcs	r3, r0
 80018b6:	4323      	orrs	r3, r4
 80018b8:	e775      	b.n	80017a6 <__aeabi_dadd+0x432>
 80018ba:	2a00      	cmp	r2, #0
 80018bc:	d0e2      	beq.n	8001884 <__aeabi_dadd+0x510>
 80018be:	003a      	movs	r2, r7
 80018c0:	430a      	orrs	r2, r1
 80018c2:	d0cd      	beq.n	8001860 <__aeabi_dadd+0x4ec>
 80018c4:	0742      	lsls	r2, r0, #29
 80018c6:	08db      	lsrs	r3, r3, #3
 80018c8:	4313      	orrs	r3, r2
 80018ca:	2280      	movs	r2, #128	; 0x80
 80018cc:	08c0      	lsrs	r0, r0, #3
 80018ce:	0312      	lsls	r2, r2, #12
 80018d0:	4210      	tst	r0, r2
 80018d2:	d006      	beq.n	80018e2 <__aeabi_dadd+0x56e>
 80018d4:	08fc      	lsrs	r4, r7, #3
 80018d6:	4214      	tst	r4, r2
 80018d8:	d103      	bne.n	80018e2 <__aeabi_dadd+0x56e>
 80018da:	0020      	movs	r0, r4
 80018dc:	08cb      	lsrs	r3, r1, #3
 80018de:	077a      	lsls	r2, r7, #29
 80018e0:	4313      	orrs	r3, r2
 80018e2:	0f5a      	lsrs	r2, r3, #29
 80018e4:	00db      	lsls	r3, r3, #3
 80018e6:	0752      	lsls	r2, r2, #29
 80018e8:	08db      	lsrs	r3, r3, #3
 80018ea:	4313      	orrs	r3, r2
 80018ec:	e690      	b.n	8001610 <__aeabi_dadd+0x29c>
 80018ee:	4643      	mov	r3, r8
 80018f0:	430b      	orrs	r3, r1
 80018f2:	d100      	bne.n	80018f6 <__aeabi_dadd+0x582>
 80018f4:	e709      	b.n	800170a <__aeabi_dadd+0x396>
 80018f6:	4643      	mov	r3, r8
 80018f8:	4642      	mov	r2, r8
 80018fa:	08c9      	lsrs	r1, r1, #3
 80018fc:	075b      	lsls	r3, r3, #29
 80018fe:	4655      	mov	r5, sl
 8001900:	430b      	orrs	r3, r1
 8001902:	08d0      	lsrs	r0, r2, #3
 8001904:	e666      	b.n	80015d4 <__aeabi_dadd+0x260>
 8001906:	1acc      	subs	r4, r1, r3
 8001908:	42a1      	cmp	r1, r4
 800190a:	4189      	sbcs	r1, r1
 800190c:	1a3f      	subs	r7, r7, r0
 800190e:	4249      	negs	r1, r1
 8001910:	4655      	mov	r5, sl
 8001912:	2601      	movs	r6, #1
 8001914:	1a7f      	subs	r7, r7, r1
 8001916:	e57e      	b.n	8001416 <__aeabi_dadd+0xa2>
 8001918:	4642      	mov	r2, r8
 800191a:	1a5c      	subs	r4, r3, r1
 800191c:	1a87      	subs	r7, r0, r2
 800191e:	42a3      	cmp	r3, r4
 8001920:	4192      	sbcs	r2, r2
 8001922:	4252      	negs	r2, r2
 8001924:	1abf      	subs	r7, r7, r2
 8001926:	023a      	lsls	r2, r7, #8
 8001928:	d53d      	bpl.n	80019a6 <__aeabi_dadd+0x632>
 800192a:	1acc      	subs	r4, r1, r3
 800192c:	42a1      	cmp	r1, r4
 800192e:	4189      	sbcs	r1, r1
 8001930:	4643      	mov	r3, r8
 8001932:	4249      	negs	r1, r1
 8001934:	1a1f      	subs	r7, r3, r0
 8001936:	4655      	mov	r5, sl
 8001938:	1a7f      	subs	r7, r7, r1
 800193a:	e595      	b.n	8001468 <__aeabi_dadd+0xf4>
 800193c:	077b      	lsls	r3, r7, #29
 800193e:	08c9      	lsrs	r1, r1, #3
 8001940:	430b      	orrs	r3, r1
 8001942:	08f8      	lsrs	r0, r7, #3
 8001944:	e643      	b.n	80015ce <__aeabi_dadd+0x25a>
 8001946:	4644      	mov	r4, r8
 8001948:	08db      	lsrs	r3, r3, #3
 800194a:	430c      	orrs	r4, r1
 800194c:	d130      	bne.n	80019b0 <__aeabi_dadd+0x63c>
 800194e:	0742      	lsls	r2, r0, #29
 8001950:	4313      	orrs	r3, r2
 8001952:	08c0      	lsrs	r0, r0, #3
 8001954:	e65c      	b.n	8001610 <__aeabi_dadd+0x29c>
 8001956:	077b      	lsls	r3, r7, #29
 8001958:	08c9      	lsrs	r1, r1, #3
 800195a:	430b      	orrs	r3, r1
 800195c:	08f8      	lsrs	r0, r7, #3
 800195e:	e639      	b.n	80015d4 <__aeabi_dadd+0x260>
 8001960:	185c      	adds	r4, r3, r1
 8001962:	429c      	cmp	r4, r3
 8001964:	419b      	sbcs	r3, r3
 8001966:	4440      	add	r0, r8
 8001968:	425b      	negs	r3, r3
 800196a:	18c7      	adds	r7, r0, r3
 800196c:	023b      	lsls	r3, r7, #8
 800196e:	d400      	bmi.n	8001972 <__aeabi_dadd+0x5fe>
 8001970:	e625      	b.n	80015be <__aeabi_dadd+0x24a>
 8001972:	4b1d      	ldr	r3, [pc, #116]	; (80019e8 <__aeabi_dadd+0x674>)
 8001974:	2601      	movs	r6, #1
 8001976:	401f      	ands	r7, r3
 8001978:	e621      	b.n	80015be <__aeabi_dadd+0x24a>
 800197a:	0004      	movs	r4, r0
 800197c:	3a20      	subs	r2, #32
 800197e:	40d4      	lsrs	r4, r2
 8001980:	4662      	mov	r2, ip
 8001982:	2a20      	cmp	r2, #32
 8001984:	d004      	beq.n	8001990 <__aeabi_dadd+0x61c>
 8001986:	2240      	movs	r2, #64	; 0x40
 8001988:	4666      	mov	r6, ip
 800198a:	1b92      	subs	r2, r2, r6
 800198c:	4090      	lsls	r0, r2
 800198e:	4303      	orrs	r3, r0
 8001990:	1e5a      	subs	r2, r3, #1
 8001992:	4193      	sbcs	r3, r2
 8001994:	431c      	orrs	r4, r3
 8001996:	e67e      	b.n	8001696 <__aeabi_dadd+0x322>
 8001998:	185c      	adds	r4, r3, r1
 800199a:	428c      	cmp	r4, r1
 800199c:	4189      	sbcs	r1, r1
 800199e:	4440      	add	r0, r8
 80019a0:	4249      	negs	r1, r1
 80019a2:	1847      	adds	r7, r0, r1
 80019a4:	e6dd      	b.n	8001762 <__aeabi_dadd+0x3ee>
 80019a6:	0023      	movs	r3, r4
 80019a8:	433b      	orrs	r3, r7
 80019aa:	d100      	bne.n	80019ae <__aeabi_dadd+0x63a>
 80019ac:	e6ad      	b.n	800170a <__aeabi_dadd+0x396>
 80019ae:	e606      	b.n	80015be <__aeabi_dadd+0x24a>
 80019b0:	0744      	lsls	r4, r0, #29
 80019b2:	4323      	orrs	r3, r4
 80019b4:	2480      	movs	r4, #128	; 0x80
 80019b6:	08c0      	lsrs	r0, r0, #3
 80019b8:	0324      	lsls	r4, r4, #12
 80019ba:	4220      	tst	r0, r4
 80019bc:	d008      	beq.n	80019d0 <__aeabi_dadd+0x65c>
 80019be:	4642      	mov	r2, r8
 80019c0:	08d6      	lsrs	r6, r2, #3
 80019c2:	4226      	tst	r6, r4
 80019c4:	d104      	bne.n	80019d0 <__aeabi_dadd+0x65c>
 80019c6:	4655      	mov	r5, sl
 80019c8:	0030      	movs	r0, r6
 80019ca:	08cb      	lsrs	r3, r1, #3
 80019cc:	0751      	lsls	r1, r2, #29
 80019ce:	430b      	orrs	r3, r1
 80019d0:	0f5a      	lsrs	r2, r3, #29
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	08db      	lsrs	r3, r3, #3
 80019d6:	0752      	lsls	r2, r2, #29
 80019d8:	4313      	orrs	r3, r2
 80019da:	e619      	b.n	8001610 <__aeabi_dadd+0x29c>
 80019dc:	2300      	movs	r3, #0
 80019de:	4a01      	ldr	r2, [pc, #4]	; (80019e4 <__aeabi_dadd+0x670>)
 80019e0:	001f      	movs	r7, r3
 80019e2:	e55e      	b.n	80014a2 <__aeabi_dadd+0x12e>
 80019e4:	000007ff 	.word	0x000007ff
 80019e8:	ff7fffff 	.word	0xff7fffff

080019ec <__aeabi_ddiv>:
 80019ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019ee:	4657      	mov	r7, sl
 80019f0:	464e      	mov	r6, r9
 80019f2:	4645      	mov	r5, r8
 80019f4:	46de      	mov	lr, fp
 80019f6:	b5e0      	push	{r5, r6, r7, lr}
 80019f8:	4681      	mov	r9, r0
 80019fa:	0005      	movs	r5, r0
 80019fc:	030c      	lsls	r4, r1, #12
 80019fe:	0048      	lsls	r0, r1, #1
 8001a00:	4692      	mov	sl, r2
 8001a02:	001f      	movs	r7, r3
 8001a04:	b085      	sub	sp, #20
 8001a06:	0b24      	lsrs	r4, r4, #12
 8001a08:	0d40      	lsrs	r0, r0, #21
 8001a0a:	0fce      	lsrs	r6, r1, #31
 8001a0c:	2800      	cmp	r0, #0
 8001a0e:	d100      	bne.n	8001a12 <__aeabi_ddiv+0x26>
 8001a10:	e156      	b.n	8001cc0 <__aeabi_ddiv+0x2d4>
 8001a12:	4bd4      	ldr	r3, [pc, #848]	; (8001d64 <__aeabi_ddiv+0x378>)
 8001a14:	4298      	cmp	r0, r3
 8001a16:	d100      	bne.n	8001a1a <__aeabi_ddiv+0x2e>
 8001a18:	e172      	b.n	8001d00 <__aeabi_ddiv+0x314>
 8001a1a:	0f6b      	lsrs	r3, r5, #29
 8001a1c:	00e4      	lsls	r4, r4, #3
 8001a1e:	431c      	orrs	r4, r3
 8001a20:	2380      	movs	r3, #128	; 0x80
 8001a22:	041b      	lsls	r3, r3, #16
 8001a24:	4323      	orrs	r3, r4
 8001a26:	4698      	mov	r8, r3
 8001a28:	4bcf      	ldr	r3, [pc, #828]	; (8001d68 <__aeabi_ddiv+0x37c>)
 8001a2a:	00ed      	lsls	r5, r5, #3
 8001a2c:	469b      	mov	fp, r3
 8001a2e:	2300      	movs	r3, #0
 8001a30:	4699      	mov	r9, r3
 8001a32:	4483      	add	fp, r0
 8001a34:	9300      	str	r3, [sp, #0]
 8001a36:	033c      	lsls	r4, r7, #12
 8001a38:	007b      	lsls	r3, r7, #1
 8001a3a:	4650      	mov	r0, sl
 8001a3c:	0b24      	lsrs	r4, r4, #12
 8001a3e:	0d5b      	lsrs	r3, r3, #21
 8001a40:	0fff      	lsrs	r7, r7, #31
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d100      	bne.n	8001a48 <__aeabi_ddiv+0x5c>
 8001a46:	e11f      	b.n	8001c88 <__aeabi_ddiv+0x29c>
 8001a48:	4ac6      	ldr	r2, [pc, #792]	; (8001d64 <__aeabi_ddiv+0x378>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d100      	bne.n	8001a50 <__aeabi_ddiv+0x64>
 8001a4e:	e162      	b.n	8001d16 <__aeabi_ddiv+0x32a>
 8001a50:	49c5      	ldr	r1, [pc, #788]	; (8001d68 <__aeabi_ddiv+0x37c>)
 8001a52:	0f42      	lsrs	r2, r0, #29
 8001a54:	468c      	mov	ip, r1
 8001a56:	00e4      	lsls	r4, r4, #3
 8001a58:	4659      	mov	r1, fp
 8001a5a:	4314      	orrs	r4, r2
 8001a5c:	2280      	movs	r2, #128	; 0x80
 8001a5e:	4463      	add	r3, ip
 8001a60:	0412      	lsls	r2, r2, #16
 8001a62:	1acb      	subs	r3, r1, r3
 8001a64:	4314      	orrs	r4, r2
 8001a66:	469b      	mov	fp, r3
 8001a68:	00c2      	lsls	r2, r0, #3
 8001a6a:	2000      	movs	r0, #0
 8001a6c:	0033      	movs	r3, r6
 8001a6e:	407b      	eors	r3, r7
 8001a70:	469a      	mov	sl, r3
 8001a72:	464b      	mov	r3, r9
 8001a74:	2b0f      	cmp	r3, #15
 8001a76:	d827      	bhi.n	8001ac8 <__aeabi_ddiv+0xdc>
 8001a78:	49bc      	ldr	r1, [pc, #752]	; (8001d6c <__aeabi_ddiv+0x380>)
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	58cb      	ldr	r3, [r1, r3]
 8001a7e:	469f      	mov	pc, r3
 8001a80:	46b2      	mov	sl, r6
 8001a82:	9b00      	ldr	r3, [sp, #0]
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d016      	beq.n	8001ab6 <__aeabi_ddiv+0xca>
 8001a88:	2b03      	cmp	r3, #3
 8001a8a:	d100      	bne.n	8001a8e <__aeabi_ddiv+0xa2>
 8001a8c:	e28e      	b.n	8001fac <__aeabi_ddiv+0x5c0>
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	d000      	beq.n	8001a94 <__aeabi_ddiv+0xa8>
 8001a92:	e0d9      	b.n	8001c48 <__aeabi_ddiv+0x25c>
 8001a94:	2300      	movs	r3, #0
 8001a96:	2400      	movs	r4, #0
 8001a98:	2500      	movs	r5, #0
 8001a9a:	4652      	mov	r2, sl
 8001a9c:	051b      	lsls	r3, r3, #20
 8001a9e:	4323      	orrs	r3, r4
 8001aa0:	07d2      	lsls	r2, r2, #31
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	0028      	movs	r0, r5
 8001aa6:	0019      	movs	r1, r3
 8001aa8:	b005      	add	sp, #20
 8001aaa:	bcf0      	pop	{r4, r5, r6, r7}
 8001aac:	46bb      	mov	fp, r7
 8001aae:	46b2      	mov	sl, r6
 8001ab0:	46a9      	mov	r9, r5
 8001ab2:	46a0      	mov	r8, r4
 8001ab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ab6:	2400      	movs	r4, #0
 8001ab8:	2500      	movs	r5, #0
 8001aba:	4baa      	ldr	r3, [pc, #680]	; (8001d64 <__aeabi_ddiv+0x378>)
 8001abc:	e7ed      	b.n	8001a9a <__aeabi_ddiv+0xae>
 8001abe:	46ba      	mov	sl, r7
 8001ac0:	46a0      	mov	r8, r4
 8001ac2:	0015      	movs	r5, r2
 8001ac4:	9000      	str	r0, [sp, #0]
 8001ac6:	e7dc      	b.n	8001a82 <__aeabi_ddiv+0x96>
 8001ac8:	4544      	cmp	r4, r8
 8001aca:	d200      	bcs.n	8001ace <__aeabi_ddiv+0xe2>
 8001acc:	e1c7      	b.n	8001e5e <__aeabi_ddiv+0x472>
 8001ace:	d100      	bne.n	8001ad2 <__aeabi_ddiv+0xe6>
 8001ad0:	e1c2      	b.n	8001e58 <__aeabi_ddiv+0x46c>
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	425b      	negs	r3, r3
 8001ad6:	469c      	mov	ip, r3
 8001ad8:	002e      	movs	r6, r5
 8001ada:	4640      	mov	r0, r8
 8001adc:	2500      	movs	r5, #0
 8001ade:	44e3      	add	fp, ip
 8001ae0:	0223      	lsls	r3, r4, #8
 8001ae2:	0e14      	lsrs	r4, r2, #24
 8001ae4:	431c      	orrs	r4, r3
 8001ae6:	0c1b      	lsrs	r3, r3, #16
 8001ae8:	4699      	mov	r9, r3
 8001aea:	0423      	lsls	r3, r4, #16
 8001aec:	0c1f      	lsrs	r7, r3, #16
 8001aee:	0212      	lsls	r2, r2, #8
 8001af0:	4649      	mov	r1, r9
 8001af2:	9200      	str	r2, [sp, #0]
 8001af4:	9701      	str	r7, [sp, #4]
 8001af6:	f7fe fba9 	bl	800024c <__aeabi_uidivmod>
 8001afa:	0002      	movs	r2, r0
 8001afc:	437a      	muls	r2, r7
 8001afe:	040b      	lsls	r3, r1, #16
 8001b00:	0c31      	lsrs	r1, r6, #16
 8001b02:	4680      	mov	r8, r0
 8001b04:	4319      	orrs	r1, r3
 8001b06:	428a      	cmp	r2, r1
 8001b08:	d907      	bls.n	8001b1a <__aeabi_ddiv+0x12e>
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	425b      	negs	r3, r3
 8001b0e:	469c      	mov	ip, r3
 8001b10:	1909      	adds	r1, r1, r4
 8001b12:	44e0      	add	r8, ip
 8001b14:	428c      	cmp	r4, r1
 8001b16:	d800      	bhi.n	8001b1a <__aeabi_ddiv+0x12e>
 8001b18:	e207      	b.n	8001f2a <__aeabi_ddiv+0x53e>
 8001b1a:	1a88      	subs	r0, r1, r2
 8001b1c:	4649      	mov	r1, r9
 8001b1e:	f7fe fb95 	bl	800024c <__aeabi_uidivmod>
 8001b22:	0409      	lsls	r1, r1, #16
 8001b24:	468c      	mov	ip, r1
 8001b26:	0431      	lsls	r1, r6, #16
 8001b28:	4666      	mov	r6, ip
 8001b2a:	9a01      	ldr	r2, [sp, #4]
 8001b2c:	0c09      	lsrs	r1, r1, #16
 8001b2e:	4342      	muls	r2, r0
 8001b30:	0003      	movs	r3, r0
 8001b32:	4331      	orrs	r1, r6
 8001b34:	428a      	cmp	r2, r1
 8001b36:	d904      	bls.n	8001b42 <__aeabi_ddiv+0x156>
 8001b38:	1909      	adds	r1, r1, r4
 8001b3a:	3b01      	subs	r3, #1
 8001b3c:	428c      	cmp	r4, r1
 8001b3e:	d800      	bhi.n	8001b42 <__aeabi_ddiv+0x156>
 8001b40:	e1ed      	b.n	8001f1e <__aeabi_ddiv+0x532>
 8001b42:	1a88      	subs	r0, r1, r2
 8001b44:	4642      	mov	r2, r8
 8001b46:	0412      	lsls	r2, r2, #16
 8001b48:	431a      	orrs	r2, r3
 8001b4a:	4690      	mov	r8, r2
 8001b4c:	4641      	mov	r1, r8
 8001b4e:	9b00      	ldr	r3, [sp, #0]
 8001b50:	040e      	lsls	r6, r1, #16
 8001b52:	0c1b      	lsrs	r3, r3, #16
 8001b54:	001f      	movs	r7, r3
 8001b56:	9302      	str	r3, [sp, #8]
 8001b58:	9b00      	ldr	r3, [sp, #0]
 8001b5a:	0c36      	lsrs	r6, r6, #16
 8001b5c:	041b      	lsls	r3, r3, #16
 8001b5e:	0c19      	lsrs	r1, r3, #16
 8001b60:	000b      	movs	r3, r1
 8001b62:	4373      	muls	r3, r6
 8001b64:	0c12      	lsrs	r2, r2, #16
 8001b66:	437e      	muls	r6, r7
 8001b68:	9103      	str	r1, [sp, #12]
 8001b6a:	4351      	muls	r1, r2
 8001b6c:	437a      	muls	r2, r7
 8001b6e:	0c1f      	lsrs	r7, r3, #16
 8001b70:	46bc      	mov	ip, r7
 8001b72:	1876      	adds	r6, r6, r1
 8001b74:	4466      	add	r6, ip
 8001b76:	42b1      	cmp	r1, r6
 8001b78:	d903      	bls.n	8001b82 <__aeabi_ddiv+0x196>
 8001b7a:	2180      	movs	r1, #128	; 0x80
 8001b7c:	0249      	lsls	r1, r1, #9
 8001b7e:	468c      	mov	ip, r1
 8001b80:	4462      	add	r2, ip
 8001b82:	0c31      	lsrs	r1, r6, #16
 8001b84:	188a      	adds	r2, r1, r2
 8001b86:	0431      	lsls	r1, r6, #16
 8001b88:	041e      	lsls	r6, r3, #16
 8001b8a:	0c36      	lsrs	r6, r6, #16
 8001b8c:	198e      	adds	r6, r1, r6
 8001b8e:	4290      	cmp	r0, r2
 8001b90:	d302      	bcc.n	8001b98 <__aeabi_ddiv+0x1ac>
 8001b92:	d112      	bne.n	8001bba <__aeabi_ddiv+0x1ce>
 8001b94:	42b5      	cmp	r5, r6
 8001b96:	d210      	bcs.n	8001bba <__aeabi_ddiv+0x1ce>
 8001b98:	4643      	mov	r3, r8
 8001b9a:	1e59      	subs	r1, r3, #1
 8001b9c:	9b00      	ldr	r3, [sp, #0]
 8001b9e:	469c      	mov	ip, r3
 8001ba0:	4465      	add	r5, ip
 8001ba2:	001f      	movs	r7, r3
 8001ba4:	429d      	cmp	r5, r3
 8001ba6:	419b      	sbcs	r3, r3
 8001ba8:	425b      	negs	r3, r3
 8001baa:	191b      	adds	r3, r3, r4
 8001bac:	18c0      	adds	r0, r0, r3
 8001bae:	4284      	cmp	r4, r0
 8001bb0:	d200      	bcs.n	8001bb4 <__aeabi_ddiv+0x1c8>
 8001bb2:	e1a0      	b.n	8001ef6 <__aeabi_ddiv+0x50a>
 8001bb4:	d100      	bne.n	8001bb8 <__aeabi_ddiv+0x1cc>
 8001bb6:	e19b      	b.n	8001ef0 <__aeabi_ddiv+0x504>
 8001bb8:	4688      	mov	r8, r1
 8001bba:	1bae      	subs	r6, r5, r6
 8001bbc:	42b5      	cmp	r5, r6
 8001bbe:	41ad      	sbcs	r5, r5
 8001bc0:	1a80      	subs	r0, r0, r2
 8001bc2:	426d      	negs	r5, r5
 8001bc4:	1b40      	subs	r0, r0, r5
 8001bc6:	4284      	cmp	r4, r0
 8001bc8:	d100      	bne.n	8001bcc <__aeabi_ddiv+0x1e0>
 8001bca:	e1d5      	b.n	8001f78 <__aeabi_ddiv+0x58c>
 8001bcc:	4649      	mov	r1, r9
 8001bce:	f7fe fb3d 	bl	800024c <__aeabi_uidivmod>
 8001bd2:	9a01      	ldr	r2, [sp, #4]
 8001bd4:	040b      	lsls	r3, r1, #16
 8001bd6:	4342      	muls	r2, r0
 8001bd8:	0c31      	lsrs	r1, r6, #16
 8001bda:	0005      	movs	r5, r0
 8001bdc:	4319      	orrs	r1, r3
 8001bde:	428a      	cmp	r2, r1
 8001be0:	d900      	bls.n	8001be4 <__aeabi_ddiv+0x1f8>
 8001be2:	e16c      	b.n	8001ebe <__aeabi_ddiv+0x4d2>
 8001be4:	1a88      	subs	r0, r1, r2
 8001be6:	4649      	mov	r1, r9
 8001be8:	f7fe fb30 	bl	800024c <__aeabi_uidivmod>
 8001bec:	9a01      	ldr	r2, [sp, #4]
 8001bee:	0436      	lsls	r6, r6, #16
 8001bf0:	4342      	muls	r2, r0
 8001bf2:	0409      	lsls	r1, r1, #16
 8001bf4:	0c36      	lsrs	r6, r6, #16
 8001bf6:	0003      	movs	r3, r0
 8001bf8:	430e      	orrs	r6, r1
 8001bfa:	42b2      	cmp	r2, r6
 8001bfc:	d900      	bls.n	8001c00 <__aeabi_ddiv+0x214>
 8001bfe:	e153      	b.n	8001ea8 <__aeabi_ddiv+0x4bc>
 8001c00:	9803      	ldr	r0, [sp, #12]
 8001c02:	1ab6      	subs	r6, r6, r2
 8001c04:	0002      	movs	r2, r0
 8001c06:	042d      	lsls	r5, r5, #16
 8001c08:	431d      	orrs	r5, r3
 8001c0a:	9f02      	ldr	r7, [sp, #8]
 8001c0c:	042b      	lsls	r3, r5, #16
 8001c0e:	0c1b      	lsrs	r3, r3, #16
 8001c10:	435a      	muls	r2, r3
 8001c12:	437b      	muls	r3, r7
 8001c14:	469c      	mov	ip, r3
 8001c16:	0c29      	lsrs	r1, r5, #16
 8001c18:	4348      	muls	r0, r1
 8001c1a:	0c13      	lsrs	r3, r2, #16
 8001c1c:	4484      	add	ip, r0
 8001c1e:	4463      	add	r3, ip
 8001c20:	4379      	muls	r1, r7
 8001c22:	4298      	cmp	r0, r3
 8001c24:	d903      	bls.n	8001c2e <__aeabi_ddiv+0x242>
 8001c26:	2080      	movs	r0, #128	; 0x80
 8001c28:	0240      	lsls	r0, r0, #9
 8001c2a:	4684      	mov	ip, r0
 8001c2c:	4461      	add	r1, ip
 8001c2e:	0c18      	lsrs	r0, r3, #16
 8001c30:	0412      	lsls	r2, r2, #16
 8001c32:	041b      	lsls	r3, r3, #16
 8001c34:	0c12      	lsrs	r2, r2, #16
 8001c36:	1841      	adds	r1, r0, r1
 8001c38:	189b      	adds	r3, r3, r2
 8001c3a:	428e      	cmp	r6, r1
 8001c3c:	d200      	bcs.n	8001c40 <__aeabi_ddiv+0x254>
 8001c3e:	e0ff      	b.n	8001e40 <__aeabi_ddiv+0x454>
 8001c40:	d100      	bne.n	8001c44 <__aeabi_ddiv+0x258>
 8001c42:	e0fa      	b.n	8001e3a <__aeabi_ddiv+0x44e>
 8001c44:	2301      	movs	r3, #1
 8001c46:	431d      	orrs	r5, r3
 8001c48:	4a49      	ldr	r2, [pc, #292]	; (8001d70 <__aeabi_ddiv+0x384>)
 8001c4a:	445a      	add	r2, fp
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	dc00      	bgt.n	8001c52 <__aeabi_ddiv+0x266>
 8001c50:	e0aa      	b.n	8001da8 <__aeabi_ddiv+0x3bc>
 8001c52:	076b      	lsls	r3, r5, #29
 8001c54:	d000      	beq.n	8001c58 <__aeabi_ddiv+0x26c>
 8001c56:	e13d      	b.n	8001ed4 <__aeabi_ddiv+0x4e8>
 8001c58:	08ed      	lsrs	r5, r5, #3
 8001c5a:	4643      	mov	r3, r8
 8001c5c:	01db      	lsls	r3, r3, #7
 8001c5e:	d506      	bpl.n	8001c6e <__aeabi_ddiv+0x282>
 8001c60:	4642      	mov	r2, r8
 8001c62:	4b44      	ldr	r3, [pc, #272]	; (8001d74 <__aeabi_ddiv+0x388>)
 8001c64:	401a      	ands	r2, r3
 8001c66:	4690      	mov	r8, r2
 8001c68:	2280      	movs	r2, #128	; 0x80
 8001c6a:	00d2      	lsls	r2, r2, #3
 8001c6c:	445a      	add	r2, fp
 8001c6e:	4b42      	ldr	r3, [pc, #264]	; (8001d78 <__aeabi_ddiv+0x38c>)
 8001c70:	429a      	cmp	r2, r3
 8001c72:	dd00      	ble.n	8001c76 <__aeabi_ddiv+0x28a>
 8001c74:	e71f      	b.n	8001ab6 <__aeabi_ddiv+0xca>
 8001c76:	4643      	mov	r3, r8
 8001c78:	075b      	lsls	r3, r3, #29
 8001c7a:	431d      	orrs	r5, r3
 8001c7c:	4643      	mov	r3, r8
 8001c7e:	0552      	lsls	r2, r2, #21
 8001c80:	025c      	lsls	r4, r3, #9
 8001c82:	0b24      	lsrs	r4, r4, #12
 8001c84:	0d53      	lsrs	r3, r2, #21
 8001c86:	e708      	b.n	8001a9a <__aeabi_ddiv+0xae>
 8001c88:	4652      	mov	r2, sl
 8001c8a:	4322      	orrs	r2, r4
 8001c8c:	d100      	bne.n	8001c90 <__aeabi_ddiv+0x2a4>
 8001c8e:	e07b      	b.n	8001d88 <__aeabi_ddiv+0x39c>
 8001c90:	2c00      	cmp	r4, #0
 8001c92:	d100      	bne.n	8001c96 <__aeabi_ddiv+0x2aa>
 8001c94:	e0fa      	b.n	8001e8c <__aeabi_ddiv+0x4a0>
 8001c96:	0020      	movs	r0, r4
 8001c98:	f001 fa22 	bl	80030e0 <__clzsi2>
 8001c9c:	0002      	movs	r2, r0
 8001c9e:	3a0b      	subs	r2, #11
 8001ca0:	231d      	movs	r3, #29
 8001ca2:	0001      	movs	r1, r0
 8001ca4:	1a9b      	subs	r3, r3, r2
 8001ca6:	4652      	mov	r2, sl
 8001ca8:	3908      	subs	r1, #8
 8001caa:	40da      	lsrs	r2, r3
 8001cac:	408c      	lsls	r4, r1
 8001cae:	4314      	orrs	r4, r2
 8001cb0:	4652      	mov	r2, sl
 8001cb2:	408a      	lsls	r2, r1
 8001cb4:	4b31      	ldr	r3, [pc, #196]	; (8001d7c <__aeabi_ddiv+0x390>)
 8001cb6:	4458      	add	r0, fp
 8001cb8:	469b      	mov	fp, r3
 8001cba:	4483      	add	fp, r0
 8001cbc:	2000      	movs	r0, #0
 8001cbe:	e6d5      	b.n	8001a6c <__aeabi_ddiv+0x80>
 8001cc0:	464b      	mov	r3, r9
 8001cc2:	4323      	orrs	r3, r4
 8001cc4:	4698      	mov	r8, r3
 8001cc6:	d044      	beq.n	8001d52 <__aeabi_ddiv+0x366>
 8001cc8:	2c00      	cmp	r4, #0
 8001cca:	d100      	bne.n	8001cce <__aeabi_ddiv+0x2e2>
 8001ccc:	e0ce      	b.n	8001e6c <__aeabi_ddiv+0x480>
 8001cce:	0020      	movs	r0, r4
 8001cd0:	f001 fa06 	bl	80030e0 <__clzsi2>
 8001cd4:	0001      	movs	r1, r0
 8001cd6:	0002      	movs	r2, r0
 8001cd8:	390b      	subs	r1, #11
 8001cda:	231d      	movs	r3, #29
 8001cdc:	1a5b      	subs	r3, r3, r1
 8001cde:	4649      	mov	r1, r9
 8001ce0:	0010      	movs	r0, r2
 8001ce2:	40d9      	lsrs	r1, r3
 8001ce4:	3808      	subs	r0, #8
 8001ce6:	4084      	lsls	r4, r0
 8001ce8:	000b      	movs	r3, r1
 8001cea:	464d      	mov	r5, r9
 8001cec:	4323      	orrs	r3, r4
 8001cee:	4698      	mov	r8, r3
 8001cf0:	4085      	lsls	r5, r0
 8001cf2:	4823      	ldr	r0, [pc, #140]	; (8001d80 <__aeabi_ddiv+0x394>)
 8001cf4:	1a83      	subs	r3, r0, r2
 8001cf6:	469b      	mov	fp, r3
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	4699      	mov	r9, r3
 8001cfc:	9300      	str	r3, [sp, #0]
 8001cfe:	e69a      	b.n	8001a36 <__aeabi_ddiv+0x4a>
 8001d00:	464b      	mov	r3, r9
 8001d02:	4323      	orrs	r3, r4
 8001d04:	4698      	mov	r8, r3
 8001d06:	d11d      	bne.n	8001d44 <__aeabi_ddiv+0x358>
 8001d08:	2308      	movs	r3, #8
 8001d0a:	4699      	mov	r9, r3
 8001d0c:	3b06      	subs	r3, #6
 8001d0e:	2500      	movs	r5, #0
 8001d10:	4683      	mov	fp, r0
 8001d12:	9300      	str	r3, [sp, #0]
 8001d14:	e68f      	b.n	8001a36 <__aeabi_ddiv+0x4a>
 8001d16:	4652      	mov	r2, sl
 8001d18:	4322      	orrs	r2, r4
 8001d1a:	d109      	bne.n	8001d30 <__aeabi_ddiv+0x344>
 8001d1c:	2302      	movs	r3, #2
 8001d1e:	4649      	mov	r1, r9
 8001d20:	4319      	orrs	r1, r3
 8001d22:	4b18      	ldr	r3, [pc, #96]	; (8001d84 <__aeabi_ddiv+0x398>)
 8001d24:	4689      	mov	r9, r1
 8001d26:	469c      	mov	ip, r3
 8001d28:	2400      	movs	r4, #0
 8001d2a:	2002      	movs	r0, #2
 8001d2c:	44e3      	add	fp, ip
 8001d2e:	e69d      	b.n	8001a6c <__aeabi_ddiv+0x80>
 8001d30:	2303      	movs	r3, #3
 8001d32:	464a      	mov	r2, r9
 8001d34:	431a      	orrs	r2, r3
 8001d36:	4b13      	ldr	r3, [pc, #76]	; (8001d84 <__aeabi_ddiv+0x398>)
 8001d38:	4691      	mov	r9, r2
 8001d3a:	469c      	mov	ip, r3
 8001d3c:	4652      	mov	r2, sl
 8001d3e:	2003      	movs	r0, #3
 8001d40:	44e3      	add	fp, ip
 8001d42:	e693      	b.n	8001a6c <__aeabi_ddiv+0x80>
 8001d44:	230c      	movs	r3, #12
 8001d46:	4699      	mov	r9, r3
 8001d48:	3b09      	subs	r3, #9
 8001d4a:	46a0      	mov	r8, r4
 8001d4c:	4683      	mov	fp, r0
 8001d4e:	9300      	str	r3, [sp, #0]
 8001d50:	e671      	b.n	8001a36 <__aeabi_ddiv+0x4a>
 8001d52:	2304      	movs	r3, #4
 8001d54:	4699      	mov	r9, r3
 8001d56:	2300      	movs	r3, #0
 8001d58:	469b      	mov	fp, r3
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	2500      	movs	r5, #0
 8001d5e:	9300      	str	r3, [sp, #0]
 8001d60:	e669      	b.n	8001a36 <__aeabi_ddiv+0x4a>
 8001d62:	46c0      	nop			; (mov r8, r8)
 8001d64:	000007ff 	.word	0x000007ff
 8001d68:	fffffc01 	.word	0xfffffc01
 8001d6c:	080099f0 	.word	0x080099f0
 8001d70:	000003ff 	.word	0x000003ff
 8001d74:	feffffff 	.word	0xfeffffff
 8001d78:	000007fe 	.word	0x000007fe
 8001d7c:	000003f3 	.word	0x000003f3
 8001d80:	fffffc0d 	.word	0xfffffc0d
 8001d84:	fffff801 	.word	0xfffff801
 8001d88:	4649      	mov	r1, r9
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	4319      	orrs	r1, r3
 8001d8e:	4689      	mov	r9, r1
 8001d90:	2400      	movs	r4, #0
 8001d92:	2001      	movs	r0, #1
 8001d94:	e66a      	b.n	8001a6c <__aeabi_ddiv+0x80>
 8001d96:	2300      	movs	r3, #0
 8001d98:	2480      	movs	r4, #128	; 0x80
 8001d9a:	469a      	mov	sl, r3
 8001d9c:	2500      	movs	r5, #0
 8001d9e:	4b8a      	ldr	r3, [pc, #552]	; (8001fc8 <__aeabi_ddiv+0x5dc>)
 8001da0:	0324      	lsls	r4, r4, #12
 8001da2:	e67a      	b.n	8001a9a <__aeabi_ddiv+0xae>
 8001da4:	2501      	movs	r5, #1
 8001da6:	426d      	negs	r5, r5
 8001da8:	2301      	movs	r3, #1
 8001daa:	1a9b      	subs	r3, r3, r2
 8001dac:	2b38      	cmp	r3, #56	; 0x38
 8001dae:	dd00      	ble.n	8001db2 <__aeabi_ddiv+0x3c6>
 8001db0:	e670      	b.n	8001a94 <__aeabi_ddiv+0xa8>
 8001db2:	2b1f      	cmp	r3, #31
 8001db4:	dc00      	bgt.n	8001db8 <__aeabi_ddiv+0x3cc>
 8001db6:	e0bf      	b.n	8001f38 <__aeabi_ddiv+0x54c>
 8001db8:	211f      	movs	r1, #31
 8001dba:	4249      	negs	r1, r1
 8001dbc:	1a8a      	subs	r2, r1, r2
 8001dbe:	4641      	mov	r1, r8
 8001dc0:	40d1      	lsrs	r1, r2
 8001dc2:	000a      	movs	r2, r1
 8001dc4:	2b20      	cmp	r3, #32
 8001dc6:	d004      	beq.n	8001dd2 <__aeabi_ddiv+0x3e6>
 8001dc8:	4641      	mov	r1, r8
 8001dca:	4b80      	ldr	r3, [pc, #512]	; (8001fcc <__aeabi_ddiv+0x5e0>)
 8001dcc:	445b      	add	r3, fp
 8001dce:	4099      	lsls	r1, r3
 8001dd0:	430d      	orrs	r5, r1
 8001dd2:	1e6b      	subs	r3, r5, #1
 8001dd4:	419d      	sbcs	r5, r3
 8001dd6:	2307      	movs	r3, #7
 8001dd8:	432a      	orrs	r2, r5
 8001dda:	001d      	movs	r5, r3
 8001ddc:	2400      	movs	r4, #0
 8001dde:	4015      	ands	r5, r2
 8001de0:	4213      	tst	r3, r2
 8001de2:	d100      	bne.n	8001de6 <__aeabi_ddiv+0x3fa>
 8001de4:	e0d4      	b.n	8001f90 <__aeabi_ddiv+0x5a4>
 8001de6:	210f      	movs	r1, #15
 8001de8:	2300      	movs	r3, #0
 8001dea:	4011      	ands	r1, r2
 8001dec:	2904      	cmp	r1, #4
 8001dee:	d100      	bne.n	8001df2 <__aeabi_ddiv+0x406>
 8001df0:	e0cb      	b.n	8001f8a <__aeabi_ddiv+0x59e>
 8001df2:	1d11      	adds	r1, r2, #4
 8001df4:	4291      	cmp	r1, r2
 8001df6:	4192      	sbcs	r2, r2
 8001df8:	4252      	negs	r2, r2
 8001dfa:	189b      	adds	r3, r3, r2
 8001dfc:	000a      	movs	r2, r1
 8001dfe:	0219      	lsls	r1, r3, #8
 8001e00:	d400      	bmi.n	8001e04 <__aeabi_ddiv+0x418>
 8001e02:	e0c2      	b.n	8001f8a <__aeabi_ddiv+0x59e>
 8001e04:	2301      	movs	r3, #1
 8001e06:	2400      	movs	r4, #0
 8001e08:	2500      	movs	r5, #0
 8001e0a:	e646      	b.n	8001a9a <__aeabi_ddiv+0xae>
 8001e0c:	2380      	movs	r3, #128	; 0x80
 8001e0e:	4641      	mov	r1, r8
 8001e10:	031b      	lsls	r3, r3, #12
 8001e12:	4219      	tst	r1, r3
 8001e14:	d008      	beq.n	8001e28 <__aeabi_ddiv+0x43c>
 8001e16:	421c      	tst	r4, r3
 8001e18:	d106      	bne.n	8001e28 <__aeabi_ddiv+0x43c>
 8001e1a:	431c      	orrs	r4, r3
 8001e1c:	0324      	lsls	r4, r4, #12
 8001e1e:	46ba      	mov	sl, r7
 8001e20:	0015      	movs	r5, r2
 8001e22:	4b69      	ldr	r3, [pc, #420]	; (8001fc8 <__aeabi_ddiv+0x5dc>)
 8001e24:	0b24      	lsrs	r4, r4, #12
 8001e26:	e638      	b.n	8001a9a <__aeabi_ddiv+0xae>
 8001e28:	2480      	movs	r4, #128	; 0x80
 8001e2a:	4643      	mov	r3, r8
 8001e2c:	0324      	lsls	r4, r4, #12
 8001e2e:	431c      	orrs	r4, r3
 8001e30:	0324      	lsls	r4, r4, #12
 8001e32:	46b2      	mov	sl, r6
 8001e34:	4b64      	ldr	r3, [pc, #400]	; (8001fc8 <__aeabi_ddiv+0x5dc>)
 8001e36:	0b24      	lsrs	r4, r4, #12
 8001e38:	e62f      	b.n	8001a9a <__aeabi_ddiv+0xae>
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d100      	bne.n	8001e40 <__aeabi_ddiv+0x454>
 8001e3e:	e703      	b.n	8001c48 <__aeabi_ddiv+0x25c>
 8001e40:	19a6      	adds	r6, r4, r6
 8001e42:	1e68      	subs	r0, r5, #1
 8001e44:	42a6      	cmp	r6, r4
 8001e46:	d200      	bcs.n	8001e4a <__aeabi_ddiv+0x45e>
 8001e48:	e08d      	b.n	8001f66 <__aeabi_ddiv+0x57a>
 8001e4a:	428e      	cmp	r6, r1
 8001e4c:	d200      	bcs.n	8001e50 <__aeabi_ddiv+0x464>
 8001e4e:	e0a3      	b.n	8001f98 <__aeabi_ddiv+0x5ac>
 8001e50:	d100      	bne.n	8001e54 <__aeabi_ddiv+0x468>
 8001e52:	e0b3      	b.n	8001fbc <__aeabi_ddiv+0x5d0>
 8001e54:	0005      	movs	r5, r0
 8001e56:	e6f5      	b.n	8001c44 <__aeabi_ddiv+0x258>
 8001e58:	42aa      	cmp	r2, r5
 8001e5a:	d900      	bls.n	8001e5e <__aeabi_ddiv+0x472>
 8001e5c:	e639      	b.n	8001ad2 <__aeabi_ddiv+0xe6>
 8001e5e:	4643      	mov	r3, r8
 8001e60:	07de      	lsls	r6, r3, #31
 8001e62:	0858      	lsrs	r0, r3, #1
 8001e64:	086b      	lsrs	r3, r5, #1
 8001e66:	431e      	orrs	r6, r3
 8001e68:	07ed      	lsls	r5, r5, #31
 8001e6a:	e639      	b.n	8001ae0 <__aeabi_ddiv+0xf4>
 8001e6c:	4648      	mov	r0, r9
 8001e6e:	f001 f937 	bl	80030e0 <__clzsi2>
 8001e72:	0001      	movs	r1, r0
 8001e74:	0002      	movs	r2, r0
 8001e76:	3115      	adds	r1, #21
 8001e78:	3220      	adds	r2, #32
 8001e7a:	291c      	cmp	r1, #28
 8001e7c:	dc00      	bgt.n	8001e80 <__aeabi_ddiv+0x494>
 8001e7e:	e72c      	b.n	8001cda <__aeabi_ddiv+0x2ee>
 8001e80:	464b      	mov	r3, r9
 8001e82:	3808      	subs	r0, #8
 8001e84:	4083      	lsls	r3, r0
 8001e86:	2500      	movs	r5, #0
 8001e88:	4698      	mov	r8, r3
 8001e8a:	e732      	b.n	8001cf2 <__aeabi_ddiv+0x306>
 8001e8c:	f001 f928 	bl	80030e0 <__clzsi2>
 8001e90:	0003      	movs	r3, r0
 8001e92:	001a      	movs	r2, r3
 8001e94:	3215      	adds	r2, #21
 8001e96:	3020      	adds	r0, #32
 8001e98:	2a1c      	cmp	r2, #28
 8001e9a:	dc00      	bgt.n	8001e9e <__aeabi_ddiv+0x4b2>
 8001e9c:	e700      	b.n	8001ca0 <__aeabi_ddiv+0x2b4>
 8001e9e:	4654      	mov	r4, sl
 8001ea0:	3b08      	subs	r3, #8
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	409c      	lsls	r4, r3
 8001ea6:	e705      	b.n	8001cb4 <__aeabi_ddiv+0x2c8>
 8001ea8:	1936      	adds	r6, r6, r4
 8001eaa:	3b01      	subs	r3, #1
 8001eac:	42b4      	cmp	r4, r6
 8001eae:	d900      	bls.n	8001eb2 <__aeabi_ddiv+0x4c6>
 8001eb0:	e6a6      	b.n	8001c00 <__aeabi_ddiv+0x214>
 8001eb2:	42b2      	cmp	r2, r6
 8001eb4:	d800      	bhi.n	8001eb8 <__aeabi_ddiv+0x4cc>
 8001eb6:	e6a3      	b.n	8001c00 <__aeabi_ddiv+0x214>
 8001eb8:	1e83      	subs	r3, r0, #2
 8001eba:	1936      	adds	r6, r6, r4
 8001ebc:	e6a0      	b.n	8001c00 <__aeabi_ddiv+0x214>
 8001ebe:	1909      	adds	r1, r1, r4
 8001ec0:	3d01      	subs	r5, #1
 8001ec2:	428c      	cmp	r4, r1
 8001ec4:	d900      	bls.n	8001ec8 <__aeabi_ddiv+0x4dc>
 8001ec6:	e68d      	b.n	8001be4 <__aeabi_ddiv+0x1f8>
 8001ec8:	428a      	cmp	r2, r1
 8001eca:	d800      	bhi.n	8001ece <__aeabi_ddiv+0x4e2>
 8001ecc:	e68a      	b.n	8001be4 <__aeabi_ddiv+0x1f8>
 8001ece:	1e85      	subs	r5, r0, #2
 8001ed0:	1909      	adds	r1, r1, r4
 8001ed2:	e687      	b.n	8001be4 <__aeabi_ddiv+0x1f8>
 8001ed4:	230f      	movs	r3, #15
 8001ed6:	402b      	ands	r3, r5
 8001ed8:	2b04      	cmp	r3, #4
 8001eda:	d100      	bne.n	8001ede <__aeabi_ddiv+0x4f2>
 8001edc:	e6bc      	b.n	8001c58 <__aeabi_ddiv+0x26c>
 8001ede:	2305      	movs	r3, #5
 8001ee0:	425b      	negs	r3, r3
 8001ee2:	42ab      	cmp	r3, r5
 8001ee4:	419b      	sbcs	r3, r3
 8001ee6:	3504      	adds	r5, #4
 8001ee8:	425b      	negs	r3, r3
 8001eea:	08ed      	lsrs	r5, r5, #3
 8001eec:	4498      	add	r8, r3
 8001eee:	e6b4      	b.n	8001c5a <__aeabi_ddiv+0x26e>
 8001ef0:	42af      	cmp	r7, r5
 8001ef2:	d900      	bls.n	8001ef6 <__aeabi_ddiv+0x50a>
 8001ef4:	e660      	b.n	8001bb8 <__aeabi_ddiv+0x1cc>
 8001ef6:	4282      	cmp	r2, r0
 8001ef8:	d804      	bhi.n	8001f04 <__aeabi_ddiv+0x518>
 8001efa:	d000      	beq.n	8001efe <__aeabi_ddiv+0x512>
 8001efc:	e65c      	b.n	8001bb8 <__aeabi_ddiv+0x1cc>
 8001efe:	42ae      	cmp	r6, r5
 8001f00:	d800      	bhi.n	8001f04 <__aeabi_ddiv+0x518>
 8001f02:	e659      	b.n	8001bb8 <__aeabi_ddiv+0x1cc>
 8001f04:	2302      	movs	r3, #2
 8001f06:	425b      	negs	r3, r3
 8001f08:	469c      	mov	ip, r3
 8001f0a:	9b00      	ldr	r3, [sp, #0]
 8001f0c:	44e0      	add	r8, ip
 8001f0e:	469c      	mov	ip, r3
 8001f10:	4465      	add	r5, ip
 8001f12:	429d      	cmp	r5, r3
 8001f14:	419b      	sbcs	r3, r3
 8001f16:	425b      	negs	r3, r3
 8001f18:	191b      	adds	r3, r3, r4
 8001f1a:	18c0      	adds	r0, r0, r3
 8001f1c:	e64d      	b.n	8001bba <__aeabi_ddiv+0x1ce>
 8001f1e:	428a      	cmp	r2, r1
 8001f20:	d800      	bhi.n	8001f24 <__aeabi_ddiv+0x538>
 8001f22:	e60e      	b.n	8001b42 <__aeabi_ddiv+0x156>
 8001f24:	1e83      	subs	r3, r0, #2
 8001f26:	1909      	adds	r1, r1, r4
 8001f28:	e60b      	b.n	8001b42 <__aeabi_ddiv+0x156>
 8001f2a:	428a      	cmp	r2, r1
 8001f2c:	d800      	bhi.n	8001f30 <__aeabi_ddiv+0x544>
 8001f2e:	e5f4      	b.n	8001b1a <__aeabi_ddiv+0x12e>
 8001f30:	1e83      	subs	r3, r0, #2
 8001f32:	4698      	mov	r8, r3
 8001f34:	1909      	adds	r1, r1, r4
 8001f36:	e5f0      	b.n	8001b1a <__aeabi_ddiv+0x12e>
 8001f38:	4925      	ldr	r1, [pc, #148]	; (8001fd0 <__aeabi_ddiv+0x5e4>)
 8001f3a:	0028      	movs	r0, r5
 8001f3c:	4459      	add	r1, fp
 8001f3e:	408d      	lsls	r5, r1
 8001f40:	4642      	mov	r2, r8
 8001f42:	408a      	lsls	r2, r1
 8001f44:	1e69      	subs	r1, r5, #1
 8001f46:	418d      	sbcs	r5, r1
 8001f48:	4641      	mov	r1, r8
 8001f4a:	40d8      	lsrs	r0, r3
 8001f4c:	40d9      	lsrs	r1, r3
 8001f4e:	4302      	orrs	r2, r0
 8001f50:	432a      	orrs	r2, r5
 8001f52:	000b      	movs	r3, r1
 8001f54:	0751      	lsls	r1, r2, #29
 8001f56:	d100      	bne.n	8001f5a <__aeabi_ddiv+0x56e>
 8001f58:	e751      	b.n	8001dfe <__aeabi_ddiv+0x412>
 8001f5a:	210f      	movs	r1, #15
 8001f5c:	4011      	ands	r1, r2
 8001f5e:	2904      	cmp	r1, #4
 8001f60:	d000      	beq.n	8001f64 <__aeabi_ddiv+0x578>
 8001f62:	e746      	b.n	8001df2 <__aeabi_ddiv+0x406>
 8001f64:	e74b      	b.n	8001dfe <__aeabi_ddiv+0x412>
 8001f66:	0005      	movs	r5, r0
 8001f68:	428e      	cmp	r6, r1
 8001f6a:	d000      	beq.n	8001f6e <__aeabi_ddiv+0x582>
 8001f6c:	e66a      	b.n	8001c44 <__aeabi_ddiv+0x258>
 8001f6e:	9a00      	ldr	r2, [sp, #0]
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d000      	beq.n	8001f76 <__aeabi_ddiv+0x58a>
 8001f74:	e666      	b.n	8001c44 <__aeabi_ddiv+0x258>
 8001f76:	e667      	b.n	8001c48 <__aeabi_ddiv+0x25c>
 8001f78:	4a16      	ldr	r2, [pc, #88]	; (8001fd4 <__aeabi_ddiv+0x5e8>)
 8001f7a:	445a      	add	r2, fp
 8001f7c:	2a00      	cmp	r2, #0
 8001f7e:	dc00      	bgt.n	8001f82 <__aeabi_ddiv+0x596>
 8001f80:	e710      	b.n	8001da4 <__aeabi_ddiv+0x3b8>
 8001f82:	2301      	movs	r3, #1
 8001f84:	2500      	movs	r5, #0
 8001f86:	4498      	add	r8, r3
 8001f88:	e667      	b.n	8001c5a <__aeabi_ddiv+0x26e>
 8001f8a:	075d      	lsls	r5, r3, #29
 8001f8c:	025b      	lsls	r3, r3, #9
 8001f8e:	0b1c      	lsrs	r4, r3, #12
 8001f90:	08d2      	lsrs	r2, r2, #3
 8001f92:	2300      	movs	r3, #0
 8001f94:	4315      	orrs	r5, r2
 8001f96:	e580      	b.n	8001a9a <__aeabi_ddiv+0xae>
 8001f98:	9800      	ldr	r0, [sp, #0]
 8001f9a:	3d02      	subs	r5, #2
 8001f9c:	0042      	lsls	r2, r0, #1
 8001f9e:	4282      	cmp	r2, r0
 8001fa0:	41bf      	sbcs	r7, r7
 8001fa2:	427f      	negs	r7, r7
 8001fa4:	193c      	adds	r4, r7, r4
 8001fa6:	1936      	adds	r6, r6, r4
 8001fa8:	9200      	str	r2, [sp, #0]
 8001faa:	e7dd      	b.n	8001f68 <__aeabi_ddiv+0x57c>
 8001fac:	2480      	movs	r4, #128	; 0x80
 8001fae:	4643      	mov	r3, r8
 8001fb0:	0324      	lsls	r4, r4, #12
 8001fb2:	431c      	orrs	r4, r3
 8001fb4:	0324      	lsls	r4, r4, #12
 8001fb6:	4b04      	ldr	r3, [pc, #16]	; (8001fc8 <__aeabi_ddiv+0x5dc>)
 8001fb8:	0b24      	lsrs	r4, r4, #12
 8001fba:	e56e      	b.n	8001a9a <__aeabi_ddiv+0xae>
 8001fbc:	9a00      	ldr	r2, [sp, #0]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d3ea      	bcc.n	8001f98 <__aeabi_ddiv+0x5ac>
 8001fc2:	0005      	movs	r5, r0
 8001fc4:	e7d3      	b.n	8001f6e <__aeabi_ddiv+0x582>
 8001fc6:	46c0      	nop			; (mov r8, r8)
 8001fc8:	000007ff 	.word	0x000007ff
 8001fcc:	0000043e 	.word	0x0000043e
 8001fd0:	0000041e 	.word	0x0000041e
 8001fd4:	000003ff 	.word	0x000003ff

08001fd8 <__eqdf2>:
 8001fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fda:	464e      	mov	r6, r9
 8001fdc:	4645      	mov	r5, r8
 8001fde:	46de      	mov	lr, fp
 8001fe0:	4657      	mov	r7, sl
 8001fe2:	4690      	mov	r8, r2
 8001fe4:	b5e0      	push	{r5, r6, r7, lr}
 8001fe6:	0017      	movs	r7, r2
 8001fe8:	031a      	lsls	r2, r3, #12
 8001fea:	0b12      	lsrs	r2, r2, #12
 8001fec:	0005      	movs	r5, r0
 8001fee:	4684      	mov	ip, r0
 8001ff0:	4819      	ldr	r0, [pc, #100]	; (8002058 <__eqdf2+0x80>)
 8001ff2:	030e      	lsls	r6, r1, #12
 8001ff4:	004c      	lsls	r4, r1, #1
 8001ff6:	4691      	mov	r9, r2
 8001ff8:	005a      	lsls	r2, r3, #1
 8001ffa:	0fdb      	lsrs	r3, r3, #31
 8001ffc:	469b      	mov	fp, r3
 8001ffe:	0b36      	lsrs	r6, r6, #12
 8002000:	0d64      	lsrs	r4, r4, #21
 8002002:	0fc9      	lsrs	r1, r1, #31
 8002004:	0d52      	lsrs	r2, r2, #21
 8002006:	4284      	cmp	r4, r0
 8002008:	d019      	beq.n	800203e <__eqdf2+0x66>
 800200a:	4282      	cmp	r2, r0
 800200c:	d010      	beq.n	8002030 <__eqdf2+0x58>
 800200e:	2001      	movs	r0, #1
 8002010:	4294      	cmp	r4, r2
 8002012:	d10e      	bne.n	8002032 <__eqdf2+0x5a>
 8002014:	454e      	cmp	r6, r9
 8002016:	d10c      	bne.n	8002032 <__eqdf2+0x5a>
 8002018:	2001      	movs	r0, #1
 800201a:	45c4      	cmp	ip, r8
 800201c:	d109      	bne.n	8002032 <__eqdf2+0x5a>
 800201e:	4559      	cmp	r1, fp
 8002020:	d017      	beq.n	8002052 <__eqdf2+0x7a>
 8002022:	2c00      	cmp	r4, #0
 8002024:	d105      	bne.n	8002032 <__eqdf2+0x5a>
 8002026:	0030      	movs	r0, r6
 8002028:	4328      	orrs	r0, r5
 800202a:	1e43      	subs	r3, r0, #1
 800202c:	4198      	sbcs	r0, r3
 800202e:	e000      	b.n	8002032 <__eqdf2+0x5a>
 8002030:	2001      	movs	r0, #1
 8002032:	bcf0      	pop	{r4, r5, r6, r7}
 8002034:	46bb      	mov	fp, r7
 8002036:	46b2      	mov	sl, r6
 8002038:	46a9      	mov	r9, r5
 800203a:	46a0      	mov	r8, r4
 800203c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800203e:	0033      	movs	r3, r6
 8002040:	2001      	movs	r0, #1
 8002042:	432b      	orrs	r3, r5
 8002044:	d1f5      	bne.n	8002032 <__eqdf2+0x5a>
 8002046:	42a2      	cmp	r2, r4
 8002048:	d1f3      	bne.n	8002032 <__eqdf2+0x5a>
 800204a:	464b      	mov	r3, r9
 800204c:	433b      	orrs	r3, r7
 800204e:	d1f0      	bne.n	8002032 <__eqdf2+0x5a>
 8002050:	e7e2      	b.n	8002018 <__eqdf2+0x40>
 8002052:	2000      	movs	r0, #0
 8002054:	e7ed      	b.n	8002032 <__eqdf2+0x5a>
 8002056:	46c0      	nop			; (mov r8, r8)
 8002058:	000007ff 	.word	0x000007ff

0800205c <__gedf2>:
 800205c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800205e:	4647      	mov	r7, r8
 8002060:	46ce      	mov	lr, r9
 8002062:	0004      	movs	r4, r0
 8002064:	0018      	movs	r0, r3
 8002066:	0016      	movs	r6, r2
 8002068:	031b      	lsls	r3, r3, #12
 800206a:	0b1b      	lsrs	r3, r3, #12
 800206c:	4d2d      	ldr	r5, [pc, #180]	; (8002124 <__gedf2+0xc8>)
 800206e:	004a      	lsls	r2, r1, #1
 8002070:	4699      	mov	r9, r3
 8002072:	b580      	push	{r7, lr}
 8002074:	0043      	lsls	r3, r0, #1
 8002076:	030f      	lsls	r7, r1, #12
 8002078:	46a4      	mov	ip, r4
 800207a:	46b0      	mov	r8, r6
 800207c:	0b3f      	lsrs	r7, r7, #12
 800207e:	0d52      	lsrs	r2, r2, #21
 8002080:	0fc9      	lsrs	r1, r1, #31
 8002082:	0d5b      	lsrs	r3, r3, #21
 8002084:	0fc0      	lsrs	r0, r0, #31
 8002086:	42aa      	cmp	r2, r5
 8002088:	d021      	beq.n	80020ce <__gedf2+0x72>
 800208a:	42ab      	cmp	r3, r5
 800208c:	d013      	beq.n	80020b6 <__gedf2+0x5a>
 800208e:	2a00      	cmp	r2, #0
 8002090:	d122      	bne.n	80020d8 <__gedf2+0x7c>
 8002092:	433c      	orrs	r4, r7
 8002094:	2b00      	cmp	r3, #0
 8002096:	d102      	bne.n	800209e <__gedf2+0x42>
 8002098:	464d      	mov	r5, r9
 800209a:	432e      	orrs	r6, r5
 800209c:	d022      	beq.n	80020e4 <__gedf2+0x88>
 800209e:	2c00      	cmp	r4, #0
 80020a0:	d010      	beq.n	80020c4 <__gedf2+0x68>
 80020a2:	4281      	cmp	r1, r0
 80020a4:	d022      	beq.n	80020ec <__gedf2+0x90>
 80020a6:	2002      	movs	r0, #2
 80020a8:	3901      	subs	r1, #1
 80020aa:	4008      	ands	r0, r1
 80020ac:	3801      	subs	r0, #1
 80020ae:	bcc0      	pop	{r6, r7}
 80020b0:	46b9      	mov	r9, r7
 80020b2:	46b0      	mov	r8, r6
 80020b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020b6:	464d      	mov	r5, r9
 80020b8:	432e      	orrs	r6, r5
 80020ba:	d129      	bne.n	8002110 <__gedf2+0xb4>
 80020bc:	2a00      	cmp	r2, #0
 80020be:	d1f0      	bne.n	80020a2 <__gedf2+0x46>
 80020c0:	433c      	orrs	r4, r7
 80020c2:	d1ee      	bne.n	80020a2 <__gedf2+0x46>
 80020c4:	2800      	cmp	r0, #0
 80020c6:	d1f2      	bne.n	80020ae <__gedf2+0x52>
 80020c8:	2001      	movs	r0, #1
 80020ca:	4240      	negs	r0, r0
 80020cc:	e7ef      	b.n	80020ae <__gedf2+0x52>
 80020ce:	003d      	movs	r5, r7
 80020d0:	4325      	orrs	r5, r4
 80020d2:	d11d      	bne.n	8002110 <__gedf2+0xb4>
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d0ee      	beq.n	80020b6 <__gedf2+0x5a>
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d1e2      	bne.n	80020a2 <__gedf2+0x46>
 80020dc:	464c      	mov	r4, r9
 80020de:	4326      	orrs	r6, r4
 80020e0:	d1df      	bne.n	80020a2 <__gedf2+0x46>
 80020e2:	e7e0      	b.n	80020a6 <__gedf2+0x4a>
 80020e4:	2000      	movs	r0, #0
 80020e6:	2c00      	cmp	r4, #0
 80020e8:	d0e1      	beq.n	80020ae <__gedf2+0x52>
 80020ea:	e7dc      	b.n	80020a6 <__gedf2+0x4a>
 80020ec:	429a      	cmp	r2, r3
 80020ee:	dc0a      	bgt.n	8002106 <__gedf2+0xaa>
 80020f0:	dbe8      	blt.n	80020c4 <__gedf2+0x68>
 80020f2:	454f      	cmp	r7, r9
 80020f4:	d8d7      	bhi.n	80020a6 <__gedf2+0x4a>
 80020f6:	d00e      	beq.n	8002116 <__gedf2+0xba>
 80020f8:	2000      	movs	r0, #0
 80020fa:	454f      	cmp	r7, r9
 80020fc:	d2d7      	bcs.n	80020ae <__gedf2+0x52>
 80020fe:	2900      	cmp	r1, #0
 8002100:	d0e2      	beq.n	80020c8 <__gedf2+0x6c>
 8002102:	0008      	movs	r0, r1
 8002104:	e7d3      	b.n	80020ae <__gedf2+0x52>
 8002106:	4243      	negs	r3, r0
 8002108:	4158      	adcs	r0, r3
 800210a:	0040      	lsls	r0, r0, #1
 800210c:	3801      	subs	r0, #1
 800210e:	e7ce      	b.n	80020ae <__gedf2+0x52>
 8002110:	2002      	movs	r0, #2
 8002112:	4240      	negs	r0, r0
 8002114:	e7cb      	b.n	80020ae <__gedf2+0x52>
 8002116:	45c4      	cmp	ip, r8
 8002118:	d8c5      	bhi.n	80020a6 <__gedf2+0x4a>
 800211a:	2000      	movs	r0, #0
 800211c:	45c4      	cmp	ip, r8
 800211e:	d2c6      	bcs.n	80020ae <__gedf2+0x52>
 8002120:	e7ed      	b.n	80020fe <__gedf2+0xa2>
 8002122:	46c0      	nop			; (mov r8, r8)
 8002124:	000007ff 	.word	0x000007ff

08002128 <__ledf2>:
 8002128:	b5f0      	push	{r4, r5, r6, r7, lr}
 800212a:	4647      	mov	r7, r8
 800212c:	46ce      	mov	lr, r9
 800212e:	0004      	movs	r4, r0
 8002130:	0018      	movs	r0, r3
 8002132:	0016      	movs	r6, r2
 8002134:	031b      	lsls	r3, r3, #12
 8002136:	0b1b      	lsrs	r3, r3, #12
 8002138:	4d2c      	ldr	r5, [pc, #176]	; (80021ec <__ledf2+0xc4>)
 800213a:	004a      	lsls	r2, r1, #1
 800213c:	4699      	mov	r9, r3
 800213e:	b580      	push	{r7, lr}
 8002140:	0043      	lsls	r3, r0, #1
 8002142:	030f      	lsls	r7, r1, #12
 8002144:	46a4      	mov	ip, r4
 8002146:	46b0      	mov	r8, r6
 8002148:	0b3f      	lsrs	r7, r7, #12
 800214a:	0d52      	lsrs	r2, r2, #21
 800214c:	0fc9      	lsrs	r1, r1, #31
 800214e:	0d5b      	lsrs	r3, r3, #21
 8002150:	0fc0      	lsrs	r0, r0, #31
 8002152:	42aa      	cmp	r2, r5
 8002154:	d00d      	beq.n	8002172 <__ledf2+0x4a>
 8002156:	42ab      	cmp	r3, r5
 8002158:	d010      	beq.n	800217c <__ledf2+0x54>
 800215a:	2a00      	cmp	r2, #0
 800215c:	d127      	bne.n	80021ae <__ledf2+0x86>
 800215e:	433c      	orrs	r4, r7
 8002160:	2b00      	cmp	r3, #0
 8002162:	d111      	bne.n	8002188 <__ledf2+0x60>
 8002164:	464d      	mov	r5, r9
 8002166:	432e      	orrs	r6, r5
 8002168:	d10e      	bne.n	8002188 <__ledf2+0x60>
 800216a:	2000      	movs	r0, #0
 800216c:	2c00      	cmp	r4, #0
 800216e:	d015      	beq.n	800219c <__ledf2+0x74>
 8002170:	e00e      	b.n	8002190 <__ledf2+0x68>
 8002172:	003d      	movs	r5, r7
 8002174:	4325      	orrs	r5, r4
 8002176:	d110      	bne.n	800219a <__ledf2+0x72>
 8002178:	4293      	cmp	r3, r2
 800217a:	d118      	bne.n	80021ae <__ledf2+0x86>
 800217c:	464d      	mov	r5, r9
 800217e:	432e      	orrs	r6, r5
 8002180:	d10b      	bne.n	800219a <__ledf2+0x72>
 8002182:	2a00      	cmp	r2, #0
 8002184:	d102      	bne.n	800218c <__ledf2+0x64>
 8002186:	433c      	orrs	r4, r7
 8002188:	2c00      	cmp	r4, #0
 800218a:	d00b      	beq.n	80021a4 <__ledf2+0x7c>
 800218c:	4281      	cmp	r1, r0
 800218e:	d014      	beq.n	80021ba <__ledf2+0x92>
 8002190:	2002      	movs	r0, #2
 8002192:	3901      	subs	r1, #1
 8002194:	4008      	ands	r0, r1
 8002196:	3801      	subs	r0, #1
 8002198:	e000      	b.n	800219c <__ledf2+0x74>
 800219a:	2002      	movs	r0, #2
 800219c:	bcc0      	pop	{r6, r7}
 800219e:	46b9      	mov	r9, r7
 80021a0:	46b0      	mov	r8, r6
 80021a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021a4:	2800      	cmp	r0, #0
 80021a6:	d1f9      	bne.n	800219c <__ledf2+0x74>
 80021a8:	2001      	movs	r0, #1
 80021aa:	4240      	negs	r0, r0
 80021ac:	e7f6      	b.n	800219c <__ledf2+0x74>
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d1ec      	bne.n	800218c <__ledf2+0x64>
 80021b2:	464c      	mov	r4, r9
 80021b4:	4326      	orrs	r6, r4
 80021b6:	d1e9      	bne.n	800218c <__ledf2+0x64>
 80021b8:	e7ea      	b.n	8002190 <__ledf2+0x68>
 80021ba:	429a      	cmp	r2, r3
 80021bc:	dd04      	ble.n	80021c8 <__ledf2+0xa0>
 80021be:	4243      	negs	r3, r0
 80021c0:	4158      	adcs	r0, r3
 80021c2:	0040      	lsls	r0, r0, #1
 80021c4:	3801      	subs	r0, #1
 80021c6:	e7e9      	b.n	800219c <__ledf2+0x74>
 80021c8:	429a      	cmp	r2, r3
 80021ca:	dbeb      	blt.n	80021a4 <__ledf2+0x7c>
 80021cc:	454f      	cmp	r7, r9
 80021ce:	d8df      	bhi.n	8002190 <__ledf2+0x68>
 80021d0:	d006      	beq.n	80021e0 <__ledf2+0xb8>
 80021d2:	2000      	movs	r0, #0
 80021d4:	454f      	cmp	r7, r9
 80021d6:	d2e1      	bcs.n	800219c <__ledf2+0x74>
 80021d8:	2900      	cmp	r1, #0
 80021da:	d0e5      	beq.n	80021a8 <__ledf2+0x80>
 80021dc:	0008      	movs	r0, r1
 80021de:	e7dd      	b.n	800219c <__ledf2+0x74>
 80021e0:	45c4      	cmp	ip, r8
 80021e2:	d8d5      	bhi.n	8002190 <__ledf2+0x68>
 80021e4:	2000      	movs	r0, #0
 80021e6:	45c4      	cmp	ip, r8
 80021e8:	d2d8      	bcs.n	800219c <__ledf2+0x74>
 80021ea:	e7f5      	b.n	80021d8 <__ledf2+0xb0>
 80021ec:	000007ff 	.word	0x000007ff

080021f0 <__aeabi_dmul>:
 80021f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021f2:	4657      	mov	r7, sl
 80021f4:	464e      	mov	r6, r9
 80021f6:	4645      	mov	r5, r8
 80021f8:	46de      	mov	lr, fp
 80021fa:	b5e0      	push	{r5, r6, r7, lr}
 80021fc:	4698      	mov	r8, r3
 80021fe:	030c      	lsls	r4, r1, #12
 8002200:	004b      	lsls	r3, r1, #1
 8002202:	0006      	movs	r6, r0
 8002204:	4692      	mov	sl, r2
 8002206:	b087      	sub	sp, #28
 8002208:	0b24      	lsrs	r4, r4, #12
 800220a:	0d5b      	lsrs	r3, r3, #21
 800220c:	0fcf      	lsrs	r7, r1, #31
 800220e:	2b00      	cmp	r3, #0
 8002210:	d100      	bne.n	8002214 <__aeabi_dmul+0x24>
 8002212:	e15c      	b.n	80024ce <__aeabi_dmul+0x2de>
 8002214:	4ad9      	ldr	r2, [pc, #868]	; (800257c <__aeabi_dmul+0x38c>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d100      	bne.n	800221c <__aeabi_dmul+0x2c>
 800221a:	e175      	b.n	8002508 <__aeabi_dmul+0x318>
 800221c:	0f42      	lsrs	r2, r0, #29
 800221e:	00e4      	lsls	r4, r4, #3
 8002220:	4314      	orrs	r4, r2
 8002222:	2280      	movs	r2, #128	; 0x80
 8002224:	0412      	lsls	r2, r2, #16
 8002226:	4314      	orrs	r4, r2
 8002228:	4ad5      	ldr	r2, [pc, #852]	; (8002580 <__aeabi_dmul+0x390>)
 800222a:	00c5      	lsls	r5, r0, #3
 800222c:	4694      	mov	ip, r2
 800222e:	4463      	add	r3, ip
 8002230:	9300      	str	r3, [sp, #0]
 8002232:	2300      	movs	r3, #0
 8002234:	4699      	mov	r9, r3
 8002236:	469b      	mov	fp, r3
 8002238:	4643      	mov	r3, r8
 800223a:	4642      	mov	r2, r8
 800223c:	031e      	lsls	r6, r3, #12
 800223e:	0fd2      	lsrs	r2, r2, #31
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	4650      	mov	r0, sl
 8002244:	4690      	mov	r8, r2
 8002246:	0b36      	lsrs	r6, r6, #12
 8002248:	0d5b      	lsrs	r3, r3, #21
 800224a:	d100      	bne.n	800224e <__aeabi_dmul+0x5e>
 800224c:	e120      	b.n	8002490 <__aeabi_dmul+0x2a0>
 800224e:	4acb      	ldr	r2, [pc, #812]	; (800257c <__aeabi_dmul+0x38c>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d100      	bne.n	8002256 <__aeabi_dmul+0x66>
 8002254:	e162      	b.n	800251c <__aeabi_dmul+0x32c>
 8002256:	49ca      	ldr	r1, [pc, #808]	; (8002580 <__aeabi_dmul+0x390>)
 8002258:	0f42      	lsrs	r2, r0, #29
 800225a:	468c      	mov	ip, r1
 800225c:	9900      	ldr	r1, [sp, #0]
 800225e:	4463      	add	r3, ip
 8002260:	00f6      	lsls	r6, r6, #3
 8002262:	468c      	mov	ip, r1
 8002264:	4316      	orrs	r6, r2
 8002266:	2280      	movs	r2, #128	; 0x80
 8002268:	449c      	add	ip, r3
 800226a:	0412      	lsls	r2, r2, #16
 800226c:	4663      	mov	r3, ip
 800226e:	4316      	orrs	r6, r2
 8002270:	00c2      	lsls	r2, r0, #3
 8002272:	2000      	movs	r0, #0
 8002274:	9300      	str	r3, [sp, #0]
 8002276:	9900      	ldr	r1, [sp, #0]
 8002278:	4643      	mov	r3, r8
 800227a:	3101      	adds	r1, #1
 800227c:	468c      	mov	ip, r1
 800227e:	4649      	mov	r1, r9
 8002280:	407b      	eors	r3, r7
 8002282:	9301      	str	r3, [sp, #4]
 8002284:	290f      	cmp	r1, #15
 8002286:	d826      	bhi.n	80022d6 <__aeabi_dmul+0xe6>
 8002288:	4bbe      	ldr	r3, [pc, #760]	; (8002584 <__aeabi_dmul+0x394>)
 800228a:	0089      	lsls	r1, r1, #2
 800228c:	5859      	ldr	r1, [r3, r1]
 800228e:	468f      	mov	pc, r1
 8002290:	4643      	mov	r3, r8
 8002292:	9301      	str	r3, [sp, #4]
 8002294:	0034      	movs	r4, r6
 8002296:	0015      	movs	r5, r2
 8002298:	4683      	mov	fp, r0
 800229a:	465b      	mov	r3, fp
 800229c:	2b02      	cmp	r3, #2
 800229e:	d016      	beq.n	80022ce <__aeabi_dmul+0xde>
 80022a0:	2b03      	cmp	r3, #3
 80022a2:	d100      	bne.n	80022a6 <__aeabi_dmul+0xb6>
 80022a4:	e203      	b.n	80026ae <__aeabi_dmul+0x4be>
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d000      	beq.n	80022ac <__aeabi_dmul+0xbc>
 80022aa:	e0cd      	b.n	8002448 <__aeabi_dmul+0x258>
 80022ac:	2200      	movs	r2, #0
 80022ae:	2400      	movs	r4, #0
 80022b0:	2500      	movs	r5, #0
 80022b2:	9b01      	ldr	r3, [sp, #4]
 80022b4:	0512      	lsls	r2, r2, #20
 80022b6:	4322      	orrs	r2, r4
 80022b8:	07db      	lsls	r3, r3, #31
 80022ba:	431a      	orrs	r2, r3
 80022bc:	0028      	movs	r0, r5
 80022be:	0011      	movs	r1, r2
 80022c0:	b007      	add	sp, #28
 80022c2:	bcf0      	pop	{r4, r5, r6, r7}
 80022c4:	46bb      	mov	fp, r7
 80022c6:	46b2      	mov	sl, r6
 80022c8:	46a9      	mov	r9, r5
 80022ca:	46a0      	mov	r8, r4
 80022cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022ce:	2400      	movs	r4, #0
 80022d0:	2500      	movs	r5, #0
 80022d2:	4aaa      	ldr	r2, [pc, #680]	; (800257c <__aeabi_dmul+0x38c>)
 80022d4:	e7ed      	b.n	80022b2 <__aeabi_dmul+0xc2>
 80022d6:	0c28      	lsrs	r0, r5, #16
 80022d8:	042d      	lsls	r5, r5, #16
 80022da:	0c2d      	lsrs	r5, r5, #16
 80022dc:	002b      	movs	r3, r5
 80022de:	0c11      	lsrs	r1, r2, #16
 80022e0:	0412      	lsls	r2, r2, #16
 80022e2:	0c12      	lsrs	r2, r2, #16
 80022e4:	4353      	muls	r3, r2
 80022e6:	4698      	mov	r8, r3
 80022e8:	0013      	movs	r3, r2
 80022ea:	002f      	movs	r7, r5
 80022ec:	4343      	muls	r3, r0
 80022ee:	4699      	mov	r9, r3
 80022f0:	434f      	muls	r7, r1
 80022f2:	444f      	add	r7, r9
 80022f4:	46bb      	mov	fp, r7
 80022f6:	4647      	mov	r7, r8
 80022f8:	000b      	movs	r3, r1
 80022fa:	0c3f      	lsrs	r7, r7, #16
 80022fc:	46ba      	mov	sl, r7
 80022fe:	4343      	muls	r3, r0
 8002300:	44da      	add	sl, fp
 8002302:	9302      	str	r3, [sp, #8]
 8002304:	45d1      	cmp	r9, sl
 8002306:	d904      	bls.n	8002312 <__aeabi_dmul+0x122>
 8002308:	2780      	movs	r7, #128	; 0x80
 800230a:	027f      	lsls	r7, r7, #9
 800230c:	46b9      	mov	r9, r7
 800230e:	444b      	add	r3, r9
 8002310:	9302      	str	r3, [sp, #8]
 8002312:	4653      	mov	r3, sl
 8002314:	0c1b      	lsrs	r3, r3, #16
 8002316:	469b      	mov	fp, r3
 8002318:	4653      	mov	r3, sl
 800231a:	041f      	lsls	r7, r3, #16
 800231c:	4643      	mov	r3, r8
 800231e:	041b      	lsls	r3, r3, #16
 8002320:	0c1b      	lsrs	r3, r3, #16
 8002322:	4698      	mov	r8, r3
 8002324:	003b      	movs	r3, r7
 8002326:	4443      	add	r3, r8
 8002328:	9304      	str	r3, [sp, #16]
 800232a:	0c33      	lsrs	r3, r6, #16
 800232c:	0436      	lsls	r6, r6, #16
 800232e:	0c36      	lsrs	r6, r6, #16
 8002330:	4698      	mov	r8, r3
 8002332:	0033      	movs	r3, r6
 8002334:	4343      	muls	r3, r0
 8002336:	4699      	mov	r9, r3
 8002338:	4643      	mov	r3, r8
 800233a:	4343      	muls	r3, r0
 800233c:	002f      	movs	r7, r5
 800233e:	469a      	mov	sl, r3
 8002340:	4643      	mov	r3, r8
 8002342:	4377      	muls	r7, r6
 8002344:	435d      	muls	r5, r3
 8002346:	0c38      	lsrs	r0, r7, #16
 8002348:	444d      	add	r5, r9
 800234a:	1945      	adds	r5, r0, r5
 800234c:	45a9      	cmp	r9, r5
 800234e:	d903      	bls.n	8002358 <__aeabi_dmul+0x168>
 8002350:	2380      	movs	r3, #128	; 0x80
 8002352:	025b      	lsls	r3, r3, #9
 8002354:	4699      	mov	r9, r3
 8002356:	44ca      	add	sl, r9
 8002358:	043f      	lsls	r7, r7, #16
 800235a:	0c28      	lsrs	r0, r5, #16
 800235c:	0c3f      	lsrs	r7, r7, #16
 800235e:	042d      	lsls	r5, r5, #16
 8002360:	19ed      	adds	r5, r5, r7
 8002362:	0c27      	lsrs	r7, r4, #16
 8002364:	0424      	lsls	r4, r4, #16
 8002366:	0c24      	lsrs	r4, r4, #16
 8002368:	0003      	movs	r3, r0
 800236a:	0020      	movs	r0, r4
 800236c:	4350      	muls	r0, r2
 800236e:	437a      	muls	r2, r7
 8002370:	4691      	mov	r9, r2
 8002372:	003a      	movs	r2, r7
 8002374:	4453      	add	r3, sl
 8002376:	9305      	str	r3, [sp, #20]
 8002378:	0c03      	lsrs	r3, r0, #16
 800237a:	469a      	mov	sl, r3
 800237c:	434a      	muls	r2, r1
 800237e:	4361      	muls	r1, r4
 8002380:	4449      	add	r1, r9
 8002382:	4451      	add	r1, sl
 8002384:	44ab      	add	fp, r5
 8002386:	4589      	cmp	r9, r1
 8002388:	d903      	bls.n	8002392 <__aeabi_dmul+0x1a2>
 800238a:	2380      	movs	r3, #128	; 0x80
 800238c:	025b      	lsls	r3, r3, #9
 800238e:	4699      	mov	r9, r3
 8002390:	444a      	add	r2, r9
 8002392:	0400      	lsls	r0, r0, #16
 8002394:	0c0b      	lsrs	r3, r1, #16
 8002396:	0c00      	lsrs	r0, r0, #16
 8002398:	0409      	lsls	r1, r1, #16
 800239a:	1809      	adds	r1, r1, r0
 800239c:	0020      	movs	r0, r4
 800239e:	4699      	mov	r9, r3
 80023a0:	4643      	mov	r3, r8
 80023a2:	4370      	muls	r0, r6
 80023a4:	435c      	muls	r4, r3
 80023a6:	437e      	muls	r6, r7
 80023a8:	435f      	muls	r7, r3
 80023aa:	0c03      	lsrs	r3, r0, #16
 80023ac:	4698      	mov	r8, r3
 80023ae:	19a4      	adds	r4, r4, r6
 80023b0:	4444      	add	r4, r8
 80023b2:	444a      	add	r2, r9
 80023b4:	9703      	str	r7, [sp, #12]
 80023b6:	42a6      	cmp	r6, r4
 80023b8:	d904      	bls.n	80023c4 <__aeabi_dmul+0x1d4>
 80023ba:	2380      	movs	r3, #128	; 0x80
 80023bc:	025b      	lsls	r3, r3, #9
 80023be:	4698      	mov	r8, r3
 80023c0:	4447      	add	r7, r8
 80023c2:	9703      	str	r7, [sp, #12]
 80023c4:	0423      	lsls	r3, r4, #16
 80023c6:	9e02      	ldr	r6, [sp, #8]
 80023c8:	469a      	mov	sl, r3
 80023ca:	9b05      	ldr	r3, [sp, #20]
 80023cc:	445e      	add	r6, fp
 80023ce:	4698      	mov	r8, r3
 80023d0:	42ae      	cmp	r6, r5
 80023d2:	41ad      	sbcs	r5, r5
 80023d4:	1876      	adds	r6, r6, r1
 80023d6:	428e      	cmp	r6, r1
 80023d8:	4189      	sbcs	r1, r1
 80023da:	0400      	lsls	r0, r0, #16
 80023dc:	0c00      	lsrs	r0, r0, #16
 80023de:	4450      	add	r0, sl
 80023e0:	4440      	add	r0, r8
 80023e2:	426d      	negs	r5, r5
 80023e4:	1947      	adds	r7, r0, r5
 80023e6:	46b8      	mov	r8, r7
 80023e8:	4693      	mov	fp, r2
 80023ea:	4249      	negs	r1, r1
 80023ec:	4689      	mov	r9, r1
 80023ee:	44c3      	add	fp, r8
 80023f0:	44d9      	add	r9, fp
 80023f2:	4298      	cmp	r0, r3
 80023f4:	4180      	sbcs	r0, r0
 80023f6:	45a8      	cmp	r8, r5
 80023f8:	41ad      	sbcs	r5, r5
 80023fa:	4593      	cmp	fp, r2
 80023fc:	4192      	sbcs	r2, r2
 80023fe:	4589      	cmp	r9, r1
 8002400:	4189      	sbcs	r1, r1
 8002402:	426d      	negs	r5, r5
 8002404:	4240      	negs	r0, r0
 8002406:	4328      	orrs	r0, r5
 8002408:	0c24      	lsrs	r4, r4, #16
 800240a:	4252      	negs	r2, r2
 800240c:	4249      	negs	r1, r1
 800240e:	430a      	orrs	r2, r1
 8002410:	9b03      	ldr	r3, [sp, #12]
 8002412:	1900      	adds	r0, r0, r4
 8002414:	1880      	adds	r0, r0, r2
 8002416:	18c7      	adds	r7, r0, r3
 8002418:	464b      	mov	r3, r9
 800241a:	0ddc      	lsrs	r4, r3, #23
 800241c:	9b04      	ldr	r3, [sp, #16]
 800241e:	0275      	lsls	r5, r6, #9
 8002420:	431d      	orrs	r5, r3
 8002422:	1e6a      	subs	r2, r5, #1
 8002424:	4195      	sbcs	r5, r2
 8002426:	464b      	mov	r3, r9
 8002428:	0df6      	lsrs	r6, r6, #23
 800242a:	027f      	lsls	r7, r7, #9
 800242c:	4335      	orrs	r5, r6
 800242e:	025a      	lsls	r2, r3, #9
 8002430:	433c      	orrs	r4, r7
 8002432:	4315      	orrs	r5, r2
 8002434:	01fb      	lsls	r3, r7, #7
 8002436:	d400      	bmi.n	800243a <__aeabi_dmul+0x24a>
 8002438:	e11c      	b.n	8002674 <__aeabi_dmul+0x484>
 800243a:	2101      	movs	r1, #1
 800243c:	086a      	lsrs	r2, r5, #1
 800243e:	400d      	ands	r5, r1
 8002440:	4315      	orrs	r5, r2
 8002442:	07e2      	lsls	r2, r4, #31
 8002444:	4315      	orrs	r5, r2
 8002446:	0864      	lsrs	r4, r4, #1
 8002448:	494f      	ldr	r1, [pc, #316]	; (8002588 <__aeabi_dmul+0x398>)
 800244a:	4461      	add	r1, ip
 800244c:	2900      	cmp	r1, #0
 800244e:	dc00      	bgt.n	8002452 <__aeabi_dmul+0x262>
 8002450:	e0b0      	b.n	80025b4 <__aeabi_dmul+0x3c4>
 8002452:	076b      	lsls	r3, r5, #29
 8002454:	d009      	beq.n	800246a <__aeabi_dmul+0x27a>
 8002456:	220f      	movs	r2, #15
 8002458:	402a      	ands	r2, r5
 800245a:	2a04      	cmp	r2, #4
 800245c:	d005      	beq.n	800246a <__aeabi_dmul+0x27a>
 800245e:	1d2a      	adds	r2, r5, #4
 8002460:	42aa      	cmp	r2, r5
 8002462:	41ad      	sbcs	r5, r5
 8002464:	426d      	negs	r5, r5
 8002466:	1964      	adds	r4, r4, r5
 8002468:	0015      	movs	r5, r2
 800246a:	01e3      	lsls	r3, r4, #7
 800246c:	d504      	bpl.n	8002478 <__aeabi_dmul+0x288>
 800246e:	2180      	movs	r1, #128	; 0x80
 8002470:	4a46      	ldr	r2, [pc, #280]	; (800258c <__aeabi_dmul+0x39c>)
 8002472:	00c9      	lsls	r1, r1, #3
 8002474:	4014      	ands	r4, r2
 8002476:	4461      	add	r1, ip
 8002478:	4a45      	ldr	r2, [pc, #276]	; (8002590 <__aeabi_dmul+0x3a0>)
 800247a:	4291      	cmp	r1, r2
 800247c:	dd00      	ble.n	8002480 <__aeabi_dmul+0x290>
 800247e:	e726      	b.n	80022ce <__aeabi_dmul+0xde>
 8002480:	0762      	lsls	r2, r4, #29
 8002482:	08ed      	lsrs	r5, r5, #3
 8002484:	0264      	lsls	r4, r4, #9
 8002486:	0549      	lsls	r1, r1, #21
 8002488:	4315      	orrs	r5, r2
 800248a:	0b24      	lsrs	r4, r4, #12
 800248c:	0d4a      	lsrs	r2, r1, #21
 800248e:	e710      	b.n	80022b2 <__aeabi_dmul+0xc2>
 8002490:	4652      	mov	r2, sl
 8002492:	4332      	orrs	r2, r6
 8002494:	d100      	bne.n	8002498 <__aeabi_dmul+0x2a8>
 8002496:	e07f      	b.n	8002598 <__aeabi_dmul+0x3a8>
 8002498:	2e00      	cmp	r6, #0
 800249a:	d100      	bne.n	800249e <__aeabi_dmul+0x2ae>
 800249c:	e0dc      	b.n	8002658 <__aeabi_dmul+0x468>
 800249e:	0030      	movs	r0, r6
 80024a0:	f000 fe1e 	bl	80030e0 <__clzsi2>
 80024a4:	0002      	movs	r2, r0
 80024a6:	3a0b      	subs	r2, #11
 80024a8:	231d      	movs	r3, #29
 80024aa:	0001      	movs	r1, r0
 80024ac:	1a9b      	subs	r3, r3, r2
 80024ae:	4652      	mov	r2, sl
 80024b0:	3908      	subs	r1, #8
 80024b2:	40da      	lsrs	r2, r3
 80024b4:	408e      	lsls	r6, r1
 80024b6:	4316      	orrs	r6, r2
 80024b8:	4652      	mov	r2, sl
 80024ba:	408a      	lsls	r2, r1
 80024bc:	9b00      	ldr	r3, [sp, #0]
 80024be:	4935      	ldr	r1, [pc, #212]	; (8002594 <__aeabi_dmul+0x3a4>)
 80024c0:	1a18      	subs	r0, r3, r0
 80024c2:	0003      	movs	r3, r0
 80024c4:	468c      	mov	ip, r1
 80024c6:	4463      	add	r3, ip
 80024c8:	2000      	movs	r0, #0
 80024ca:	9300      	str	r3, [sp, #0]
 80024cc:	e6d3      	b.n	8002276 <__aeabi_dmul+0x86>
 80024ce:	0025      	movs	r5, r4
 80024d0:	4305      	orrs	r5, r0
 80024d2:	d04a      	beq.n	800256a <__aeabi_dmul+0x37a>
 80024d4:	2c00      	cmp	r4, #0
 80024d6:	d100      	bne.n	80024da <__aeabi_dmul+0x2ea>
 80024d8:	e0b0      	b.n	800263c <__aeabi_dmul+0x44c>
 80024da:	0020      	movs	r0, r4
 80024dc:	f000 fe00 	bl	80030e0 <__clzsi2>
 80024e0:	0001      	movs	r1, r0
 80024e2:	0002      	movs	r2, r0
 80024e4:	390b      	subs	r1, #11
 80024e6:	231d      	movs	r3, #29
 80024e8:	0010      	movs	r0, r2
 80024ea:	1a5b      	subs	r3, r3, r1
 80024ec:	0031      	movs	r1, r6
 80024ee:	0035      	movs	r5, r6
 80024f0:	3808      	subs	r0, #8
 80024f2:	4084      	lsls	r4, r0
 80024f4:	40d9      	lsrs	r1, r3
 80024f6:	4085      	lsls	r5, r0
 80024f8:	430c      	orrs	r4, r1
 80024fa:	4826      	ldr	r0, [pc, #152]	; (8002594 <__aeabi_dmul+0x3a4>)
 80024fc:	1a83      	subs	r3, r0, r2
 80024fe:	9300      	str	r3, [sp, #0]
 8002500:	2300      	movs	r3, #0
 8002502:	4699      	mov	r9, r3
 8002504:	469b      	mov	fp, r3
 8002506:	e697      	b.n	8002238 <__aeabi_dmul+0x48>
 8002508:	0005      	movs	r5, r0
 800250a:	4325      	orrs	r5, r4
 800250c:	d126      	bne.n	800255c <__aeabi_dmul+0x36c>
 800250e:	2208      	movs	r2, #8
 8002510:	9300      	str	r3, [sp, #0]
 8002512:	2302      	movs	r3, #2
 8002514:	2400      	movs	r4, #0
 8002516:	4691      	mov	r9, r2
 8002518:	469b      	mov	fp, r3
 800251a:	e68d      	b.n	8002238 <__aeabi_dmul+0x48>
 800251c:	4652      	mov	r2, sl
 800251e:	9b00      	ldr	r3, [sp, #0]
 8002520:	4332      	orrs	r2, r6
 8002522:	d110      	bne.n	8002546 <__aeabi_dmul+0x356>
 8002524:	4915      	ldr	r1, [pc, #84]	; (800257c <__aeabi_dmul+0x38c>)
 8002526:	2600      	movs	r6, #0
 8002528:	468c      	mov	ip, r1
 800252a:	4463      	add	r3, ip
 800252c:	4649      	mov	r1, r9
 800252e:	9300      	str	r3, [sp, #0]
 8002530:	2302      	movs	r3, #2
 8002532:	4319      	orrs	r1, r3
 8002534:	4689      	mov	r9, r1
 8002536:	2002      	movs	r0, #2
 8002538:	e69d      	b.n	8002276 <__aeabi_dmul+0x86>
 800253a:	465b      	mov	r3, fp
 800253c:	9701      	str	r7, [sp, #4]
 800253e:	2b02      	cmp	r3, #2
 8002540:	d000      	beq.n	8002544 <__aeabi_dmul+0x354>
 8002542:	e6ad      	b.n	80022a0 <__aeabi_dmul+0xb0>
 8002544:	e6c3      	b.n	80022ce <__aeabi_dmul+0xde>
 8002546:	4a0d      	ldr	r2, [pc, #52]	; (800257c <__aeabi_dmul+0x38c>)
 8002548:	2003      	movs	r0, #3
 800254a:	4694      	mov	ip, r2
 800254c:	4463      	add	r3, ip
 800254e:	464a      	mov	r2, r9
 8002550:	9300      	str	r3, [sp, #0]
 8002552:	2303      	movs	r3, #3
 8002554:	431a      	orrs	r2, r3
 8002556:	4691      	mov	r9, r2
 8002558:	4652      	mov	r2, sl
 800255a:	e68c      	b.n	8002276 <__aeabi_dmul+0x86>
 800255c:	220c      	movs	r2, #12
 800255e:	9300      	str	r3, [sp, #0]
 8002560:	2303      	movs	r3, #3
 8002562:	0005      	movs	r5, r0
 8002564:	4691      	mov	r9, r2
 8002566:	469b      	mov	fp, r3
 8002568:	e666      	b.n	8002238 <__aeabi_dmul+0x48>
 800256a:	2304      	movs	r3, #4
 800256c:	4699      	mov	r9, r3
 800256e:	2300      	movs	r3, #0
 8002570:	9300      	str	r3, [sp, #0]
 8002572:	3301      	adds	r3, #1
 8002574:	2400      	movs	r4, #0
 8002576:	469b      	mov	fp, r3
 8002578:	e65e      	b.n	8002238 <__aeabi_dmul+0x48>
 800257a:	46c0      	nop			; (mov r8, r8)
 800257c:	000007ff 	.word	0x000007ff
 8002580:	fffffc01 	.word	0xfffffc01
 8002584:	08009a30 	.word	0x08009a30
 8002588:	000003ff 	.word	0x000003ff
 800258c:	feffffff 	.word	0xfeffffff
 8002590:	000007fe 	.word	0x000007fe
 8002594:	fffffc0d 	.word	0xfffffc0d
 8002598:	4649      	mov	r1, r9
 800259a:	2301      	movs	r3, #1
 800259c:	4319      	orrs	r1, r3
 800259e:	4689      	mov	r9, r1
 80025a0:	2600      	movs	r6, #0
 80025a2:	2001      	movs	r0, #1
 80025a4:	e667      	b.n	8002276 <__aeabi_dmul+0x86>
 80025a6:	2300      	movs	r3, #0
 80025a8:	2480      	movs	r4, #128	; 0x80
 80025aa:	2500      	movs	r5, #0
 80025ac:	4a43      	ldr	r2, [pc, #268]	; (80026bc <__aeabi_dmul+0x4cc>)
 80025ae:	9301      	str	r3, [sp, #4]
 80025b0:	0324      	lsls	r4, r4, #12
 80025b2:	e67e      	b.n	80022b2 <__aeabi_dmul+0xc2>
 80025b4:	2001      	movs	r0, #1
 80025b6:	1a40      	subs	r0, r0, r1
 80025b8:	2838      	cmp	r0, #56	; 0x38
 80025ba:	dd00      	ble.n	80025be <__aeabi_dmul+0x3ce>
 80025bc:	e676      	b.n	80022ac <__aeabi_dmul+0xbc>
 80025be:	281f      	cmp	r0, #31
 80025c0:	dd5b      	ble.n	800267a <__aeabi_dmul+0x48a>
 80025c2:	221f      	movs	r2, #31
 80025c4:	0023      	movs	r3, r4
 80025c6:	4252      	negs	r2, r2
 80025c8:	1a51      	subs	r1, r2, r1
 80025ca:	40cb      	lsrs	r3, r1
 80025cc:	0019      	movs	r1, r3
 80025ce:	2820      	cmp	r0, #32
 80025d0:	d003      	beq.n	80025da <__aeabi_dmul+0x3ea>
 80025d2:	4a3b      	ldr	r2, [pc, #236]	; (80026c0 <__aeabi_dmul+0x4d0>)
 80025d4:	4462      	add	r2, ip
 80025d6:	4094      	lsls	r4, r2
 80025d8:	4325      	orrs	r5, r4
 80025da:	1e6a      	subs	r2, r5, #1
 80025dc:	4195      	sbcs	r5, r2
 80025de:	002a      	movs	r2, r5
 80025e0:	430a      	orrs	r2, r1
 80025e2:	2107      	movs	r1, #7
 80025e4:	000d      	movs	r5, r1
 80025e6:	2400      	movs	r4, #0
 80025e8:	4015      	ands	r5, r2
 80025ea:	4211      	tst	r1, r2
 80025ec:	d05b      	beq.n	80026a6 <__aeabi_dmul+0x4b6>
 80025ee:	210f      	movs	r1, #15
 80025f0:	2400      	movs	r4, #0
 80025f2:	4011      	ands	r1, r2
 80025f4:	2904      	cmp	r1, #4
 80025f6:	d053      	beq.n	80026a0 <__aeabi_dmul+0x4b0>
 80025f8:	1d11      	adds	r1, r2, #4
 80025fa:	4291      	cmp	r1, r2
 80025fc:	4192      	sbcs	r2, r2
 80025fe:	4252      	negs	r2, r2
 8002600:	18a4      	adds	r4, r4, r2
 8002602:	000a      	movs	r2, r1
 8002604:	0223      	lsls	r3, r4, #8
 8002606:	d54b      	bpl.n	80026a0 <__aeabi_dmul+0x4b0>
 8002608:	2201      	movs	r2, #1
 800260a:	2400      	movs	r4, #0
 800260c:	2500      	movs	r5, #0
 800260e:	e650      	b.n	80022b2 <__aeabi_dmul+0xc2>
 8002610:	2380      	movs	r3, #128	; 0x80
 8002612:	031b      	lsls	r3, r3, #12
 8002614:	421c      	tst	r4, r3
 8002616:	d009      	beq.n	800262c <__aeabi_dmul+0x43c>
 8002618:	421e      	tst	r6, r3
 800261a:	d107      	bne.n	800262c <__aeabi_dmul+0x43c>
 800261c:	4333      	orrs	r3, r6
 800261e:	031c      	lsls	r4, r3, #12
 8002620:	4643      	mov	r3, r8
 8002622:	0015      	movs	r5, r2
 8002624:	0b24      	lsrs	r4, r4, #12
 8002626:	4a25      	ldr	r2, [pc, #148]	; (80026bc <__aeabi_dmul+0x4cc>)
 8002628:	9301      	str	r3, [sp, #4]
 800262a:	e642      	b.n	80022b2 <__aeabi_dmul+0xc2>
 800262c:	2280      	movs	r2, #128	; 0x80
 800262e:	0312      	lsls	r2, r2, #12
 8002630:	4314      	orrs	r4, r2
 8002632:	0324      	lsls	r4, r4, #12
 8002634:	4a21      	ldr	r2, [pc, #132]	; (80026bc <__aeabi_dmul+0x4cc>)
 8002636:	0b24      	lsrs	r4, r4, #12
 8002638:	9701      	str	r7, [sp, #4]
 800263a:	e63a      	b.n	80022b2 <__aeabi_dmul+0xc2>
 800263c:	f000 fd50 	bl	80030e0 <__clzsi2>
 8002640:	0001      	movs	r1, r0
 8002642:	0002      	movs	r2, r0
 8002644:	3115      	adds	r1, #21
 8002646:	3220      	adds	r2, #32
 8002648:	291c      	cmp	r1, #28
 800264a:	dc00      	bgt.n	800264e <__aeabi_dmul+0x45e>
 800264c:	e74b      	b.n	80024e6 <__aeabi_dmul+0x2f6>
 800264e:	0034      	movs	r4, r6
 8002650:	3808      	subs	r0, #8
 8002652:	2500      	movs	r5, #0
 8002654:	4084      	lsls	r4, r0
 8002656:	e750      	b.n	80024fa <__aeabi_dmul+0x30a>
 8002658:	f000 fd42 	bl	80030e0 <__clzsi2>
 800265c:	0003      	movs	r3, r0
 800265e:	001a      	movs	r2, r3
 8002660:	3215      	adds	r2, #21
 8002662:	3020      	adds	r0, #32
 8002664:	2a1c      	cmp	r2, #28
 8002666:	dc00      	bgt.n	800266a <__aeabi_dmul+0x47a>
 8002668:	e71e      	b.n	80024a8 <__aeabi_dmul+0x2b8>
 800266a:	4656      	mov	r6, sl
 800266c:	3b08      	subs	r3, #8
 800266e:	2200      	movs	r2, #0
 8002670:	409e      	lsls	r6, r3
 8002672:	e723      	b.n	80024bc <__aeabi_dmul+0x2cc>
 8002674:	9b00      	ldr	r3, [sp, #0]
 8002676:	469c      	mov	ip, r3
 8002678:	e6e6      	b.n	8002448 <__aeabi_dmul+0x258>
 800267a:	4912      	ldr	r1, [pc, #72]	; (80026c4 <__aeabi_dmul+0x4d4>)
 800267c:	0022      	movs	r2, r4
 800267e:	4461      	add	r1, ip
 8002680:	002e      	movs	r6, r5
 8002682:	408d      	lsls	r5, r1
 8002684:	408a      	lsls	r2, r1
 8002686:	40c6      	lsrs	r6, r0
 8002688:	1e69      	subs	r1, r5, #1
 800268a:	418d      	sbcs	r5, r1
 800268c:	4332      	orrs	r2, r6
 800268e:	432a      	orrs	r2, r5
 8002690:	40c4      	lsrs	r4, r0
 8002692:	0753      	lsls	r3, r2, #29
 8002694:	d0b6      	beq.n	8002604 <__aeabi_dmul+0x414>
 8002696:	210f      	movs	r1, #15
 8002698:	4011      	ands	r1, r2
 800269a:	2904      	cmp	r1, #4
 800269c:	d1ac      	bne.n	80025f8 <__aeabi_dmul+0x408>
 800269e:	e7b1      	b.n	8002604 <__aeabi_dmul+0x414>
 80026a0:	0765      	lsls	r5, r4, #29
 80026a2:	0264      	lsls	r4, r4, #9
 80026a4:	0b24      	lsrs	r4, r4, #12
 80026a6:	08d2      	lsrs	r2, r2, #3
 80026a8:	4315      	orrs	r5, r2
 80026aa:	2200      	movs	r2, #0
 80026ac:	e601      	b.n	80022b2 <__aeabi_dmul+0xc2>
 80026ae:	2280      	movs	r2, #128	; 0x80
 80026b0:	0312      	lsls	r2, r2, #12
 80026b2:	4314      	orrs	r4, r2
 80026b4:	0324      	lsls	r4, r4, #12
 80026b6:	4a01      	ldr	r2, [pc, #4]	; (80026bc <__aeabi_dmul+0x4cc>)
 80026b8:	0b24      	lsrs	r4, r4, #12
 80026ba:	e5fa      	b.n	80022b2 <__aeabi_dmul+0xc2>
 80026bc:	000007ff 	.word	0x000007ff
 80026c0:	0000043e 	.word	0x0000043e
 80026c4:	0000041e 	.word	0x0000041e

080026c8 <__aeabi_dsub>:
 80026c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026ca:	4657      	mov	r7, sl
 80026cc:	464e      	mov	r6, r9
 80026ce:	4645      	mov	r5, r8
 80026d0:	46de      	mov	lr, fp
 80026d2:	b5e0      	push	{r5, r6, r7, lr}
 80026d4:	001e      	movs	r6, r3
 80026d6:	0017      	movs	r7, r2
 80026d8:	004a      	lsls	r2, r1, #1
 80026da:	030b      	lsls	r3, r1, #12
 80026dc:	0d52      	lsrs	r2, r2, #21
 80026de:	0a5b      	lsrs	r3, r3, #9
 80026e0:	4690      	mov	r8, r2
 80026e2:	0f42      	lsrs	r2, r0, #29
 80026e4:	431a      	orrs	r2, r3
 80026e6:	0fcd      	lsrs	r5, r1, #31
 80026e8:	4ccd      	ldr	r4, [pc, #820]	; (8002a20 <__aeabi_dsub+0x358>)
 80026ea:	0331      	lsls	r1, r6, #12
 80026ec:	00c3      	lsls	r3, r0, #3
 80026ee:	4694      	mov	ip, r2
 80026f0:	0070      	lsls	r0, r6, #1
 80026f2:	0f7a      	lsrs	r2, r7, #29
 80026f4:	0a49      	lsrs	r1, r1, #9
 80026f6:	00ff      	lsls	r7, r7, #3
 80026f8:	469a      	mov	sl, r3
 80026fa:	46b9      	mov	r9, r7
 80026fc:	0d40      	lsrs	r0, r0, #21
 80026fe:	0ff6      	lsrs	r6, r6, #31
 8002700:	4311      	orrs	r1, r2
 8002702:	42a0      	cmp	r0, r4
 8002704:	d100      	bne.n	8002708 <__aeabi_dsub+0x40>
 8002706:	e0b1      	b.n	800286c <__aeabi_dsub+0x1a4>
 8002708:	2201      	movs	r2, #1
 800270a:	4056      	eors	r6, r2
 800270c:	46b3      	mov	fp, r6
 800270e:	42b5      	cmp	r5, r6
 8002710:	d100      	bne.n	8002714 <__aeabi_dsub+0x4c>
 8002712:	e088      	b.n	8002826 <__aeabi_dsub+0x15e>
 8002714:	4642      	mov	r2, r8
 8002716:	1a12      	subs	r2, r2, r0
 8002718:	2a00      	cmp	r2, #0
 800271a:	dc00      	bgt.n	800271e <__aeabi_dsub+0x56>
 800271c:	e0ae      	b.n	800287c <__aeabi_dsub+0x1b4>
 800271e:	2800      	cmp	r0, #0
 8002720:	d100      	bne.n	8002724 <__aeabi_dsub+0x5c>
 8002722:	e0c1      	b.n	80028a8 <__aeabi_dsub+0x1e0>
 8002724:	48be      	ldr	r0, [pc, #760]	; (8002a20 <__aeabi_dsub+0x358>)
 8002726:	4580      	cmp	r8, r0
 8002728:	d100      	bne.n	800272c <__aeabi_dsub+0x64>
 800272a:	e151      	b.n	80029d0 <__aeabi_dsub+0x308>
 800272c:	2080      	movs	r0, #128	; 0x80
 800272e:	0400      	lsls	r0, r0, #16
 8002730:	4301      	orrs	r1, r0
 8002732:	2a38      	cmp	r2, #56	; 0x38
 8002734:	dd00      	ble.n	8002738 <__aeabi_dsub+0x70>
 8002736:	e17b      	b.n	8002a30 <__aeabi_dsub+0x368>
 8002738:	2a1f      	cmp	r2, #31
 800273a:	dd00      	ble.n	800273e <__aeabi_dsub+0x76>
 800273c:	e1ee      	b.n	8002b1c <__aeabi_dsub+0x454>
 800273e:	2020      	movs	r0, #32
 8002740:	003e      	movs	r6, r7
 8002742:	1a80      	subs	r0, r0, r2
 8002744:	000c      	movs	r4, r1
 8002746:	40d6      	lsrs	r6, r2
 8002748:	40d1      	lsrs	r1, r2
 800274a:	4087      	lsls	r7, r0
 800274c:	4662      	mov	r2, ip
 800274e:	4084      	lsls	r4, r0
 8002750:	1a52      	subs	r2, r2, r1
 8002752:	1e78      	subs	r0, r7, #1
 8002754:	4187      	sbcs	r7, r0
 8002756:	4694      	mov	ip, r2
 8002758:	4334      	orrs	r4, r6
 800275a:	4327      	orrs	r7, r4
 800275c:	1bdc      	subs	r4, r3, r7
 800275e:	42a3      	cmp	r3, r4
 8002760:	419b      	sbcs	r3, r3
 8002762:	4662      	mov	r2, ip
 8002764:	425b      	negs	r3, r3
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	4699      	mov	r9, r3
 800276a:	464b      	mov	r3, r9
 800276c:	021b      	lsls	r3, r3, #8
 800276e:	d400      	bmi.n	8002772 <__aeabi_dsub+0xaa>
 8002770:	e118      	b.n	80029a4 <__aeabi_dsub+0x2dc>
 8002772:	464b      	mov	r3, r9
 8002774:	0258      	lsls	r0, r3, #9
 8002776:	0a43      	lsrs	r3, r0, #9
 8002778:	4699      	mov	r9, r3
 800277a:	464b      	mov	r3, r9
 800277c:	2b00      	cmp	r3, #0
 800277e:	d100      	bne.n	8002782 <__aeabi_dsub+0xba>
 8002780:	e137      	b.n	80029f2 <__aeabi_dsub+0x32a>
 8002782:	4648      	mov	r0, r9
 8002784:	f000 fcac 	bl	80030e0 <__clzsi2>
 8002788:	0001      	movs	r1, r0
 800278a:	3908      	subs	r1, #8
 800278c:	2320      	movs	r3, #32
 800278e:	0022      	movs	r2, r4
 8002790:	4648      	mov	r0, r9
 8002792:	1a5b      	subs	r3, r3, r1
 8002794:	40da      	lsrs	r2, r3
 8002796:	4088      	lsls	r0, r1
 8002798:	408c      	lsls	r4, r1
 800279a:	4643      	mov	r3, r8
 800279c:	4310      	orrs	r0, r2
 800279e:	4588      	cmp	r8, r1
 80027a0:	dd00      	ble.n	80027a4 <__aeabi_dsub+0xdc>
 80027a2:	e136      	b.n	8002a12 <__aeabi_dsub+0x34a>
 80027a4:	1ac9      	subs	r1, r1, r3
 80027a6:	1c4b      	adds	r3, r1, #1
 80027a8:	2b1f      	cmp	r3, #31
 80027aa:	dd00      	ble.n	80027ae <__aeabi_dsub+0xe6>
 80027ac:	e0ea      	b.n	8002984 <__aeabi_dsub+0x2bc>
 80027ae:	2220      	movs	r2, #32
 80027b0:	0026      	movs	r6, r4
 80027b2:	1ad2      	subs	r2, r2, r3
 80027b4:	0001      	movs	r1, r0
 80027b6:	4094      	lsls	r4, r2
 80027b8:	40de      	lsrs	r6, r3
 80027ba:	40d8      	lsrs	r0, r3
 80027bc:	2300      	movs	r3, #0
 80027be:	4091      	lsls	r1, r2
 80027c0:	1e62      	subs	r2, r4, #1
 80027c2:	4194      	sbcs	r4, r2
 80027c4:	4681      	mov	r9, r0
 80027c6:	4698      	mov	r8, r3
 80027c8:	4331      	orrs	r1, r6
 80027ca:	430c      	orrs	r4, r1
 80027cc:	0763      	lsls	r3, r4, #29
 80027ce:	d009      	beq.n	80027e4 <__aeabi_dsub+0x11c>
 80027d0:	230f      	movs	r3, #15
 80027d2:	4023      	ands	r3, r4
 80027d4:	2b04      	cmp	r3, #4
 80027d6:	d005      	beq.n	80027e4 <__aeabi_dsub+0x11c>
 80027d8:	1d23      	adds	r3, r4, #4
 80027da:	42a3      	cmp	r3, r4
 80027dc:	41a4      	sbcs	r4, r4
 80027de:	4264      	negs	r4, r4
 80027e0:	44a1      	add	r9, r4
 80027e2:	001c      	movs	r4, r3
 80027e4:	464b      	mov	r3, r9
 80027e6:	021b      	lsls	r3, r3, #8
 80027e8:	d400      	bmi.n	80027ec <__aeabi_dsub+0x124>
 80027ea:	e0de      	b.n	80029aa <__aeabi_dsub+0x2e2>
 80027ec:	4641      	mov	r1, r8
 80027ee:	4b8c      	ldr	r3, [pc, #560]	; (8002a20 <__aeabi_dsub+0x358>)
 80027f0:	3101      	adds	r1, #1
 80027f2:	4299      	cmp	r1, r3
 80027f4:	d100      	bne.n	80027f8 <__aeabi_dsub+0x130>
 80027f6:	e0e7      	b.n	80029c8 <__aeabi_dsub+0x300>
 80027f8:	464b      	mov	r3, r9
 80027fa:	488a      	ldr	r0, [pc, #552]	; (8002a24 <__aeabi_dsub+0x35c>)
 80027fc:	08e4      	lsrs	r4, r4, #3
 80027fe:	4003      	ands	r3, r0
 8002800:	0018      	movs	r0, r3
 8002802:	0549      	lsls	r1, r1, #21
 8002804:	075b      	lsls	r3, r3, #29
 8002806:	0240      	lsls	r0, r0, #9
 8002808:	4323      	orrs	r3, r4
 800280a:	0d4a      	lsrs	r2, r1, #21
 800280c:	0b04      	lsrs	r4, r0, #12
 800280e:	0512      	lsls	r2, r2, #20
 8002810:	07ed      	lsls	r5, r5, #31
 8002812:	4322      	orrs	r2, r4
 8002814:	432a      	orrs	r2, r5
 8002816:	0018      	movs	r0, r3
 8002818:	0011      	movs	r1, r2
 800281a:	bcf0      	pop	{r4, r5, r6, r7}
 800281c:	46bb      	mov	fp, r7
 800281e:	46b2      	mov	sl, r6
 8002820:	46a9      	mov	r9, r5
 8002822:	46a0      	mov	r8, r4
 8002824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002826:	4642      	mov	r2, r8
 8002828:	1a12      	subs	r2, r2, r0
 800282a:	2a00      	cmp	r2, #0
 800282c:	dd52      	ble.n	80028d4 <__aeabi_dsub+0x20c>
 800282e:	2800      	cmp	r0, #0
 8002830:	d100      	bne.n	8002834 <__aeabi_dsub+0x16c>
 8002832:	e09c      	b.n	800296e <__aeabi_dsub+0x2a6>
 8002834:	45a0      	cmp	r8, r4
 8002836:	d100      	bne.n	800283a <__aeabi_dsub+0x172>
 8002838:	e0ca      	b.n	80029d0 <__aeabi_dsub+0x308>
 800283a:	2080      	movs	r0, #128	; 0x80
 800283c:	0400      	lsls	r0, r0, #16
 800283e:	4301      	orrs	r1, r0
 8002840:	2a38      	cmp	r2, #56	; 0x38
 8002842:	dd00      	ble.n	8002846 <__aeabi_dsub+0x17e>
 8002844:	e149      	b.n	8002ada <__aeabi_dsub+0x412>
 8002846:	2a1f      	cmp	r2, #31
 8002848:	dc00      	bgt.n	800284c <__aeabi_dsub+0x184>
 800284a:	e197      	b.n	8002b7c <__aeabi_dsub+0x4b4>
 800284c:	0010      	movs	r0, r2
 800284e:	000e      	movs	r6, r1
 8002850:	3820      	subs	r0, #32
 8002852:	40c6      	lsrs	r6, r0
 8002854:	2a20      	cmp	r2, #32
 8002856:	d004      	beq.n	8002862 <__aeabi_dsub+0x19a>
 8002858:	2040      	movs	r0, #64	; 0x40
 800285a:	1a82      	subs	r2, r0, r2
 800285c:	4091      	lsls	r1, r2
 800285e:	430f      	orrs	r7, r1
 8002860:	46b9      	mov	r9, r7
 8002862:	464c      	mov	r4, r9
 8002864:	1e62      	subs	r2, r4, #1
 8002866:	4194      	sbcs	r4, r2
 8002868:	4334      	orrs	r4, r6
 800286a:	e13a      	b.n	8002ae2 <__aeabi_dsub+0x41a>
 800286c:	000a      	movs	r2, r1
 800286e:	433a      	orrs	r2, r7
 8002870:	d028      	beq.n	80028c4 <__aeabi_dsub+0x1fc>
 8002872:	46b3      	mov	fp, r6
 8002874:	42b5      	cmp	r5, r6
 8002876:	d02b      	beq.n	80028d0 <__aeabi_dsub+0x208>
 8002878:	4a6b      	ldr	r2, [pc, #428]	; (8002a28 <__aeabi_dsub+0x360>)
 800287a:	4442      	add	r2, r8
 800287c:	2a00      	cmp	r2, #0
 800287e:	d05d      	beq.n	800293c <__aeabi_dsub+0x274>
 8002880:	4642      	mov	r2, r8
 8002882:	4644      	mov	r4, r8
 8002884:	1a82      	subs	r2, r0, r2
 8002886:	2c00      	cmp	r4, #0
 8002888:	d000      	beq.n	800288c <__aeabi_dsub+0x1c4>
 800288a:	e0f5      	b.n	8002a78 <__aeabi_dsub+0x3b0>
 800288c:	4665      	mov	r5, ip
 800288e:	431d      	orrs	r5, r3
 8002890:	d100      	bne.n	8002894 <__aeabi_dsub+0x1cc>
 8002892:	e19c      	b.n	8002bce <__aeabi_dsub+0x506>
 8002894:	1e55      	subs	r5, r2, #1
 8002896:	2a01      	cmp	r2, #1
 8002898:	d100      	bne.n	800289c <__aeabi_dsub+0x1d4>
 800289a:	e1fb      	b.n	8002c94 <__aeabi_dsub+0x5cc>
 800289c:	4c60      	ldr	r4, [pc, #384]	; (8002a20 <__aeabi_dsub+0x358>)
 800289e:	42a2      	cmp	r2, r4
 80028a0:	d100      	bne.n	80028a4 <__aeabi_dsub+0x1dc>
 80028a2:	e1bd      	b.n	8002c20 <__aeabi_dsub+0x558>
 80028a4:	002a      	movs	r2, r5
 80028a6:	e0f0      	b.n	8002a8a <__aeabi_dsub+0x3c2>
 80028a8:	0008      	movs	r0, r1
 80028aa:	4338      	orrs	r0, r7
 80028ac:	d100      	bne.n	80028b0 <__aeabi_dsub+0x1e8>
 80028ae:	e0c3      	b.n	8002a38 <__aeabi_dsub+0x370>
 80028b0:	1e50      	subs	r0, r2, #1
 80028b2:	2a01      	cmp	r2, #1
 80028b4:	d100      	bne.n	80028b8 <__aeabi_dsub+0x1f0>
 80028b6:	e1a8      	b.n	8002c0a <__aeabi_dsub+0x542>
 80028b8:	4c59      	ldr	r4, [pc, #356]	; (8002a20 <__aeabi_dsub+0x358>)
 80028ba:	42a2      	cmp	r2, r4
 80028bc:	d100      	bne.n	80028c0 <__aeabi_dsub+0x1f8>
 80028be:	e087      	b.n	80029d0 <__aeabi_dsub+0x308>
 80028c0:	0002      	movs	r2, r0
 80028c2:	e736      	b.n	8002732 <__aeabi_dsub+0x6a>
 80028c4:	2201      	movs	r2, #1
 80028c6:	4056      	eors	r6, r2
 80028c8:	46b3      	mov	fp, r6
 80028ca:	42b5      	cmp	r5, r6
 80028cc:	d000      	beq.n	80028d0 <__aeabi_dsub+0x208>
 80028ce:	e721      	b.n	8002714 <__aeabi_dsub+0x4c>
 80028d0:	4a55      	ldr	r2, [pc, #340]	; (8002a28 <__aeabi_dsub+0x360>)
 80028d2:	4442      	add	r2, r8
 80028d4:	2a00      	cmp	r2, #0
 80028d6:	d100      	bne.n	80028da <__aeabi_dsub+0x212>
 80028d8:	e0b5      	b.n	8002a46 <__aeabi_dsub+0x37e>
 80028da:	4642      	mov	r2, r8
 80028dc:	4644      	mov	r4, r8
 80028de:	1a82      	subs	r2, r0, r2
 80028e0:	2c00      	cmp	r4, #0
 80028e2:	d100      	bne.n	80028e6 <__aeabi_dsub+0x21e>
 80028e4:	e138      	b.n	8002b58 <__aeabi_dsub+0x490>
 80028e6:	4e4e      	ldr	r6, [pc, #312]	; (8002a20 <__aeabi_dsub+0x358>)
 80028e8:	42b0      	cmp	r0, r6
 80028ea:	d100      	bne.n	80028ee <__aeabi_dsub+0x226>
 80028ec:	e1de      	b.n	8002cac <__aeabi_dsub+0x5e4>
 80028ee:	2680      	movs	r6, #128	; 0x80
 80028f0:	4664      	mov	r4, ip
 80028f2:	0436      	lsls	r6, r6, #16
 80028f4:	4334      	orrs	r4, r6
 80028f6:	46a4      	mov	ip, r4
 80028f8:	2a38      	cmp	r2, #56	; 0x38
 80028fa:	dd00      	ble.n	80028fe <__aeabi_dsub+0x236>
 80028fc:	e196      	b.n	8002c2c <__aeabi_dsub+0x564>
 80028fe:	2a1f      	cmp	r2, #31
 8002900:	dd00      	ble.n	8002904 <__aeabi_dsub+0x23c>
 8002902:	e224      	b.n	8002d4e <__aeabi_dsub+0x686>
 8002904:	2620      	movs	r6, #32
 8002906:	1ab4      	subs	r4, r6, r2
 8002908:	46a2      	mov	sl, r4
 800290a:	4664      	mov	r4, ip
 800290c:	4656      	mov	r6, sl
 800290e:	40b4      	lsls	r4, r6
 8002910:	46a1      	mov	r9, r4
 8002912:	001c      	movs	r4, r3
 8002914:	464e      	mov	r6, r9
 8002916:	40d4      	lsrs	r4, r2
 8002918:	4326      	orrs	r6, r4
 800291a:	0034      	movs	r4, r6
 800291c:	4656      	mov	r6, sl
 800291e:	40b3      	lsls	r3, r6
 8002920:	1e5e      	subs	r6, r3, #1
 8002922:	41b3      	sbcs	r3, r6
 8002924:	431c      	orrs	r4, r3
 8002926:	4663      	mov	r3, ip
 8002928:	40d3      	lsrs	r3, r2
 800292a:	18c9      	adds	r1, r1, r3
 800292c:	19e4      	adds	r4, r4, r7
 800292e:	42bc      	cmp	r4, r7
 8002930:	41bf      	sbcs	r7, r7
 8002932:	427f      	negs	r7, r7
 8002934:	46b9      	mov	r9, r7
 8002936:	4680      	mov	r8, r0
 8002938:	4489      	add	r9, r1
 800293a:	e0d8      	b.n	8002aee <__aeabi_dsub+0x426>
 800293c:	4640      	mov	r0, r8
 800293e:	4c3b      	ldr	r4, [pc, #236]	; (8002a2c <__aeabi_dsub+0x364>)
 8002940:	3001      	adds	r0, #1
 8002942:	4220      	tst	r0, r4
 8002944:	d000      	beq.n	8002948 <__aeabi_dsub+0x280>
 8002946:	e0b4      	b.n	8002ab2 <__aeabi_dsub+0x3ea>
 8002948:	4640      	mov	r0, r8
 800294a:	2800      	cmp	r0, #0
 800294c:	d000      	beq.n	8002950 <__aeabi_dsub+0x288>
 800294e:	e144      	b.n	8002bda <__aeabi_dsub+0x512>
 8002950:	4660      	mov	r0, ip
 8002952:	4318      	orrs	r0, r3
 8002954:	d100      	bne.n	8002958 <__aeabi_dsub+0x290>
 8002956:	e190      	b.n	8002c7a <__aeabi_dsub+0x5b2>
 8002958:	0008      	movs	r0, r1
 800295a:	4338      	orrs	r0, r7
 800295c:	d000      	beq.n	8002960 <__aeabi_dsub+0x298>
 800295e:	e1aa      	b.n	8002cb6 <__aeabi_dsub+0x5ee>
 8002960:	4661      	mov	r1, ip
 8002962:	08db      	lsrs	r3, r3, #3
 8002964:	0749      	lsls	r1, r1, #29
 8002966:	430b      	orrs	r3, r1
 8002968:	4661      	mov	r1, ip
 800296a:	08cc      	lsrs	r4, r1, #3
 800296c:	e027      	b.n	80029be <__aeabi_dsub+0x2f6>
 800296e:	0008      	movs	r0, r1
 8002970:	4338      	orrs	r0, r7
 8002972:	d061      	beq.n	8002a38 <__aeabi_dsub+0x370>
 8002974:	1e50      	subs	r0, r2, #1
 8002976:	2a01      	cmp	r2, #1
 8002978:	d100      	bne.n	800297c <__aeabi_dsub+0x2b4>
 800297a:	e139      	b.n	8002bf0 <__aeabi_dsub+0x528>
 800297c:	42a2      	cmp	r2, r4
 800297e:	d027      	beq.n	80029d0 <__aeabi_dsub+0x308>
 8002980:	0002      	movs	r2, r0
 8002982:	e75d      	b.n	8002840 <__aeabi_dsub+0x178>
 8002984:	0002      	movs	r2, r0
 8002986:	391f      	subs	r1, #31
 8002988:	40ca      	lsrs	r2, r1
 800298a:	0011      	movs	r1, r2
 800298c:	2b20      	cmp	r3, #32
 800298e:	d003      	beq.n	8002998 <__aeabi_dsub+0x2d0>
 8002990:	2240      	movs	r2, #64	; 0x40
 8002992:	1ad3      	subs	r3, r2, r3
 8002994:	4098      	lsls	r0, r3
 8002996:	4304      	orrs	r4, r0
 8002998:	1e63      	subs	r3, r4, #1
 800299a:	419c      	sbcs	r4, r3
 800299c:	2300      	movs	r3, #0
 800299e:	4699      	mov	r9, r3
 80029a0:	4698      	mov	r8, r3
 80029a2:	430c      	orrs	r4, r1
 80029a4:	0763      	lsls	r3, r4, #29
 80029a6:	d000      	beq.n	80029aa <__aeabi_dsub+0x2e2>
 80029a8:	e712      	b.n	80027d0 <__aeabi_dsub+0x108>
 80029aa:	464b      	mov	r3, r9
 80029ac:	464a      	mov	r2, r9
 80029ae:	08e4      	lsrs	r4, r4, #3
 80029b0:	075b      	lsls	r3, r3, #29
 80029b2:	4323      	orrs	r3, r4
 80029b4:	08d4      	lsrs	r4, r2, #3
 80029b6:	4642      	mov	r2, r8
 80029b8:	4919      	ldr	r1, [pc, #100]	; (8002a20 <__aeabi_dsub+0x358>)
 80029ba:	428a      	cmp	r2, r1
 80029bc:	d00e      	beq.n	80029dc <__aeabi_dsub+0x314>
 80029be:	0324      	lsls	r4, r4, #12
 80029c0:	0552      	lsls	r2, r2, #21
 80029c2:	0b24      	lsrs	r4, r4, #12
 80029c4:	0d52      	lsrs	r2, r2, #21
 80029c6:	e722      	b.n	800280e <__aeabi_dsub+0x146>
 80029c8:	000a      	movs	r2, r1
 80029ca:	2400      	movs	r4, #0
 80029cc:	2300      	movs	r3, #0
 80029ce:	e71e      	b.n	800280e <__aeabi_dsub+0x146>
 80029d0:	08db      	lsrs	r3, r3, #3
 80029d2:	4662      	mov	r2, ip
 80029d4:	0752      	lsls	r2, r2, #29
 80029d6:	4313      	orrs	r3, r2
 80029d8:	4662      	mov	r2, ip
 80029da:	08d4      	lsrs	r4, r2, #3
 80029dc:	001a      	movs	r2, r3
 80029de:	4322      	orrs	r2, r4
 80029e0:	d100      	bne.n	80029e4 <__aeabi_dsub+0x31c>
 80029e2:	e1fc      	b.n	8002dde <__aeabi_dsub+0x716>
 80029e4:	2280      	movs	r2, #128	; 0x80
 80029e6:	0312      	lsls	r2, r2, #12
 80029e8:	4314      	orrs	r4, r2
 80029ea:	0324      	lsls	r4, r4, #12
 80029ec:	4a0c      	ldr	r2, [pc, #48]	; (8002a20 <__aeabi_dsub+0x358>)
 80029ee:	0b24      	lsrs	r4, r4, #12
 80029f0:	e70d      	b.n	800280e <__aeabi_dsub+0x146>
 80029f2:	0020      	movs	r0, r4
 80029f4:	f000 fb74 	bl	80030e0 <__clzsi2>
 80029f8:	0001      	movs	r1, r0
 80029fa:	3118      	adds	r1, #24
 80029fc:	291f      	cmp	r1, #31
 80029fe:	dc00      	bgt.n	8002a02 <__aeabi_dsub+0x33a>
 8002a00:	e6c4      	b.n	800278c <__aeabi_dsub+0xc4>
 8002a02:	3808      	subs	r0, #8
 8002a04:	4084      	lsls	r4, r0
 8002a06:	4643      	mov	r3, r8
 8002a08:	0020      	movs	r0, r4
 8002a0a:	2400      	movs	r4, #0
 8002a0c:	4588      	cmp	r8, r1
 8002a0e:	dc00      	bgt.n	8002a12 <__aeabi_dsub+0x34a>
 8002a10:	e6c8      	b.n	80027a4 <__aeabi_dsub+0xdc>
 8002a12:	4a04      	ldr	r2, [pc, #16]	; (8002a24 <__aeabi_dsub+0x35c>)
 8002a14:	1a5b      	subs	r3, r3, r1
 8002a16:	4010      	ands	r0, r2
 8002a18:	4698      	mov	r8, r3
 8002a1a:	4681      	mov	r9, r0
 8002a1c:	e6d6      	b.n	80027cc <__aeabi_dsub+0x104>
 8002a1e:	46c0      	nop			; (mov r8, r8)
 8002a20:	000007ff 	.word	0x000007ff
 8002a24:	ff7fffff 	.word	0xff7fffff
 8002a28:	fffff801 	.word	0xfffff801
 8002a2c:	000007fe 	.word	0x000007fe
 8002a30:	430f      	orrs	r7, r1
 8002a32:	1e7a      	subs	r2, r7, #1
 8002a34:	4197      	sbcs	r7, r2
 8002a36:	e691      	b.n	800275c <__aeabi_dsub+0x94>
 8002a38:	4661      	mov	r1, ip
 8002a3a:	08db      	lsrs	r3, r3, #3
 8002a3c:	0749      	lsls	r1, r1, #29
 8002a3e:	430b      	orrs	r3, r1
 8002a40:	4661      	mov	r1, ip
 8002a42:	08cc      	lsrs	r4, r1, #3
 8002a44:	e7b8      	b.n	80029b8 <__aeabi_dsub+0x2f0>
 8002a46:	4640      	mov	r0, r8
 8002a48:	4cd3      	ldr	r4, [pc, #844]	; (8002d98 <__aeabi_dsub+0x6d0>)
 8002a4a:	3001      	adds	r0, #1
 8002a4c:	4220      	tst	r0, r4
 8002a4e:	d000      	beq.n	8002a52 <__aeabi_dsub+0x38a>
 8002a50:	e0a2      	b.n	8002b98 <__aeabi_dsub+0x4d0>
 8002a52:	4640      	mov	r0, r8
 8002a54:	2800      	cmp	r0, #0
 8002a56:	d000      	beq.n	8002a5a <__aeabi_dsub+0x392>
 8002a58:	e101      	b.n	8002c5e <__aeabi_dsub+0x596>
 8002a5a:	4660      	mov	r0, ip
 8002a5c:	4318      	orrs	r0, r3
 8002a5e:	d100      	bne.n	8002a62 <__aeabi_dsub+0x39a>
 8002a60:	e15e      	b.n	8002d20 <__aeabi_dsub+0x658>
 8002a62:	0008      	movs	r0, r1
 8002a64:	4338      	orrs	r0, r7
 8002a66:	d000      	beq.n	8002a6a <__aeabi_dsub+0x3a2>
 8002a68:	e15f      	b.n	8002d2a <__aeabi_dsub+0x662>
 8002a6a:	4661      	mov	r1, ip
 8002a6c:	08db      	lsrs	r3, r3, #3
 8002a6e:	0749      	lsls	r1, r1, #29
 8002a70:	430b      	orrs	r3, r1
 8002a72:	4661      	mov	r1, ip
 8002a74:	08cc      	lsrs	r4, r1, #3
 8002a76:	e7a2      	b.n	80029be <__aeabi_dsub+0x2f6>
 8002a78:	4dc8      	ldr	r5, [pc, #800]	; (8002d9c <__aeabi_dsub+0x6d4>)
 8002a7a:	42a8      	cmp	r0, r5
 8002a7c:	d100      	bne.n	8002a80 <__aeabi_dsub+0x3b8>
 8002a7e:	e0cf      	b.n	8002c20 <__aeabi_dsub+0x558>
 8002a80:	2580      	movs	r5, #128	; 0x80
 8002a82:	4664      	mov	r4, ip
 8002a84:	042d      	lsls	r5, r5, #16
 8002a86:	432c      	orrs	r4, r5
 8002a88:	46a4      	mov	ip, r4
 8002a8a:	2a38      	cmp	r2, #56	; 0x38
 8002a8c:	dc56      	bgt.n	8002b3c <__aeabi_dsub+0x474>
 8002a8e:	2a1f      	cmp	r2, #31
 8002a90:	dd00      	ble.n	8002a94 <__aeabi_dsub+0x3cc>
 8002a92:	e0d1      	b.n	8002c38 <__aeabi_dsub+0x570>
 8002a94:	2520      	movs	r5, #32
 8002a96:	001e      	movs	r6, r3
 8002a98:	1aad      	subs	r5, r5, r2
 8002a9a:	4664      	mov	r4, ip
 8002a9c:	40ab      	lsls	r3, r5
 8002a9e:	40ac      	lsls	r4, r5
 8002aa0:	40d6      	lsrs	r6, r2
 8002aa2:	1e5d      	subs	r5, r3, #1
 8002aa4:	41ab      	sbcs	r3, r5
 8002aa6:	4334      	orrs	r4, r6
 8002aa8:	4323      	orrs	r3, r4
 8002aaa:	4664      	mov	r4, ip
 8002aac:	40d4      	lsrs	r4, r2
 8002aae:	1b09      	subs	r1, r1, r4
 8002ab0:	e049      	b.n	8002b46 <__aeabi_dsub+0x47e>
 8002ab2:	4660      	mov	r0, ip
 8002ab4:	1bdc      	subs	r4, r3, r7
 8002ab6:	1a46      	subs	r6, r0, r1
 8002ab8:	42a3      	cmp	r3, r4
 8002aba:	4180      	sbcs	r0, r0
 8002abc:	4240      	negs	r0, r0
 8002abe:	4681      	mov	r9, r0
 8002ac0:	0030      	movs	r0, r6
 8002ac2:	464e      	mov	r6, r9
 8002ac4:	1b80      	subs	r0, r0, r6
 8002ac6:	4681      	mov	r9, r0
 8002ac8:	0200      	lsls	r0, r0, #8
 8002aca:	d476      	bmi.n	8002bba <__aeabi_dsub+0x4f2>
 8002acc:	464b      	mov	r3, r9
 8002ace:	4323      	orrs	r3, r4
 8002ad0:	d000      	beq.n	8002ad4 <__aeabi_dsub+0x40c>
 8002ad2:	e652      	b.n	800277a <__aeabi_dsub+0xb2>
 8002ad4:	2400      	movs	r4, #0
 8002ad6:	2500      	movs	r5, #0
 8002ad8:	e771      	b.n	80029be <__aeabi_dsub+0x2f6>
 8002ada:	4339      	orrs	r1, r7
 8002adc:	000c      	movs	r4, r1
 8002ade:	1e62      	subs	r2, r4, #1
 8002ae0:	4194      	sbcs	r4, r2
 8002ae2:	18e4      	adds	r4, r4, r3
 8002ae4:	429c      	cmp	r4, r3
 8002ae6:	419b      	sbcs	r3, r3
 8002ae8:	425b      	negs	r3, r3
 8002aea:	4463      	add	r3, ip
 8002aec:	4699      	mov	r9, r3
 8002aee:	464b      	mov	r3, r9
 8002af0:	021b      	lsls	r3, r3, #8
 8002af2:	d400      	bmi.n	8002af6 <__aeabi_dsub+0x42e>
 8002af4:	e756      	b.n	80029a4 <__aeabi_dsub+0x2dc>
 8002af6:	2301      	movs	r3, #1
 8002af8:	469c      	mov	ip, r3
 8002afa:	4ba8      	ldr	r3, [pc, #672]	; (8002d9c <__aeabi_dsub+0x6d4>)
 8002afc:	44e0      	add	r8, ip
 8002afe:	4598      	cmp	r8, r3
 8002b00:	d038      	beq.n	8002b74 <__aeabi_dsub+0x4ac>
 8002b02:	464b      	mov	r3, r9
 8002b04:	48a6      	ldr	r0, [pc, #664]	; (8002da0 <__aeabi_dsub+0x6d8>)
 8002b06:	2201      	movs	r2, #1
 8002b08:	4003      	ands	r3, r0
 8002b0a:	0018      	movs	r0, r3
 8002b0c:	0863      	lsrs	r3, r4, #1
 8002b0e:	4014      	ands	r4, r2
 8002b10:	431c      	orrs	r4, r3
 8002b12:	07c3      	lsls	r3, r0, #31
 8002b14:	431c      	orrs	r4, r3
 8002b16:	0843      	lsrs	r3, r0, #1
 8002b18:	4699      	mov	r9, r3
 8002b1a:	e657      	b.n	80027cc <__aeabi_dsub+0x104>
 8002b1c:	0010      	movs	r0, r2
 8002b1e:	000e      	movs	r6, r1
 8002b20:	3820      	subs	r0, #32
 8002b22:	40c6      	lsrs	r6, r0
 8002b24:	2a20      	cmp	r2, #32
 8002b26:	d004      	beq.n	8002b32 <__aeabi_dsub+0x46a>
 8002b28:	2040      	movs	r0, #64	; 0x40
 8002b2a:	1a82      	subs	r2, r0, r2
 8002b2c:	4091      	lsls	r1, r2
 8002b2e:	430f      	orrs	r7, r1
 8002b30:	46b9      	mov	r9, r7
 8002b32:	464f      	mov	r7, r9
 8002b34:	1e7a      	subs	r2, r7, #1
 8002b36:	4197      	sbcs	r7, r2
 8002b38:	4337      	orrs	r7, r6
 8002b3a:	e60f      	b.n	800275c <__aeabi_dsub+0x94>
 8002b3c:	4662      	mov	r2, ip
 8002b3e:	431a      	orrs	r2, r3
 8002b40:	0013      	movs	r3, r2
 8002b42:	1e5a      	subs	r2, r3, #1
 8002b44:	4193      	sbcs	r3, r2
 8002b46:	1afc      	subs	r4, r7, r3
 8002b48:	42a7      	cmp	r7, r4
 8002b4a:	41bf      	sbcs	r7, r7
 8002b4c:	427f      	negs	r7, r7
 8002b4e:	1bcb      	subs	r3, r1, r7
 8002b50:	4699      	mov	r9, r3
 8002b52:	465d      	mov	r5, fp
 8002b54:	4680      	mov	r8, r0
 8002b56:	e608      	b.n	800276a <__aeabi_dsub+0xa2>
 8002b58:	4666      	mov	r6, ip
 8002b5a:	431e      	orrs	r6, r3
 8002b5c:	d100      	bne.n	8002b60 <__aeabi_dsub+0x498>
 8002b5e:	e0be      	b.n	8002cde <__aeabi_dsub+0x616>
 8002b60:	1e56      	subs	r6, r2, #1
 8002b62:	2a01      	cmp	r2, #1
 8002b64:	d100      	bne.n	8002b68 <__aeabi_dsub+0x4a0>
 8002b66:	e109      	b.n	8002d7c <__aeabi_dsub+0x6b4>
 8002b68:	4c8c      	ldr	r4, [pc, #560]	; (8002d9c <__aeabi_dsub+0x6d4>)
 8002b6a:	42a2      	cmp	r2, r4
 8002b6c:	d100      	bne.n	8002b70 <__aeabi_dsub+0x4a8>
 8002b6e:	e119      	b.n	8002da4 <__aeabi_dsub+0x6dc>
 8002b70:	0032      	movs	r2, r6
 8002b72:	e6c1      	b.n	80028f8 <__aeabi_dsub+0x230>
 8002b74:	4642      	mov	r2, r8
 8002b76:	2400      	movs	r4, #0
 8002b78:	2300      	movs	r3, #0
 8002b7a:	e648      	b.n	800280e <__aeabi_dsub+0x146>
 8002b7c:	2020      	movs	r0, #32
 8002b7e:	000c      	movs	r4, r1
 8002b80:	1a80      	subs	r0, r0, r2
 8002b82:	003e      	movs	r6, r7
 8002b84:	4087      	lsls	r7, r0
 8002b86:	4084      	lsls	r4, r0
 8002b88:	40d6      	lsrs	r6, r2
 8002b8a:	1e78      	subs	r0, r7, #1
 8002b8c:	4187      	sbcs	r7, r0
 8002b8e:	40d1      	lsrs	r1, r2
 8002b90:	4334      	orrs	r4, r6
 8002b92:	433c      	orrs	r4, r7
 8002b94:	448c      	add	ip, r1
 8002b96:	e7a4      	b.n	8002ae2 <__aeabi_dsub+0x41a>
 8002b98:	4a80      	ldr	r2, [pc, #512]	; (8002d9c <__aeabi_dsub+0x6d4>)
 8002b9a:	4290      	cmp	r0, r2
 8002b9c:	d100      	bne.n	8002ba0 <__aeabi_dsub+0x4d8>
 8002b9e:	e0e9      	b.n	8002d74 <__aeabi_dsub+0x6ac>
 8002ba0:	19df      	adds	r7, r3, r7
 8002ba2:	429f      	cmp	r7, r3
 8002ba4:	419b      	sbcs	r3, r3
 8002ba6:	4461      	add	r1, ip
 8002ba8:	425b      	negs	r3, r3
 8002baa:	18c9      	adds	r1, r1, r3
 8002bac:	07cc      	lsls	r4, r1, #31
 8002bae:	087f      	lsrs	r7, r7, #1
 8002bb0:	084b      	lsrs	r3, r1, #1
 8002bb2:	4699      	mov	r9, r3
 8002bb4:	4680      	mov	r8, r0
 8002bb6:	433c      	orrs	r4, r7
 8002bb8:	e6f4      	b.n	80029a4 <__aeabi_dsub+0x2dc>
 8002bba:	1afc      	subs	r4, r7, r3
 8002bbc:	42a7      	cmp	r7, r4
 8002bbe:	41bf      	sbcs	r7, r7
 8002bc0:	4663      	mov	r3, ip
 8002bc2:	427f      	negs	r7, r7
 8002bc4:	1ac9      	subs	r1, r1, r3
 8002bc6:	1bcb      	subs	r3, r1, r7
 8002bc8:	4699      	mov	r9, r3
 8002bca:	465d      	mov	r5, fp
 8002bcc:	e5d5      	b.n	800277a <__aeabi_dsub+0xb2>
 8002bce:	08ff      	lsrs	r7, r7, #3
 8002bd0:	074b      	lsls	r3, r1, #29
 8002bd2:	465d      	mov	r5, fp
 8002bd4:	433b      	orrs	r3, r7
 8002bd6:	08cc      	lsrs	r4, r1, #3
 8002bd8:	e6ee      	b.n	80029b8 <__aeabi_dsub+0x2f0>
 8002bda:	4662      	mov	r2, ip
 8002bdc:	431a      	orrs	r2, r3
 8002bde:	d000      	beq.n	8002be2 <__aeabi_dsub+0x51a>
 8002be0:	e082      	b.n	8002ce8 <__aeabi_dsub+0x620>
 8002be2:	000b      	movs	r3, r1
 8002be4:	433b      	orrs	r3, r7
 8002be6:	d11b      	bne.n	8002c20 <__aeabi_dsub+0x558>
 8002be8:	2480      	movs	r4, #128	; 0x80
 8002bea:	2500      	movs	r5, #0
 8002bec:	0324      	lsls	r4, r4, #12
 8002bee:	e6f9      	b.n	80029e4 <__aeabi_dsub+0x31c>
 8002bf0:	19dc      	adds	r4, r3, r7
 8002bf2:	429c      	cmp	r4, r3
 8002bf4:	419b      	sbcs	r3, r3
 8002bf6:	4461      	add	r1, ip
 8002bf8:	4689      	mov	r9, r1
 8002bfa:	425b      	negs	r3, r3
 8002bfc:	4499      	add	r9, r3
 8002bfe:	464b      	mov	r3, r9
 8002c00:	021b      	lsls	r3, r3, #8
 8002c02:	d444      	bmi.n	8002c8e <__aeabi_dsub+0x5c6>
 8002c04:	2301      	movs	r3, #1
 8002c06:	4698      	mov	r8, r3
 8002c08:	e6cc      	b.n	80029a4 <__aeabi_dsub+0x2dc>
 8002c0a:	1bdc      	subs	r4, r3, r7
 8002c0c:	4662      	mov	r2, ip
 8002c0e:	42a3      	cmp	r3, r4
 8002c10:	419b      	sbcs	r3, r3
 8002c12:	1a51      	subs	r1, r2, r1
 8002c14:	425b      	negs	r3, r3
 8002c16:	1acb      	subs	r3, r1, r3
 8002c18:	4699      	mov	r9, r3
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	4698      	mov	r8, r3
 8002c1e:	e5a4      	b.n	800276a <__aeabi_dsub+0xa2>
 8002c20:	08ff      	lsrs	r7, r7, #3
 8002c22:	074b      	lsls	r3, r1, #29
 8002c24:	465d      	mov	r5, fp
 8002c26:	433b      	orrs	r3, r7
 8002c28:	08cc      	lsrs	r4, r1, #3
 8002c2a:	e6d7      	b.n	80029dc <__aeabi_dsub+0x314>
 8002c2c:	4662      	mov	r2, ip
 8002c2e:	431a      	orrs	r2, r3
 8002c30:	0014      	movs	r4, r2
 8002c32:	1e63      	subs	r3, r4, #1
 8002c34:	419c      	sbcs	r4, r3
 8002c36:	e679      	b.n	800292c <__aeabi_dsub+0x264>
 8002c38:	0015      	movs	r5, r2
 8002c3a:	4664      	mov	r4, ip
 8002c3c:	3d20      	subs	r5, #32
 8002c3e:	40ec      	lsrs	r4, r5
 8002c40:	46a0      	mov	r8, r4
 8002c42:	2a20      	cmp	r2, #32
 8002c44:	d005      	beq.n	8002c52 <__aeabi_dsub+0x58a>
 8002c46:	2540      	movs	r5, #64	; 0x40
 8002c48:	4664      	mov	r4, ip
 8002c4a:	1aaa      	subs	r2, r5, r2
 8002c4c:	4094      	lsls	r4, r2
 8002c4e:	4323      	orrs	r3, r4
 8002c50:	469a      	mov	sl, r3
 8002c52:	4654      	mov	r4, sl
 8002c54:	1e63      	subs	r3, r4, #1
 8002c56:	419c      	sbcs	r4, r3
 8002c58:	4643      	mov	r3, r8
 8002c5a:	4323      	orrs	r3, r4
 8002c5c:	e773      	b.n	8002b46 <__aeabi_dsub+0x47e>
 8002c5e:	4662      	mov	r2, ip
 8002c60:	431a      	orrs	r2, r3
 8002c62:	d023      	beq.n	8002cac <__aeabi_dsub+0x5e4>
 8002c64:	000a      	movs	r2, r1
 8002c66:	433a      	orrs	r2, r7
 8002c68:	d000      	beq.n	8002c6c <__aeabi_dsub+0x5a4>
 8002c6a:	e0a0      	b.n	8002dae <__aeabi_dsub+0x6e6>
 8002c6c:	4662      	mov	r2, ip
 8002c6e:	08db      	lsrs	r3, r3, #3
 8002c70:	0752      	lsls	r2, r2, #29
 8002c72:	4313      	orrs	r3, r2
 8002c74:	4662      	mov	r2, ip
 8002c76:	08d4      	lsrs	r4, r2, #3
 8002c78:	e6b0      	b.n	80029dc <__aeabi_dsub+0x314>
 8002c7a:	000b      	movs	r3, r1
 8002c7c:	433b      	orrs	r3, r7
 8002c7e:	d100      	bne.n	8002c82 <__aeabi_dsub+0x5ba>
 8002c80:	e728      	b.n	8002ad4 <__aeabi_dsub+0x40c>
 8002c82:	08ff      	lsrs	r7, r7, #3
 8002c84:	074b      	lsls	r3, r1, #29
 8002c86:	465d      	mov	r5, fp
 8002c88:	433b      	orrs	r3, r7
 8002c8a:	08cc      	lsrs	r4, r1, #3
 8002c8c:	e697      	b.n	80029be <__aeabi_dsub+0x2f6>
 8002c8e:	2302      	movs	r3, #2
 8002c90:	4698      	mov	r8, r3
 8002c92:	e736      	b.n	8002b02 <__aeabi_dsub+0x43a>
 8002c94:	1afc      	subs	r4, r7, r3
 8002c96:	42a7      	cmp	r7, r4
 8002c98:	41bf      	sbcs	r7, r7
 8002c9a:	4663      	mov	r3, ip
 8002c9c:	427f      	negs	r7, r7
 8002c9e:	1ac9      	subs	r1, r1, r3
 8002ca0:	1bcb      	subs	r3, r1, r7
 8002ca2:	4699      	mov	r9, r3
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	465d      	mov	r5, fp
 8002ca8:	4698      	mov	r8, r3
 8002caa:	e55e      	b.n	800276a <__aeabi_dsub+0xa2>
 8002cac:	074b      	lsls	r3, r1, #29
 8002cae:	08ff      	lsrs	r7, r7, #3
 8002cb0:	433b      	orrs	r3, r7
 8002cb2:	08cc      	lsrs	r4, r1, #3
 8002cb4:	e692      	b.n	80029dc <__aeabi_dsub+0x314>
 8002cb6:	1bdc      	subs	r4, r3, r7
 8002cb8:	4660      	mov	r0, ip
 8002cba:	42a3      	cmp	r3, r4
 8002cbc:	41b6      	sbcs	r6, r6
 8002cbe:	1a40      	subs	r0, r0, r1
 8002cc0:	4276      	negs	r6, r6
 8002cc2:	1b80      	subs	r0, r0, r6
 8002cc4:	4681      	mov	r9, r0
 8002cc6:	0200      	lsls	r0, r0, #8
 8002cc8:	d560      	bpl.n	8002d8c <__aeabi_dsub+0x6c4>
 8002cca:	1afc      	subs	r4, r7, r3
 8002ccc:	42a7      	cmp	r7, r4
 8002cce:	41bf      	sbcs	r7, r7
 8002cd0:	4663      	mov	r3, ip
 8002cd2:	427f      	negs	r7, r7
 8002cd4:	1ac9      	subs	r1, r1, r3
 8002cd6:	1bcb      	subs	r3, r1, r7
 8002cd8:	4699      	mov	r9, r3
 8002cda:	465d      	mov	r5, fp
 8002cdc:	e576      	b.n	80027cc <__aeabi_dsub+0x104>
 8002cde:	08ff      	lsrs	r7, r7, #3
 8002ce0:	074b      	lsls	r3, r1, #29
 8002ce2:	433b      	orrs	r3, r7
 8002ce4:	08cc      	lsrs	r4, r1, #3
 8002ce6:	e667      	b.n	80029b8 <__aeabi_dsub+0x2f0>
 8002ce8:	000a      	movs	r2, r1
 8002cea:	08db      	lsrs	r3, r3, #3
 8002cec:	433a      	orrs	r2, r7
 8002cee:	d100      	bne.n	8002cf2 <__aeabi_dsub+0x62a>
 8002cf0:	e66f      	b.n	80029d2 <__aeabi_dsub+0x30a>
 8002cf2:	4662      	mov	r2, ip
 8002cf4:	0752      	lsls	r2, r2, #29
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	4662      	mov	r2, ip
 8002cfa:	08d4      	lsrs	r4, r2, #3
 8002cfc:	2280      	movs	r2, #128	; 0x80
 8002cfe:	0312      	lsls	r2, r2, #12
 8002d00:	4214      	tst	r4, r2
 8002d02:	d007      	beq.n	8002d14 <__aeabi_dsub+0x64c>
 8002d04:	08c8      	lsrs	r0, r1, #3
 8002d06:	4210      	tst	r0, r2
 8002d08:	d104      	bne.n	8002d14 <__aeabi_dsub+0x64c>
 8002d0a:	465d      	mov	r5, fp
 8002d0c:	0004      	movs	r4, r0
 8002d0e:	08fb      	lsrs	r3, r7, #3
 8002d10:	0749      	lsls	r1, r1, #29
 8002d12:	430b      	orrs	r3, r1
 8002d14:	0f5a      	lsrs	r2, r3, #29
 8002d16:	00db      	lsls	r3, r3, #3
 8002d18:	08db      	lsrs	r3, r3, #3
 8002d1a:	0752      	lsls	r2, r2, #29
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	e65d      	b.n	80029dc <__aeabi_dsub+0x314>
 8002d20:	074b      	lsls	r3, r1, #29
 8002d22:	08ff      	lsrs	r7, r7, #3
 8002d24:	433b      	orrs	r3, r7
 8002d26:	08cc      	lsrs	r4, r1, #3
 8002d28:	e649      	b.n	80029be <__aeabi_dsub+0x2f6>
 8002d2a:	19dc      	adds	r4, r3, r7
 8002d2c:	429c      	cmp	r4, r3
 8002d2e:	419b      	sbcs	r3, r3
 8002d30:	4461      	add	r1, ip
 8002d32:	4689      	mov	r9, r1
 8002d34:	425b      	negs	r3, r3
 8002d36:	4499      	add	r9, r3
 8002d38:	464b      	mov	r3, r9
 8002d3a:	021b      	lsls	r3, r3, #8
 8002d3c:	d400      	bmi.n	8002d40 <__aeabi_dsub+0x678>
 8002d3e:	e631      	b.n	80029a4 <__aeabi_dsub+0x2dc>
 8002d40:	464a      	mov	r2, r9
 8002d42:	4b17      	ldr	r3, [pc, #92]	; (8002da0 <__aeabi_dsub+0x6d8>)
 8002d44:	401a      	ands	r2, r3
 8002d46:	2301      	movs	r3, #1
 8002d48:	4691      	mov	r9, r2
 8002d4a:	4698      	mov	r8, r3
 8002d4c:	e62a      	b.n	80029a4 <__aeabi_dsub+0x2dc>
 8002d4e:	0016      	movs	r6, r2
 8002d50:	4664      	mov	r4, ip
 8002d52:	3e20      	subs	r6, #32
 8002d54:	40f4      	lsrs	r4, r6
 8002d56:	46a0      	mov	r8, r4
 8002d58:	2a20      	cmp	r2, #32
 8002d5a:	d005      	beq.n	8002d68 <__aeabi_dsub+0x6a0>
 8002d5c:	2640      	movs	r6, #64	; 0x40
 8002d5e:	4664      	mov	r4, ip
 8002d60:	1ab2      	subs	r2, r6, r2
 8002d62:	4094      	lsls	r4, r2
 8002d64:	4323      	orrs	r3, r4
 8002d66:	469a      	mov	sl, r3
 8002d68:	4654      	mov	r4, sl
 8002d6a:	1e63      	subs	r3, r4, #1
 8002d6c:	419c      	sbcs	r4, r3
 8002d6e:	4643      	mov	r3, r8
 8002d70:	431c      	orrs	r4, r3
 8002d72:	e5db      	b.n	800292c <__aeabi_dsub+0x264>
 8002d74:	0002      	movs	r2, r0
 8002d76:	2400      	movs	r4, #0
 8002d78:	2300      	movs	r3, #0
 8002d7a:	e548      	b.n	800280e <__aeabi_dsub+0x146>
 8002d7c:	19dc      	adds	r4, r3, r7
 8002d7e:	42bc      	cmp	r4, r7
 8002d80:	41bf      	sbcs	r7, r7
 8002d82:	4461      	add	r1, ip
 8002d84:	4689      	mov	r9, r1
 8002d86:	427f      	negs	r7, r7
 8002d88:	44b9      	add	r9, r7
 8002d8a:	e738      	b.n	8002bfe <__aeabi_dsub+0x536>
 8002d8c:	464b      	mov	r3, r9
 8002d8e:	4323      	orrs	r3, r4
 8002d90:	d100      	bne.n	8002d94 <__aeabi_dsub+0x6cc>
 8002d92:	e69f      	b.n	8002ad4 <__aeabi_dsub+0x40c>
 8002d94:	e606      	b.n	80029a4 <__aeabi_dsub+0x2dc>
 8002d96:	46c0      	nop			; (mov r8, r8)
 8002d98:	000007fe 	.word	0x000007fe
 8002d9c:	000007ff 	.word	0x000007ff
 8002da0:	ff7fffff 	.word	0xff7fffff
 8002da4:	08ff      	lsrs	r7, r7, #3
 8002da6:	074b      	lsls	r3, r1, #29
 8002da8:	433b      	orrs	r3, r7
 8002daa:	08cc      	lsrs	r4, r1, #3
 8002dac:	e616      	b.n	80029dc <__aeabi_dsub+0x314>
 8002dae:	4662      	mov	r2, ip
 8002db0:	08db      	lsrs	r3, r3, #3
 8002db2:	0752      	lsls	r2, r2, #29
 8002db4:	4313      	orrs	r3, r2
 8002db6:	4662      	mov	r2, ip
 8002db8:	08d4      	lsrs	r4, r2, #3
 8002dba:	2280      	movs	r2, #128	; 0x80
 8002dbc:	0312      	lsls	r2, r2, #12
 8002dbe:	4214      	tst	r4, r2
 8002dc0:	d007      	beq.n	8002dd2 <__aeabi_dsub+0x70a>
 8002dc2:	08c8      	lsrs	r0, r1, #3
 8002dc4:	4210      	tst	r0, r2
 8002dc6:	d104      	bne.n	8002dd2 <__aeabi_dsub+0x70a>
 8002dc8:	465d      	mov	r5, fp
 8002dca:	0004      	movs	r4, r0
 8002dcc:	08fb      	lsrs	r3, r7, #3
 8002dce:	0749      	lsls	r1, r1, #29
 8002dd0:	430b      	orrs	r3, r1
 8002dd2:	0f5a      	lsrs	r2, r3, #29
 8002dd4:	00db      	lsls	r3, r3, #3
 8002dd6:	0752      	lsls	r2, r2, #29
 8002dd8:	08db      	lsrs	r3, r3, #3
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	e5fe      	b.n	80029dc <__aeabi_dsub+0x314>
 8002dde:	2300      	movs	r3, #0
 8002de0:	4a01      	ldr	r2, [pc, #4]	; (8002de8 <__aeabi_dsub+0x720>)
 8002de2:	001c      	movs	r4, r3
 8002de4:	e513      	b.n	800280e <__aeabi_dsub+0x146>
 8002de6:	46c0      	nop			; (mov r8, r8)
 8002de8:	000007ff 	.word	0x000007ff

08002dec <__aeabi_dcmpun>:
 8002dec:	b570      	push	{r4, r5, r6, lr}
 8002dee:	0005      	movs	r5, r0
 8002df0:	480c      	ldr	r0, [pc, #48]	; (8002e24 <__aeabi_dcmpun+0x38>)
 8002df2:	031c      	lsls	r4, r3, #12
 8002df4:	0016      	movs	r6, r2
 8002df6:	005b      	lsls	r3, r3, #1
 8002df8:	030a      	lsls	r2, r1, #12
 8002dfa:	0049      	lsls	r1, r1, #1
 8002dfc:	0b12      	lsrs	r2, r2, #12
 8002dfe:	0d49      	lsrs	r1, r1, #21
 8002e00:	0b24      	lsrs	r4, r4, #12
 8002e02:	0d5b      	lsrs	r3, r3, #21
 8002e04:	4281      	cmp	r1, r0
 8002e06:	d008      	beq.n	8002e1a <__aeabi_dcmpun+0x2e>
 8002e08:	4a06      	ldr	r2, [pc, #24]	; (8002e24 <__aeabi_dcmpun+0x38>)
 8002e0a:	2000      	movs	r0, #0
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d103      	bne.n	8002e18 <__aeabi_dcmpun+0x2c>
 8002e10:	0020      	movs	r0, r4
 8002e12:	4330      	orrs	r0, r6
 8002e14:	1e43      	subs	r3, r0, #1
 8002e16:	4198      	sbcs	r0, r3
 8002e18:	bd70      	pop	{r4, r5, r6, pc}
 8002e1a:	2001      	movs	r0, #1
 8002e1c:	432a      	orrs	r2, r5
 8002e1e:	d1fb      	bne.n	8002e18 <__aeabi_dcmpun+0x2c>
 8002e20:	e7f2      	b.n	8002e08 <__aeabi_dcmpun+0x1c>
 8002e22:	46c0      	nop			; (mov r8, r8)
 8002e24:	000007ff 	.word	0x000007ff

08002e28 <__aeabi_d2iz>:
 8002e28:	000a      	movs	r2, r1
 8002e2a:	b530      	push	{r4, r5, lr}
 8002e2c:	4c13      	ldr	r4, [pc, #76]	; (8002e7c <__aeabi_d2iz+0x54>)
 8002e2e:	0053      	lsls	r3, r2, #1
 8002e30:	0309      	lsls	r1, r1, #12
 8002e32:	0005      	movs	r5, r0
 8002e34:	0b09      	lsrs	r1, r1, #12
 8002e36:	2000      	movs	r0, #0
 8002e38:	0d5b      	lsrs	r3, r3, #21
 8002e3a:	0fd2      	lsrs	r2, r2, #31
 8002e3c:	42a3      	cmp	r3, r4
 8002e3e:	dd04      	ble.n	8002e4a <__aeabi_d2iz+0x22>
 8002e40:	480f      	ldr	r0, [pc, #60]	; (8002e80 <__aeabi_d2iz+0x58>)
 8002e42:	4283      	cmp	r3, r0
 8002e44:	dd02      	ble.n	8002e4c <__aeabi_d2iz+0x24>
 8002e46:	4b0f      	ldr	r3, [pc, #60]	; (8002e84 <__aeabi_d2iz+0x5c>)
 8002e48:	18d0      	adds	r0, r2, r3
 8002e4a:	bd30      	pop	{r4, r5, pc}
 8002e4c:	2080      	movs	r0, #128	; 0x80
 8002e4e:	0340      	lsls	r0, r0, #13
 8002e50:	4301      	orrs	r1, r0
 8002e52:	480d      	ldr	r0, [pc, #52]	; (8002e88 <__aeabi_d2iz+0x60>)
 8002e54:	1ac0      	subs	r0, r0, r3
 8002e56:	281f      	cmp	r0, #31
 8002e58:	dd08      	ble.n	8002e6c <__aeabi_d2iz+0x44>
 8002e5a:	480c      	ldr	r0, [pc, #48]	; (8002e8c <__aeabi_d2iz+0x64>)
 8002e5c:	1ac3      	subs	r3, r0, r3
 8002e5e:	40d9      	lsrs	r1, r3
 8002e60:	000b      	movs	r3, r1
 8002e62:	4258      	negs	r0, r3
 8002e64:	2a00      	cmp	r2, #0
 8002e66:	d1f0      	bne.n	8002e4a <__aeabi_d2iz+0x22>
 8002e68:	0018      	movs	r0, r3
 8002e6a:	e7ee      	b.n	8002e4a <__aeabi_d2iz+0x22>
 8002e6c:	4c08      	ldr	r4, [pc, #32]	; (8002e90 <__aeabi_d2iz+0x68>)
 8002e6e:	40c5      	lsrs	r5, r0
 8002e70:	46a4      	mov	ip, r4
 8002e72:	4463      	add	r3, ip
 8002e74:	4099      	lsls	r1, r3
 8002e76:	000b      	movs	r3, r1
 8002e78:	432b      	orrs	r3, r5
 8002e7a:	e7f2      	b.n	8002e62 <__aeabi_d2iz+0x3a>
 8002e7c:	000003fe 	.word	0x000003fe
 8002e80:	0000041d 	.word	0x0000041d
 8002e84:	7fffffff 	.word	0x7fffffff
 8002e88:	00000433 	.word	0x00000433
 8002e8c:	00000413 	.word	0x00000413
 8002e90:	fffffbed 	.word	0xfffffbed

08002e94 <__aeabi_i2d>:
 8002e94:	b570      	push	{r4, r5, r6, lr}
 8002e96:	2800      	cmp	r0, #0
 8002e98:	d016      	beq.n	8002ec8 <__aeabi_i2d+0x34>
 8002e9a:	17c3      	asrs	r3, r0, #31
 8002e9c:	18c5      	adds	r5, r0, r3
 8002e9e:	405d      	eors	r5, r3
 8002ea0:	0fc4      	lsrs	r4, r0, #31
 8002ea2:	0028      	movs	r0, r5
 8002ea4:	f000 f91c 	bl	80030e0 <__clzsi2>
 8002ea8:	4a11      	ldr	r2, [pc, #68]	; (8002ef0 <__aeabi_i2d+0x5c>)
 8002eaa:	1a12      	subs	r2, r2, r0
 8002eac:	280a      	cmp	r0, #10
 8002eae:	dc16      	bgt.n	8002ede <__aeabi_i2d+0x4a>
 8002eb0:	0003      	movs	r3, r0
 8002eb2:	002e      	movs	r6, r5
 8002eb4:	3315      	adds	r3, #21
 8002eb6:	409e      	lsls	r6, r3
 8002eb8:	230b      	movs	r3, #11
 8002eba:	1a18      	subs	r0, r3, r0
 8002ebc:	40c5      	lsrs	r5, r0
 8002ebe:	0552      	lsls	r2, r2, #21
 8002ec0:	032d      	lsls	r5, r5, #12
 8002ec2:	0b2d      	lsrs	r5, r5, #12
 8002ec4:	0d53      	lsrs	r3, r2, #21
 8002ec6:	e003      	b.n	8002ed0 <__aeabi_i2d+0x3c>
 8002ec8:	2400      	movs	r4, #0
 8002eca:	2300      	movs	r3, #0
 8002ecc:	2500      	movs	r5, #0
 8002ece:	2600      	movs	r6, #0
 8002ed0:	051b      	lsls	r3, r3, #20
 8002ed2:	432b      	orrs	r3, r5
 8002ed4:	07e4      	lsls	r4, r4, #31
 8002ed6:	4323      	orrs	r3, r4
 8002ed8:	0030      	movs	r0, r6
 8002eda:	0019      	movs	r1, r3
 8002edc:	bd70      	pop	{r4, r5, r6, pc}
 8002ede:	380b      	subs	r0, #11
 8002ee0:	4085      	lsls	r5, r0
 8002ee2:	0552      	lsls	r2, r2, #21
 8002ee4:	032d      	lsls	r5, r5, #12
 8002ee6:	2600      	movs	r6, #0
 8002ee8:	0b2d      	lsrs	r5, r5, #12
 8002eea:	0d53      	lsrs	r3, r2, #21
 8002eec:	e7f0      	b.n	8002ed0 <__aeabi_i2d+0x3c>
 8002eee:	46c0      	nop			; (mov r8, r8)
 8002ef0:	0000041e 	.word	0x0000041e

08002ef4 <__aeabi_ui2d>:
 8002ef4:	b510      	push	{r4, lr}
 8002ef6:	1e04      	subs	r4, r0, #0
 8002ef8:	d010      	beq.n	8002f1c <__aeabi_ui2d+0x28>
 8002efa:	f000 f8f1 	bl	80030e0 <__clzsi2>
 8002efe:	4b0f      	ldr	r3, [pc, #60]	; (8002f3c <__aeabi_ui2d+0x48>)
 8002f00:	1a1b      	subs	r3, r3, r0
 8002f02:	280a      	cmp	r0, #10
 8002f04:	dc11      	bgt.n	8002f2a <__aeabi_ui2d+0x36>
 8002f06:	220b      	movs	r2, #11
 8002f08:	0021      	movs	r1, r4
 8002f0a:	1a12      	subs	r2, r2, r0
 8002f0c:	40d1      	lsrs	r1, r2
 8002f0e:	3015      	adds	r0, #21
 8002f10:	030a      	lsls	r2, r1, #12
 8002f12:	055b      	lsls	r3, r3, #21
 8002f14:	4084      	lsls	r4, r0
 8002f16:	0b12      	lsrs	r2, r2, #12
 8002f18:	0d5b      	lsrs	r3, r3, #21
 8002f1a:	e001      	b.n	8002f20 <__aeabi_ui2d+0x2c>
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	2200      	movs	r2, #0
 8002f20:	051b      	lsls	r3, r3, #20
 8002f22:	4313      	orrs	r3, r2
 8002f24:	0020      	movs	r0, r4
 8002f26:	0019      	movs	r1, r3
 8002f28:	bd10      	pop	{r4, pc}
 8002f2a:	0022      	movs	r2, r4
 8002f2c:	380b      	subs	r0, #11
 8002f2e:	4082      	lsls	r2, r0
 8002f30:	055b      	lsls	r3, r3, #21
 8002f32:	0312      	lsls	r2, r2, #12
 8002f34:	2400      	movs	r4, #0
 8002f36:	0b12      	lsrs	r2, r2, #12
 8002f38:	0d5b      	lsrs	r3, r3, #21
 8002f3a:	e7f1      	b.n	8002f20 <__aeabi_ui2d+0x2c>
 8002f3c:	0000041e 	.word	0x0000041e

08002f40 <__aeabi_f2d>:
 8002f40:	b570      	push	{r4, r5, r6, lr}
 8002f42:	0043      	lsls	r3, r0, #1
 8002f44:	0246      	lsls	r6, r0, #9
 8002f46:	0fc4      	lsrs	r4, r0, #31
 8002f48:	20fe      	movs	r0, #254	; 0xfe
 8002f4a:	0e1b      	lsrs	r3, r3, #24
 8002f4c:	1c59      	adds	r1, r3, #1
 8002f4e:	0a75      	lsrs	r5, r6, #9
 8002f50:	4208      	tst	r0, r1
 8002f52:	d00c      	beq.n	8002f6e <__aeabi_f2d+0x2e>
 8002f54:	22e0      	movs	r2, #224	; 0xe0
 8002f56:	0092      	lsls	r2, r2, #2
 8002f58:	4694      	mov	ip, r2
 8002f5a:	076d      	lsls	r5, r5, #29
 8002f5c:	0b36      	lsrs	r6, r6, #12
 8002f5e:	4463      	add	r3, ip
 8002f60:	051b      	lsls	r3, r3, #20
 8002f62:	4333      	orrs	r3, r6
 8002f64:	07e4      	lsls	r4, r4, #31
 8002f66:	4323      	orrs	r3, r4
 8002f68:	0028      	movs	r0, r5
 8002f6a:	0019      	movs	r1, r3
 8002f6c:	bd70      	pop	{r4, r5, r6, pc}
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d114      	bne.n	8002f9c <__aeabi_f2d+0x5c>
 8002f72:	2d00      	cmp	r5, #0
 8002f74:	d01b      	beq.n	8002fae <__aeabi_f2d+0x6e>
 8002f76:	0028      	movs	r0, r5
 8002f78:	f000 f8b2 	bl	80030e0 <__clzsi2>
 8002f7c:	280a      	cmp	r0, #10
 8002f7e:	dc1c      	bgt.n	8002fba <__aeabi_f2d+0x7a>
 8002f80:	230b      	movs	r3, #11
 8002f82:	002e      	movs	r6, r5
 8002f84:	1a1b      	subs	r3, r3, r0
 8002f86:	40de      	lsrs	r6, r3
 8002f88:	0003      	movs	r3, r0
 8002f8a:	3315      	adds	r3, #21
 8002f8c:	409d      	lsls	r5, r3
 8002f8e:	4a0e      	ldr	r2, [pc, #56]	; (8002fc8 <__aeabi_f2d+0x88>)
 8002f90:	0336      	lsls	r6, r6, #12
 8002f92:	1a12      	subs	r2, r2, r0
 8002f94:	0552      	lsls	r2, r2, #21
 8002f96:	0b36      	lsrs	r6, r6, #12
 8002f98:	0d53      	lsrs	r3, r2, #21
 8002f9a:	e7e1      	b.n	8002f60 <__aeabi_f2d+0x20>
 8002f9c:	2d00      	cmp	r5, #0
 8002f9e:	d009      	beq.n	8002fb4 <__aeabi_f2d+0x74>
 8002fa0:	2280      	movs	r2, #128	; 0x80
 8002fa2:	0b36      	lsrs	r6, r6, #12
 8002fa4:	0312      	lsls	r2, r2, #12
 8002fa6:	4b09      	ldr	r3, [pc, #36]	; (8002fcc <__aeabi_f2d+0x8c>)
 8002fa8:	076d      	lsls	r5, r5, #29
 8002faa:	4316      	orrs	r6, r2
 8002fac:	e7d8      	b.n	8002f60 <__aeabi_f2d+0x20>
 8002fae:	2300      	movs	r3, #0
 8002fb0:	2600      	movs	r6, #0
 8002fb2:	e7d5      	b.n	8002f60 <__aeabi_f2d+0x20>
 8002fb4:	2600      	movs	r6, #0
 8002fb6:	4b05      	ldr	r3, [pc, #20]	; (8002fcc <__aeabi_f2d+0x8c>)
 8002fb8:	e7d2      	b.n	8002f60 <__aeabi_f2d+0x20>
 8002fba:	0003      	movs	r3, r0
 8002fbc:	3b0b      	subs	r3, #11
 8002fbe:	409d      	lsls	r5, r3
 8002fc0:	002e      	movs	r6, r5
 8002fc2:	2500      	movs	r5, #0
 8002fc4:	e7e3      	b.n	8002f8e <__aeabi_f2d+0x4e>
 8002fc6:	46c0      	nop			; (mov r8, r8)
 8002fc8:	00000389 	.word	0x00000389
 8002fcc:	000007ff 	.word	0x000007ff

08002fd0 <__aeabi_d2f>:
 8002fd0:	0002      	movs	r2, r0
 8002fd2:	004b      	lsls	r3, r1, #1
 8002fd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fd6:	0d5b      	lsrs	r3, r3, #21
 8002fd8:	030c      	lsls	r4, r1, #12
 8002fda:	4e3d      	ldr	r6, [pc, #244]	; (80030d0 <__aeabi_d2f+0x100>)
 8002fdc:	0a64      	lsrs	r4, r4, #9
 8002fde:	0f40      	lsrs	r0, r0, #29
 8002fe0:	1c5f      	adds	r7, r3, #1
 8002fe2:	0fc9      	lsrs	r1, r1, #31
 8002fe4:	4304      	orrs	r4, r0
 8002fe6:	00d5      	lsls	r5, r2, #3
 8002fe8:	4237      	tst	r7, r6
 8002fea:	d00a      	beq.n	8003002 <__aeabi_d2f+0x32>
 8002fec:	4839      	ldr	r0, [pc, #228]	; (80030d4 <__aeabi_d2f+0x104>)
 8002fee:	181e      	adds	r6, r3, r0
 8002ff0:	2efe      	cmp	r6, #254	; 0xfe
 8002ff2:	dd16      	ble.n	8003022 <__aeabi_d2f+0x52>
 8002ff4:	20ff      	movs	r0, #255	; 0xff
 8002ff6:	2400      	movs	r4, #0
 8002ff8:	05c0      	lsls	r0, r0, #23
 8002ffa:	4320      	orrs	r0, r4
 8002ffc:	07c9      	lsls	r1, r1, #31
 8002ffe:	4308      	orrs	r0, r1
 8003000:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003002:	2b00      	cmp	r3, #0
 8003004:	d106      	bne.n	8003014 <__aeabi_d2f+0x44>
 8003006:	432c      	orrs	r4, r5
 8003008:	d026      	beq.n	8003058 <__aeabi_d2f+0x88>
 800300a:	2205      	movs	r2, #5
 800300c:	0192      	lsls	r2, r2, #6
 800300e:	0a54      	lsrs	r4, r2, #9
 8003010:	b2d8      	uxtb	r0, r3
 8003012:	e7f1      	b.n	8002ff8 <__aeabi_d2f+0x28>
 8003014:	4325      	orrs	r5, r4
 8003016:	d0ed      	beq.n	8002ff4 <__aeabi_d2f+0x24>
 8003018:	2080      	movs	r0, #128	; 0x80
 800301a:	03c0      	lsls	r0, r0, #15
 800301c:	4304      	orrs	r4, r0
 800301e:	20ff      	movs	r0, #255	; 0xff
 8003020:	e7ea      	b.n	8002ff8 <__aeabi_d2f+0x28>
 8003022:	2e00      	cmp	r6, #0
 8003024:	dd1b      	ble.n	800305e <__aeabi_d2f+0x8e>
 8003026:	0192      	lsls	r2, r2, #6
 8003028:	1e53      	subs	r3, r2, #1
 800302a:	419a      	sbcs	r2, r3
 800302c:	00e4      	lsls	r4, r4, #3
 800302e:	0f6d      	lsrs	r5, r5, #29
 8003030:	4322      	orrs	r2, r4
 8003032:	432a      	orrs	r2, r5
 8003034:	0753      	lsls	r3, r2, #29
 8003036:	d048      	beq.n	80030ca <__aeabi_d2f+0xfa>
 8003038:	230f      	movs	r3, #15
 800303a:	4013      	ands	r3, r2
 800303c:	2b04      	cmp	r3, #4
 800303e:	d000      	beq.n	8003042 <__aeabi_d2f+0x72>
 8003040:	3204      	adds	r2, #4
 8003042:	2380      	movs	r3, #128	; 0x80
 8003044:	04db      	lsls	r3, r3, #19
 8003046:	4013      	ands	r3, r2
 8003048:	d03f      	beq.n	80030ca <__aeabi_d2f+0xfa>
 800304a:	1c70      	adds	r0, r6, #1
 800304c:	2efe      	cmp	r6, #254	; 0xfe
 800304e:	d0d1      	beq.n	8002ff4 <__aeabi_d2f+0x24>
 8003050:	0192      	lsls	r2, r2, #6
 8003052:	0a54      	lsrs	r4, r2, #9
 8003054:	b2c0      	uxtb	r0, r0
 8003056:	e7cf      	b.n	8002ff8 <__aeabi_d2f+0x28>
 8003058:	2000      	movs	r0, #0
 800305a:	2400      	movs	r4, #0
 800305c:	e7cc      	b.n	8002ff8 <__aeabi_d2f+0x28>
 800305e:	0032      	movs	r2, r6
 8003060:	3217      	adds	r2, #23
 8003062:	db22      	blt.n	80030aa <__aeabi_d2f+0xda>
 8003064:	2080      	movs	r0, #128	; 0x80
 8003066:	0400      	lsls	r0, r0, #16
 8003068:	4320      	orrs	r0, r4
 800306a:	241e      	movs	r4, #30
 800306c:	1ba4      	subs	r4, r4, r6
 800306e:	2c1f      	cmp	r4, #31
 8003070:	dd1d      	ble.n	80030ae <__aeabi_d2f+0xde>
 8003072:	2202      	movs	r2, #2
 8003074:	4252      	negs	r2, r2
 8003076:	1b96      	subs	r6, r2, r6
 8003078:	0002      	movs	r2, r0
 800307a:	40f2      	lsrs	r2, r6
 800307c:	0016      	movs	r6, r2
 800307e:	2c20      	cmp	r4, #32
 8003080:	d004      	beq.n	800308c <__aeabi_d2f+0xbc>
 8003082:	4a15      	ldr	r2, [pc, #84]	; (80030d8 <__aeabi_d2f+0x108>)
 8003084:	4694      	mov	ip, r2
 8003086:	4463      	add	r3, ip
 8003088:	4098      	lsls	r0, r3
 800308a:	4305      	orrs	r5, r0
 800308c:	002a      	movs	r2, r5
 800308e:	1e53      	subs	r3, r2, #1
 8003090:	419a      	sbcs	r2, r3
 8003092:	4332      	orrs	r2, r6
 8003094:	2600      	movs	r6, #0
 8003096:	0753      	lsls	r3, r2, #29
 8003098:	d1ce      	bne.n	8003038 <__aeabi_d2f+0x68>
 800309a:	2480      	movs	r4, #128	; 0x80
 800309c:	0013      	movs	r3, r2
 800309e:	04e4      	lsls	r4, r4, #19
 80030a0:	2001      	movs	r0, #1
 80030a2:	4023      	ands	r3, r4
 80030a4:	4222      	tst	r2, r4
 80030a6:	d1d3      	bne.n	8003050 <__aeabi_d2f+0x80>
 80030a8:	e7b0      	b.n	800300c <__aeabi_d2f+0x3c>
 80030aa:	2300      	movs	r3, #0
 80030ac:	e7ad      	b.n	800300a <__aeabi_d2f+0x3a>
 80030ae:	4a0b      	ldr	r2, [pc, #44]	; (80030dc <__aeabi_d2f+0x10c>)
 80030b0:	4694      	mov	ip, r2
 80030b2:	002a      	movs	r2, r5
 80030b4:	40e2      	lsrs	r2, r4
 80030b6:	0014      	movs	r4, r2
 80030b8:	002a      	movs	r2, r5
 80030ba:	4463      	add	r3, ip
 80030bc:	409a      	lsls	r2, r3
 80030be:	4098      	lsls	r0, r3
 80030c0:	1e55      	subs	r5, r2, #1
 80030c2:	41aa      	sbcs	r2, r5
 80030c4:	4302      	orrs	r2, r0
 80030c6:	4322      	orrs	r2, r4
 80030c8:	e7e4      	b.n	8003094 <__aeabi_d2f+0xc4>
 80030ca:	0033      	movs	r3, r6
 80030cc:	e79e      	b.n	800300c <__aeabi_d2f+0x3c>
 80030ce:	46c0      	nop			; (mov r8, r8)
 80030d0:	000007fe 	.word	0x000007fe
 80030d4:	fffffc80 	.word	0xfffffc80
 80030d8:	fffffca2 	.word	0xfffffca2
 80030dc:	fffffc82 	.word	0xfffffc82

080030e0 <__clzsi2>:
 80030e0:	211c      	movs	r1, #28
 80030e2:	2301      	movs	r3, #1
 80030e4:	041b      	lsls	r3, r3, #16
 80030e6:	4298      	cmp	r0, r3
 80030e8:	d301      	bcc.n	80030ee <__clzsi2+0xe>
 80030ea:	0c00      	lsrs	r0, r0, #16
 80030ec:	3910      	subs	r1, #16
 80030ee:	0a1b      	lsrs	r3, r3, #8
 80030f0:	4298      	cmp	r0, r3
 80030f2:	d301      	bcc.n	80030f8 <__clzsi2+0x18>
 80030f4:	0a00      	lsrs	r0, r0, #8
 80030f6:	3908      	subs	r1, #8
 80030f8:	091b      	lsrs	r3, r3, #4
 80030fa:	4298      	cmp	r0, r3
 80030fc:	d301      	bcc.n	8003102 <__clzsi2+0x22>
 80030fe:	0900      	lsrs	r0, r0, #4
 8003100:	3904      	subs	r1, #4
 8003102:	a202      	add	r2, pc, #8	; (adr r2, 800310c <__clzsi2+0x2c>)
 8003104:	5c10      	ldrb	r0, [r2, r0]
 8003106:	1840      	adds	r0, r0, r1
 8003108:	4770      	bx	lr
 800310a:	46c0      	nop			; (mov r8, r8)
 800310c:	02020304 	.word	0x02020304
 8003110:	01010101 	.word	0x01010101
	...

0800311c <Encoder_Run>:
float valor_Encoder   = 12.0;//valor inicial del encoder
float paso_Encoder    = 0.1; //con 12 sube aprox +-0.1V
/* Private functions ---------------------------------------------------------*/

/* Exported functions --------------------------------------------------------*/
float Encoder_Run(void){
 800311c:	b570      	push	{r4, r5, r6, lr}
    //FUNCION PARA LEER EL ENCODER ROTATIVOS, me base de aqui: https://www.youtube.com/watch?v=6c5nL2tcCs0&t=607s
    bit_actual = ((HAL_GPIO_ReadPin(DT_GPIO_Port, DT_Pin) << 1) | HAL_GPIO_ReadPin(CLK_GPIO_Port, CLK_Pin));                  //convierto a 'uint8_t' el valor ya que al compilar me daba un warning "la conversión implícita pierde precisión entera: 'int' a 'uint8_t'"
 800311e:	2140      	movs	r1, #64	; 0x40
 8003120:	481d      	ldr	r0, [pc, #116]	; (8003198 <Encoder_Run+0x7c>)
 8003122:	f002 f8eb 	bl	80052fc <HAL_GPIO_ReadPin>
 8003126:	2120      	movs	r1, #32
 8003128:	0004      	movs	r4, r0
 800312a:	481b      	ldr	r0, [pc, #108]	; (8003198 <Encoder_Run+0x7c>)
 800312c:	f002 f8e6 	bl	80052fc <HAL_GPIO_ReadPin>
 8003130:	0064      	lsls	r4, r4, #1
 8003132:	4320      	orrs	r0, r4
 8003134:	4a19      	ldr	r2, [pc, #100]	; (800319c <Encoder_Run+0x80>)
    bit_armado = ((bit_anterior << 2) | bit_actual);
 8003136:	491a      	ldr	r1, [pc, #104]	; (80031a0 <Encoder_Run+0x84>)
    bit_actual = ((HAL_GPIO_ReadPin(DT_GPIO_Port, DT_Pin) << 1) | HAL_GPIO_ReadPin(CLK_GPIO_Port, CLK_Pin));                  //convierto a 'uint8_t' el valor ya que al compilar me daba un warning "la conversión implícita pierde precisión entera: 'int' a 'uint8_t'"
 8003138:	b243      	sxtb	r3, r0
 800313a:	b2c0      	uxtb	r0, r0
 800313c:	7010      	strb	r0, [r2, #0]
    bit_armado = ((bit_anterior << 2) | bit_actual);
 800313e:	780a      	ldrb	r2, [r1, #0]
 8003140:	4c18      	ldr	r4, [pc, #96]	; (80031a4 <Encoder_Run+0x88>)
 8003142:	0092      	lsls	r2, r2, #2
 8003144:	4313      	orrs	r3, r2
 8003146:	4a18      	ldr	r2, [pc, #96]	; (80031a8 <Encoder_Run+0x8c>)
 8003148:	b2db      	uxtb	r3, r3
 800314a:	7013      	strb	r3, [r2, #0]
    bit_anterior = bit_actual;
 800314c:	7008      	strb	r0, [r1, #0]

    //Lectura de encoder rotativo de 20 posiciones
    if(bit_armado==14){//horario
 800314e:	2b0e      	cmp	r3, #14
 8003150:	d119      	bne.n	8003186 <Encoder_Run+0x6a>
    	valor_Encoder-=paso_Encoder;
 8003152:	4b16      	ldr	r3, [pc, #88]	; (80031ac <Encoder_Run+0x90>)
 8003154:	6820      	ldr	r0, [r4, #0]
 8003156:	6819      	ldr	r1, [r3, #0]
 8003158:	f7fd feae 	bl	8000eb8 <__aeabi_fsub>
    }
    if(bit_armado==4){//antihorario
    	valor_Encoder+=paso_Encoder;
 800315c:	6020      	str	r0, [r4, #0]

    //Lectura de encoder rotativo de 30 posiciones
    //if( (bit_armado==14)||(bit_armado==7) ) valor_Encoder+=10;//horario
    //if( (bit_armado==4) ||(bit_armado==2) ) valor_Encoder-=10;//antihorario

    if(valor_Encoder <= val_Min_Encoder) valor_Encoder = val_Min_Encoder;
 800315e:	4b14      	ldr	r3, [pc, #80]	; (80031b0 <Encoder_Run+0x94>)
 8003160:	6820      	ldr	r0, [r4, #0]
 8003162:	681d      	ldr	r5, [r3, #0]
 8003164:	1c29      	adds	r1, r5, #0
 8003166:	f7fd f9c7 	bl	80004f8 <__aeabi_fcmple>
 800316a:	2800      	cmp	r0, #0
 800316c:	d000      	beq.n	8003170 <Encoder_Run+0x54>
 800316e:	6025      	str	r5, [r4, #0]
    if(valor_Encoder >= val_Max_Encoder) valor_Encoder = val_Max_Encoder;
 8003170:	4b10      	ldr	r3, [pc, #64]	; (80031b4 <Encoder_Run+0x98>)
 8003172:	6820      	ldr	r0, [r4, #0]
 8003174:	681d      	ldr	r5, [r3, #0]
 8003176:	1c29      	adds	r1, r5, #0
 8003178:	f7fd f9d2 	bl	8000520 <__aeabi_fcmpge>
 800317c:	2800      	cmp	r0, #0
 800317e:	d000      	beq.n	8003182 <Encoder_Run+0x66>
 8003180:	6025      	str	r5, [r4, #0]

    return valor_Encoder;
 8003182:	6820      	ldr	r0, [r4, #0]
}
 8003184:	bd70      	pop	{r4, r5, r6, pc}
    if(bit_armado==4){//antihorario
 8003186:	2b04      	cmp	r3, #4
 8003188:	d1e9      	bne.n	800315e <Encoder_Run+0x42>
    	valor_Encoder+=paso_Encoder;
 800318a:	4b08      	ldr	r3, [pc, #32]	; (80031ac <Encoder_Run+0x90>)
 800318c:	6821      	ldr	r1, [r4, #0]
 800318e:	6818      	ldr	r0, [r3, #0]
 8003190:	f7fd fa06 	bl	80005a0 <__aeabi_fadd>
 8003194:	e7e2      	b.n	800315c <Encoder_Run+0x40>
 8003196:	46c0      	nop			; (mov r8, r8)
 8003198:	48000400 	.word	0x48000400
 800319c:	20000214 	.word	0x20000214
 80031a0:	20000215 	.word	0x20000215
 80031a4:	20000008 	.word	0x20000008
 80031a8:	20000216 	.word	0x20000216
 80031ac:	20000000 	.word	0x20000000
 80031b0:	20000218 	.word	0x20000218
 80031b4:	20000004 	.word	0x20000004

080031b8 <INA226_Init>:
/* Private macros ------------------------------------------------------------*/
/* Variables -----------------------------------------------------------------*/
Anglas_IN226 ina;
/* Private functions ---------------------------------------------------------*/
/* Exported functions --------------------------------------------------------*/
void INA226_Init(const double Maximum_Expected_Current, const uint16_t resMiliohmios, uint16_t AVG, uint16_t Time_Vbus, uint16_t Time_Vshunt, uint16_t ModeOperation){
 80031b8:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t datos[3];
	uint8_t MSB,LSB;
	uint16_t REGISTER;

	ina.Rshunt = resMiliohmios; //esto lo hago porq necesito Rshunt para la funcion "INA226_Alert_Limit_Write"
 80031ba:	4e30      	ldr	r6, [pc, #192]	; (800327c <INA226_Init+0xc4>)
void INA226_Init(const double Maximum_Expected_Current, const uint16_t resMiliohmios, uint16_t AVG, uint16_t Time_Vbus, uint16_t Time_Vshunt, uint16_t ModeOperation){
 80031bc:	b087      	sub	sp, #28
	ina.Rshunt = resMiliohmios; //esto lo hago porq necesito Rshunt para la funcion "INA226_Alert_Limit_Write"
 80031be:	81f2      	strh	r2, [r6, #14]
	 * bit 11-9 : 100 (AVG=128, promedio de numero de muestras)
	 * bit  8-6 : 100 (T=1.1ms, tiempo de conversion de Vbus)
	 * bit  5-3 : 111 (T=8.24ms, tiempo de conversion de Vshunt)
	 * bit  2-0 : 111 (Shunt & Bus continuo, modo de operacion)
	*/
	REGISTER = NO_RESET_INA226|(AVG << 9)|(Time_Vbus << 6)|(Time_Vshunt << 3)|ModeOperation;
 80031c0:	2280      	movs	r2, #128	; 0x80
void INA226_Init(const double Maximum_Expected_Current, const uint16_t resMiliohmios, uint16_t AVG, uint16_t Time_Vbus, uint16_t Time_Vshunt, uint16_t ModeOperation){
 80031c2:	9002      	str	r0, [sp, #8]
 80031c4:	9103      	str	r1, [sp, #12]
 80031c6:	ac0e      	add	r4, sp, #56	; 0x38
 80031c8:	a80d      	add	r0, sp, #52	; 0x34
 80031ca:	8824      	ldrh	r4, [r4, #0]
 80031cc:	8800      	ldrh	r0, [r0, #0]
 80031ce:	a90c      	add	r1, sp, #48	; 0x30
 80031d0:	8809      	ldrh	r1, [r1, #0]
	REGISTER = NO_RESET_INA226|(AVG << 9)|(Time_Vbus << 6)|(Time_Vshunt << 3)|ModeOperation;
 80031d2:	025b      	lsls	r3, r3, #9
 80031d4:	4323      	orrs	r3, r4
 80031d6:	00c0      	lsls	r0, r0, #3
 80031d8:	4303      	orrs	r3, r0
 80031da:	0189      	lsls	r1, r1, #6
 80031dc:	430b      	orrs	r3, r1
 80031de:	01d2      	lsls	r2, r2, #7
 80031e0:	4313      	orrs	r3, r2

	MSB = (uint8_t)(REGISTER >> 8);
	LSB = (uint8_t)(REGISTER & 0xFF);

	datos[0] = INA_CONFIGURATION_REGISTER;
 80031e2:	2200      	movs	r2, #0
 80031e4:	ac05      	add	r4, sp, #20
 80031e6:	7022      	strb	r2, [r4, #0]
	datos[1] = MSB;
	datos[2] = LSB;
 80031e8:	70a3      	strb	r3, [r4, #2]
	MSB = (uint8_t)(REGISTER >> 8);
 80031ea:	b29a      	uxth	r2, r3
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3, 100);
 80031ec:	2364      	movs	r3, #100	; 0x64
 80031ee:	4d24      	ldr	r5, [pc, #144]	; (8003280 <INA226_Init+0xc8>)
	MSB = (uint8_t)(REGISTER >> 8);
 80031f0:	0a12      	lsrs	r2, r2, #8
	datos[1] = MSB;
 80031f2:	7062      	strb	r2, [r4, #1]
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3, 100);
 80031f4:	2180      	movs	r1, #128	; 0x80
 80031f6:	0022      	movs	r2, r4
 80031f8:	9300      	str	r3, [sp, #0]
 80031fa:	0028      	movs	r0, r5
 80031fc:	3b61      	subs	r3, #97	; 0x61
 80031fe:	f002 fa61 	bl	80056c4 <HAL_I2C_Master_Transmit>

	ina.current_LSB = (Maximum_Expected_Current*1000000000/32768); // Conseguir el mejor LSB posible en nA
 8003202:	9802      	ldr	r0, [sp, #8]
 8003204:	9903      	ldr	r1, [sp, #12]
 8003206:	2200      	movs	r2, #0
 8003208:	4b1e      	ldr	r3, [pc, #120]	; (8003284 <INA226_Init+0xcc>)
 800320a:	f7fe fff1 	bl	80021f0 <__aeabi_dmul>
 800320e:	23fc      	movs	r3, #252	; 0xfc
 8003210:	2200      	movs	r2, #0
 8003212:	059b      	lsls	r3, r3, #22
 8003214:	f7fe ffec 	bl	80021f0 <__aeabi_dmul>
 8003218:	f7fd f9a4 	bl	8000564 <__aeabi_d2uiz>
 800321c:	6070      	str	r0, [r6, #4]
	ina.calibration = (float)5120000 / ((float)ina.current_LSB * ina.Rshunt/1000);  // Compute calibration register(CAL)
 800321e:	f7fe f867 	bl	80012f0 <__aeabi_ui2f>
 8003222:	1c07      	adds	r7, r0, #0
 8003224:	89f0      	ldrh	r0, [r6, #14]
 8003226:	f7fe f815 	bl	8001254 <__aeabi_i2f>
 800322a:	1c39      	adds	r1, r7, #0
 800322c:	f7fd fd1e 	bl	8000c6c <__aeabi_fmul>
 8003230:	4915      	ldr	r1, [pc, #84]	; (8003288 <INA226_Init+0xd0>)
 8003232:	f7fd fb53 	bl	80008dc <__aeabi_fdiv>
 8003236:	1c01      	adds	r1, r0, #0
 8003238:	4814      	ldr	r0, [pc, #80]	; (800328c <INA226_Init+0xd4>)
 800323a:	f7fd fb4f 	bl	80008dc <__aeabi_fdiv>
 800323e:	f7fd f979 	bl	8000534 <__aeabi_f2uiz>
 8003242:	b282      	uxth	r2, r0
 8003244:	8072      	strh	r2, [r6, #2]

	//La formula para "power_LSB" es solo multiplicar "current_LSB" por 25 (pag.16 datasheet)
	//Lo resto 900 para calibrar(probar desde 600 - 1500 )
	//Lo divido entre 1000 porq el numero es muy grande y para la operacion de "INA226_Power()" el numero excede de uint32_t
	ina.power_LSB   = (float)25 * ina.current_LSB/1000;
 8003246:	4912      	ldr	r1, [pc, #72]	; (8003290 <INA226_Init+0xd8>)
 8003248:	1c38      	adds	r0, r7, #0
	ina.calibration = (float)5120000 / ((float)ina.current_LSB * ina.Rshunt/1000);  // Compute calibration register(CAL)
 800324a:	9202      	str	r2, [sp, #8]
	ina.power_LSB   = (float)25 * ina.current_LSB/1000;
 800324c:	f7fd fd0e 	bl	8000c6c <__aeabi_fmul>
 8003250:	490d      	ldr	r1, [pc, #52]	; (8003288 <INA226_Init+0xd0>)
 8003252:	f7fd fb43 	bl	80008dc <__aeabi_fdiv>
 8003256:	f7fd f96d 	bl	8000534 <__aeabi_f2uiz>

	MSB = (uint8_t)(ina.calibration >> 8);
	LSB = (uint8_t)(ina.calibration & 0xFF);

	datos[0] = INA_CALIBRATION_REGISTER;
 800325a:	2305      	movs	r3, #5
	MSB = (uint8_t)(ina.calibration >> 8);
 800325c:	9a02      	ldr	r2, [sp, #8]
	datos[0] = INA_CALIBRATION_REGISTER;
 800325e:	7023      	strb	r3, [r4, #0]
	MSB = (uint8_t)(ina.calibration >> 8);
 8003260:	0a13      	lsrs	r3, r2, #8
	datos[1] = MSB;
 8003262:	7063      	strb	r3, [r4, #1]
	datos[2] = LSB;
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3, 100);
 8003264:	2364      	movs	r3, #100	; 0x64
	ina.power_LSB   = (float)25 * ina.current_LSB/1000;
 8003266:	60b0      	str	r0, [r6, #8]
	datos[2] = LSB;
 8003268:	70a2      	strb	r2, [r4, #2]
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3, 100);
 800326a:	2180      	movs	r1, #128	; 0x80
 800326c:	9300      	str	r3, [sp, #0]
 800326e:	0022      	movs	r2, r4
 8003270:	0028      	movs	r0, r5
 8003272:	3b61      	subs	r3, #97	; 0x61
 8003274:	f002 fa26 	bl	80056c4 <HAL_I2C_Master_Transmit>
}
 8003278:	b007      	add	sp, #28
 800327a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800327c:	2000021c 	.word	0x2000021c
 8003280:	200006c0 	.word	0x200006c0
 8003284:	41cdcd65 	.word	0x41cdcd65
 8003288:	447a0000 	.word	0x447a0000
 800328c:	4a9c4000 	.word	0x4a9c4000
 8003290:	41c80000 	.word	0x41c80000

08003294 <INA226_Vshunt>:

float INA226_Vshunt(void){
 8003294:	b530      	push	{r4, r5, lr}
 8003296:	b085      	sub	sp, #20
	uint16_t dato;
	uint32_t Vshunt;
	uint8_t datos[3];

	datos[0] = INA_SHUNT_VOLTAGE_REGISTER;
 8003298:	2301      	movs	r3, #1
 800329a:	466a      	mov	r2, sp
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 800329c:	2564      	movs	r5, #100	; 0x64
 800329e:	4c12      	ldr	r4, [pc, #72]	; (80032e8 <INA226_Vshunt+0x54>)
	datos[0] = INA_SHUNT_VOLTAGE_REGISTER;
 80032a0:	7313      	strb	r3, [r2, #12]
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 80032a2:	2180      	movs	r1, #128	; 0x80
 80032a4:	aa03      	add	r2, sp, #12
 80032a6:	0020      	movs	r0, r4
 80032a8:	9500      	str	r5, [sp, #0]
 80032aa:	f002 fa0b 	bl	80056c4 <HAL_I2C_Master_Transmit>

	HAL_I2C_Master_Receive(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2, 100);
 80032ae:	2302      	movs	r3, #2
 80032b0:	2181      	movs	r1, #129	; 0x81
 80032b2:	0020      	movs	r0, r4
 80032b4:	9500      	str	r5, [sp, #0]
 80032b6:	aa03      	add	r2, sp, #12
 80032b8:	f002 fa96 	bl	80057e8 <HAL_I2C_Master_Receive>
	dato = ((datos[0]<<8)|datos[1]);
 80032bc:	466b      	mov	r3, sp
 80032be:	8998      	ldrh	r0, [r3, #12]

	if(dato >= 65534){//si no hay carga conectada, devuelve el dato 65535(puede oscilar entre 65534 y 65535)
 80032c0:	4b0a      	ldr	r3, [pc, #40]	; (80032ec <INA226_Vshunt+0x58>)
 80032c2:	ba40      	rev16	r0, r0
 80032c4:	b280      	uxth	r0, r0
 80032c6:	4298      	cmp	r0, r3
 80032c8:	d80b      	bhi.n	80032e2 <INA226_Vshunt+0x4e>
		return 0;
	}else{
		Vshunt = (uint32_t)dato * INA_SHUNT_VOLTAGE_LSB;
 80032ca:	2319      	movs	r3, #25
 80032cc:	4358      	muls	r0, r3
		return Vshunt/10000.0;
 80032ce:	f7ff fe11 	bl	8002ef4 <__aeabi_ui2d>
 80032d2:	2200      	movs	r2, #0
 80032d4:	4b06      	ldr	r3, [pc, #24]	; (80032f0 <INA226_Vshunt+0x5c>)
 80032d6:	f7fe fb89 	bl	80019ec <__aeabi_ddiv>
 80032da:	f7ff fe79 	bl	8002fd0 <__aeabi_d2f>
	}
}
 80032de:	b005      	add	sp, #20
 80032e0:	bd30      	pop	{r4, r5, pc}
		return 0;
 80032e2:	2000      	movs	r0, #0
 80032e4:	e7fb      	b.n	80032de <INA226_Vshunt+0x4a>
 80032e6:	46c0      	nop			; (mov r8, r8)
 80032e8:	200006c0 	.word	0x200006c0
 80032ec:	0000fffd 	.word	0x0000fffd
 80032f0:	40c38800 	.word	0x40c38800

080032f4 <INA226_Vbus>:

float INA226_Vbus(void){
 80032f4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint16_t dato;
	uint32_t Vbus;
	uint8_t datos[3];

	datos[0] = INA_BUS_VOLTAGE_REGISTER;
 80032f6:	2502      	movs	r5, #2
 80032f8:	466b      	mov	r3, sp
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 80032fa:	2664      	movs	r6, #100	; 0x64
 80032fc:	4c0f      	ldr	r4, [pc, #60]	; (800333c <INA226_Vbus+0x48>)
	datos[0] = INA_BUS_VOLTAGE_REGISTER;
 80032fe:	731d      	strb	r5, [r3, #12]
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 8003300:	aa03      	add	r2, sp, #12
 8003302:	2301      	movs	r3, #1
 8003304:	2180      	movs	r1, #128	; 0x80
 8003306:	0020      	movs	r0, r4
 8003308:	9600      	str	r6, [sp, #0]
 800330a:	f002 f9db 	bl	80056c4 <HAL_I2C_Master_Transmit>

	HAL_I2C_Master_Receive(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2, 100);
 800330e:	aa03      	add	r2, sp, #12
 8003310:	002b      	movs	r3, r5
 8003312:	2181      	movs	r1, #129	; 0x81
 8003314:	0020      	movs	r0, r4
 8003316:	9600      	str	r6, [sp, #0]
 8003318:	f002 fa66 	bl	80057e8 <HAL_I2C_Master_Receive>
	dato = ((datos[0]<<8)|datos[1]);
	Vbus = (uint32_t)dato * INA_BUS_VOLTAGE_LSB;
 800331c:	466b      	mov	r3, sp
 800331e:	8998      	ldrh	r0, [r3, #12]
 8003320:	237d      	movs	r3, #125	; 0x7d
 8003322:	ba40      	rev16	r0, r0
 8003324:	b280      	uxth	r0, r0
 8003326:	4358      	muls	r0, r3

	return Vbus/100000.0;//Voltios;
 8003328:	f7ff fde4 	bl	8002ef4 <__aeabi_ui2d>
 800332c:	2200      	movs	r2, #0
 800332e:	4b04      	ldr	r3, [pc, #16]	; (8003340 <INA226_Vbus+0x4c>)
 8003330:	f7fe fb5c 	bl	80019ec <__aeabi_ddiv>
 8003334:	f7ff fe4c 	bl	8002fd0 <__aeabi_d2f>
}
 8003338:	b004      	add	sp, #16
 800333a:	bd70      	pop	{r4, r5, r6, pc}
 800333c:	200006c0 	.word	0x200006c0
 8003340:	40f86a00 	.word	0x40f86a00

08003344 <INA226_Current>:

float INA226_Current(void){
 8003344:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint16_t dato;
	uint32_t current;
	uint8_t datos[3];

	//todo esto es lo mismo que float INA226_Vshunt(void) ya que si ingreso esta funcion dentro de esta funcion, no me deja hacer debug
	datos[0] = INA_SHUNT_VOLTAGE_REGISTER;
 8003346:	2701      	movs	r7, #1
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 8003348:	2664      	movs	r6, #100	; 0x64
float INA226_Current(void){
 800334a:	b085      	sub	sp, #20
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 800334c:	4d1b      	ldr	r5, [pc, #108]	; (80033bc <INA226_Current+0x78>)
	datos[0] = INA_SHUNT_VOLTAGE_REGISTER;
 800334e:	ac03      	add	r4, sp, #12
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 8003350:	003b      	movs	r3, r7
 8003352:	0022      	movs	r2, r4
 8003354:	2180      	movs	r1, #128	; 0x80
	datos[0] = INA_SHUNT_VOLTAGE_REGISTER;
 8003356:	7027      	strb	r7, [r4, #0]
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 8003358:	0028      	movs	r0, r5
 800335a:	9600      	str	r6, [sp, #0]
 800335c:	f002 f9b2 	bl	80056c4 <HAL_I2C_Master_Transmit>

	HAL_I2C_Master_Receive(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2, 100);
 8003360:	2302      	movs	r3, #2
 8003362:	0022      	movs	r2, r4
 8003364:	2181      	movs	r1, #129	; 0x81
 8003366:	0028      	movs	r0, r5
 8003368:	9600      	str	r6, [sp, #0]
 800336a:	f002 fa3d 	bl	80057e8 <HAL_I2C_Master_Receive>
	dato = ((datos[0]<<8)|datos[1]);

	if(dato >= 65534){//si no hay carga conectada, devuelve el dato 65535(puede oscilar entre 65534 y 65535)
 800336e:	8823      	ldrh	r3, [r4, #0]
 8003370:	4a13      	ldr	r2, [pc, #76]	; (80033c0 <INA226_Current+0x7c>)
 8003372:	ba5b      	rev16	r3, r3
 8003374:	b29b      	uxth	r3, r3
		return 0;
 8003376:	2000      	movs	r0, #0
	if(dato >= 65534){//si no hay carga conectada, devuelve el dato 65535(puede oscilar entre 65534 y 65535)
 8003378:	4293      	cmp	r3, r2
 800337a:	d81c      	bhi.n	80033b6 <INA226_Current+0x72>
	///////////////////////////////////////////////////////////////////////////////////////////////////////////
	}else{
		datos[0] = INA_CURRENT_REGISTER;
 800337c:	2304      	movs	r3, #4
		HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 800337e:	0022      	movs	r2, r4
		datos[0] = INA_CURRENT_REGISTER;
 8003380:	7023      	strb	r3, [r4, #0]
		HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 8003382:	2180      	movs	r1, #128	; 0x80
 8003384:	003b      	movs	r3, r7
 8003386:	0028      	movs	r0, r5
 8003388:	9600      	str	r6, [sp, #0]
 800338a:	f002 f99b 	bl	80056c4 <HAL_I2C_Master_Transmit>

		HAL_I2C_Master_Receive(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2, 100);
 800338e:	2302      	movs	r3, #2
 8003390:	0022      	movs	r2, r4
 8003392:	2181      	movs	r1, #129	; 0x81
 8003394:	0028      	movs	r0, r5
 8003396:	9600      	str	r6, [sp, #0]
 8003398:	f002 fa26 	bl	80057e8 <HAL_I2C_Master_Receive>
		dato = ((datos[0]<<8)|datos[1]);
		current = (uint32_t)dato * (ina.current_LSB - 3750);//restar un valor entre 3000 y 5000 para calibrar las medidas (estoy lo hice con prueba error)
 800339c:	8820      	ldrh	r0, [r4, #0]
 800339e:	4a09      	ldr	r2, [pc, #36]	; (80033c4 <INA226_Current+0x80>)
 80033a0:	ba40      	rev16	r0, r0
 80033a2:	b283      	uxth	r3, r0
 80033a4:	6850      	ldr	r0, [r2, #4]
 80033a6:	4a08      	ldr	r2, [pc, #32]	; (80033c8 <INA226_Current+0x84>)
		return current/1000000;//mA;
 80033a8:	4908      	ldr	r1, [pc, #32]	; (80033cc <INA226_Current+0x88>)
		current = (uint32_t)dato * (ina.current_LSB - 3750);//restar un valor entre 3000 y 5000 para calibrar las medidas (estoy lo hice con prueba error)
 80033aa:	1880      	adds	r0, r0, r2
 80033ac:	4358      	muls	r0, r3
		return current/1000000;//mA;
 80033ae:	f7fc fec7 	bl	8000140 <__udivsi3>
 80033b2:	f7fd ff9d 	bl	80012f0 <__aeabi_ui2f>
		HAL_I2C_Master_Receive(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2, 100);
		dato = ((datos[0]<<8)|datos[1]);
		current = (uint32_t)dato * (ina.current_LSB-900);
		return current/1000000.0;//mA;
	}*/
}
 80033b6:	b005      	add	sp, #20
 80033b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80033ba:	46c0      	nop			; (mov r8, r8)
 80033bc:	200006c0 	.word	0x200006c0
 80033c0:	0000fffd 	.word	0x0000fffd
 80033c4:	2000021c 	.word	0x2000021c
 80033c8:	fffff15a 	.word	0xfffff15a
 80033cc:	000f4240 	.word	0x000f4240

080033d0 <INA226_Power>:

float INA226_Power(void){
 80033d0:	b530      	push	{r4, r5, lr}
 80033d2:	b085      	sub	sp, #20
	uint16_t dato;
	uint32_t power;
	uint8_t datos[3];

	datos[0] = INA_POWER_REGISTER;
 80033d4:	466a      	mov	r2, sp
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 80033d6:	2564      	movs	r5, #100	; 0x64
	datos[0] = INA_POWER_REGISTER;
 80033d8:	2303      	movs	r3, #3
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 80033da:	4c10      	ldr	r4, [pc, #64]	; (800341c <INA226_Power+0x4c>)
	datos[0] = INA_POWER_REGISTER;
 80033dc:	7313      	strb	r3, [r2, #12]
	HAL_I2C_Master_Transmit (&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1, 100);
 80033de:	2180      	movs	r1, #128	; 0x80
 80033e0:	aa03      	add	r2, sp, #12
 80033e2:	0020      	movs	r0, r4
 80033e4:	9500      	str	r5, [sp, #0]
 80033e6:	3b02      	subs	r3, #2
 80033e8:	f002 f96c 	bl	80056c4 <HAL_I2C_Master_Transmit>

	HAL_I2C_Master_Receive(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2, 100);
 80033ec:	aa03      	add	r2, sp, #12
 80033ee:	2302      	movs	r3, #2
 80033f0:	2181      	movs	r1, #129	; 0x81
 80033f2:	0020      	movs	r0, r4
 80033f4:	9500      	str	r5, [sp, #0]
 80033f6:	f002 f9f7 	bl	80057e8 <HAL_I2C_Master_Receive>
	dato = ((datos[0]<<8)|datos[1]);
	power = (uint32_t)dato * ina.power_LSB;
 80033fa:	466b      	mov	r3, sp
 80033fc:	8998      	ldrh	r0, [r3, #12]
 80033fe:	4b08      	ldr	r3, [pc, #32]	; (8003420 <INA226_Power+0x50>)
 8003400:	ba40      	rev16	r0, r0
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	b280      	uxth	r0, r0
 8003406:	4358      	muls	r0, r3
	return power/1000000.0;//Watts;
 8003408:	f7ff fd74 	bl	8002ef4 <__aeabi_ui2d>
 800340c:	2200      	movs	r2, #0
 800340e:	4b05      	ldr	r3, [pc, #20]	; (8003424 <INA226_Power+0x54>)
 8003410:	f7fe faec 	bl	80019ec <__aeabi_ddiv>
 8003414:	f7ff fddc 	bl	8002fd0 <__aeabi_d2f>
}
 8003418:	b005      	add	sp, #20
 800341a:	bd30      	pop	{r4, r5, pc}
 800341c:	200006c0 	.word	0x200006c0
 8003420:	2000021c 	.word	0x2000021c
 8003424:	412e8480 	.word	0x412e8480

08003428 <OLED_Write_Command_3bytes>:
	HAL_I2C_Master_Transmit (&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 26, 100);

	OLED_Clear();
}

void OLED_Write_Command_3bytes(uint8_t byte1, uint8_t byte2, uint8_t byte3){
 8003428:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t datos[4] = {CMD, byte1, byte2, byte3};
 800342a:	2300      	movs	r3, #0
 800342c:	ac03      	add	r4, sp, #12
 800342e:	7023      	strb	r3, [r4, #0]
	HAL_I2C_Master_Transmit (&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 4, 100);
 8003430:	3364      	adds	r3, #100	; 0x64
	uint8_t datos[4] = {CMD, byte1, byte2, byte3};
 8003432:	7060      	strb	r0, [r4, #1]
 8003434:	70a1      	strb	r1, [r4, #2]
 8003436:	70e2      	strb	r2, [r4, #3]
	HAL_I2C_Master_Transmit (&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 4, 100);
 8003438:	2178      	movs	r1, #120	; 0x78
 800343a:	9300      	str	r3, [sp, #0]
 800343c:	0022      	movs	r2, r4
 800343e:	3b60      	subs	r3, #96	; 0x60
 8003440:	4801      	ldr	r0, [pc, #4]	; (8003448 <OLED_Write_Command_3bytes+0x20>)
 8003442:	f002 f93f 	bl	80056c4 <HAL_I2C_Master_Transmit>
}
 8003446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8003448:	200006c0 	.word	0x200006c0

0800344c <OLED_Write_Data_1byte>:

void OLED_Write_Data_1byte(uint8_t byte1){
 800344c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t datos[2] = {DAT, byte1};
 800344e:	2340      	movs	r3, #64	; 0x40
 8003450:	466a      	mov	r2, sp
 8003452:	7313      	strb	r3, [r2, #12]
	HAL_I2C_Master_Transmit (&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 2, 100);
 8003454:	2364      	movs	r3, #100	; 0x64
	uint8_t datos[2] = {DAT, byte1};
 8003456:	7350      	strb	r0, [r2, #13]
	HAL_I2C_Master_Transmit (&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 2, 100);
 8003458:	2178      	movs	r1, #120	; 0x78
 800345a:	9300      	str	r3, [sp, #0]
 800345c:	aa03      	add	r2, sp, #12
 800345e:	3b62      	subs	r3, #98	; 0x62
 8003460:	4802      	ldr	r0, [pc, #8]	; (800346c <OLED_Write_Data_1byte+0x20>)
 8003462:	f002 f92f 	bl	80056c4 <HAL_I2C_Master_Transmit>
}
 8003466:	b005      	add	sp, #20
 8003468:	bd00      	pop	{pc}
 800346a:	46c0      	nop			; (mov r8, r8)
 800346c:	200006c0 	.word	0x200006c0

08003470 <OLED_Draw_Pixel>:

void OLED_Draw_Pixel(uint8_t pag_inicio, uint8_t pag_final, uint8_t col_inicio, uint16_t col_final, uint8_t pixel){
 8003470:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003472:	0015      	movs	r5, r2
 8003474:	001c      	movs	r4, r3
	uint8_t datos[2];
	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_final);
 8003476:	000a      	movs	r2, r1
void OLED_Draw_Pixel(uint8_t pag_inicio, uint8_t pag_final, uint8_t col_inicio, uint16_t col_final, uint8_t pixel){
 8003478:	ab08      	add	r3, sp, #32
	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_final);
 800347a:	0001      	movs	r1, r0
 800347c:	2022      	movs	r0, #34	; 0x22
void OLED_Draw_Pixel(uint8_t pag_inicio, uint8_t pag_final, uint8_t col_inicio, uint16_t col_final, uint8_t pixel){
 800347e:	781e      	ldrb	r6, [r3, #0]
	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_final);
 8003480:	f7ff ffd2 	bl	8003428 <OLED_Write_Command_3bytes>
	OLED_Write_Command_3bytes(SSD1306_COLUMNADDR,col_inicio,col_final);
 8003484:	0029      	movs	r1, r5
 8003486:	b2e2      	uxtb	r2, r4
 8003488:	2021      	movs	r0, #33	; 0x21
 800348a:	f7ff ffcd 	bl	8003428 <OLED_Write_Command_3bytes>

	datos[0] = DAT;
 800348e:	466a      	mov	r2, sp
 8003490:	2340      	movs	r3, #64	; 0x40
 8003492:	7313      	strb	r3, [r2, #12]
	datos[1] = pixel;

	HAL_I2C_Master_Transmit (&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 2, 100);
 8003494:	2364      	movs	r3, #100	; 0x64
	datos[1] = pixel;
 8003496:	7356      	strb	r6, [r2, #13]
	HAL_I2C_Master_Transmit (&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 2, 100);
 8003498:	2178      	movs	r1, #120	; 0x78
 800349a:	9300      	str	r3, [sp, #0]
 800349c:	aa03      	add	r2, sp, #12
 800349e:	3b62      	subs	r3, #98	; 0x62
 80034a0:	4801      	ldr	r0, [pc, #4]	; (80034a8 <OLED_Draw_Pixel+0x38>)
 80034a2:	f002 f90f 	bl	80056c4 <HAL_I2C_Master_Transmit>
}
 80034a6:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 80034a8:	200006c0 	.word	0x200006c0

080034ac <OLED_Clear>:

//Para limpiar la pantalla oled, esta funcion va desde la pag 0 hasta la pag 7
//Para la columna el datasheet menciona (en modo de direccionamiento horizontal):
//Si el puntero de la dirección de la columna alcanza la dirección final de la columna, el puntero de la dirección de la columna se restablece a la dirección de inicio de la columna y el puntero de dirección de página aumenta en 1.
//Es por eso que pongo de la columna 0 hasta la columna 1023(128columnas*8paginas)
void OLED_Clear(void){
 80034ac:	b597      	push	{r0, r1, r2, r4, r7, lr}
	uint8_t  pixel = 0;//lleno de ceros todos los pixeles
	//una pagina tiene 8pixeles de alto, entonces 128x8=1024, hay 1024 pixeles por pagina(cantidad de datos a enviar para limpiar la pantalla por cada pagina)
	//128x32: DAT +  512datos = 513
	//128x64: DAT + 1024datos = 1025
	//Es por eso que al tamaño de los datos[] a enviar le aumento 2
	uint8_t datos[col_final+2];
 80034ae:	4b10      	ldr	r3, [pc, #64]	; (80034f0 <OLED_Clear+0x44>)
void OLED_Clear(void){
 80034b0:	af02      	add	r7, sp, #8

	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_final);
 80034b2:	2207      	movs	r2, #7
	uint8_t datos[col_final+2];
 80034b4:	449d      	add	sp, r3
	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_final);
 80034b6:	2100      	movs	r1, #0
 80034b8:	2022      	movs	r0, #34	; 0x22
 80034ba:	f7ff ffb5 	bl	8003428 <OLED_Write_Command_3bytes>
	OLED_Write_Command_3bytes(SSD1306_COLUMNADDR,col_inicio,col_final);
 80034be:	22ff      	movs	r2, #255	; 0xff
 80034c0:	2100      	movs	r1, #0
 80034c2:	2021      	movs	r0, #33	; 0x21
 80034c4:	f7ff ffb0 	bl	8003428 <OLED_Write_Command_3bytes>

	datos[0] = DAT;

	for(int j=col_inicio;j<=col_final;j++){
		datos[j+1] = pixel;//dato[1], dato[2], dato[3], .... , dato[1023]
 80034c8:	2009      	movs	r0, #9
 80034ca:	2280      	movs	r2, #128	; 0x80
	datos[0] = DAT;
 80034cc:	2340      	movs	r3, #64	; 0x40
	uint8_t datos[col_final+2];
 80034ce:	ac02      	add	r4, sp, #8
		datos[j+1] = pixel;//dato[1], dato[2], dato[3], .... , dato[1023]
 80034d0:	2100      	movs	r1, #0
 80034d2:	4468      	add	r0, sp
 80034d4:	00d2      	lsls	r2, r2, #3
	datos[0] = DAT;
 80034d6:	7023      	strb	r3, [r4, #0]
		datos[j+1] = pixel;//dato[1], dato[2], dato[3], .... , dato[1023]
 80034d8:	f003 fa83 	bl	80069e2 <memset>
		//HAL_Delay(10); //descomentar para probar la libreria y ver la impresion de pixeles de manera lenta
	}

	HAL_I2C_Master_Transmit (&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, col_final+2, 100);
 80034dc:	2364      	movs	r3, #100	; 0x64
 80034de:	0022      	movs	r2, r4
 80034e0:	9300      	str	r3, [sp, #0]
 80034e2:	2178      	movs	r1, #120	; 0x78
 80034e4:	4b03      	ldr	r3, [pc, #12]	; (80034f4 <OLED_Clear+0x48>)
 80034e6:	4804      	ldr	r0, [pc, #16]	; (80034f8 <OLED_Clear+0x4c>)
 80034e8:	f002 f8ec 	bl	80056c4 <HAL_I2C_Master_Transmit>
}
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd91      	pop	{r0, r4, r7, pc}
 80034f0:	fffffbf8 	.word	0xfffffbf8
 80034f4:	00000401 	.word	0x00000401
 80034f8:	200006c0 	.word	0x200006c0

080034fc <OLED_Init>:
	datos[0]  = CMD;
 80034fc:	2300      	movs	r3, #0
	datos[1]  = SSD1306_DISPLAYOFF;//0xAE
 80034fe:	22ae      	movs	r2, #174	; 0xae
	datos[9]  = SSD1306_CHARGEPUMP;		   //0x8D
 8003500:	218d      	movs	r1, #141	; 0x8d
void OLED_Init(void){
 8003502:	b510      	push	{r4, lr}
 8003504:	b08a      	sub	sp, #40	; 0x28
	datos[0]  = CMD;
 8003506:	ac03      	add	r4, sp, #12
 8003508:	7023      	strb	r3, [r4, #0]
	datos[7]  = 0x00;						   //0x00
 800350a:	71e3      	strb	r3, [r4, #7]
	datos[12] = HORIZONTAL_ADDRESSING_MODE;   //Modo de direccionamiento horizontal
 800350c:	7323      	strb	r3, [r4, #12]
	datos[13] = (SSD1306_SEGREMAP | COLUMN_ADDRESS_0_MAPPED_TO_SEG127);	   //0xA1
 800350e:	33a1      	adds	r3, #161	; 0xa1
 8003510:	7363      	strb	r3, [r4, #13]
	datos[14] = (SET_COM_OUTPUT_SCAN_DIRECTION | SCAN_FROM_COM63_TO_0);	   //0xC8
 8003512:	3327      	adds	r3, #39	; 0x27
 8003514:	73a3      	strb	r3, [r4, #14]
	datos[15] = SSD1306_SETCOMPINS;		   //0xDA
 8003516:	3312      	adds	r3, #18
 8003518:	73e3      	strb	r3, [r4, #15]
		case 64: datos[16] = 0x12;break;
 800351a:	3bc8      	subs	r3, #200	; 0xc8
 800351c:	7423      	strb	r3, [r4, #16]
	datos[17] = SSD1306_SETCONTRAST;		   //0x81
 800351e:	336f      	adds	r3, #111	; 0x6f
 8003520:	7463      	strb	r3, [r4, #17]
	datos[18] = 0xCF;						   //0xCF
 8003522:	334e      	adds	r3, #78	; 0x4e
	datos[1]  = SSD1306_DISPLAYOFF;//0xAE
 8003524:	7062      	strb	r2, [r4, #1]
	datos[18] = 0xCF;						   //0xCF
 8003526:	74a3      	strb	r3, [r4, #18]
	datos[2]  = SSD1306_SETDISPLAYCLOCKDIV;   //0xD5;
 8003528:	3227      	adds	r2, #39	; 0x27
	datos[19] = SSD1306_SETPRECHARGE;         //0xD9
 800352a:	330a      	adds	r3, #10
	datos[2]  = SSD1306_SETDISPLAYCLOCKDIV;   //0xD5;
 800352c:	70a2      	strb	r2, [r4, #2]
	datos[19] = SSD1306_SETPRECHARGE;         //0xD9
 800352e:	74e3      	strb	r3, [r4, #19]
	datos[3]  = 0x80;//0x80
 8003530:	3a55      	subs	r2, #85	; 0x55
	datos[20] = 0xF1;						   //0xF1
 8003532:	3318      	adds	r3, #24
	datos[3]  = 0x80;//0x80
 8003534:	70e2      	strb	r2, [r4, #3]
	datos[20] = 0xF1;						   //0xF1
 8003536:	7523      	strb	r3, [r4, #20]
	datos[4]  = SSD1306_SETMULTIPLEX;//0xA8
 8003538:	3228      	adds	r2, #40	; 0x28
	datos[21] = SET_VCOMH_LEVEL;			   //0xDB
 800353a:	3b16      	subs	r3, #22
	datos[4]  = SSD1306_SETMULTIPLEX;//0xA8
 800353c:	7122      	strb	r2, [r4, #4]
	datos[21] = SET_VCOMH_LEVEL;			   //0xDB
 800353e:	7563      	strb	r3, [r4, #21]
	datos[5]  = (SSD1306_LCDHEIGHT-1);		   //0x3F  ----> 64 (0-63) valores 63=0x3F
 8003540:	3a69      	subs	r2, #105	; 0x69
	datos[23] = SET_ENTIRE_DISPLAY_ON;        //0xA4
 8003542:	3b37      	subs	r3, #55	; 0x37
	datos[5]  = (SSD1306_LCDHEIGHT-1);		   //0x3F  ----> 64 (0-63) valores 63=0x3F
 8003544:	7162      	strb	r2, [r4, #5]
	datos[9]  = SSD1306_CHARGEPUMP;		   //0x8D
 8003546:	7261      	strb	r1, [r4, #9]
	datos[23] = SET_ENTIRE_DISPLAY_ON;        //0xA4
 8003548:	75e3      	strb	r3, [r4, #23]
	datos[6]  = SSD1306_SETDISPLAYOFFSET;     //0xD3
 800354a:	3294      	adds	r2, #148	; 0x94
	datos[10] = 0x14;						   //0x14 ----> VCC generado por el circuito interno de step up que eleva el voltaje de alimentacion a 7.5V para los pixeles del oled
 800354c:	3979      	subs	r1, #121	; 0x79
	datos[24] = SSD1306_NORMALDISPLAY;	       //0xA6
 800354e:	3302      	adds	r3, #2
	datos[6]  = SSD1306_SETDISPLAYOFFSET;     //0xD3
 8003550:	71a2      	strb	r2, [r4, #6]
	datos[10] = 0x14;						   //0x14 ----> VCC generado por el circuito interno de step up que eleva el voltaje de alimentacion a 7.5V para los pixeles del oled
 8003552:	72a1      	strb	r1, [r4, #10]
	datos[8]  = (SSD1306_SETSTARTLINE | 0x00);  //0x40 ----> empezamos en la linea cero
 8003554:	3a93      	subs	r2, #147	; 0x93
	datos[11] = SSD1306_MEMORYMODE;		   //0x20
 8003556:	310c      	adds	r1, #12
	datos[24] = SSD1306_NORMALDISPLAY;	       //0xA6
 8003558:	7623      	strb	r3, [r4, #24]
	HAL_Delay(100);
 800355a:	2064      	movs	r0, #100	; 0x64
	datos[25] = SSD1306_DISPLAYON;			   //0xAF -----> enciendo el display
 800355c:	3309      	adds	r3, #9
	datos[8]  = (SSD1306_SETSTARTLINE | 0x00);  //0x40 ----> empezamos en la linea cero
 800355e:	7222      	strb	r2, [r4, #8]
	datos[11] = SSD1306_MEMORYMODE;		   //0x20
 8003560:	72e1      	strb	r1, [r4, #11]
	datos[22] = 0x40;						   //0x40
 8003562:	75a2      	strb	r2, [r4, #22]
	datos[25] = SSD1306_DISPLAYON;			   //0xAF -----> enciendo el display
 8003564:	7663      	strb	r3, [r4, #25]
	HAL_Delay(100);
 8003566:	f001 fa75 	bl	8004a54 <HAL_Delay>
	HAL_I2C_Master_Transmit (&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 26, 100);
 800356a:	2364      	movs	r3, #100	; 0x64
 800356c:	0022      	movs	r2, r4
 800356e:	2178      	movs	r1, #120	; 0x78
 8003570:	9300      	str	r3, [sp, #0]
 8003572:	4804      	ldr	r0, [pc, #16]	; (8003584 <OLED_Init+0x88>)
 8003574:	3b4a      	subs	r3, #74	; 0x4a
 8003576:	f002 f8a5 	bl	80056c4 <HAL_I2C_Master_Transmit>
	OLED_Clear();
 800357a:	f7ff ff97 	bl	80034ac <OLED_Clear>
}
 800357e:	b00a      	add	sp, #40	; 0x28
 8003580:	bd10      	pop	{r4, pc}
 8003582:	46c0      	nop			; (mov r8, r8)
 8003584:	200006c0 	.word	0x200006c0

08003588 <OLED_Draw_8_Pixel>:

void OLED_Draw_8_Pixel(uint8_t pag_inicio, uint8_t col_inicio, uint8_t pixel_8bits){
 8003588:	b570      	push	{r4, r5, r6, lr}
 800358a:	000c      	movs	r4, r1
 800358c:	0015      	movs	r5, r2
	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_inicio);
 800358e:	0001      	movs	r1, r0
 8003590:	0002      	movs	r2, r0
 8003592:	2022      	movs	r0, #34	; 0x22
 8003594:	f7ff ff48 	bl	8003428 <OLED_Write_Command_3bytes>
	OLED_Write_Command_3bytes(SSD1306_COLUMNADDR,col_inicio,col_inicio);
 8003598:	0022      	movs	r2, r4
 800359a:	0021      	movs	r1, r4
 800359c:	2021      	movs	r0, #33	; 0x21
 800359e:	f7ff ff43 	bl	8003428 <OLED_Write_Command_3bytes>
	OLED_Write_Data_1byte(pixel_8bits);
 80035a2:	0028      	movs	r0, r5
 80035a4:	f7ff ff52 	bl	800344c <OLED_Write_Data_1byte>
}
 80035a8:	bd70      	pop	{r4, r5, r6, pc}
	...

080035ac <OLED_Print_Letra>:

void OLED_Print_Letra(uint8_t pag, uint8_t col, uint8_t font_size, char letra){ //pagina(0,7)  columna(0-127)    letra
 80035ac:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint16_t pos;     //variable para almacenar la posicion recuperada de la matriz o arreglo
	letra = letra-32; //resto menos 32 para tener el codigo ASCCI
 80035ae:	3b20      	subs	r3, #32
void OLED_Print_Letra(uint8_t pag, uint8_t col, uint8_t font_size, char letra){ //pagina(0,7)  columna(0-127)    letra
 80035b0:	0007      	movs	r7, r0
 80035b2:	000c      	movs	r4, r1
 80035b4:	b087      	sub	sp, #28
	letra = letra-32; //resto menos 32 para tener el codigo ASCCI
 80035b6:	b2dd      	uxtb	r5, r3

	switch(font_size){
 80035b8:	2a02      	cmp	r2, #2
 80035ba:	d014      	beq.n	80035e6 <OLED_Print_Letra+0x3a>
 80035bc:	2a03      	cmp	r2, #3
 80035be:	d037      	beq.n	8003630 <OLED_Print_Letra+0x84>
 80035c0:	2a01      	cmp	r2, #1
 80035c2:	d104      	bne.n	80035ce <OLED_Print_Letra+0x22>
		case 1:
				pos = letra * FONT_1_WIDTH;  //me ubico en su array correcto multiplicando por 6
 80035c4:	2306      	movs	r3, #6
 80035c6:	435d      	muls	r5, r3
				for(int i=col; i<col+FONT_1_WIDTH; i++) {
 80035c8:	18ee      	adds	r6, r5, r3
 80035ca:	42b5      	cmp	r5, r6
 80035cc:	d101      	bne.n	80035d2 <OLED_Print_Letra+0x26>
			OLED_Draw_8_Pixel(pag+2,i,FONT_3[pos3]);
			pos3+=3;
		}
		break;
    }
}
 80035ce:	b007      	add	sp, #28
 80035d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
					OLED_Draw_8_Pixel(pag,i,FONT_1[pos]);
 80035d2:	4b39      	ldr	r3, [pc, #228]	; (80036b8 <OLED_Print_Letra+0x10c>)
 80035d4:	b2e1      	uxtb	r1, r4
 80035d6:	5d5a      	ldrb	r2, [r3, r5]
 80035d8:	0038      	movs	r0, r7
					pos++;
 80035da:	3501      	adds	r5, #1
					OLED_Draw_8_Pixel(pag,i,FONT_1[pos]);
 80035dc:	f7ff ffd4 	bl	8003588 <OLED_Draw_8_Pixel>
					pos++;
 80035e0:	b2ad      	uxth	r5, r5
				for(int i=col; i<col+FONT_1_WIDTH; i++) {
 80035e2:	3401      	adds	r4, #1
 80035e4:	e7f1      	b.n	80035ca <OLED_Print_Letra+0x1e>
				pos = letra * (FONT_2_WIDTH*2);  //me ubico en su array correcto multiplico por 2 ya que la altura sera de 16pixeles utilizando 8pixles por pagina y en total usara 2 paginas
 80035e6:	2312      	movs	r3, #18
 80035e8:	436b      	muls	r3, r5
 80035ea:	001d      	movs	r5, r3
 80035ec:	001e      	movs	r6, r3
 80035ee:	9302      	str	r3, [sp, #8]
				for(int i=col; i<col+FONT_2_WIDTH; i++) {       //9
 80035f0:	3509      	adds	r5, #9
 80035f2:	9101      	str	r1, [sp, #4]
 80035f4:	42ae      	cmp	r6, r5
 80035f6:	d10e      	bne.n	8003616 <OLED_Print_Letra+0x6a>
 80035f8:	9e02      	ldr	r6, [sp, #8]
 80035fa:	3612      	adds	r6, #18
				for(int i=col; i<col+FONT_2_WIDTH; i++) {      //9
 80035fc:	42b5      	cmp	r5, r6
 80035fe:	d0e6      	beq.n	80035ce <OLED_Print_Letra+0x22>
					OLED_Draw_8_Pixel(pag+1,i,FONT_2[pos]);
 8003600:	4b2e      	ldr	r3, [pc, #184]	; (80036bc <OLED_Print_Letra+0x110>)
 8003602:	1c78      	adds	r0, r7, #1
 8003604:	5d5a      	ldrb	r2, [r3, r5]
 8003606:	b2e1      	uxtb	r1, r4
 8003608:	b2c0      	uxtb	r0, r0
					pos++;
 800360a:	3501      	adds	r5, #1
					OLED_Draw_8_Pixel(pag+1,i,FONT_2[pos]);
 800360c:	f7ff ffbc 	bl	8003588 <OLED_Draw_8_Pixel>
					pos++;
 8003610:	b2ad      	uxth	r5, r5
				for(int i=col; i<col+FONT_2_WIDTH; i++) {      //9
 8003612:	3401      	adds	r4, #1
 8003614:	e7f2      	b.n	80035fc <OLED_Print_Letra+0x50>
					OLED_Draw_8_Pixel(pag,i,FONT_2[pos]);
 8003616:	4b29      	ldr	r3, [pc, #164]	; (80036bc <OLED_Print_Letra+0x110>)
 8003618:	0038      	movs	r0, r7
 800361a:	5d9a      	ldrb	r2, [r3, r6]
 800361c:	466b      	mov	r3, sp
 800361e:	7919      	ldrb	r1, [r3, #4]
 8003620:	f7ff ffb2 	bl	8003588 <OLED_Draw_8_Pixel>
				for(int i=col; i<col+FONT_2_WIDTH; i++) {       //9
 8003624:	9b01      	ldr	r3, [sp, #4]
					pos++;
 8003626:	3601      	adds	r6, #1
				for(int i=col; i<col+FONT_2_WIDTH; i++) {       //9
 8003628:	3301      	adds	r3, #1
					pos++;
 800362a:	b2b6      	uxth	r6, r6
				for(int i=col; i<col+FONT_2_WIDTH; i++) {       //9
 800362c:	9301      	str	r3, [sp, #4]
 800362e:	e7e1      	b.n	80035f4 <OLED_Print_Letra+0x48>
		pos = letra * (FONT_3_WIDTH*3);  //me ubico en su array correcto multiplico por 2 ya que la altura sera de 16pixeles utilizando 8pixles por pagina y en total usara 2 paginas
 8003630:	233c      	movs	r3, #60	; 0x3c
 8003632:	435d      	muls	r5, r3
 8003634:	002e      	movs	r6, r5
		uint16_t pos2 = (letra * (FONT_3_WIDTH*3))+1;
 8003636:	1c6b      	adds	r3, r5, #1
 8003638:	9301      	str	r3, [sp, #4]
		uint16_t pos3 = (letra * (FONT_3_WIDTH*3))+2;
 800363a:	1cab      	adds	r3, r5, #2
 800363c:	9302      	str	r3, [sp, #8]
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 800363e:	333a      	adds	r3, #58	; 0x3a
 8003640:	9104      	str	r1, [sp, #16]
 8003642:	9305      	str	r3, [sp, #20]
 8003644:	9103      	str	r1, [sp, #12]
 8003646:	9b05      	ldr	r3, [sp, #20]
 8003648:	429e      	cmp	r6, r3
 800364a:	d119      	bne.n	8003680 <OLED_Print_Letra+0xd4>
 800364c:	002e      	movs	r6, r5
 800364e:	363d      	adds	r6, #61	; 0x3d
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003650:	9b01      	ldr	r3, [sp, #4]
 8003652:	42b3      	cmp	r3, r6
 8003654:	d121      	bne.n	800369a <OLED_Print_Letra+0xee>
 8003656:	353e      	adds	r5, #62	; 0x3e
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003658:	9b02      	ldr	r3, [sp, #8]
 800365a:	42ab      	cmp	r3, r5
 800365c:	d0b7      	beq.n	80035ce <OLED_Print_Letra+0x22>
			OLED_Draw_8_Pixel(pag+2,i,FONT_3[pos3]);
 800365e:	4b18      	ldr	r3, [pc, #96]	; (80036c0 <OLED_Print_Letra+0x114>)
 8003660:	9a02      	ldr	r2, [sp, #8]
 8003662:	1cb8      	adds	r0, r7, #2
 8003664:	5c9a      	ldrb	r2, [r3, r2]
 8003666:	466b      	mov	r3, sp
 8003668:	b2c0      	uxtb	r0, r0
 800366a:	7c19      	ldrb	r1, [r3, #16]
 800366c:	f7ff ff8c 	bl	8003588 <OLED_Draw_8_Pixel>
			pos3+=3;
 8003670:	9b02      	ldr	r3, [sp, #8]
 8003672:	3303      	adds	r3, #3
 8003674:	b29b      	uxth	r3, r3
 8003676:	9302      	str	r3, [sp, #8]
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003678:	9b04      	ldr	r3, [sp, #16]
 800367a:	3301      	adds	r3, #1
 800367c:	9304      	str	r3, [sp, #16]
 800367e:	e7eb      	b.n	8003658 <OLED_Print_Letra+0xac>
			OLED_Draw_8_Pixel(pag,i,FONT_3[pos]);
 8003680:	4b0f      	ldr	r3, [pc, #60]	; (80036c0 <OLED_Print_Letra+0x114>)
 8003682:	0038      	movs	r0, r7
 8003684:	5d9a      	ldrb	r2, [r3, r6]
 8003686:	466b      	mov	r3, sp
 8003688:	7b19      	ldrb	r1, [r3, #12]
 800368a:	f7ff ff7d 	bl	8003588 <OLED_Draw_8_Pixel>
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 800368e:	9b03      	ldr	r3, [sp, #12]
			pos+=3;
 8003690:	3603      	adds	r6, #3
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003692:	3301      	adds	r3, #1
			pos+=3;
 8003694:	b2b6      	uxth	r6, r6
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003696:	9303      	str	r3, [sp, #12]
 8003698:	e7d5      	b.n	8003646 <OLED_Print_Letra+0x9a>
			OLED_Draw_8_Pixel(pag+1,i,FONT_3[pos2]);
 800369a:	4b09      	ldr	r3, [pc, #36]	; (80036c0 <OLED_Print_Letra+0x114>)
 800369c:	9a01      	ldr	r2, [sp, #4]
 800369e:	1c78      	adds	r0, r7, #1
 80036a0:	5c9a      	ldrb	r2, [r3, r2]
 80036a2:	b2e1      	uxtb	r1, r4
 80036a4:	b2c0      	uxtb	r0, r0
 80036a6:	f7ff ff6f 	bl	8003588 <OLED_Draw_8_Pixel>
			pos2+=3;
 80036aa:	9b01      	ldr	r3, [sp, #4]
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 80036ac:	3401      	adds	r4, #1
			pos2+=3;
 80036ae:	3303      	adds	r3, #3
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	9301      	str	r3, [sp, #4]
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 80036b4:	e7cc      	b.n	8003650 <OLED_Print_Letra+0xa4>
 80036b6:	46c0      	nop			; (mov r8, r8)
 80036b8:	08009a70 	.word	0x08009a70
 80036bc:	08009c98 	.word	0x08009c98
 80036c0:	0800a346 	.word	0x0800a346

080036c4 <OLED_Print_Text>:


void OLED_Print_Text(uint8_t pag, uint8_t col, uint8_t font_size, char *texto){
 80036c4:	b570      	push	{r4, r5, r6, lr}
 80036c6:	0006      	movs	r6, r0
 80036c8:	000c      	movs	r4, r1
 80036ca:	001d      	movs	r5, r3

	switch(font_size){
 80036cc:	2a02      	cmp	r2, #2
 80036ce:	d018      	beq.n	8003702 <OLED_Print_Text+0x3e>
 80036d0:	2a03      	cmp	r2, #3
 80036d2:	d022      	beq.n	800371a <OLED_Print_Text+0x56>
 80036d4:	2a01      	cmp	r2, #1
 80036d6:	d102      	bne.n	80036de <OLED_Print_Text+0x1a>
		case 1:
				while(*texto != '\0'){
 80036d8:	782b      	ldrb	r3, [r5, #0]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d100      	bne.n	80036e0 <OLED_Print_Text+0x1c>
					col=col+FONT_3_WIDTH; //aumento la posicion de la columna 9/11
		}
		break;
		///////////////////////////////////////////////////////////////////////////
	}
}
 80036de:	bd70      	pop	{r4, r5, r6, pc}
					OLED_Print_Letra(pag,col,1,*texto++);
 80036e0:	0021      	movs	r1, r4
 80036e2:	2201      	movs	r2, #1
 80036e4:	0030      	movs	r0, r6
					col=col+FONT_1_WIDTH; //aumento la posicion de la columna
 80036e6:	3406      	adds	r4, #6
					OLED_Print_Letra(pag,col,1,*texto++);
 80036e8:	f7ff ff60 	bl	80035ac <OLED_Print_Letra>
 80036ec:	3501      	adds	r5, #1
					col=col+FONT_1_WIDTH; //aumento la posicion de la columna
 80036ee:	b2e4      	uxtb	r4, r4
 80036f0:	e7f2      	b.n	80036d8 <OLED_Print_Text+0x14>
					OLED_Print_Letra(pag,col,2,*texto++);
 80036f2:	0021      	movs	r1, r4
 80036f4:	2202      	movs	r2, #2
 80036f6:	0030      	movs	r0, r6
 80036f8:	f7ff ff58 	bl	80035ac <OLED_Print_Letra>
					col=col+FONT_2_WIDTH; //aumento la posicion de la columna 9/11
 80036fc:	3409      	adds	r4, #9
					OLED_Print_Letra(pag,col,2,*texto++);
 80036fe:	3501      	adds	r5, #1
					col=col+FONT_2_WIDTH; //aumento la posicion de la columna 9/11
 8003700:	b2e4      	uxtb	r4, r4
				while(*texto != '\0'){
 8003702:	782b      	ldrb	r3, [r5, #0]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d1f4      	bne.n	80036f2 <OLED_Print_Text+0x2e>
 8003708:	e7e9      	b.n	80036de <OLED_Print_Text+0x1a>
					OLED_Print_Letra(pag,col,3,*texto++);
 800370a:	0021      	movs	r1, r4
 800370c:	2203      	movs	r2, #3
 800370e:	0030      	movs	r0, r6
 8003710:	f7ff ff4c 	bl	80035ac <OLED_Print_Letra>
					col=col+FONT_3_WIDTH; //aumento la posicion de la columna 9/11
 8003714:	3414      	adds	r4, #20
					OLED_Print_Letra(pag,col,3,*texto++);
 8003716:	3501      	adds	r5, #1
					col=col+FONT_3_WIDTH; //aumento la posicion de la columna 9/11
 8003718:	b2e4      	uxtb	r4, r4
				while(*texto != '\0'){
 800371a:	782b      	ldrb	r3, [r5, #0]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d1f4      	bne.n	800370a <OLED_Print_Text+0x46>
 8003720:	e7dd      	b.n	80036de <OLED_Print_Text+0x1a>

08003722 <OLED_Imagen_Small>:
			k++;
		}
	}
}

void OLED_Imagen_Small(uint8_t pag, uint8_t col, const unsigned char imagen[], uint8_t size_x, uint8_t size_y){
 8003722:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003724:	b087      	sub	sp, #28
 8003726:	9305      	str	r3, [sp, #20]
 8003728:	ab0c      	add	r3, sp, #48	; 0x30
 800372a:	781b      	ldrb	r3, [r3, #0]
 800372c:	000d      	movs	r5, r1
//			OLED_Draw_Pixel(pag,size_y/8, col,col+size_x, imagen[k]);
//			k++;
//		}
//	}

	for(int i=pag;i<pag+size_y/8;i++){
 800372e:	08db      	lsrs	r3, r3, #3
 8003730:	181b      	adds	r3, r3, r0
 8003732:	9303      	str	r3, [sp, #12]
	int k=0;
 8003734:	2300      	movs	r3, #0
	for(int i=pag;i<pag+size_y/8;i++){
 8003736:	0004      	movs	r4, r0
void OLED_Imagen_Small(uint8_t pag, uint8_t col, const unsigned char imagen[], uint8_t size_x, uint8_t size_y){
 8003738:	9204      	str	r2, [sp, #16]
	int k=0;
 800373a:	9302      	str	r3, [sp, #8]
	for(int i=pag;i<pag+size_y/8;i++){
 800373c:	9b03      	ldr	r3, [sp, #12]
 800373e:	42a3      	cmp	r3, r4
 8003740:	dc01      	bgt.n	8003746 <OLED_Imagen_Small+0x24>
		for(int j=col;j<col+size_x;j++){
			OLED_Draw_Pixel(i,i, j,j, imagen[k]);
			k++;
		}
	}
}
 8003742:	b007      	add	sp, #28
 8003744:	bdf0      	pop	{r4, r5, r6, r7, pc}
		for(int j=col;j<col+size_x;j++){
 8003746:	002e      	movs	r6, r5
 8003748:	9b04      	ldr	r3, [sp, #16]
 800374a:	9a02      	ldr	r2, [sp, #8]
 800374c:	189f      	adds	r7, r3, r2
 800374e:	9b05      	ldr	r3, [sp, #20]
 8003750:	195b      	adds	r3, r3, r5
 8003752:	42b3      	cmp	r3, r6
 8003754:	dc05      	bgt.n	8003762 <OLED_Imagen_Small+0x40>
 8003756:	9a02      	ldr	r2, [sp, #8]
 8003758:	1b5b      	subs	r3, r3, r5
 800375a:	18d3      	adds	r3, r2, r3
 800375c:	9302      	str	r3, [sp, #8]
	for(int i=pag;i<pag+size_y/8;i++){
 800375e:	3401      	adds	r4, #1
 8003760:	e7ec      	b.n	800373c <OLED_Imagen_Small+0x1a>
			OLED_Draw_Pixel(i,i, j,j, imagen[k]);
 8003762:	7839      	ldrb	r1, [r7, #0]
 8003764:	b2e0      	uxtb	r0, r4
 8003766:	b2b3      	uxth	r3, r6
 8003768:	b2f2      	uxtb	r2, r6
 800376a:	9100      	str	r1, [sp, #0]
 800376c:	0001      	movs	r1, r0
 800376e:	f7ff fe7f 	bl	8003470 <OLED_Draw_Pixel>
		for(int j=col;j<col+size_x;j++){
 8003772:	3601      	adds	r6, #1
 8003774:	3701      	adds	r7, #1
 8003776:	e7ea      	b.n	800374e <OLED_Imagen_Small+0x2c>

08003778 <ee_write.part.0>:
#endif
  }
  return true;
}
//##########################################################################################################
bool ee_write(uint32_t startVirtualAddress, uint32_t len, uint8_t *data)
 8003778:	b5f0      	push	{r4, r5, r6, r7, lr}
 800377a:	0005      	movs	r5, r0
 800377c:	0014      	movs	r4, r2
 800377e:	b093      	sub	sp, #76	; 0x4c
 8003780:	9103      	str	r1, [sp, #12]
      return false;
    }
  }	
#endif
#ifdef FLASH_TYPEPROGRAM_HALFWORD
  for (uint32_t i = 0; i < len ; i+=2)
 8003782:	002e      	movs	r6, r5
  HAL_FLASH_Unlock();
 8003784:	f001 fc0c 	bl	8004fa0 <HAL_FLASH_Unlock>
  for (uint32_t i = 0; i < len ; i+=2)
 8003788:	0027      	movs	r7, r4
 800378a:	9a03      	ldr	r2, [sp, #12]
 800378c:	1b73      	subs	r3, r6, r5
 800378e:	429a      	cmp	r2, r3
 8003790:	d808      	bhi.n	80037a4 <ee_write.part.0+0x2c>
 8003792:	002e      	movs	r6, r5
      return false;
    }
  }	
#endif
#ifdef FLASH_TYPEPROGRAM_DOUBLEWORD
  for (uint32_t i = 0; i < len; i += 8)
 8003794:	9a03      	ldr	r2, [sp, #12]
 8003796:	1b73      	subs	r3, r6, r5
 8003798:	429a      	cmp	r2, r3
 800379a:	d816      	bhi.n	80037ca <ee_write.part.0+0x52>
      HAL_FLASH_Lock();
      return false;
    }
  }
#endif
  HAL_FLASH_Lock();
 800379c:	f001 fc14 	bl	8004fc8 <HAL_FLASH_Lock>
  return true;
 80037a0:	2001      	movs	r0, #1
 80037a2:	e010      	b.n	80037c6 <ee_write.part.0+0x4e>
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, ((i + startVirtualAddress)) + _EE_ADDR_INUSE, (uint64_t)(data[i] | (data[i+1] << 8))) != HAL_OK)
 80037a4:	787a      	ldrb	r2, [r7, #1]
 80037a6:	783b      	ldrb	r3, [r7, #0]
 80037a8:	0212      	lsls	r2, r2, #8
 80037aa:	431a      	orrs	r2, r3
 80037ac:	4b2d      	ldr	r3, [pc, #180]	; (8003864 <ee_write.part.0+0xec>)
 80037ae:	2001      	movs	r0, #1
 80037b0:	18f1      	adds	r1, r6, r3
 80037b2:	2300      	movs	r3, #0
 80037b4:	f001 fc3c 	bl	8005030 <HAL_FLASH_Program>
 80037b8:	3702      	adds	r7, #2
 80037ba:	3602      	adds	r6, #2
 80037bc:	2800      	cmp	r0, #0
 80037be:	d0e4      	beq.n	800378a <ee_write.part.0+0x12>
      HAL_FLASH_Lock();
 80037c0:	f001 fc02 	bl	8004fc8 <HAL_FLASH_Lock>
      return false;
 80037c4:	2000      	movs	r0, #0
}
 80037c6:	b013      	add	sp, #76	; 0x4c
 80037c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    uint64_t data64 = data[i];
 80037ca:	2200      	movs	r2, #0
 80037cc:	7823      	ldrb	r3, [r4, #0]
    data64 += data[i + 2] * 0x10000;
 80037ce:	9207      	str	r2, [sp, #28]
    uint64_t data64 = data[i];
 80037d0:	9300      	str	r3, [sp, #0]
    data64 += data[i + 1] * 0x100;
 80037d2:	7863      	ldrb	r3, [r4, #1]
 80037d4:	9205      	str	r2, [sp, #20]
 80037d6:	021b      	lsls	r3, r3, #8
 80037d8:	9304      	str	r3, [sp, #16]
    data64 += data[i + 2] * 0x10000;
 80037da:	78a3      	ldrb	r3, [r4, #2]
    uint64_t data64 = data[i];
 80037dc:	9201      	str	r2, [sp, #4]
    data64 += data[i + 2] * 0x10000;
 80037de:	041b      	lsls	r3, r3, #16
 80037e0:	9306      	str	r3, [sp, #24]
 80037e2:	9806      	ldr	r0, [sp, #24]
 80037e4:	9907      	ldr	r1, [sp, #28]
 80037e6:	9a04      	ldr	r2, [sp, #16]
 80037e8:	9b05      	ldr	r3, [sp, #20]
 80037ea:	1812      	adds	r2, r2, r0
 80037ec:	414b      	adcs	r3, r1
 80037ee:	9800      	ldr	r0, [sp, #0]
 80037f0:	9901      	ldr	r1, [sp, #4]
 80037f2:	1812      	adds	r2, r2, r0
 80037f4:	414b      	adcs	r3, r1
    data64 += data[i + 3] * 0x1000000;
 80037f6:	78e1      	ldrb	r1, [r4, #3]
 80037f8:	0609      	lsls	r1, r1, #24
 80037fa:	9108      	str	r1, [sp, #32]
 80037fc:	17c9      	asrs	r1, r1, #31
 80037fe:	9109      	str	r1, [sp, #36]	; 0x24
 8003800:	9808      	ldr	r0, [sp, #32]
 8003802:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003804:	1812      	adds	r2, r2, r0
 8003806:	414b      	adcs	r3, r1
    data64 += data[i + 4] * 0x100000000;
 8003808:	7921      	ldrb	r1, [r4, #4]
 800380a:	910b      	str	r1, [sp, #44]	; 0x2c
 800380c:	2100      	movs	r1, #0
 800380e:	910a      	str	r1, [sp, #40]	; 0x28
 8003810:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003812:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003814:	1812      	adds	r2, r2, r0
 8003816:	414b      	adcs	r3, r1
    data64 += data[i + 5] * 0x10000000000;
 8003818:	7961      	ldrb	r1, [r4, #5]
 800381a:	0209      	lsls	r1, r1, #8
 800381c:	910d      	str	r1, [sp, #52]	; 0x34
 800381e:	2100      	movs	r1, #0
 8003820:	910c      	str	r1, [sp, #48]	; 0x30
 8003822:	980c      	ldr	r0, [sp, #48]	; 0x30
 8003824:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003826:	1812      	adds	r2, r2, r0
 8003828:	414b      	adcs	r3, r1
    data64 += data[i + 6] * 0x1000000000000;
 800382a:	79a1      	ldrb	r1, [r4, #6]
 800382c:	0409      	lsls	r1, r1, #16
 800382e:	910f      	str	r1, [sp, #60]	; 0x3c
 8003830:	2100      	movs	r1, #0
 8003832:	910e      	str	r1, [sp, #56]	; 0x38
 8003834:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003836:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003838:	1812      	adds	r2, r2, r0
 800383a:	414b      	adcs	r3, r1
    data64 += data[i + 7] * 0x100000000000000;
 800383c:	79e1      	ldrb	r1, [r4, #7]
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, ((i + startVirtualAddress)) + _EE_ADDR_INUSE, data64) != HAL_OK)
 800383e:	3408      	adds	r4, #8
    data64 += data[i + 7] * 0x100000000000000;
 8003840:	0609      	lsls	r1, r1, #24
 8003842:	9111      	str	r1, [sp, #68]	; 0x44
 8003844:	2100      	movs	r1, #0
 8003846:	9110      	str	r1, [sp, #64]	; 0x40
 8003848:	9810      	ldr	r0, [sp, #64]	; 0x40
 800384a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800384c:	1812      	adds	r2, r2, r0
 800384e:	414b      	adcs	r3, r1
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, ((i + startVirtualAddress)) + _EE_ADDR_INUSE, data64) != HAL_OK)
 8003850:	4904      	ldr	r1, [pc, #16]	; (8003864 <ee_write.part.0+0xec>)
 8003852:	2003      	movs	r0, #3
 8003854:	1871      	adds	r1, r6, r1
 8003856:	f001 fbeb 	bl	8005030 <HAL_FLASH_Program>
 800385a:	3608      	adds	r6, #8
 800385c:	2800      	cmp	r0, #0
 800385e:	d100      	bne.n	8003862 <ee_write.part.0+0xea>
 8003860:	e798      	b.n	8003794 <ee_write.part.0+0x1c>
 8003862:	e7ad      	b.n	80037c0 <ee_write.part.0+0x48>
 8003864:	0800f000 	.word	0x0800f000

08003868 <ee_format>:
{
 8003868:	b5f0      	push	{r4, r5, r6, r7, lr}
	flashErase.NbPages = 1;
 800386a:	2701      	movs	r7, #1
  flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 800386c:	2600      	movs	r6, #0
{
 800386e:	b085      	sub	sp, #20
 8003870:	0004      	movs	r4, r0
  HAL_FLASH_Unlock();
 8003872:	f001 fb95 	bl	8004fa0 <HAL_FLASH_Unlock>
  flashErase.PageAddress = _EE_ADDR_INUSE;
 8003876:	4b11      	ldr	r3, [pc, #68]	; (80038bc <ee_format+0x54>)
  if (HAL_FLASHEx_Erase(&flashErase, &error) == HAL_OK)
 8003878:	4669      	mov	r1, sp
 800387a:	a801      	add	r0, sp, #4
	flashErase.NbPages = 1;
 800387c:	9703      	str	r7, [sp, #12]
  flashErase.PageAddress = _EE_ADDR_INUSE;
 800387e:	9302      	str	r3, [sp, #8]
  flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 8003880:	9601      	str	r6, [sp, #4]
  if (HAL_FLASHEx_Erase(&flashErase, &error) == HAL_OK)
 8003882:	f001 fc3b 	bl	80050fc <HAL_FLASHEx_Erase>
 8003886:	0005      	movs	r5, r0
 8003888:	42b0      	cmp	r0, r6
 800388a:	d110      	bne.n	80038ae <ee_format+0x46>
    HAL_FLASH_Lock();
 800388c:	f001 fb9c 	bl	8004fc8 <HAL_FLASH_Lock>
    if (error != 0xFFFFFFFF)
 8003890:	9b00      	ldr	r3, [sp, #0]
 8003892:	3301      	adds	r3, #1
 8003894:	d10f      	bne.n	80038b6 <ee_format+0x4e>
      if (keepRamData == false)
 8003896:	42b4      	cmp	r4, r6
 8003898:	d106      	bne.n	80038a8 <ee_format+0x40>
        memset(ee_ram, 0xFF, _EE_USE_RAM_BYTE);
 800389a:	2280      	movs	r2, #128	; 0x80
 800389c:	21ff      	movs	r1, #255	; 0xff
 800389e:	4808      	ldr	r0, [pc, #32]	; (80038c0 <ee_format+0x58>)
 80038a0:	00d2      	lsls	r2, r2, #3
 80038a2:	f003 f89e 	bl	80069e2 <memset>
 80038a6:	003c      	movs	r4, r7
}
 80038a8:	0020      	movs	r0, r4
 80038aa:	b005      	add	sp, #20
 80038ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
  HAL_FLASH_Lock();
 80038ae:	f001 fb8b 	bl	8004fc8 <HAL_FLASH_Lock>
  return false;
 80038b2:	0034      	movs	r4, r6
 80038b4:	e7f8      	b.n	80038a8 <ee_format+0x40>
      return false;
 80038b6:	002c      	movs	r4, r5
 80038b8:	e7f6      	b.n	80038a8 <ee_format+0x40>
 80038ba:	46c0      	nop			; (mov r8, r8)
 80038bc:	0800f000 	.word	0x0800f000
 80038c0:	20000230 	.word	0x20000230

080038c4 <ee_read>:
{
 80038c4:	b530      	push	{r4, r5, lr}
  if ((startVirtualAddress + len) > _EE_SIZE)
 80038c6:	2480      	movs	r4, #128	; 0x80
 80038c8:	1841      	adds	r1, r0, r1
{
 80038ca:	0003      	movs	r3, r0
  if ((startVirtualAddress + len) > _EE_SIZE)
 80038cc:	00e4      	lsls	r4, r4, #3
    return false;
 80038ce:	2000      	movs	r0, #0
  if ((startVirtualAddress + len) > _EE_SIZE)
 80038d0:	42a1      	cmp	r1, r4
 80038d2:	d803      	bhi.n	80038dc <ee_read+0x18>
      ee_ram[i] = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
 80038d4:	4c07      	ldr	r4, [pc, #28]	; (80038f4 <ee_read+0x30>)
  for (uint32_t i = startVirtualAddress; i < len + startVirtualAddress; i++)
 80038d6:	4299      	cmp	r1, r3
 80038d8:	d801      	bhi.n	80038de <ee_read+0x1a>
  return true;
 80038da:	2001      	movs	r0, #1
}
 80038dc:	bd30      	pop	{r4, r5, pc}
    if (data != NULL)
 80038de:	4806      	ldr	r0, [pc, #24]	; (80038f8 <ee_read+0x34>)
 80038e0:	1818      	adds	r0, r3, r0
 80038e2:	2a00      	cmp	r2, #0
 80038e4:	d002      	beq.n	80038ec <ee_read+0x28>
      *data = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
 80038e6:	7805      	ldrb	r5, [r0, #0]
 80038e8:	7015      	strb	r5, [r2, #0]
      data++;
 80038ea:	3201      	adds	r2, #1
      ee_ram[i] = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
 80038ec:	7800      	ldrb	r0, [r0, #0]
 80038ee:	54e0      	strb	r0, [r4, r3]
  for (uint32_t i = startVirtualAddress; i < len + startVirtualAddress; i++)
 80038f0:	3301      	adds	r3, #1
 80038f2:	e7f0      	b.n	80038d6 <ee_read+0x12>
 80038f4:	20000230 	.word	0x20000230
 80038f8:	0800f000 	.word	0x0800f000

080038fc <ee_writeToRam>:
//##########################################################################################################
bool ee_writeToRam(uint32_t startVirtualAddress, uint32_t len, uint8_t* data)
{
 80038fc:	b570      	push	{r4, r5, r6, lr}
 80038fe:	000c      	movs	r4, r1
 8003900:	0011      	movs	r1, r2
#if (_EE_USE_RAM_BYTE > 0)
  if ((startVirtualAddress + len) > _EE_USE_RAM_BYTE)
 8003902:	2280      	movs	r2, #128	; 0x80
 8003904:	1905      	adds	r5, r0, r4
{
 8003906:	0003      	movs	r3, r0
  if ((startVirtualAddress + len) > _EE_USE_RAM_BYTE)
 8003908:	00d2      	lsls	r2, r2, #3
    return false;
 800390a:	2000      	movs	r0, #0
  if ((startVirtualAddress + len) > _EE_USE_RAM_BYTE)
 800390c:	4295      	cmp	r5, r2
 800390e:	d807      	bhi.n	8003920 <ee_writeToRam+0x24>
    return false;
 8003910:	1e08      	subs	r0, r1, #0
  if (data == NULL)
 8003912:	d005      	beq.n	8003920 <ee_writeToRam+0x24>
    return false;
  memcpy(&ee_ram[startVirtualAddress], data, len);
 8003914:	4803      	ldr	r0, [pc, #12]	; (8003924 <ee_writeToRam+0x28>)
 8003916:	0022      	movs	r2, r4
 8003918:	1818      	adds	r0, r3, r0
 800391a:	f003 f859 	bl	80069d0 <memcpy>
  return true;
 800391e:	2001      	movs	r0, #1
#else
  return false;
#endif
}
 8003920:	bd70      	pop	{r4, r5, r6, pc}
 8003922:	46c0      	nop			; (mov r8, r8)
 8003924:	20000230 	.word	0x20000230

08003928 <ee_commit>:
//##########################################################################################################
bool  ee_commit(void)
{
 8003928:	b510      	push	{r4, lr}
#if (_EE_USE_RAM_BYTE > 0)
  if (ee_format(true) == false)
 800392a:	2001      	movs	r0, #1
 800392c:	f7ff ff9c 	bl	8003868 <ee_format>
 8003930:	2800      	cmp	r0, #0
 8003932:	d005      	beq.n	8003940 <ee_commit+0x18>
  if (data == NULL)
 8003934:	2180      	movs	r1, #128	; 0x80
 8003936:	2000      	movs	r0, #0
 8003938:	4a02      	ldr	r2, [pc, #8]	; (8003944 <ee_commit+0x1c>)
 800393a:	00c9      	lsls	r1, r1, #3
 800393c:	f7ff ff1c 	bl	8003778 <ee_write.part.0>
    return false;
  return ee_write(0, _EE_USE_RAM_BYTE, ee_ram);
#else
  return false;
#endif
}
 8003940:	bd10      	pop	{r4, pc}
 8003942:	46c0      	nop			; (mov r8, r8)
 8003944:	20000230 	.word	0x20000230

08003948 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003948:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800394a:	2410      	movs	r4, #16
{
 800394c:	b096      	sub	sp, #88	; 0x58
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800394e:	222c      	movs	r2, #44	; 0x2c
 8003950:	2100      	movs	r1, #0
 8003952:	a80b      	add	r0, sp, #44	; 0x2c
 8003954:	f003 f845 	bl	80069e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003958:	0022      	movs	r2, r4
 800395a:	2100      	movs	r1, #0
 800395c:	a801      	add	r0, sp, #4
 800395e:	f003 f840 	bl	80069e2 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003962:	2214      	movs	r2, #20
 8003964:	2100      	movs	r1, #0
 8003966:	a805      	add	r0, sp, #20
 8003968:	f003 f83b 	bl	80069e2 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 800396c:	2312      	movs	r3, #18
 800396e:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8003970:	23a0      	movs	r3, #160	; 0xa0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003972:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003974:	2602      	movs	r6, #2
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8003976:	039b      	lsls	r3, r3, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003978:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800397a:	950d      	str	r5, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800397c:	950f      	str	r5, [sp, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800397e:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8003980:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003982:	9612      	str	r6, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8003984:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003986:	f002 f80b 	bl	80059a0 <HAL_RCC_OscConfig>
 800398a:	2800      	cmp	r0, #0
 800398c:	d001      	beq.n	8003992 <SystemClock_Config+0x4a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800398e:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003990:	e7fe      	b.n	8003990 <SystemClock_Config+0x48>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003992:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003994:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003996:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003998:	0029      	movs	r1, r5
 800399a:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800399c:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800399e:	9602      	str	r6, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80039a0:	f002 fa24 	bl	8005dec <HAL_RCC_ClockConfig>
 80039a4:	2800      	cmp	r0, #0
 80039a6:	d001      	beq.n	80039ac <SystemClock_Config+0x64>
 80039a8:	b672      	cpsid	i
  while (1)
 80039aa:	e7fe      	b.n	80039aa <SystemClock_Config+0x62>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80039ac:	2320      	movs	r3, #32
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80039ae:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80039b0:	9305      	str	r3, [sp, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 80039b2:	9408      	str	r4, [sp, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80039b4:	f002 fa9e 	bl	8005ef4 <HAL_RCCEx_PeriphCLKConfig>
 80039b8:	2800      	cmp	r0, #0
 80039ba:	d001      	beq.n	80039c0 <SystemClock_Config+0x78>
 80039bc:	b672      	cpsid	i
  while (1)
 80039be:	e7fe      	b.n	80039be <SystemClock_Config+0x76>
}
 80039c0:	b016      	add	sp, #88	; 0x58
 80039c2:	bd70      	pop	{r4, r5, r6, pc}

080039c4 <HAL_TIM_PeriodElapsedCallback>:
	if (htim->Instance == TIM6) {//Leemos el encoder cada 5ms
 80039c4:	4b06      	ldr	r3, [pc, #24]	; (80039e0 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 80039c6:	6802      	ldr	r2, [r0, #0]
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80039c8:	b510      	push	{r4, lr}
	if (htim->Instance == TIM6) {//Leemos el encoder cada 5ms
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d107      	bne.n	80039de <HAL_TIM_PeriodElapsedCallback+0x1a>
		VoutMath = Encoder_Run();
 80039ce:	f7ff fba5 	bl	800311c <Encoder_Run>
 80039d2:	4b04      	ldr	r3, [pc, #16]	; (80039e4 <HAL_TIM_PeriodElapsedCallback+0x20>)
		contMillis++;
 80039d4:	4a04      	ldr	r2, [pc, #16]	; (80039e8 <HAL_TIM_PeriodElapsedCallback+0x24>)
		VoutMath = Encoder_Run();
 80039d6:	6018      	str	r0, [r3, #0]
		contMillis++;
 80039d8:	8813      	ldrh	r3, [r2, #0]
 80039da:	3301      	adds	r3, #1
 80039dc:	8013      	strh	r3, [r2, #0]
}
 80039de:	bd10      	pop	{r4, pc}
 80039e0:	40001000 	.word	0x40001000
 80039e4:	20000640 	.word	0x20000640
 80039e8:	2000065e 	.word	0x2000065e

080039ec <medirCorriente>:
void medirCorriente(void){
 80039ec:	b510      	push	{r4, lr}
	current = INA226_Current();
 80039ee:	f7ff fca9 	bl	8003344 <INA226_Current>
 80039f2:	4b0e      	ldr	r3, [pc, #56]	; (8003a2c <medirCorriente+0x40>)
	if(current>=0){
 80039f4:	2100      	movs	r1, #0
	current = INA226_Current();
 80039f6:	6018      	str	r0, [r3, #0]
 80039f8:	1c04      	adds	r4, r0, #0
	if(current>=0){
 80039fa:	f7fc fd91 	bl	8000520 <__aeabi_fcmpge>
 80039fe:	1e01      	subs	r1, r0, #0
 8003a00:	d010      	beq.n	8003a24 <medirCorriente+0x38>
		sprintf(buff,"%4.0fmA",current);
 8003a02:	1c20      	adds	r0, r4, #0
 8003a04:	f7ff fa9c 	bl	8002f40 <__aeabi_f2d>
 8003a08:	4c09      	ldr	r4, [pc, #36]	; (8003a30 <medirCorriente+0x44>)
 8003a0a:	0002      	movs	r2, r0
 8003a0c:	000b      	movs	r3, r1
 8003a0e:	0020      	movs	r0, r4
 8003a10:	4908      	ldr	r1, [pc, #32]	; (8003a34 <medirCorriente+0x48>)
 8003a12:	f003 fc5d 	bl	80072d0 <siprintf>
		OLED_Print_Text(6,0,2,buff);
 8003a16:	0023      	movs	r3, r4
 8003a18:	2202      	movs	r2, #2
 8003a1a:	2100      	movs	r1, #0
		OLED_Print_Text(6,0,2,"   0mA");
 8003a1c:	2006      	movs	r0, #6
 8003a1e:	f7ff fe51 	bl	80036c4 <OLED_Print_Text>
}
 8003a22:	bd10      	pop	{r4, pc}
		OLED_Print_Text(6,0,2,"   0mA");
 8003a24:	2202      	movs	r2, #2
 8003a26:	4b04      	ldr	r3, [pc, #16]	; (8003a38 <medirCorriente+0x4c>)
 8003a28:	e7f8      	b.n	8003a1c <medirCorriente+0x30>
 8003a2a:	46c0      	nop			; (mov r8, r8)
 8003a2c:	20000660 	.word	0x20000660
 8003a30:	2000064c 	.word	0x2000064c
 8003a34:	0800b9cd 	.word	0x0800b9cd
 8003a38:	0800b9d5 	.word	0x0800b9d5

08003a3c <medirPotencia>:
void medirPotencia(void){
 8003a3c:	b510      	push	{r4, lr}
	power = INA226_Power();
 8003a3e:	f7ff fcc7 	bl	80033d0 <INA226_Power>
 8003a42:	4b0d      	ldr	r3, [pc, #52]	; (8003a78 <medirPotencia+0x3c>)
    if(power>=0){
 8003a44:	2100      	movs	r1, #0
	power = INA226_Power();
 8003a46:	6018      	str	r0, [r3, #0]
 8003a48:	1c04      	adds	r4, r0, #0
    if(power>=0){
 8003a4a:	f7fc fd69 	bl	8000520 <__aeabi_fcmpge>
	    OLED_Print_Text(5,96,1,"0.0W ");
 8003a4e:	4b0b      	ldr	r3, [pc, #44]	; (8003a7c <medirPotencia+0x40>)
    if(power>=0){
 8003a50:	2800      	cmp	r0, #0
 8003a52:	d00a      	beq.n	8003a6a <medirPotencia+0x2e>
	    sprintf(buff,"%2.1fW ",power);
 8003a54:	1c20      	adds	r0, r4, #0
 8003a56:	f7ff fa73 	bl	8002f40 <__aeabi_f2d>
 8003a5a:	4c09      	ldr	r4, [pc, #36]	; (8003a80 <medirPotencia+0x44>)
 8003a5c:	000b      	movs	r3, r1
 8003a5e:	0002      	movs	r2, r0
 8003a60:	4908      	ldr	r1, [pc, #32]	; (8003a84 <medirPotencia+0x48>)
 8003a62:	0020      	movs	r0, r4
 8003a64:	f003 fc34 	bl	80072d0 <siprintf>
	    OLED_Print_Text(5,96,1,buff);
 8003a68:	0023      	movs	r3, r4
	    OLED_Print_Text(5,96,1,"0.0W ");
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	2160      	movs	r1, #96	; 0x60
 8003a6e:	2005      	movs	r0, #5
 8003a70:	f7ff fe28 	bl	80036c4 <OLED_Print_Text>
}
 8003a74:	bd10      	pop	{r4, pc}
 8003a76:	46c0      	nop			; (mov r8, r8)
 8003a78:	200007a8 	.word	0x200007a8
 8003a7c:	0800b9e4 	.word	0x0800b9e4
 8003a80:	2000064c 	.word	0x2000064c
 8003a84:	0800b9dc 	.word	0x0800b9dc

08003a88 <Control_Estabilizar>:
void Control_Estabilizar(void){
 8003a88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8003a8a:	2100      	movs	r1, #0
 8003a8c:	48c8      	ldr	r0, [pc, #800]	; (8003db0 <Control_Estabilizar+0x328>)
 8003a8e:	f001 fa31 	bl	8004ef4 <HAL_DAC_Start>
    if(VoutMath > voltage){
 8003a92:	4bc8      	ldr	r3, [pc, #800]	; (8003db4 <Control_Estabilizar+0x32c>)
 8003a94:	681c      	ldr	r4, [r3, #0]
 8003a96:	4bc8      	ldr	r3, [pc, #800]	; (8003db8 <Control_Estabilizar+0x330>)
 8003a98:	1c20      	adds	r0, r4, #0
 8003a9a:	681d      	ldr	r5, [r3, #0]
 8003a9c:	1c29      	adds	r1, r5, #0
 8003a9e:	f7fc fd35 	bl	800050c <__aeabi_fcmpgt>
 8003aa2:	2800      	cmp	r0, #0
 8003aa4:	d02d      	beq.n	8003b02 <Control_Estabilizar+0x7a>
    	difference = VoutMath - voltage;
 8003aa6:	1c29      	adds	r1, r5, #0
 8003aa8:	1c20      	adds	r0, r4, #0
 8003aaa:	f7fd fa05 	bl	8000eb8 <__aeabi_fsub>
 8003aae:	4bc3      	ldr	r3, [pc, #780]	; (8003dbc <Control_Estabilizar+0x334>)
    		ENCO=ENCO-step;
 8003ab0:	4dc3      	ldr	r5, [pc, #780]	; (8003dc0 <Control_Estabilizar+0x338>)
    	difference = VoutMath - voltage;
 8003ab2:	6018      	str	r0, [r3, #0]
    	if(difference>=0.001 && difference<=rango){
 8003ab4:	4bc3      	ldr	r3, [pc, #780]	; (8003dc4 <Control_Estabilizar+0x33c>)
    	difference = VoutMath - voltage;
 8003ab6:	1c04      	adds	r4, r0, #0
    	if(difference>=0.001 && difference<=rango){
 8003ab8:	681e      	ldr	r6, [r3, #0]
 8003aba:	f7ff fa41 	bl	8002f40 <__aeabi_f2d>
 8003abe:	4ac2      	ldr	r2, [pc, #776]	; (8003dc8 <Control_Estabilizar+0x340>)
 8003ac0:	4bc2      	ldr	r3, [pc, #776]	; (8003dcc <Control_Estabilizar+0x344>)
    		ENCO=ENCO-step;
 8003ac2:	682f      	ldr	r7, [r5, #0]
    	if(difference>=0.001 && difference<=rango){
 8003ac4:	f7fc fcf2 	bl	80004ac <__aeabi_dcmpge>
 8003ac8:	2800      	cmp	r0, #0
 8003aca:	d055      	beq.n	8003b78 <Control_Estabilizar+0xf0>
 8003acc:	1c31      	adds	r1, r6, #0
 8003ace:	1c20      	adds	r0, r4, #0
 8003ad0:	f7fc fd12 	bl	80004f8 <__aeabi_fcmple>
 8003ad4:	2800      	cmp	r0, #0
 8003ad6:	d04f      	beq.n	8003b78 <Control_Estabilizar+0xf0>
    		ENCO=ENCO-step;
 8003ad8:	4bbd      	ldr	r3, [pc, #756]	; (8003dd0 <Control_Estabilizar+0x348>)
 8003ada:	6819      	ldr	r1, [r3, #0]
    		ENCO=ENCO-step*4;
 8003adc:	1c38      	adds	r0, r7, #0
 8003ade:	f7fd f9eb 	bl	8000eb8 <__aeabi_fsub>
 8003ae2:	6028      	str	r0, [r5, #0]
    	PWM = encoder+ENCO;
 8003ae4:	4bbb      	ldr	r3, [pc, #748]	; (8003dd4 <Control_Estabilizar+0x34c>)
 8003ae6:	6829      	ldr	r1, [r5, #0]
 8003ae8:	6818      	ldr	r0, [r3, #0]
 8003aea:	f7fc fd59 	bl	80005a0 <__aeabi_fadd>
 8003aee:	4bba      	ldr	r3, [pc, #744]	; (8003dd8 <Control_Estabilizar+0x350>)
 8003af0:	6018      	str	r0, [r3, #0]
    	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, PWM);
 8003af2:	f7fc fd1f 	bl	8000534 <__aeabi_f2uiz>
 8003af6:	2200      	movs	r2, #0
 8003af8:	0003      	movs	r3, r0
 8003afa:	0011      	movs	r1, r2
 8003afc:	48ac      	ldr	r0, [pc, #688]	; (8003db0 <Control_Estabilizar+0x328>)
 8003afe:	f001 f9cd 	bl	8004e9c <HAL_DAC_SetValue>
    if(VoutMath < voltage){
 8003b02:	4bac      	ldr	r3, [pc, #688]	; (8003db4 <Control_Estabilizar+0x32c>)
 8003b04:	681d      	ldr	r5, [r3, #0]
 8003b06:	4bac      	ldr	r3, [pc, #688]	; (8003db8 <Control_Estabilizar+0x330>)
 8003b08:	1c28      	adds	r0, r5, #0
 8003b0a:	681c      	ldr	r4, [r3, #0]
 8003b0c:	1c21      	adds	r1, r4, #0
 8003b0e:	f7fc fce9 	bl	80004e4 <__aeabi_fcmplt>
 8003b12:	2800      	cmp	r0, #0
 8003b14:	d02f      	beq.n	8003b76 <Control_Estabilizar+0xee>
    	difference = voltage - VoutMath;
 8003b16:	1c29      	adds	r1, r5, #0
 8003b18:	1c20      	adds	r0, r4, #0
 8003b1a:	f7fd f9cd 	bl	8000eb8 <__aeabi_fsub>
 8003b1e:	4ba7      	ldr	r3, [pc, #668]	; (8003dbc <Control_Estabilizar+0x334>)
    		ENCO=ENCO+step;
 8003b20:	4da7      	ldr	r5, [pc, #668]	; (8003dc0 <Control_Estabilizar+0x338>)
    	difference = voltage - VoutMath;
 8003b22:	6018      	str	r0, [r3, #0]
    	if(difference>=0.001 && difference<=rango){
 8003b24:	4ba7      	ldr	r3, [pc, #668]	; (8003dc4 <Control_Estabilizar+0x33c>)
    	difference = voltage - VoutMath;
 8003b26:	1c04      	adds	r4, r0, #0
    	if(difference>=0.001 && difference<=rango){
 8003b28:	681e      	ldr	r6, [r3, #0]
 8003b2a:	f7ff fa09 	bl	8002f40 <__aeabi_f2d>
 8003b2e:	4aa6      	ldr	r2, [pc, #664]	; (8003dc8 <Control_Estabilizar+0x340>)
 8003b30:	4ba6      	ldr	r3, [pc, #664]	; (8003dcc <Control_Estabilizar+0x344>)
    		ENCO=ENCO+step;
 8003b32:	682f      	ldr	r7, [r5, #0]
    	if(difference>=0.001 && difference<=rango){
 8003b34:	f7fc fcba 	bl	80004ac <__aeabi_dcmpge>
 8003b38:	2800      	cmp	r0, #0
 8003b3a:	d100      	bne.n	8003b3e <Control_Estabilizar+0xb6>
 8003b3c:	e0a9      	b.n	8003c92 <Control_Estabilizar+0x20a>
 8003b3e:	1c31      	adds	r1, r6, #0
 8003b40:	1c20      	adds	r0, r4, #0
 8003b42:	f7fc fcd9 	bl	80004f8 <__aeabi_fcmple>
 8003b46:	2800      	cmp	r0, #0
 8003b48:	d100      	bne.n	8003b4c <Control_Estabilizar+0xc4>
 8003b4a:	e0a2      	b.n	8003c92 <Control_Estabilizar+0x20a>
    		ENCO=ENCO+step;
 8003b4c:	4ba0      	ldr	r3, [pc, #640]	; (8003dd0 <Control_Estabilizar+0x348>)
 8003b4e:	1c39      	adds	r1, r7, #0
 8003b50:	6818      	ldr	r0, [r3, #0]
    		ENCO=ENCO+step*4;
 8003b52:	f7fc fd25 	bl	80005a0 <__aeabi_fadd>
 8003b56:	6028      	str	r0, [r5, #0]
    	PWM = encoder+ENCO;
 8003b58:	4b9e      	ldr	r3, [pc, #632]	; (8003dd4 <Control_Estabilizar+0x34c>)
 8003b5a:	6829      	ldr	r1, [r5, #0]
 8003b5c:	6818      	ldr	r0, [r3, #0]
 8003b5e:	f7fc fd1f 	bl	80005a0 <__aeabi_fadd>
 8003b62:	4b9d      	ldr	r3, [pc, #628]	; (8003dd8 <Control_Estabilizar+0x350>)
 8003b64:	6018      	str	r0, [r3, #0]
    	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, PWM);
 8003b66:	f7fc fce5 	bl	8000534 <__aeabi_f2uiz>
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	0003      	movs	r3, r0
 8003b6e:	0011      	movs	r1, r2
 8003b70:	488f      	ldr	r0, [pc, #572]	; (8003db0 <Control_Estabilizar+0x328>)
 8003b72:	f001 f993 	bl	8004e9c <HAL_DAC_SetValue>
}
 8003b76:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    	}else if(difference>rango && difference<=rango*2){
 8003b78:	1c31      	adds	r1, r6, #0
 8003b7a:	1c30      	adds	r0, r6, #0
 8003b7c:	f7fc fd10 	bl	80005a0 <__aeabi_fadd>
 8003b80:	1c31      	adds	r1, r6, #0
 8003b82:	9000      	str	r0, [sp, #0]
 8003b84:	1c20      	adds	r0, r4, #0
 8003b86:	f7fc fcc1 	bl	800050c <__aeabi_fcmpgt>
 8003b8a:	2800      	cmp	r0, #0
 8003b8c:	d005      	beq.n	8003b9a <Control_Estabilizar+0x112>
 8003b8e:	9900      	ldr	r1, [sp, #0]
 8003b90:	1c20      	adds	r0, r4, #0
 8003b92:	f7fc fcb1 	bl	80004f8 <__aeabi_fcmple>
 8003b96:	2800      	cmp	r0, #0
 8003b98:	d19e      	bne.n	8003ad8 <Control_Estabilizar+0x50>
    	}else if(difference>rango*2 && difference<=rango*3){
 8003b9a:	4990      	ldr	r1, [pc, #576]	; (8003ddc <Control_Estabilizar+0x354>)
 8003b9c:	1c30      	adds	r0, r6, #0
 8003b9e:	f7fd f865 	bl	8000c6c <__aeabi_fmul>
 8003ba2:	9900      	ldr	r1, [sp, #0]
 8003ba4:	9001      	str	r0, [sp, #4]
 8003ba6:	1c20      	adds	r0, r4, #0
 8003ba8:	f7fc fcb0 	bl	800050c <__aeabi_fcmpgt>
 8003bac:	2800      	cmp	r0, #0
 8003bae:	d006      	beq.n	8003bbe <Control_Estabilizar+0x136>
 8003bb0:	9901      	ldr	r1, [sp, #4]
 8003bb2:	1c20      	adds	r0, r4, #0
 8003bb4:	f7fc fca0 	bl	80004f8 <__aeabi_fcmple>
 8003bb8:	2800      	cmp	r0, #0
 8003bba:	d000      	beq.n	8003bbe <Control_Estabilizar+0x136>
 8003bbc:	e78c      	b.n	8003ad8 <Control_Estabilizar+0x50>
    	}else if(difference>rango*3 && difference<=rango*4){
 8003bbe:	2181      	movs	r1, #129	; 0x81
 8003bc0:	1c30      	adds	r0, r6, #0
 8003bc2:	05c9      	lsls	r1, r1, #23
 8003bc4:	f7fd f852 	bl	8000c6c <__aeabi_fmul>
 8003bc8:	9901      	ldr	r1, [sp, #4]
 8003bca:	9000      	str	r0, [sp, #0]
 8003bcc:	1c20      	adds	r0, r4, #0
 8003bce:	f7fc fc9d 	bl	800050c <__aeabi_fcmpgt>
 8003bd2:	2800      	cmp	r0, #0
 8003bd4:	d006      	beq.n	8003be4 <Control_Estabilizar+0x15c>
 8003bd6:	9900      	ldr	r1, [sp, #0]
 8003bd8:	1c20      	adds	r0, r4, #0
 8003bda:	f7fc fc8d 	bl	80004f8 <__aeabi_fcmple>
 8003bde:	2800      	cmp	r0, #0
 8003be0:	d000      	beq.n	8003be4 <Control_Estabilizar+0x15c>
 8003be2:	e779      	b.n	8003ad8 <Control_Estabilizar+0x50>
    	}else if(difference>rango*4 && difference<=rango*5){
 8003be4:	497e      	ldr	r1, [pc, #504]	; (8003de0 <Control_Estabilizar+0x358>)
 8003be6:	1c30      	adds	r0, r6, #0
 8003be8:	f7fd f840 	bl	8000c6c <__aeabi_fmul>
 8003bec:	9900      	ldr	r1, [sp, #0]
 8003bee:	9001      	str	r0, [sp, #4]
 8003bf0:	1c20      	adds	r0, r4, #0
 8003bf2:	f7fc fc8b 	bl	800050c <__aeabi_fcmpgt>
 8003bf6:	2800      	cmp	r0, #0
 8003bf8:	d006      	beq.n	8003c08 <Control_Estabilizar+0x180>
 8003bfa:	9901      	ldr	r1, [sp, #4]
 8003bfc:	1c20      	adds	r0, r4, #0
 8003bfe:	f7fc fc7b 	bl	80004f8 <__aeabi_fcmple>
 8003c02:	2800      	cmp	r0, #0
 8003c04:	d000      	beq.n	8003c08 <Control_Estabilizar+0x180>
 8003c06:	e767      	b.n	8003ad8 <Control_Estabilizar+0x50>
    	}else if(difference>rango*5 && difference<=rango*6){
 8003c08:	4976      	ldr	r1, [pc, #472]	; (8003de4 <Control_Estabilizar+0x35c>)
 8003c0a:	1c30      	adds	r0, r6, #0
 8003c0c:	f7fd f82e 	bl	8000c6c <__aeabi_fmul>
 8003c10:	9901      	ldr	r1, [sp, #4]
 8003c12:	9000      	str	r0, [sp, #0]
 8003c14:	1c20      	adds	r0, r4, #0
 8003c16:	f7fc fc79 	bl	800050c <__aeabi_fcmpgt>
 8003c1a:	2800      	cmp	r0, #0
 8003c1c:	d00c      	beq.n	8003c38 <Control_Estabilizar+0x1b0>
 8003c1e:	9900      	ldr	r1, [sp, #0]
 8003c20:	1c20      	adds	r0, r4, #0
 8003c22:	f7fc fc69 	bl	80004f8 <__aeabi_fcmple>
 8003c26:	2800      	cmp	r0, #0
 8003c28:	d006      	beq.n	8003c38 <Control_Estabilizar+0x1b0>
    		ENCO=ENCO-step*2;
 8003c2a:	4b69      	ldr	r3, [pc, #420]	; (8003dd0 <Control_Estabilizar+0x348>)
 8003c2c:	6818      	ldr	r0, [r3, #0]
 8003c2e:	1c01      	adds	r1, r0, #0
 8003c30:	f7fc fcb6 	bl	80005a0 <__aeabi_fadd>
    		ENCO=ENCO-step*4;
 8003c34:	1c01      	adds	r1, r0, #0
 8003c36:	e751      	b.n	8003adc <Control_Estabilizar+0x54>
    	}else if(difference>rango*6 && difference<=rango*7){
 8003c38:	496b      	ldr	r1, [pc, #428]	; (8003de8 <Control_Estabilizar+0x360>)
 8003c3a:	1c30      	adds	r0, r6, #0
 8003c3c:	f7fd f816 	bl	8000c6c <__aeabi_fmul>
 8003c40:	9900      	ldr	r1, [sp, #0]
 8003c42:	9001      	str	r0, [sp, #4]
 8003c44:	1c20      	adds	r0, r4, #0
 8003c46:	f7fc fc61 	bl	800050c <__aeabi_fcmpgt>
 8003c4a:	2800      	cmp	r0, #0
 8003c4c:	d00b      	beq.n	8003c66 <Control_Estabilizar+0x1de>
 8003c4e:	9901      	ldr	r1, [sp, #4]
 8003c50:	1c20      	adds	r0, r4, #0
 8003c52:	f7fc fc51 	bl	80004f8 <__aeabi_fcmple>
 8003c56:	2800      	cmp	r0, #0
 8003c58:	d005      	beq.n	8003c66 <Control_Estabilizar+0x1de>
    		ENCO=ENCO-step*3;
 8003c5a:	4960      	ldr	r1, [pc, #384]	; (8003ddc <Control_Estabilizar+0x354>)
    		ENCO=ENCO-step*4;
 8003c5c:	4b5c      	ldr	r3, [pc, #368]	; (8003dd0 <Control_Estabilizar+0x348>)
 8003c5e:	6818      	ldr	r0, [r3, #0]
 8003c60:	f7fd f804 	bl	8000c6c <__aeabi_fmul>
 8003c64:	e7e6      	b.n	8003c34 <Control_Estabilizar+0x1ac>
    	}else if(difference>rango*7 && difference<=rango*8){
 8003c66:	9901      	ldr	r1, [sp, #4]
 8003c68:	1c20      	adds	r0, r4, #0
 8003c6a:	f7fc fc4f 	bl	800050c <__aeabi_fcmpgt>
 8003c6e:	2800      	cmp	r0, #0
 8003c70:	d100      	bne.n	8003c74 <Control_Estabilizar+0x1ec>
 8003c72:	e737      	b.n	8003ae4 <Control_Estabilizar+0x5c>
 8003c74:	2182      	movs	r1, #130	; 0x82
 8003c76:	1c30      	adds	r0, r6, #0
 8003c78:	05c9      	lsls	r1, r1, #23
 8003c7a:	f7fc fff7 	bl	8000c6c <__aeabi_fmul>
 8003c7e:	1c01      	adds	r1, r0, #0
 8003c80:	1c20      	adds	r0, r4, #0
 8003c82:	f7fc fc39 	bl	80004f8 <__aeabi_fcmple>
 8003c86:	2800      	cmp	r0, #0
 8003c88:	d100      	bne.n	8003c8c <Control_Estabilizar+0x204>
 8003c8a:	e72b      	b.n	8003ae4 <Control_Estabilizar+0x5c>
    		ENCO=ENCO-step*4;
 8003c8c:	2181      	movs	r1, #129	; 0x81
 8003c8e:	05c9      	lsls	r1, r1, #23
 8003c90:	e7e4      	b.n	8003c5c <Control_Estabilizar+0x1d4>
    	}else if(difference>rango && difference<=rango*2){
 8003c92:	1c31      	adds	r1, r6, #0
 8003c94:	1c30      	adds	r0, r6, #0
 8003c96:	f7fc fc83 	bl	80005a0 <__aeabi_fadd>
 8003c9a:	1c31      	adds	r1, r6, #0
 8003c9c:	9000      	str	r0, [sp, #0]
 8003c9e:	1c20      	adds	r0, r4, #0
 8003ca0:	f7fc fc34 	bl	800050c <__aeabi_fcmpgt>
 8003ca4:	2800      	cmp	r0, #0
 8003ca6:	d006      	beq.n	8003cb6 <Control_Estabilizar+0x22e>
 8003ca8:	9900      	ldr	r1, [sp, #0]
 8003caa:	1c20      	adds	r0, r4, #0
 8003cac:	f7fc fc24 	bl	80004f8 <__aeabi_fcmple>
 8003cb0:	2800      	cmp	r0, #0
 8003cb2:	d000      	beq.n	8003cb6 <Control_Estabilizar+0x22e>
 8003cb4:	e74a      	b.n	8003b4c <Control_Estabilizar+0xc4>
    	}else if(difference>rango*2 && difference<=rango*3){
 8003cb6:	4949      	ldr	r1, [pc, #292]	; (8003ddc <Control_Estabilizar+0x354>)
 8003cb8:	1c30      	adds	r0, r6, #0
 8003cba:	f7fc ffd7 	bl	8000c6c <__aeabi_fmul>
 8003cbe:	9900      	ldr	r1, [sp, #0]
 8003cc0:	9001      	str	r0, [sp, #4]
 8003cc2:	1c20      	adds	r0, r4, #0
 8003cc4:	f7fc fc22 	bl	800050c <__aeabi_fcmpgt>
 8003cc8:	2800      	cmp	r0, #0
 8003cca:	d006      	beq.n	8003cda <Control_Estabilizar+0x252>
 8003ccc:	9901      	ldr	r1, [sp, #4]
 8003cce:	1c20      	adds	r0, r4, #0
 8003cd0:	f7fc fc12 	bl	80004f8 <__aeabi_fcmple>
 8003cd4:	2800      	cmp	r0, #0
 8003cd6:	d000      	beq.n	8003cda <Control_Estabilizar+0x252>
 8003cd8:	e738      	b.n	8003b4c <Control_Estabilizar+0xc4>
    	}else if(difference>rango*3 && difference<=rango*4){
 8003cda:	2181      	movs	r1, #129	; 0x81
 8003cdc:	1c30      	adds	r0, r6, #0
 8003cde:	05c9      	lsls	r1, r1, #23
 8003ce0:	f7fc ffc4 	bl	8000c6c <__aeabi_fmul>
 8003ce4:	9901      	ldr	r1, [sp, #4]
 8003ce6:	9000      	str	r0, [sp, #0]
 8003ce8:	1c20      	adds	r0, r4, #0
 8003cea:	f7fc fc0f 	bl	800050c <__aeabi_fcmpgt>
 8003cee:	2800      	cmp	r0, #0
 8003cf0:	d006      	beq.n	8003d00 <Control_Estabilizar+0x278>
 8003cf2:	9900      	ldr	r1, [sp, #0]
 8003cf4:	1c20      	adds	r0, r4, #0
 8003cf6:	f7fc fbff 	bl	80004f8 <__aeabi_fcmple>
 8003cfa:	2800      	cmp	r0, #0
 8003cfc:	d000      	beq.n	8003d00 <Control_Estabilizar+0x278>
 8003cfe:	e725      	b.n	8003b4c <Control_Estabilizar+0xc4>
    	}else if(difference>rango*4 && difference<=rango*5){
 8003d00:	4937      	ldr	r1, [pc, #220]	; (8003de0 <Control_Estabilizar+0x358>)
 8003d02:	1c30      	adds	r0, r6, #0
 8003d04:	f7fc ffb2 	bl	8000c6c <__aeabi_fmul>
 8003d08:	9900      	ldr	r1, [sp, #0]
 8003d0a:	9001      	str	r0, [sp, #4]
 8003d0c:	1c20      	adds	r0, r4, #0
 8003d0e:	f7fc fbfd 	bl	800050c <__aeabi_fcmpgt>
 8003d12:	2800      	cmp	r0, #0
 8003d14:	d006      	beq.n	8003d24 <Control_Estabilizar+0x29c>
 8003d16:	9901      	ldr	r1, [sp, #4]
 8003d18:	1c20      	adds	r0, r4, #0
 8003d1a:	f7fc fbed 	bl	80004f8 <__aeabi_fcmple>
 8003d1e:	2800      	cmp	r0, #0
 8003d20:	d000      	beq.n	8003d24 <Control_Estabilizar+0x29c>
 8003d22:	e713      	b.n	8003b4c <Control_Estabilizar+0xc4>
    	}else if(difference>rango*5 && difference<=rango*6){
 8003d24:	492f      	ldr	r1, [pc, #188]	; (8003de4 <Control_Estabilizar+0x35c>)
 8003d26:	1c30      	adds	r0, r6, #0
 8003d28:	f7fc ffa0 	bl	8000c6c <__aeabi_fmul>
 8003d2c:	9901      	ldr	r1, [sp, #4]
 8003d2e:	9000      	str	r0, [sp, #0]
 8003d30:	1c20      	adds	r0, r4, #0
 8003d32:	f7fc fbeb 	bl	800050c <__aeabi_fcmpgt>
 8003d36:	2800      	cmp	r0, #0
 8003d38:	d00c      	beq.n	8003d54 <Control_Estabilizar+0x2cc>
 8003d3a:	9900      	ldr	r1, [sp, #0]
 8003d3c:	1c20      	adds	r0, r4, #0
 8003d3e:	f7fc fbdb 	bl	80004f8 <__aeabi_fcmple>
 8003d42:	2800      	cmp	r0, #0
 8003d44:	d006      	beq.n	8003d54 <Control_Estabilizar+0x2cc>
    		ENCO=ENCO+step*2;
 8003d46:	4b22      	ldr	r3, [pc, #136]	; (8003dd0 <Control_Estabilizar+0x348>)
 8003d48:	6818      	ldr	r0, [r3, #0]
 8003d4a:	1c01      	adds	r1, r0, #0
 8003d4c:	f7fc fc28 	bl	80005a0 <__aeabi_fadd>
    		ENCO=ENCO+step*4;
 8003d50:	1c39      	adds	r1, r7, #0
 8003d52:	e6fe      	b.n	8003b52 <Control_Estabilizar+0xca>
    	}else if(difference>rango*6 && difference<=rango*7){
 8003d54:	4924      	ldr	r1, [pc, #144]	; (8003de8 <Control_Estabilizar+0x360>)
 8003d56:	1c30      	adds	r0, r6, #0
 8003d58:	f7fc ff88 	bl	8000c6c <__aeabi_fmul>
 8003d5c:	9900      	ldr	r1, [sp, #0]
 8003d5e:	9001      	str	r0, [sp, #4]
 8003d60:	1c20      	adds	r0, r4, #0
 8003d62:	f7fc fbd3 	bl	800050c <__aeabi_fcmpgt>
 8003d66:	2800      	cmp	r0, #0
 8003d68:	d00b      	beq.n	8003d82 <Control_Estabilizar+0x2fa>
 8003d6a:	9901      	ldr	r1, [sp, #4]
 8003d6c:	1c20      	adds	r0, r4, #0
 8003d6e:	f7fc fbc3 	bl	80004f8 <__aeabi_fcmple>
 8003d72:	2800      	cmp	r0, #0
 8003d74:	d005      	beq.n	8003d82 <Control_Estabilizar+0x2fa>
    		ENCO=ENCO+step*3;
 8003d76:	4919      	ldr	r1, [pc, #100]	; (8003ddc <Control_Estabilizar+0x354>)
    		ENCO=ENCO+step*4;
 8003d78:	4b15      	ldr	r3, [pc, #84]	; (8003dd0 <Control_Estabilizar+0x348>)
 8003d7a:	6818      	ldr	r0, [r3, #0]
 8003d7c:	f7fc ff76 	bl	8000c6c <__aeabi_fmul>
 8003d80:	e7e6      	b.n	8003d50 <Control_Estabilizar+0x2c8>
    	}else if(difference>rango*7 && difference<=rango*8){
 8003d82:	9901      	ldr	r1, [sp, #4]
 8003d84:	1c20      	adds	r0, r4, #0
 8003d86:	f7fc fbc1 	bl	800050c <__aeabi_fcmpgt>
 8003d8a:	2800      	cmp	r0, #0
 8003d8c:	d100      	bne.n	8003d90 <Control_Estabilizar+0x308>
 8003d8e:	e6e3      	b.n	8003b58 <Control_Estabilizar+0xd0>
 8003d90:	2182      	movs	r1, #130	; 0x82
 8003d92:	1c30      	adds	r0, r6, #0
 8003d94:	05c9      	lsls	r1, r1, #23
 8003d96:	f7fc ff69 	bl	8000c6c <__aeabi_fmul>
 8003d9a:	1c01      	adds	r1, r0, #0
 8003d9c:	1c20      	adds	r0, r4, #0
 8003d9e:	f7fc fbab 	bl	80004f8 <__aeabi_fcmple>
 8003da2:	2800      	cmp	r0, #0
 8003da4:	d100      	bne.n	8003da8 <Control_Estabilizar+0x320>
 8003da6:	e6d7      	b.n	8003b58 <Control_Estabilizar+0xd0>
    		ENCO=ENCO+step*4;
 8003da8:	2181      	movs	r1, #129	; 0x81
 8003daa:	05c9      	lsls	r1, r1, #23
 8003dac:	e7e4      	b.n	8003d78 <Control_Estabilizar+0x2f0>
 8003dae:	46c0      	nop			; (mov r8, r8)
 8003db0:	200006ac 	.word	0x200006ac
 8003db4:	20000640 	.word	0x20000640
 8003db8:	200007b0 	.word	0x200007b0
 8003dbc:	20000664 	.word	0x20000664
 8003dc0:	20000630 	.word	0x20000630
 8003dc4:	20000010 	.word	0x20000010
 8003dc8:	d2f1a9fc 	.word	0xd2f1a9fc
 8003dcc:	3f50624d 	.word	0x3f50624d
 8003dd0:	20000014 	.word	0x20000014
 8003dd4:	20000668 	.word	0x20000668
 8003dd8:	20000634 	.word	0x20000634
 8003ddc:	40400000 	.word	0x40400000
 8003de0:	40a00000 	.word	0x40a00000
 8003de4:	40c00000 	.word	0x40c00000
 8003de8:	40e00000 	.word	0x40e00000

08003dec <PWM_set_Freq_DutyCycle>:
void PWM_set_Freq_DutyCycle(uint16_t freq, uint8_t duty, uint32_t tiempo){
 8003dec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8003dee:	4c13      	ldr	r4, [pc, #76]	; (8003e3c <PWM_set_Freq_DutyCycle+0x50>)
void PWM_set_Freq_DutyCycle(uint16_t freq, uint8_t duty, uint32_t tiempo){
 8003df0:	000d      	movs	r5, r1
 8003df2:	9001      	str	r0, [sp, #4]
    HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8003df4:	2100      	movs	r1, #0
 8003df6:	0020      	movs	r0, r4
void PWM_set_Freq_DutyCycle(uint16_t freq, uint8_t duty, uint32_t tiempo){
 8003df8:	0016      	movs	r6, r2
    HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8003dfa:	f002 fd07 	bl	800680c <HAL_TIM_PWM_Start>
	freq = freqOsc/(freq*prescaler);
 8003dfe:	2118      	movs	r1, #24
 8003e00:	9b01      	ldr	r3, [sp, #4]
 8003e02:	480f      	ldr	r0, [pc, #60]	; (8003e40 <PWM_set_Freq_DutyCycle+0x54>)
 8003e04:	4359      	muls	r1, r3
 8003e06:	f7fc f99b 	bl	8000140 <__udivsi3>
	__HAL_TIM_SET_AUTORELOAD(&htim15,freq);//Si quiero cambiar la frecuencia modifico: __HAL_TIM_SET_AUTORELOAD(&htim15, frecuencia que quiero)
 8003e0a:	6827      	ldr	r7, [r4, #0]
 8003e0c:	b280      	uxth	r0, r0
 8003e0e:	62f8      	str	r0, [r7, #44]	; 0x2c
	valor_CCR = (__HAL_TIM_GET_AUTORELOAD(&htim15)+1)*duty/100;//__HAL_TIM_GET_AUTORELOAD(&htim15): esto es el valor de 10-1 osea 9, por eso le sumo 1 para volver a tener 10, y por 0.5 ya que quiero 50% del duty cycle
 8003e10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
	__HAL_TIM_SET_AUTORELOAD(&htim15,freq);//Si quiero cambiar la frecuencia modifico: __HAL_TIM_SET_AUTORELOAD(&htim15, frecuencia que quiero)
 8003e12:	60e0      	str	r0, [r4, #12]
	valor_CCR = (__HAL_TIM_GET_AUTORELOAD(&htim15)+1)*duty/100;//__HAL_TIM_GET_AUTORELOAD(&htim15): esto es el valor de 10-1 osea 9, por eso le sumo 1 para volver a tener 10, y por 0.5 ya que quiero 50% del duty cycle
 8003e14:	3201      	adds	r2, #1
 8003e16:	1c28      	adds	r0, r5, #0
 8003e18:	2d64      	cmp	r5, #100	; 0x64
 8003e1a:	d900      	bls.n	8003e1e <PWM_set_Freq_DutyCycle+0x32>
 8003e1c:	2064      	movs	r0, #100	; 0x64
 8003e1e:	b2c0      	uxtb	r0, r0
 8003e20:	4350      	muls	r0, r2
 8003e22:	2164      	movs	r1, #100	; 0x64
 8003e24:	f7fc f98c 	bl	8000140 <__udivsi3>
 8003e28:	b280      	uxth	r0, r0
    __HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, valor_CCR);
 8003e2a:	6378      	str	r0, [r7, #52]	; 0x34
    HAL_Delay(tiempo);
 8003e2c:	0030      	movs	r0, r6
 8003e2e:	f000 fe11 	bl	8004a54 <HAL_Delay>
    HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 8003e32:	2100      	movs	r1, #0
 8003e34:	0020      	movs	r0, r4
 8003e36:	f002 fd37 	bl	80068a8 <HAL_TIM_PWM_Stop>
}
 8003e3a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8003e3c:	20000714 	.word	0x20000714
 8003e40:	02dc6c00 	.word	0x02dc6c00

08003e44 <main>:
{
 8003e44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e46:	b09f      	sub	sp, #124	; 0x7c
  HAL_Init();
 8003e48:	f000 fde2 	bl	8004a10 <HAL_Init>
  SystemClock_Config();
 8003e4c:	f7ff fd7c 	bl	8003948 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e50:	2214      	movs	r2, #20
 8003e52:	2100      	movs	r1, #0
 8003e54:	a816      	add	r0, sp, #88	; 0x58
 8003e56:	f002 fdc4 	bl	80069e2 <memset>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003e5a:	2080      	movs	r0, #128	; 0x80
 8003e5c:	4ba7      	ldr	r3, [pc, #668]	; (80040fc <main+0x2b8>)
 8003e5e:	03c0      	lsls	r0, r0, #15
 8003e60:	6959      	ldr	r1, [r3, #20]
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 8003e62:	2580      	movs	r5, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003e64:	4301      	orrs	r1, r0
 8003e66:	6159      	str	r1, [r3, #20]
 8003e68:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 8003e6a:	006d      	lsls	r5, r5, #1
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003e6c:	4002      	ands	r2, r0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e6e:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003e70:	9206      	str	r2, [sp, #24]
 8003e72:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e74:	6959      	ldr	r1, [r3, #20]
 8003e76:	0280      	lsls	r0, r0, #10
 8003e78:	4301      	orrs	r1, r0
 8003e7a:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e7c:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e7e:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e80:	02c9      	lsls	r1, r1, #11
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e82:	4002      	ands	r2, r0
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 8003e84:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e86:	9207      	str	r2, [sp, #28]
 8003e88:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e8a:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 8003e8c:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e8e:	430a      	orrs	r2, r1
 8003e90:	615a      	str	r2, [r3, #20]
 8003e92:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 8003e94:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e96:	400b      	ands	r3, r1
 8003e98:	9308      	str	r3, [sp, #32]
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 8003e9a:	0029      	movs	r1, r5
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e9c:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 8003e9e:	f001 fa33 	bl	8005308 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOF, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	21c0      	movs	r1, #192	; 0xc0
 8003ea6:	4896      	ldr	r0, [pc, #600]	; (8004100 <main+0x2bc>)
 8003ea8:	f001 fa2e 	bl	8005308 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = stateCharger_Pin;
 8003eac:	2380      	movs	r3, #128	; 0x80
 8003eae:	00db      	lsls	r3, r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003eb0:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = stateCharger_Pin;
 8003eb2:	9316      	str	r3, [sp, #88]	; 0x58
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003eb4:	2302      	movs	r3, #2
  HAL_GPIO_Init(stateCharger_GPIO_Port, &GPIO_InitStruct);
 8003eb6:	4893      	ldr	r0, [pc, #588]	; (8004104 <main+0x2c0>)
 8003eb8:	a916      	add	r1, sp, #88	; 0x58
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003eba:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ebc:	9417      	str	r4, [sp, #92]	; 0x5c
  HAL_GPIO_Init(stateCharger_GPIO_Port, &GPIO_InitStruct);
 8003ebe:	f001 f967 	bl	8005190 <HAL_GPIO_Init>
  HAL_GPIO_Init(EN_XL6019_GPIO_Port, &GPIO_InitStruct);
 8003ec2:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ec4:	2701      	movs	r7, #1
  HAL_GPIO_Init(EN_XL6019_GPIO_Port, &GPIO_InitStruct);
 8003ec6:	a916      	add	r1, sp, #88	; 0x58
 8003ec8:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = EN_XL6019_Pin;
 8003eca:	9516      	str	r5, [sp, #88]	; 0x58
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ecc:	9717      	str	r7, [sp, #92]	; 0x5c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ece:	9418      	str	r4, [sp, #96]	; 0x60
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ed0:	9419      	str	r4, [sp, #100]	; 0x64
  HAL_GPIO_Init(EN_XL6019_GPIO_Port, &GPIO_InitStruct);
 8003ed2:	f001 f95d 	bl	8005190 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 8003ed6:	23c0      	movs	r3, #192	; 0xc0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ed8:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 8003eda:	00db      	lsls	r3, r3, #3
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003edc:	a916      	add	r1, sp, #88	; 0x58
 8003ede:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 8003ee0:	9316      	str	r3, [sp, #88]	; 0x58
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ee2:	9417      	str	r4, [sp, #92]	; 0x5c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ee4:	9718      	str	r7, [sp, #96]	; 0x60
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ee6:	f001 f953 	bl	8005190 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8003eea:	23c0      	movs	r3, #192	; 0xc0
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003eec:	4884      	ldr	r0, [pc, #528]	; (8004100 <main+0x2bc>)
 8003eee:	a916      	add	r1, sp, #88	; 0x58
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8003ef0:	9316      	str	r3, [sp, #88]	; 0x58
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ef2:	9717      	str	r7, [sp, #92]	; 0x5c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ef4:	9418      	str	r4, [sp, #96]	; 0x60
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ef6:	9419      	str	r4, [sp, #100]	; 0x64
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003ef8:	f001 f94a 	bl	8005190 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ALERT_Pin;
 8003efc:	2310      	movs	r3, #16
  HAL_GPIO_Init(ALERT_GPIO_Port, &GPIO_InitStruct);
 8003efe:	4881      	ldr	r0, [pc, #516]	; (8004104 <main+0x2c0>)
 8003f00:	a916      	add	r1, sp, #88	; 0x58
  GPIO_InitStruct.Pin = ALERT_Pin;
 8003f02:	9316      	str	r3, [sp, #88]	; 0x58
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f04:	9417      	str	r4, [sp, #92]	; 0x5c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f06:	9418      	str	r4, [sp, #96]	; 0x60
  HAL_GPIO_Init(ALERT_GPIO_Port, &GPIO_InitStruct);
 8003f08:	f001 f942 	bl	8005190 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CLK_Pin|DT_Pin|SW_Pin;
 8003f0c:	23e0      	movs	r3, #224	; 0xe0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f0e:	a916      	add	r1, sp, #88	; 0x58
 8003f10:	487c      	ldr	r0, [pc, #496]	; (8004104 <main+0x2c0>)
  GPIO_InitStruct.Pin = CLK_Pin|DT_Pin|SW_Pin;
 8003f12:	9316      	str	r3, [sp, #88]	; 0x58
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f14:	9417      	str	r4, [sp, #92]	; 0x5c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f16:	9718      	str	r7, [sp, #96]	; 0x60
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f18:	f001 f93a 	bl	8005190 <HAL_GPIO_Init>
  hi2c1.Instance = I2C1;
 8003f1c:	4d7a      	ldr	r5, [pc, #488]	; (8004108 <main+0x2c4>)
 8003f1e:	4b7b      	ldr	r3, [pc, #492]	; (800410c <main+0x2c8>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003f20:	0028      	movs	r0, r5
  hi2c1.Instance = I2C1;
 8003f22:	602b      	str	r3, [r5, #0]
  hi2c1.Init.Timing = 0x20000209;
 8003f24:	4b7a      	ldr	r3, [pc, #488]	; (8004110 <main+0x2cc>)
  hi2c1.Init.OwnAddress1 = 0;
 8003f26:	60ac      	str	r4, [r5, #8]
  hi2c1.Init.Timing = 0x20000209;
 8003f28:	606b      	str	r3, [r5, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003f2a:	60ef      	str	r7, [r5, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003f2c:	612c      	str	r4, [r5, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003f2e:	616c      	str	r4, [r5, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003f30:	61ac      	str	r4, [r5, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003f32:	61ec      	str	r4, [r5, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003f34:	622c      	str	r4, [r5, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003f36:	f001 fb6f 	bl	8005618 <HAL_I2C_Init>
 8003f3a:	0001      	movs	r1, r0
 8003f3c:	42a0      	cmp	r0, r4
 8003f3e:	d001      	beq.n	8003f44 <main+0x100>
 8003f40:	b672      	cpsid	i
  while (1)
 8003f42:	e7fe      	b.n	8003f42 <main+0xfe>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003f44:	0028      	movs	r0, r5
 8003f46:	f001 fce1 	bl	800590c <HAL_I2CEx_ConfigAnalogFilter>
 8003f4a:	1e01      	subs	r1, r0, #0
 8003f4c:	d001      	beq.n	8003f52 <main+0x10e>
 8003f4e:	b672      	cpsid	i
  while (1)
 8003f50:	e7fe      	b.n	8003f50 <main+0x10c>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003f52:	0028      	movs	r0, r5
 8003f54:	f001 fd00 	bl	8005958 <HAL_I2CEx_ConfigDigitalFilter>
 8003f58:	1e04      	subs	r4, r0, #0
 8003f5a:	d001      	beq.n	8003f60 <main+0x11c>
 8003f5c:	b672      	cpsid	i
  while (1)
 8003f5e:	e7fe      	b.n	8003f5e <main+0x11a>
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(I2C_FASTMODEPLUS_I2C1);
 8003f60:	4a6c      	ldr	r2, [pc, #432]	; (8004114 <main+0x2d0>)
 8003f62:	4b6d      	ldr	r3, [pc, #436]	; (8004118 <main+0x2d4>)
 8003f64:	6811      	ldr	r1, [r2, #0]
 8003f66:	430b      	orrs	r3, r1
 8003f68:	6013      	str	r3, [r2, #0]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f6a:	0001      	movs	r1, r0
 8003f6c:	2208      	movs	r2, #8
 8003f6e:	a816      	add	r0, sp, #88	; 0x58
 8003f70:	f002 fd37 	bl	80069e2 <memset>
  htim6.Instance = TIM6;
 8003f74:	4d69      	ldr	r5, [pc, #420]	; (800411c <main+0x2d8>)
 8003f76:	4b6a      	ldr	r3, [pc, #424]	; (8004120 <main+0x2dc>)
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003f78:	0028      	movs	r0, r5
  htim6.Instance = TIM6;
 8003f7a:	602b      	str	r3, [r5, #0]
  htim6.Init.Prescaler = 48000-1;
 8003f7c:	4b69      	ldr	r3, [pc, #420]	; (8004124 <main+0x2e0>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f7e:	60ac      	str	r4, [r5, #8]
  htim6.Init.Prescaler = 48000-1;
 8003f80:	606b      	str	r3, [r5, #4]
  htim6.Init.Period = 5-1;
 8003f82:	2304      	movs	r3, #4
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f84:	61ac      	str	r4, [r5, #24]
  htim6.Init.Period = 5-1;
 8003f86:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003f88:	f002 fa2e 	bl	80063e8 <HAL_TIM_Base_Init>
 8003f8c:	2800      	cmp	r0, #0
 8003f8e:	d001      	beq.n	8003f94 <main+0x150>
 8003f90:	b672      	cpsid	i
  while (1)
 8003f92:	e7fe      	b.n	8003f92 <main+0x14e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f94:	9016      	str	r0, [sp, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f96:	9017      	str	r0, [sp, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003f98:	a916      	add	r1, sp, #88	; 0x58
 8003f9a:	0028      	movs	r0, r5
 8003f9c:	f002 fc88 	bl	80068b0 <HAL_TIMEx_MasterConfigSynchronization>
 8003fa0:	1e01      	subs	r1, r0, #0
 8003fa2:	d001      	beq.n	8003fa8 <main+0x164>
 8003fa4:	b672      	cpsid	i
  while (1)
 8003fa6:	e7fe      	b.n	8003fa6 <main+0x162>
  DAC_ChannelConfTypeDef sConfig = {0};
 8003fa8:	2208      	movs	r2, #8
 8003faa:	a816      	add	r0, sp, #88	; 0x58
 8003fac:	f002 fd19 	bl	80069e2 <memset>
  hdac1.Instance = DAC;
 8003fb0:	4c5d      	ldr	r4, [pc, #372]	; (8004128 <main+0x2e4>)
 8003fb2:	4b5e      	ldr	r3, [pc, #376]	; (800412c <main+0x2e8>)
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003fb4:	0020      	movs	r0, r4
  hdac1.Instance = DAC;
 8003fb6:	6023      	str	r3, [r4, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003fb8:	f000 ff5c 	bl	8004e74 <HAL_DAC_Init>
 8003fbc:	1e02      	subs	r2, r0, #0
 8003fbe:	d001      	beq.n	8003fc4 <main+0x180>
 8003fc0:	b672      	cpsid	i
  while (1)
 8003fc2:	e7fe      	b.n	8003fc2 <main+0x17e>
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003fc4:	9016      	str	r0, [sp, #88]	; 0x58
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003fc6:	9017      	str	r0, [sp, #92]	; 0x5c
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003fc8:	a916      	add	r1, sp, #88	; 0x58
 8003fca:	0020      	movs	r0, r4
 8003fcc:	f000 ff79 	bl	8004ec2 <HAL_DAC_ConfigChannel>
 8003fd0:	1e06      	subs	r6, r0, #0
 8003fd2:	d001      	beq.n	8003fd8 <main+0x194>
 8003fd4:	b672      	cpsid	i
  while (1)
 8003fd6:	e7fe      	b.n	8003fd6 <main+0x192>
  ADC_ChannelConfTypeDef sConfig = {0};
 8003fd8:	0001      	movs	r1, r0
 8003fda:	220c      	movs	r2, #12
 8003fdc:	a816      	add	r0, sp, #88	; 0x58
 8003fde:	f002 fd00 	bl	80069e2 <memset>
  hadc.Instance = ADC1;
 8003fe2:	4c53      	ldr	r4, [pc, #332]	; (8004130 <main+0x2ec>)
 8003fe4:	4b53      	ldr	r3, [pc, #332]	; (8004134 <main+0x2f0>)
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003fe6:	0020      	movs	r0, r4
  hadc.Instance = ADC1;
 8003fe8:	6023      	str	r3, [r4, #0]
  hadc.Init.Resolution = ADC_RESOLUTION_8B;
 8003fea:	2310      	movs	r3, #16
 8003fec:	60a3      	str	r3, [r4, #8]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003fee:	3b0c      	subs	r3, #12
 8003ff0:	6163      	str	r3, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8003ff2:	2380      	movs	r3, #128	; 0x80
 8003ff4:	025b      	lsls	r3, r3, #9
 8003ff6:	61a3      	str	r3, [r4, #24]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003ff8:	23c2      	movs	r3, #194	; 0xc2
 8003ffa:	33ff      	adds	r3, #255	; 0xff
 8003ffc:	61e3      	str	r3, [r4, #28]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8003ffe:	1d63      	adds	r3, r4, #5
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8004000:	6066      	str	r6, [r4, #4]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004002:	60e6      	str	r6, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8004004:	6127      	str	r7, [r4, #16]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004006:	6226      	str	r6, [r4, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8004008:	77de      	strb	r6, [r3, #31]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800400a:	62a7      	str	r7, [r4, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800400c:	f000 fd84 	bl	8004b18 <HAL_ADC_Init>
 8004010:	2800      	cmp	r0, #0
 8004012:	d001      	beq.n	8004018 <main+0x1d4>
 8004014:	b672      	cpsid	i
  while (1)
 8004016:	e7fe      	b.n	8004016 <main+0x1d2>
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8004018:	2380      	movs	r3, #128	; 0x80
 800401a:	015b      	lsls	r3, r3, #5
 800401c:	9317      	str	r3, [sp, #92]	; 0x5c
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 800401e:	2306      	movs	r3, #6
  sConfig.Channel = ADC_CHANNEL_0;
 8004020:	9016      	str	r0, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004022:	a916      	add	r1, sp, #88	; 0x58
 8004024:	0020      	movs	r0, r4
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8004026:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004028:	f000 fe4e 	bl	8004cc8 <HAL_ADC_ConfigChannel>
 800402c:	1e06      	subs	r6, r0, #0
 800402e:	d001      	beq.n	8004034 <main+0x1f0>
 8004030:	b672      	cpsid	i
  while (1)
 8004032:	e7fe      	b.n	8004032 <main+0x1ee>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004034:	0001      	movs	r1, r0
 8004036:	2210      	movs	r2, #16
 8004038:	a80b      	add	r0, sp, #44	; 0x2c
 800403a:	f002 fcd2 	bl	80069e2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800403e:	2208      	movs	r2, #8
 8004040:	0031      	movs	r1, r6
 8004042:	a809      	add	r0, sp, #36	; 0x24
 8004044:	f002 fccd 	bl	80069e2 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004048:	221c      	movs	r2, #28
 800404a:	0031      	movs	r1, r6
 800404c:	a80f      	add	r0, sp, #60	; 0x3c
 800404e:	f002 fcc8 	bl	80069e2 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004052:	2220      	movs	r2, #32
 8004054:	0031      	movs	r1, r6
 8004056:	a816      	add	r0, sp, #88	; 0x58
 8004058:	f002 fcc3 	bl	80069e2 <memset>
  htim15.Instance = TIM15;
 800405c:	4c36      	ldr	r4, [pc, #216]	; (8004138 <main+0x2f4>)
 800405e:	4b37      	ldr	r3, [pc, #220]	; (800413c <main+0x2f8>)
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8004060:	0020      	movs	r0, r4
  htim15.Instance = TIM15;
 8004062:	6023      	str	r3, [r4, #0]
  htim15.Init.Prescaler = 24-1;
 8004064:	2317      	movs	r3, #23
 8004066:	6063      	str	r3, [r4, #4]
  htim15.Init.Period = 20000-1;
 8004068:	4b35      	ldr	r3, [pc, #212]	; (8004140 <main+0x2fc>)
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800406a:	60a6      	str	r6, [r4, #8]
  htim15.Init.Period = 20000-1;
 800406c:	60e3      	str	r3, [r4, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800406e:	6126      	str	r6, [r4, #16]
  htim15.Init.RepetitionCounter = 0;
 8004070:	6166      	str	r6, [r4, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004072:	61a6      	str	r6, [r4, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8004074:	f002 f9b8 	bl	80063e8 <HAL_TIM_Base_Init>
 8004078:	2800      	cmp	r0, #0
 800407a:	d001      	beq.n	8004080 <main+0x23c>
 800407c:	b672      	cpsid	i
  while (1)
 800407e:	e7fe      	b.n	800407e <main+0x23a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004080:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8004082:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004084:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8004086:	a90b      	add	r1, sp, #44	; 0x2c
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004088:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800408a:	f002 faa7 	bl	80065dc <HAL_TIM_ConfigClockSource>
 800408e:	2800      	cmp	r0, #0
 8004090:	d001      	beq.n	8004096 <main+0x252>
 8004092:	b672      	cpsid	i
  while (1)
 8004094:	e7fe      	b.n	8004094 <main+0x250>
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8004096:	0020      	movs	r0, r4
 8004098:	f002 f9ce 	bl	8006438 <HAL_TIM_PWM_Init>
 800409c:	2800      	cmp	r0, #0
 800409e:	d001      	beq.n	80040a4 <main+0x260>
 80040a0:	b672      	cpsid	i
  while (1)
 80040a2:	e7fe      	b.n	80040a2 <main+0x25e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80040a4:	9009      	str	r0, [sp, #36]	; 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80040a6:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80040a8:	a909      	add	r1, sp, #36	; 0x24
 80040aa:	0020      	movs	r0, r4
 80040ac:	f002 fc00 	bl	80068b0 <HAL_TIMEx_MasterConfigSynchronization>
 80040b0:	1e02      	subs	r2, r0, #0
 80040b2:	d001      	beq.n	80040b8 <main+0x274>
 80040b4:	b672      	cpsid	i
  while (1)
 80040b6:	e7fe      	b.n	80040b6 <main+0x272>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80040b8:	2360      	movs	r3, #96	; 0x60
  sConfigOC.Pulse = 0;
 80040ba:	9010      	str	r0, [sp, #64]	; 0x40
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80040bc:	9011      	str	r0, [sp, #68]	; 0x44
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80040be:	9012      	str	r0, [sp, #72]	; 0x48
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80040c0:	9013      	str	r0, [sp, #76]	; 0x4c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80040c2:	9014      	str	r0, [sp, #80]	; 0x50
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80040c4:	9015      	str	r0, [sp, #84]	; 0x54
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80040c6:	a90f      	add	r1, sp, #60	; 0x3c
 80040c8:	0020      	movs	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80040ca:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80040cc:	f002 fa1c 	bl	8006508 <HAL_TIM_PWM_ConfigChannel>
 80040d0:	2800      	cmp	r0, #0
 80040d2:	d001      	beq.n	80040d8 <main+0x294>
 80040d4:	b672      	cpsid	i
  while (1)
 80040d6:	e7fe      	b.n	80040d6 <main+0x292>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80040d8:	2380      	movs	r3, #128	; 0x80
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80040da:	9016      	str	r0, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80040dc:	9017      	str	r0, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80040de:	9018      	str	r0, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.DeadTime = 0;
 80040e0:	9019      	str	r0, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80040e2:	901a      	str	r0, [sp, #104]	; 0x68
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80040e4:	019b      	lsls	r3, r3, #6
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80040e6:	901d      	str	r0, [sp, #116]	; 0x74
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80040e8:	a916      	add	r1, sp, #88	; 0x58
 80040ea:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80040ec:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80040ee:	f002 fc11 	bl	8006914 <HAL_TIMEx_ConfigBreakDeadTime>
 80040f2:	1e06      	subs	r6, r0, #0
 80040f4:	d026      	beq.n	8004144 <main+0x300>
 80040f6:	b672      	cpsid	i
  while (1)
 80040f8:	e7fe      	b.n	80040f8 <main+0x2b4>
 80040fa:	46c0      	nop			; (mov r8, r8)
 80040fc:	40021000 	.word	0x40021000
 8004100:	48001400 	.word	0x48001400
 8004104:	48000400 	.word	0x48000400
 8004108:	200006c0 	.word	0x200006c0
 800410c:	40005400 	.word	0x40005400
 8004110:	20000209 	.word	0x20000209
 8004114:	40010000 	.word	0x40010000
 8004118:	aaaa0100 	.word	0xaaaa0100
 800411c:	2000075c 	.word	0x2000075c
 8004120:	40001000 	.word	0x40001000
 8004124:	0000bb7f 	.word	0x0000bb7f
 8004128:	200006ac 	.word	0x200006ac
 800412c:	40007400 	.word	0x40007400
 8004130:	2000066c 	.word	0x2000066c
 8004134:	40012400 	.word	0x40012400
 8004138:	20000714 	.word	0x20000714
 800413c:	40014000 	.word	0x40014000
 8004140:	00004e1f 	.word	0x00004e1f
  HAL_TIM_MspPostInit(&htim15);
 8004144:	0020      	movs	r0, r4
 8004146:	f000 fb83 	bl	8004850 <HAL_TIM_MspPostInit>
  ee_read(0, sizeof(float), (uint8_t*)&valor_Encoder);//leo el valor de la eeprom
 800414a:	2104      	movs	r1, #4
 800414c:	4ae4      	ldr	r2, [pc, #912]	; (80044e0 <main+0x69c>)
 800414e:	0030      	movs	r0, r6
 8004150:	f7ff fbb8 	bl	80038c4 <ee_read>
  OLED_Init();
 8004154:	f7ff f9d2 	bl	80034fc <OLED_Init>
  OLED_Imagen_Small(2,0, AM_INTRO, 128, 64);
 8004158:	2340      	movs	r3, #64	; 0x40
 800415a:	0031      	movs	r1, r6
 800415c:	2002      	movs	r0, #2
 800415e:	4ae1      	ldr	r2, [pc, #900]	; (80044e4 <main+0x6a0>)
 8004160:	9300      	str	r3, [sp, #0]
 8004162:	18db      	adds	r3, r3, r3
 8004164:	f7ff fadd 	bl	8003722 <OLED_Imagen_Small>
  OLED_Print_Text(1,0,1,"Designed by G. Anglas");
 8004168:	2201      	movs	r2, #1
 800416a:	0031      	movs	r1, r6
 800416c:	0010      	movs	r0, r2
  while(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin));
 800416e:	2680      	movs	r6, #128	; 0x80
 8004170:	2490      	movs	r4, #144	; 0x90
  OLED_Print_Text(1,0,1,"Designed by G. Anglas");
 8004172:	4bdd      	ldr	r3, [pc, #884]	; (80044e8 <main+0x6a4>)
 8004174:	f7ff faa6 	bl	80036c4 <OLED_Print_Text>
  while(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin));
 8004178:	00f6      	lsls	r6, r6, #3
 800417a:	05e4      	lsls	r4, r4, #23
 800417c:	0031      	movs	r1, r6
 800417e:	0020      	movs	r0, r4
 8004180:	f001 f8bc 	bl	80052fc <HAL_GPIO_ReadPin>
 8004184:	9005      	str	r0, [sp, #20]
 8004186:	2800      	cmp	r0, #0
 8004188:	d1f8      	bne.n	800417c <main+0x338>
  HAL_TIM_Base_Start_IT(&htim6);
 800418a:	0028      	movs	r0, r5
 800418c:	f002 f802 	bl	8006194 <HAL_TIM_Base_Start_IT>
  INA226_Init(3.2768,25,AVG_64,T_Vbus_588us,T_Vshunt_588us,MODE_SHUNT_BUS_CONTINUOUS);
 8004190:	2403      	movs	r4, #3
  OLED_Clear();
 8004192:	f7ff f98b 	bl	80034ac <OLED_Clear>
  INA226_Init(3.2768,25,AVG_64,T_Vbus_588us,T_Vshunt_588us,MODE_SHUNT_BUS_CONTINUOUS);
 8004196:	2307      	movs	r3, #7
 8004198:	2219      	movs	r2, #25
 800419a:	48d4      	ldr	r0, [pc, #848]	; (80044ec <main+0x6a8>)
 800419c:	49d4      	ldr	r1, [pc, #848]	; (80044f0 <main+0x6ac>)
 800419e:	9302      	str	r3, [sp, #8]
 80041a0:	9401      	str	r4, [sp, #4]
 80041a2:	0023      	movs	r3, r4
 80041a4:	9400      	str	r4, [sp, #0]
 80041a6:	f7ff f807 	bl	80031b8 <INA226_Init>
  OLED_Print_Text(3,104,2,"OFF");
 80041aa:	2202      	movs	r2, #2
 80041ac:	2168      	movs	r1, #104	; 0x68
 80041ae:	0020      	movs	r0, r4
 80041b0:	4bd0      	ldr	r3, [pc, #832]	; (80044f4 <main+0x6b0>)
 80041b2:	f7ff fa87 	bl	80036c4 <OLED_Print_Text>
  OLED_Print_Text(2,104,1,"0.1");
 80041b6:	2201      	movs	r2, #1
 80041b8:	2168      	movs	r1, #104	; 0x68
 80041ba:	2002      	movs	r0, #2
 80041bc:	4bce      	ldr	r3, [pc, #824]	; (80044f8 <main+0x6b4>)
 80041be:	f7ff fa81 	bl	80036c4 <OLED_Print_Text>
	  if(HAL_GPIO_ReadPin(stateCharger_GPIO_Port, stateCharger_Pin)==1){//Cuando se conecta el cargador
 80041c2:	2180      	movs	r1, #128	; 0x80
 80041c4:	48cd      	ldr	r0, [pc, #820]	; (80044fc <main+0x6b8>)
 80041c6:	00c9      	lsls	r1, r1, #3
 80041c8:	f001 f898 	bl	80052fc <HAL_GPIO_ReadPin>
 80041cc:	2801      	cmp	r0, #1
 80041ce:	d104      	bne.n	80041da <main+0x396>
		  OLED_Print_Text(1,104,1,"ON ");
 80041d0:	0002      	movs	r2, r0
 80041d2:	2168      	movs	r1, #104	; 0x68
 80041d4:	4bca      	ldr	r3, [pc, #808]	; (8004500 <main+0x6bc>)
 80041d6:	f7ff fa75 	bl	80036c4 <OLED_Print_Text>
      if(HAL_GPIO_ReadPin(SW_GPIO_Port, SW_Pin) == 0 && mem == 0){mem = 1;}
 80041da:	2180      	movs	r1, #128	; 0x80
 80041dc:	48c7      	ldr	r0, [pc, #796]	; (80044fc <main+0x6b8>)
 80041de:	f001 f88d 	bl	80052fc <HAL_GPIO_ReadPin>
 80041e2:	4dc8      	ldr	r5, [pc, #800]	; (8004504 <main+0x6c0>)
 80041e4:	782b      	ldrb	r3, [r5, #0]
 80041e6:	4318      	orrs	r0, r3
 80041e8:	b2c0      	uxtb	r0, r0
 80041ea:	2800      	cmp	r0, #0
 80041ec:	d101      	bne.n	80041f2 <main+0x3ae>
 80041ee:	2301      	movs	r3, #1
 80041f0:	702b      	strb	r3, [r5, #0]
      if(HAL_GPIO_ReadPin(SW_GPIO_Port, SW_Pin) == 1 && mem == 1){suma++; mem = 0;}
 80041f2:	2180      	movs	r1, #128	; 0x80
 80041f4:	48c1      	ldr	r0, [pc, #772]	; (80044fc <main+0x6b8>)
 80041f6:	f001 f881 	bl	80052fc <HAL_GPIO_ReadPin>
 80041fa:	4cc3      	ldr	r4, [pc, #780]	; (8004508 <main+0x6c4>)
 80041fc:	2801      	cmp	r0, #1
 80041fe:	d107      	bne.n	8004210 <main+0x3cc>
 8004200:	782b      	ldrb	r3, [r5, #0]
 8004202:	2b01      	cmp	r3, #1
 8004204:	d104      	bne.n	8004210 <main+0x3cc>
 8004206:	7823      	ldrb	r3, [r4, #0]
 8004208:	3301      	adds	r3, #1
 800420a:	7023      	strb	r3, [r4, #0]
 800420c:	9b05      	ldr	r3, [sp, #20]
 800420e:	702b      	strb	r3, [r5, #0]
      if(suma==1){
 8004210:	7822      	ldrb	r2, [r4, #0]
 8004212:	2a01      	cmp	r2, #1
 8004214:	d10a      	bne.n	800422c <main+0x3e8>
          suma=2;  //cambio el contador para que solo haga una vez todo lo que esta dentro del if
 8004216:	2302      	movs	r3, #2
          paso_Encoder = 1.0;
 8004218:	21fe      	movs	r1, #254	; 0xfe
          suma=2;  //cambio el contador para que solo haga una vez todo lo que esta dentro del if
 800421a:	7023      	strb	r3, [r4, #0]
          paso_Encoder = 1.0;
 800421c:	4bbb      	ldr	r3, [pc, #748]	; (800450c <main+0x6c8>)
 800421e:	0589      	lsls	r1, r1, #22
 8004220:	6019      	str	r1, [r3, #0]
          OLED_Print_Text(2,104,1,"1.0");
 8004222:	2002      	movs	r0, #2
 8004224:	2168      	movs	r1, #104	; 0x68
 8004226:	4bba      	ldr	r3, [pc, #744]	; (8004510 <main+0x6cc>)
 8004228:	f7ff fa4c 	bl	80036c4 <OLED_Print_Text>
      if(suma==3){
 800422c:	7823      	ldrb	r3, [r4, #0]
 800422e:	2b03      	cmp	r3, #3
 8004230:	d10a      	bne.n	8004248 <main+0x404>
          suma=0; //cambio el contador para que solo haga una vez todo lo que esta dentro del if
 8004232:	9b05      	ldr	r3, [sp, #20]
          paso_Encoder = 0.1;
 8004234:	4ab7      	ldr	r2, [pc, #732]	; (8004514 <main+0x6d0>)
          suma=0; //cambio el contador para que solo haga una vez todo lo que esta dentro del if
 8004236:	7023      	strb	r3, [r4, #0]
          paso_Encoder = 0.1;
 8004238:	4bb4      	ldr	r3, [pc, #720]	; (800450c <main+0x6c8>)
          OLED_Print_Text(2,104,1,"0.1");
 800423a:	2168      	movs	r1, #104	; 0x68
          paso_Encoder = 0.1;
 800423c:	601a      	str	r2, [r3, #0]
          OLED_Print_Text(2,104,1,"0.1");
 800423e:	2002      	movs	r0, #2
 8004240:	2201      	movs	r2, #1
 8004242:	4bad      	ldr	r3, [pc, #692]	; (80044f8 <main+0x6b4>)
 8004244:	f7ff fa3e 	bl	80036c4 <OLED_Print_Text>
      if(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == 0){
 8004248:	2180      	movs	r1, #128	; 0x80
 800424a:	2090      	movs	r0, #144	; 0x90
 800424c:	00c9      	lsls	r1, r1, #3
 800424e:	05c0      	lsls	r0, r0, #23
 8004250:	f001 f854 	bl	80052fc <HAL_GPIO_ReadPin>
 8004254:	4cb0      	ldr	r4, [pc, #704]	; (8004518 <main+0x6d4>)
 8004256:	2800      	cmp	r0, #0
 8004258:	d107      	bne.n	800426a <main+0x426>
    	  contButton++;
 800425a:	4ab0      	ldr	r2, [pc, #704]	; (800451c <main+0x6d8>)
 800425c:	8813      	ldrh	r3, [r2, #0]
 800425e:	3301      	adds	r3, #1
 8004260:	b29b      	uxth	r3, r3
    	  if(contButton>15){// 1.5seg aprox
 8004262:	2b0f      	cmp	r3, #15
 8004264:	d900      	bls.n	8004268 <main+0x424>
 8004266:	e136      	b.n	80044d6 <main+0x692>
    	  contButton++;
 8004268:	8013      	strh	r3, [r2, #0]
      if(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == 1 && contButton>0){contButton=0;}
 800426a:	2180      	movs	r1, #128	; 0x80
 800426c:	2090      	movs	r0, #144	; 0x90
 800426e:	00c9      	lsls	r1, r1, #3
 8004270:	05c0      	lsls	r0, r0, #23
 8004272:	f001 f843 	bl	80052fc <HAL_GPIO_ReadPin>
 8004276:	2801      	cmp	r0, #1
 8004278:	d105      	bne.n	8004286 <main+0x442>
 800427a:	4ba8      	ldr	r3, [pc, #672]	; (800451c <main+0x6d8>)
 800427c:	881a      	ldrh	r2, [r3, #0]
 800427e:	2a00      	cmp	r2, #0
 8004280:	d001      	beq.n	8004286 <main+0x442>
 8004282:	9a05      	ldr	r2, [sp, #20]
 8004284:	801a      	strh	r2, [r3, #0]
      if(powerSupply==1){
 8004286:	7825      	ldrb	r5, [r4, #0]
 8004288:	2d01      	cmp	r5, #1
 800428a:	d120      	bne.n	80042ce <main+0x48a>
    	  powerSupply=2;
 800428c:	2302      	movs	r3, #2
    	  OLED_Print_Text(3,104,2,"ON ");
 800428e:	2202      	movs	r2, #2
 8004290:	2168      	movs	r1, #104	; 0x68
 8004292:	2003      	movs	r0, #3
    	  powerSupply=2;
 8004294:	7023      	strb	r3, [r4, #0]
    	  OLED_Print_Text(3,104,2,"ON ");
 8004296:	4b9a      	ldr	r3, [pc, #616]	; (8004500 <main+0x6bc>)
 8004298:	f7ff fa14 	bl	80036c4 <OLED_Print_Text>
    	  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, SET);
 800429c:	002a      	movs	r2, r5
 800429e:	2180      	movs	r1, #128	; 0x80
 80042a0:	489f      	ldr	r0, [pc, #636]	; (8004520 <main+0x6dc>)
 80042a2:	f001 f831 	bl	8005308 <HAL_GPIO_WritePin>
    	  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, SET);
 80042a6:	2180      	movs	r1, #128	; 0x80
 80042a8:	2090      	movs	r0, #144	; 0x90
 80042aa:	002a      	movs	r2, r5
 80042ac:	0049      	lsls	r1, r1, #1
 80042ae:	05c0      	lsls	r0, r0, #23
 80042b0:	f001 f82a 	bl	8005308 <HAL_GPIO_WritePin>
    	  PWM_set_Freq_DutyCycle(4000,50,100);
 80042b4:	20fa      	movs	r0, #250	; 0xfa
 80042b6:	2264      	movs	r2, #100	; 0x64
 80042b8:	2132      	movs	r1, #50	; 0x32
 80042ba:	0100      	lsls	r0, r0, #4
 80042bc:	f7ff fd96 	bl	8003dec <PWM_set_Freq_DutyCycle>
    	  ee_writeToRam(0, sizeof(float), (uint8_t*)&valor_Encoder);//escribo en al eeprom
 80042c0:	2104      	movs	r1, #4
 80042c2:	4a87      	ldr	r2, [pc, #540]	; (80044e0 <main+0x69c>)
 80042c4:	2000      	movs	r0, #0
 80042c6:	f7ff fb19 	bl	80038fc <ee_writeToRam>
    	  ee_commit();
 80042ca:	f7ff fb2d 	bl	8003928 <ee_commit>
      if(powerSupply==3){
 80042ce:	7820      	ldrb	r0, [r4, #0]
 80042d0:	2803      	cmp	r0, #3
 80042d2:	d11b      	bne.n	800430c <main+0x4c8>
    	  powerSupply=0;
 80042d4:	9b05      	ldr	r3, [sp, #20]
    	  OLED_Print_Text(3,104,2,"OFF");
 80042d6:	2202      	movs	r2, #2
 80042d8:	2168      	movs	r1, #104	; 0x68
    	  powerSupply=0;
 80042da:	7023      	strb	r3, [r4, #0]
    	  OLED_Print_Text(3,104,2,"OFF");
 80042dc:	4b85      	ldr	r3, [pc, #532]	; (80044f4 <main+0x6b0>)
 80042de:	f7ff f9f1 	bl	80036c4 <OLED_Print_Text>
    	  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, RESET);
 80042e2:	2200      	movs	r2, #0
 80042e4:	2180      	movs	r1, #128	; 0x80
 80042e6:	488e      	ldr	r0, [pc, #568]	; (8004520 <main+0x6dc>)
 80042e8:	f001 f80e 	bl	8005308 <HAL_GPIO_WritePin>
    	  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, RESET);
 80042ec:	2180      	movs	r1, #128	; 0x80
 80042ee:	2090      	movs	r0, #144	; 0x90
 80042f0:	2200      	movs	r2, #0
 80042f2:	0049      	lsls	r1, r1, #1
 80042f4:	05c0      	lsls	r0, r0, #23
 80042f6:	f001 f807 	bl	8005308 <HAL_GPIO_WritePin>
    	  PWM_set_Freq_DutyCycle(1000,50,100);
 80042fa:	20fa      	movs	r0, #250	; 0xfa
 80042fc:	2264      	movs	r2, #100	; 0x64
 80042fe:	2132      	movs	r1, #50	; 0x32
 8004300:	0080      	lsls	r0, r0, #2
 8004302:	f7ff fd73 	bl	8003dec <PWM_set_Freq_DutyCycle>
    	  ENCO=0;//ver si eliminar esta linea
 8004306:	2200      	movs	r2, #0
 8004308:	4b86      	ldr	r3, [pc, #536]	; (8004524 <main+0x6e0>)
 800430a:	601a      	str	r2, [r3, #0]
      if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 0){
 800430c:	2180      	movs	r1, #128	; 0x80
 800430e:	2090      	movs	r0, #144	; 0x90
 8004310:	0089      	lsls	r1, r1, #2
 8004312:	05c0      	lsls	r0, r0, #23
 8004314:	f000 fff2 	bl	80052fc <HAL_GPIO_ReadPin>
    	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, SET);
 8004318:	2201      	movs	r2, #1
      if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 0){
 800431a:	2800      	cmp	r0, #0
 800431c:	d000      	beq.n	8004320 <main+0x4dc>
    	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, RESET);
 800431e:	2200      	movs	r2, #0
 8004320:	2140      	movs	r1, #64	; 0x40
 8004322:	487f      	ldr	r0, [pc, #508]	; (8004520 <main+0x6dc>)
 8004324:	f000 fff0 	bl	8005308 <HAL_GPIO_WritePin>
      voltage = INA226_Vbus();//medimos el voltaje de salida
 8004328:	f7fe ffe4 	bl	80032f4 <INA226_Vbus>
 800432c:	4b7e      	ldr	r3, [pc, #504]	; (8004528 <main+0x6e4>)
 800432e:	6018      	str	r0, [r3, #0]
      Vshunt = INA226_Vshunt();
 8004330:	f7fe ffb0 	bl	8003294 <INA226_Vshunt>
 8004334:	4b7d      	ldr	r3, [pc, #500]	; (800452c <main+0x6e8>)
      sprintf(buff,"SET:%2.1fV ",VoutMath);
 8004336:	4c7e      	ldr	r4, [pc, #504]	; (8004530 <main+0x6ec>)
      Vshunt = INA226_Vshunt();
 8004338:	6018      	str	r0, [r3, #0]
      sprintf(buff,"SET:%2.1fV ",VoutMath);
 800433a:	6820      	ldr	r0, [r4, #0]
 800433c:	f7fe fe00 	bl	8002f40 <__aeabi_f2d>
 8004340:	0002      	movs	r2, r0
 8004342:	000b      	movs	r3, r1
 8004344:	487b      	ldr	r0, [pc, #492]	; (8004534 <main+0x6f0>)
 8004346:	497c      	ldr	r1, [pc, #496]	; (8004538 <main+0x6f4>)
 8004348:	f002 ffc2 	bl	80072d0 <siprintf>
      OLED_Print_Text(0,0,2,buff);
 800434c:	2100      	movs	r1, #0
 800434e:	2202      	movs	r2, #2
 8004350:	0008      	movs	r0, r1
 8004352:	4b78      	ldr	r3, [pc, #480]	; (8004534 <main+0x6f0>)
 8004354:	f7ff f9b6 	bl	80036c4 <OLED_Print_Text>
      Vdac = 3.1677 - VoutMath*0.09825;//coloque R1=560k pero para mejorar los calculos utilizo el valor de 570k y obtuve esta formula
 8004358:	6820      	ldr	r0, [r4, #0]
 800435a:	f7fe fdf1 	bl	8002f40 <__aeabi_f2d>
 800435e:	4a77      	ldr	r2, [pc, #476]	; (800453c <main+0x6f8>)
 8004360:	4b77      	ldr	r3, [pc, #476]	; (8004540 <main+0x6fc>)
 8004362:	f7fd ff45 	bl	80021f0 <__aeabi_dmul>
 8004366:	0002      	movs	r2, r0
 8004368:	000b      	movs	r3, r1
 800436a:	4876      	ldr	r0, [pc, #472]	; (8004544 <main+0x700>)
 800436c:	4976      	ldr	r1, [pc, #472]	; (8004548 <main+0x704>)
 800436e:	f7fe f9ab 	bl	80026c8 <__aeabi_dsub>
 8004372:	f7fe fe2d 	bl	8002fd0 <__aeabi_d2f>
 8004376:	4b75      	ldr	r3, [pc, #468]	; (800454c <main+0x708>)
 8004378:	6018      	str	r0, [r3, #0]
      encoder = Vdac * 4096.0/3.26;
 800437a:	f7fe fde1 	bl	8002f40 <__aeabi_f2d>
 800437e:	2200      	movs	r2, #0
 8004380:	4b73      	ldr	r3, [pc, #460]	; (8004550 <main+0x70c>)
 8004382:	f7fd ff35 	bl	80021f0 <__aeabi_dmul>
 8004386:	4a73      	ldr	r2, [pc, #460]	; (8004554 <main+0x710>)
 8004388:	4b73      	ldr	r3, [pc, #460]	; (8004558 <main+0x714>)
 800438a:	f7fd fb2f 	bl	80019ec <__aeabi_ddiv>
 800438e:	f7fe fe1f 	bl	8002fd0 <__aeabi_d2f>
      encoder = encoder - (0.00001*encoder*encoder-0.0156*encoder+6.4948);
 8004392:	f7fe fdd5 	bl	8002f40 <__aeabi_f2d>
 8004396:	0006      	movs	r6, r0
 8004398:	000f      	movs	r7, r1
 800439a:	4a70      	ldr	r2, [pc, #448]	; (800455c <main+0x718>)
 800439c:	4b70      	ldr	r3, [pc, #448]	; (8004560 <main+0x71c>)
 800439e:	f7fd ff27 	bl	80021f0 <__aeabi_dmul>
 80043a2:	0032      	movs	r2, r6
 80043a4:	003b      	movs	r3, r7
 80043a6:	f7fd ff23 	bl	80021f0 <__aeabi_dmul>
 80043aa:	4a6e      	ldr	r2, [pc, #440]	; (8004564 <main+0x720>)
 80043ac:	0004      	movs	r4, r0
 80043ae:	000d      	movs	r5, r1
 80043b0:	0030      	movs	r0, r6
 80043b2:	4b6d      	ldr	r3, [pc, #436]	; (8004568 <main+0x724>)
 80043b4:	0039      	movs	r1, r7
 80043b6:	f7fd ff1b 	bl	80021f0 <__aeabi_dmul>
 80043ba:	0002      	movs	r2, r0
 80043bc:	000b      	movs	r3, r1
 80043be:	0020      	movs	r0, r4
 80043c0:	0029      	movs	r1, r5
 80043c2:	f7fe f981 	bl	80026c8 <__aeabi_dsub>
 80043c6:	4a69      	ldr	r2, [pc, #420]	; (800456c <main+0x728>)
 80043c8:	4b69      	ldr	r3, [pc, #420]	; (8004570 <main+0x72c>)
 80043ca:	f7fc ffd3 	bl	8001374 <__aeabi_dadd>
 80043ce:	0002      	movs	r2, r0
 80043d0:	000b      	movs	r3, r1
 80043d2:	0030      	movs	r0, r6
 80043d4:	0039      	movs	r1, r7
 80043d6:	f7fe f977 	bl	80026c8 <__aeabi_dsub>
 80043da:	f7fe fdf9 	bl	8002fd0 <__aeabi_d2f>
 80043de:	4b65      	ldr	r3, [pc, #404]	; (8004574 <main+0x730>)
      for(uint8_t i=0; i<muestras; i++) adcVbat += HAL_ADC_GetValue(&hadc);//Leo 20 muestras del adc para tener una lectura mas precisa
 80043e0:	2500      	movs	r5, #0
      encoder = encoder - (0.00001*encoder*encoder-0.0156*encoder+6.4948);
 80043e2:	6018      	str	r0, [r3, #0]
      Control_Estabilizar();
 80043e4:	f7ff fb50 	bl	8003a88 <Control_Estabilizar>
	  HAL_ADC_Start(&hadc);
 80043e8:	4e63      	ldr	r6, [pc, #396]	; (8004578 <main+0x734>)
 80043ea:	0030      	movs	r0, r6
 80043ec:	f000 fc3c 	bl	8004c68 <HAL_ADC_Start>
	  adcVbat=0;
 80043f0:	2300      	movs	r3, #0
 80043f2:	4c62      	ldr	r4, [pc, #392]	; (800457c <main+0x738>)
 80043f4:	6023      	str	r3, [r4, #0]
      for(uint8_t i=0; i<muestras; i++) adcVbat += HAL_ADC_GetValue(&hadc);//Leo 20 muestras del adc para tener una lectura mas precisa
 80043f6:	4b62      	ldr	r3, [pc, #392]	; (8004580 <main+0x73c>)
 80043f8:	7818      	ldrb	r0, [r3, #0]
 80043fa:	42a8      	cmp	r0, r5
 80043fc:	d900      	bls.n	8004400 <main+0x5bc>
 80043fe:	e0d5      	b.n	80045ac <main+0x768>
      adcVbat /= muestras;
 8004400:	f7fc ff28 	bl	8001254 <__aeabi_i2f>
 8004404:	1c01      	adds	r1, r0, #0
 8004406:	6820      	ldr	r0, [r4, #0]
 8004408:	f7fc fa68 	bl	80008dc <__aeabi_fdiv>
 800440c:	6020      	str	r0, [r4, #0]
      Vbat = adcVbat*0.05826;//(3.3/2^8)*4.3 ------ divisor resistivo V*10k/(10K+33K) -> V = 4.3
 800440e:	f7fe fd97 	bl	8002f40 <__aeabi_f2d>
 8004412:	4a5c      	ldr	r2, [pc, #368]	; (8004584 <main+0x740>)
 8004414:	4b5c      	ldr	r3, [pc, #368]	; (8004588 <main+0x744>)
 8004416:	f7fd feeb 	bl	80021f0 <__aeabi_dmul>
 800441a:	f7fe fdd9 	bl	8002fd0 <__aeabi_d2f>
 800441e:	4d5b      	ldr	r5, [pc, #364]	; (800458c <main+0x748>)
      if(voltage <= 9.9) OLED_Print_Text(2,80,3," ");
 8004420:	4b41      	ldr	r3, [pc, #260]	; (8004528 <main+0x6e4>)
      Vbat = adcVbat*0.05826;//(3.3/2^8)*4.3 ------ divisor resistivo V*10k/(10K+33K) -> V = 4.3
 8004422:	6028      	str	r0, [r5, #0]
      if(voltage <= 9.9) OLED_Print_Text(2,80,3," ");
 8004424:	6818      	ldr	r0, [r3, #0]
 8004426:	f7fe fd8b 	bl	8002f40 <__aeabi_f2d>
 800442a:	4a59      	ldr	r2, [pc, #356]	; (8004590 <main+0x74c>)
 800442c:	4b59      	ldr	r3, [pc, #356]	; (8004594 <main+0x750>)
 800442e:	f7fc f829 	bl	8000484 <__aeabi_dcmple>
 8004432:	2800      	cmp	r0, #0
 8004434:	d005      	beq.n	8004442 <main+0x5fe>
 8004436:	2203      	movs	r2, #3
 8004438:	2150      	movs	r1, #80	; 0x50
 800443a:	2002      	movs	r0, #2
 800443c:	4b56      	ldr	r3, [pc, #344]	; (8004598 <main+0x754>)
 800443e:	f7ff f941 	bl	80036c4 <OLED_Print_Text>
      if(contMillis>=120){//cada (Xms * 5) imprimo en el oled
 8004442:	4c56      	ldr	r4, [pc, #344]	; (800459c <main+0x758>)
 8004444:	8823      	ldrh	r3, [r4, #0]
 8004446:	2b77      	cmp	r3, #119	; 0x77
 8004448:	d800      	bhi.n	800444c <main+0x608>
 800444a:	e6ba      	b.n	80041c2 <main+0x37e>
    	  if(Vbat>9 && Vbat<=9.9){
 800444c:	682d      	ldr	r5, [r5, #0]
 800444e:	1c28      	adds	r0, r5, #0
 8004450:	f7fe fd76 	bl	8002f40 <__aeabi_f2d>
 8004454:	0006      	movs	r6, r0
 8004456:	000f      	movs	r7, r1
 8004458:	1c28      	adds	r0, r5, #0
 800445a:	4951      	ldr	r1, [pc, #324]	; (80045a0 <main+0x75c>)
 800445c:	f7fc f856 	bl	800050c <__aeabi_fcmpgt>
 8004460:	2800      	cmp	r0, #0
 8004462:	d100      	bne.n	8004466 <main+0x622>
 8004464:	e0ae      	b.n	80045c4 <main+0x780>
 8004466:	0030      	movs	r0, r6
 8004468:	0039      	movs	r1, r7
 800446a:	4a49      	ldr	r2, [pc, #292]	; (8004590 <main+0x74c>)
 800446c:	4b49      	ldr	r3, [pc, #292]	; (8004594 <main+0x750>)
 800446e:	f7fc f809 	bl	8000484 <__aeabi_dcmple>
 8004472:	2800      	cmp	r0, #0
 8004474:	d100      	bne.n	8004478 <main+0x634>
 8004476:	e0a5      	b.n	80045c4 <main+0x780>
    		  OLED_Imagen_Small(0, 96, bateria0, 32, 16);
 8004478:	2310      	movs	r3, #16
 800447a:	4a4a      	ldr	r2, [pc, #296]	; (80045a4 <main+0x760>)
 800447c:	9300      	str	r3, [sp, #0]
 800447e:	18db      	adds	r3, r3, r3
    		  OLED_Imagen_Small(0, 96, bateria100, 32, 16);
 8004480:	2160      	movs	r1, #96	; 0x60
 8004482:	2000      	movs	r0, #0
 8004484:	f7ff f94d 	bl	8003722 <OLED_Imagen_Small>
    	  if(voltage <= 9.9) OLED_Print_Text(2,80,3," ");
 8004488:	4b27      	ldr	r3, [pc, #156]	; (8004528 <main+0x6e4>)
 800448a:	6818      	ldr	r0, [r3, #0]
 800448c:	f7fe fd58 	bl	8002f40 <__aeabi_f2d>
 8004490:	4a3f      	ldr	r2, [pc, #252]	; (8004590 <main+0x74c>)
 8004492:	4b40      	ldr	r3, [pc, #256]	; (8004594 <main+0x750>)
 8004494:	f7fb fff6 	bl	8000484 <__aeabi_dcmple>
 8004498:	2800      	cmp	r0, #0
 800449a:	d005      	beq.n	80044a8 <main+0x664>
 800449c:	2203      	movs	r2, #3
 800449e:	2150      	movs	r1, #80	; 0x50
 80044a0:	2002      	movs	r0, #2
 80044a2:	4b3d      	ldr	r3, [pc, #244]	; (8004598 <main+0x754>)
 80044a4:	f7ff f90e 	bl	80036c4 <OLED_Print_Text>
    	  sprintf(buff,"%2.1fV",voltage);
 80044a8:	4b1f      	ldr	r3, [pc, #124]	; (8004528 <main+0x6e4>)
 80044aa:	6818      	ldr	r0, [r3, #0]
 80044ac:	f7fe fd48 	bl	8002f40 <__aeabi_f2d>
 80044b0:	0002      	movs	r2, r0
 80044b2:	000b      	movs	r3, r1
 80044b4:	481f      	ldr	r0, [pc, #124]	; (8004534 <main+0x6f0>)
 80044b6:	493c      	ldr	r1, [pc, #240]	; (80045a8 <main+0x764>)
 80044b8:	f002 ff0a 	bl	80072d0 <siprintf>
    	  OLED_Print_Text(2,0,3,buff);
 80044bc:	4b1d      	ldr	r3, [pc, #116]	; (8004534 <main+0x6f0>)
 80044be:	2203      	movs	r2, #3
 80044c0:	2100      	movs	r1, #0
 80044c2:	2002      	movs	r0, #2
 80044c4:	f7ff f8fe 	bl	80036c4 <OLED_Print_Text>
    	  medirCorriente();
 80044c8:	f7ff fa90 	bl	80039ec <medirCorriente>
    	  medirPotencia();
 80044cc:	f7ff fab6 	bl	8003a3c <medirPotencia>
    	  contMillis=0;
 80044d0:	9b05      	ldr	r3, [sp, #20]
 80044d2:	8023      	strh	r3, [r4, #0]
 80044d4:	e675      	b.n	80041c2 <main+0x37e>
    		  powerSupply++;
 80044d6:	7823      	ldrb	r3, [r4, #0]
    		  contButton=0;
 80044d8:	8010      	strh	r0, [r2, #0]
    		  powerSupply++;
 80044da:	3301      	adds	r3, #1
 80044dc:	7023      	strb	r3, [r4, #0]
 80044de:	e6c4      	b.n	800426a <main+0x426>
 80044e0:	20000008 	.word	0x20000008
 80044e4:	0800ba1c 	.word	0x0800ba1c
 80044e8:	0800b9ea 	.word	0x0800b9ea
 80044ec:	eb1c432d 	.word	0xeb1c432d
 80044f0:	400a36e2 	.word	0x400a36e2
 80044f4:	0800ba00 	.word	0x0800ba00
 80044f8:	0800ba04 	.word	0x0800ba04
 80044fc:	48000400 	.word	0x48000400
 8004500:	0800ba08 	.word	0x0800ba08
 8004504:	200007a4 	.word	0x200007a4
 8004508:	200007ad 	.word	0x200007ad
 800450c:	20000000 	.word	0x20000000
 8004510:	0800ba0c 	.word	0x0800ba0c
 8004514:	3dcccccd 	.word	0x3dcccccd
 8004518:	200007ac 	.word	0x200007ac
 800451c:	2000065c 	.word	0x2000065c
 8004520:	48001400 	.word	0x48001400
 8004524:	20000630 	.word	0x20000630
 8004528:	200007b0 	.word	0x200007b0
 800452c:	20000644 	.word	0x20000644
 8004530:	20000640 	.word	0x20000640
 8004534:	2000064c 	.word	0x2000064c
 8004538:	0800ba10 	.word	0x0800ba10
 800453c:	78d4fdf4 	.word	0x78d4fdf4
 8004540:	3fb926e9 	.word	0x3fb926e9
 8004544:	18fc5048 	.word	0x18fc5048
 8004548:	40095773 	.word	0x40095773
 800454c:	2000063c 	.word	0x2000063c
 8004550:	40b00000 	.word	0x40b00000
 8004554:	e147ae14 	.word	0xe147ae14
 8004558:	400a147a 	.word	0x400a147a
 800455c:	88e368f1 	.word	0x88e368f1
 8004560:	3ee4f8b5 	.word	0x3ee4f8b5
 8004564:	8e8a71de 	.word	0x8e8a71de
 8004568:	3f8ff2e4 	.word	0x3f8ff2e4
 800456c:	d9e83e42 	.word	0xd9e83e42
 8004570:	4019faac 	.word	0x4019faac
 8004574:	20000668 	.word	0x20000668
 8004578:	2000066c 	.word	0x2000066c
 800457c:	20000648 	.word	0x20000648
 8004580:	2000000c 	.word	0x2000000c
 8004584:	355475a3 	.word	0x355475a3
 8004588:	3fadd441 	.word	0x3fadd441
 800458c:	20000638 	.word	0x20000638
 8004590:	cccccccd 	.word	0xcccccccd
 8004594:	4023cccc 	.word	0x4023cccc
 8004598:	0800c1b0 	.word	0x0800c1b0
 800459c:	2000065e 	.word	0x2000065e
 80045a0:	41100000 	.word	0x41100000
 80045a4:	0800be1c 	.word	0x0800be1c
 80045a8:	0800b9c6 	.word	0x0800b9c6
      for(uint8_t i=0; i<muestras; i++) adcVbat += HAL_ADC_GetValue(&hadc);//Leo 20 muestras del adc para tener una lectura mas precisa
 80045ac:	0030      	movs	r0, r6
 80045ae:	f000 fb87 	bl	8004cc0 <HAL_ADC_GetValue>
 80045b2:	f7fc fe9d 	bl	80012f0 <__aeabi_ui2f>
 80045b6:	6821      	ldr	r1, [r4, #0]
 80045b8:	f7fb fff2 	bl	80005a0 <__aeabi_fadd>
 80045bc:	3501      	adds	r5, #1
 80045be:	6020      	str	r0, [r4, #0]
 80045c0:	b2ed      	uxtb	r5, r5
 80045c2:	e718      	b.n	80043f6 <main+0x5b2>
    	  }else if(Vbat>9.9 && Vbat<=10.5){
 80045c4:	0030      	movs	r0, r6
 80045c6:	0039      	movs	r1, r7
 80045c8:	4a27      	ldr	r2, [pc, #156]	; (8004668 <main+0x824>)
 80045ca:	4b28      	ldr	r3, [pc, #160]	; (800466c <main+0x828>)
 80045cc:	f7fb ff64 	bl	8000498 <__aeabi_dcmpgt>
 80045d0:	2800      	cmp	r0, #0
 80045d2:	d00a      	beq.n	80045ea <main+0x7a6>
 80045d4:	4926      	ldr	r1, [pc, #152]	; (8004670 <main+0x82c>)
 80045d6:	1c28      	adds	r0, r5, #0
 80045d8:	f7fb ff8e 	bl	80004f8 <__aeabi_fcmple>
 80045dc:	2800      	cmp	r0, #0
 80045de:	d004      	beq.n	80045ea <main+0x7a6>
    		  OLED_Imagen_Small(0, 96, bateria25, 32, 16);
 80045e0:	2310      	movs	r3, #16
 80045e2:	4a24      	ldr	r2, [pc, #144]	; (8004674 <main+0x830>)
 80045e4:	9300      	str	r3, [sp, #0]
 80045e6:	18db      	adds	r3, r3, r3
 80045e8:	e74a      	b.n	8004480 <main+0x63c>
    	  }else if(Vbat>10.5 && Vbat<=11.1){
 80045ea:	4921      	ldr	r1, [pc, #132]	; (8004670 <main+0x82c>)
 80045ec:	1c28      	adds	r0, r5, #0
 80045ee:	f7fb ff8d 	bl	800050c <__aeabi_fcmpgt>
 80045f2:	2800      	cmp	r0, #0
 80045f4:	d00c      	beq.n	8004610 <main+0x7cc>
 80045f6:	0030      	movs	r0, r6
 80045f8:	0039      	movs	r1, r7
 80045fa:	4a1f      	ldr	r2, [pc, #124]	; (8004678 <main+0x834>)
 80045fc:	4b1f      	ldr	r3, [pc, #124]	; (800467c <main+0x838>)
 80045fe:	f7fb ff41 	bl	8000484 <__aeabi_dcmple>
 8004602:	2800      	cmp	r0, #0
 8004604:	d004      	beq.n	8004610 <main+0x7cc>
    		  OLED_Imagen_Small(0, 96, bateria50, 32, 16);
 8004606:	2310      	movs	r3, #16
 8004608:	4a1d      	ldr	r2, [pc, #116]	; (8004680 <main+0x83c>)
 800460a:	9300      	str	r3, [sp, #0]
 800460c:	18db      	adds	r3, r3, r3
 800460e:	e737      	b.n	8004480 <main+0x63c>
    	  }else if(Vbat>11.1 && Vbat<=11.7){
 8004610:	0030      	movs	r0, r6
 8004612:	0039      	movs	r1, r7
 8004614:	4a18      	ldr	r2, [pc, #96]	; (8004678 <main+0x834>)
 8004616:	4b19      	ldr	r3, [pc, #100]	; (800467c <main+0x838>)
 8004618:	f7fb ff3e 	bl	8000498 <__aeabi_dcmpgt>
 800461c:	2800      	cmp	r0, #0
 800461e:	d00c      	beq.n	800463a <main+0x7f6>
 8004620:	0030      	movs	r0, r6
 8004622:	0039      	movs	r1, r7
 8004624:	4a17      	ldr	r2, [pc, #92]	; (8004684 <main+0x840>)
 8004626:	4b18      	ldr	r3, [pc, #96]	; (8004688 <main+0x844>)
 8004628:	f7fb ff2c 	bl	8000484 <__aeabi_dcmple>
 800462c:	2800      	cmp	r0, #0
 800462e:	d004      	beq.n	800463a <main+0x7f6>
    		  OLED_Imagen_Small(0, 96, bateria75, 32, 16);
 8004630:	2310      	movs	r3, #16
 8004632:	4a16      	ldr	r2, [pc, #88]	; (800468c <main+0x848>)
 8004634:	9300      	str	r3, [sp, #0]
 8004636:	18db      	adds	r3, r3, r3
 8004638:	e722      	b.n	8004480 <main+0x63c>
    	  }else if(Vbat>11.7 && Vbat<=12.6){
 800463a:	0030      	movs	r0, r6
 800463c:	0039      	movs	r1, r7
 800463e:	4a11      	ldr	r2, [pc, #68]	; (8004684 <main+0x840>)
 8004640:	4b11      	ldr	r3, [pc, #68]	; (8004688 <main+0x844>)
 8004642:	f7fb ff29 	bl	8000498 <__aeabi_dcmpgt>
 8004646:	2800      	cmp	r0, #0
 8004648:	d100      	bne.n	800464c <main+0x808>
 800464a:	e71d      	b.n	8004488 <main+0x644>
 800464c:	0030      	movs	r0, r6
 800464e:	0039      	movs	r1, r7
 8004650:	4a09      	ldr	r2, [pc, #36]	; (8004678 <main+0x834>)
 8004652:	4b0f      	ldr	r3, [pc, #60]	; (8004690 <main+0x84c>)
 8004654:	f7fb ff16 	bl	8000484 <__aeabi_dcmple>
 8004658:	2800      	cmp	r0, #0
 800465a:	d100      	bne.n	800465e <main+0x81a>
 800465c:	e714      	b.n	8004488 <main+0x644>
    		  OLED_Imagen_Small(0, 96, bateria100, 32, 16);
 800465e:	2310      	movs	r3, #16
 8004660:	4a0c      	ldr	r2, [pc, #48]	; (8004694 <main+0x850>)
 8004662:	9300      	str	r3, [sp, #0]
 8004664:	18db      	adds	r3, r3, r3
 8004666:	e70b      	b.n	8004480 <main+0x63c>
 8004668:	cccccccd 	.word	0xcccccccd
 800466c:	4023cccc 	.word	0x4023cccc
 8004670:	41280000 	.word	0x41280000
 8004674:	0800be9c 	.word	0x0800be9c
 8004678:	33333333 	.word	0x33333333
 800467c:	40263333 	.word	0x40263333
 8004680:	0800bedc 	.word	0x0800bedc
 8004684:	66666666 	.word	0x66666666
 8004688:	40276666 	.word	0x40276666
 800468c:	0800bf1c 	.word	0x0800bf1c
 8004690:	40293333 	.word	0x40293333
 8004694:	0800be5c 	.word	0x0800be5c

08004698 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004698:	2001      	movs	r0, #1
 800469a:	4b0a      	ldr	r3, [pc, #40]	; (80046c4 <HAL_MspInit+0x2c>)
{
 800469c:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800469e:	6999      	ldr	r1, [r3, #24]
 80046a0:	4301      	orrs	r1, r0
 80046a2:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80046a4:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046a6:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80046a8:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046aa:	4002      	ands	r2, r0
 80046ac:	9200      	str	r2, [sp, #0]
 80046ae:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80046b0:	69da      	ldr	r2, [r3, #28]
 80046b2:	430a      	orrs	r2, r1
 80046b4:	61da      	str	r2, [r3, #28]
 80046b6:	69db      	ldr	r3, [r3, #28]
 80046b8:	400b      	ands	r3, r1
 80046ba:	9301      	str	r3, [sp, #4]
 80046bc:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80046be:	b002      	add	sp, #8
 80046c0:	4770      	bx	lr
 80046c2:	46c0      	nop			; (mov r8, r8)
 80046c4:	40021000 	.word	0x40021000

080046c8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80046c8:	b510      	push	{r4, lr}
 80046ca:	0004      	movs	r4, r0
 80046cc:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046ce:	2214      	movs	r2, #20
 80046d0:	2100      	movs	r1, #0
 80046d2:	a803      	add	r0, sp, #12
 80046d4:	f002 f985 	bl	80069e2 <memset>
  if(hadc->Instance==ADC1)
 80046d8:	4b10      	ldr	r3, [pc, #64]	; (800471c <HAL_ADC_MspInit+0x54>)
 80046da:	6822      	ldr	r2, [r4, #0]
 80046dc:	429a      	cmp	r2, r3
 80046de:	d11b      	bne.n	8004718 <HAL_ADC_MspInit+0x50>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80046e0:	2080      	movs	r0, #128	; 0x80
 80046e2:	4b0f      	ldr	r3, [pc, #60]	; (8004720 <HAL_ADC_MspInit+0x58>)
 80046e4:	0080      	lsls	r0, r0, #2
 80046e6:	6999      	ldr	r1, [r3, #24]
 80046e8:	4301      	orrs	r1, r0
 80046ea:	6199      	str	r1, [r3, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046ec:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 80046ee:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046f0:	0289      	lsls	r1, r1, #10
    __HAL_RCC_ADC1_CLK_ENABLE();
 80046f2:	4002      	ands	r2, r0
 80046f4:	9201      	str	r2, [sp, #4]
 80046f6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046f8:	695a      	ldr	r2, [r3, #20]
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046fa:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046fc:	430a      	orrs	r2, r1
 80046fe:	615a      	str	r2, [r3, #20]
 8004700:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004702:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004704:	400b      	ands	r3, r1
 8004706:	9302      	str	r3, [sp, #8]
 8004708:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800470a:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800470c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800470e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004710:	3302      	adds	r3, #2
 8004712:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004714:	f000 fd3c 	bl	8005190 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004718:	b008      	add	sp, #32
 800471a:	bd10      	pop	{r4, pc}
 800471c:	40012400 	.word	0x40012400
 8004720:	40021000 	.word	0x40021000

08004724 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004724:	b510      	push	{r4, lr}
 8004726:	0004      	movs	r4, r0
 8004728:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800472a:	2214      	movs	r2, #20
 800472c:	2100      	movs	r1, #0
 800472e:	a803      	add	r0, sp, #12
 8004730:	f002 f957 	bl	80069e2 <memset>
  if(hdac->Instance==DAC)
 8004734:	4b14      	ldr	r3, [pc, #80]	; (8004788 <HAL_DAC_MspInit+0x64>)
 8004736:	6822      	ldr	r2, [r4, #0]
 8004738:	429a      	cmp	r2, r3
 800473a:	d123      	bne.n	8004784 <HAL_DAC_MspInit+0x60>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800473c:	2080      	movs	r0, #128	; 0x80
 800473e:	4b13      	ldr	r3, [pc, #76]	; (800478c <HAL_DAC_MspInit+0x68>)
 8004740:	0580      	lsls	r0, r0, #22
 8004742:	69d9      	ldr	r1, [r3, #28]
 8004744:	4301      	orrs	r1, r0
 8004746:	61d9      	str	r1, [r3, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004748:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_DAC1_CLK_ENABLE();
 800474a:	69da      	ldr	r2, [r3, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800474c:	0289      	lsls	r1, r1, #10
    __HAL_RCC_DAC1_CLK_ENABLE();
 800474e:	4002      	ands	r2, r0
 8004750:	9201      	str	r2, [sp, #4]
 8004752:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004754:	695a      	ldr	r2, [r3, #20]
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004756:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004758:	430a      	orrs	r2, r1
 800475a:	615a      	str	r2, [r3, #20]
 800475c:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800475e:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004760:	400b      	ands	r3, r1
 8004762:	9302      	str	r3, [sp, #8]
 8004764:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004766:	2310      	movs	r3, #16
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004768:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800476a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800476c:	3b0d      	subs	r3, #13
 800476e:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004770:	f000 fd0e 	bl	8005190 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004774:	2200      	movs	r2, #0
 8004776:	2011      	movs	r0, #17
 8004778:	0011      	movs	r1, r2
 800477a:	f000 fb2b 	bl	8004dd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800477e:	2011      	movs	r0, #17
 8004780:	f000 fb52 	bl	8004e28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8004784:	b008      	add	sp, #32
 8004786:	bd10      	pop	{r4, pc}
 8004788:	40007400 	.word	0x40007400
 800478c:	40021000 	.word	0x40021000

08004790 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004790:	b510      	push	{r4, lr}
 8004792:	0004      	movs	r4, r0
 8004794:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004796:	2214      	movs	r2, #20
 8004798:	2100      	movs	r1, #0
 800479a:	a803      	add	r0, sp, #12
 800479c:	f002 f921 	bl	80069e2 <memset>
  if(hi2c->Instance==I2C1)
 80047a0:	4b12      	ldr	r3, [pc, #72]	; (80047ec <HAL_I2C_MspInit+0x5c>)
 80047a2:	6822      	ldr	r2, [r4, #0]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d11f      	bne.n	80047e8 <HAL_I2C_MspInit+0x58>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047a8:	2180      	movs	r1, #128	; 0x80
 80047aa:	4c11      	ldr	r4, [pc, #68]	; (80047f0 <HAL_I2C_MspInit+0x60>)
 80047ac:	02c9      	lsls	r1, r1, #11
 80047ae:	6962      	ldr	r2, [r4, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047b0:	4810      	ldr	r0, [pc, #64]	; (80047f4 <HAL_I2C_MspInit+0x64>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047b2:	430a      	orrs	r2, r1
 80047b4:	6162      	str	r2, [r4, #20]
 80047b6:	6963      	ldr	r3, [r4, #20]
 80047b8:	400b      	ands	r3, r1
 80047ba:	9301      	str	r3, [sp, #4]
 80047bc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80047be:	23c0      	movs	r3, #192	; 0xc0
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80047c4:	2312      	movs	r3, #18
 80047c6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80047c8:	3b0f      	subs	r3, #15
 80047ca:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047cc:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80047ce:	3b02      	subs	r3, #2
 80047d0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047d2:	f000 fcdd 	bl	8005190 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80047d6:	2180      	movs	r1, #128	; 0x80
 80047d8:	69e2      	ldr	r2, [r4, #28]
 80047da:	0389      	lsls	r1, r1, #14
 80047dc:	430a      	orrs	r2, r1
 80047de:	61e2      	str	r2, [r4, #28]
 80047e0:	69e3      	ldr	r3, [r4, #28]
 80047e2:	400b      	ands	r3, r1
 80047e4:	9302      	str	r3, [sp, #8]
 80047e6:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80047e8:	b008      	add	sp, #32
 80047ea:	bd10      	pop	{r4, pc}
 80047ec:	40005400 	.word	0x40005400
 80047f0:	40021000 	.word	0x40021000
 80047f4:	48000400 	.word	0x48000400

080047f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80047f8:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM6)
 80047fa:	6803      	ldr	r3, [r0, #0]
 80047fc:	4a11      	ldr	r2, [pc, #68]	; (8004844 <HAL_TIM_Base_MspInit+0x4c>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d111      	bne.n	8004826 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004802:	2010      	movs	r0, #16
 8004804:	4a10      	ldr	r2, [pc, #64]	; (8004848 <HAL_TIM_Base_MspInit+0x50>)
 8004806:	69d1      	ldr	r1, [r2, #28]
 8004808:	4301      	orrs	r1, r0
 800480a:	61d1      	str	r1, [r2, #28]
 800480c:	69d3      	ldr	r3, [r2, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800480e:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004810:	4003      	ands	r3, r0
 8004812:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004814:	3001      	adds	r0, #1
 8004816:	0011      	movs	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004818:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800481a:	f000 fadb 	bl	8004dd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800481e:	2011      	movs	r0, #17
 8004820:	f000 fb02 	bl	8004e28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8004824:	bd07      	pop	{r0, r1, r2, pc}
  else if(htim_base->Instance==TIM15)
 8004826:	4a09      	ldr	r2, [pc, #36]	; (800484c <HAL_TIM_Base_MspInit+0x54>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d1fb      	bne.n	8004824 <HAL_TIM_Base_MspInit+0x2c>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800482c:	2080      	movs	r0, #128	; 0x80
 800482e:	4a06      	ldr	r2, [pc, #24]	; (8004848 <HAL_TIM_Base_MspInit+0x50>)
 8004830:	0240      	lsls	r0, r0, #9
 8004832:	6991      	ldr	r1, [r2, #24]
 8004834:	4301      	orrs	r1, r0
 8004836:	6191      	str	r1, [r2, #24]
 8004838:	6993      	ldr	r3, [r2, #24]
 800483a:	4003      	ands	r3, r0
 800483c:	9301      	str	r3, [sp, #4]
 800483e:	9b01      	ldr	r3, [sp, #4]
}
 8004840:	e7f0      	b.n	8004824 <HAL_TIM_Base_MspInit+0x2c>
 8004842:	46c0      	nop			; (mov r8, r8)
 8004844:	40001000 	.word	0x40001000
 8004848:	40021000 	.word	0x40021000
 800484c:	40014000 	.word	0x40014000

08004850 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004850:	b510      	push	{r4, lr}
 8004852:	0004      	movs	r4, r0
 8004854:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004856:	2214      	movs	r2, #20
 8004858:	2100      	movs	r1, #0
 800485a:	a801      	add	r0, sp, #4
 800485c:	f002 f8c1 	bl	80069e2 <memset>
  if(htim->Instance==TIM15)
 8004860:	4b0c      	ldr	r3, [pc, #48]	; (8004894 <HAL_TIM_MspPostInit+0x44>)
 8004862:	6822      	ldr	r2, [r4, #0]
 8004864:	429a      	cmp	r2, r3
 8004866:	d112      	bne.n	800488e <HAL_TIM_MspPostInit+0x3e>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004868:	2080      	movs	r0, #128	; 0x80
 800486a:	4a0b      	ldr	r2, [pc, #44]	; (8004898 <HAL_TIM_MspPostInit+0x48>)
 800486c:	0280      	lsls	r0, r0, #10
 800486e:	6951      	ldr	r1, [r2, #20]
 8004870:	4301      	orrs	r1, r0
 8004872:	6151      	str	r1, [r2, #20]
 8004874:	6953      	ldr	r3, [r2, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM15;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004876:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004878:	4003      	ands	r3, r0
 800487a:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800487c:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800487e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004880:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004882:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004884:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004886:	3b02      	subs	r3, #2
 8004888:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800488a:	f000 fc81 	bl	8005190 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 800488e:	b006      	add	sp, #24
 8004890:	bd10      	pop	{r4, pc}
 8004892:	46c0      	nop			; (mov r8, r8)
 8004894:	40014000 	.word	0x40014000
 8004898:	40021000 	.word	0x40021000

0800489c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800489c:	e7fe      	b.n	800489c <NMI_Handler>

0800489e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800489e:	e7fe      	b.n	800489e <HardFault_Handler>

080048a0 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80048a0:	4770      	bx	lr

080048a2 <PendSV_Handler>:
 80048a2:	4770      	bx	lr

080048a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80048a4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80048a6:	f000 f8c3 	bl	8004a30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80048aa:	bd10      	pop	{r4, pc}

080048ac <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80048ac:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80048ae:	4803      	ldr	r0, [pc, #12]	; (80048bc <TIM6_DAC_IRQHandler+0x10>)
 80048b0:	f001 fca5 	bl	80061fe <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 80048b4:	4802      	ldr	r0, [pc, #8]	; (80048c0 <TIM6_DAC_IRQHandler+0x14>)
 80048b6:	f000 fb3b 	bl	8004f30 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80048ba:	bd10      	pop	{r4, pc}
 80048bc:	2000075c 	.word	0x2000075c
 80048c0:	200006ac 	.word	0x200006ac

080048c4 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 80048c4:	2001      	movs	r0, #1
 80048c6:	4770      	bx	lr

080048c8 <_kill>:

int _kill(int pid, int sig)
{
 80048c8:	b510      	push	{r4, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80048ca:	f002 f857 	bl	800697c <__errno>
 80048ce:	2316      	movs	r3, #22
 80048d0:	6003      	str	r3, [r0, #0]
  return -1;
 80048d2:	2001      	movs	r0, #1
}
 80048d4:	4240      	negs	r0, r0
 80048d6:	bd10      	pop	{r4, pc}

080048d8 <_exit>:

void _exit (int status)
{
 80048d8:	b510      	push	{r4, lr}
  errno = EINVAL;
 80048da:	f002 f84f 	bl	800697c <__errno>
 80048de:	2316      	movs	r3, #22
 80048e0:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 80048e2:	e7fe      	b.n	80048e2 <_exit+0xa>

080048e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80048e4:	b570      	push	{r4, r5, r6, lr}
 80048e6:	000e      	movs	r6, r1
 80048e8:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048ea:	2500      	movs	r5, #0
 80048ec:	42a5      	cmp	r5, r4
 80048ee:	db01      	blt.n	80048f4 <_read+0x10>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 80048f0:	0020      	movs	r0, r4
 80048f2:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 80048f4:	e000      	b.n	80048f8 <_read+0x14>
 80048f6:	bf00      	nop
 80048f8:	5570      	strb	r0, [r6, r5]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048fa:	3501      	adds	r5, #1
 80048fc:	e7f6      	b.n	80048ec <_read+0x8>

080048fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80048fe:	b570      	push	{r4, r5, r6, lr}
 8004900:	000e      	movs	r6, r1
 8004902:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004904:	2500      	movs	r5, #0
 8004906:	42a5      	cmp	r5, r4
 8004908:	db01      	blt.n	800490e <_write+0x10>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 800490a:	0020      	movs	r0, r4
 800490c:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 800490e:	5d70      	ldrb	r0, [r6, r5]
 8004910:	e000      	b.n	8004914 <_write+0x16>
 8004912:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004914:	3501      	adds	r5, #1
 8004916:	e7f6      	b.n	8004906 <_write+0x8>

08004918 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
 8004918:	2001      	movs	r0, #1
}
 800491a:	4240      	negs	r0, r0
 800491c:	4770      	bx	lr

0800491e <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800491e:	2380      	movs	r3, #128	; 0x80
 8004920:	019b      	lsls	r3, r3, #6
  return 0;
}
 8004922:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8004924:	604b      	str	r3, [r1, #4]
}
 8004926:	4770      	bx	lr

08004928 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8004928:	2001      	movs	r0, #1
 800492a:	4770      	bx	lr

0800492c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 800492c:	2000      	movs	r0, #0
 800492e:	4770      	bx	lr

08004930 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004930:	4a0b      	ldr	r2, [pc, #44]	; (8004960 <_sbrk+0x30>)
 8004932:	490c      	ldr	r1, [pc, #48]	; (8004964 <_sbrk+0x34>)
{
 8004934:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004936:	1a89      	subs	r1, r1, r2
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004938:	4a0b      	ldr	r2, [pc, #44]	; (8004968 <_sbrk+0x38>)
{
 800493a:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 800493c:	6810      	ldr	r0, [r2, #0]
 800493e:	2800      	cmp	r0, #0
 8004940:	d101      	bne.n	8004946 <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8004942:	480a      	ldr	r0, [pc, #40]	; (800496c <_sbrk+0x3c>)
 8004944:	6010      	str	r0, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004946:	6810      	ldr	r0, [r2, #0]
 8004948:	18c3      	adds	r3, r0, r3
 800494a:	428b      	cmp	r3, r1
 800494c:	d906      	bls.n	800495c <_sbrk+0x2c>
  {
    errno = ENOMEM;
 800494e:	f002 f815 	bl	800697c <__errno>
 8004952:	230c      	movs	r3, #12
 8004954:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8004956:	2001      	movs	r0, #1
 8004958:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 800495a:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 800495c:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 800495e:	e7fc      	b.n	800495a <_sbrk+0x2a>
 8004960:	00000400 	.word	0x00000400
 8004964:	20002000 	.word	0x20002000
 8004968:	200007b4 	.word	0x200007b4
 800496c:	200007f0 	.word	0x200007f0

08004970 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8004970:	4770      	bx	lr
	...

08004974 <Reset_Handler>:
  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

  ldr   r0, =_estack
 8004974:	480d      	ldr	r0, [pc, #52]	; (80049ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004976:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8004978:	f7ff fffa 	bl	8004970 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800497c:	480c      	ldr	r0, [pc, #48]	; (80049b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800497e:	490d      	ldr	r1, [pc, #52]	; (80049b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004980:	4a0d      	ldr	r2, [pc, #52]	; (80049b8 <LoopForever+0xe>)
  movs r3, #0
 8004982:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004984:	e002      	b.n	800498c <LoopCopyDataInit>

08004986 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004986:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004988:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800498a:	3304      	adds	r3, #4

0800498c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800498c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800498e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004990:	d3f9      	bcc.n	8004986 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004992:	4a0a      	ldr	r2, [pc, #40]	; (80049bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8004994:	4c0a      	ldr	r4, [pc, #40]	; (80049c0 <LoopForever+0x16>)
  movs r3, #0
 8004996:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004998:	e001      	b.n	800499e <LoopFillZerobss>

0800499a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800499a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800499c:	3204      	adds	r2, #4

0800499e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800499e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80049a0:	d3fb      	bcc.n	800499a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80049a2:	f001 fff1 	bl	8006988 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80049a6:	f7ff fa4d 	bl	8003e44 <main>

080049aa <LoopForever>:

LoopForever:
    b LoopForever
 80049aa:	e7fe      	b.n	80049aa <LoopForever>
  ldr   r0, =_estack
 80049ac:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80049b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80049b4:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 80049b8:	0800c36c 	.word	0x0800c36c
  ldr r2, =_sbss
 80049bc:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 80049c0:	200007f0 	.word	0x200007f0

080049c4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80049c4:	e7fe      	b.n	80049c4 <ADC1_COMP_IRQHandler>
	...

080049c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80049c8:	b570      	push	{r4, r5, r6, lr}
 80049ca:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80049cc:	20fa      	movs	r0, #250	; 0xfa
 80049ce:	4b0d      	ldr	r3, [pc, #52]	; (8004a04 <HAL_InitTick+0x3c>)
 80049d0:	0080      	lsls	r0, r0, #2
 80049d2:	7819      	ldrb	r1, [r3, #0]
 80049d4:	f7fb fbb4 	bl	8000140 <__udivsi3>
 80049d8:	4b0b      	ldr	r3, [pc, #44]	; (8004a08 <HAL_InitTick+0x40>)
 80049da:	0001      	movs	r1, r0
 80049dc:	6818      	ldr	r0, [r3, #0]
 80049de:	f7fb fbaf 	bl	8000140 <__udivsi3>
 80049e2:	f000 fa2d 	bl	8004e40 <HAL_SYSTICK_Config>
 80049e6:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 80049e8:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80049ea:	2c00      	cmp	r4, #0
 80049ec:	d109      	bne.n	8004a02 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80049ee:	2d03      	cmp	r5, #3
 80049f0:	d807      	bhi.n	8004a02 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80049f2:	3802      	subs	r0, #2
 80049f4:	0022      	movs	r2, r4
 80049f6:	0029      	movs	r1, r5
 80049f8:	f000 f9ec 	bl	8004dd4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80049fc:	0020      	movs	r0, r4
 80049fe:	4b03      	ldr	r3, [pc, #12]	; (8004a0c <HAL_InitTick+0x44>)
 8004a00:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8004a02:	bd70      	pop	{r4, r5, r6, pc}
 8004a04:	2000001c 	.word	0x2000001c
 8004a08:	20000018 	.word	0x20000018
 8004a0c:	20000020 	.word	0x20000020

08004a10 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004a10:	2310      	movs	r3, #16
 8004a12:	4a06      	ldr	r2, [pc, #24]	; (8004a2c <HAL_Init+0x1c>)
{
 8004a14:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004a16:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8004a18:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004a1a:	430b      	orrs	r3, r1
 8004a1c:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8004a1e:	f7ff ffd3 	bl	80049c8 <HAL_InitTick>
  HAL_MspInit();
 8004a22:	f7ff fe39 	bl	8004698 <HAL_MspInit>
}
 8004a26:	2000      	movs	r0, #0
 8004a28:	bd10      	pop	{r4, pc}
 8004a2a:	46c0      	nop			; (mov r8, r8)
 8004a2c:	40022000 	.word	0x40022000

08004a30 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004a30:	4a03      	ldr	r2, [pc, #12]	; (8004a40 <HAL_IncTick+0x10>)
 8004a32:	4b04      	ldr	r3, [pc, #16]	; (8004a44 <HAL_IncTick+0x14>)
 8004a34:	6811      	ldr	r1, [r2, #0]
 8004a36:	781b      	ldrb	r3, [r3, #0]
 8004a38:	185b      	adds	r3, r3, r1
 8004a3a:	6013      	str	r3, [r2, #0]
}
 8004a3c:	4770      	bx	lr
 8004a3e:	46c0      	nop			; (mov r8, r8)
 8004a40:	200007b8 	.word	0x200007b8
 8004a44:	2000001c 	.word	0x2000001c

08004a48 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004a48:	4b01      	ldr	r3, [pc, #4]	; (8004a50 <HAL_GetTick+0x8>)
 8004a4a:	6818      	ldr	r0, [r3, #0]
}
 8004a4c:	4770      	bx	lr
 8004a4e:	46c0      	nop			; (mov r8, r8)
 8004a50:	200007b8 	.word	0x200007b8

08004a54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004a54:	b570      	push	{r4, r5, r6, lr}
 8004a56:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004a58:	f7ff fff6 	bl	8004a48 <HAL_GetTick>
 8004a5c:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004a5e:	1c63      	adds	r3, r4, #1
 8004a60:	d002      	beq.n	8004a68 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8004a62:	4b04      	ldr	r3, [pc, #16]	; (8004a74 <HAL_Delay+0x20>)
 8004a64:	781b      	ldrb	r3, [r3, #0]
 8004a66:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8004a68:	f7ff ffee 	bl	8004a48 <HAL_GetTick>
 8004a6c:	1b40      	subs	r0, r0, r5
 8004a6e:	42a0      	cmp	r0, r4
 8004a70:	d3fa      	bcc.n	8004a68 <HAL_Delay+0x14>
  {
  }
}
 8004a72:	bd70      	pop	{r4, r5, r6, pc}
 8004a74:	2000001c 	.word	0x2000001c

08004a78 <ADC_Enable>:
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8004a78:	2300      	movs	r3, #0
{
 8004a7a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004a7c:	2103      	movs	r1, #3
  __IO uint32_t wait_loop_index = 0U;
 8004a7e:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004a80:	6803      	ldr	r3, [r0, #0]
{
 8004a82:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004a84:	689a      	ldr	r2, [r3, #8]
 8004a86:	400a      	ands	r2, r1
 8004a88:	2a01      	cmp	r2, #1
 8004a8a:	d107      	bne.n	8004a9c <ADC_Enable+0x24>
 8004a8c:	6819      	ldr	r1, [r3, #0]
 8004a8e:	4211      	tst	r1, r2
 8004a90:	d001      	beq.n	8004a96 <ADC_Enable+0x1e>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004a92:	2000      	movs	r0, #0
}
 8004a94:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004a96:	68da      	ldr	r2, [r3, #12]
 8004a98:	0412      	lsls	r2, r2, #16
 8004a9a:	d4fa      	bmi.n	8004a92 <ADC_Enable+0x1a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8004a9c:	6899      	ldr	r1, [r3, #8]
 8004a9e:	4a1b      	ldr	r2, [pc, #108]	; (8004b0c <ADC_Enable+0x94>)
 8004aa0:	4211      	tst	r1, r2
 8004aa2:	d008      	beq.n	8004ab6 <ADC_Enable+0x3e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004aa4:	2310      	movs	r3, #16
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004aa6:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004aa8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004aae:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004ab0:	4303      	orrs	r3, r0
 8004ab2:	63e3      	str	r3, [r4, #60]	; 0x3c
      return HAL_ERROR;
 8004ab4:	e7ee      	b.n	8004a94 <ADC_Enable+0x1c>
    __HAL_ADC_ENABLE(hadc);
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	6899      	ldr	r1, [r3, #8]
 8004aba:	430a      	orrs	r2, r1
 8004abc:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004abe:	4b14      	ldr	r3, [pc, #80]	; (8004b10 <ADC_Enable+0x98>)
 8004ac0:	4914      	ldr	r1, [pc, #80]	; (8004b14 <ADC_Enable+0x9c>)
 8004ac2:	6818      	ldr	r0, [r3, #0]
 8004ac4:	f7fb fb3c 	bl	8000140 <__udivsi3>
 8004ac8:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 8004aca:	9b01      	ldr	r3, [sp, #4]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d119      	bne.n	8004b04 <ADC_Enable+0x8c>
    tickstart = HAL_GetTick();
 8004ad0:	f7ff ffba 	bl	8004a48 <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004ad4:	2501      	movs	r5, #1
    tickstart = HAL_GetTick();
 8004ad6:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004ad8:	6823      	ldr	r3, [r4, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	422b      	tst	r3, r5
 8004ade:	d1d8      	bne.n	8004a92 <ADC_Enable+0x1a>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004ae0:	f7ff ffb2 	bl	8004a48 <HAL_GetTick>
 8004ae4:	1b80      	subs	r0, r0, r6
 8004ae6:	2802      	cmp	r0, #2
 8004ae8:	d9f6      	bls.n	8004ad8 <ADC_Enable+0x60>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004aea:	6823      	ldr	r3, [r4, #0]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	422b      	tst	r3, r5
 8004af0:	d1f2      	bne.n	8004ad8 <ADC_Enable+0x60>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004af2:	2310      	movs	r3, #16
 8004af4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          return HAL_ERROR;
 8004af6:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004af8:	4313      	orrs	r3, r2
 8004afa:	63a3      	str	r3, [r4, #56]	; 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004afc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004afe:	431d      	orrs	r5, r3
 8004b00:	63e5      	str	r5, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8004b02:	e7c7      	b.n	8004a94 <ADC_Enable+0x1c>
      wait_loop_index--;
 8004b04:	9b01      	ldr	r3, [sp, #4]
 8004b06:	3b01      	subs	r3, #1
 8004b08:	9301      	str	r3, [sp, #4]
 8004b0a:	e7de      	b.n	8004aca <ADC_Enable+0x52>
 8004b0c:	80000017 	.word	0x80000017
 8004b10:	20000018 	.word	0x20000018
 8004b14:	000f4240 	.word	0x000f4240

08004b18 <HAL_ADC_Init>:
{
 8004b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b1a:	0004      	movs	r4, r0
    return HAL_ERROR;
 8004b1c:	2001      	movs	r0, #1
  if(hadc == NULL)
 8004b1e:	2c00      	cmp	r4, #0
 8004b20:	d100      	bne.n	8004b24 <HAL_ADC_Init+0xc>
 8004b22:	e080      	b.n	8004c26 <HAL_ADC_Init+0x10e>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004b24:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d106      	bne.n	8004b38 <HAL_ADC_Init+0x20>
    hadc->Lock = HAL_UNLOCKED;
 8004b2a:	0022      	movs	r2, r4
 8004b2c:	3234      	adds	r2, #52	; 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 8004b2e:	63e3      	str	r3, [r4, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 8004b30:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 8004b32:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 8004b34:	f7ff fdc8 	bl	80046c8 <HAL_ADC_MspInit>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004b38:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004b3a:	06db      	lsls	r3, r3, #27
 8004b3c:	d500      	bpl.n	8004b40 <HAL_ADC_Init+0x28>
 8004b3e:	e087      	b.n	8004c50 <HAL_ADC_Init+0x138>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8004b40:	6823      	ldr	r3, [r4, #0]
 8004b42:	2204      	movs	r2, #4
 8004b44:	6899      	ldr	r1, [r3, #8]
 8004b46:	0008      	movs	r0, r1
 8004b48:	4010      	ands	r0, r2
      (tmp_hal_status == HAL_OK)                                &&
 8004b4a:	4211      	tst	r1, r2
 8004b4c:	d000      	beq.n	8004b50 <HAL_ADC_Init+0x38>
 8004b4e:	e07f      	b.n	8004c50 <HAL_ADC_Init+0x138>
    ADC_STATE_CLR_SET(hadc->State,
 8004b50:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004b52:	4942      	ldr	r1, [pc, #264]	; (8004c5c <HAL_ADC_Init+0x144>)
 8004b54:	4011      	ands	r1, r2
 8004b56:	2202      	movs	r2, #2
 8004b58:	430a      	orrs	r2, r1
    if (ADC_IS_ENABLE(hadc) == RESET)
 8004b5a:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State,
 8004b5c:	63a2      	str	r2, [r4, #56]	; 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 8004b5e:	689a      	ldr	r2, [r3, #8]
 8004b60:	400a      	ands	r2, r1
 8004b62:	2a01      	cmp	r2, #1
 8004b64:	d105      	bne.n	8004b72 <HAL_ADC_Init+0x5a>
 8004b66:	6819      	ldr	r1, [r3, #0]
 8004b68:	4211      	tst	r1, r2
 8004b6a:	d10e      	bne.n	8004b8a <HAL_ADC_Init+0x72>
 8004b6c:	68da      	ldr	r2, [r3, #12]
 8004b6e:	0412      	lsls	r2, r2, #16
 8004b70:	d40b      	bmi.n	8004b8a <HAL_ADC_Init+0x72>
      MODIFY_REG(hadc->Instance->CFGR1,
 8004b72:	2118      	movs	r1, #24
 8004b74:	68da      	ldr	r2, [r3, #12]
 8004b76:	438a      	bics	r2, r1
 8004b78:	68a1      	ldr	r1, [r4, #8]
 8004b7a:	430a      	orrs	r2, r1
 8004b7c:	60da      	str	r2, [r3, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8004b7e:	6919      	ldr	r1, [r3, #16]
 8004b80:	6862      	ldr	r2, [r4, #4]
 8004b82:	0089      	lsls	r1, r1, #2
 8004b84:	0889      	lsrs	r1, r1, #2
 8004b86:	4311      	orrs	r1, r2
 8004b88:	6119      	str	r1, [r3, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8004b8a:	68da      	ldr	r2, [r3, #12]
 8004b8c:	4934      	ldr	r1, [pc, #208]	; (8004c60 <HAL_ADC_Init+0x148>)
 8004b8e:	400a      	ands	r2, r1
 8004b90:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8004b92:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004b94:	7e26      	ldrb	r6, [r4, #24]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8004b96:	1e57      	subs	r7, r2, #1
 8004b98:	1e7a      	subs	r2, r7, #1
 8004b9a:	4197      	sbcs	r7, r2
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8004b9c:	7e61      	ldrb	r1, [r4, #25]
 8004b9e:	68e2      	ldr	r2, [r4, #12]
 8004ba0:	03c9      	lsls	r1, r1, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004ba2:	03b6      	lsls	r6, r6, #14
 8004ba4:	430e      	orrs	r6, r1
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004ba6:	7ea5      	ldrb	r5, [r4, #26]
 8004ba8:	4316      	orrs	r6, r2
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004baa:	6922      	ldr	r2, [r4, #16]
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004bac:	0369      	lsls	r1, r5, #13
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8004bae:	033f      	lsls	r7, r7, #12
 8004bb0:	430e      	orrs	r6, r1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004bb2:	2a02      	cmp	r2, #2
 8004bb4:	d100      	bne.n	8004bb8 <HAL_ADC_Init+0xa0>
 8004bb6:	2004      	movs	r0, #4
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8004bb8:	1d62      	adds	r2, r4, #5
 8004bba:	7fd2      	ldrb	r2, [r2, #31]
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004bbc:	7ee1      	ldrb	r1, [r4, #27]
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8004bbe:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004bc0:	4332      	orrs	r2, r6
 8004bc2:	433a      	orrs	r2, r7
 8004bc4:	4302      	orrs	r2, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004bc6:	2901      	cmp	r1, #1
 8004bc8:	d104      	bne.n	8004bd4 <HAL_ADC_Init+0xbc>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004bca:	2d00      	cmp	r5, #0
 8004bcc:	d12c      	bne.n	8004c28 <HAL_ADC_Init+0x110>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8004bce:	2180      	movs	r1, #128	; 0x80
 8004bd0:	0249      	lsls	r1, r1, #9
 8004bd2:	430a      	orrs	r2, r1
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004bd4:	20c2      	movs	r0, #194	; 0xc2
 8004bd6:	69e1      	ldr	r1, [r4, #28]
 8004bd8:	30ff      	adds	r0, #255	; 0xff
 8004bda:	4281      	cmp	r1, r0
 8004bdc:	d002      	beq.n	8004be4 <HAL_ADC_Init+0xcc>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8004bde:	6a20      	ldr	r0, [r4, #32]
 8004be0:	4301      	orrs	r1, r0
 8004be2:	430a      	orrs	r2, r1
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004be4:	2080      	movs	r0, #128	; 0x80
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8004be6:	68d9      	ldr	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004be8:	0540      	lsls	r0, r0, #21
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8004bea:	4311      	orrs	r1, r2
 8004bec:	60d9      	str	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004bee:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004bf0:	4281      	cmp	r1, r0
 8004bf2:	d002      	beq.n	8004bfa <HAL_ADC_Init+0xe2>
 8004bf4:	1e48      	subs	r0, r1, #1
 8004bf6:	2806      	cmp	r0, #6
 8004bf8:	d807      	bhi.n	8004c0a <HAL_ADC_Init+0xf2>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004bfa:	2507      	movs	r5, #7
 8004bfc:	6958      	ldr	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8004bfe:	4029      	ands	r1, r5
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004c00:	43a8      	bics	r0, r5
 8004c02:	6158      	str	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8004c04:	6958      	ldr	r0, [r3, #20]
 8004c06:	4301      	orrs	r1, r0
 8004c08:	6159      	str	r1, [r3, #20]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	4915      	ldr	r1, [pc, #84]	; (8004c64 <HAL_ADC_Init+0x14c>)
 8004c0e:	400b      	ands	r3, r1
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d111      	bne.n	8004c38 <HAL_ADC_Init+0x120>
      ADC_CLEAR_ERRORCODE(hadc);
 8004c14:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8004c16:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8004c18:	63e0      	str	r0, [r4, #60]	; 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 8004c1a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004c1c:	4393      	bics	r3, r2
 8004c1e:	001a      	movs	r2, r3
 8004c20:	2301      	movs	r3, #1
 8004c22:	4313      	orrs	r3, r2
 8004c24:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8004c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c28:	2020      	movs	r0, #32
 8004c2a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8004c2c:	4328      	orrs	r0, r5
 8004c2e:	63a0      	str	r0, [r4, #56]	; 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c30:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004c32:	4301      	orrs	r1, r0
 8004c34:	63e1      	str	r1, [r4, #60]	; 0x3c
 8004c36:	e7cd      	b.n	8004bd4 <HAL_ADC_Init+0xbc>
      ADC_STATE_CLR_SET(hadc->State,
 8004c38:	2212      	movs	r2, #18
 8004c3a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c3c:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8004c3e:	4393      	bics	r3, r2
 8004c40:	001a      	movs	r2, r3
 8004c42:	2310      	movs	r3, #16
 8004c44:	4313      	orrs	r3, r2
 8004c46:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c48:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004c4a:	4303      	orrs	r3, r0
 8004c4c:	63e3      	str	r3, [r4, #60]	; 0x3c
      tmp_hal_status = HAL_ERROR;
 8004c4e:	e7ea      	b.n	8004c26 <HAL_ADC_Init+0x10e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c50:	2310      	movs	r3, #16
 8004c52:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
 8004c54:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c56:	4313      	orrs	r3, r2
 8004c58:	63a3      	str	r3, [r4, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
 8004c5a:	e7e4      	b.n	8004c26 <HAL_ADC_Init+0x10e>
 8004c5c:	fffffefd 	.word	0xfffffefd
 8004c60:	fffe0219 	.word	0xfffe0219
 8004c64:	833fffe7 	.word	0x833fffe7

08004c68 <HAL_ADC_Start>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004c68:	6803      	ldr	r3, [r0, #0]
{
 8004c6a:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004c6c:	689b      	ldr	r3, [r3, #8]
{
 8004c6e:	0004      	movs	r4, r0
    tmp_hal_status = HAL_BUSY;
 8004c70:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004c72:	075b      	lsls	r3, r3, #29
 8004c74:	d41a      	bmi.n	8004cac <HAL_ADC_Start+0x44>
    __HAL_LOCK(hadc);
 8004c76:	0025      	movs	r5, r4
 8004c78:	3534      	adds	r5, #52	; 0x34
 8004c7a:	782b      	ldrb	r3, [r5, #0]
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d015      	beq.n	8004cac <HAL_ADC_Start+0x44>
 8004c80:	2301      	movs	r3, #1
 8004c82:	702b      	strb	r3, [r5, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004c84:	7e63      	ldrb	r3, [r4, #25]
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	d111      	bne.n	8004cae <HAL_ADC_Start+0x46>
      ADC_STATE_CLR_SET(hadc->State,
 8004c8a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004c8c:	4a0b      	ldr	r2, [pc, #44]	; (8004cbc <HAL_ADC_Start+0x54>)
      ADC_CLEAR_ERRORCODE(hadc);
 8004c8e:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8004c90:	401a      	ands	r2, r3
 8004c92:	2380      	movs	r3, #128	; 0x80
 8004c94:	005b      	lsls	r3, r3, #1
 8004c96:	4313      	orrs	r3, r2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004c98:	221c      	movs	r2, #28
      ADC_STATE_CLR_SET(hadc->State,
 8004c9a:	63a3      	str	r3, [r4, #56]	; 0x38
      ADC_CLEAR_ERRORCODE(hadc);
 8004c9c:	63e0      	str	r0, [r4, #60]	; 0x3c
      __HAL_UNLOCK(hadc);
 8004c9e:	7028      	strb	r0, [r5, #0]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004ca0:	6823      	ldr	r3, [r4, #0]
 8004ca2:	601a      	str	r2, [r3, #0]
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8004ca4:	6899      	ldr	r1, [r3, #8]
 8004ca6:	3a18      	subs	r2, #24
 8004ca8:	430a      	orrs	r2, r1
 8004caa:	609a      	str	r2, [r3, #8]
}
 8004cac:	bd70      	pop	{r4, r5, r6, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8004cae:	0020      	movs	r0, r4
 8004cb0:	f7ff fee2 	bl	8004a78 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8004cb4:	2800      	cmp	r0, #0
 8004cb6:	d0e8      	beq.n	8004c8a <HAL_ADC_Start+0x22>
 8004cb8:	e7f8      	b.n	8004cac <HAL_ADC_Start+0x44>
 8004cba:	46c0      	nop			; (mov r8, r8)
 8004cbc:	fffff0fe 	.word	0xfffff0fe

08004cc0 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8004cc0:	6803      	ldr	r3, [r0, #0]
 8004cc2:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8004cc4:	4770      	bx	lr
	...

08004cc8 <HAL_ADC_ConfigChannel>:
{
 8004cc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0U;
 8004cca:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8004ccc:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 8004cce:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8004cd0:	3434      	adds	r4, #52	; 0x34
 8004cd2:	7822      	ldrb	r2, [r4, #0]
{
 8004cd4:	0003      	movs	r3, r0
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004cd6:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
  __HAL_LOCK(hadc);
 8004cd8:	2002      	movs	r0, #2
 8004cda:	2a01      	cmp	r2, #1
 8004cdc:	d02b      	beq.n	8004d36 <HAL_ADC_ConfigChannel+0x6e>
 8004cde:	3801      	subs	r0, #1
 8004ce0:	7020      	strb	r0, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	6896      	ldr	r6, [r2, #8]
 8004ce6:	0776      	lsls	r6, r6, #29
 8004ce8:	d461      	bmi.n	8004dae <HAL_ADC_ConfigChannel+0xe6>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004cea:	680b      	ldr	r3, [r1, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 8004cec:	4f32      	ldr	r7, [pc, #200]	; (8004db8 <HAL_ADC_ConfigChannel+0xf0>)
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004cee:	4098      	lsls	r0, r3
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004cf0:	001e      	movs	r6, r3
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004cf2:	4684      	mov	ip, r0
    if (sConfig->Rank != ADC_RANK_NONE)
 8004cf4:	6848      	ldr	r0, [r1, #4]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004cf6:	3e10      	subs	r6, #16
    if (sConfig->Rank != ADC_RANK_NONE)
 8004cf8:	42b8      	cmp	r0, r7
 8004cfa:	d040      	beq.n	8004d7e <HAL_ADC_ConfigChannel+0xb6>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004cfc:	4660      	mov	r0, ip
 8004cfe:	6a97      	ldr	r7, [r2, #40]	; 0x28
 8004d00:	4338      	orrs	r0, r7
 8004d02:	6290      	str	r0, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004d04:	2080      	movs	r0, #128	; 0x80
 8004d06:	0540      	lsls	r0, r0, #21
 8004d08:	4285      	cmp	r5, r0
 8004d0a:	d00f      	beq.n	8004d2c <HAL_ADC_ConfigChannel+0x64>
 8004d0c:	3d01      	subs	r5, #1
 8004d0e:	2d06      	cmp	r5, #6
 8004d10:	d90c      	bls.n	8004d2c <HAL_ADC_ConfigChannel+0x64>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8004d12:	2007      	movs	r0, #7
 8004d14:	6955      	ldr	r5, [r2, #20]
 8004d16:	6889      	ldr	r1, [r1, #8]
 8004d18:	4005      	ands	r5, r0
 8004d1a:	42a9      	cmp	r1, r5
 8004d1c:	d006      	beq.n	8004d2c <HAL_ADC_ConfigChannel+0x64>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004d1e:	6955      	ldr	r5, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8004d20:	4001      	ands	r1, r0
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004d22:	4385      	bics	r5, r0
 8004d24:	6155      	str	r5, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8004d26:	6955      	ldr	r5, [r2, #20]
 8004d28:	4329      	orrs	r1, r5
 8004d2a:	6151      	str	r1, [r2, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004d2c:	2e02      	cmp	r6, #2
 8004d2e:	d903      	bls.n	8004d38 <HAL_ADC_ConfigChannel+0x70>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d30:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8004d32:	2300      	movs	r3, #0
 8004d34:	7023      	strb	r3, [r4, #0]
}
 8004d36:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004d38:	4820      	ldr	r0, [pc, #128]	; (8004dbc <HAL_ADC_ConfigChannel+0xf4>)
 8004d3a:	6801      	ldr	r1, [r0, #0]
 8004d3c:	2b10      	cmp	r3, #16
 8004d3e:	d01b      	beq.n	8004d78 <HAL_ADC_ConfigChannel+0xb0>
 8004d40:	001a      	movs	r2, r3
 8004d42:	3a11      	subs	r2, #17
 8004d44:	4255      	negs	r5, r2
 8004d46:	416a      	adcs	r2, r5
 8004d48:	4d1d      	ldr	r5, [pc, #116]	; (8004dc0 <HAL_ADC_ConfigChannel+0xf8>)
 8004d4a:	4252      	negs	r2, r2
 8004d4c:	402a      	ands	r2, r5
 8004d4e:	2580      	movs	r5, #128	; 0x80
 8004d50:	046d      	lsls	r5, r5, #17
 8004d52:	1952      	adds	r2, r2, r5
 8004d54:	430a      	orrs	r2, r1
 8004d56:	6002      	str	r2, [r0, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004d58:	2b10      	cmp	r3, #16
 8004d5a:	d1e9      	bne.n	8004d30 <HAL_ADC_ConfigChannel+0x68>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004d5c:	4b19      	ldr	r3, [pc, #100]	; (8004dc4 <HAL_ADC_ConfigChannel+0xfc>)
 8004d5e:	491a      	ldr	r1, [pc, #104]	; (8004dc8 <HAL_ADC_ConfigChannel+0x100>)
 8004d60:	6818      	ldr	r0, [r3, #0]
 8004d62:	f7fb f9ed 	bl	8000140 <__udivsi3>
 8004d66:	230a      	movs	r3, #10
 8004d68:	4343      	muls	r3, r0
            wait_loop_index--;
 8004d6a:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8004d6c:	9b01      	ldr	r3, [sp, #4]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d0de      	beq.n	8004d30 <HAL_ADC_ConfigChannel+0x68>
            wait_loop_index--;
 8004d72:	9b01      	ldr	r3, [sp, #4]
 8004d74:	3b01      	subs	r3, #1
 8004d76:	e7f8      	b.n	8004d6a <HAL_ADC_ConfigChannel+0xa2>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004d78:	2280      	movs	r2, #128	; 0x80
 8004d7a:	0412      	lsls	r2, r2, #16
 8004d7c:	e7ea      	b.n	8004d54 <HAL_ADC_ConfigChannel+0x8c>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004d7e:	4660      	mov	r0, ip
 8004d80:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8004d82:	4381      	bics	r1, r0
 8004d84:	6291      	str	r1, [r2, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004d86:	2e02      	cmp	r6, #2
 8004d88:	d8d2      	bhi.n	8004d30 <HAL_ADC_ConfigChannel+0x68>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004d8a:	4a0c      	ldr	r2, [pc, #48]	; (8004dbc <HAL_ADC_ConfigChannel+0xf4>)
 8004d8c:	6811      	ldr	r1, [r2, #0]
 8004d8e:	2b10      	cmp	r3, #16
 8004d90:	d00b      	beq.n	8004daa <HAL_ADC_ConfigChannel+0xe2>
 8004d92:	3b11      	subs	r3, #17
 8004d94:	4258      	negs	r0, r3
 8004d96:	4143      	adcs	r3, r0
 8004d98:	20c0      	movs	r0, #192	; 0xc0
 8004d9a:	425b      	negs	r3, r3
 8004d9c:	0400      	lsls	r0, r0, #16
 8004d9e:	4003      	ands	r3, r0
 8004da0:	480a      	ldr	r0, [pc, #40]	; (8004dcc <HAL_ADC_ConfigChannel+0x104>)
 8004da2:	181b      	adds	r3, r3, r0
 8004da4:	400b      	ands	r3, r1
 8004da6:	6013      	str	r3, [r2, #0]
 8004da8:	e7c2      	b.n	8004d30 <HAL_ADC_ConfigChannel+0x68>
 8004daa:	4b09      	ldr	r3, [pc, #36]	; (8004dd0 <HAL_ADC_ConfigChannel+0x108>)
 8004dac:	e7fa      	b.n	8004da4 <HAL_ADC_ConfigChannel+0xdc>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004dae:	2220      	movs	r2, #32
 8004db0:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004db2:	430a      	orrs	r2, r1
 8004db4:	639a      	str	r2, [r3, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
 8004db6:	e7bc      	b.n	8004d32 <HAL_ADC_ConfigChannel+0x6a>
 8004db8:	00001001 	.word	0x00001001
 8004dbc:	40012708 	.word	0x40012708
 8004dc0:	ff400000 	.word	0xff400000
 8004dc4:	20000018 	.word	0x20000018
 8004dc8:	000f4240 	.word	0x000f4240
 8004dcc:	feffffff 	.word	0xfeffffff
 8004dd0:	ff7fffff 	.word	0xff7fffff

08004dd4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004dd4:	b530      	push	{r4, r5, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004dd6:	25ff      	movs	r5, #255	; 0xff
 8004dd8:	2403      	movs	r4, #3
 8004dda:	002a      	movs	r2, r5
 8004ddc:	4004      	ands	r4, r0
 8004dde:	00e4      	lsls	r4, r4, #3
 8004de0:	40a2      	lsls	r2, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004de2:	0189      	lsls	r1, r1, #6
 8004de4:	4029      	ands	r1, r5
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004de6:	43d2      	mvns	r2, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004de8:	40a1      	lsls	r1, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004dea:	b2c3      	uxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
 8004dec:	2800      	cmp	r0, #0
 8004dee:	db0a      	blt.n	8004e06 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004df0:	24c0      	movs	r4, #192	; 0xc0
 8004df2:	4b0b      	ldr	r3, [pc, #44]	; (8004e20 <HAL_NVIC_SetPriority+0x4c>)
 8004df4:	0880      	lsrs	r0, r0, #2
 8004df6:	0080      	lsls	r0, r0, #2
 8004df8:	18c0      	adds	r0, r0, r3
 8004dfa:	00a4      	lsls	r4, r4, #2
 8004dfc:	5903      	ldr	r3, [r0, r4]
 8004dfe:	401a      	ands	r2, r3
 8004e00:	4311      	orrs	r1, r2
 8004e02:	5101      	str	r1, [r0, r4]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8004e04:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004e06:	200f      	movs	r0, #15
 8004e08:	4003      	ands	r3, r0
 8004e0a:	3b08      	subs	r3, #8
 8004e0c:	4805      	ldr	r0, [pc, #20]	; (8004e24 <HAL_NVIC_SetPriority+0x50>)
 8004e0e:	089b      	lsrs	r3, r3, #2
 8004e10:	009b      	lsls	r3, r3, #2
 8004e12:	181b      	adds	r3, r3, r0
 8004e14:	69d8      	ldr	r0, [r3, #28]
 8004e16:	4002      	ands	r2, r0
 8004e18:	4311      	orrs	r1, r2
 8004e1a:	61d9      	str	r1, [r3, #28]
 8004e1c:	e7f2      	b.n	8004e04 <HAL_NVIC_SetPriority+0x30>
 8004e1e:	46c0      	nop			; (mov r8, r8)
 8004e20:	e000e100 	.word	0xe000e100
 8004e24:	e000ed00 	.word	0xe000ed00

08004e28 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004e28:	2800      	cmp	r0, #0
 8004e2a:	db05      	blt.n	8004e38 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e2c:	231f      	movs	r3, #31
 8004e2e:	4018      	ands	r0, r3
 8004e30:	3b1e      	subs	r3, #30
 8004e32:	4083      	lsls	r3, r0
 8004e34:	4a01      	ldr	r2, [pc, #4]	; (8004e3c <HAL_NVIC_EnableIRQ+0x14>)
 8004e36:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004e38:	4770      	bx	lr
 8004e3a:	46c0      	nop			; (mov r8, r8)
 8004e3c:	e000e100 	.word	0xe000e100

08004e40 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e40:	2280      	movs	r2, #128	; 0x80
 8004e42:	1e43      	subs	r3, r0, #1
 8004e44:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e46:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d20d      	bcs.n	8004e68 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004e4c:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e4e:	4a07      	ldr	r2, [pc, #28]	; (8004e6c <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004e50:	4807      	ldr	r0, [pc, #28]	; (8004e70 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e52:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004e54:	6a03      	ldr	r3, [r0, #32]
 8004e56:	0609      	lsls	r1, r1, #24
 8004e58:	021b      	lsls	r3, r3, #8
 8004e5a:	0a1b      	lsrs	r3, r3, #8
 8004e5c:	430b      	orrs	r3, r1
 8004e5e:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e60:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e62:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e64:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e66:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8004e68:	4770      	bx	lr
 8004e6a:	46c0      	nop			; (mov r8, r8)
 8004e6c:	e000e010 	.word	0xe000e010
 8004e70:	e000ed00 	.word	0xe000ed00

08004e74 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8004e74:	b510      	push	{r4, lr}
 8004e76:	0004      	movs	r4, r0
  /* Check DAC handle */
  if(hdac == NULL)
  {
     return HAL_ERROR;
 8004e78:	2001      	movs	r0, #1
  if(hdac == NULL)
 8004e7a:	2c00      	cmp	r4, #0
 8004e7c:	d00d      	beq.n	8004e9a <HAL_DAC_Init+0x26>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if (hdac->State == HAL_DAC_STATE_RESET)
 8004e7e:	7923      	ldrb	r3, [r4, #4]
 8004e80:	b2da      	uxtb	r2, r3
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d103      	bne.n	8004e8e <HAL_DAC_Init+0x1a>
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004e86:	0020      	movs	r0, r4
    hdac->Lock = HAL_UNLOCKED;
 8004e88:	7162      	strb	r2, [r4, #5]
    HAL_DAC_MspInit(hdac);
 8004e8a:	f7ff fc4b 	bl	8004724 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004e8e:	2302      	movs	r3, #2
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004e90:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8004e92:	7123      	strb	r3, [r4, #4]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004e94:	3b01      	subs	r3, #1
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004e96:	6120      	str	r0, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8004e98:	7123      	strb	r3, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
}
 8004e9a:	bd10      	pop	{r4, pc}

08004e9c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 8004e9c:	b513      	push	{r0, r1, r4, lr}
 8004e9e:	0014      	movs	r4, r2
  __IO uint32_t tmp = 0;
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	9201      	str	r2, [sp, #4]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 8004ea4:	6802      	ldr	r2, [r0, #0]
 8004ea6:	9201      	str	r2, [sp, #4]
  if(Channel == DAC_CHANNEL_1)
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004ea8:	9a01      	ldr	r2, [sp, #4]
  if(Channel == DAC_CHANNEL_1)
 8004eaa:	2900      	cmp	r1, #0
 8004eac:	d106      	bne.n	8004ebc <HAL_DAC_SetValue+0x20>
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004eae:	3208      	adds	r2, #8
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004eb0:	1912      	adds	r2, r2, r4
 8004eb2:	9201      	str	r2, [sp, #4]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004eb4:	9a01      	ldr	r2, [sp, #4]
  
  /* Return function status */
  return HAL_OK;
}
 8004eb6:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 8004eb8:	6013      	str	r3, [r2, #0]
}
 8004eba:	bd16      	pop	{r1, r2, r4, pc}
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004ebc:	3214      	adds	r2, #20
 8004ebe:	e7f7      	b.n	8004eb0 <HAL_DAC_SetValue+0x14>

08004ec0 <HAL_DAC_DMAUnderrunCallbackCh1>:
 8004ec0:	4770      	bx	lr

08004ec2 <HAL_DAC_ConfigChannel>:
  *          This parameter can be one of the following values:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8004ec2:	b530      	push	{r4, r5, lr}
 8004ec4:	0014      	movs	r4, r2
 8004ec6:	2202      	movs	r2, #2
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8004ec8:	7945      	ldrb	r5, [r0, #5]
{
 8004eca:	0003      	movs	r3, r0
  __HAL_LOCK(hdac);
 8004ecc:	0010      	movs	r0, r2
 8004ece:	2d01      	cmp	r5, #1
 8004ed0:	d00f      	beq.n	8004ef2 <HAL_DAC_ConfigChannel+0x30>
  hdac->State = HAL_DAC_STATE_BUSY;
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel); 
 8004ed2:	303c      	adds	r0, #60	; 0x3c
 8004ed4:	40a0      	lsls	r0, r4
  tmpreg1 = hdac->Instance->CR;
 8004ed6:	681d      	ldr	r5, [r3, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 8004ed8:	711a      	strb	r2, [r3, #4]
  tmpreg1 = hdac->Instance->CR;
 8004eda:	682a      	ldr	r2, [r5, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel); 
 8004edc:	4382      	bics	r2, r0
 8004ede:	0010      	movs	r0, r2
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004ee0:	c906      	ldmia	r1, {r1, r2}
 8004ee2:	430a      	orrs	r2, r1
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8004ee4:	40a2      	lsls	r2, r4
 8004ee6:	4302      	orrs	r2, r0
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004ee8:	602a      	str	r2, [r5, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004eea:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 8004eec:	2201      	movs	r2, #1
  __HAL_UNLOCK(hdac);
 8004eee:	7158      	strb	r0, [r3, #5]
  hdac->State = HAL_DAC_STATE_READY;
 8004ef0:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
}
 8004ef2:	bd30      	pop	{r4, r5, pc}

08004ef4 <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8004ef4:	2202      	movs	r2, #2
{
 8004ef6:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hdac);
 8004ef8:	7944      	ldrb	r4, [r0, #5]
{
 8004efa:	0003      	movs	r3, r0
  __HAL_LOCK(hdac);
 8004efc:	0010      	movs	r0, r2
 8004efe:	2c01      	cmp	r4, #1
 8004f00:	d015      	beq.n	8004f2e <HAL_DAC_Start+0x3a>
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
  
  /* Enable the Peripharal */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004f02:	3801      	subs	r0, #1
 8004f04:	0004      	movs	r4, r0
 8004f06:	408c      	lsls	r4, r1
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f08:	711a      	strb	r2, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	6815      	ldr	r5, [r2, #0]
 8004f0e:	432c      	orrs	r4, r5
 8004f10:	6014      	str	r4, [r2, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8004f12:	2900      	cmp	r1, #0
 8004f14:	d107      	bne.n	8004f26 <HAL_DAC_Start+0x32>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 8004f16:	243c      	movs	r4, #60	; 0x3c
 8004f18:	6811      	ldr	r1, [r2, #0]
 8004f1a:	4021      	ands	r1, r4
 8004f1c:	42a1      	cmp	r1, r4
 8004f1e:	d102      	bne.n	8004f26 <HAL_DAC_Start+0x32>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004f20:	6851      	ldr	r1, [r2, #4]
 8004f22:	4308      	orrs	r0, r1
 8004f24:	6050      	str	r0, [r2, #4]
    }
  }
 
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004f26:	2201      	movs	r2, #1
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004f28:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 8004f2a:	711a      	strb	r2, [r3, #4]
  __HAL_UNLOCK(hdac);
 8004f2c:	7158      	strb	r0, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
}
 8004f2e:	bd30      	pop	{r4, r5, pc}

08004f30 <HAL_DAC_IRQHandler>:
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8004f30:	2280      	movs	r2, #128	; 0x80
 8004f32:	6803      	ldr	r3, [r0, #0]
 8004f34:	0192      	lsls	r2, r2, #6
 8004f36:	6819      	ldr	r1, [r3, #0]
{
 8004f38:	b510      	push	{r4, lr}
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8004f3a:	4211      	tst	r1, r2
 8004f3c:	d00f      	beq.n	8004f5e <HAL_DAC_IRQHandler+0x2e>
  { 
  /* Check Overrun flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8004f3e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004f40:	4211      	tst	r1, r2
 8004f42:	d00c      	beq.n	8004f5e <HAL_DAC_IRQHandler+0x2e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8004f44:	2104      	movs	r1, #4
 8004f46:	7101      	strb	r1, [r0, #4]
    
      /* Set DAC error code to chanel1 DMA underrun error */
      hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8004f48:	6904      	ldr	r4, [r0, #16]
 8004f4a:	3903      	subs	r1, #3
 8004f4c:	4321      	orrs	r1, r4
 8004f4e:	6101      	str	r1, [r0, #16]
    
      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8004f50:	635a      	str	r2, [r3, #52]	; 0x34
    
      /* Disable the selected DAC channel1 DMA request */
      hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 8004f52:	681a      	ldr	r2, [r3, #0]
 8004f54:	4902      	ldr	r1, [pc, #8]	; (8004f60 <HAL_DAC_IRQHandler+0x30>)
 8004f56:	400a      	ands	r2, r1
 8004f58:	601a      	str	r2, [r3, #0]
    
      /* Error callback */ 
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8004f5a:	f7ff ffb1 	bl	8004ec0 <HAL_DAC_DMAUnderrunCallbackCh1>
    }
  }
}
 8004f5e:	bd10      	pop	{r4, pc}
 8004f60:	ffffefff 	.word	0xffffefff

08004f64 <FLASH_SetErrorCode>:
  */
static void FLASH_SetErrorCode(void)
{
  uint32_t flags = 0U;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8004f64:	4a0c      	ldr	r2, [pc, #48]	; (8004f98 <FLASH_SetErrorCode+0x34>)
 8004f66:	2110      	movs	r1, #16
 8004f68:	68d0      	ldr	r0, [r2, #12]
{
 8004f6a:	b530      	push	{r4, r5, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8004f6c:	0003      	movs	r3, r0
 8004f6e:	400b      	ands	r3, r1
 8004f70:	4208      	tst	r0, r1
 8004f72:	d005      	beq.n	8004f80 <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004f74:	2302      	movs	r3, #2
 8004f76:	4809      	ldr	r0, [pc, #36]	; (8004f9c <FLASH_SetErrorCode+0x38>)
 8004f78:	69c4      	ldr	r4, [r0, #28]
 8004f7a:	4323      	orrs	r3, r4
 8004f7c:	61c3      	str	r3, [r0, #28]
    flags |= FLASH_FLAG_WRPERR;
 8004f7e:	000b      	movs	r3, r1
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004f80:	2004      	movs	r0, #4
 8004f82:	68d1      	ldr	r1, [r2, #12]
 8004f84:	4201      	tst	r1, r0
 8004f86:	d005      	beq.n	8004f94 <FLASH_SetErrorCode+0x30>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8004f88:	2101      	movs	r1, #1
 8004f8a:	4c04      	ldr	r4, [pc, #16]	; (8004f9c <FLASH_SetErrorCode+0x38>)
    flags |= FLASH_FLAG_PGERR;
 8004f8c:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8004f8e:	69e5      	ldr	r5, [r4, #28]
 8004f90:	4329      	orrs	r1, r5
 8004f92:	61e1      	str	r1, [r4, #28]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8004f94:	60d3      	str	r3, [r2, #12]
}  
 8004f96:	bd30      	pop	{r4, r5, pc}
 8004f98:	40022000 	.word	0x40022000
 8004f9c:	200007c0 	.word	0x200007c0

08004fa0 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004fa0:	4b06      	ldr	r3, [pc, #24]	; (8004fbc <HAL_FLASH_Unlock+0x1c>)
  HAL_StatusTypeDef status = HAL_OK;
 8004fa2:	2000      	movs	r0, #0
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004fa4:	691a      	ldr	r2, [r3, #16]
 8004fa6:	0612      	lsls	r2, r2, #24
 8004fa8:	d506      	bpl.n	8004fb8 <HAL_FLASH_Unlock+0x18>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004faa:	4a05      	ldr	r2, [pc, #20]	; (8004fc0 <HAL_FLASH_Unlock+0x20>)
 8004fac:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004fae:	4a05      	ldr	r2, [pc, #20]	; (8004fc4 <HAL_FLASH_Unlock+0x24>)
 8004fb0:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004fb2:	6918      	ldr	r0, [r3, #16]
 8004fb4:	0600      	lsls	r0, r0, #24
  HAL_StatusTypeDef status = HAL_OK;
 8004fb6:	0fc0      	lsrs	r0, r0, #31
}
 8004fb8:	4770      	bx	lr
 8004fba:	46c0      	nop			; (mov r8, r8)
 8004fbc:	40022000 	.word	0x40022000
 8004fc0:	45670123 	.word	0x45670123
 8004fc4:	cdef89ab 	.word	0xcdef89ab

08004fc8 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004fc8:	2380      	movs	r3, #128	; 0x80
 8004fca:	4a03      	ldr	r2, [pc, #12]	; (8004fd8 <HAL_FLASH_Lock+0x10>)
}
 8004fcc:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004fce:	6911      	ldr	r1, [r2, #16]
 8004fd0:	430b      	orrs	r3, r1
 8004fd2:	6113      	str	r3, [r2, #16]
}
 8004fd4:	4770      	bx	lr
 8004fd6:	46c0      	nop			; (mov r8, r8)
 8004fd8:	40022000 	.word	0x40022000

08004fdc <FLASH_WaitForLastOperation>:
{
 8004fdc:	b570      	push	{r4, r5, r6, lr}
 8004fde:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004fe0:	f7ff fd32 	bl	8004a48 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8004fe4:	2601      	movs	r6, #1
  uint32_t tickstart = HAL_GetTick();
 8004fe6:	0005      	movs	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8004fe8:	4b10      	ldr	r3, [pc, #64]	; (800502c <FLASH_WaitForLastOperation+0x50>)
 8004fea:	68da      	ldr	r2, [r3, #12]
 8004fec:	4232      	tst	r2, r6
 8004fee:	d111      	bne.n	8005014 <FLASH_WaitForLastOperation+0x38>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8004ff0:	2220      	movs	r2, #32
 8004ff2:	68d9      	ldr	r1, [r3, #12]
 8004ff4:	4211      	tst	r1, r2
 8004ff6:	d000      	beq.n	8004ffa <FLASH_WaitForLastOperation+0x1e>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004ff8:	60da      	str	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8004ffa:	68d9      	ldr	r1, [r3, #12]
 8004ffc:	2210      	movs	r2, #16
 8004ffe:	0008      	movs	r0, r1
 8005000:	4010      	ands	r0, r2
 8005002:	4211      	tst	r1, r2
 8005004:	d102      	bne.n	800500c <FLASH_WaitForLastOperation+0x30>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8005006:	68db      	ldr	r3, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8005008:	075b      	lsls	r3, r3, #29
 800500a:	d508      	bpl.n	800501e <FLASH_WaitForLastOperation+0x42>
    FLASH_SetErrorCode();
 800500c:	f7ff ffaa 	bl	8004f64 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8005010:	2001      	movs	r0, #1
 8005012:	e004      	b.n	800501e <FLASH_WaitForLastOperation+0x42>
    if (Timeout != HAL_MAX_DELAY)
 8005014:	1c62      	adds	r2, r4, #1
 8005016:	d0e8      	beq.n	8004fea <FLASH_WaitForLastOperation+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8005018:	2c00      	cmp	r4, #0
 800501a:	d101      	bne.n	8005020 <FLASH_WaitForLastOperation+0x44>
        return HAL_TIMEOUT;
 800501c:	2003      	movs	r0, #3
}
 800501e:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8005020:	f7ff fd12 	bl	8004a48 <HAL_GetTick>
 8005024:	1b40      	subs	r0, r0, r5
 8005026:	42a0      	cmp	r0, r4
 8005028:	d9de      	bls.n	8004fe8 <FLASH_WaitForLastOperation+0xc>
 800502a:	e7f7      	b.n	800501c <FLASH_WaitForLastOperation+0x40>
 800502c:	40022000 	.word	0x40022000

08005030 <HAL_FLASH_Program>:
{
 8005030:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005032:	b085      	sub	sp, #20
 8005034:	9303      	str	r3, [sp, #12]
  __HAL_LOCK(&pFlash);
 8005036:	4b1c      	ldr	r3, [pc, #112]	; (80050a8 <HAL_FLASH_Program+0x78>)
{
 8005038:	9101      	str	r1, [sp, #4]
 800503a:	9202      	str	r2, [sp, #8]
  __HAL_LOCK(&pFlash);
 800503c:	7e1a      	ldrb	r2, [r3, #24]
{
 800503e:	0004      	movs	r4, r0
  __HAL_LOCK(&pFlash);
 8005040:	2002      	movs	r0, #2
 8005042:	2a01      	cmp	r2, #1
 8005044:	d02e      	beq.n	80050a4 <HAL_FLASH_Program+0x74>
 8005046:	2201      	movs	r2, #1
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005048:	4818      	ldr	r0, [pc, #96]	; (80050ac <HAL_FLASH_Program+0x7c>)
  __HAL_LOCK(&pFlash);
 800504a:	761a      	strb	r2, [r3, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800504c:	f7ff ffc6 	bl	8004fdc <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8005050:	2800      	cmp	r0, #0
 8005052:	d124      	bne.n	800509e <HAL_FLASH_Program+0x6e>
      nbiterations = 1U;
 8005054:	0026      	movs	r6, r4
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005056:	2c01      	cmp	r4, #1
 8005058:	d002      	beq.n	8005060 <HAL_FLASH_Program+0x30>
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800505a:	2c02      	cmp	r4, #2
 800505c:	d000      	beq.n	8005060 <HAL_FLASH_Program+0x30>
      nbiterations = 4U;
 800505e:	2604      	movs	r6, #4
 8005060:	2400      	movs	r4, #0
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8005062:	9802      	ldr	r0, [sp, #8]
 8005064:	9903      	ldr	r1, [sp, #12]
 8005066:	0122      	lsls	r2, r4, #4
 8005068:	f7fb f9e0 	bl	800042c <__aeabi_llsr>
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800506c:	2200      	movs	r2, #0
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800506e:	2701      	movs	r7, #1
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005070:	4b0d      	ldr	r3, [pc, #52]	; (80050a8 <HAL_FLASH_Program+0x78>)
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8005072:	4d0f      	ldr	r5, [pc, #60]	; (80050b0 <HAL_FLASH_Program+0x80>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005074:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8005076:	692b      	ldr	r3, [r5, #16]
 8005078:	9a01      	ldr	r2, [sp, #4]
 800507a:	433b      	orrs	r3, r7
 800507c:	612b      	str	r3, [r5, #16]
 800507e:	0063      	lsls	r3, r4, #1
 8005080:	189b      	adds	r3, r3, r2
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8005082:	b280      	uxth	r0, r0
  *(__IO uint16_t*)Address = Data;
 8005084:	8018      	strh	r0, [r3, #0]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005086:	4809      	ldr	r0, [pc, #36]	; (80050ac <HAL_FLASH_Program+0x7c>)
 8005088:	f7ff ffa8 	bl	8004fdc <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 800508c:	692b      	ldr	r3, [r5, #16]
 800508e:	43bb      	bics	r3, r7
 8005090:	612b      	str	r3, [r5, #16]
      if (status != HAL_OK)
 8005092:	2800      	cmp	r0, #0
 8005094:	d103      	bne.n	800509e <HAL_FLASH_Program+0x6e>
    for (index = 0U; index < nbiterations; index++)
 8005096:	19e4      	adds	r4, r4, r7
 8005098:	b2e3      	uxtb	r3, r4
 800509a:	429e      	cmp	r6, r3
 800509c:	d8e1      	bhi.n	8005062 <HAL_FLASH_Program+0x32>
  __HAL_UNLOCK(&pFlash);
 800509e:	2200      	movs	r2, #0
 80050a0:	4b01      	ldr	r3, [pc, #4]	; (80050a8 <HAL_FLASH_Program+0x78>)
 80050a2:	761a      	strb	r2, [r3, #24]
}
 80050a4:	b005      	add	sp, #20
 80050a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050a8:	200007c0 	.word	0x200007c0
 80050ac:	0000c350 	.word	0x0000c350
 80050b0:	40022000 	.word	0x40022000

080050b4 <FLASH_MassErase>:
  * @retval None
  */
static void FLASH_MassErase(void)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80050b4:	2200      	movs	r2, #0
 80050b6:	4b06      	ldr	r3, [pc, #24]	; (80050d0 <FLASH_MassErase+0x1c>)
 80050b8:	61da      	str	r2, [r3, #28]

    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80050ba:	4b06      	ldr	r3, [pc, #24]	; (80050d4 <FLASH_MassErase+0x20>)
 80050bc:	3204      	adds	r2, #4
 80050be:	6919      	ldr	r1, [r3, #16]
 80050c0:	430a      	orrs	r2, r1
 80050c2:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80050c4:	2240      	movs	r2, #64	; 0x40
 80050c6:	6919      	ldr	r1, [r3, #16]
 80050c8:	430a      	orrs	r2, r1
 80050ca:	611a      	str	r2, [r3, #16]
}
 80050cc:	4770      	bx	lr
 80050ce:	46c0      	nop			; (mov r8, r8)
 80050d0:	200007c0 	.word	0x200007c0
 80050d4:	40022000 	.word	0x40022000

080050d8 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80050d8:	2200      	movs	r2, #0
 80050da:	4b06      	ldr	r3, [pc, #24]	; (80050f4 <FLASH_PageErase+0x1c>)
 80050dc:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80050de:	4b06      	ldr	r3, [pc, #24]	; (80050f8 <FLASH_PageErase+0x20>)
 80050e0:	3202      	adds	r2, #2
 80050e2:	6919      	ldr	r1, [r3, #16]
 80050e4:	430a      	orrs	r2, r1
 80050e6:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80050e8:	2240      	movs	r2, #64	; 0x40
    WRITE_REG(FLASH->AR, PageAddress);
 80050ea:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80050ec:	6919      	ldr	r1, [r3, #16]
 80050ee:	430a      	orrs	r2, r1
 80050f0:	611a      	str	r2, [r3, #16]
}
 80050f2:	4770      	bx	lr
 80050f4:	200007c0 	.word	0x200007c0
 80050f8:	40022000 	.word	0x40022000

080050fc <HAL_FLASHEx_Erase>:
{
 80050fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 80050fe:	4f21      	ldr	r7, [pc, #132]	; (8005184 <HAL_FLASHEx_Erase+0x88>)
{
 8005100:	0004      	movs	r4, r0
  __HAL_LOCK(&pFlash);
 8005102:	7e3b      	ldrb	r3, [r7, #24]
{
 8005104:	000e      	movs	r6, r1
  __HAL_LOCK(&pFlash);
 8005106:	2002      	movs	r0, #2
 8005108:	2b01      	cmp	r3, #1
 800510a:	d00c      	beq.n	8005126 <HAL_FLASHEx_Erase+0x2a>
 800510c:	2301      	movs	r3, #1
 800510e:	763b      	strb	r3, [r7, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005110:	6823      	ldr	r3, [r4, #0]
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8005112:	481d      	ldr	r0, [pc, #116]	; (8005188 <HAL_FLASHEx_Erase+0x8c>)
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005114:	2b01      	cmp	r3, #1
 8005116:	d112      	bne.n	800513e <HAL_FLASHEx_Erase+0x42>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8005118:	f7ff ff60 	bl	8004fdc <FLASH_WaitForLastOperation>
 800511c:	2800      	cmp	r0, #0
 800511e:	d003      	beq.n	8005128 <HAL_FLASHEx_Erase+0x2c>
  HAL_StatusTypeDef status = HAL_ERROR;
 8005120:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 8005122:	2300      	movs	r3, #0
 8005124:	763b      	strb	r3, [r7, #24]
}
 8005126:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        FLASH_MassErase();
 8005128:	f7ff ffc4 	bl	80050b4 <FLASH_MassErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800512c:	4816      	ldr	r0, [pc, #88]	; (8005188 <HAL_FLASHEx_Erase+0x8c>)
 800512e:	f7ff ff55 	bl	8004fdc <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8005132:	2104      	movs	r1, #4
 8005134:	4a15      	ldr	r2, [pc, #84]	; (800518c <HAL_FLASHEx_Erase+0x90>)
 8005136:	6913      	ldr	r3, [r2, #16]
 8005138:	438b      	bics	r3, r1
 800513a:	6113      	str	r3, [r2, #16]
 800513c:	e7f1      	b.n	8005122 <HAL_FLASHEx_Erase+0x26>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800513e:	f7ff ff4d 	bl	8004fdc <FLASH_WaitForLastOperation>
 8005142:	2800      	cmp	r0, #0
 8005144:	d1ec      	bne.n	8005120 <HAL_FLASHEx_Erase+0x24>
        *PageError = 0xFFFFFFFFU;
 8005146:	2301      	movs	r3, #1
 8005148:	425b      	negs	r3, r3
 800514a:	6033      	str	r3, [r6, #0]
        for(address = pEraseInit->PageAddress;
 800514c:	6865      	ldr	r5, [r4, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800514e:	3001      	adds	r0, #1
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8005150:	68a3      	ldr	r3, [r4, #8]
 8005152:	6862      	ldr	r2, [r4, #4]
 8005154:	029b      	lsls	r3, r3, #10
 8005156:	189b      	adds	r3, r3, r2
        for(address = pEraseInit->PageAddress;
 8005158:	42ab      	cmp	r3, r5
 800515a:	d9e2      	bls.n	8005122 <HAL_FLASHEx_Erase+0x26>
          FLASH_PageErase(address);
 800515c:	0028      	movs	r0, r5
 800515e:	f7ff ffbb 	bl	80050d8 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005162:	4809      	ldr	r0, [pc, #36]	; (8005188 <HAL_FLASHEx_Erase+0x8c>)
 8005164:	f7ff ff3a 	bl	8004fdc <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8005168:	2102      	movs	r1, #2
 800516a:	4a08      	ldr	r2, [pc, #32]	; (800518c <HAL_FLASHEx_Erase+0x90>)
 800516c:	6913      	ldr	r3, [r2, #16]
 800516e:	438b      	bics	r3, r1
 8005170:	6113      	str	r3, [r2, #16]
          if (status != HAL_OK)
 8005172:	2800      	cmp	r0, #0
 8005174:	d001      	beq.n	800517a <HAL_FLASHEx_Erase+0x7e>
            *PageError = address;
 8005176:	6035      	str	r5, [r6, #0]
            break;
 8005178:	e7d3      	b.n	8005122 <HAL_FLASHEx_Erase+0x26>
            address += FLASH_PAGE_SIZE)
 800517a:	2380      	movs	r3, #128	; 0x80
 800517c:	00db      	lsls	r3, r3, #3
 800517e:	18ed      	adds	r5, r5, r3
 8005180:	e7e6      	b.n	8005150 <HAL_FLASHEx_Erase+0x54>
 8005182:	46c0      	nop			; (mov r8, r8)
 8005184:	200007c0 	.word	0x200007c0
 8005188:	0000c350 	.word	0x0000c350
 800518c:	40022000 	.word	0x40022000

08005190 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8005190:	2300      	movs	r3, #0
{
 8005192:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005194:	b087      	sub	sp, #28
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005196:	680a      	ldr	r2, [r1, #0]
 8005198:	0014      	movs	r4, r2
 800519a:	40dc      	lsrs	r4, r3
 800519c:	d101      	bne.n	80051a2 <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  } 
}
 800519e:	b007      	add	sp, #28
 80051a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80051a2:	2501      	movs	r5, #1
 80051a4:	0014      	movs	r4, r2
 80051a6:	409d      	lsls	r5, r3
 80051a8:	402c      	ands	r4, r5
 80051aa:	9401      	str	r4, [sp, #4]
    if (iocurrent != 0x00u)
 80051ac:	422a      	tst	r2, r5
 80051ae:	d100      	bne.n	80051b2 <HAL_GPIO_Init+0x22>
 80051b0:	e095      	b.n	80052de <HAL_GPIO_Init+0x14e>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80051b2:	684a      	ldr	r2, [r1, #4]
 80051b4:	005e      	lsls	r6, r3, #1
 80051b6:	4694      	mov	ip, r2
 80051b8:	2203      	movs	r2, #3
 80051ba:	4664      	mov	r4, ip
 80051bc:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80051be:	2403      	movs	r4, #3
 80051c0:	40b4      	lsls	r4, r6
 80051c2:	43e4      	mvns	r4, r4
 80051c4:	9402      	str	r4, [sp, #8]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80051c6:	1e54      	subs	r4, r2, #1
 80051c8:	2c01      	cmp	r4, #1
 80051ca:	d82a      	bhi.n	8005222 <HAL_GPIO_Init+0x92>
        temp = GPIOx->OSPEEDR;
 80051cc:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80051ce:	9c02      	ldr	r4, [sp, #8]
 80051d0:	4027      	ands	r7, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 80051d2:	68cc      	ldr	r4, [r1, #12]
 80051d4:	40b4      	lsls	r4, r6
 80051d6:	433c      	orrs	r4, r7
        GPIOx->OSPEEDR = temp;
 80051d8:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 80051da:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80051dc:	2701      	movs	r7, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80051de:	43ac      	bics	r4, r5
 80051e0:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80051e2:	4664      	mov	r4, ip
 80051e4:	0924      	lsrs	r4, r4, #4
 80051e6:	403c      	ands	r4, r7
 80051e8:	409c      	lsls	r4, r3
 80051ea:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80051ec:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 80051ee:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80051f0:	9c02      	ldr	r4, [sp, #8]
 80051f2:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80051f4:	688c      	ldr	r4, [r1, #8]
 80051f6:	40b4      	lsls	r4, r6
 80051f8:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 80051fa:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80051fc:	2a02      	cmp	r2, #2
 80051fe:	d112      	bne.n	8005226 <HAL_GPIO_Init+0x96>
        temp = GPIOx->AFR[position >> 3u];
 8005200:	08dc      	lsrs	r4, r3, #3
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005202:	2507      	movs	r5, #7
 8005204:	00a4      	lsls	r4, r4, #2
 8005206:	1904      	adds	r4, r0, r4
        temp = GPIOx->AFR[position >> 3u];
 8005208:	6a27      	ldr	r7, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800520a:	9403      	str	r4, [sp, #12]
 800520c:	240f      	movs	r4, #15
 800520e:	401d      	ands	r5, r3
 8005210:	00ad      	lsls	r5, r5, #2
 8005212:	40ac      	lsls	r4, r5
 8005214:	43a7      	bics	r7, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005216:	690c      	ldr	r4, [r1, #16]
 8005218:	40ac      	lsls	r4, r5
 800521a:	4327      	orrs	r7, r4
        GPIOx->AFR[position >> 3u] = temp;
 800521c:	9c03      	ldr	r4, [sp, #12]
 800521e:	6227      	str	r7, [r4, #32]
 8005220:	e001      	b.n	8005226 <HAL_GPIO_Init+0x96>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005222:	2a03      	cmp	r2, #3
 8005224:	d1e3      	bne.n	80051ee <HAL_GPIO_Init+0x5e>
      temp = GPIOx->MODER;
 8005226:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8005228:	9d02      	ldr	r5, [sp, #8]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800522a:	40b2      	lsls	r2, r6
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800522c:	4025      	ands	r5, r4
 800522e:	002c      	movs	r4, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005230:	4314      	orrs	r4, r2
      GPIOx->MODER = temp;
 8005232:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005234:	24c0      	movs	r4, #192	; 0xc0
 8005236:	4662      	mov	r2, ip
 8005238:	02a4      	lsls	r4, r4, #10
 800523a:	4222      	tst	r2, r4
 800523c:	d04f      	beq.n	80052de <HAL_GPIO_Init+0x14e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800523e:	2501      	movs	r5, #1
 8005240:	4a28      	ldr	r2, [pc, #160]	; (80052e4 <HAL_GPIO_Init+0x154>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005242:	2790      	movs	r7, #144	; 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005244:	6994      	ldr	r4, [r2, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005246:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005248:	432c      	orrs	r4, r5
 800524a:	6194      	str	r4, [r2, #24]
 800524c:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 800524e:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005250:	402a      	ands	r2, r5
 8005252:	9205      	str	r2, [sp, #20]
 8005254:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 8005256:	4a24      	ldr	r2, [pc, #144]	; (80052e8 <HAL_GPIO_Init+0x158>)
 8005258:	00a4      	lsls	r4, r4, #2
 800525a:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800525c:	220f      	movs	r2, #15
 800525e:	3502      	adds	r5, #2
 8005260:	401d      	ands	r5, r3
 8005262:	00ad      	lsls	r5, r5, #2
 8005264:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2u];
 8005266:	68a6      	ldr	r6, [r4, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005268:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800526a:	2200      	movs	r2, #0
 800526c:	42b8      	cmp	r0, r7
 800526e:	d00c      	beq.n	800528a <HAL_GPIO_Init+0xfa>
 8005270:	4f1e      	ldr	r7, [pc, #120]	; (80052ec <HAL_GPIO_Init+0x15c>)
 8005272:	3201      	adds	r2, #1
 8005274:	42b8      	cmp	r0, r7
 8005276:	d008      	beq.n	800528a <HAL_GPIO_Init+0xfa>
 8005278:	4f1d      	ldr	r7, [pc, #116]	; (80052f0 <HAL_GPIO_Init+0x160>)
 800527a:	3201      	adds	r2, #1
 800527c:	42b8      	cmp	r0, r7
 800527e:	d004      	beq.n	800528a <HAL_GPIO_Init+0xfa>
 8005280:	4f1c      	ldr	r7, [pc, #112]	; (80052f4 <HAL_GPIO_Init+0x164>)
 8005282:	3201      	adds	r2, #1
 8005284:	42b8      	cmp	r0, r7
 8005286:	d000      	beq.n	800528a <HAL_GPIO_Init+0xfa>
 8005288:	3202      	adds	r2, #2
 800528a:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800528c:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800528e:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005290:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 8005292:	4a19      	ldr	r2, [pc, #100]	; (80052f8 <HAL_GPIO_Init+0x168>)
        temp &= ~(iocurrent);
 8005294:	9c01      	ldr	r4, [sp, #4]
        temp = EXTI->RTSR;
 8005296:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8005298:	9d01      	ldr	r5, [sp, #4]
        temp &= ~(iocurrent);
 800529a:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 800529c:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800529e:	02ff      	lsls	r7, r7, #11
 80052a0:	d401      	bmi.n	80052a6 <HAL_GPIO_Init+0x116>
        temp &= ~(iocurrent);
 80052a2:	0035      	movs	r5, r6
 80052a4:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80052a6:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 80052a8:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 80052aa:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 80052ac:	9d01      	ldr	r5, [sp, #4]
 80052ae:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80052b0:	02bf      	lsls	r7, r7, #10
 80052b2:	d401      	bmi.n	80052b8 <HAL_GPIO_Init+0x128>
        temp &= ~(iocurrent);
 80052b4:	0035      	movs	r5, r6
 80052b6:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80052b8:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 80052ba:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 80052bc:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 80052be:	9d01      	ldr	r5, [sp, #4]
 80052c0:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80052c2:	03bf      	lsls	r7, r7, #14
 80052c4:	d401      	bmi.n	80052ca <HAL_GPIO_Init+0x13a>
        temp &= ~(iocurrent);
 80052c6:	0035      	movs	r5, r6
 80052c8:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80052ca:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 80052cc:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 80052ce:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 80052d0:	9e01      	ldr	r6, [sp, #4]
 80052d2:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80052d4:	03ff      	lsls	r7, r7, #15
 80052d6:	d401      	bmi.n	80052dc <HAL_GPIO_Init+0x14c>
        temp &= ~(iocurrent);
 80052d8:	4025      	ands	r5, r4
 80052da:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 80052dc:	6016      	str	r6, [r2, #0]
    position++;
 80052de:	3301      	adds	r3, #1
 80052e0:	e759      	b.n	8005196 <HAL_GPIO_Init+0x6>
 80052e2:	46c0      	nop			; (mov r8, r8)
 80052e4:	40021000 	.word	0x40021000
 80052e8:	40010000 	.word	0x40010000
 80052ec:	48000400 	.word	0x48000400
 80052f0:	48000800 	.word	0x48000800
 80052f4:	48000c00 	.word	0x48000c00
 80052f8:	40010400 	.word	0x40010400

080052fc <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80052fc:	6900      	ldr	r0, [r0, #16]
 80052fe:	4008      	ands	r0, r1
 8005300:	1e43      	subs	r3, r0, #1
 8005302:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8005304:	b2c0      	uxtb	r0, r0
  }
 8005306:	4770      	bx	lr

08005308 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005308:	2a00      	cmp	r2, #0
 800530a:	d001      	beq.n	8005310 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800530c:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800530e:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005310:	6281      	str	r1, [r0, #40]	; 0x28
}
 8005312:	e7fc      	b.n	800530e <HAL_GPIO_WritePin+0x6>

08005314 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005314:	6803      	ldr	r3, [r0, #0]
 8005316:	699a      	ldr	r2, [r3, #24]
 8005318:	0792      	lsls	r2, r2, #30
 800531a:	d501      	bpl.n	8005320 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 800531c:	2200      	movs	r2, #0
 800531e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005320:	2201      	movs	r2, #1
 8005322:	6999      	ldr	r1, [r3, #24]
 8005324:	4211      	tst	r1, r2
 8005326:	d102      	bne.n	800532e <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005328:	6999      	ldr	r1, [r3, #24]
 800532a:	430a      	orrs	r2, r1
 800532c:	619a      	str	r2, [r3, #24]
  }
}
 800532e:	4770      	bx	lr

08005330 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005330:	b530      	push	{r4, r5, lr}
 8005332:	9c03      	ldr	r4, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005334:	6800      	ldr	r0, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005336:	4323      	orrs	r3, r4
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005338:	0412      	lsls	r2, r2, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800533a:	0589      	lsls	r1, r1, #22
 800533c:	431a      	orrs	r2, r3
 800533e:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8005340:	4b05      	ldr	r3, [pc, #20]	; (8005358 <I2C_TransferConfig+0x28>)
 8005342:	6845      	ldr	r5, [r0, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005344:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8005346:	0d64      	lsrs	r4, r4, #21
 8005348:	431c      	orrs	r4, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800534a:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 800534c:	43a5      	bics	r5, r4
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800534e:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8005350:	432a      	orrs	r2, r5
 8005352:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005354:	bd30      	pop	{r4, r5, pc}
 8005356:	46c0      	nop			; (mov r8, r8)
 8005358:	03ff63ff 	.word	0x03ff63ff

0800535c <I2C_IsErrorOccurred>:
{
 800535c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800535e:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8005360:	6802      	ldr	r2, [r0, #0]
{
 8005362:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 8005364:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005366:	2310      	movs	r3, #16
 8005368:	000f      	movs	r7, r1
{
 800536a:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800536c:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 800536e:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005370:	4219      	tst	r1, r3
 8005372:	d00e      	beq.n	8005392 <I2C_IsErrorOccurred+0x36>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005374:	2720      	movs	r7, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005376:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 8005378:	9000      	str	r0, [sp, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800537a:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800537c:	6823      	ldr	r3, [r4, #0]
 800537e:	699a      	ldr	r2, [r3, #24]
 8005380:	423a      	tst	r2, r7
 8005382:	d164      	bne.n	800544e <I2C_IsErrorOccurred+0xf2>
 8005384:	9a01      	ldr	r2, [sp, #4]
 8005386:	2a00      	cmp	r2, #0
 8005388:	d032      	beq.n	80053f0 <I2C_IsErrorOccurred+0x94>
    error_code |= HAL_I2C_ERROR_AF;
 800538a:	2704      	movs	r7, #4
    status = HAL_ERROR;
 800538c:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 800538e:	9b00      	ldr	r3, [sp, #0]
 8005390:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005392:	2180      	movs	r1, #128	; 0x80
  itflag = hi2c->Instance->ISR;
 8005394:	6823      	ldr	r3, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005396:	0049      	lsls	r1, r1, #1
  itflag = hi2c->Instance->ISR;
 8005398:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800539a:	420a      	tst	r2, r1
 800539c:	d002      	beq.n	80053a4 <I2C_IsErrorOccurred+0x48>
    error_code |= HAL_I2C_ERROR_BERR;
 800539e:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80053a0:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 80053a2:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80053a4:	2180      	movs	r1, #128	; 0x80
 80053a6:	00c9      	lsls	r1, r1, #3
 80053a8:	420a      	tst	r2, r1
 80053aa:	d003      	beq.n	80053b4 <I2C_IsErrorOccurred+0x58>
    error_code |= HAL_I2C_ERROR_OVR;
 80053ac:	2008      	movs	r0, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80053ae:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_OVR;
 80053b0:	4307      	orrs	r7, r0
    status = HAL_ERROR;
 80053b2:	3807      	subs	r0, #7
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80053b4:	2180      	movs	r1, #128	; 0x80
 80053b6:	0089      	lsls	r1, r1, #2
 80053b8:	420a      	tst	r2, r1
 80053ba:	d04d      	beq.n	8005458 <I2C_IsErrorOccurred+0xfc>
    error_code |= HAL_I2C_ERROR_ARLO;
 80053bc:	2202      	movs	r2, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80053be:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 80053c0:	4317      	orrs	r7, r2
    I2C_Flush_TXDR(hi2c);
 80053c2:	0020      	movs	r0, r4
 80053c4:	f7ff ffa6 	bl	8005314 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 80053c8:	6822      	ldr	r2, [r4, #0]
 80053ca:	4925      	ldr	r1, [pc, #148]	; (8005460 <I2C_IsErrorOccurred+0x104>)
 80053cc:	6853      	ldr	r3, [r2, #4]
 80053ce:	400b      	ands	r3, r1
 80053d0:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80053d2:	0023      	movs	r3, r4
 80053d4:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 80053d6:	6c60      	ldr	r0, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80053d8:	3341      	adds	r3, #65	; 0x41
    hi2c->ErrorCode |= error_code;
 80053da:	4307      	orrs	r7, r0
 80053dc:	6467      	str	r7, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80053de:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80053e0:	0022      	movs	r2, r4
 80053e2:	2300      	movs	r3, #0
 80053e4:	3242      	adds	r2, #66	; 0x42
    __HAL_UNLOCK(hi2c);
 80053e6:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80053e8:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 80053ea:	2001      	movs	r0, #1
 80053ec:	7023      	strb	r3, [r4, #0]
 80053ee:	e035      	b.n	800545c <I2C_IsErrorOccurred+0x100>
      if (Timeout != HAL_MAX_DELAY)
 80053f0:	1c72      	adds	r2, r6, #1
 80053f2:	d0c4      	beq.n	800537e <I2C_IsErrorOccurred+0x22>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80053f4:	f7ff fb28 	bl	8004a48 <HAL_GetTick>
 80053f8:	1b40      	subs	r0, r0, r5
 80053fa:	42b0      	cmp	r0, r6
 80053fc:	d801      	bhi.n	8005402 <I2C_IsErrorOccurred+0xa6>
 80053fe:	2e00      	cmp	r6, #0
 8005400:	d1bc      	bne.n	800537c <I2C_IsErrorOccurred+0x20>
          tmp2 = hi2c->Mode;
 8005402:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005404:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 8005406:	3242      	adds	r2, #66	; 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005408:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 800540a:	7811      	ldrb	r1, [r2, #0]
 800540c:	b2ca      	uxtb	r2, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800540e:	2180      	movs	r1, #128	; 0x80
          tmp2 = hi2c->Mode;
 8005410:	4694      	mov	ip, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005412:	699a      	ldr	r2, [r3, #24]
 8005414:	0209      	lsls	r1, r1, #8
 8005416:	420a      	tst	r2, r1
 8005418:	d00c      	beq.n	8005434 <I2C_IsErrorOccurred+0xd8>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800541a:	2280      	movs	r2, #128	; 0x80
 800541c:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800541e:	4210      	tst	r0, r2
 8005420:	d108      	bne.n	8005434 <I2C_IsErrorOccurred+0xd8>
              (tmp1 != I2C_CR2_STOP) && \
 8005422:	4661      	mov	r1, ip
 8005424:	2920      	cmp	r1, #32
 8005426:	d005      	beq.n	8005434 <I2C_IsErrorOccurred+0xd8>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005428:	6859      	ldr	r1, [r3, #4]
 800542a:	430a      	orrs	r2, r1
 800542c:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 800542e:	f7ff fb0b 	bl	8004a48 <HAL_GetTick>
 8005432:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005434:	6823      	ldr	r3, [r4, #0]
 8005436:	699b      	ldr	r3, [r3, #24]
 8005438:	423b      	tst	r3, r7
 800543a:	d19f      	bne.n	800537c <I2C_IsErrorOccurred+0x20>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800543c:	f7ff fb04 	bl	8004a48 <HAL_GetTick>
 8005440:	1b40      	subs	r0, r0, r5
 8005442:	2819      	cmp	r0, #25
 8005444:	d9f6      	bls.n	8005434 <I2C_IsErrorOccurred+0xd8>
              status = HAL_ERROR;
 8005446:	2301      	movs	r3, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005448:	9700      	str	r7, [sp, #0]
              status = HAL_ERROR;
 800544a:	9301      	str	r3, [sp, #4]
 800544c:	e796      	b.n	800537c <I2C_IsErrorOccurred+0x20>
    if (status == HAL_OK)
 800544e:	9a01      	ldr	r2, [sp, #4]
 8005450:	2a00      	cmp	r2, #0
 8005452:	d19a      	bne.n	800538a <I2C_IsErrorOccurred+0x2e>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005454:	61df      	str	r7, [r3, #28]
 8005456:	e798      	b.n	800538a <I2C_IsErrorOccurred+0x2e>
  if (status != HAL_OK)
 8005458:	2800      	cmp	r0, #0
 800545a:	d1b2      	bne.n	80053c2 <I2C_IsErrorOccurred+0x66>
}
 800545c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800545e:	46c0      	nop			; (mov r8, r8)
 8005460:	fe00e800 	.word	0xfe00e800

08005464 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8005464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005466:	0004      	movs	r4, r0
 8005468:	000d      	movs	r5, r1
 800546a:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800546c:	2702      	movs	r7, #2
 800546e:	6823      	ldr	r3, [r4, #0]
 8005470:	699b      	ldr	r3, [r3, #24]
 8005472:	423b      	tst	r3, r7
 8005474:	d001      	beq.n	800547a <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 8005476:	2000      	movs	r0, #0
}
 8005478:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800547a:	0032      	movs	r2, r6
 800547c:	0029      	movs	r1, r5
 800547e:	0020      	movs	r0, r4
 8005480:	f7ff ff6c 	bl	800535c <I2C_IsErrorOccurred>
 8005484:	2800      	cmp	r0, #0
 8005486:	d118      	bne.n	80054ba <I2C_WaitOnTXISFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 8005488:	1c6b      	adds	r3, r5, #1
 800548a:	d0f0      	beq.n	800546e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800548c:	f7ff fadc 	bl	8004a48 <HAL_GetTick>
 8005490:	1b80      	subs	r0, r0, r6
 8005492:	42a8      	cmp	r0, r5
 8005494:	d801      	bhi.n	800549a <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 8005496:	2d00      	cmp	r5, #0
 8005498:	d1e9      	bne.n	800546e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800549a:	6823      	ldr	r3, [r4, #0]
 800549c:	699b      	ldr	r3, [r3, #24]
 800549e:	001a      	movs	r2, r3
 80054a0:	403a      	ands	r2, r7
 80054a2:	423b      	tst	r3, r7
 80054a4:	d1e3      	bne.n	800546e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80054a6:	2120      	movs	r1, #32
 80054a8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80054aa:	430b      	orrs	r3, r1
 80054ac:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80054ae:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 80054b0:	3440      	adds	r4, #64	; 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 80054b2:	3341      	adds	r3, #65	; 0x41
 80054b4:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80054b6:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 80054b8:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 80054ba:	2001      	movs	r0, #1
 80054bc:	e7dc      	b.n	8005478 <I2C_WaitOnTXISFlagUntilTimeout+0x14>

080054be <I2C_WaitOnFlagUntilTimeout>:
{
 80054be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054c0:	0004      	movs	r4, r0
 80054c2:	000d      	movs	r5, r1
 80054c4:	0017      	movs	r7, r2
 80054c6:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054c8:	6822      	ldr	r2, [r4, #0]
 80054ca:	6993      	ldr	r3, [r2, #24]
 80054cc:	402b      	ands	r3, r5
 80054ce:	1b5b      	subs	r3, r3, r5
 80054d0:	4259      	negs	r1, r3
 80054d2:	414b      	adcs	r3, r1
 80054d4:	42bb      	cmp	r3, r7
 80054d6:	d001      	beq.n	80054dc <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 80054d8:	2000      	movs	r0, #0
 80054da:	e01f      	b.n	800551c <I2C_WaitOnFlagUntilTimeout+0x5e>
    if (Timeout != HAL_MAX_DELAY)
 80054dc:	1c73      	adds	r3, r6, #1
 80054de:	d0f4      	beq.n	80054ca <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054e0:	f7ff fab2 	bl	8004a48 <HAL_GetTick>
 80054e4:	9b06      	ldr	r3, [sp, #24]
 80054e6:	1ac0      	subs	r0, r0, r3
 80054e8:	42b0      	cmp	r0, r6
 80054ea:	d801      	bhi.n	80054f0 <I2C_WaitOnFlagUntilTimeout+0x32>
 80054ec:	2e00      	cmp	r6, #0
 80054ee:	d1eb      	bne.n	80054c8 <I2C_WaitOnFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80054f0:	6823      	ldr	r3, [r4, #0]
 80054f2:	699b      	ldr	r3, [r3, #24]
 80054f4:	402b      	ands	r3, r5
 80054f6:	1b5b      	subs	r3, r3, r5
 80054f8:	425a      	negs	r2, r3
 80054fa:	4153      	adcs	r3, r2
 80054fc:	42bb      	cmp	r3, r7
 80054fe:	d1e3      	bne.n	80054c8 <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005500:	2220      	movs	r2, #32
 8005502:	6c63      	ldr	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 8005504:	2001      	movs	r0, #1
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005506:	4313      	orrs	r3, r2
 8005508:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800550a:	0023      	movs	r3, r4
 800550c:	3341      	adds	r3, #65	; 0x41
 800550e:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005510:	0022      	movs	r2, r4
 8005512:	2300      	movs	r3, #0
 8005514:	3242      	adds	r2, #66	; 0x42
          __HAL_UNLOCK(hi2c);
 8005516:	3440      	adds	r4, #64	; 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005518:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 800551a:	7023      	strb	r3, [r4, #0]
}
 800551c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800551e <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 800551e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005520:	0004      	movs	r4, r0
 8005522:	000e      	movs	r6, r1
 8005524:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005526:	2520      	movs	r5, #32
 8005528:	6823      	ldr	r3, [r4, #0]
 800552a:	699b      	ldr	r3, [r3, #24]
 800552c:	422b      	tst	r3, r5
 800552e:	d001      	beq.n	8005534 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8005530:	2000      	movs	r0, #0
}
 8005532:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005534:	003a      	movs	r2, r7
 8005536:	0031      	movs	r1, r6
 8005538:	0020      	movs	r0, r4
 800553a:	f7ff ff0f 	bl	800535c <I2C_IsErrorOccurred>
 800553e:	2800      	cmp	r0, #0
 8005540:	d115      	bne.n	800556e <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005542:	f7ff fa81 	bl	8004a48 <HAL_GetTick>
 8005546:	1bc0      	subs	r0, r0, r7
 8005548:	42b0      	cmp	r0, r6
 800554a:	d801      	bhi.n	8005550 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 800554c:	2e00      	cmp	r6, #0
 800554e:	d1eb      	bne.n	8005528 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005550:	6823      	ldr	r3, [r4, #0]
 8005552:	699b      	ldr	r3, [r3, #24]
 8005554:	001a      	movs	r2, r3
 8005556:	402a      	ands	r2, r5
 8005558:	422b      	tst	r3, r5
 800555a:	d1e5      	bne.n	8005528 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800555c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800555e:	432b      	orrs	r3, r5
 8005560:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005562:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 8005564:	3440      	adds	r4, #64	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8005566:	3341      	adds	r3, #65	; 0x41
 8005568:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800556a:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 800556c:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 800556e:	2001      	movs	r0, #1
 8005570:	e7df      	b.n	8005532 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
	...

08005574 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8005574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005576:	0004      	movs	r4, r0
 8005578:	000d      	movs	r5, r1
 800557a:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800557c:	2604      	movs	r6, #4
 800557e:	6823      	ldr	r3, [r4, #0]
 8005580:	699b      	ldr	r3, [r3, #24]
 8005582:	4233      	tst	r3, r6
 8005584:	d111      	bne.n	80055aa <I2C_WaitOnRXNEFlagUntilTimeout+0x36>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005586:	003a      	movs	r2, r7
 8005588:	0029      	movs	r1, r5
 800558a:	0020      	movs	r0, r4
 800558c:	f7ff fee6 	bl	800535c <I2C_IsErrorOccurred>
 8005590:	2800      	cmp	r0, #0
 8005592:	d124      	bne.n	80055de <I2C_WaitOnRXNEFlagUntilTimeout+0x6a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005594:	2120      	movs	r1, #32
 8005596:	6823      	ldr	r3, [r4, #0]
 8005598:	699a      	ldr	r2, [r3, #24]
 800559a:	420a      	tst	r2, r1
 800559c:	d023      	beq.n	80055e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x72>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800559e:	699a      	ldr	r2, [r3, #24]
 80055a0:	4232      	tst	r2, r6
 80055a2:	d004      	beq.n	80055ae <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
 80055a4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80055a6:	2a00      	cmp	r2, #0
 80055a8:	d001      	beq.n	80055ae <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
        return HAL_OK;
 80055aa:	2000      	movs	r0, #0
}
 80055ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80055ae:	6999      	ldr	r1, [r3, #24]
 80055b0:	2210      	movs	r2, #16
 80055b2:	0008      	movs	r0, r1
 80055b4:	4010      	ands	r0, r2
 80055b6:	4211      	tst	r1, r2
 80055b8:	d013      	beq.n	80055e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055ba:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80055bc:	3a0c      	subs	r2, #12
 80055be:	6462      	str	r2, [r4, #68]	; 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80055c0:	2120      	movs	r1, #32
 80055c2:	61d9      	str	r1, [r3, #28]
        I2C_RESET_CR2(hi2c);
 80055c4:	685a      	ldr	r2, [r3, #4]
 80055c6:	4813      	ldr	r0, [pc, #76]	; (8005614 <I2C_WaitOnRXNEFlagUntilTimeout+0xa0>)
 80055c8:	4002      	ands	r2, r0
 80055ca:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 80055cc:	0023      	movs	r3, r4
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80055ce:	0022      	movs	r2, r4
        hi2c->State = HAL_I2C_STATE_READY;
 80055d0:	3341      	adds	r3, #65	; 0x41
 80055d2:	7019      	strb	r1, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80055d4:	2300      	movs	r3, #0
 80055d6:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 80055d8:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80055da:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 80055dc:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 80055de:	2001      	movs	r0, #1
 80055e0:	e7e4      	b.n	80055ac <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055e2:	6460      	str	r0, [r4, #68]	; 0x44
 80055e4:	e7ec      	b.n	80055c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055e6:	f7ff fa2f 	bl	8004a48 <HAL_GetTick>
 80055ea:	1bc0      	subs	r0, r0, r7
 80055ec:	42a8      	cmp	r0, r5
 80055ee:	d801      	bhi.n	80055f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x80>
 80055f0:	2d00      	cmp	r5, #0
 80055f2:	d1c4      	bne.n	800557e <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80055f4:	6823      	ldr	r3, [r4, #0]
 80055f6:	699b      	ldr	r3, [r3, #24]
 80055f8:	0019      	movs	r1, r3
 80055fa:	4031      	ands	r1, r6
 80055fc:	4233      	tst	r3, r6
 80055fe:	d1be      	bne.n	800557e <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005600:	2220      	movs	r2, #32
 8005602:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005604:	4313      	orrs	r3, r2
 8005606:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005608:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 800560a:	3440      	adds	r4, #64	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 800560c:	3341      	adds	r3, #65	; 0x41
 800560e:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hi2c);
 8005610:	7021      	strb	r1, [r4, #0]
        return HAL_ERROR;
 8005612:	e7e4      	b.n	80055de <I2C_WaitOnRXNEFlagUntilTimeout+0x6a>
 8005614:	fe00e800 	.word	0xfe00e800

08005618 <HAL_I2C_Init>:
{
 8005618:	b570      	push	{r4, r5, r6, lr}
 800561a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800561c:	2001      	movs	r0, #1
  if (hi2c == NULL)
 800561e:	2c00      	cmp	r4, #0
 8005620:	d03f      	beq.n	80056a2 <HAL_I2C_Init+0x8a>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005622:	0025      	movs	r5, r4
 8005624:	3541      	adds	r5, #65	; 0x41
 8005626:	782b      	ldrb	r3, [r5, #0]
 8005628:	b2da      	uxtb	r2, r3
 800562a:	2b00      	cmp	r3, #0
 800562c:	d105      	bne.n	800563a <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 800562e:	0023      	movs	r3, r4
 8005630:	3340      	adds	r3, #64	; 0x40
    HAL_I2C_MspInit(hi2c);
 8005632:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8005634:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8005636:	f7ff f8ab 	bl	8004790 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800563a:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 800563c:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 800563e:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8005640:	6823      	ldr	r3, [r4, #0]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005642:	481d      	ldr	r0, [pc, #116]	; (80056b8 <HAL_I2C_Init+0xa0>)
  __HAL_I2C_DISABLE(hi2c);
 8005644:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005646:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8005648:	438a      	bics	r2, r1
 800564a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800564c:	6861      	ldr	r1, [r4, #4]
 800564e:	4a1b      	ldr	r2, [pc, #108]	; (80056bc <HAL_I2C_Init+0xa4>)
 8005650:	400a      	ands	r2, r1
 8005652:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005654:	689a      	ldr	r2, [r3, #8]
 8005656:	4002      	ands	r2, r0
 8005658:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800565a:	68e2      	ldr	r2, [r4, #12]
 800565c:	2a01      	cmp	r2, #1
 800565e:	d121      	bne.n	80056a4 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005660:	2180      	movs	r1, #128	; 0x80
 8005662:	0209      	lsls	r1, r1, #8
 8005664:	4331      	orrs	r1, r6
 8005666:	6099      	str	r1, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005668:	685a      	ldr	r2, [r3, #4]
 800566a:	4915      	ldr	r1, [pc, #84]	; (80056c0 <HAL_I2C_Init+0xa8>)
 800566c:	4311      	orrs	r1, r2
 800566e:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005670:	68da      	ldr	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005672:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005674:	4002      	ands	r2, r0
 8005676:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005678:	6922      	ldr	r2, [r4, #16]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800567a:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800567c:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 800567e:	69a1      	ldr	r1, [r4, #24]
 8005680:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005682:	430a      	orrs	r2, r1
 8005684:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005686:	6a21      	ldr	r1, [r4, #32]
 8005688:	69e2      	ldr	r2, [r4, #28]
 800568a:	430a      	orrs	r2, r1
 800568c:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 800568e:	2201      	movs	r2, #1
 8005690:	6819      	ldr	r1, [r3, #0]
 8005692:	430a      	orrs	r2, r1
 8005694:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8005696:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005698:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800569a:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 800569c:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800569e:	3442      	adds	r4, #66	; 0x42
 80056a0:	7020      	strb	r0, [r4, #0]
}
 80056a2:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80056a4:	2184      	movs	r1, #132	; 0x84
 80056a6:	0209      	lsls	r1, r1, #8
 80056a8:	4331      	orrs	r1, r6
 80056aa:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80056ac:	2a02      	cmp	r2, #2
 80056ae:	d1db      	bne.n	8005668 <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80056b0:	2280      	movs	r2, #128	; 0x80
 80056b2:	0112      	lsls	r2, r2, #4
 80056b4:	605a      	str	r2, [r3, #4]
 80056b6:	e7d7      	b.n	8005668 <HAL_I2C_Init+0x50>
 80056b8:	ffff7fff 	.word	0xffff7fff
 80056bc:	f0ffffff 	.word	0xf0ffffff
 80056c0:	02008000 	.word	0x02008000

080056c4 <HAL_I2C_Master_Transmit>:
{
 80056c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056c6:	b087      	sub	sp, #28
 80056c8:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80056ca:	0003      	movs	r3, r0
 80056cc:	3341      	adds	r3, #65	; 0x41
{
 80056ce:	9204      	str	r2, [sp, #16]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80056d0:	9303      	str	r3, [sp, #12]
 80056d2:	781b      	ldrb	r3, [r3, #0]
{
 80056d4:	0004      	movs	r4, r0
 80056d6:	000f      	movs	r7, r1
    return HAL_BUSY;
 80056d8:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80056da:	2b20      	cmp	r3, #32
 80056dc:	d114      	bne.n	8005708 <HAL_I2C_Master_Transmit+0x44>
    __HAL_LOCK(hi2c);
 80056de:	0023      	movs	r3, r4
 80056e0:	3340      	adds	r3, #64	; 0x40
 80056e2:	781a      	ldrb	r2, [r3, #0]
 80056e4:	2a01      	cmp	r2, #1
 80056e6:	d00f      	beq.n	8005708 <HAL_I2C_Master_Transmit+0x44>
 80056e8:	2601      	movs	r6, #1
 80056ea:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 80056ec:	f7ff f9ac 	bl	8004a48 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80056f0:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 80056f2:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80056f4:	9000      	str	r0, [sp, #0]
 80056f6:	2319      	movs	r3, #25
 80056f8:	0032      	movs	r2, r6
 80056fa:	0020      	movs	r0, r4
 80056fc:	0209      	lsls	r1, r1, #8
 80056fe:	f7ff fede 	bl	80054be <I2C_WaitOnFlagUntilTimeout>
 8005702:	2800      	cmp	r0, #0
 8005704:	d002      	beq.n	800570c <HAL_I2C_Master_Transmit+0x48>
      return HAL_ERROR;
 8005706:	2001      	movs	r0, #1
}
 8005708:	b007      	add	sp, #28
 800570a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800570c:	2321      	movs	r3, #33	; 0x21
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800570e:	0026      	movs	r6, r4
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005710:	9a03      	ldr	r2, [sp, #12]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005712:	3642      	adds	r6, #66	; 0x42
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005714:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005716:	3b11      	subs	r3, #17
 8005718:	7033      	strb	r3, [r6, #0]
    hi2c->pBuffPtr  = pData;
 800571a:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800571c:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800571e:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8005720:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 8005722:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8005724:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005726:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005728:	4b2d      	ldr	r3, [pc, #180]	; (80057e0 <HAL_I2C_Master_Transmit+0x11c>)
 800572a:	2aff      	cmp	r2, #255	; 0xff
 800572c:	d920      	bls.n	8005770 <HAL_I2C_Master_Transmit+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800572e:	22ff      	movs	r2, #255	; 0xff
 8005730:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005732:	9300      	str	r3, [sp, #0]
 8005734:	2380      	movs	r3, #128	; 0x80
 8005736:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005738:	0039      	movs	r1, r7
 800573a:	0020      	movs	r0, r4
 800573c:	f7ff fdf8 	bl	8005330 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005740:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005742:	002a      	movs	r2, r5
 8005744:	0020      	movs	r0, r4
 8005746:	990c      	ldr	r1, [sp, #48]	; 0x30
    while (hi2c->XferCount > 0U)
 8005748:	2b00      	cmp	r3, #0
 800574a:	d119      	bne.n	8005780 <HAL_I2C_Master_Transmit+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800574c:	f7ff fee7 	bl	800551e <I2C_WaitOnSTOPFlagUntilTimeout>
 8005750:	2800      	cmp	r0, #0
 8005752:	d1d8      	bne.n	8005706 <HAL_I2C_Master_Transmit+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005754:	2120      	movs	r1, #32
 8005756:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8005758:	4d22      	ldr	r5, [pc, #136]	; (80057e4 <HAL_I2C_Master_Transmit+0x120>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800575a:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800575c:	685a      	ldr	r2, [r3, #4]
 800575e:	402a      	ands	r2, r5
 8005760:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005762:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8005764:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8005766:	3341      	adds	r3, #65	; 0x41
 8005768:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800576a:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 800576c:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 800576e:	e7cb      	b.n	8005708 <HAL_I2C_Master_Transmit+0x44>
      hi2c->XferSize = hi2c->XferCount;
 8005770:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005772:	b292      	uxth	r2, r2
 8005774:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005776:	b2d2      	uxtb	r2, r2
 8005778:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800577a:	2380      	movs	r3, #128	; 0x80
 800577c:	049b      	lsls	r3, r3, #18
 800577e:	e7db      	b.n	8005738 <HAL_I2C_Master_Transmit+0x74>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005780:	f7ff fe70 	bl	8005464 <I2C_WaitOnTXISFlagUntilTimeout>
 8005784:	2800      	cmp	r0, #0
 8005786:	d1be      	bne.n	8005706 <HAL_I2C_Master_Transmit+0x42>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005788:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800578a:	6822      	ldr	r2, [r4, #0]
 800578c:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 800578e:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005790:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8005792:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8005794:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8005796:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8005798:	3b01      	subs	r3, #1
 800579a:	b29b      	uxth	r3, r3
 800579c:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800579e:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80057a0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80057a2:	b292      	uxth	r2, r2
 80057a4:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d0ca      	beq.n	8005740 <HAL_I2C_Master_Transmit+0x7c>
 80057aa:	2a00      	cmp	r2, #0
 80057ac:	d1c8      	bne.n	8005740 <HAL_I2C_Master_Transmit+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80057ae:	2180      	movs	r1, #128	; 0x80
 80057b0:	0020      	movs	r0, r4
 80057b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80057b4:	9500      	str	r5, [sp, #0]
 80057b6:	f7ff fe82 	bl	80054be <I2C_WaitOnFlagUntilTimeout>
 80057ba:	2800      	cmp	r0, #0
 80057bc:	d1a3      	bne.n	8005706 <HAL_I2C_Master_Transmit+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80057be:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80057c0:	2bff      	cmp	r3, #255	; 0xff
 80057c2:	d906      	bls.n	80057d2 <HAL_I2C_Master_Transmit+0x10e>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80057c4:	23ff      	movs	r3, #255	; 0xff
 80057c6:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80057c8:	2380      	movs	r3, #128	; 0x80
 80057ca:	22ff      	movs	r2, #255	; 0xff
 80057cc:	9000      	str	r0, [sp, #0]
 80057ce:	045b      	lsls	r3, r3, #17
 80057d0:	e7b2      	b.n	8005738 <HAL_I2C_Master_Transmit+0x74>
          hi2c->XferSize = hi2c->XferCount;
 80057d2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80057d4:	b292      	uxth	r2, r2
 80057d6:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80057d8:	b2d2      	uxtb	r2, r2
 80057da:	9000      	str	r0, [sp, #0]
 80057dc:	e7cd      	b.n	800577a <HAL_I2C_Master_Transmit+0xb6>
 80057de:	46c0      	nop			; (mov r8, r8)
 80057e0:	80002000 	.word	0x80002000
 80057e4:	fe00e800 	.word	0xfe00e800

080057e8 <HAL_I2C_Master_Receive>:
{
 80057e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057ea:	b087      	sub	sp, #28
 80057ec:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80057ee:	0003      	movs	r3, r0
 80057f0:	3341      	adds	r3, #65	; 0x41
{
 80057f2:	9204      	str	r2, [sp, #16]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80057f4:	9303      	str	r3, [sp, #12]
 80057f6:	781b      	ldrb	r3, [r3, #0]
{
 80057f8:	0004      	movs	r4, r0
 80057fa:	000f      	movs	r7, r1
    return HAL_BUSY;
 80057fc:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80057fe:	2b20      	cmp	r3, #32
 8005800:	d114      	bne.n	800582c <HAL_I2C_Master_Receive+0x44>
    __HAL_LOCK(hi2c);
 8005802:	0023      	movs	r3, r4
 8005804:	3340      	adds	r3, #64	; 0x40
 8005806:	781a      	ldrb	r2, [r3, #0]
 8005808:	2a01      	cmp	r2, #1
 800580a:	d00f      	beq.n	800582c <HAL_I2C_Master_Receive+0x44>
 800580c:	2601      	movs	r6, #1
 800580e:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8005810:	f7ff f91a 	bl	8004a48 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005814:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8005816:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005818:	9000      	str	r0, [sp, #0]
 800581a:	2319      	movs	r3, #25
 800581c:	0032      	movs	r2, r6
 800581e:	0020      	movs	r0, r4
 8005820:	0209      	lsls	r1, r1, #8
 8005822:	f7ff fe4c 	bl	80054be <I2C_WaitOnFlagUntilTimeout>
 8005826:	2800      	cmp	r0, #0
 8005828:	d002      	beq.n	8005830 <HAL_I2C_Master_Receive+0x48>
      return HAL_ERROR;
 800582a:	2001      	movs	r0, #1
}
 800582c:	b007      	add	sp, #28
 800582e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005830:	2322      	movs	r3, #34	; 0x22
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005832:	0026      	movs	r6, r4
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005834:	9a03      	ldr	r2, [sp, #12]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005836:	3642      	adds	r6, #66	; 0x42
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005838:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800583a:	3b12      	subs	r3, #18
 800583c:	7033      	strb	r3, [r6, #0]
    hi2c->pBuffPtr  = pData;
 800583e:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005840:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8005842:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8005844:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 8005846:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8005848:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800584a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800584c:	4b2d      	ldr	r3, [pc, #180]	; (8005904 <HAL_I2C_Master_Receive+0x11c>)
 800584e:	2aff      	cmp	r2, #255	; 0xff
 8005850:	d920      	bls.n	8005894 <HAL_I2C_Master_Receive+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005852:	22ff      	movs	r2, #255	; 0xff
 8005854:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005856:	9300      	str	r3, [sp, #0]
 8005858:	2380      	movs	r3, #128	; 0x80
 800585a:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800585c:	0039      	movs	r1, r7
 800585e:	0020      	movs	r0, r4
 8005860:	f7ff fd66 	bl	8005330 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005864:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005866:	002a      	movs	r2, r5
 8005868:	0020      	movs	r0, r4
 800586a:	990c      	ldr	r1, [sp, #48]	; 0x30
    while (hi2c->XferCount > 0U)
 800586c:	2b00      	cmp	r3, #0
 800586e:	d119      	bne.n	80058a4 <HAL_I2C_Master_Receive+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005870:	f7ff fe55 	bl	800551e <I2C_WaitOnSTOPFlagUntilTimeout>
 8005874:	2800      	cmp	r0, #0
 8005876:	d1d8      	bne.n	800582a <HAL_I2C_Master_Receive+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005878:	2120      	movs	r1, #32
 800587a:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 800587c:	4d22      	ldr	r5, [pc, #136]	; (8005908 <HAL_I2C_Master_Receive+0x120>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800587e:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8005880:	685a      	ldr	r2, [r3, #4]
 8005882:	402a      	ands	r2, r5
 8005884:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005886:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8005888:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 800588a:	3341      	adds	r3, #65	; 0x41
 800588c:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800588e:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 8005890:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8005892:	e7cb      	b.n	800582c <HAL_I2C_Master_Receive+0x44>
      hi2c->XferSize = hi2c->XferCount;
 8005894:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005896:	b292      	uxth	r2, r2
 8005898:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800589a:	b2d2      	uxtb	r2, r2
 800589c:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800589e:	2380      	movs	r3, #128	; 0x80
 80058a0:	049b      	lsls	r3, r3, #18
 80058a2:	e7db      	b.n	800585c <HAL_I2C_Master_Receive+0x74>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058a4:	f7ff fe66 	bl	8005574 <I2C_WaitOnRXNEFlagUntilTimeout>
 80058a8:	2800      	cmp	r0, #0
 80058aa:	d1be      	bne.n	800582a <HAL_I2C_Master_Receive+0x42>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80058ac:	6823      	ldr	r3, [r4, #0]
 80058ae:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80058b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b2:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 80058b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 80058b6:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 80058b8:	3301      	adds	r3, #1
 80058ba:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80058bc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80058be:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80058c0:	3b01      	subs	r3, #1
 80058c2:	b29b      	uxth	r3, r3
 80058c4:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80058c6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80058c8:	b292      	uxth	r2, r2
 80058ca:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d0c9      	beq.n	8005864 <HAL_I2C_Master_Receive+0x7c>
 80058d0:	2a00      	cmp	r2, #0
 80058d2:	d1c7      	bne.n	8005864 <HAL_I2C_Master_Receive+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80058d4:	2180      	movs	r1, #128	; 0x80
 80058d6:	0020      	movs	r0, r4
 80058d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80058da:	9500      	str	r5, [sp, #0]
 80058dc:	f7ff fdef 	bl	80054be <I2C_WaitOnFlagUntilTimeout>
 80058e0:	2800      	cmp	r0, #0
 80058e2:	d1a2      	bne.n	800582a <HAL_I2C_Master_Receive+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80058e4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80058e6:	2bff      	cmp	r3, #255	; 0xff
 80058e8:	d906      	bls.n	80058f8 <HAL_I2C_Master_Receive+0x110>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80058ea:	23ff      	movs	r3, #255	; 0xff
 80058ec:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80058ee:	2380      	movs	r3, #128	; 0x80
 80058f0:	22ff      	movs	r2, #255	; 0xff
 80058f2:	9000      	str	r0, [sp, #0]
 80058f4:	045b      	lsls	r3, r3, #17
 80058f6:	e7b1      	b.n	800585c <HAL_I2C_Master_Receive+0x74>
          hi2c->XferSize = hi2c->XferCount;
 80058f8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80058fa:	b292      	uxth	r2, r2
 80058fc:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80058fe:	b2d2      	uxtb	r2, r2
 8005900:	9000      	str	r0, [sp, #0]
 8005902:	e7cc      	b.n	800589e <HAL_I2C_Master_Receive+0xb6>
 8005904:	80002400 	.word	0x80002400
 8005908:	fe00e800 	.word	0xfe00e800

0800590c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800590c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800590e:	0004      	movs	r4, r0
 8005910:	3441      	adds	r4, #65	; 0x41
 8005912:	7822      	ldrb	r2, [r4, #0]
{
 8005914:	0003      	movs	r3, r0
 8005916:	000f      	movs	r7, r1

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8005918:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800591a:	b2d6      	uxtb	r6, r2
 800591c:	2a20      	cmp	r2, #32
 800591e:	d118      	bne.n	8005952 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8005920:	001d      	movs	r5, r3
 8005922:	3540      	adds	r5, #64	; 0x40
 8005924:	782a      	ldrb	r2, [r5, #0]
 8005926:	2a01      	cmp	r2, #1
 8005928:	d013      	beq.n	8005952 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    hi2c->State = HAL_I2C_STATE_BUSY;
 800592a:	2224      	movs	r2, #36	; 0x24
 800592c:	7022      	strb	r2, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	3a23      	subs	r2, #35	; 0x23
 8005932:	6819      	ldr	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005934:	4807      	ldr	r0, [pc, #28]	; (8005954 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8005936:	4391      	bics	r1, r2
 8005938:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800593a:	6819      	ldr	r1, [r3, #0]
 800593c:	4001      	ands	r1, r0
    __HAL_UNLOCK(hi2c);
 800593e:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005940:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8005942:	6819      	ldr	r1, [r3, #0]
 8005944:	4339      	orrs	r1, r7
 8005946:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8005948:	6819      	ldr	r1, [r3, #0]
 800594a:	430a      	orrs	r2, r1
 800594c:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800594e:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8005950:	7028      	strb	r0, [r5, #0]
  }
}
 8005952:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005954:	ffffefff 	.word	0xffffefff

08005958 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005958:	0002      	movs	r2, r0
{
 800595a:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800595c:	3241      	adds	r2, #65	; 0x41
 800595e:	7814      	ldrb	r4, [r2, #0]
{
 8005960:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005962:	b2e5      	uxtb	r5, r4

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8005964:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005966:	2c20      	cmp	r4, #32
 8005968:	d117      	bne.n	800599a <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 800596a:	001c      	movs	r4, r3
 800596c:	3440      	adds	r4, #64	; 0x40
 800596e:	7826      	ldrb	r6, [r4, #0]
 8005970:	2e01      	cmp	r6, #1
 8005972:	d012      	beq.n	800599a <HAL_I2CEx_ConfigDigitalFilter+0x42>
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005974:	3022      	adds	r0, #34	; 0x22
 8005976:	7010      	strb	r0, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	3823      	subs	r0, #35	; 0x23
 800597c:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 800597e:	4f07      	ldr	r7, [pc, #28]	; (800599c <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8005980:	4386      	bics	r6, r0
 8005982:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8005984:	681e      	ldr	r6, [r3, #0]
    tmpreg |= DigitalFilter << 8U;
 8005986:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8005988:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 800598a:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 800598c:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 800598e:	6819      	ldr	r1, [r3, #0]
 8005990:	4308      	orrs	r0, r1
 8005992:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8005994:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8005996:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8005998:	7020      	strb	r0, [r4, #0]
  }
}
 800599a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800599c:	fffff0ff 	.word	0xfffff0ff

080059a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059a2:	0004      	movs	r4, r0
 80059a4:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80059a6:	2800      	cmp	r0, #0
 80059a8:	d045      	beq.n	8005a36 <HAL_RCC_OscConfig+0x96>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059aa:	6803      	ldr	r3, [r0, #0]
 80059ac:	07db      	lsls	r3, r3, #31
 80059ae:	d42f      	bmi.n	8005a10 <HAL_RCC_OscConfig+0x70>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80059b0:	6823      	ldr	r3, [r4, #0]
 80059b2:	079b      	lsls	r3, r3, #30
 80059b4:	d500      	bpl.n	80059b8 <HAL_RCC_OscConfig+0x18>
 80059b6:	e081      	b.n	8005abc <HAL_RCC_OscConfig+0x11c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059b8:	6823      	ldr	r3, [r4, #0]
 80059ba:	071b      	lsls	r3, r3, #28
 80059bc:	d500      	bpl.n	80059c0 <HAL_RCC_OscConfig+0x20>
 80059be:	e0bc      	b.n	8005b3a <HAL_RCC_OscConfig+0x19a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059c0:	6823      	ldr	r3, [r4, #0]
 80059c2:	075b      	lsls	r3, r3, #29
 80059c4:	d500      	bpl.n	80059c8 <HAL_RCC_OscConfig+0x28>
 80059c6:	e0df      	b.n	8005b88 <HAL_RCC_OscConfig+0x1e8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80059c8:	6823      	ldr	r3, [r4, #0]
 80059ca:	06db      	lsls	r3, r3, #27
 80059cc:	d51a      	bpl.n	8005a04 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80059ce:	6962      	ldr	r2, [r4, #20]
 80059d0:	2304      	movs	r3, #4
 80059d2:	4db5      	ldr	r5, [pc, #724]	; (8005ca8 <HAL_RCC_OscConfig+0x308>)
 80059d4:	2a01      	cmp	r2, #1
 80059d6:	d000      	beq.n	80059da <HAL_RCC_OscConfig+0x3a>
 80059d8:	e14a      	b.n	8005c70 <HAL_RCC_OscConfig+0x2d0>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80059da:	6b69      	ldr	r1, [r5, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80059dc:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80059de:	430b      	orrs	r3, r1
 80059e0:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 80059e2:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80059e4:	431a      	orrs	r2, r3
 80059e6:	636a      	str	r2, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 80059e8:	f7ff f82e 	bl	8004a48 <HAL_GetTick>
 80059ec:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80059ee:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80059f0:	423b      	tst	r3, r7
 80059f2:	d100      	bne.n	80059f6 <HAL_RCC_OscConfig+0x56>
 80059f4:	e135      	b.n	8005c62 <HAL_RCC_OscConfig+0x2c2>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80059f6:	21f8      	movs	r1, #248	; 0xf8
 80059f8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80059fa:	69a3      	ldr	r3, [r4, #24]
 80059fc:	438a      	bics	r2, r1
 80059fe:	00db      	lsls	r3, r3, #3
 8005a00:	4313      	orrs	r3, r2
 8005a02:	636b      	str	r3, [r5, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a04:	6a23      	ldr	r3, [r4, #32]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d000      	beq.n	8005a0c <HAL_RCC_OscConfig+0x6c>
 8005a0a:	e159      	b.n	8005cc0 <HAL_RCC_OscConfig+0x320>
        }
      }
    }
  }

  return HAL_OK;
 8005a0c:	2000      	movs	r0, #0
 8005a0e:	e02a      	b.n	8005a66 <HAL_RCC_OscConfig+0xc6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005a10:	210c      	movs	r1, #12
 8005a12:	4da5      	ldr	r5, [pc, #660]	; (8005ca8 <HAL_RCC_OscConfig+0x308>)
 8005a14:	686a      	ldr	r2, [r5, #4]
 8005a16:	400a      	ands	r2, r1
 8005a18:	2a04      	cmp	r2, #4
 8005a1a:	d006      	beq.n	8005a2a <HAL_RCC_OscConfig+0x8a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005a1c:	686b      	ldr	r3, [r5, #4]
 8005a1e:	400b      	ands	r3, r1
 8005a20:	2b08      	cmp	r3, #8
 8005a22:	d10a      	bne.n	8005a3a <HAL_RCC_OscConfig+0x9a>
 8005a24:	686b      	ldr	r3, [r5, #4]
 8005a26:	03db      	lsls	r3, r3, #15
 8005a28:	d507      	bpl.n	8005a3a <HAL_RCC_OscConfig+0x9a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a2a:	682b      	ldr	r3, [r5, #0]
 8005a2c:	039b      	lsls	r3, r3, #14
 8005a2e:	d5bf      	bpl.n	80059b0 <HAL_RCC_OscConfig+0x10>
 8005a30:	6863      	ldr	r3, [r4, #4]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d1bc      	bne.n	80059b0 <HAL_RCC_OscConfig+0x10>
          return HAL_ERROR;
 8005a36:	2001      	movs	r0, #1
 8005a38:	e015      	b.n	8005a66 <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a3a:	6863      	ldr	r3, [r4, #4]
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d114      	bne.n	8005a6a <HAL_RCC_OscConfig+0xca>
 8005a40:	2380      	movs	r3, #128	; 0x80
 8005a42:	682a      	ldr	r2, [r5, #0]
 8005a44:	025b      	lsls	r3, r3, #9
 8005a46:	4313      	orrs	r3, r2
 8005a48:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005a4a:	f7fe fffd 	bl	8004a48 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a4e:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8005a50:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a52:	02bf      	lsls	r7, r7, #10
 8005a54:	682b      	ldr	r3, [r5, #0]
 8005a56:	423b      	tst	r3, r7
 8005a58:	d1aa      	bne.n	80059b0 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a5a:	f7fe fff5 	bl	8004a48 <HAL_GetTick>
 8005a5e:	1b80      	subs	r0, r0, r6
 8005a60:	2864      	cmp	r0, #100	; 0x64
 8005a62:	d9f7      	bls.n	8005a54 <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
 8005a64:	2003      	movs	r0, #3
}
 8005a66:	b005      	add	sp, #20
 8005a68:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d116      	bne.n	8005a9c <HAL_RCC_OscConfig+0xfc>
 8005a6e:	682b      	ldr	r3, [r5, #0]
 8005a70:	4a8e      	ldr	r2, [pc, #568]	; (8005cac <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a72:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a74:	4013      	ands	r3, r2
 8005a76:	602b      	str	r3, [r5, #0]
 8005a78:	682b      	ldr	r3, [r5, #0]
 8005a7a:	4a8d      	ldr	r2, [pc, #564]	; (8005cb0 <HAL_RCC_OscConfig+0x310>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a7c:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a7e:	4013      	ands	r3, r2
 8005a80:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005a82:	f7fe ffe1 	bl	8004a48 <HAL_GetTick>
 8005a86:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a88:	682b      	ldr	r3, [r5, #0]
 8005a8a:	423b      	tst	r3, r7
 8005a8c:	d100      	bne.n	8005a90 <HAL_RCC_OscConfig+0xf0>
 8005a8e:	e78f      	b.n	80059b0 <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a90:	f7fe ffda 	bl	8004a48 <HAL_GetTick>
 8005a94:	1b80      	subs	r0, r0, r6
 8005a96:	2864      	cmp	r0, #100	; 0x64
 8005a98:	d9f6      	bls.n	8005a88 <HAL_RCC_OscConfig+0xe8>
 8005a9a:	e7e3      	b.n	8005a64 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a9c:	2b05      	cmp	r3, #5
 8005a9e:	d105      	bne.n	8005aac <HAL_RCC_OscConfig+0x10c>
 8005aa0:	2380      	movs	r3, #128	; 0x80
 8005aa2:	682a      	ldr	r2, [r5, #0]
 8005aa4:	02db      	lsls	r3, r3, #11
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	602b      	str	r3, [r5, #0]
 8005aaa:	e7c9      	b.n	8005a40 <HAL_RCC_OscConfig+0xa0>
 8005aac:	682b      	ldr	r3, [r5, #0]
 8005aae:	4a7f      	ldr	r2, [pc, #508]	; (8005cac <HAL_RCC_OscConfig+0x30c>)
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	602b      	str	r3, [r5, #0]
 8005ab4:	682b      	ldr	r3, [r5, #0]
 8005ab6:	4a7e      	ldr	r2, [pc, #504]	; (8005cb0 <HAL_RCC_OscConfig+0x310>)
 8005ab8:	4013      	ands	r3, r2
 8005aba:	e7c5      	b.n	8005a48 <HAL_RCC_OscConfig+0xa8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005abc:	220c      	movs	r2, #12
 8005abe:	4d7a      	ldr	r5, [pc, #488]	; (8005ca8 <HAL_RCC_OscConfig+0x308>)
 8005ac0:	686b      	ldr	r3, [r5, #4]
 8005ac2:	4213      	tst	r3, r2
 8005ac4:	d006      	beq.n	8005ad4 <HAL_RCC_OscConfig+0x134>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005ac6:	686b      	ldr	r3, [r5, #4]
 8005ac8:	4013      	ands	r3, r2
 8005aca:	2b08      	cmp	r3, #8
 8005acc:	d110      	bne.n	8005af0 <HAL_RCC_OscConfig+0x150>
 8005ace:	686b      	ldr	r3, [r5, #4]
 8005ad0:	03db      	lsls	r3, r3, #15
 8005ad2:	d40d      	bmi.n	8005af0 <HAL_RCC_OscConfig+0x150>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ad4:	682b      	ldr	r3, [r5, #0]
 8005ad6:	079b      	lsls	r3, r3, #30
 8005ad8:	d502      	bpl.n	8005ae0 <HAL_RCC_OscConfig+0x140>
 8005ada:	68e3      	ldr	r3, [r4, #12]
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d1aa      	bne.n	8005a36 <HAL_RCC_OscConfig+0x96>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ae0:	21f8      	movs	r1, #248	; 0xf8
 8005ae2:	682a      	ldr	r2, [r5, #0]
 8005ae4:	6923      	ldr	r3, [r4, #16]
 8005ae6:	438a      	bics	r2, r1
 8005ae8:	00db      	lsls	r3, r3, #3
 8005aea:	4313      	orrs	r3, r2
 8005aec:	602b      	str	r3, [r5, #0]
 8005aee:	e763      	b.n	80059b8 <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005af0:	68e2      	ldr	r2, [r4, #12]
 8005af2:	2301      	movs	r3, #1
 8005af4:	2a00      	cmp	r2, #0
 8005af6:	d00f      	beq.n	8005b18 <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_ENABLE();
 8005af8:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005afa:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 8005afc:	4313      	orrs	r3, r2
 8005afe:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005b00:	f7fe ffa2 	bl	8004a48 <HAL_GetTick>
 8005b04:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b06:	682b      	ldr	r3, [r5, #0]
 8005b08:	423b      	tst	r3, r7
 8005b0a:	d1e9      	bne.n	8005ae0 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b0c:	f7fe ff9c 	bl	8004a48 <HAL_GetTick>
 8005b10:	1b80      	subs	r0, r0, r6
 8005b12:	2802      	cmp	r0, #2
 8005b14:	d9f7      	bls.n	8005b06 <HAL_RCC_OscConfig+0x166>
 8005b16:	e7a5      	b.n	8005a64 <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_HSI_DISABLE();
 8005b18:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b1a:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 8005b1c:	439a      	bics	r2, r3
 8005b1e:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 8005b20:	f7fe ff92 	bl	8004a48 <HAL_GetTick>
 8005b24:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b26:	682b      	ldr	r3, [r5, #0]
 8005b28:	423b      	tst	r3, r7
 8005b2a:	d100      	bne.n	8005b2e <HAL_RCC_OscConfig+0x18e>
 8005b2c:	e744      	b.n	80059b8 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b2e:	f7fe ff8b 	bl	8004a48 <HAL_GetTick>
 8005b32:	1b80      	subs	r0, r0, r6
 8005b34:	2802      	cmp	r0, #2
 8005b36:	d9f6      	bls.n	8005b26 <HAL_RCC_OscConfig+0x186>
 8005b38:	e794      	b.n	8005a64 <HAL_RCC_OscConfig+0xc4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005b3a:	69e2      	ldr	r2, [r4, #28]
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	4d5a      	ldr	r5, [pc, #360]	; (8005ca8 <HAL_RCC_OscConfig+0x308>)
 8005b40:	2a00      	cmp	r2, #0
 8005b42:	d010      	beq.n	8005b66 <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_LSI_ENABLE();
 8005b44:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b46:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8005b4c:	f7fe ff7c 	bl	8004a48 <HAL_GetTick>
 8005b50:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b52:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005b54:	423b      	tst	r3, r7
 8005b56:	d000      	beq.n	8005b5a <HAL_RCC_OscConfig+0x1ba>
 8005b58:	e732      	b.n	80059c0 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b5a:	f7fe ff75 	bl	8004a48 <HAL_GetTick>
 8005b5e:	1b80      	subs	r0, r0, r6
 8005b60:	2802      	cmp	r0, #2
 8005b62:	d9f6      	bls.n	8005b52 <HAL_RCC_OscConfig+0x1b2>
 8005b64:	e77e      	b.n	8005a64 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_LSI_DISABLE();
 8005b66:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b68:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 8005b6a:	439a      	bics	r2, r3
 8005b6c:	626a      	str	r2, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8005b6e:	f7fe ff6b 	bl	8004a48 <HAL_GetTick>
 8005b72:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b74:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005b76:	423b      	tst	r3, r7
 8005b78:	d100      	bne.n	8005b7c <HAL_RCC_OscConfig+0x1dc>
 8005b7a:	e721      	b.n	80059c0 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b7c:	f7fe ff64 	bl	8004a48 <HAL_GetTick>
 8005b80:	1b80      	subs	r0, r0, r6
 8005b82:	2802      	cmp	r0, #2
 8005b84:	d9f6      	bls.n	8005b74 <HAL_RCC_OscConfig+0x1d4>
 8005b86:	e76d      	b.n	8005a64 <HAL_RCC_OscConfig+0xc4>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b88:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8005b8a:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b8c:	4d46      	ldr	r5, [pc, #280]	; (8005ca8 <HAL_RCC_OscConfig+0x308>)
 8005b8e:	0552      	lsls	r2, r2, #21
 8005b90:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 8005b92:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b94:	4213      	tst	r3, r2
 8005b96:	d108      	bne.n	8005baa <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b98:	69eb      	ldr	r3, [r5, #28]
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	61eb      	str	r3, [r5, #28]
 8005b9e:	69eb      	ldr	r3, [r5, #28]
 8005ba0:	4013      	ands	r3, r2
 8005ba2:	9303      	str	r3, [sp, #12]
 8005ba4:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005baa:	2780      	movs	r7, #128	; 0x80
 8005bac:	4e41      	ldr	r6, [pc, #260]	; (8005cb4 <HAL_RCC_OscConfig+0x314>)
 8005bae:	007f      	lsls	r7, r7, #1
 8005bb0:	6833      	ldr	r3, [r6, #0]
 8005bb2:	423b      	tst	r3, r7
 8005bb4:	d006      	beq.n	8005bc4 <HAL_RCC_OscConfig+0x224>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bb6:	68a3      	ldr	r3, [r4, #8]
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d113      	bne.n	8005be4 <HAL_RCC_OscConfig+0x244>
 8005bbc:	6a2a      	ldr	r2, [r5, #32]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	622b      	str	r3, [r5, #32]
 8005bc2:	e030      	b.n	8005c26 <HAL_RCC_OscConfig+0x286>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005bc4:	6833      	ldr	r3, [r6, #0]
 8005bc6:	433b      	orrs	r3, r7
 8005bc8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8005bca:	f7fe ff3d 	bl	8004a48 <HAL_GetTick>
 8005bce:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bd0:	6833      	ldr	r3, [r6, #0]
 8005bd2:	423b      	tst	r3, r7
 8005bd4:	d1ef      	bne.n	8005bb6 <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bd6:	f7fe ff37 	bl	8004a48 <HAL_GetTick>
 8005bda:	9b01      	ldr	r3, [sp, #4]
 8005bdc:	1ac0      	subs	r0, r0, r3
 8005bde:	2864      	cmp	r0, #100	; 0x64
 8005be0:	d9f6      	bls.n	8005bd0 <HAL_RCC_OscConfig+0x230>
 8005be2:	e73f      	b.n	8005a64 <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005be4:	2201      	movs	r2, #1
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d114      	bne.n	8005c14 <HAL_RCC_OscConfig+0x274>
 8005bea:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bec:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bee:	4393      	bics	r3, r2
 8005bf0:	622b      	str	r3, [r5, #32]
 8005bf2:	6a2b      	ldr	r3, [r5, #32]
 8005bf4:	3203      	adds	r2, #3
 8005bf6:	4393      	bics	r3, r2
 8005bf8:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8005bfa:	f7fe ff25 	bl	8004a48 <HAL_GetTick>
 8005bfe:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c00:	6a2b      	ldr	r3, [r5, #32]
 8005c02:	423b      	tst	r3, r7
 8005c04:	d016      	beq.n	8005c34 <HAL_RCC_OscConfig+0x294>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c06:	f7fe ff1f 	bl	8004a48 <HAL_GetTick>
 8005c0a:	4b2b      	ldr	r3, [pc, #172]	; (8005cb8 <HAL_RCC_OscConfig+0x318>)
 8005c0c:	1b80      	subs	r0, r0, r6
 8005c0e:	4298      	cmp	r0, r3
 8005c10:	d9f6      	bls.n	8005c00 <HAL_RCC_OscConfig+0x260>
 8005c12:	e727      	b.n	8005a64 <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c14:	2b05      	cmp	r3, #5
 8005c16:	d116      	bne.n	8005c46 <HAL_RCC_OscConfig+0x2a6>
 8005c18:	6a29      	ldr	r1, [r5, #32]
 8005c1a:	3b01      	subs	r3, #1
 8005c1c:	430b      	orrs	r3, r1
 8005c1e:	622b      	str	r3, [r5, #32]
 8005c20:	6a2b      	ldr	r3, [r5, #32]
 8005c22:	431a      	orrs	r2, r3
 8005c24:	622a      	str	r2, [r5, #32]
      tickstart = HAL_GetTick();
 8005c26:	f7fe ff0f 	bl	8004a48 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c2a:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8005c2c:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c2e:	6a2b      	ldr	r3, [r5, #32]
 8005c30:	423b      	tst	r3, r7
 8005c32:	d00f      	beq.n	8005c54 <HAL_RCC_OscConfig+0x2b4>
    if(pwrclkchanged == SET)
 8005c34:	9b00      	ldr	r3, [sp, #0]
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d000      	beq.n	8005c3c <HAL_RCC_OscConfig+0x29c>
 8005c3a:	e6c5      	b.n	80059c8 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c3c:	69eb      	ldr	r3, [r5, #28]
 8005c3e:	4a1f      	ldr	r2, [pc, #124]	; (8005cbc <HAL_RCC_OscConfig+0x31c>)
 8005c40:	4013      	ands	r3, r2
 8005c42:	61eb      	str	r3, [r5, #28]
 8005c44:	e6c0      	b.n	80059c8 <HAL_RCC_OscConfig+0x28>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c46:	6a2b      	ldr	r3, [r5, #32]
 8005c48:	4393      	bics	r3, r2
 8005c4a:	2204      	movs	r2, #4
 8005c4c:	622b      	str	r3, [r5, #32]
 8005c4e:	6a2b      	ldr	r3, [r5, #32]
 8005c50:	4393      	bics	r3, r2
 8005c52:	e7b5      	b.n	8005bc0 <HAL_RCC_OscConfig+0x220>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c54:	f7fe fef8 	bl	8004a48 <HAL_GetTick>
 8005c58:	4b17      	ldr	r3, [pc, #92]	; (8005cb8 <HAL_RCC_OscConfig+0x318>)
 8005c5a:	1b80      	subs	r0, r0, r6
 8005c5c:	4298      	cmp	r0, r3
 8005c5e:	d9e6      	bls.n	8005c2e <HAL_RCC_OscConfig+0x28e>
 8005c60:	e700      	b.n	8005a64 <HAL_RCC_OscConfig+0xc4>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005c62:	f7fe fef1 	bl	8004a48 <HAL_GetTick>
 8005c66:	1b80      	subs	r0, r0, r6
 8005c68:	2802      	cmp	r0, #2
 8005c6a:	d800      	bhi.n	8005c6e <HAL_RCC_OscConfig+0x2ce>
 8005c6c:	e6bf      	b.n	80059ee <HAL_RCC_OscConfig+0x4e>
 8005c6e:	e6f9      	b.n	8005a64 <HAL_RCC_OscConfig+0xc4>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8005c70:	3205      	adds	r2, #5
 8005c72:	d103      	bne.n	8005c7c <HAL_RCC_OscConfig+0x2dc>
      __HAL_RCC_HSI14ADC_ENABLE();
 8005c74:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8005c76:	439a      	bics	r2, r3
 8005c78:	636a      	str	r2, [r5, #52]	; 0x34
 8005c7a:	e6bc      	b.n	80059f6 <HAL_RCC_OscConfig+0x56>
      __HAL_RCC_HSI14ADC_DISABLE();
 8005c7c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005c7e:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8005c80:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8005c82:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8005c84:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8005c86:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8005c88:	4393      	bics	r3, r2
 8005c8a:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8005c8c:	f7fe fedc 	bl	8004a48 <HAL_GetTick>
 8005c90:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005c92:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8005c94:	423b      	tst	r3, r7
 8005c96:	d100      	bne.n	8005c9a <HAL_RCC_OscConfig+0x2fa>
 8005c98:	e6b4      	b.n	8005a04 <HAL_RCC_OscConfig+0x64>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005c9a:	f7fe fed5 	bl	8004a48 <HAL_GetTick>
 8005c9e:	1b80      	subs	r0, r0, r6
 8005ca0:	2802      	cmp	r0, #2
 8005ca2:	d9f6      	bls.n	8005c92 <HAL_RCC_OscConfig+0x2f2>
 8005ca4:	e6de      	b.n	8005a64 <HAL_RCC_OscConfig+0xc4>
 8005ca6:	46c0      	nop			; (mov r8, r8)
 8005ca8:	40021000 	.word	0x40021000
 8005cac:	fffeffff 	.word	0xfffeffff
 8005cb0:	fffbffff 	.word	0xfffbffff
 8005cb4:	40007000 	.word	0x40007000
 8005cb8:	00001388 	.word	0x00001388
 8005cbc:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005cc0:	210c      	movs	r1, #12
 8005cc2:	4d34      	ldr	r5, [pc, #208]	; (8005d94 <HAL_RCC_OscConfig+0x3f4>)
 8005cc4:	686a      	ldr	r2, [r5, #4]
 8005cc6:	400a      	ands	r2, r1
 8005cc8:	2a08      	cmp	r2, #8
 8005cca:	d047      	beq.n	8005d5c <HAL_RCC_OscConfig+0x3bc>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ccc:	4a32      	ldr	r2, [pc, #200]	; (8005d98 <HAL_RCC_OscConfig+0x3f8>)
 8005cce:	2b02      	cmp	r3, #2
 8005cd0:	d132      	bne.n	8005d38 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_PLL_DISABLE();
 8005cd2:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005cd4:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005cda:	f7fe feb5 	bl	8004a48 <HAL_GetTick>
 8005cde:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ce0:	04bf      	lsls	r7, r7, #18
 8005ce2:	682b      	ldr	r3, [r5, #0]
 8005ce4:	423b      	tst	r3, r7
 8005ce6:	d121      	bne.n	8005d2c <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ce8:	220f      	movs	r2, #15
 8005cea:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005cec:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005cee:	4393      	bics	r3, r2
 8005cf0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005cf2:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	62eb      	str	r3, [r5, #44]	; 0x2c
 8005cf8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005cfa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005cfc:	686a      	ldr	r2, [r5, #4]
 8005cfe:	430b      	orrs	r3, r1
 8005d00:	4926      	ldr	r1, [pc, #152]	; (8005d9c <HAL_RCC_OscConfig+0x3fc>)
 8005d02:	400a      	ands	r2, r1
 8005d04:	4313      	orrs	r3, r2
 8005d06:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8005d08:	2380      	movs	r3, #128	; 0x80
 8005d0a:	682a      	ldr	r2, [r5, #0]
 8005d0c:	045b      	lsls	r3, r3, #17
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005d12:	f7fe fe99 	bl	8004a48 <HAL_GetTick>
 8005d16:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005d18:	682b      	ldr	r3, [r5, #0]
 8005d1a:	4233      	tst	r3, r6
 8005d1c:	d000      	beq.n	8005d20 <HAL_RCC_OscConfig+0x380>
 8005d1e:	e675      	b.n	8005a0c <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d20:	f7fe fe92 	bl	8004a48 <HAL_GetTick>
 8005d24:	1b00      	subs	r0, r0, r4
 8005d26:	2802      	cmp	r0, #2
 8005d28:	d9f6      	bls.n	8005d18 <HAL_RCC_OscConfig+0x378>
 8005d2a:	e69b      	b.n	8005a64 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d2c:	f7fe fe8c 	bl	8004a48 <HAL_GetTick>
 8005d30:	1b80      	subs	r0, r0, r6
 8005d32:	2802      	cmp	r0, #2
 8005d34:	d9d5      	bls.n	8005ce2 <HAL_RCC_OscConfig+0x342>
 8005d36:	e695      	b.n	8005a64 <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_PLL_DISABLE();
 8005d38:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005d3a:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8005d3c:	4013      	ands	r3, r2
 8005d3e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005d40:	f7fe fe82 	bl	8004a48 <HAL_GetTick>
 8005d44:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005d46:	04b6      	lsls	r6, r6, #18
 8005d48:	682b      	ldr	r3, [r5, #0]
 8005d4a:	4233      	tst	r3, r6
 8005d4c:	d100      	bne.n	8005d50 <HAL_RCC_OscConfig+0x3b0>
 8005d4e:	e65d      	b.n	8005a0c <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d50:	f7fe fe7a 	bl	8004a48 <HAL_GetTick>
 8005d54:	1b00      	subs	r0, r0, r4
 8005d56:	2802      	cmp	r0, #2
 8005d58:	d9f6      	bls.n	8005d48 <HAL_RCC_OscConfig+0x3a8>
 8005d5a:	e683      	b.n	8005a64 <HAL_RCC_OscConfig+0xc4>
        return HAL_ERROR;
 8005d5c:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	d100      	bne.n	8005d64 <HAL_RCC_OscConfig+0x3c4>
 8005d62:	e680      	b.n	8005a66 <HAL_RCC_OscConfig+0xc6>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d64:	2180      	movs	r1, #128	; 0x80
        pll_config  = RCC->CFGR;
 8005d66:	686b      	ldr	r3, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d68:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005d6a:	0249      	lsls	r1, r1, #9
        pll_config2 = RCC->CFGR2;
 8005d6c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d6e:	4019      	ands	r1, r3
 8005d70:	4281      	cmp	r1, r0
 8005d72:	d000      	beq.n	8005d76 <HAL_RCC_OscConfig+0x3d6>
 8005d74:	e65f      	b.n	8005a36 <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005d76:	210f      	movs	r1, #15
 8005d78:	400a      	ands	r2, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d7a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005d7c:	428a      	cmp	r2, r1
 8005d7e:	d000      	beq.n	8005d82 <HAL_RCC_OscConfig+0x3e2>
 8005d80:	e659      	b.n	8005a36 <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8005d82:	22f0      	movs	r2, #240	; 0xf0
 8005d84:	0392      	lsls	r2, r2, #14
 8005d86:	4013      	ands	r3, r2
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005d88:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d100      	bne.n	8005d90 <HAL_RCC_OscConfig+0x3f0>
 8005d8e:	e63d      	b.n	8005a0c <HAL_RCC_OscConfig+0x6c>
 8005d90:	e651      	b.n	8005a36 <HAL_RCC_OscConfig+0x96>
 8005d92:	46c0      	nop			; (mov r8, r8)
 8005d94:	40021000 	.word	0x40021000
 8005d98:	feffffff 	.word	0xfeffffff
 8005d9c:	ffc2ffff 	.word	0xffc2ffff

08005da0 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005da0:	220c      	movs	r2, #12
{
 8005da2:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8005da4:	4d0c      	ldr	r5, [pc, #48]	; (8005dd8 <HAL_RCC_GetSysClockFreq+0x38>)
 8005da6:	686b      	ldr	r3, [r5, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8005da8:	401a      	ands	r2, r3
 8005daa:	2a08      	cmp	r2, #8
 8005dac:	d111      	bne.n	8005dd2 <HAL_RCC_GetSysClockFreq+0x32>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8005dae:	200f      	movs	r0, #15
 8005db0:	4a0a      	ldr	r2, [pc, #40]	; (8005ddc <HAL_RCC_GetSysClockFreq+0x3c>)
 8005db2:	0c99      	lsrs	r1, r3, #18
 8005db4:	4001      	ands	r1, r0
 8005db6:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8005db8:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8005dba:	4909      	ldr	r1, [pc, #36]	; (8005de0 <HAL_RCC_GetSysClockFreq+0x40>)
 8005dbc:	4002      	ands	r2, r0
 8005dbe:	5c89      	ldrb	r1, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005dc0:	03db      	lsls	r3, r3, #15
 8005dc2:	d504      	bpl.n	8005dce <HAL_RCC_GetSysClockFreq+0x2e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005dc4:	4807      	ldr	r0, [pc, #28]	; (8005de4 <HAL_RCC_GetSysClockFreq+0x44>)
 8005dc6:	f7fa f9bb 	bl	8000140 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005dca:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8005dcc:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005dce:	4806      	ldr	r0, [pc, #24]	; (8005de8 <HAL_RCC_GetSysClockFreq+0x48>)
 8005dd0:	e7fb      	b.n	8005dca <HAL_RCC_GetSysClockFreq+0x2a>
      sysclockfreq = HSE_VALUE;
 8005dd2:	4804      	ldr	r0, [pc, #16]	; (8005de4 <HAL_RCC_GetSysClockFreq+0x44>)
  return sysclockfreq;
 8005dd4:	e7fa      	b.n	8005dcc <HAL_RCC_GetSysClockFreq+0x2c>
 8005dd6:	46c0      	nop			; (mov r8, r8)
 8005dd8:	40021000 	.word	0x40021000
 8005ddc:	0800bf6c 	.word	0x0800bf6c
 8005de0:	0800bf7c 	.word	0x0800bf7c
 8005de4:	007a1200 	.word	0x007a1200
 8005de8:	003d0900 	.word	0x003d0900

08005dec <HAL_RCC_ClockConfig>:
{
 8005dec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005dee:	0004      	movs	r4, r0
 8005df0:	000e      	movs	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8005df2:	2800      	cmp	r0, #0
 8005df4:	d101      	bne.n	8005dfa <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8005df6:	2001      	movs	r0, #1
}
 8005df8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	4d37      	ldr	r5, [pc, #220]	; (8005edc <HAL_RCC_ClockConfig+0xf0>)
 8005dfe:	682b      	ldr	r3, [r5, #0]
 8005e00:	4013      	ands	r3, r2
 8005e02:	428b      	cmp	r3, r1
 8005e04:	d31c      	bcc.n	8005e40 <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e06:	6821      	ldr	r1, [r4, #0]
 8005e08:	078b      	lsls	r3, r1, #30
 8005e0a:	d422      	bmi.n	8005e52 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e0c:	07cb      	lsls	r3, r1, #31
 8005e0e:	d42f      	bmi.n	8005e70 <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005e10:	2301      	movs	r3, #1
 8005e12:	682a      	ldr	r2, [r5, #0]
 8005e14:	401a      	ands	r2, r3
 8005e16:	42b2      	cmp	r2, r6
 8005e18:	d851      	bhi.n	8005ebe <HAL_RCC_ClockConfig+0xd2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e1a:	6823      	ldr	r3, [r4, #0]
 8005e1c:	4d30      	ldr	r5, [pc, #192]	; (8005ee0 <HAL_RCC_ClockConfig+0xf4>)
 8005e1e:	075b      	lsls	r3, r3, #29
 8005e20:	d454      	bmi.n	8005ecc <HAL_RCC_ClockConfig+0xe0>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005e22:	f7ff ffbd 	bl	8005da0 <HAL_RCC_GetSysClockFreq>
 8005e26:	686b      	ldr	r3, [r5, #4]
 8005e28:	4a2e      	ldr	r2, [pc, #184]	; (8005ee4 <HAL_RCC_ClockConfig+0xf8>)
 8005e2a:	061b      	lsls	r3, r3, #24
 8005e2c:	0f1b      	lsrs	r3, r3, #28
 8005e2e:	5cd3      	ldrb	r3, [r2, r3]
 8005e30:	40d8      	lsrs	r0, r3
 8005e32:	4b2d      	ldr	r3, [pc, #180]	; (8005ee8 <HAL_RCC_ClockConfig+0xfc>)
 8005e34:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8005e36:	2003      	movs	r0, #3
 8005e38:	f7fe fdc6 	bl	80049c8 <HAL_InitTick>
  return HAL_OK;
 8005e3c:	2000      	movs	r0, #0
 8005e3e:	e7db      	b.n	8005df8 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e40:	682b      	ldr	r3, [r5, #0]
 8005e42:	4393      	bics	r3, r2
 8005e44:	430b      	orrs	r3, r1
 8005e46:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e48:	682b      	ldr	r3, [r5, #0]
 8005e4a:	4013      	ands	r3, r2
 8005e4c:	428b      	cmp	r3, r1
 8005e4e:	d1d2      	bne.n	8005df6 <HAL_RCC_ClockConfig+0xa>
 8005e50:	e7d9      	b.n	8005e06 <HAL_RCC_ClockConfig+0x1a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e52:	4a23      	ldr	r2, [pc, #140]	; (8005ee0 <HAL_RCC_ClockConfig+0xf4>)
 8005e54:	074b      	lsls	r3, r1, #29
 8005e56:	d504      	bpl.n	8005e62 <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005e58:	23e0      	movs	r3, #224	; 0xe0
 8005e5a:	6850      	ldr	r0, [r2, #4]
 8005e5c:	00db      	lsls	r3, r3, #3
 8005e5e:	4303      	orrs	r3, r0
 8005e60:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e62:	20f0      	movs	r0, #240	; 0xf0
 8005e64:	6853      	ldr	r3, [r2, #4]
 8005e66:	4383      	bics	r3, r0
 8005e68:	68a0      	ldr	r0, [r4, #8]
 8005e6a:	4303      	orrs	r3, r0
 8005e6c:	6053      	str	r3, [r2, #4]
 8005e6e:	e7cd      	b.n	8005e0c <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e70:	4f1b      	ldr	r7, [pc, #108]	; (8005ee0 <HAL_RCC_ClockConfig+0xf4>)
 8005e72:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e74:	683b      	ldr	r3, [r7, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e76:	2a01      	cmp	r2, #1
 8005e78:	d119      	bne.n	8005eae <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e7a:	039b      	lsls	r3, r3, #14
 8005e7c:	d5bb      	bpl.n	8005df6 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e7e:	2103      	movs	r1, #3
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	438b      	bics	r3, r1
 8005e84:	4313      	orrs	r3, r2
 8005e86:	607b      	str	r3, [r7, #4]
    tickstart = HAL_GetTick();
 8005e88:	f7fe fdde 	bl	8004a48 <HAL_GetTick>
 8005e8c:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e8e:	230c      	movs	r3, #12
 8005e90:	687a      	ldr	r2, [r7, #4]
 8005e92:	401a      	ands	r2, r3
 8005e94:	6863      	ldr	r3, [r4, #4]
 8005e96:	009b      	lsls	r3, r3, #2
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	d0b9      	beq.n	8005e10 <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e9c:	f7fe fdd4 	bl	8004a48 <HAL_GetTick>
 8005ea0:	9b01      	ldr	r3, [sp, #4]
 8005ea2:	1ac0      	subs	r0, r0, r3
 8005ea4:	4b11      	ldr	r3, [pc, #68]	; (8005eec <HAL_RCC_ClockConfig+0x100>)
 8005ea6:	4298      	cmp	r0, r3
 8005ea8:	d9f1      	bls.n	8005e8e <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 8005eaa:	2003      	movs	r0, #3
 8005eac:	e7a4      	b.n	8005df8 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005eae:	2a02      	cmp	r2, #2
 8005eb0:	d102      	bne.n	8005eb8 <HAL_RCC_ClockConfig+0xcc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005eb2:	019b      	lsls	r3, r3, #6
 8005eb4:	d4e3      	bmi.n	8005e7e <HAL_RCC_ClockConfig+0x92>
 8005eb6:	e79e      	b.n	8005df6 <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005eb8:	079b      	lsls	r3, r3, #30
 8005eba:	d4e0      	bmi.n	8005e7e <HAL_RCC_ClockConfig+0x92>
 8005ebc:	e79b      	b.n	8005df6 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ebe:	682a      	ldr	r2, [r5, #0]
 8005ec0:	439a      	bics	r2, r3
 8005ec2:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ec4:	682a      	ldr	r2, [r5, #0]
 8005ec6:	421a      	tst	r2, r3
 8005ec8:	d0a7      	beq.n	8005e1a <HAL_RCC_ClockConfig+0x2e>
 8005eca:	e794      	b.n	8005df6 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005ecc:	686b      	ldr	r3, [r5, #4]
 8005ece:	4a08      	ldr	r2, [pc, #32]	; (8005ef0 <HAL_RCC_ClockConfig+0x104>)
 8005ed0:	4013      	ands	r3, r2
 8005ed2:	68e2      	ldr	r2, [r4, #12]
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	606b      	str	r3, [r5, #4]
 8005ed8:	e7a3      	b.n	8005e22 <HAL_RCC_ClockConfig+0x36>
 8005eda:	46c0      	nop			; (mov r8, r8)
 8005edc:	40022000 	.word	0x40022000
 8005ee0:	40021000 	.word	0x40021000
 8005ee4:	0800bf5c 	.word	0x0800bf5c
 8005ee8:	20000018 	.word	0x20000018
 8005eec:	00001388 	.word	0x00001388
 8005ef0:	fffff8ff 	.word	0xfffff8ff

08005ef4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ef4:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005ef6:	6803      	ldr	r3, [r0, #0]
{
 8005ef8:	0005      	movs	r5, r0
 8005efa:	b085      	sub	sp, #20
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005efc:	03db      	lsls	r3, r3, #15
 8005efe:	d52a      	bpl.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0x62>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f00:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8005f02:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f04:	4c3c      	ldr	r4, [pc, #240]	; (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8005f06:	0552      	lsls	r2, r2, #21
 8005f08:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8005f0a:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f0c:	4213      	tst	r3, r2
 8005f0e:	d108      	bne.n	8005f22 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005f10:	69e3      	ldr	r3, [r4, #28]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	61e3      	str	r3, [r4, #28]
 8005f16:	69e3      	ldr	r3, [r4, #28]
 8005f18:	4013      	ands	r3, r2
 8005f1a:	9303      	str	r3, [sp, #12]
 8005f1c:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f22:	2780      	movs	r7, #128	; 0x80
 8005f24:	4e35      	ldr	r6, [pc, #212]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8005f26:	007f      	lsls	r7, r7, #1
 8005f28:	6833      	ldr	r3, [r6, #0]
 8005f2a:	423b      	tst	r3, r7
 8005f2c:	d031      	beq.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x9e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005f2e:	6a22      	ldr	r2, [r4, #32]
 8005f30:	23c0      	movs	r3, #192	; 0xc0
 8005f32:	0011      	movs	r1, r2
 8005f34:	009b      	lsls	r3, r3, #2
 8005f36:	4e32      	ldr	r6, [pc, #200]	; (8006000 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8005f38:	4019      	ands	r1, r3
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005f3a:	421a      	tst	r2, r3
 8005f3c:	d13b      	bne.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f3e:	6a23      	ldr	r3, [r4, #32]
 8005f40:	401e      	ands	r6, r3
 8005f42:	686b      	ldr	r3, [r5, #4]
 8005f44:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005f46:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f48:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 8005f4a:	2b01      	cmp	r3, #1
 8005f4c:	d103      	bne.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f4e:	69e3      	ldr	r3, [r4, #28]
 8005f50:	4a2c      	ldr	r2, [pc, #176]	; (8006004 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8005f52:	4013      	ands	r3, r2
 8005f54:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005f56:	682a      	ldr	r2, [r5, #0]
 8005f58:	07d3      	lsls	r3, r2, #31
 8005f5a:	d506      	bpl.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f5c:	2003      	movs	r0, #3
 8005f5e:	4926      	ldr	r1, [pc, #152]	; (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8005f60:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8005f62:	4383      	bics	r3, r0
 8005f64:	68a8      	ldr	r0, [r5, #8]
 8005f66:	4303      	orrs	r3, r0
 8005f68:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005f6a:	0693      	lsls	r3, r2, #26
 8005f6c:	d506      	bpl.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005f6e:	2010      	movs	r0, #16
 8005f70:	4921      	ldr	r1, [pc, #132]	; (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8005f72:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8005f74:	4383      	bics	r3, r0
 8005f76:	68e8      	ldr	r0, [r5, #12]
 8005f78:	4303      	orrs	r3, r0
 8005f7a:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8005f7c:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005f7e:	0553      	lsls	r3, r2, #21
 8005f80:	d517      	bpl.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005f82:	2140      	movs	r1, #64	; 0x40
 8005f84:	4a1c      	ldr	r2, [pc, #112]	; (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8005f86:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005f88:	438b      	bics	r3, r1
 8005f8a:	6929      	ldr	r1, [r5, #16]
 8005f8c:	430b      	orrs	r3, r1
 8005f8e:	6313      	str	r3, [r2, #48]	; 0x30
 8005f90:	e00f      	b.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f92:	6833      	ldr	r3, [r6, #0]
 8005f94:	433b      	orrs	r3, r7
 8005f96:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8005f98:	f7fe fd56 	bl	8004a48 <HAL_GetTick>
 8005f9c:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f9e:	6833      	ldr	r3, [r6, #0]
 8005fa0:	423b      	tst	r3, r7
 8005fa2:	d1c4      	bne.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fa4:	f7fe fd50 	bl	8004a48 <HAL_GetTick>
 8005fa8:	9b01      	ldr	r3, [sp, #4]
 8005faa:	1ac0      	subs	r0, r0, r3
 8005fac:	2864      	cmp	r0, #100	; 0x64
 8005fae:	d9f6      	bls.n	8005f9e <HAL_RCCEx_PeriphCLKConfig+0xaa>
          return HAL_TIMEOUT;
 8005fb0:	2003      	movs	r0, #3
}
 8005fb2:	b005      	add	sp, #20
 8005fb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005fb6:	686a      	ldr	r2, [r5, #4]
 8005fb8:	4013      	ands	r3, r2
 8005fba:	428b      	cmp	r3, r1
 8005fbc:	d0bf      	beq.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x4a>
      __HAL_RCC_BACKUPRESET_FORCE();
 8005fbe:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005fc0:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8005fc2:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005fc4:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 8005fc6:	025b      	lsls	r3, r3, #9
 8005fc8:	4303      	orrs	r3, r0
 8005fca:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005fcc:	6a23      	ldr	r3, [r4, #32]
 8005fce:	480e      	ldr	r0, [pc, #56]	; (8006008 <HAL_RCCEx_PeriphCLKConfig+0x114>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005fd0:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005fd2:	4003      	ands	r3, r0
 8005fd4:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 8005fd6:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005fd8:	07d3      	lsls	r3, r2, #31
 8005fda:	d5b0      	bpl.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x4a>
        tickstart = HAL_GetTick();
 8005fdc:	f7fe fd34 	bl	8004a48 <HAL_GetTick>
 8005fe0:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fe2:	2202      	movs	r2, #2
 8005fe4:	6a23      	ldr	r3, [r4, #32]
 8005fe6:	4213      	tst	r3, r2
 8005fe8:	d1a9      	bne.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x4a>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fea:	f7fe fd2d 	bl	8004a48 <HAL_GetTick>
 8005fee:	4b07      	ldr	r3, [pc, #28]	; (800600c <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8005ff0:	1bc0      	subs	r0, r0, r7
 8005ff2:	4298      	cmp	r0, r3
 8005ff4:	d9f5      	bls.n	8005fe2 <HAL_RCCEx_PeriphCLKConfig+0xee>
 8005ff6:	e7db      	b.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0xbc>
 8005ff8:	40021000 	.word	0x40021000
 8005ffc:	40007000 	.word	0x40007000
 8006000:	fffffcff 	.word	0xfffffcff
 8006004:	efffffff 	.word	0xefffffff
 8006008:	fffeffff 	.word	0xfffeffff
 800600c:	00001388 	.word	0x00001388

08006010 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006010:	2201      	movs	r2, #1
 8006012:	6a03      	ldr	r3, [r0, #32]
{
 8006014:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006016:	4393      	bics	r3, r2
 8006018:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800601a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800601c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800601e:	6985      	ldr	r5, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006020:	3272      	adds	r2, #114	; 0x72
 8006022:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006024:	680a      	ldr	r2, [r1, #0]
 8006026:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006028:	2202      	movs	r2, #2
 800602a:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800602c:	688a      	ldr	r2, [r1, #8]
 800602e:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006030:	4a14      	ldr	r2, [pc, #80]	; (8006084 <TIM_OC1_SetConfig+0x74>)
 8006032:	4290      	cmp	r0, r2
 8006034:	d008      	beq.n	8006048 <TIM_OC1_SetConfig+0x38>
 8006036:	4e14      	ldr	r6, [pc, #80]	; (8006088 <TIM_OC1_SetConfig+0x78>)
 8006038:	42b0      	cmp	r0, r6
 800603a:	d005      	beq.n	8006048 <TIM_OC1_SetConfig+0x38>
 800603c:	4e13      	ldr	r6, [pc, #76]	; (800608c <TIM_OC1_SetConfig+0x7c>)
 800603e:	42b0      	cmp	r0, r6
 8006040:	d002      	beq.n	8006048 <TIM_OC1_SetConfig+0x38>
 8006042:	4e13      	ldr	r6, [pc, #76]	; (8006090 <TIM_OC1_SetConfig+0x80>)
 8006044:	42b0      	cmp	r0, r6
 8006046:	d116      	bne.n	8006076 <TIM_OC1_SetConfig+0x66>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006048:	2608      	movs	r6, #8
 800604a:	43b3      	bics	r3, r6
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800604c:	68ce      	ldr	r6, [r1, #12]
 800604e:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006050:	2604      	movs	r6, #4
 8006052:	43b3      	bics	r3, r6
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006054:	4290      	cmp	r0, r2
 8006056:	d008      	beq.n	800606a <TIM_OC1_SetConfig+0x5a>
 8006058:	4a0b      	ldr	r2, [pc, #44]	; (8006088 <TIM_OC1_SetConfig+0x78>)
 800605a:	4290      	cmp	r0, r2
 800605c:	d005      	beq.n	800606a <TIM_OC1_SetConfig+0x5a>
 800605e:	4a0b      	ldr	r2, [pc, #44]	; (800608c <TIM_OC1_SetConfig+0x7c>)
 8006060:	4290      	cmp	r0, r2
 8006062:	d002      	beq.n	800606a <TIM_OC1_SetConfig+0x5a>
 8006064:	4a0a      	ldr	r2, [pc, #40]	; (8006090 <TIM_OC1_SetConfig+0x80>)
 8006066:	4290      	cmp	r0, r2
 8006068:	d105      	bne.n	8006076 <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800606a:	4a0a      	ldr	r2, [pc, #40]	; (8006094 <TIM_OC1_SetConfig+0x84>)
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800606c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800606e:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8006070:	694c      	ldr	r4, [r1, #20]
 8006072:	4334      	orrs	r4, r6
 8006074:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006076:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006078:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800607a:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800607c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800607e:	6203      	str	r3, [r0, #32]
}
 8006080:	bd70      	pop	{r4, r5, r6, pc}
 8006082:	46c0      	nop			; (mov r8, r8)
 8006084:	40012c00 	.word	0x40012c00
 8006088:	40014000 	.word	0x40014000
 800608c:	40014400 	.word	0x40014400
 8006090:	40014800 	.word	0x40014800
 8006094:	fffffcff 	.word	0xfffffcff

08006098 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006098:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800609a:	2573      	movs	r5, #115	; 0x73
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800609c:	6a03      	ldr	r3, [r0, #32]
 800609e:	4a17      	ldr	r2, [pc, #92]	; (80060fc <TIM_OC3_SetConfig+0x64>)
 80060a0:	4013      	ands	r3, r2
 80060a2:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80060a4:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80060a6:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80060a8:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80060aa:	43ac      	bics	r4, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060ac:	680d      	ldr	r5, [r1, #0]
 80060ae:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80060b0:	4d13      	ldr	r5, [pc, #76]	; (8006100 <TIM_OC3_SetConfig+0x68>)
 80060b2:	402b      	ands	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80060b4:	688d      	ldr	r5, [r1, #8]
 80060b6:	022d      	lsls	r5, r5, #8
 80060b8:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80060ba:	4d12      	ldr	r5, [pc, #72]	; (8006104 <TIM_OC3_SetConfig+0x6c>)
 80060bc:	42a8      	cmp	r0, r5
 80060be:	d10e      	bne.n	80060de <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80060c0:	4d11      	ldr	r5, [pc, #68]	; (8006108 <TIM_OC3_SetConfig+0x70>)
 80060c2:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80060c4:	68cb      	ldr	r3, [r1, #12]
 80060c6:	021b      	lsls	r3, r3, #8
 80060c8:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80060ca:	4d10      	ldr	r5, [pc, #64]	; (800610c <TIM_OC3_SetConfig+0x74>)
 80060cc:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80060ce:	4d10      	ldr	r5, [pc, #64]	; (8006110 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80060d0:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80060d2:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80060d4:	698a      	ldr	r2, [r1, #24]
 80060d6:	4332      	orrs	r2, r6
 80060d8:	0112      	lsls	r2, r2, #4
 80060da:	432a      	orrs	r2, r5
 80060dc:	e008      	b.n	80060f0 <TIM_OC3_SetConfig+0x58>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060de:	4d0d      	ldr	r5, [pc, #52]	; (8006114 <TIM_OC3_SetConfig+0x7c>)
 80060e0:	42a8      	cmp	r0, r5
 80060e2:	d0f4      	beq.n	80060ce <TIM_OC3_SetConfig+0x36>
 80060e4:	4d0c      	ldr	r5, [pc, #48]	; (8006118 <TIM_OC3_SetConfig+0x80>)
 80060e6:	42a8      	cmp	r0, r5
 80060e8:	d0f1      	beq.n	80060ce <TIM_OC3_SetConfig+0x36>
 80060ea:	4d0c      	ldr	r5, [pc, #48]	; (800611c <TIM_OC3_SetConfig+0x84>)
 80060ec:	42a8      	cmp	r0, r5
 80060ee:	d0ee      	beq.n	80060ce <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060f0:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80060f2:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80060f4:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80060f6:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060f8:	6203      	str	r3, [r0, #32]
}
 80060fa:	bd70      	pop	{r4, r5, r6, pc}
 80060fc:	fffffeff 	.word	0xfffffeff
 8006100:	fffffdff 	.word	0xfffffdff
 8006104:	40012c00 	.word	0x40012c00
 8006108:	fffff7ff 	.word	0xfffff7ff
 800610c:	fffffbff 	.word	0xfffffbff
 8006110:	ffffcfff 	.word	0xffffcfff
 8006114:	40014000 	.word	0x40014000
 8006118:	40014400 	.word	0x40014400
 800611c:	40014800 	.word	0x40014800

08006120 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006120:	6a03      	ldr	r3, [r0, #32]
 8006122:	4a14      	ldr	r2, [pc, #80]	; (8006174 <TIM_OC4_SetConfig+0x54>)
{
 8006124:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006126:	4013      	ands	r3, r2
 8006128:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800612a:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800612c:	4c12      	ldr	r4, [pc, #72]	; (8006178 <TIM_OC4_SetConfig+0x58>)
  tmpcr2 =  TIMx->CR2;
 800612e:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8006130:	69c5      	ldr	r5, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006132:	4025      	ands	r5, r4

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006134:	680c      	ldr	r4, [r1, #0]
 8006136:	0224      	lsls	r4, r4, #8
 8006138:	4325      	orrs	r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800613a:	4c10      	ldr	r4, [pc, #64]	; (800617c <TIM_OC4_SetConfig+0x5c>)
 800613c:	4022      	ands	r2, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800613e:	688c      	ldr	r4, [r1, #8]
 8006140:	0324      	lsls	r4, r4, #12
 8006142:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006144:	4c0e      	ldr	r4, [pc, #56]	; (8006180 <TIM_OC4_SetConfig+0x60>)
 8006146:	42a0      	cmp	r0, r4
 8006148:	d008      	beq.n	800615c <TIM_OC4_SetConfig+0x3c>
 800614a:	4c0e      	ldr	r4, [pc, #56]	; (8006184 <TIM_OC4_SetConfig+0x64>)
 800614c:	42a0      	cmp	r0, r4
 800614e:	d005      	beq.n	800615c <TIM_OC4_SetConfig+0x3c>
 8006150:	4c0d      	ldr	r4, [pc, #52]	; (8006188 <TIM_OC4_SetConfig+0x68>)
 8006152:	42a0      	cmp	r0, r4
 8006154:	d002      	beq.n	800615c <TIM_OC4_SetConfig+0x3c>
 8006156:	4c0d      	ldr	r4, [pc, #52]	; (800618c <TIM_OC4_SetConfig+0x6c>)
 8006158:	42a0      	cmp	r0, r4
 800615a:	d104      	bne.n	8006166 <TIM_OC4_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800615c:	4c0c      	ldr	r4, [pc, #48]	; (8006190 <TIM_OC4_SetConfig+0x70>)
 800615e:	4023      	ands	r3, r4

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006160:	694c      	ldr	r4, [r1, #20]
 8006162:	01a4      	lsls	r4, r4, #6
 8006164:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006166:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006168:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800616a:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800616c:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800616e:	6202      	str	r2, [r0, #32]
}
 8006170:	bd30      	pop	{r4, r5, pc}
 8006172:	46c0      	nop			; (mov r8, r8)
 8006174:	ffffefff 	.word	0xffffefff
 8006178:	ffff8cff 	.word	0xffff8cff
 800617c:	ffffdfff 	.word	0xffffdfff
 8006180:	40012c00 	.word	0x40012c00
 8006184:	40014000 	.word	0x40014000
 8006188:	40014400 	.word	0x40014400
 800618c:	40014800 	.word	0x40014800
 8006190:	ffffbfff 	.word	0xffffbfff

08006194 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8006194:	0002      	movs	r2, r0
{
 8006196:	0003      	movs	r3, r0
    return HAL_ERROR;
 8006198:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 800619a:	323d      	adds	r2, #61	; 0x3d
 800619c:	7811      	ldrb	r1, [r2, #0]
 800619e:	4281      	cmp	r1, r0
 80061a0:	d11c      	bne.n	80061dc <HAL_TIM_Base_Start_IT+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 80061a2:	2102      	movs	r1, #2
 80061a4:	7011      	strb	r1, [r2, #0]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68da      	ldr	r2, [r3, #12]
 80061aa:	4302      	orrs	r2, r0
 80061ac:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061ae:	4a0e      	ldr	r2, [pc, #56]	; (80061e8 <HAL_TIM_Base_Start_IT+0x54>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d009      	beq.n	80061c8 <HAL_TIM_Base_Start_IT+0x34>
 80061b4:	2280      	movs	r2, #128	; 0x80
 80061b6:	05d2      	lsls	r2, r2, #23
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d005      	beq.n	80061c8 <HAL_TIM_Base_Start_IT+0x34>
 80061bc:	4a0b      	ldr	r2, [pc, #44]	; (80061ec <HAL_TIM_Base_Start_IT+0x58>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d002      	beq.n	80061c8 <HAL_TIM_Base_Start_IT+0x34>
 80061c2:	4a0b      	ldr	r2, [pc, #44]	; (80061f0 <HAL_TIM_Base_Start_IT+0x5c>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d10a      	bne.n	80061de <HAL_TIM_Base_Start_IT+0x4a>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061c8:	2107      	movs	r1, #7
 80061ca:	689a      	ldr	r2, [r3, #8]
  return HAL_OK;
 80061cc:	2000      	movs	r0, #0
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061ce:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061d0:	2a06      	cmp	r2, #6
 80061d2:	d003      	beq.n	80061dc <HAL_TIM_Base_Start_IT+0x48>
      __HAL_TIM_ENABLE(htim);
 80061d4:	2201      	movs	r2, #1
 80061d6:	6819      	ldr	r1, [r3, #0]
 80061d8:	430a      	orrs	r2, r1
 80061da:	601a      	str	r2, [r3, #0]
}
 80061dc:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	4310      	orrs	r0, r2
 80061e2:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 80061e4:	2000      	movs	r0, #0
 80061e6:	e7f9      	b.n	80061dc <HAL_TIM_Base_Start_IT+0x48>
 80061e8:	40012c00 	.word	0x40012c00
 80061ec:	40000400 	.word	0x40000400
 80061f0:	40014000 	.word	0x40014000

080061f4 <HAL_TIM_PWM_MspInit>:
 80061f4:	4770      	bx	lr

080061f6 <HAL_TIM_OC_DelayElapsedCallback>:
 80061f6:	4770      	bx	lr

080061f8 <HAL_TIM_IC_CaptureCallback>:
 80061f8:	4770      	bx	lr

080061fa <HAL_TIM_PWM_PulseFinishedCallback>:
 80061fa:	4770      	bx	lr

080061fc <HAL_TIM_TriggerCallback>:
 80061fc:	4770      	bx	lr

080061fe <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80061fe:	2202      	movs	r2, #2
 8006200:	6803      	ldr	r3, [r0, #0]
{
 8006202:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006204:	6919      	ldr	r1, [r3, #16]
{
 8006206:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006208:	4211      	tst	r1, r2
 800620a:	d00e      	beq.n	800622a <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800620c:	68d9      	ldr	r1, [r3, #12]
 800620e:	4211      	tst	r1, r2
 8006210:	d00b      	beq.n	800622a <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006212:	3a05      	subs	r2, #5
 8006214:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006216:	3204      	adds	r2, #4
 8006218:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800621a:	699b      	ldr	r3, [r3, #24]
 800621c:	079b      	lsls	r3, r3, #30
 800621e:	d100      	bne.n	8006222 <HAL_TIM_IRQHandler+0x24>
 8006220:	e079      	b.n	8006316 <HAL_TIM_IRQHandler+0x118>
          HAL_TIM_IC_CaptureCallback(htim);
 8006222:	f7ff ffe9 	bl	80061f8 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006226:	2300      	movs	r3, #0
 8006228:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800622a:	2204      	movs	r2, #4
 800622c:	6823      	ldr	r3, [r4, #0]
 800622e:	6919      	ldr	r1, [r3, #16]
 8006230:	4211      	tst	r1, r2
 8006232:	d010      	beq.n	8006256 <HAL_TIM_IRQHandler+0x58>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006234:	68d9      	ldr	r1, [r3, #12]
 8006236:	4211      	tst	r1, r2
 8006238:	d00d      	beq.n	8006256 <HAL_TIM_IRQHandler+0x58>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800623a:	3a09      	subs	r2, #9
 800623c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800623e:	3207      	adds	r2, #7
 8006240:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006242:	699a      	ldr	r2, [r3, #24]
 8006244:	23c0      	movs	r3, #192	; 0xc0
 8006246:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8006248:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800624a:	421a      	tst	r2, r3
 800624c:	d069      	beq.n	8006322 <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 800624e:	f7ff ffd3 	bl	80061f8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006252:	2300      	movs	r3, #0
 8006254:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006256:	2208      	movs	r2, #8
 8006258:	6823      	ldr	r3, [r4, #0]
 800625a:	6919      	ldr	r1, [r3, #16]
 800625c:	4211      	tst	r1, r2
 800625e:	d00e      	beq.n	800627e <HAL_TIM_IRQHandler+0x80>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006260:	68d9      	ldr	r1, [r3, #12]
 8006262:	4211      	tst	r1, r2
 8006264:	d00b      	beq.n	800627e <HAL_TIM_IRQHandler+0x80>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006266:	3a11      	subs	r2, #17
 8006268:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800626a:	320d      	adds	r2, #13
 800626c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800626e:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8006270:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006272:	079b      	lsls	r3, r3, #30
 8006274:	d05b      	beq.n	800632e <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 8006276:	f7ff ffbf 	bl	80061f8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800627a:	2300      	movs	r3, #0
 800627c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800627e:	2210      	movs	r2, #16
 8006280:	6823      	ldr	r3, [r4, #0]
 8006282:	6919      	ldr	r1, [r3, #16]
 8006284:	4211      	tst	r1, r2
 8006286:	d010      	beq.n	80062aa <HAL_TIM_IRQHandler+0xac>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006288:	68d9      	ldr	r1, [r3, #12]
 800628a:	4211      	tst	r1, r2
 800628c:	d00d      	beq.n	80062aa <HAL_TIM_IRQHandler+0xac>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800628e:	3a21      	subs	r2, #33	; 0x21
 8006290:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006292:	3219      	adds	r2, #25
 8006294:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006296:	69da      	ldr	r2, [r3, #28]
 8006298:	23c0      	movs	r3, #192	; 0xc0
 800629a:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800629c:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800629e:	421a      	tst	r2, r3
 80062a0:	d04b      	beq.n	800633a <HAL_TIM_IRQHandler+0x13c>
        HAL_TIM_IC_CaptureCallback(htim);
 80062a2:	f7ff ffa9 	bl	80061f8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062a6:	2300      	movs	r3, #0
 80062a8:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80062aa:	2201      	movs	r2, #1
 80062ac:	6823      	ldr	r3, [r4, #0]
 80062ae:	6919      	ldr	r1, [r3, #16]
 80062b0:	4211      	tst	r1, r2
 80062b2:	d007      	beq.n	80062c4 <HAL_TIM_IRQHandler+0xc6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80062b4:	68d9      	ldr	r1, [r3, #12]
 80062b6:	4211      	tst	r1, r2
 80062b8:	d004      	beq.n	80062c4 <HAL_TIM_IRQHandler+0xc6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80062ba:	3a03      	subs	r2, #3
      HAL_TIM_PeriodElapsedCallback(htim);
 80062bc:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80062be:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80062c0:	f7fd fb80 	bl	80039c4 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80062c4:	2280      	movs	r2, #128	; 0x80
 80062c6:	6823      	ldr	r3, [r4, #0]
 80062c8:	6919      	ldr	r1, [r3, #16]
 80062ca:	4211      	tst	r1, r2
 80062cc:	d008      	beq.n	80062e0 <HAL_TIM_IRQHandler+0xe2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80062ce:	68d9      	ldr	r1, [r3, #12]
 80062d0:	4211      	tst	r1, r2
 80062d2:	d005      	beq.n	80062e0 <HAL_TIM_IRQHandler+0xe2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80062d4:	3a02      	subs	r2, #2
 80062d6:	3aff      	subs	r2, #255	; 0xff
      HAL_TIMEx_BreakCallback(htim);
 80062d8:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80062da:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80062dc:	f000 fb4d 	bl	800697a <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80062e0:	2240      	movs	r2, #64	; 0x40
 80062e2:	6823      	ldr	r3, [r4, #0]
 80062e4:	6919      	ldr	r1, [r3, #16]
 80062e6:	4211      	tst	r1, r2
 80062e8:	d007      	beq.n	80062fa <HAL_TIM_IRQHandler+0xfc>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80062ea:	68d9      	ldr	r1, [r3, #12]
 80062ec:	4211      	tst	r1, r2
 80062ee:	d004      	beq.n	80062fa <HAL_TIM_IRQHandler+0xfc>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80062f0:	3a81      	subs	r2, #129	; 0x81
      HAL_TIM_TriggerCallback(htim);
 80062f2:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80062f4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80062f6:	f7ff ff81 	bl	80061fc <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80062fa:	2220      	movs	r2, #32
 80062fc:	6823      	ldr	r3, [r4, #0]
 80062fe:	6919      	ldr	r1, [r3, #16]
 8006300:	4211      	tst	r1, r2
 8006302:	d007      	beq.n	8006314 <HAL_TIM_IRQHandler+0x116>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006304:	68d9      	ldr	r1, [r3, #12]
 8006306:	4211      	tst	r1, r2
 8006308:	d004      	beq.n	8006314 <HAL_TIM_IRQHandler+0x116>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800630a:	3a41      	subs	r2, #65	; 0x41
      HAL_TIMEx_CommutCallback(htim);
 800630c:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800630e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8006310:	f000 fb32 	bl	8006978 <HAL_TIMEx_CommutCallback>
}
 8006314:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006316:	f7ff ff6e 	bl	80061f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800631a:	0020      	movs	r0, r4
 800631c:	f7ff ff6d 	bl	80061fa <HAL_TIM_PWM_PulseFinishedCallback>
 8006320:	e781      	b.n	8006226 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006322:	f7ff ff68 	bl	80061f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006326:	0020      	movs	r0, r4
 8006328:	f7ff ff67 	bl	80061fa <HAL_TIM_PWM_PulseFinishedCallback>
 800632c:	e791      	b.n	8006252 <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800632e:	f7ff ff62 	bl	80061f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006332:	0020      	movs	r0, r4
 8006334:	f7ff ff61 	bl	80061fa <HAL_TIM_PWM_PulseFinishedCallback>
 8006338:	e79f      	b.n	800627a <HAL_TIM_IRQHandler+0x7c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800633a:	f7ff ff5c 	bl	80061f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800633e:	0020      	movs	r0, r4
 8006340:	f7ff ff5b 	bl	80061fa <HAL_TIM_PWM_PulseFinishedCallback>
 8006344:	e7af      	b.n	80062a6 <HAL_TIM_IRQHandler+0xa8>
	...

08006348 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006348:	4a20      	ldr	r2, [pc, #128]	; (80063cc <TIM_Base_SetConfig+0x84>)
{
 800634a:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 800634c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800634e:	4290      	cmp	r0, r2
 8006350:	d006      	beq.n	8006360 <TIM_Base_SetConfig+0x18>
 8006352:	2480      	movs	r4, #128	; 0x80
 8006354:	05e4      	lsls	r4, r4, #23
 8006356:	42a0      	cmp	r0, r4
 8006358:	d002      	beq.n	8006360 <TIM_Base_SetConfig+0x18>
 800635a:	4c1d      	ldr	r4, [pc, #116]	; (80063d0 <TIM_Base_SetConfig+0x88>)
 800635c:	42a0      	cmp	r0, r4
 800635e:	d10c      	bne.n	800637a <TIM_Base_SetConfig+0x32>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006360:	2470      	movs	r4, #112	; 0x70
 8006362:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8006364:	684c      	ldr	r4, [r1, #4]
 8006366:	4323      	orrs	r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006368:	4290      	cmp	r0, r2
 800636a:	d012      	beq.n	8006392 <TIM_Base_SetConfig+0x4a>
 800636c:	2480      	movs	r4, #128	; 0x80
 800636e:	05e4      	lsls	r4, r4, #23
 8006370:	42a0      	cmp	r0, r4
 8006372:	d00e      	beq.n	8006392 <TIM_Base_SetConfig+0x4a>
 8006374:	4c16      	ldr	r4, [pc, #88]	; (80063d0 <TIM_Base_SetConfig+0x88>)
 8006376:	42a0      	cmp	r0, r4
 8006378:	d00b      	beq.n	8006392 <TIM_Base_SetConfig+0x4a>
 800637a:	4c16      	ldr	r4, [pc, #88]	; (80063d4 <TIM_Base_SetConfig+0x8c>)
 800637c:	42a0      	cmp	r0, r4
 800637e:	d008      	beq.n	8006392 <TIM_Base_SetConfig+0x4a>
 8006380:	4c15      	ldr	r4, [pc, #84]	; (80063d8 <TIM_Base_SetConfig+0x90>)
 8006382:	42a0      	cmp	r0, r4
 8006384:	d005      	beq.n	8006392 <TIM_Base_SetConfig+0x4a>
 8006386:	4c15      	ldr	r4, [pc, #84]	; (80063dc <TIM_Base_SetConfig+0x94>)
 8006388:	42a0      	cmp	r0, r4
 800638a:	d002      	beq.n	8006392 <TIM_Base_SetConfig+0x4a>
 800638c:	4c14      	ldr	r4, [pc, #80]	; (80063e0 <TIM_Base_SetConfig+0x98>)
 800638e:	42a0      	cmp	r0, r4
 8006390:	d103      	bne.n	800639a <TIM_Base_SetConfig+0x52>
    tmpcr1 &= ~TIM_CR1_CKD;
 8006392:	4c14      	ldr	r4, [pc, #80]	; (80063e4 <TIM_Base_SetConfig+0x9c>)
 8006394:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006396:	68cc      	ldr	r4, [r1, #12]
 8006398:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800639a:	2480      	movs	r4, #128	; 0x80
 800639c:	43a3      	bics	r3, r4
 800639e:	694c      	ldr	r4, [r1, #20]
 80063a0:	4323      	orrs	r3, r4
  TIMx->CR1 = tmpcr1;
 80063a2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063a4:	688b      	ldr	r3, [r1, #8]
 80063a6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80063a8:	680b      	ldr	r3, [r1, #0]
 80063aa:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063ac:	4290      	cmp	r0, r2
 80063ae:	d008      	beq.n	80063c2 <TIM_Base_SetConfig+0x7a>
 80063b0:	4b09      	ldr	r3, [pc, #36]	; (80063d8 <TIM_Base_SetConfig+0x90>)
 80063b2:	4298      	cmp	r0, r3
 80063b4:	d005      	beq.n	80063c2 <TIM_Base_SetConfig+0x7a>
 80063b6:	4b09      	ldr	r3, [pc, #36]	; (80063dc <TIM_Base_SetConfig+0x94>)
 80063b8:	4298      	cmp	r0, r3
 80063ba:	d002      	beq.n	80063c2 <TIM_Base_SetConfig+0x7a>
 80063bc:	4b08      	ldr	r3, [pc, #32]	; (80063e0 <TIM_Base_SetConfig+0x98>)
 80063be:	4298      	cmp	r0, r3
 80063c0:	d101      	bne.n	80063c6 <TIM_Base_SetConfig+0x7e>
    TIMx->RCR = Structure->RepetitionCounter;
 80063c2:	690b      	ldr	r3, [r1, #16]
 80063c4:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80063c6:	2301      	movs	r3, #1
 80063c8:	6143      	str	r3, [r0, #20]
}
 80063ca:	bd10      	pop	{r4, pc}
 80063cc:	40012c00 	.word	0x40012c00
 80063d0:	40000400 	.word	0x40000400
 80063d4:	40002000 	.word	0x40002000
 80063d8:	40014000 	.word	0x40014000
 80063dc:	40014400 	.word	0x40014400
 80063e0:	40014800 	.word	0x40014800
 80063e4:	fffffcff 	.word	0xfffffcff

080063e8 <HAL_TIM_Base_Init>:
{
 80063e8:	b570      	push	{r4, r5, r6, lr}
 80063ea:	0004      	movs	r4, r0
    return HAL_ERROR;
 80063ec:	2001      	movs	r0, #1
  if (htim == NULL)
 80063ee:	2c00      	cmp	r4, #0
 80063f0:	d021      	beq.n	8006436 <HAL_TIM_Base_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 80063f2:	0025      	movs	r5, r4
 80063f4:	353d      	adds	r5, #61	; 0x3d
 80063f6:	782b      	ldrb	r3, [r5, #0]
 80063f8:	b2da      	uxtb	r2, r3
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d105      	bne.n	800640a <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80063fe:	0023      	movs	r3, r4
 8006400:	333c      	adds	r3, #60	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8006402:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8006404:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8006406:	f7fe f9f7 	bl	80047f8 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800640a:	2302      	movs	r3, #2
 800640c:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800640e:	6820      	ldr	r0, [r4, #0]
 8006410:	1d21      	adds	r1, r4, #4
 8006412:	f7ff ff99 	bl	8006348 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006416:	0022      	movs	r2, r4
 8006418:	2301      	movs	r3, #1
  return HAL_OK;
 800641a:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800641c:	3246      	adds	r2, #70	; 0x46
 800641e:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006420:	3445      	adds	r4, #69	; 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006422:	3a08      	subs	r2, #8
 8006424:	7013      	strb	r3, [r2, #0]
 8006426:	7053      	strb	r3, [r2, #1]
 8006428:	7093      	strb	r3, [r2, #2]
 800642a:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800642c:	7113      	strb	r3, [r2, #4]
 800642e:	7153      	strb	r3, [r2, #5]
 8006430:	7193      	strb	r3, [r2, #6]
 8006432:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8006434:	702b      	strb	r3, [r5, #0]
}
 8006436:	bd70      	pop	{r4, r5, r6, pc}

08006438 <HAL_TIM_PWM_Init>:
{
 8006438:	b570      	push	{r4, r5, r6, lr}
 800643a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800643c:	2001      	movs	r0, #1
  if (htim == NULL)
 800643e:	2c00      	cmp	r4, #0
 8006440:	d021      	beq.n	8006486 <HAL_TIM_PWM_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 8006442:	0025      	movs	r5, r4
 8006444:	353d      	adds	r5, #61	; 0x3d
 8006446:	782b      	ldrb	r3, [r5, #0]
 8006448:	b2da      	uxtb	r2, r3
 800644a:	2b00      	cmp	r3, #0
 800644c:	d105      	bne.n	800645a <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800644e:	0023      	movs	r3, r4
 8006450:	333c      	adds	r3, #60	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8006452:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8006454:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 8006456:	f7ff fecd 	bl	80061f4 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800645a:	2302      	movs	r3, #2
 800645c:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800645e:	6820      	ldr	r0, [r4, #0]
 8006460:	1d21      	adds	r1, r4, #4
 8006462:	f7ff ff71 	bl	8006348 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006466:	0022      	movs	r2, r4
 8006468:	2301      	movs	r3, #1
  return HAL_OK;
 800646a:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800646c:	3246      	adds	r2, #70	; 0x46
 800646e:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006470:	3445      	adds	r4, #69	; 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006472:	3a08      	subs	r2, #8
 8006474:	7013      	strb	r3, [r2, #0]
 8006476:	7053      	strb	r3, [r2, #1]
 8006478:	7093      	strb	r3, [r2, #2]
 800647a:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800647c:	7113      	strb	r3, [r2, #4]
 800647e:	7153      	strb	r3, [r2, #5]
 8006480:	7193      	strb	r3, [r2, #6]
 8006482:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8006484:	702b      	strb	r3, [r5, #0]
}
 8006486:	bd70      	pop	{r4, r5, r6, pc}

08006488 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006488:	2210      	movs	r2, #16
 800648a:	6a03      	ldr	r3, [r0, #32]
{
 800648c:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800648e:	4393      	bics	r3, r2
 8006490:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8006492:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006494:	4c16      	ldr	r4, [pc, #88]	; (80064f0 <TIM_OC2_SetConfig+0x68>)
  tmpcr2 =  TIMx->CR2;
 8006496:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8006498:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800649a:	4025      	ands	r5, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800649c:	680c      	ldr	r4, [r1, #0]
 800649e:	0224      	lsls	r4, r4, #8
 80064a0:	4325      	orrs	r5, r4
  tmpccer &= ~TIM_CCER_CC2P;
 80064a2:	2420      	movs	r4, #32
 80064a4:	43a2      	bics	r2, r4
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80064a6:	688c      	ldr	r4, [r1, #8]
 80064a8:	0124      	lsls	r4, r4, #4
 80064aa:	4322      	orrs	r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80064ac:	4c11      	ldr	r4, [pc, #68]	; (80064f4 <TIM_OC2_SetConfig+0x6c>)
 80064ae:	42a0      	cmp	r0, r4
 80064b0:	d10f      	bne.n	80064d2 <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 80064b2:	2480      	movs	r4, #128	; 0x80
 80064b4:	43a2      	bics	r2, r4
 80064b6:	0014      	movs	r4, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80064b8:	68ca      	ldr	r2, [r1, #12]
 80064ba:	0112      	lsls	r2, r2, #4
 80064bc:	4322      	orrs	r2, r4
    tmpccer &= ~TIM_CCER_CC2NE;
 80064be:	2440      	movs	r4, #64	; 0x40
 80064c0:	43a2      	bics	r2, r4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80064c2:	4e0d      	ldr	r6, [pc, #52]	; (80064f8 <TIM_OC2_SetConfig+0x70>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80064c4:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80064c6:	401e      	ands	r6, r3
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80064c8:	698b      	ldr	r3, [r1, #24]
 80064ca:	4323      	orrs	r3, r4
 80064cc:	009b      	lsls	r3, r3, #2
 80064ce:	4333      	orrs	r3, r6
 80064d0:	e008      	b.n	80064e4 <TIM_OC2_SetConfig+0x5c>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064d2:	4c0a      	ldr	r4, [pc, #40]	; (80064fc <TIM_OC2_SetConfig+0x74>)
 80064d4:	42a0      	cmp	r0, r4
 80064d6:	d0f4      	beq.n	80064c2 <TIM_OC2_SetConfig+0x3a>
 80064d8:	4c09      	ldr	r4, [pc, #36]	; (8006500 <TIM_OC2_SetConfig+0x78>)
 80064da:	42a0      	cmp	r0, r4
 80064dc:	d0f1      	beq.n	80064c2 <TIM_OC2_SetConfig+0x3a>
 80064de:	4c09      	ldr	r4, [pc, #36]	; (8006504 <TIM_OC2_SetConfig+0x7c>)
 80064e0:	42a0      	cmp	r0, r4
 80064e2:	d0ee      	beq.n	80064c2 <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 80064e4:	6043      	str	r3, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 80064e6:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 80064e8:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80064ea:	6383      	str	r3, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80064ec:	6202      	str	r2, [r0, #32]
}
 80064ee:	bd70      	pop	{r4, r5, r6, pc}
 80064f0:	ffff8cff 	.word	0xffff8cff
 80064f4:	40012c00 	.word	0x40012c00
 80064f8:	fffff3ff 	.word	0xfffff3ff
 80064fc:	40014000 	.word	0x40014000
 8006500:	40014400 	.word	0x40014400
 8006504:	40014800 	.word	0x40014800

08006508 <HAL_TIM_PWM_ConfigChannel>:
{
 8006508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800650a:	0007      	movs	r7, r0
 800650c:	373c      	adds	r7, #60	; 0x3c
 800650e:	783b      	ldrb	r3, [r7, #0]
{
 8006510:	0004      	movs	r4, r0
 8006512:	000e      	movs	r6, r1
 8006514:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 8006516:	2002      	movs	r0, #2
 8006518:	2b01      	cmp	r3, #1
 800651a:	d00a      	beq.n	8006532 <HAL_TIM_PWM_ConfigChannel+0x2a>
 800651c:	3801      	subs	r0, #1
 800651e:	7038      	strb	r0, [r7, #0]
  switch (Channel)
 8006520:	2a08      	cmp	r2, #8
 8006522:	d03d      	beq.n	80065a0 <HAL_TIM_PWM_ConfigChannel+0x98>
 8006524:	d806      	bhi.n	8006534 <HAL_TIM_PWM_ConfigChannel+0x2c>
 8006526:	2a00      	cmp	r2, #0
 8006528:	d017      	beq.n	800655a <HAL_TIM_PWM_ConfigChannel+0x52>
 800652a:	2a04      	cmp	r2, #4
 800652c:	d027      	beq.n	800657e <HAL_TIM_PWM_ConfigChannel+0x76>
  __HAL_UNLOCK(htim);
 800652e:	2300      	movs	r3, #0
 8006530:	703b      	strb	r3, [r7, #0]
}
 8006532:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8006534:	2a0c      	cmp	r2, #12
 8006536:	d1fa      	bne.n	800652e <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006538:	6820      	ldr	r0, [r4, #0]
 800653a:	f7ff fdf1 	bl	8006120 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800653e:	2280      	movs	r2, #128	; 0x80
 8006540:	6823      	ldr	r3, [r4, #0]
 8006542:	0112      	lsls	r2, r2, #4
 8006544:	69d9      	ldr	r1, [r3, #28]
 8006546:	430a      	orrs	r2, r1
 8006548:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800654a:	69da      	ldr	r2, [r3, #28]
 800654c:	491c      	ldr	r1, [pc, #112]	; (80065c0 <HAL_TIM_PWM_ConfigChannel+0xb8>)
 800654e:	400a      	ands	r2, r1
 8006550:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006552:	6932      	ldr	r2, [r6, #16]
 8006554:	69d9      	ldr	r1, [r3, #28]
 8006556:	0212      	lsls	r2, r2, #8
 8006558:	e02f      	b.n	80065ba <HAL_TIM_PWM_ConfigChannel+0xb2>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800655a:	6820      	ldr	r0, [r4, #0]
 800655c:	f7ff fd58 	bl	8006010 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006560:	2208      	movs	r2, #8
 8006562:	6823      	ldr	r3, [r4, #0]
 8006564:	6999      	ldr	r1, [r3, #24]
 8006566:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006568:	2104      	movs	r1, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800656a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800656c:	699a      	ldr	r2, [r3, #24]
 800656e:	438a      	bics	r2, r1
 8006570:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006572:	699a      	ldr	r2, [r3, #24]
 8006574:	6931      	ldr	r1, [r6, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006576:	430a      	orrs	r2, r1
 8006578:	619a      	str	r2, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800657a:	2000      	movs	r0, #0
      break;
 800657c:	e7d7      	b.n	800652e <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800657e:	6820      	ldr	r0, [r4, #0]
 8006580:	f7ff ff82 	bl	8006488 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006584:	2280      	movs	r2, #128	; 0x80
 8006586:	6823      	ldr	r3, [r4, #0]
 8006588:	0112      	lsls	r2, r2, #4
 800658a:	6999      	ldr	r1, [r3, #24]
 800658c:	430a      	orrs	r2, r1
 800658e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006590:	699a      	ldr	r2, [r3, #24]
 8006592:	490b      	ldr	r1, [pc, #44]	; (80065c0 <HAL_TIM_PWM_ConfigChannel+0xb8>)
 8006594:	400a      	ands	r2, r1
 8006596:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006598:	6932      	ldr	r2, [r6, #16]
 800659a:	6999      	ldr	r1, [r3, #24]
 800659c:	0212      	lsls	r2, r2, #8
 800659e:	e7ea      	b.n	8006576 <HAL_TIM_PWM_ConfigChannel+0x6e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80065a0:	6820      	ldr	r0, [r4, #0]
 80065a2:	f7ff fd79 	bl	8006098 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80065a6:	2104      	movs	r1, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80065a8:	6823      	ldr	r3, [r4, #0]
 80065aa:	69da      	ldr	r2, [r3, #28]
 80065ac:	4315      	orrs	r5, r2
 80065ae:	61dd      	str	r5, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80065b0:	69da      	ldr	r2, [r3, #28]
 80065b2:	438a      	bics	r2, r1
 80065b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80065b6:	69da      	ldr	r2, [r3, #28]
 80065b8:	6931      	ldr	r1, [r6, #16]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80065ba:	430a      	orrs	r2, r1
 80065bc:	61da      	str	r2, [r3, #28]
 80065be:	e7dc      	b.n	800657a <HAL_TIM_PWM_ConfigChannel+0x72>
 80065c0:	fffffbff 	.word	0xfffffbff

080065c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80065c4:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80065c6:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065c8:	4d03      	ldr	r5, [pc, #12]	; (80065d8 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80065ca:	430a      	orrs	r2, r1
 80065cc:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065ce:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80065d0:	4313      	orrs	r3, r2
 80065d2:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065d4:	6083      	str	r3, [r0, #8]
}
 80065d6:	bd30      	pop	{r4, r5, pc}
 80065d8:	ffff00ff 	.word	0xffff00ff

080065dc <HAL_TIM_ConfigClockSource>:
{
 80065dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80065de:	0005      	movs	r5, r0
 80065e0:	2302      	movs	r3, #2
 80065e2:	353c      	adds	r5, #60	; 0x3c
{
 80065e4:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 80065e6:	7828      	ldrb	r0, [r5, #0]
 80065e8:	001a      	movs	r2, r3
 80065ea:	2801      	cmp	r0, #1
 80065ec:	d01d      	beq.n	800662a <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_BUSY;
 80065ee:	0026      	movs	r6, r4
  __HAL_LOCK(htim);
 80065f0:	2701      	movs	r7, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80065f2:	363d      	adds	r6, #61	; 0x3d
  __HAL_LOCK(htim);
 80065f4:	702f      	strb	r7, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80065f6:	7033      	strb	r3, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 80065f8:	6820      	ldr	r0, [r4, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065fa:	4a49      	ldr	r2, [pc, #292]	; (8006720 <HAL_TIM_ConfigClockSource+0x144>)
  tmpsmcr = htim->Instance->SMCR;
 80065fc:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065fe:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8006600:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8006602:	680b      	ldr	r3, [r1, #0]
 8006604:	2b60      	cmp	r3, #96	; 0x60
 8006606:	d059      	beq.n	80066bc <HAL_TIM_ConfigClockSource+0xe0>
 8006608:	d835      	bhi.n	8006676 <HAL_TIM_ConfigClockSource+0x9a>
 800660a:	2b40      	cmp	r3, #64	; 0x40
 800660c:	d100      	bne.n	8006610 <HAL_TIM_ConfigClockSource+0x34>
 800660e:	e06e      	b.n	80066ee <HAL_TIM_ConfigClockSource+0x112>
 8006610:	d815      	bhi.n	800663e <HAL_TIM_ConfigClockSource+0x62>
 8006612:	2b20      	cmp	r3, #32
 8006614:	d00d      	beq.n	8006632 <HAL_TIM_ConfigClockSource+0x56>
 8006616:	d80a      	bhi.n	800662e <HAL_TIM_ConfigClockSource+0x52>
 8006618:	2210      	movs	r2, #16
 800661a:	0019      	movs	r1, r3
 800661c:	4391      	bics	r1, r2
 800661e:	d008      	beq.n	8006632 <HAL_TIM_ConfigClockSource+0x56>
 8006620:	003a      	movs	r2, r7
  htim->State = HAL_TIM_STATE_READY;
 8006622:	2301      	movs	r3, #1
 8006624:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8006626:	2300      	movs	r3, #0
 8006628:	702b      	strb	r3, [r5, #0]
}
 800662a:	0010      	movs	r0, r2
 800662c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 800662e:	2b30      	cmp	r3, #48	; 0x30
 8006630:	d1f6      	bne.n	8006620 <HAL_TIM_ConfigClockSource+0x44>
  tmpsmcr &= ~TIM_SMCR_TS;
 8006632:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8006634:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006636:	438a      	bics	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006638:	4313      	orrs	r3, r2
 800663a:	2207      	movs	r2, #7
 800663c:	e018      	b.n	8006670 <HAL_TIM_ConfigClockSource+0x94>
  switch (sClockSourceConfig->ClockSource)
 800663e:	2b50      	cmp	r3, #80	; 0x50
 8006640:	d1ee      	bne.n	8006620 <HAL_TIM_ConfigClockSource+0x44>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006642:	68ca      	ldr	r2, [r1, #12]
 8006644:	684c      	ldr	r4, [r1, #4]
  tmpccer = TIMx->CCER;
 8006646:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006648:	6a03      	ldr	r3, [r0, #32]
 800664a:	43bb      	bics	r3, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800664c:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800664e:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006650:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006652:	43bb      	bics	r3, r7
 8006654:	001f      	movs	r7, r3
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006656:	0113      	lsls	r3, r2, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006658:	220a      	movs	r2, #10
 800665a:	4391      	bics	r1, r2
 800665c:	000a      	movs	r2, r1
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800665e:	433b      	orrs	r3, r7
  tmpccer |= TIM_ICPolarity;
 8006660:	4322      	orrs	r2, r4
  TIMx->CCMR1 = tmpccmr1;
 8006662:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8006664:	6202      	str	r2, [r0, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006666:	2270      	movs	r2, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8006668:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800666a:	4393      	bics	r3, r2
 800666c:	001a      	movs	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800666e:	2357      	movs	r3, #87	; 0x57
 8006670:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 8006672:	6083      	str	r3, [r0, #8]
 8006674:	e016      	b.n	80066a4 <HAL_TIM_ConfigClockSource+0xc8>
  switch (sClockSourceConfig->ClockSource)
 8006676:	2280      	movs	r2, #128	; 0x80
 8006678:	0152      	lsls	r2, r2, #5
 800667a:	4694      	mov	ip, r2
  HAL_StatusTypeDef status = HAL_OK;
 800667c:	2200      	movs	r2, #0
  switch (sClockSourceConfig->ClockSource)
 800667e:	4563      	cmp	r3, ip
 8006680:	d0cf      	beq.n	8006622 <HAL_TIM_ConfigClockSource+0x46>
 8006682:	2280      	movs	r2, #128	; 0x80
 8006684:	0192      	lsls	r2, r2, #6
 8006686:	4293      	cmp	r3, r2
 8006688:	d00e      	beq.n	80066a8 <HAL_TIM_ConfigClockSource+0xcc>
 800668a:	003a      	movs	r2, r7
 800668c:	2b70      	cmp	r3, #112	; 0x70
 800668e:	d1c8      	bne.n	8006622 <HAL_TIM_ConfigClockSource+0x46>
      TIM_ETR_SetConfig(htim->Instance,
 8006690:	68cb      	ldr	r3, [r1, #12]
 8006692:	684a      	ldr	r2, [r1, #4]
 8006694:	6889      	ldr	r1, [r1, #8]
 8006696:	f7ff ff95 	bl	80065c4 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800669a:	2377      	movs	r3, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 800669c:	6822      	ldr	r2, [r4, #0]
 800669e:	6891      	ldr	r1, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80066a0:	430b      	orrs	r3, r1
 80066a2:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80066a4:	2200      	movs	r2, #0
}
 80066a6:	e7bc      	b.n	8006622 <HAL_TIM_ConfigClockSource+0x46>
      TIM_ETR_SetConfig(htim->Instance,
 80066a8:	68cb      	ldr	r3, [r1, #12]
 80066aa:	684a      	ldr	r2, [r1, #4]
 80066ac:	6889      	ldr	r1, [r1, #8]
 80066ae:	f7ff ff89 	bl	80065c4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80066b2:	2380      	movs	r3, #128	; 0x80
 80066b4:	6822      	ldr	r2, [r4, #0]
 80066b6:	01db      	lsls	r3, r3, #7
 80066b8:	6891      	ldr	r1, [r2, #8]
 80066ba:	e7f1      	b.n	80066a0 <HAL_TIM_ConfigClockSource+0xc4>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80066bc:	684a      	ldr	r2, [r1, #4]
 80066be:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066c0:	2110      	movs	r1, #16
 80066c2:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80066c4:	4c17      	ldr	r4, [pc, #92]	; (8006724 <HAL_TIM_ConfigClockSource+0x148>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066c6:	438b      	bics	r3, r1
 80066c8:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066ca:	6981      	ldr	r1, [r0, #24]
  tmpccer = TIMx->CCER;
 80066cc:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80066ce:	4021      	ands	r1, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80066d0:	24a0      	movs	r4, #160	; 0xa0
 80066d2:	43a3      	bics	r3, r4
 80066d4:	001c      	movs	r4, r3
  tmpccer |= (TIM_ICPolarity << 4U);
 80066d6:	0113      	lsls	r3, r2, #4
  tmpsmcr &= ~TIM_SMCR_TS;
 80066d8:	2270      	movs	r2, #112	; 0x70
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80066da:	033f      	lsls	r7, r7, #12
  tmpccer |= (TIM_ICPolarity << 4U);
 80066dc:	4323      	orrs	r3, r4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80066de:	4339      	orrs	r1, r7
  TIMx->CCMR1 = tmpccmr1 ;
 80066e0:	6181      	str	r1, [r0, #24]
  TIMx->CCER = tmpccer;
 80066e2:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80066e4:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80066e6:	4393      	bics	r3, r2
 80066e8:	001a      	movs	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80066ea:	2367      	movs	r3, #103	; 0x67
 80066ec:	e7c0      	b.n	8006670 <HAL_TIM_ConfigClockSource+0x94>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066ee:	68ca      	ldr	r2, [r1, #12]
 80066f0:	684c      	ldr	r4, [r1, #4]
  tmpccer = TIMx->CCER;
 80066f2:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066f4:	6a03      	ldr	r3, [r0, #32]
 80066f6:	43bb      	bics	r3, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80066f8:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066fa:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066fc:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80066fe:	43bb      	bics	r3, r7
 8006700:	001f      	movs	r7, r3
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006702:	0113      	lsls	r3, r2, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006704:	220a      	movs	r2, #10
 8006706:	4391      	bics	r1, r2
 8006708:	000a      	movs	r2, r1
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800670a:	433b      	orrs	r3, r7
  tmpccer |= TIM_ICPolarity;
 800670c:	4322      	orrs	r2, r4
  TIMx->CCMR1 = tmpccmr1;
 800670e:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8006710:	6202      	str	r2, [r0, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006712:	2270      	movs	r2, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8006714:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006716:	4393      	bics	r3, r2
 8006718:	001a      	movs	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800671a:	2347      	movs	r3, #71	; 0x47
 800671c:	e7a8      	b.n	8006670 <HAL_TIM_ConfigClockSource+0x94>
 800671e:	46c0      	nop			; (mov r8, r8)
 8006720:	ffff0088 	.word	0xffff0088
 8006724:	ffff0fff 	.word	0xffff0fff

08006728 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006728:	231f      	movs	r3, #31
{
 800672a:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800672c:	2401      	movs	r4, #1
 800672e:	4019      	ands	r1, r3
 8006730:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006732:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8006734:	6a03      	ldr	r3, [r0, #32]
 8006736:	43a3      	bics	r3, r4
 8006738:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800673a:	6a03      	ldr	r3, [r0, #32]
 800673c:	431a      	orrs	r2, r3
 800673e:	6202      	str	r2, [r0, #32]
}
 8006740:	bd10      	pop	{r4, pc}
	...

08006744 <HAL_TIM_OC_Start>:
{
 8006744:	b510      	push	{r4, lr}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006746:	0003      	movs	r3, r0
{
 8006748:	0004      	movs	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800674a:	2900      	cmp	r1, #0
 800674c:	d105      	bne.n	800675a <HAL_TIM_OC_Start+0x16>
    return HAL_ERROR;
 800674e:	2001      	movs	r0, #1
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006750:	333e      	adds	r3, #62	; 0x3e
 8006752:	781a      	ldrb	r2, [r3, #0]
 8006754:	4282      	cmp	r2, r0
 8006756:	d018      	beq.n	800678a <HAL_TIM_OC_Start+0x46>
}
 8006758:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800675a:	2904      	cmp	r1, #4
 800675c:	d10f      	bne.n	800677e <HAL_TIM_OC_Start+0x3a>
 800675e:	333f      	adds	r3, #63	; 0x3f
 8006760:	781b      	ldrb	r3, [r3, #0]
    return HAL_ERROR;
 8006762:	2001      	movs	r0, #1
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006764:	3b01      	subs	r3, #1
 8006766:	1e5a      	subs	r2, r3, #1
 8006768:	4193      	sbcs	r3, r2
 800676a:	b2db      	uxtb	r3, r3
 800676c:	2b00      	cmp	r3, #0
 800676e:	d1f3      	bne.n	8006758 <HAL_TIM_OC_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006770:	2302      	movs	r3, #2
 8006772:	0022      	movs	r2, r4
 8006774:	2904      	cmp	r1, #4
 8006776:	d126      	bne.n	80067c6 <HAL_TIM_OC_Start+0x82>
 8006778:	323f      	adds	r2, #63	; 0x3f
 800677a:	7013      	strb	r3, [r2, #0]
 800677c:	e007      	b.n	800678e <HAL_TIM_OC_Start+0x4a>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800677e:	2908      	cmp	r1, #8
 8006780:	d101      	bne.n	8006786 <HAL_TIM_OC_Start+0x42>
 8006782:	3340      	adds	r3, #64	; 0x40
 8006784:	e7ec      	b.n	8006760 <HAL_TIM_OC_Start+0x1c>
 8006786:	3341      	adds	r3, #65	; 0x41
 8006788:	e7ea      	b.n	8006760 <HAL_TIM_OC_Start+0x1c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800678a:	2202      	movs	r2, #2
 800678c:	701a      	strb	r2, [r3, #0]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800678e:	2201      	movs	r2, #1
 8006790:	6820      	ldr	r0, [r4, #0]
 8006792:	f7ff ffc9 	bl	8006728 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006796:	6823      	ldr	r3, [r4, #0]
 8006798:	4917      	ldr	r1, [pc, #92]	; (80067f8 <HAL_TIM_OC_Start+0xb4>)
 800679a:	428b      	cmp	r3, r1
 800679c:	d019      	beq.n	80067d2 <HAL_TIM_OC_Start+0x8e>
 800679e:	4a17      	ldr	r2, [pc, #92]	; (80067fc <HAL_TIM_OC_Start+0xb8>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d016      	beq.n	80067d2 <HAL_TIM_OC_Start+0x8e>
 80067a4:	4a16      	ldr	r2, [pc, #88]	; (8006800 <HAL_TIM_OC_Start+0xbc>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d013      	beq.n	80067d2 <HAL_TIM_OC_Start+0x8e>
 80067aa:	4a16      	ldr	r2, [pc, #88]	; (8006804 <HAL_TIM_OC_Start+0xc0>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d010      	beq.n	80067d2 <HAL_TIM_OC_Start+0x8e>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067b0:	2280      	movs	r2, #128	; 0x80
 80067b2:	05d2      	lsls	r2, r2, #23
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d114      	bne.n	80067e2 <HAL_TIM_OC_Start+0x9e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067b8:	2107      	movs	r1, #7
 80067ba:	689a      	ldr	r2, [r3, #8]
 80067bc:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067be:	2a06      	cmp	r2, #6
 80067c0:	d115      	bne.n	80067ee <HAL_TIM_OC_Start+0xaa>
  return HAL_OK;
 80067c2:	2000      	movs	r0, #0
 80067c4:	e7c8      	b.n	8006758 <HAL_TIM_OC_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80067c6:	2908      	cmp	r1, #8
 80067c8:	d101      	bne.n	80067ce <HAL_TIM_OC_Start+0x8a>
 80067ca:	3240      	adds	r2, #64	; 0x40
 80067cc:	e7d5      	b.n	800677a <HAL_TIM_OC_Start+0x36>
 80067ce:	3241      	adds	r2, #65	; 0x41
 80067d0:	e7d3      	b.n	800677a <HAL_TIM_OC_Start+0x36>
    __HAL_TIM_MOE_ENABLE(htim);
 80067d2:	2280      	movs	r2, #128	; 0x80
 80067d4:	6c58      	ldr	r0, [r3, #68]	; 0x44
 80067d6:	0212      	lsls	r2, r2, #8
 80067d8:	4302      	orrs	r2, r0
 80067da:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067dc:	428b      	cmp	r3, r1
 80067de:	d1e7      	bne.n	80067b0 <HAL_TIM_OC_Start+0x6c>
 80067e0:	e7ea      	b.n	80067b8 <HAL_TIM_OC_Start+0x74>
 80067e2:	4a09      	ldr	r2, [pc, #36]	; (8006808 <HAL_TIM_OC_Start+0xc4>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d0e7      	beq.n	80067b8 <HAL_TIM_OC_Start+0x74>
 80067e8:	4a04      	ldr	r2, [pc, #16]	; (80067fc <HAL_TIM_OC_Start+0xb8>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d0e4      	beq.n	80067b8 <HAL_TIM_OC_Start+0x74>
      __HAL_TIM_ENABLE(htim);
 80067ee:	2201      	movs	r2, #1
 80067f0:	6819      	ldr	r1, [r3, #0]
 80067f2:	430a      	orrs	r2, r1
 80067f4:	601a      	str	r2, [r3, #0]
 80067f6:	e7e4      	b.n	80067c2 <HAL_TIM_OC_Start+0x7e>
 80067f8:	40012c00 	.word	0x40012c00
 80067fc:	40014000 	.word	0x40014000
 8006800:	40014400 	.word	0x40014400
 8006804:	40014800 	.word	0x40014800
 8006808:	40000400 	.word	0x40000400

0800680c <HAL_TIM_PWM_Start>:
 800680c:	b510      	push	{r4, lr}
 800680e:	f7ff ff99 	bl	8006744 <HAL_TIM_OC_Start>
 8006812:	bd10      	pop	{r4, pc}

08006814 <HAL_TIM_OC_Stop>:
{
 8006814:	b570      	push	{r4, r5, r6, lr}
 8006816:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006818:	2200      	movs	r2, #0
 800681a:	6800      	ldr	r0, [r0, #0]
{
 800681c:	000d      	movs	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800681e:	f7ff ff83 	bl	8006728 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006822:	6823      	ldr	r3, [r4, #0]
 8006824:	4a19      	ldr	r2, [pc, #100]	; (800688c <HAL_TIM_OC_Stop+0x78>)
 8006826:	491a      	ldr	r1, [pc, #104]	; (8006890 <HAL_TIM_OC_Stop+0x7c>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d008      	beq.n	800683e <HAL_TIM_OC_Stop+0x2a>
 800682c:	4a19      	ldr	r2, [pc, #100]	; (8006894 <HAL_TIM_OC_Stop+0x80>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d005      	beq.n	800683e <HAL_TIM_OC_Stop+0x2a>
 8006832:	4a19      	ldr	r2, [pc, #100]	; (8006898 <HAL_TIM_OC_Stop+0x84>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d002      	beq.n	800683e <HAL_TIM_OC_Stop+0x2a>
 8006838:	4a18      	ldr	r2, [pc, #96]	; (800689c <HAL_TIM_OC_Stop+0x88>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d10a      	bne.n	8006854 <HAL_TIM_OC_Stop+0x40>
    __HAL_TIM_MOE_DISABLE(htim);
 800683e:	6a1a      	ldr	r2, [r3, #32]
 8006840:	420a      	tst	r2, r1
 8006842:	d107      	bne.n	8006854 <HAL_TIM_OC_Stop+0x40>
 8006844:	6a18      	ldr	r0, [r3, #32]
 8006846:	4a16      	ldr	r2, [pc, #88]	; (80068a0 <HAL_TIM_OC_Stop+0x8c>)
 8006848:	4210      	tst	r0, r2
 800684a:	d103      	bne.n	8006854 <HAL_TIM_OC_Stop+0x40>
 800684c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800684e:	4815      	ldr	r0, [pc, #84]	; (80068a4 <HAL_TIM_OC_Stop+0x90>)
 8006850:	4002      	ands	r2, r0
 8006852:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8006854:	6a1a      	ldr	r2, [r3, #32]
 8006856:	420a      	tst	r2, r1
 8006858:	d107      	bne.n	800686a <HAL_TIM_OC_Stop+0x56>
 800685a:	6a19      	ldr	r1, [r3, #32]
 800685c:	4a10      	ldr	r2, [pc, #64]	; (80068a0 <HAL_TIM_OC_Stop+0x8c>)
 800685e:	4211      	tst	r1, r2
 8006860:	d103      	bne.n	800686a <HAL_TIM_OC_Stop+0x56>
 8006862:	2101      	movs	r1, #1
 8006864:	681a      	ldr	r2, [r3, #0]
 8006866:	438a      	bics	r2, r1
 8006868:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800686a:	2301      	movs	r3, #1
 800686c:	2d00      	cmp	r5, #0
 800686e:	d103      	bne.n	8006878 <HAL_TIM_OC_Stop+0x64>
 8006870:	343e      	adds	r4, #62	; 0x3e
}
 8006872:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006874:	7023      	strb	r3, [r4, #0]
}
 8006876:	bd70      	pop	{r4, r5, r6, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006878:	2d04      	cmp	r5, #4
 800687a:	d101      	bne.n	8006880 <HAL_TIM_OC_Stop+0x6c>
 800687c:	343f      	adds	r4, #63	; 0x3f
 800687e:	e7f8      	b.n	8006872 <HAL_TIM_OC_Stop+0x5e>
 8006880:	2d08      	cmp	r5, #8
 8006882:	d101      	bne.n	8006888 <HAL_TIM_OC_Stop+0x74>
 8006884:	3440      	adds	r4, #64	; 0x40
 8006886:	e7f4      	b.n	8006872 <HAL_TIM_OC_Stop+0x5e>
 8006888:	3441      	adds	r4, #65	; 0x41
 800688a:	e7f2      	b.n	8006872 <HAL_TIM_OC_Stop+0x5e>
 800688c:	40012c00 	.word	0x40012c00
 8006890:	00001111 	.word	0x00001111
 8006894:	40014000 	.word	0x40014000
 8006898:	40014400 	.word	0x40014400
 800689c:	40014800 	.word	0x40014800
 80068a0:	00000444 	.word	0x00000444
 80068a4:	ffff7fff 	.word	0xffff7fff

080068a8 <HAL_TIM_PWM_Stop>:
 80068a8:	b510      	push	{r4, lr}
 80068aa:	f7ff ffb3 	bl	8006814 <HAL_TIM_OC_Stop>
 80068ae:	bd10      	pop	{r4, pc}

080068b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80068b0:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80068b2:	0004      	movs	r4, r0
 80068b4:	2202      	movs	r2, #2
 80068b6:	343c      	adds	r4, #60	; 0x3c
 80068b8:	7825      	ldrb	r5, [r4, #0]
{
 80068ba:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 80068bc:	0010      	movs	r0, r2
 80068be:	2d01      	cmp	r5, #1
 80068c0:	d020      	beq.n	8006904 <HAL_TIMEx_MasterConfigSynchronization+0x54>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068c2:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80068c4:	2670      	movs	r6, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 80068c6:	353d      	adds	r5, #61	; 0x3d
 80068c8:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 80068ce:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80068d0:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068d2:	680e      	ldr	r6, [r1, #0]
 80068d4:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80068d6:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068d8:	480b      	ldr	r0, [pc, #44]	; (8006908 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 80068da:	4283      	cmp	r3, r0
 80068dc:	d009      	beq.n	80068f2 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 80068de:	2080      	movs	r0, #128	; 0x80
 80068e0:	05c0      	lsls	r0, r0, #23
 80068e2:	4283      	cmp	r3, r0
 80068e4:	d005      	beq.n	80068f2 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 80068e6:	4809      	ldr	r0, [pc, #36]	; (800690c <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 80068e8:	4283      	cmp	r3, r0
 80068ea:	d002      	beq.n	80068f2 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 80068ec:	4808      	ldr	r0, [pc, #32]	; (8006910 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 80068ee:	4283      	cmp	r3, r0
 80068f0:	d104      	bne.n	80068fc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80068f2:	2080      	movs	r0, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80068f4:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80068f6:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80068f8:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80068fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80068fc:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 80068fe:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006900:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8006902:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8006904:	bd70      	pop	{r4, r5, r6, pc}
 8006906:	46c0      	nop			; (mov r8, r8)
 8006908:	40012c00 	.word	0x40012c00
 800690c:	40000400 	.word	0x40000400
 8006910:	40014000 	.word	0x40014000

08006914 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006914:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006916:	0004      	movs	r4, r0
 8006918:	343c      	adds	r4, #60	; 0x3c
 800691a:	7823      	ldrb	r3, [r4, #0]
{
 800691c:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 800691e:	2002      	movs	r0, #2
 8006920:	2b01      	cmp	r3, #1
 8006922:	d01c      	beq.n	800695e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006924:	68c8      	ldr	r0, [r1, #12]
 8006926:	4b0e      	ldr	r3, [pc, #56]	; (8006960 <HAL_TIMEx_ConfigBreakDeadTime+0x4c>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006928:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800692a:	4003      	ands	r3, r0
 800692c:	6888      	ldr	r0, [r1, #8]
 800692e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006930:	480c      	ldr	r0, [pc, #48]	; (8006964 <HAL_TIMEx_ConfigBreakDeadTime+0x50>)
 8006932:	4003      	ands	r3, r0
 8006934:	6848      	ldr	r0, [r1, #4]
 8006936:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006938:	480b      	ldr	r0, [pc, #44]	; (8006968 <HAL_TIMEx_ConfigBreakDeadTime+0x54>)
 800693a:	4003      	ands	r3, r0
 800693c:	6808      	ldr	r0, [r1, #0]
 800693e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006940:	480a      	ldr	r0, [pc, #40]	; (800696c <HAL_TIMEx_ConfigBreakDeadTime+0x58>)
 8006942:	4003      	ands	r3, r0
 8006944:	6908      	ldr	r0, [r1, #16]
 8006946:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006948:	4809      	ldr	r0, [pc, #36]	; (8006970 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>)
 800694a:	4003      	ands	r3, r0
 800694c:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800694e:	69c9      	ldr	r1, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006950:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006952:	4808      	ldr	r0, [pc, #32]	; (8006974 <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 8006954:	4003      	ands	r3, r0

  __HAL_UNLOCK(htim);
 8006956:	2000      	movs	r0, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006958:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 800695a:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 800695c:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 800695e:	bd10      	pop	{r4, pc}
 8006960:	fffffcff 	.word	0xfffffcff
 8006964:	fffffbff 	.word	0xfffffbff
 8006968:	fffff7ff 	.word	0xfffff7ff
 800696c:	ffffefff 	.word	0xffffefff
 8006970:	ffffdfff 	.word	0xffffdfff
 8006974:	ffffbfff 	.word	0xffffbfff

08006978 <HAL_TIMEx_CommutCallback>:
 8006978:	4770      	bx	lr

0800697a <HAL_TIMEx_BreakCallback>:
 800697a:	4770      	bx	lr

0800697c <__errno>:
 800697c:	4b01      	ldr	r3, [pc, #4]	; (8006984 <__errno+0x8>)
 800697e:	6818      	ldr	r0, [r3, #0]
 8006980:	4770      	bx	lr
 8006982:	46c0      	nop			; (mov r8, r8)
 8006984:	20000024 	.word	0x20000024

08006988 <__libc_init_array>:
 8006988:	b570      	push	{r4, r5, r6, lr}
 800698a:	2600      	movs	r6, #0
 800698c:	4d0c      	ldr	r5, [pc, #48]	; (80069c0 <__libc_init_array+0x38>)
 800698e:	4c0d      	ldr	r4, [pc, #52]	; (80069c4 <__libc_init_array+0x3c>)
 8006990:	1b64      	subs	r4, r4, r5
 8006992:	10a4      	asrs	r4, r4, #2
 8006994:	42a6      	cmp	r6, r4
 8006996:	d109      	bne.n	80069ac <__libc_init_array+0x24>
 8006998:	2600      	movs	r6, #0
 800699a:	f002 ffbd 	bl	8009918 <_init>
 800699e:	4d0a      	ldr	r5, [pc, #40]	; (80069c8 <__libc_init_array+0x40>)
 80069a0:	4c0a      	ldr	r4, [pc, #40]	; (80069cc <__libc_init_array+0x44>)
 80069a2:	1b64      	subs	r4, r4, r5
 80069a4:	10a4      	asrs	r4, r4, #2
 80069a6:	42a6      	cmp	r6, r4
 80069a8:	d105      	bne.n	80069b6 <__libc_init_array+0x2e>
 80069aa:	bd70      	pop	{r4, r5, r6, pc}
 80069ac:	00b3      	lsls	r3, r6, #2
 80069ae:	58eb      	ldr	r3, [r5, r3]
 80069b0:	4798      	blx	r3
 80069b2:	3601      	adds	r6, #1
 80069b4:	e7ee      	b.n	8006994 <__libc_init_array+0xc>
 80069b6:	00b3      	lsls	r3, r6, #2
 80069b8:	58eb      	ldr	r3, [r5, r3]
 80069ba:	4798      	blx	r3
 80069bc:	3601      	adds	r6, #1
 80069be:	e7f2      	b.n	80069a6 <__libc_init_array+0x1e>
 80069c0:	0800c364 	.word	0x0800c364
 80069c4:	0800c364 	.word	0x0800c364
 80069c8:	0800c364 	.word	0x0800c364
 80069cc:	0800c368 	.word	0x0800c368

080069d0 <memcpy>:
 80069d0:	2300      	movs	r3, #0
 80069d2:	b510      	push	{r4, lr}
 80069d4:	429a      	cmp	r2, r3
 80069d6:	d100      	bne.n	80069da <memcpy+0xa>
 80069d8:	bd10      	pop	{r4, pc}
 80069da:	5ccc      	ldrb	r4, [r1, r3]
 80069dc:	54c4      	strb	r4, [r0, r3]
 80069de:	3301      	adds	r3, #1
 80069e0:	e7f8      	b.n	80069d4 <memcpy+0x4>

080069e2 <memset>:
 80069e2:	0003      	movs	r3, r0
 80069e4:	1882      	adds	r2, r0, r2
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d100      	bne.n	80069ec <memset+0xa>
 80069ea:	4770      	bx	lr
 80069ec:	7019      	strb	r1, [r3, #0]
 80069ee:	3301      	adds	r3, #1
 80069f0:	e7f9      	b.n	80069e6 <memset+0x4>

080069f2 <__cvt>:
 80069f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069f4:	001e      	movs	r6, r3
 80069f6:	2300      	movs	r3, #0
 80069f8:	0014      	movs	r4, r2
 80069fa:	b08b      	sub	sp, #44	; 0x2c
 80069fc:	429e      	cmp	r6, r3
 80069fe:	da04      	bge.n	8006a0a <__cvt+0x18>
 8006a00:	2180      	movs	r1, #128	; 0x80
 8006a02:	0609      	lsls	r1, r1, #24
 8006a04:	1873      	adds	r3, r6, r1
 8006a06:	001e      	movs	r6, r3
 8006a08:	232d      	movs	r3, #45	; 0x2d
 8006a0a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a0c:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006a0e:	7013      	strb	r3, [r2, #0]
 8006a10:	2320      	movs	r3, #32
 8006a12:	2203      	movs	r2, #3
 8006a14:	439f      	bics	r7, r3
 8006a16:	2f46      	cmp	r7, #70	; 0x46
 8006a18:	d007      	beq.n	8006a2a <__cvt+0x38>
 8006a1a:	003b      	movs	r3, r7
 8006a1c:	3b45      	subs	r3, #69	; 0x45
 8006a1e:	4259      	negs	r1, r3
 8006a20:	414b      	adcs	r3, r1
 8006a22:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006a24:	3a01      	subs	r2, #1
 8006a26:	18cb      	adds	r3, r1, r3
 8006a28:	9310      	str	r3, [sp, #64]	; 0x40
 8006a2a:	ab09      	add	r3, sp, #36	; 0x24
 8006a2c:	9304      	str	r3, [sp, #16]
 8006a2e:	ab08      	add	r3, sp, #32
 8006a30:	9303      	str	r3, [sp, #12]
 8006a32:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006a34:	9200      	str	r2, [sp, #0]
 8006a36:	9302      	str	r3, [sp, #8]
 8006a38:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006a3a:	0022      	movs	r2, r4
 8006a3c:	9301      	str	r3, [sp, #4]
 8006a3e:	0033      	movs	r3, r6
 8006a40:	f000 fcf2 	bl	8007428 <_dtoa_r>
 8006a44:	0005      	movs	r5, r0
 8006a46:	2f47      	cmp	r7, #71	; 0x47
 8006a48:	d102      	bne.n	8006a50 <__cvt+0x5e>
 8006a4a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a4c:	07db      	lsls	r3, r3, #31
 8006a4e:	d528      	bpl.n	8006aa2 <__cvt+0xb0>
 8006a50:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006a52:	18eb      	adds	r3, r5, r3
 8006a54:	9307      	str	r3, [sp, #28]
 8006a56:	2f46      	cmp	r7, #70	; 0x46
 8006a58:	d114      	bne.n	8006a84 <__cvt+0x92>
 8006a5a:	782b      	ldrb	r3, [r5, #0]
 8006a5c:	2b30      	cmp	r3, #48	; 0x30
 8006a5e:	d10c      	bne.n	8006a7a <__cvt+0x88>
 8006a60:	2200      	movs	r2, #0
 8006a62:	2300      	movs	r3, #0
 8006a64:	0020      	movs	r0, r4
 8006a66:	0031      	movs	r1, r6
 8006a68:	f7f9 fcfc 	bl	8000464 <__aeabi_dcmpeq>
 8006a6c:	2800      	cmp	r0, #0
 8006a6e:	d104      	bne.n	8006a7a <__cvt+0x88>
 8006a70:	2301      	movs	r3, #1
 8006a72:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006a74:	1a9b      	subs	r3, r3, r2
 8006a76:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006a78:	6013      	str	r3, [r2, #0]
 8006a7a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006a7c:	9a07      	ldr	r2, [sp, #28]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	18d3      	adds	r3, r2, r3
 8006a82:	9307      	str	r3, [sp, #28]
 8006a84:	2200      	movs	r2, #0
 8006a86:	2300      	movs	r3, #0
 8006a88:	0020      	movs	r0, r4
 8006a8a:	0031      	movs	r1, r6
 8006a8c:	f7f9 fcea 	bl	8000464 <__aeabi_dcmpeq>
 8006a90:	2800      	cmp	r0, #0
 8006a92:	d001      	beq.n	8006a98 <__cvt+0xa6>
 8006a94:	9b07      	ldr	r3, [sp, #28]
 8006a96:	9309      	str	r3, [sp, #36]	; 0x24
 8006a98:	2230      	movs	r2, #48	; 0x30
 8006a9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a9c:	9907      	ldr	r1, [sp, #28]
 8006a9e:	428b      	cmp	r3, r1
 8006aa0:	d306      	bcc.n	8006ab0 <__cvt+0xbe>
 8006aa2:	0028      	movs	r0, r5
 8006aa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006aa6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006aa8:	1b5b      	subs	r3, r3, r5
 8006aaa:	6013      	str	r3, [r2, #0]
 8006aac:	b00b      	add	sp, #44	; 0x2c
 8006aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ab0:	1c59      	adds	r1, r3, #1
 8006ab2:	9109      	str	r1, [sp, #36]	; 0x24
 8006ab4:	701a      	strb	r2, [r3, #0]
 8006ab6:	e7f0      	b.n	8006a9a <__cvt+0xa8>

08006ab8 <__exponent>:
 8006ab8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006aba:	1c83      	adds	r3, r0, #2
 8006abc:	b087      	sub	sp, #28
 8006abe:	9303      	str	r3, [sp, #12]
 8006ac0:	0005      	movs	r5, r0
 8006ac2:	000c      	movs	r4, r1
 8006ac4:	232b      	movs	r3, #43	; 0x2b
 8006ac6:	7002      	strb	r2, [r0, #0]
 8006ac8:	2900      	cmp	r1, #0
 8006aca:	da01      	bge.n	8006ad0 <__exponent+0x18>
 8006acc:	424c      	negs	r4, r1
 8006ace:	3302      	adds	r3, #2
 8006ad0:	706b      	strb	r3, [r5, #1]
 8006ad2:	2c09      	cmp	r4, #9
 8006ad4:	dd31      	ble.n	8006b3a <__exponent+0x82>
 8006ad6:	270a      	movs	r7, #10
 8006ad8:	ab04      	add	r3, sp, #16
 8006ada:	1dde      	adds	r6, r3, #7
 8006adc:	0020      	movs	r0, r4
 8006ade:	0039      	movs	r1, r7
 8006ae0:	9601      	str	r6, [sp, #4]
 8006ae2:	f7f9 fc9d 	bl	8000420 <__aeabi_idivmod>
 8006ae6:	3e01      	subs	r6, #1
 8006ae8:	3130      	adds	r1, #48	; 0x30
 8006aea:	0020      	movs	r0, r4
 8006aec:	7031      	strb	r1, [r6, #0]
 8006aee:	0039      	movs	r1, r7
 8006af0:	9402      	str	r4, [sp, #8]
 8006af2:	f7f9 fbaf 	bl	8000254 <__divsi3>
 8006af6:	9b02      	ldr	r3, [sp, #8]
 8006af8:	0004      	movs	r4, r0
 8006afa:	2b63      	cmp	r3, #99	; 0x63
 8006afc:	dcee      	bgt.n	8006adc <__exponent+0x24>
 8006afe:	9b01      	ldr	r3, [sp, #4]
 8006b00:	3430      	adds	r4, #48	; 0x30
 8006b02:	1e9a      	subs	r2, r3, #2
 8006b04:	0013      	movs	r3, r2
 8006b06:	9903      	ldr	r1, [sp, #12]
 8006b08:	7014      	strb	r4, [r2, #0]
 8006b0a:	a804      	add	r0, sp, #16
 8006b0c:	3007      	adds	r0, #7
 8006b0e:	4298      	cmp	r0, r3
 8006b10:	d80e      	bhi.n	8006b30 <__exponent+0x78>
 8006b12:	ab04      	add	r3, sp, #16
 8006b14:	3307      	adds	r3, #7
 8006b16:	2000      	movs	r0, #0
 8006b18:	429a      	cmp	r2, r3
 8006b1a:	d804      	bhi.n	8006b26 <__exponent+0x6e>
 8006b1c:	ab04      	add	r3, sp, #16
 8006b1e:	3009      	adds	r0, #9
 8006b20:	18c0      	adds	r0, r0, r3
 8006b22:	9b01      	ldr	r3, [sp, #4]
 8006b24:	1ac0      	subs	r0, r0, r3
 8006b26:	9b03      	ldr	r3, [sp, #12]
 8006b28:	1818      	adds	r0, r3, r0
 8006b2a:	1b40      	subs	r0, r0, r5
 8006b2c:	b007      	add	sp, #28
 8006b2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b30:	7818      	ldrb	r0, [r3, #0]
 8006b32:	3301      	adds	r3, #1
 8006b34:	7008      	strb	r0, [r1, #0]
 8006b36:	3101      	adds	r1, #1
 8006b38:	e7e7      	b.n	8006b0a <__exponent+0x52>
 8006b3a:	2330      	movs	r3, #48	; 0x30
 8006b3c:	18e4      	adds	r4, r4, r3
 8006b3e:	70ab      	strb	r3, [r5, #2]
 8006b40:	1d28      	adds	r0, r5, #4
 8006b42:	70ec      	strb	r4, [r5, #3]
 8006b44:	e7f1      	b.n	8006b2a <__exponent+0x72>
	...

08006b48 <_printf_float>:
 8006b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b4a:	b095      	sub	sp, #84	; 0x54
 8006b4c:	000c      	movs	r4, r1
 8006b4e:	9209      	str	r2, [sp, #36]	; 0x24
 8006b50:	001e      	movs	r6, r3
 8006b52:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8006b54:	0007      	movs	r7, r0
 8006b56:	f001 fa81 	bl	800805c <_localeconv_r>
 8006b5a:	6803      	ldr	r3, [r0, #0]
 8006b5c:	0018      	movs	r0, r3
 8006b5e:	930c      	str	r3, [sp, #48]	; 0x30
 8006b60:	f7f9 fad2 	bl	8000108 <strlen>
 8006b64:	2300      	movs	r3, #0
 8006b66:	9312      	str	r3, [sp, #72]	; 0x48
 8006b68:	7e23      	ldrb	r3, [r4, #24]
 8006b6a:	2207      	movs	r2, #7
 8006b6c:	930a      	str	r3, [sp, #40]	; 0x28
 8006b6e:	6823      	ldr	r3, [r4, #0]
 8006b70:	900e      	str	r0, [sp, #56]	; 0x38
 8006b72:	930d      	str	r3, [sp, #52]	; 0x34
 8006b74:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006b76:	682b      	ldr	r3, [r5, #0]
 8006b78:	05c9      	lsls	r1, r1, #23
 8006b7a:	d547      	bpl.n	8006c0c <_printf_float+0xc4>
 8006b7c:	189b      	adds	r3, r3, r2
 8006b7e:	4393      	bics	r3, r2
 8006b80:	001a      	movs	r2, r3
 8006b82:	3208      	adds	r2, #8
 8006b84:	602a      	str	r2, [r5, #0]
 8006b86:	681a      	ldr	r2, [r3, #0]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	64a2      	str	r2, [r4, #72]	; 0x48
 8006b8c:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006b8e:	2201      	movs	r2, #1
 8006b90:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006b92:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8006b94:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b96:	006b      	lsls	r3, r5, #1
 8006b98:	085b      	lsrs	r3, r3, #1
 8006b9a:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b9c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006b9e:	4ba7      	ldr	r3, [pc, #668]	; (8006e3c <_printf_float+0x2f4>)
 8006ba0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006ba2:	4252      	negs	r2, r2
 8006ba4:	f7fc f922 	bl	8002dec <__aeabi_dcmpun>
 8006ba8:	2800      	cmp	r0, #0
 8006baa:	d131      	bne.n	8006c10 <_printf_float+0xc8>
 8006bac:	2201      	movs	r2, #1
 8006bae:	4ba3      	ldr	r3, [pc, #652]	; (8006e3c <_printf_float+0x2f4>)
 8006bb0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006bb2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006bb4:	4252      	negs	r2, r2
 8006bb6:	f7f9 fc65 	bl	8000484 <__aeabi_dcmple>
 8006bba:	2800      	cmp	r0, #0
 8006bbc:	d128      	bne.n	8006c10 <_printf_float+0xc8>
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	0029      	movs	r1, r5
 8006bc4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006bc6:	f7f9 fc53 	bl	8000470 <__aeabi_dcmplt>
 8006bca:	2800      	cmp	r0, #0
 8006bcc:	d003      	beq.n	8006bd6 <_printf_float+0x8e>
 8006bce:	0023      	movs	r3, r4
 8006bd0:	222d      	movs	r2, #45	; 0x2d
 8006bd2:	3343      	adds	r3, #67	; 0x43
 8006bd4:	701a      	strb	r2, [r3, #0]
 8006bd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bd8:	4d99      	ldr	r5, [pc, #612]	; (8006e40 <_printf_float+0x2f8>)
 8006bda:	2b47      	cmp	r3, #71	; 0x47
 8006bdc:	d900      	bls.n	8006be0 <_printf_float+0x98>
 8006bde:	4d99      	ldr	r5, [pc, #612]	; (8006e44 <_printf_float+0x2fc>)
 8006be0:	2303      	movs	r3, #3
 8006be2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006be4:	6123      	str	r3, [r4, #16]
 8006be6:	3301      	adds	r3, #1
 8006be8:	439a      	bics	r2, r3
 8006bea:	2300      	movs	r3, #0
 8006bec:	6022      	str	r2, [r4, #0]
 8006bee:	930b      	str	r3, [sp, #44]	; 0x2c
 8006bf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bf2:	0021      	movs	r1, r4
 8006bf4:	0038      	movs	r0, r7
 8006bf6:	9600      	str	r6, [sp, #0]
 8006bf8:	aa13      	add	r2, sp, #76	; 0x4c
 8006bfa:	f000 f9e7 	bl	8006fcc <_printf_common>
 8006bfe:	1c43      	adds	r3, r0, #1
 8006c00:	d000      	beq.n	8006c04 <_printf_float+0xbc>
 8006c02:	e0a2      	b.n	8006d4a <_printf_float+0x202>
 8006c04:	2001      	movs	r0, #1
 8006c06:	4240      	negs	r0, r0
 8006c08:	b015      	add	sp, #84	; 0x54
 8006c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c0c:	3307      	adds	r3, #7
 8006c0e:	e7b6      	b.n	8006b7e <_printf_float+0x36>
 8006c10:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006c12:	002b      	movs	r3, r5
 8006c14:	0010      	movs	r0, r2
 8006c16:	0029      	movs	r1, r5
 8006c18:	f7fc f8e8 	bl	8002dec <__aeabi_dcmpun>
 8006c1c:	2800      	cmp	r0, #0
 8006c1e:	d00b      	beq.n	8006c38 <_printf_float+0xf0>
 8006c20:	2d00      	cmp	r5, #0
 8006c22:	da03      	bge.n	8006c2c <_printf_float+0xe4>
 8006c24:	0023      	movs	r3, r4
 8006c26:	222d      	movs	r2, #45	; 0x2d
 8006c28:	3343      	adds	r3, #67	; 0x43
 8006c2a:	701a      	strb	r2, [r3, #0]
 8006c2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c2e:	4d86      	ldr	r5, [pc, #536]	; (8006e48 <_printf_float+0x300>)
 8006c30:	2b47      	cmp	r3, #71	; 0x47
 8006c32:	d9d5      	bls.n	8006be0 <_printf_float+0x98>
 8006c34:	4d85      	ldr	r5, [pc, #532]	; (8006e4c <_printf_float+0x304>)
 8006c36:	e7d3      	b.n	8006be0 <_printf_float+0x98>
 8006c38:	2220      	movs	r2, #32
 8006c3a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006c3c:	6863      	ldr	r3, [r4, #4]
 8006c3e:	4391      	bics	r1, r2
 8006c40:	910f      	str	r1, [sp, #60]	; 0x3c
 8006c42:	1c5a      	adds	r2, r3, #1
 8006c44:	d149      	bne.n	8006cda <_printf_float+0x192>
 8006c46:	3307      	adds	r3, #7
 8006c48:	6063      	str	r3, [r4, #4]
 8006c4a:	2380      	movs	r3, #128	; 0x80
 8006c4c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006c4e:	00db      	lsls	r3, r3, #3
 8006c50:	4313      	orrs	r3, r2
 8006c52:	2200      	movs	r2, #0
 8006c54:	9206      	str	r2, [sp, #24]
 8006c56:	aa12      	add	r2, sp, #72	; 0x48
 8006c58:	9205      	str	r2, [sp, #20]
 8006c5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c5c:	a908      	add	r1, sp, #32
 8006c5e:	9204      	str	r2, [sp, #16]
 8006c60:	aa11      	add	r2, sp, #68	; 0x44
 8006c62:	9203      	str	r2, [sp, #12]
 8006c64:	2223      	movs	r2, #35	; 0x23
 8006c66:	6023      	str	r3, [r4, #0]
 8006c68:	9301      	str	r3, [sp, #4]
 8006c6a:	6863      	ldr	r3, [r4, #4]
 8006c6c:	1852      	adds	r2, r2, r1
 8006c6e:	9202      	str	r2, [sp, #8]
 8006c70:	9300      	str	r3, [sp, #0]
 8006c72:	0038      	movs	r0, r7
 8006c74:	002b      	movs	r3, r5
 8006c76:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006c78:	f7ff febb 	bl	80069f2 <__cvt>
 8006c7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c7e:	0005      	movs	r5, r0
 8006c80:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006c82:	2b47      	cmp	r3, #71	; 0x47
 8006c84:	d108      	bne.n	8006c98 <_printf_float+0x150>
 8006c86:	1ccb      	adds	r3, r1, #3
 8006c88:	db02      	blt.n	8006c90 <_printf_float+0x148>
 8006c8a:	6863      	ldr	r3, [r4, #4]
 8006c8c:	4299      	cmp	r1, r3
 8006c8e:	dd48      	ble.n	8006d22 <_printf_float+0x1da>
 8006c90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c92:	3b02      	subs	r3, #2
 8006c94:	b2db      	uxtb	r3, r3
 8006c96:	930a      	str	r3, [sp, #40]	; 0x28
 8006c98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c9a:	2b65      	cmp	r3, #101	; 0x65
 8006c9c:	d824      	bhi.n	8006ce8 <_printf_float+0x1a0>
 8006c9e:	0020      	movs	r0, r4
 8006ca0:	001a      	movs	r2, r3
 8006ca2:	3901      	subs	r1, #1
 8006ca4:	3050      	adds	r0, #80	; 0x50
 8006ca6:	9111      	str	r1, [sp, #68]	; 0x44
 8006ca8:	f7ff ff06 	bl	8006ab8 <__exponent>
 8006cac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006cae:	900b      	str	r0, [sp, #44]	; 0x2c
 8006cb0:	1813      	adds	r3, r2, r0
 8006cb2:	6123      	str	r3, [r4, #16]
 8006cb4:	2a01      	cmp	r2, #1
 8006cb6:	dc02      	bgt.n	8006cbe <_printf_float+0x176>
 8006cb8:	6822      	ldr	r2, [r4, #0]
 8006cba:	07d2      	lsls	r2, r2, #31
 8006cbc:	d501      	bpl.n	8006cc2 <_printf_float+0x17a>
 8006cbe:	3301      	adds	r3, #1
 8006cc0:	6123      	str	r3, [r4, #16]
 8006cc2:	2323      	movs	r3, #35	; 0x23
 8006cc4:	aa08      	add	r2, sp, #32
 8006cc6:	189b      	adds	r3, r3, r2
 8006cc8:	781b      	ldrb	r3, [r3, #0]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d100      	bne.n	8006cd0 <_printf_float+0x188>
 8006cce:	e78f      	b.n	8006bf0 <_printf_float+0xa8>
 8006cd0:	0023      	movs	r3, r4
 8006cd2:	222d      	movs	r2, #45	; 0x2d
 8006cd4:	3343      	adds	r3, #67	; 0x43
 8006cd6:	701a      	strb	r2, [r3, #0]
 8006cd8:	e78a      	b.n	8006bf0 <_printf_float+0xa8>
 8006cda:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006cdc:	2a47      	cmp	r2, #71	; 0x47
 8006cde:	d1b4      	bne.n	8006c4a <_printf_float+0x102>
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d1b2      	bne.n	8006c4a <_printf_float+0x102>
 8006ce4:	3301      	adds	r3, #1
 8006ce6:	e7af      	b.n	8006c48 <_printf_float+0x100>
 8006ce8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cea:	2b66      	cmp	r3, #102	; 0x66
 8006cec:	d11b      	bne.n	8006d26 <_printf_float+0x1de>
 8006cee:	6863      	ldr	r3, [r4, #4]
 8006cf0:	2900      	cmp	r1, #0
 8006cf2:	dd0d      	ble.n	8006d10 <_printf_float+0x1c8>
 8006cf4:	6121      	str	r1, [r4, #16]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d102      	bne.n	8006d00 <_printf_float+0x1b8>
 8006cfa:	6822      	ldr	r2, [r4, #0]
 8006cfc:	07d2      	lsls	r2, r2, #31
 8006cfe:	d502      	bpl.n	8006d06 <_printf_float+0x1be>
 8006d00:	3301      	adds	r3, #1
 8006d02:	1859      	adds	r1, r3, r1
 8006d04:	6121      	str	r1, [r4, #16]
 8006d06:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d08:	65a3      	str	r3, [r4, #88]	; 0x58
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d0e:	e7d8      	b.n	8006cc2 <_printf_float+0x17a>
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d103      	bne.n	8006d1c <_printf_float+0x1d4>
 8006d14:	2201      	movs	r2, #1
 8006d16:	6821      	ldr	r1, [r4, #0]
 8006d18:	4211      	tst	r1, r2
 8006d1a:	d000      	beq.n	8006d1e <_printf_float+0x1d6>
 8006d1c:	1c9a      	adds	r2, r3, #2
 8006d1e:	6122      	str	r2, [r4, #16]
 8006d20:	e7f1      	b.n	8006d06 <_printf_float+0x1be>
 8006d22:	2367      	movs	r3, #103	; 0x67
 8006d24:	930a      	str	r3, [sp, #40]	; 0x28
 8006d26:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d28:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	db06      	blt.n	8006d3c <_printf_float+0x1f4>
 8006d2e:	6822      	ldr	r2, [r4, #0]
 8006d30:	6123      	str	r3, [r4, #16]
 8006d32:	07d2      	lsls	r2, r2, #31
 8006d34:	d5e7      	bpl.n	8006d06 <_printf_float+0x1be>
 8006d36:	3301      	adds	r3, #1
 8006d38:	6123      	str	r3, [r4, #16]
 8006d3a:	e7e4      	b.n	8006d06 <_printf_float+0x1be>
 8006d3c:	2101      	movs	r1, #1
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	dc01      	bgt.n	8006d46 <_printf_float+0x1fe>
 8006d42:	1849      	adds	r1, r1, r1
 8006d44:	1ac9      	subs	r1, r1, r3
 8006d46:	1852      	adds	r2, r2, r1
 8006d48:	e7e9      	b.n	8006d1e <_printf_float+0x1d6>
 8006d4a:	6822      	ldr	r2, [r4, #0]
 8006d4c:	0553      	lsls	r3, r2, #21
 8006d4e:	d407      	bmi.n	8006d60 <_printf_float+0x218>
 8006d50:	6923      	ldr	r3, [r4, #16]
 8006d52:	002a      	movs	r2, r5
 8006d54:	0038      	movs	r0, r7
 8006d56:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d58:	47b0      	blx	r6
 8006d5a:	1c43      	adds	r3, r0, #1
 8006d5c:	d128      	bne.n	8006db0 <_printf_float+0x268>
 8006d5e:	e751      	b.n	8006c04 <_printf_float+0xbc>
 8006d60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d62:	2b65      	cmp	r3, #101	; 0x65
 8006d64:	d800      	bhi.n	8006d68 <_printf_float+0x220>
 8006d66:	e0e1      	b.n	8006f2c <_printf_float+0x3e4>
 8006d68:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006d6a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	2300      	movs	r3, #0
 8006d70:	f7f9 fb78 	bl	8000464 <__aeabi_dcmpeq>
 8006d74:	2800      	cmp	r0, #0
 8006d76:	d031      	beq.n	8006ddc <_printf_float+0x294>
 8006d78:	2301      	movs	r3, #1
 8006d7a:	0038      	movs	r0, r7
 8006d7c:	4a34      	ldr	r2, [pc, #208]	; (8006e50 <_printf_float+0x308>)
 8006d7e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d80:	47b0      	blx	r6
 8006d82:	1c43      	adds	r3, r0, #1
 8006d84:	d100      	bne.n	8006d88 <_printf_float+0x240>
 8006d86:	e73d      	b.n	8006c04 <_printf_float+0xbc>
 8006d88:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d8a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	db02      	blt.n	8006d96 <_printf_float+0x24e>
 8006d90:	6823      	ldr	r3, [r4, #0]
 8006d92:	07db      	lsls	r3, r3, #31
 8006d94:	d50c      	bpl.n	8006db0 <_printf_float+0x268>
 8006d96:	0038      	movs	r0, r7
 8006d98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d9e:	47b0      	blx	r6
 8006da0:	2500      	movs	r5, #0
 8006da2:	1c43      	adds	r3, r0, #1
 8006da4:	d100      	bne.n	8006da8 <_printf_float+0x260>
 8006da6:	e72d      	b.n	8006c04 <_printf_float+0xbc>
 8006da8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006daa:	3b01      	subs	r3, #1
 8006dac:	42ab      	cmp	r3, r5
 8006dae:	dc0a      	bgt.n	8006dc6 <_printf_float+0x27e>
 8006db0:	6823      	ldr	r3, [r4, #0]
 8006db2:	079b      	lsls	r3, r3, #30
 8006db4:	d500      	bpl.n	8006db8 <_printf_float+0x270>
 8006db6:	e106      	b.n	8006fc6 <_printf_float+0x47e>
 8006db8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006dba:	68e0      	ldr	r0, [r4, #12]
 8006dbc:	4298      	cmp	r0, r3
 8006dbe:	db00      	blt.n	8006dc2 <_printf_float+0x27a>
 8006dc0:	e722      	b.n	8006c08 <_printf_float+0xc0>
 8006dc2:	0018      	movs	r0, r3
 8006dc4:	e720      	b.n	8006c08 <_printf_float+0xc0>
 8006dc6:	0022      	movs	r2, r4
 8006dc8:	2301      	movs	r3, #1
 8006dca:	0038      	movs	r0, r7
 8006dcc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006dce:	321a      	adds	r2, #26
 8006dd0:	47b0      	blx	r6
 8006dd2:	1c43      	adds	r3, r0, #1
 8006dd4:	d100      	bne.n	8006dd8 <_printf_float+0x290>
 8006dd6:	e715      	b.n	8006c04 <_printf_float+0xbc>
 8006dd8:	3501      	adds	r5, #1
 8006dda:	e7e5      	b.n	8006da8 <_printf_float+0x260>
 8006ddc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	dc38      	bgt.n	8006e54 <_printf_float+0x30c>
 8006de2:	2301      	movs	r3, #1
 8006de4:	0038      	movs	r0, r7
 8006de6:	4a1a      	ldr	r2, [pc, #104]	; (8006e50 <_printf_float+0x308>)
 8006de8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006dea:	47b0      	blx	r6
 8006dec:	1c43      	adds	r3, r0, #1
 8006dee:	d100      	bne.n	8006df2 <_printf_float+0x2aa>
 8006df0:	e708      	b.n	8006c04 <_printf_float+0xbc>
 8006df2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006df4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006df6:	4313      	orrs	r3, r2
 8006df8:	d102      	bne.n	8006e00 <_printf_float+0x2b8>
 8006dfa:	6823      	ldr	r3, [r4, #0]
 8006dfc:	07db      	lsls	r3, r3, #31
 8006dfe:	d5d7      	bpl.n	8006db0 <_printf_float+0x268>
 8006e00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e02:	0038      	movs	r0, r7
 8006e04:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006e06:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e08:	47b0      	blx	r6
 8006e0a:	1c43      	adds	r3, r0, #1
 8006e0c:	d100      	bne.n	8006e10 <_printf_float+0x2c8>
 8006e0e:	e6f9      	b.n	8006c04 <_printf_float+0xbc>
 8006e10:	2300      	movs	r3, #0
 8006e12:	930a      	str	r3, [sp, #40]	; 0x28
 8006e14:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e18:	425b      	negs	r3, r3
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	dc01      	bgt.n	8006e22 <_printf_float+0x2da>
 8006e1e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006e20:	e797      	b.n	8006d52 <_printf_float+0x20a>
 8006e22:	0022      	movs	r2, r4
 8006e24:	2301      	movs	r3, #1
 8006e26:	0038      	movs	r0, r7
 8006e28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e2a:	321a      	adds	r2, #26
 8006e2c:	47b0      	blx	r6
 8006e2e:	1c43      	adds	r3, r0, #1
 8006e30:	d100      	bne.n	8006e34 <_printf_float+0x2ec>
 8006e32:	e6e7      	b.n	8006c04 <_printf_float+0xbc>
 8006e34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e36:	3301      	adds	r3, #1
 8006e38:	e7eb      	b.n	8006e12 <_printf_float+0x2ca>
 8006e3a:	46c0      	nop			; (mov r8, r8)
 8006e3c:	7fefffff 	.word	0x7fefffff
 8006e40:	0800bf90 	.word	0x0800bf90
 8006e44:	0800bf94 	.word	0x0800bf94
 8006e48:	0800bf98 	.word	0x0800bf98
 8006e4c:	0800bf9c 	.word	0x0800bf9c
 8006e50:	0800ba0e 	.word	0x0800ba0e
 8006e54:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e56:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e58:	920a      	str	r2, [sp, #40]	; 0x28
 8006e5a:	429a      	cmp	r2, r3
 8006e5c:	dd00      	ble.n	8006e60 <_printf_float+0x318>
 8006e5e:	930a      	str	r3, [sp, #40]	; 0x28
 8006e60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	dc3c      	bgt.n	8006ee0 <_printf_float+0x398>
 8006e66:	2300      	movs	r3, #0
 8006e68:	930d      	str	r3, [sp, #52]	; 0x34
 8006e6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e6c:	43db      	mvns	r3, r3
 8006e6e:	17db      	asrs	r3, r3, #31
 8006e70:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e72:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e74:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006e76:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e7a:	4013      	ands	r3, r2
 8006e7c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006e7e:	1ad3      	subs	r3, r2, r3
 8006e80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e82:	4293      	cmp	r3, r2
 8006e84:	dc34      	bgt.n	8006ef0 <_printf_float+0x3a8>
 8006e86:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e88:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	db3d      	blt.n	8006f0a <_printf_float+0x3c2>
 8006e8e:	6823      	ldr	r3, [r4, #0]
 8006e90:	07db      	lsls	r3, r3, #31
 8006e92:	d43a      	bmi.n	8006f0a <_printf_float+0x3c2>
 8006e94:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e98:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006e9a:	1ad3      	subs	r3, r2, r3
 8006e9c:	1a52      	subs	r2, r2, r1
 8006e9e:	920a      	str	r2, [sp, #40]	; 0x28
 8006ea0:	429a      	cmp	r2, r3
 8006ea2:	dd00      	ble.n	8006ea6 <_printf_float+0x35e>
 8006ea4:	930a      	str	r3, [sp, #40]	; 0x28
 8006ea6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	dc36      	bgt.n	8006f1a <_printf_float+0x3d2>
 8006eac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006eae:	2500      	movs	r5, #0
 8006eb0:	43db      	mvns	r3, r3
 8006eb2:	17db      	asrs	r3, r3, #31
 8006eb4:	930b      	str	r3, [sp, #44]	; 0x2c
 8006eb6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006eb8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006eba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006ebc:	1a9b      	subs	r3, r3, r2
 8006ebe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ec0:	400a      	ands	r2, r1
 8006ec2:	1a9b      	subs	r3, r3, r2
 8006ec4:	42ab      	cmp	r3, r5
 8006ec6:	dc00      	bgt.n	8006eca <_printf_float+0x382>
 8006ec8:	e772      	b.n	8006db0 <_printf_float+0x268>
 8006eca:	0022      	movs	r2, r4
 8006ecc:	2301      	movs	r3, #1
 8006ece:	0038      	movs	r0, r7
 8006ed0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ed2:	321a      	adds	r2, #26
 8006ed4:	47b0      	blx	r6
 8006ed6:	1c43      	adds	r3, r0, #1
 8006ed8:	d100      	bne.n	8006edc <_printf_float+0x394>
 8006eda:	e693      	b.n	8006c04 <_printf_float+0xbc>
 8006edc:	3501      	adds	r5, #1
 8006ede:	e7ea      	b.n	8006eb6 <_printf_float+0x36e>
 8006ee0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ee2:	002a      	movs	r2, r5
 8006ee4:	0038      	movs	r0, r7
 8006ee6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ee8:	47b0      	blx	r6
 8006eea:	1c43      	adds	r3, r0, #1
 8006eec:	d1bb      	bne.n	8006e66 <_printf_float+0x31e>
 8006eee:	e689      	b.n	8006c04 <_printf_float+0xbc>
 8006ef0:	0022      	movs	r2, r4
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	0038      	movs	r0, r7
 8006ef6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ef8:	321a      	adds	r2, #26
 8006efa:	47b0      	blx	r6
 8006efc:	1c43      	adds	r3, r0, #1
 8006efe:	d100      	bne.n	8006f02 <_printf_float+0x3ba>
 8006f00:	e680      	b.n	8006c04 <_printf_float+0xbc>
 8006f02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f04:	3301      	adds	r3, #1
 8006f06:	930d      	str	r3, [sp, #52]	; 0x34
 8006f08:	e7b3      	b.n	8006e72 <_printf_float+0x32a>
 8006f0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f0c:	0038      	movs	r0, r7
 8006f0e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f10:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f12:	47b0      	blx	r6
 8006f14:	1c43      	adds	r3, r0, #1
 8006f16:	d1bd      	bne.n	8006e94 <_printf_float+0x34c>
 8006f18:	e674      	b.n	8006c04 <_printf_float+0xbc>
 8006f1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f1c:	0038      	movs	r0, r7
 8006f1e:	18ea      	adds	r2, r5, r3
 8006f20:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f24:	47b0      	blx	r6
 8006f26:	1c43      	adds	r3, r0, #1
 8006f28:	d1c0      	bne.n	8006eac <_printf_float+0x364>
 8006f2a:	e66b      	b.n	8006c04 <_printf_float+0xbc>
 8006f2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f2e:	2b01      	cmp	r3, #1
 8006f30:	dc02      	bgt.n	8006f38 <_printf_float+0x3f0>
 8006f32:	2301      	movs	r3, #1
 8006f34:	421a      	tst	r2, r3
 8006f36:	d034      	beq.n	8006fa2 <_printf_float+0x45a>
 8006f38:	2301      	movs	r3, #1
 8006f3a:	002a      	movs	r2, r5
 8006f3c:	0038      	movs	r0, r7
 8006f3e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f40:	47b0      	blx	r6
 8006f42:	1c43      	adds	r3, r0, #1
 8006f44:	d100      	bne.n	8006f48 <_printf_float+0x400>
 8006f46:	e65d      	b.n	8006c04 <_printf_float+0xbc>
 8006f48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f4a:	0038      	movs	r0, r7
 8006f4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f4e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f50:	47b0      	blx	r6
 8006f52:	1c43      	adds	r3, r0, #1
 8006f54:	d100      	bne.n	8006f58 <_printf_float+0x410>
 8006f56:	e655      	b.n	8006c04 <_printf_float+0xbc>
 8006f58:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006f5a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	2300      	movs	r3, #0
 8006f60:	f7f9 fa80 	bl	8000464 <__aeabi_dcmpeq>
 8006f64:	2800      	cmp	r0, #0
 8006f66:	d11a      	bne.n	8006f9e <_printf_float+0x456>
 8006f68:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f6a:	1c6a      	adds	r2, r5, #1
 8006f6c:	3b01      	subs	r3, #1
 8006f6e:	0038      	movs	r0, r7
 8006f70:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f72:	47b0      	blx	r6
 8006f74:	1c43      	adds	r3, r0, #1
 8006f76:	d10e      	bne.n	8006f96 <_printf_float+0x44e>
 8006f78:	e644      	b.n	8006c04 <_printf_float+0xbc>
 8006f7a:	0022      	movs	r2, r4
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	0038      	movs	r0, r7
 8006f80:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f82:	321a      	adds	r2, #26
 8006f84:	47b0      	blx	r6
 8006f86:	1c43      	adds	r3, r0, #1
 8006f88:	d100      	bne.n	8006f8c <_printf_float+0x444>
 8006f8a:	e63b      	b.n	8006c04 <_printf_float+0xbc>
 8006f8c:	3501      	adds	r5, #1
 8006f8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f90:	3b01      	subs	r3, #1
 8006f92:	42ab      	cmp	r3, r5
 8006f94:	dcf1      	bgt.n	8006f7a <_printf_float+0x432>
 8006f96:	0022      	movs	r2, r4
 8006f98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f9a:	3250      	adds	r2, #80	; 0x50
 8006f9c:	e6da      	b.n	8006d54 <_printf_float+0x20c>
 8006f9e:	2500      	movs	r5, #0
 8006fa0:	e7f5      	b.n	8006f8e <_printf_float+0x446>
 8006fa2:	002a      	movs	r2, r5
 8006fa4:	e7e3      	b.n	8006f6e <_printf_float+0x426>
 8006fa6:	0022      	movs	r2, r4
 8006fa8:	2301      	movs	r3, #1
 8006faa:	0038      	movs	r0, r7
 8006fac:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006fae:	3219      	adds	r2, #25
 8006fb0:	47b0      	blx	r6
 8006fb2:	1c43      	adds	r3, r0, #1
 8006fb4:	d100      	bne.n	8006fb8 <_printf_float+0x470>
 8006fb6:	e625      	b.n	8006c04 <_printf_float+0xbc>
 8006fb8:	3501      	adds	r5, #1
 8006fba:	68e3      	ldr	r3, [r4, #12]
 8006fbc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006fbe:	1a9b      	subs	r3, r3, r2
 8006fc0:	42ab      	cmp	r3, r5
 8006fc2:	dcf0      	bgt.n	8006fa6 <_printf_float+0x45e>
 8006fc4:	e6f8      	b.n	8006db8 <_printf_float+0x270>
 8006fc6:	2500      	movs	r5, #0
 8006fc8:	e7f7      	b.n	8006fba <_printf_float+0x472>
 8006fca:	46c0      	nop			; (mov r8, r8)

08006fcc <_printf_common>:
 8006fcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006fce:	0015      	movs	r5, r2
 8006fd0:	9301      	str	r3, [sp, #4]
 8006fd2:	688a      	ldr	r2, [r1, #8]
 8006fd4:	690b      	ldr	r3, [r1, #16]
 8006fd6:	000c      	movs	r4, r1
 8006fd8:	9000      	str	r0, [sp, #0]
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	da00      	bge.n	8006fe0 <_printf_common+0x14>
 8006fde:	0013      	movs	r3, r2
 8006fe0:	0022      	movs	r2, r4
 8006fe2:	602b      	str	r3, [r5, #0]
 8006fe4:	3243      	adds	r2, #67	; 0x43
 8006fe6:	7812      	ldrb	r2, [r2, #0]
 8006fe8:	2a00      	cmp	r2, #0
 8006fea:	d001      	beq.n	8006ff0 <_printf_common+0x24>
 8006fec:	3301      	adds	r3, #1
 8006fee:	602b      	str	r3, [r5, #0]
 8006ff0:	6823      	ldr	r3, [r4, #0]
 8006ff2:	069b      	lsls	r3, r3, #26
 8006ff4:	d502      	bpl.n	8006ffc <_printf_common+0x30>
 8006ff6:	682b      	ldr	r3, [r5, #0]
 8006ff8:	3302      	adds	r3, #2
 8006ffa:	602b      	str	r3, [r5, #0]
 8006ffc:	6822      	ldr	r2, [r4, #0]
 8006ffe:	2306      	movs	r3, #6
 8007000:	0017      	movs	r7, r2
 8007002:	401f      	ands	r7, r3
 8007004:	421a      	tst	r2, r3
 8007006:	d027      	beq.n	8007058 <_printf_common+0x8c>
 8007008:	0023      	movs	r3, r4
 800700a:	3343      	adds	r3, #67	; 0x43
 800700c:	781b      	ldrb	r3, [r3, #0]
 800700e:	1e5a      	subs	r2, r3, #1
 8007010:	4193      	sbcs	r3, r2
 8007012:	6822      	ldr	r2, [r4, #0]
 8007014:	0692      	lsls	r2, r2, #26
 8007016:	d430      	bmi.n	800707a <_printf_common+0xae>
 8007018:	0022      	movs	r2, r4
 800701a:	9901      	ldr	r1, [sp, #4]
 800701c:	9800      	ldr	r0, [sp, #0]
 800701e:	9e08      	ldr	r6, [sp, #32]
 8007020:	3243      	adds	r2, #67	; 0x43
 8007022:	47b0      	blx	r6
 8007024:	1c43      	adds	r3, r0, #1
 8007026:	d025      	beq.n	8007074 <_printf_common+0xa8>
 8007028:	2306      	movs	r3, #6
 800702a:	6820      	ldr	r0, [r4, #0]
 800702c:	682a      	ldr	r2, [r5, #0]
 800702e:	68e1      	ldr	r1, [r4, #12]
 8007030:	2500      	movs	r5, #0
 8007032:	4003      	ands	r3, r0
 8007034:	2b04      	cmp	r3, #4
 8007036:	d103      	bne.n	8007040 <_printf_common+0x74>
 8007038:	1a8d      	subs	r5, r1, r2
 800703a:	43eb      	mvns	r3, r5
 800703c:	17db      	asrs	r3, r3, #31
 800703e:	401d      	ands	r5, r3
 8007040:	68a3      	ldr	r3, [r4, #8]
 8007042:	6922      	ldr	r2, [r4, #16]
 8007044:	4293      	cmp	r3, r2
 8007046:	dd01      	ble.n	800704c <_printf_common+0x80>
 8007048:	1a9b      	subs	r3, r3, r2
 800704a:	18ed      	adds	r5, r5, r3
 800704c:	2700      	movs	r7, #0
 800704e:	42bd      	cmp	r5, r7
 8007050:	d120      	bne.n	8007094 <_printf_common+0xc8>
 8007052:	2000      	movs	r0, #0
 8007054:	e010      	b.n	8007078 <_printf_common+0xac>
 8007056:	3701      	adds	r7, #1
 8007058:	68e3      	ldr	r3, [r4, #12]
 800705a:	682a      	ldr	r2, [r5, #0]
 800705c:	1a9b      	subs	r3, r3, r2
 800705e:	42bb      	cmp	r3, r7
 8007060:	ddd2      	ble.n	8007008 <_printf_common+0x3c>
 8007062:	0022      	movs	r2, r4
 8007064:	2301      	movs	r3, #1
 8007066:	9901      	ldr	r1, [sp, #4]
 8007068:	9800      	ldr	r0, [sp, #0]
 800706a:	9e08      	ldr	r6, [sp, #32]
 800706c:	3219      	adds	r2, #25
 800706e:	47b0      	blx	r6
 8007070:	1c43      	adds	r3, r0, #1
 8007072:	d1f0      	bne.n	8007056 <_printf_common+0x8a>
 8007074:	2001      	movs	r0, #1
 8007076:	4240      	negs	r0, r0
 8007078:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800707a:	2030      	movs	r0, #48	; 0x30
 800707c:	18e1      	adds	r1, r4, r3
 800707e:	3143      	adds	r1, #67	; 0x43
 8007080:	7008      	strb	r0, [r1, #0]
 8007082:	0021      	movs	r1, r4
 8007084:	1c5a      	adds	r2, r3, #1
 8007086:	3145      	adds	r1, #69	; 0x45
 8007088:	7809      	ldrb	r1, [r1, #0]
 800708a:	18a2      	adds	r2, r4, r2
 800708c:	3243      	adds	r2, #67	; 0x43
 800708e:	3302      	adds	r3, #2
 8007090:	7011      	strb	r1, [r2, #0]
 8007092:	e7c1      	b.n	8007018 <_printf_common+0x4c>
 8007094:	0022      	movs	r2, r4
 8007096:	2301      	movs	r3, #1
 8007098:	9901      	ldr	r1, [sp, #4]
 800709a:	9800      	ldr	r0, [sp, #0]
 800709c:	9e08      	ldr	r6, [sp, #32]
 800709e:	321a      	adds	r2, #26
 80070a0:	47b0      	blx	r6
 80070a2:	1c43      	adds	r3, r0, #1
 80070a4:	d0e6      	beq.n	8007074 <_printf_common+0xa8>
 80070a6:	3701      	adds	r7, #1
 80070a8:	e7d1      	b.n	800704e <_printf_common+0x82>
	...

080070ac <_printf_i>:
 80070ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070ae:	b08b      	sub	sp, #44	; 0x2c
 80070b0:	9206      	str	r2, [sp, #24]
 80070b2:	000a      	movs	r2, r1
 80070b4:	3243      	adds	r2, #67	; 0x43
 80070b6:	9307      	str	r3, [sp, #28]
 80070b8:	9005      	str	r0, [sp, #20]
 80070ba:	9204      	str	r2, [sp, #16]
 80070bc:	7e0a      	ldrb	r2, [r1, #24]
 80070be:	000c      	movs	r4, r1
 80070c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80070c2:	2a78      	cmp	r2, #120	; 0x78
 80070c4:	d807      	bhi.n	80070d6 <_printf_i+0x2a>
 80070c6:	2a62      	cmp	r2, #98	; 0x62
 80070c8:	d809      	bhi.n	80070de <_printf_i+0x32>
 80070ca:	2a00      	cmp	r2, #0
 80070cc:	d100      	bne.n	80070d0 <_printf_i+0x24>
 80070ce:	e0c1      	b.n	8007254 <_printf_i+0x1a8>
 80070d0:	2a58      	cmp	r2, #88	; 0x58
 80070d2:	d100      	bne.n	80070d6 <_printf_i+0x2a>
 80070d4:	e08c      	b.n	80071f0 <_printf_i+0x144>
 80070d6:	0026      	movs	r6, r4
 80070d8:	3642      	adds	r6, #66	; 0x42
 80070da:	7032      	strb	r2, [r6, #0]
 80070dc:	e022      	b.n	8007124 <_printf_i+0x78>
 80070de:	0010      	movs	r0, r2
 80070e0:	3863      	subs	r0, #99	; 0x63
 80070e2:	2815      	cmp	r0, #21
 80070e4:	d8f7      	bhi.n	80070d6 <_printf_i+0x2a>
 80070e6:	f7f9 f821 	bl	800012c <__gnu_thumb1_case_shi>
 80070ea:	0016      	.short	0x0016
 80070ec:	fff6001f 	.word	0xfff6001f
 80070f0:	fff6fff6 	.word	0xfff6fff6
 80070f4:	001ffff6 	.word	0x001ffff6
 80070f8:	fff6fff6 	.word	0xfff6fff6
 80070fc:	fff6fff6 	.word	0xfff6fff6
 8007100:	003600a8 	.word	0x003600a8
 8007104:	fff6009a 	.word	0xfff6009a
 8007108:	00b9fff6 	.word	0x00b9fff6
 800710c:	0036fff6 	.word	0x0036fff6
 8007110:	fff6fff6 	.word	0xfff6fff6
 8007114:	009e      	.short	0x009e
 8007116:	0026      	movs	r6, r4
 8007118:	681a      	ldr	r2, [r3, #0]
 800711a:	3642      	adds	r6, #66	; 0x42
 800711c:	1d11      	adds	r1, r2, #4
 800711e:	6019      	str	r1, [r3, #0]
 8007120:	6813      	ldr	r3, [r2, #0]
 8007122:	7033      	strb	r3, [r6, #0]
 8007124:	2301      	movs	r3, #1
 8007126:	e0a7      	b.n	8007278 <_printf_i+0x1cc>
 8007128:	6808      	ldr	r0, [r1, #0]
 800712a:	6819      	ldr	r1, [r3, #0]
 800712c:	1d0a      	adds	r2, r1, #4
 800712e:	0605      	lsls	r5, r0, #24
 8007130:	d50b      	bpl.n	800714a <_printf_i+0x9e>
 8007132:	680d      	ldr	r5, [r1, #0]
 8007134:	601a      	str	r2, [r3, #0]
 8007136:	2d00      	cmp	r5, #0
 8007138:	da03      	bge.n	8007142 <_printf_i+0x96>
 800713a:	232d      	movs	r3, #45	; 0x2d
 800713c:	9a04      	ldr	r2, [sp, #16]
 800713e:	426d      	negs	r5, r5
 8007140:	7013      	strb	r3, [r2, #0]
 8007142:	4b61      	ldr	r3, [pc, #388]	; (80072c8 <_printf_i+0x21c>)
 8007144:	270a      	movs	r7, #10
 8007146:	9303      	str	r3, [sp, #12]
 8007148:	e01b      	b.n	8007182 <_printf_i+0xd6>
 800714a:	680d      	ldr	r5, [r1, #0]
 800714c:	601a      	str	r2, [r3, #0]
 800714e:	0641      	lsls	r1, r0, #25
 8007150:	d5f1      	bpl.n	8007136 <_printf_i+0x8a>
 8007152:	b22d      	sxth	r5, r5
 8007154:	e7ef      	b.n	8007136 <_printf_i+0x8a>
 8007156:	680d      	ldr	r5, [r1, #0]
 8007158:	6819      	ldr	r1, [r3, #0]
 800715a:	1d08      	adds	r0, r1, #4
 800715c:	6018      	str	r0, [r3, #0]
 800715e:	062e      	lsls	r6, r5, #24
 8007160:	d501      	bpl.n	8007166 <_printf_i+0xba>
 8007162:	680d      	ldr	r5, [r1, #0]
 8007164:	e003      	b.n	800716e <_printf_i+0xc2>
 8007166:	066d      	lsls	r5, r5, #25
 8007168:	d5fb      	bpl.n	8007162 <_printf_i+0xb6>
 800716a:	680d      	ldr	r5, [r1, #0]
 800716c:	b2ad      	uxth	r5, r5
 800716e:	4b56      	ldr	r3, [pc, #344]	; (80072c8 <_printf_i+0x21c>)
 8007170:	2708      	movs	r7, #8
 8007172:	9303      	str	r3, [sp, #12]
 8007174:	2a6f      	cmp	r2, #111	; 0x6f
 8007176:	d000      	beq.n	800717a <_printf_i+0xce>
 8007178:	3702      	adds	r7, #2
 800717a:	0023      	movs	r3, r4
 800717c:	2200      	movs	r2, #0
 800717e:	3343      	adds	r3, #67	; 0x43
 8007180:	701a      	strb	r2, [r3, #0]
 8007182:	6863      	ldr	r3, [r4, #4]
 8007184:	60a3      	str	r3, [r4, #8]
 8007186:	2b00      	cmp	r3, #0
 8007188:	db03      	blt.n	8007192 <_printf_i+0xe6>
 800718a:	2204      	movs	r2, #4
 800718c:	6821      	ldr	r1, [r4, #0]
 800718e:	4391      	bics	r1, r2
 8007190:	6021      	str	r1, [r4, #0]
 8007192:	2d00      	cmp	r5, #0
 8007194:	d102      	bne.n	800719c <_printf_i+0xf0>
 8007196:	9e04      	ldr	r6, [sp, #16]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d00c      	beq.n	80071b6 <_printf_i+0x10a>
 800719c:	9e04      	ldr	r6, [sp, #16]
 800719e:	0028      	movs	r0, r5
 80071a0:	0039      	movs	r1, r7
 80071a2:	f7f9 f853 	bl	800024c <__aeabi_uidivmod>
 80071a6:	9b03      	ldr	r3, [sp, #12]
 80071a8:	3e01      	subs	r6, #1
 80071aa:	5c5b      	ldrb	r3, [r3, r1]
 80071ac:	7033      	strb	r3, [r6, #0]
 80071ae:	002b      	movs	r3, r5
 80071b0:	0005      	movs	r5, r0
 80071b2:	429f      	cmp	r7, r3
 80071b4:	d9f3      	bls.n	800719e <_printf_i+0xf2>
 80071b6:	2f08      	cmp	r7, #8
 80071b8:	d109      	bne.n	80071ce <_printf_i+0x122>
 80071ba:	6823      	ldr	r3, [r4, #0]
 80071bc:	07db      	lsls	r3, r3, #31
 80071be:	d506      	bpl.n	80071ce <_printf_i+0x122>
 80071c0:	6863      	ldr	r3, [r4, #4]
 80071c2:	6922      	ldr	r2, [r4, #16]
 80071c4:	4293      	cmp	r3, r2
 80071c6:	dc02      	bgt.n	80071ce <_printf_i+0x122>
 80071c8:	2330      	movs	r3, #48	; 0x30
 80071ca:	3e01      	subs	r6, #1
 80071cc:	7033      	strb	r3, [r6, #0]
 80071ce:	9b04      	ldr	r3, [sp, #16]
 80071d0:	1b9b      	subs	r3, r3, r6
 80071d2:	6123      	str	r3, [r4, #16]
 80071d4:	9b07      	ldr	r3, [sp, #28]
 80071d6:	0021      	movs	r1, r4
 80071d8:	9300      	str	r3, [sp, #0]
 80071da:	9805      	ldr	r0, [sp, #20]
 80071dc:	9b06      	ldr	r3, [sp, #24]
 80071de:	aa09      	add	r2, sp, #36	; 0x24
 80071e0:	f7ff fef4 	bl	8006fcc <_printf_common>
 80071e4:	1c43      	adds	r3, r0, #1
 80071e6:	d14c      	bne.n	8007282 <_printf_i+0x1d6>
 80071e8:	2001      	movs	r0, #1
 80071ea:	4240      	negs	r0, r0
 80071ec:	b00b      	add	sp, #44	; 0x2c
 80071ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071f0:	3145      	adds	r1, #69	; 0x45
 80071f2:	700a      	strb	r2, [r1, #0]
 80071f4:	4a34      	ldr	r2, [pc, #208]	; (80072c8 <_printf_i+0x21c>)
 80071f6:	9203      	str	r2, [sp, #12]
 80071f8:	681a      	ldr	r2, [r3, #0]
 80071fa:	6821      	ldr	r1, [r4, #0]
 80071fc:	ca20      	ldmia	r2!, {r5}
 80071fe:	601a      	str	r2, [r3, #0]
 8007200:	0608      	lsls	r0, r1, #24
 8007202:	d516      	bpl.n	8007232 <_printf_i+0x186>
 8007204:	07cb      	lsls	r3, r1, #31
 8007206:	d502      	bpl.n	800720e <_printf_i+0x162>
 8007208:	2320      	movs	r3, #32
 800720a:	4319      	orrs	r1, r3
 800720c:	6021      	str	r1, [r4, #0]
 800720e:	2710      	movs	r7, #16
 8007210:	2d00      	cmp	r5, #0
 8007212:	d1b2      	bne.n	800717a <_printf_i+0xce>
 8007214:	2320      	movs	r3, #32
 8007216:	6822      	ldr	r2, [r4, #0]
 8007218:	439a      	bics	r2, r3
 800721a:	6022      	str	r2, [r4, #0]
 800721c:	e7ad      	b.n	800717a <_printf_i+0xce>
 800721e:	2220      	movs	r2, #32
 8007220:	6809      	ldr	r1, [r1, #0]
 8007222:	430a      	orrs	r2, r1
 8007224:	6022      	str	r2, [r4, #0]
 8007226:	0022      	movs	r2, r4
 8007228:	2178      	movs	r1, #120	; 0x78
 800722a:	3245      	adds	r2, #69	; 0x45
 800722c:	7011      	strb	r1, [r2, #0]
 800722e:	4a27      	ldr	r2, [pc, #156]	; (80072cc <_printf_i+0x220>)
 8007230:	e7e1      	b.n	80071f6 <_printf_i+0x14a>
 8007232:	0648      	lsls	r0, r1, #25
 8007234:	d5e6      	bpl.n	8007204 <_printf_i+0x158>
 8007236:	b2ad      	uxth	r5, r5
 8007238:	e7e4      	b.n	8007204 <_printf_i+0x158>
 800723a:	681a      	ldr	r2, [r3, #0]
 800723c:	680d      	ldr	r5, [r1, #0]
 800723e:	1d10      	adds	r0, r2, #4
 8007240:	6949      	ldr	r1, [r1, #20]
 8007242:	6018      	str	r0, [r3, #0]
 8007244:	6813      	ldr	r3, [r2, #0]
 8007246:	062e      	lsls	r6, r5, #24
 8007248:	d501      	bpl.n	800724e <_printf_i+0x1a2>
 800724a:	6019      	str	r1, [r3, #0]
 800724c:	e002      	b.n	8007254 <_printf_i+0x1a8>
 800724e:	066d      	lsls	r5, r5, #25
 8007250:	d5fb      	bpl.n	800724a <_printf_i+0x19e>
 8007252:	8019      	strh	r1, [r3, #0]
 8007254:	2300      	movs	r3, #0
 8007256:	9e04      	ldr	r6, [sp, #16]
 8007258:	6123      	str	r3, [r4, #16]
 800725a:	e7bb      	b.n	80071d4 <_printf_i+0x128>
 800725c:	681a      	ldr	r2, [r3, #0]
 800725e:	1d11      	adds	r1, r2, #4
 8007260:	6019      	str	r1, [r3, #0]
 8007262:	6816      	ldr	r6, [r2, #0]
 8007264:	2100      	movs	r1, #0
 8007266:	0030      	movs	r0, r6
 8007268:	6862      	ldr	r2, [r4, #4]
 800726a:	f000 ff05 	bl	8008078 <memchr>
 800726e:	2800      	cmp	r0, #0
 8007270:	d001      	beq.n	8007276 <_printf_i+0x1ca>
 8007272:	1b80      	subs	r0, r0, r6
 8007274:	6060      	str	r0, [r4, #4]
 8007276:	6863      	ldr	r3, [r4, #4]
 8007278:	6123      	str	r3, [r4, #16]
 800727a:	2300      	movs	r3, #0
 800727c:	9a04      	ldr	r2, [sp, #16]
 800727e:	7013      	strb	r3, [r2, #0]
 8007280:	e7a8      	b.n	80071d4 <_printf_i+0x128>
 8007282:	6923      	ldr	r3, [r4, #16]
 8007284:	0032      	movs	r2, r6
 8007286:	9906      	ldr	r1, [sp, #24]
 8007288:	9805      	ldr	r0, [sp, #20]
 800728a:	9d07      	ldr	r5, [sp, #28]
 800728c:	47a8      	blx	r5
 800728e:	1c43      	adds	r3, r0, #1
 8007290:	d0aa      	beq.n	80071e8 <_printf_i+0x13c>
 8007292:	6823      	ldr	r3, [r4, #0]
 8007294:	079b      	lsls	r3, r3, #30
 8007296:	d415      	bmi.n	80072c4 <_printf_i+0x218>
 8007298:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800729a:	68e0      	ldr	r0, [r4, #12]
 800729c:	4298      	cmp	r0, r3
 800729e:	daa5      	bge.n	80071ec <_printf_i+0x140>
 80072a0:	0018      	movs	r0, r3
 80072a2:	e7a3      	b.n	80071ec <_printf_i+0x140>
 80072a4:	0022      	movs	r2, r4
 80072a6:	2301      	movs	r3, #1
 80072a8:	9906      	ldr	r1, [sp, #24]
 80072aa:	9805      	ldr	r0, [sp, #20]
 80072ac:	9e07      	ldr	r6, [sp, #28]
 80072ae:	3219      	adds	r2, #25
 80072b0:	47b0      	blx	r6
 80072b2:	1c43      	adds	r3, r0, #1
 80072b4:	d098      	beq.n	80071e8 <_printf_i+0x13c>
 80072b6:	3501      	adds	r5, #1
 80072b8:	68e3      	ldr	r3, [r4, #12]
 80072ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072bc:	1a9b      	subs	r3, r3, r2
 80072be:	42ab      	cmp	r3, r5
 80072c0:	dcf0      	bgt.n	80072a4 <_printf_i+0x1f8>
 80072c2:	e7e9      	b.n	8007298 <_printf_i+0x1ec>
 80072c4:	2500      	movs	r5, #0
 80072c6:	e7f7      	b.n	80072b8 <_printf_i+0x20c>
 80072c8:	0800bfa0 	.word	0x0800bfa0
 80072cc:	0800bfb1 	.word	0x0800bfb1

080072d0 <siprintf>:
 80072d0:	b40e      	push	{r1, r2, r3}
 80072d2:	b500      	push	{lr}
 80072d4:	490b      	ldr	r1, [pc, #44]	; (8007304 <siprintf+0x34>)
 80072d6:	b09c      	sub	sp, #112	; 0x70
 80072d8:	ab1d      	add	r3, sp, #116	; 0x74
 80072da:	9002      	str	r0, [sp, #8]
 80072dc:	9006      	str	r0, [sp, #24]
 80072de:	9107      	str	r1, [sp, #28]
 80072e0:	9104      	str	r1, [sp, #16]
 80072e2:	4809      	ldr	r0, [pc, #36]	; (8007308 <siprintf+0x38>)
 80072e4:	4909      	ldr	r1, [pc, #36]	; (800730c <siprintf+0x3c>)
 80072e6:	cb04      	ldmia	r3!, {r2}
 80072e8:	9105      	str	r1, [sp, #20]
 80072ea:	6800      	ldr	r0, [r0, #0]
 80072ec:	a902      	add	r1, sp, #8
 80072ee:	9301      	str	r3, [sp, #4]
 80072f0:	f001 fbda 	bl	8008aa8 <_svfiprintf_r>
 80072f4:	2300      	movs	r3, #0
 80072f6:	9a02      	ldr	r2, [sp, #8]
 80072f8:	7013      	strb	r3, [r2, #0]
 80072fa:	b01c      	add	sp, #112	; 0x70
 80072fc:	bc08      	pop	{r3}
 80072fe:	b003      	add	sp, #12
 8007300:	4718      	bx	r3
 8007302:	46c0      	nop			; (mov r8, r8)
 8007304:	7fffffff 	.word	0x7fffffff
 8007308:	20000024 	.word	0x20000024
 800730c:	ffff0208 	.word	0xffff0208

08007310 <quorem>:
 8007310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007312:	0006      	movs	r6, r0
 8007314:	690b      	ldr	r3, [r1, #16]
 8007316:	6932      	ldr	r2, [r6, #16]
 8007318:	b087      	sub	sp, #28
 800731a:	2000      	movs	r0, #0
 800731c:	9103      	str	r1, [sp, #12]
 800731e:	429a      	cmp	r2, r3
 8007320:	db65      	blt.n	80073ee <quorem+0xde>
 8007322:	3b01      	subs	r3, #1
 8007324:	009c      	lsls	r4, r3, #2
 8007326:	9300      	str	r3, [sp, #0]
 8007328:	000b      	movs	r3, r1
 800732a:	3314      	adds	r3, #20
 800732c:	9305      	str	r3, [sp, #20]
 800732e:	191b      	adds	r3, r3, r4
 8007330:	9304      	str	r3, [sp, #16]
 8007332:	0033      	movs	r3, r6
 8007334:	3314      	adds	r3, #20
 8007336:	9302      	str	r3, [sp, #8]
 8007338:	191c      	adds	r4, r3, r4
 800733a:	9b04      	ldr	r3, [sp, #16]
 800733c:	6827      	ldr	r7, [r4, #0]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	0038      	movs	r0, r7
 8007342:	1c5d      	adds	r5, r3, #1
 8007344:	0029      	movs	r1, r5
 8007346:	9301      	str	r3, [sp, #4]
 8007348:	f7f8 fefa 	bl	8000140 <__udivsi3>
 800734c:	9001      	str	r0, [sp, #4]
 800734e:	42af      	cmp	r7, r5
 8007350:	d324      	bcc.n	800739c <quorem+0x8c>
 8007352:	2500      	movs	r5, #0
 8007354:	46ac      	mov	ip, r5
 8007356:	9802      	ldr	r0, [sp, #8]
 8007358:	9f05      	ldr	r7, [sp, #20]
 800735a:	cf08      	ldmia	r7!, {r3}
 800735c:	9a01      	ldr	r2, [sp, #4]
 800735e:	b299      	uxth	r1, r3
 8007360:	4351      	muls	r1, r2
 8007362:	0c1b      	lsrs	r3, r3, #16
 8007364:	4353      	muls	r3, r2
 8007366:	1949      	adds	r1, r1, r5
 8007368:	0c0a      	lsrs	r2, r1, #16
 800736a:	189b      	adds	r3, r3, r2
 800736c:	6802      	ldr	r2, [r0, #0]
 800736e:	b289      	uxth	r1, r1
 8007370:	b292      	uxth	r2, r2
 8007372:	4462      	add	r2, ip
 8007374:	1a52      	subs	r2, r2, r1
 8007376:	6801      	ldr	r1, [r0, #0]
 8007378:	0c1d      	lsrs	r5, r3, #16
 800737a:	0c09      	lsrs	r1, r1, #16
 800737c:	b29b      	uxth	r3, r3
 800737e:	1acb      	subs	r3, r1, r3
 8007380:	1411      	asrs	r1, r2, #16
 8007382:	185b      	adds	r3, r3, r1
 8007384:	1419      	asrs	r1, r3, #16
 8007386:	b292      	uxth	r2, r2
 8007388:	041b      	lsls	r3, r3, #16
 800738a:	431a      	orrs	r2, r3
 800738c:	9b04      	ldr	r3, [sp, #16]
 800738e:	468c      	mov	ip, r1
 8007390:	c004      	stmia	r0!, {r2}
 8007392:	42bb      	cmp	r3, r7
 8007394:	d2e1      	bcs.n	800735a <quorem+0x4a>
 8007396:	6823      	ldr	r3, [r4, #0]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d030      	beq.n	80073fe <quorem+0xee>
 800739c:	0030      	movs	r0, r6
 800739e:	9903      	ldr	r1, [sp, #12]
 80073a0:	f001 f8fa 	bl	8008598 <__mcmp>
 80073a4:	2800      	cmp	r0, #0
 80073a6:	db21      	blt.n	80073ec <quorem+0xdc>
 80073a8:	0030      	movs	r0, r6
 80073aa:	2400      	movs	r4, #0
 80073ac:	9b01      	ldr	r3, [sp, #4]
 80073ae:	9903      	ldr	r1, [sp, #12]
 80073b0:	3301      	adds	r3, #1
 80073b2:	9301      	str	r3, [sp, #4]
 80073b4:	3014      	adds	r0, #20
 80073b6:	3114      	adds	r1, #20
 80073b8:	6803      	ldr	r3, [r0, #0]
 80073ba:	c920      	ldmia	r1!, {r5}
 80073bc:	b29a      	uxth	r2, r3
 80073be:	1914      	adds	r4, r2, r4
 80073c0:	b2aa      	uxth	r2, r5
 80073c2:	1aa2      	subs	r2, r4, r2
 80073c4:	0c1b      	lsrs	r3, r3, #16
 80073c6:	0c2d      	lsrs	r5, r5, #16
 80073c8:	1414      	asrs	r4, r2, #16
 80073ca:	1b5b      	subs	r3, r3, r5
 80073cc:	191b      	adds	r3, r3, r4
 80073ce:	141c      	asrs	r4, r3, #16
 80073d0:	b292      	uxth	r2, r2
 80073d2:	041b      	lsls	r3, r3, #16
 80073d4:	4313      	orrs	r3, r2
 80073d6:	c008      	stmia	r0!, {r3}
 80073d8:	9b04      	ldr	r3, [sp, #16]
 80073da:	428b      	cmp	r3, r1
 80073dc:	d2ec      	bcs.n	80073b8 <quorem+0xa8>
 80073de:	9b00      	ldr	r3, [sp, #0]
 80073e0:	9a02      	ldr	r2, [sp, #8]
 80073e2:	009b      	lsls	r3, r3, #2
 80073e4:	18d3      	adds	r3, r2, r3
 80073e6:	681a      	ldr	r2, [r3, #0]
 80073e8:	2a00      	cmp	r2, #0
 80073ea:	d015      	beq.n	8007418 <quorem+0x108>
 80073ec:	9801      	ldr	r0, [sp, #4]
 80073ee:	b007      	add	sp, #28
 80073f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073f2:	6823      	ldr	r3, [r4, #0]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d106      	bne.n	8007406 <quorem+0xf6>
 80073f8:	9b00      	ldr	r3, [sp, #0]
 80073fa:	3b01      	subs	r3, #1
 80073fc:	9300      	str	r3, [sp, #0]
 80073fe:	9b02      	ldr	r3, [sp, #8]
 8007400:	3c04      	subs	r4, #4
 8007402:	42a3      	cmp	r3, r4
 8007404:	d3f5      	bcc.n	80073f2 <quorem+0xe2>
 8007406:	9b00      	ldr	r3, [sp, #0]
 8007408:	6133      	str	r3, [r6, #16]
 800740a:	e7c7      	b.n	800739c <quorem+0x8c>
 800740c:	681a      	ldr	r2, [r3, #0]
 800740e:	2a00      	cmp	r2, #0
 8007410:	d106      	bne.n	8007420 <quorem+0x110>
 8007412:	9a00      	ldr	r2, [sp, #0]
 8007414:	3a01      	subs	r2, #1
 8007416:	9200      	str	r2, [sp, #0]
 8007418:	9a02      	ldr	r2, [sp, #8]
 800741a:	3b04      	subs	r3, #4
 800741c:	429a      	cmp	r2, r3
 800741e:	d3f5      	bcc.n	800740c <quorem+0xfc>
 8007420:	9b00      	ldr	r3, [sp, #0]
 8007422:	6133      	str	r3, [r6, #16]
 8007424:	e7e2      	b.n	80073ec <quorem+0xdc>
	...

08007428 <_dtoa_r>:
 8007428:	b5f0      	push	{r4, r5, r6, r7, lr}
 800742a:	b09d      	sub	sp, #116	; 0x74
 800742c:	9202      	str	r2, [sp, #8]
 800742e:	9303      	str	r3, [sp, #12]
 8007430:	9b02      	ldr	r3, [sp, #8]
 8007432:	9c03      	ldr	r4, [sp, #12]
 8007434:	9308      	str	r3, [sp, #32]
 8007436:	9409      	str	r4, [sp, #36]	; 0x24
 8007438:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800743a:	0007      	movs	r7, r0
 800743c:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800743e:	2c00      	cmp	r4, #0
 8007440:	d10e      	bne.n	8007460 <_dtoa_r+0x38>
 8007442:	2010      	movs	r0, #16
 8007444:	f000 fe0e 	bl	8008064 <malloc>
 8007448:	1e02      	subs	r2, r0, #0
 800744a:	6278      	str	r0, [r7, #36]	; 0x24
 800744c:	d104      	bne.n	8007458 <_dtoa_r+0x30>
 800744e:	21ea      	movs	r1, #234	; 0xea
 8007450:	4bc7      	ldr	r3, [pc, #796]	; (8007770 <_dtoa_r+0x348>)
 8007452:	48c8      	ldr	r0, [pc, #800]	; (8007774 <_dtoa_r+0x34c>)
 8007454:	f001 fc3a 	bl	8008ccc <__assert_func>
 8007458:	6044      	str	r4, [r0, #4]
 800745a:	6084      	str	r4, [r0, #8]
 800745c:	6004      	str	r4, [r0, #0]
 800745e:	60c4      	str	r4, [r0, #12]
 8007460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007462:	6819      	ldr	r1, [r3, #0]
 8007464:	2900      	cmp	r1, #0
 8007466:	d00a      	beq.n	800747e <_dtoa_r+0x56>
 8007468:	685a      	ldr	r2, [r3, #4]
 800746a:	2301      	movs	r3, #1
 800746c:	4093      	lsls	r3, r2
 800746e:	604a      	str	r2, [r1, #4]
 8007470:	608b      	str	r3, [r1, #8]
 8007472:	0038      	movs	r0, r7
 8007474:	f000 fe50 	bl	8008118 <_Bfree>
 8007478:	2200      	movs	r2, #0
 800747a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800747c:	601a      	str	r2, [r3, #0]
 800747e:	9b03      	ldr	r3, [sp, #12]
 8007480:	2b00      	cmp	r3, #0
 8007482:	da20      	bge.n	80074c6 <_dtoa_r+0x9e>
 8007484:	2301      	movs	r3, #1
 8007486:	602b      	str	r3, [r5, #0]
 8007488:	9b03      	ldr	r3, [sp, #12]
 800748a:	005b      	lsls	r3, r3, #1
 800748c:	085b      	lsrs	r3, r3, #1
 800748e:	9309      	str	r3, [sp, #36]	; 0x24
 8007490:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007492:	4bb9      	ldr	r3, [pc, #740]	; (8007778 <_dtoa_r+0x350>)
 8007494:	4ab8      	ldr	r2, [pc, #736]	; (8007778 <_dtoa_r+0x350>)
 8007496:	402b      	ands	r3, r5
 8007498:	4293      	cmp	r3, r2
 800749a:	d117      	bne.n	80074cc <_dtoa_r+0xa4>
 800749c:	4bb7      	ldr	r3, [pc, #732]	; (800777c <_dtoa_r+0x354>)
 800749e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80074a0:	0328      	lsls	r0, r5, #12
 80074a2:	6013      	str	r3, [r2, #0]
 80074a4:	9b02      	ldr	r3, [sp, #8]
 80074a6:	0b00      	lsrs	r0, r0, #12
 80074a8:	4318      	orrs	r0, r3
 80074aa:	d101      	bne.n	80074b0 <_dtoa_r+0x88>
 80074ac:	f000 fdbf 	bl	800802e <_dtoa_r+0xc06>
 80074b0:	48b3      	ldr	r0, [pc, #716]	; (8007780 <_dtoa_r+0x358>)
 80074b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80074b4:	9006      	str	r0, [sp, #24]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d002      	beq.n	80074c0 <_dtoa_r+0x98>
 80074ba:	4bb2      	ldr	r3, [pc, #712]	; (8007784 <_dtoa_r+0x35c>)
 80074bc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80074be:	6013      	str	r3, [r2, #0]
 80074c0:	9806      	ldr	r0, [sp, #24]
 80074c2:	b01d      	add	sp, #116	; 0x74
 80074c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074c6:	2300      	movs	r3, #0
 80074c8:	602b      	str	r3, [r5, #0]
 80074ca:	e7e1      	b.n	8007490 <_dtoa_r+0x68>
 80074cc:	9b08      	ldr	r3, [sp, #32]
 80074ce:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80074d0:	9312      	str	r3, [sp, #72]	; 0x48
 80074d2:	9413      	str	r4, [sp, #76]	; 0x4c
 80074d4:	9812      	ldr	r0, [sp, #72]	; 0x48
 80074d6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80074d8:	2200      	movs	r2, #0
 80074da:	2300      	movs	r3, #0
 80074dc:	f7f8 ffc2 	bl	8000464 <__aeabi_dcmpeq>
 80074e0:	1e04      	subs	r4, r0, #0
 80074e2:	d009      	beq.n	80074f8 <_dtoa_r+0xd0>
 80074e4:	2301      	movs	r3, #1
 80074e6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80074e8:	6013      	str	r3, [r2, #0]
 80074ea:	4ba7      	ldr	r3, [pc, #668]	; (8007788 <_dtoa_r+0x360>)
 80074ec:	9306      	str	r3, [sp, #24]
 80074ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d0e5      	beq.n	80074c0 <_dtoa_r+0x98>
 80074f4:	4ba5      	ldr	r3, [pc, #660]	; (800778c <_dtoa_r+0x364>)
 80074f6:	e7e1      	b.n	80074bc <_dtoa_r+0x94>
 80074f8:	ab1a      	add	r3, sp, #104	; 0x68
 80074fa:	9301      	str	r3, [sp, #4]
 80074fc:	ab1b      	add	r3, sp, #108	; 0x6c
 80074fe:	9300      	str	r3, [sp, #0]
 8007500:	0038      	movs	r0, r7
 8007502:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007504:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007506:	f001 f8fb 	bl	8008700 <__d2b>
 800750a:	006e      	lsls	r6, r5, #1
 800750c:	9005      	str	r0, [sp, #20]
 800750e:	0d76      	lsrs	r6, r6, #21
 8007510:	d100      	bne.n	8007514 <_dtoa_r+0xec>
 8007512:	e07c      	b.n	800760e <_dtoa_r+0x1e6>
 8007514:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007516:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007518:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800751a:	4a9d      	ldr	r2, [pc, #628]	; (8007790 <_dtoa_r+0x368>)
 800751c:	031b      	lsls	r3, r3, #12
 800751e:	0b1b      	lsrs	r3, r3, #12
 8007520:	431a      	orrs	r2, r3
 8007522:	0011      	movs	r1, r2
 8007524:	4b9b      	ldr	r3, [pc, #620]	; (8007794 <_dtoa_r+0x36c>)
 8007526:	9418      	str	r4, [sp, #96]	; 0x60
 8007528:	18f6      	adds	r6, r6, r3
 800752a:	2200      	movs	r2, #0
 800752c:	4b9a      	ldr	r3, [pc, #616]	; (8007798 <_dtoa_r+0x370>)
 800752e:	f7fb f8cb 	bl	80026c8 <__aeabi_dsub>
 8007532:	4a9a      	ldr	r2, [pc, #616]	; (800779c <_dtoa_r+0x374>)
 8007534:	4b9a      	ldr	r3, [pc, #616]	; (80077a0 <_dtoa_r+0x378>)
 8007536:	f7fa fe5b 	bl	80021f0 <__aeabi_dmul>
 800753a:	4a9a      	ldr	r2, [pc, #616]	; (80077a4 <_dtoa_r+0x37c>)
 800753c:	4b9a      	ldr	r3, [pc, #616]	; (80077a8 <_dtoa_r+0x380>)
 800753e:	f7f9 ff19 	bl	8001374 <__aeabi_dadd>
 8007542:	0004      	movs	r4, r0
 8007544:	0030      	movs	r0, r6
 8007546:	000d      	movs	r5, r1
 8007548:	f7fb fca4 	bl	8002e94 <__aeabi_i2d>
 800754c:	4a97      	ldr	r2, [pc, #604]	; (80077ac <_dtoa_r+0x384>)
 800754e:	4b98      	ldr	r3, [pc, #608]	; (80077b0 <_dtoa_r+0x388>)
 8007550:	f7fa fe4e 	bl	80021f0 <__aeabi_dmul>
 8007554:	0002      	movs	r2, r0
 8007556:	000b      	movs	r3, r1
 8007558:	0020      	movs	r0, r4
 800755a:	0029      	movs	r1, r5
 800755c:	f7f9 ff0a 	bl	8001374 <__aeabi_dadd>
 8007560:	0004      	movs	r4, r0
 8007562:	000d      	movs	r5, r1
 8007564:	f7fb fc60 	bl	8002e28 <__aeabi_d2iz>
 8007568:	2200      	movs	r2, #0
 800756a:	9002      	str	r0, [sp, #8]
 800756c:	2300      	movs	r3, #0
 800756e:	0020      	movs	r0, r4
 8007570:	0029      	movs	r1, r5
 8007572:	f7f8 ff7d 	bl	8000470 <__aeabi_dcmplt>
 8007576:	2800      	cmp	r0, #0
 8007578:	d00b      	beq.n	8007592 <_dtoa_r+0x16a>
 800757a:	9802      	ldr	r0, [sp, #8]
 800757c:	f7fb fc8a 	bl	8002e94 <__aeabi_i2d>
 8007580:	002b      	movs	r3, r5
 8007582:	0022      	movs	r2, r4
 8007584:	f7f8 ff6e 	bl	8000464 <__aeabi_dcmpeq>
 8007588:	4243      	negs	r3, r0
 800758a:	4158      	adcs	r0, r3
 800758c:	9b02      	ldr	r3, [sp, #8]
 800758e:	1a1b      	subs	r3, r3, r0
 8007590:	9302      	str	r3, [sp, #8]
 8007592:	2301      	movs	r3, #1
 8007594:	9316      	str	r3, [sp, #88]	; 0x58
 8007596:	9b02      	ldr	r3, [sp, #8]
 8007598:	2b16      	cmp	r3, #22
 800759a:	d80f      	bhi.n	80075bc <_dtoa_r+0x194>
 800759c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800759e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80075a0:	00da      	lsls	r2, r3, #3
 80075a2:	4b84      	ldr	r3, [pc, #528]	; (80077b4 <_dtoa_r+0x38c>)
 80075a4:	189b      	adds	r3, r3, r2
 80075a6:	681a      	ldr	r2, [r3, #0]
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	f7f8 ff61 	bl	8000470 <__aeabi_dcmplt>
 80075ae:	2800      	cmp	r0, #0
 80075b0:	d049      	beq.n	8007646 <_dtoa_r+0x21e>
 80075b2:	9b02      	ldr	r3, [sp, #8]
 80075b4:	3b01      	subs	r3, #1
 80075b6:	9302      	str	r3, [sp, #8]
 80075b8:	2300      	movs	r3, #0
 80075ba:	9316      	str	r3, [sp, #88]	; 0x58
 80075bc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80075be:	1b9e      	subs	r6, r3, r6
 80075c0:	2300      	movs	r3, #0
 80075c2:	930a      	str	r3, [sp, #40]	; 0x28
 80075c4:	0033      	movs	r3, r6
 80075c6:	3b01      	subs	r3, #1
 80075c8:	930d      	str	r3, [sp, #52]	; 0x34
 80075ca:	d504      	bpl.n	80075d6 <_dtoa_r+0x1ae>
 80075cc:	2301      	movs	r3, #1
 80075ce:	1b9b      	subs	r3, r3, r6
 80075d0:	930a      	str	r3, [sp, #40]	; 0x28
 80075d2:	2300      	movs	r3, #0
 80075d4:	930d      	str	r3, [sp, #52]	; 0x34
 80075d6:	9b02      	ldr	r3, [sp, #8]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	db36      	blt.n	800764a <_dtoa_r+0x222>
 80075dc:	9a02      	ldr	r2, [sp, #8]
 80075de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075e0:	4694      	mov	ip, r2
 80075e2:	4463      	add	r3, ip
 80075e4:	930d      	str	r3, [sp, #52]	; 0x34
 80075e6:	2300      	movs	r3, #0
 80075e8:	9215      	str	r2, [sp, #84]	; 0x54
 80075ea:	930e      	str	r3, [sp, #56]	; 0x38
 80075ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80075ee:	2401      	movs	r4, #1
 80075f0:	2b09      	cmp	r3, #9
 80075f2:	d864      	bhi.n	80076be <_dtoa_r+0x296>
 80075f4:	2b05      	cmp	r3, #5
 80075f6:	dd02      	ble.n	80075fe <_dtoa_r+0x1d6>
 80075f8:	2400      	movs	r4, #0
 80075fa:	3b04      	subs	r3, #4
 80075fc:	9322      	str	r3, [sp, #136]	; 0x88
 80075fe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007600:	1e98      	subs	r0, r3, #2
 8007602:	2803      	cmp	r0, #3
 8007604:	d864      	bhi.n	80076d0 <_dtoa_r+0x2a8>
 8007606:	f7f8 fd87 	bl	8000118 <__gnu_thumb1_case_uqi>
 800760a:	3829      	.short	0x3829
 800760c:	5836      	.short	0x5836
 800760e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8007610:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007612:	189e      	adds	r6, r3, r2
 8007614:	4b68      	ldr	r3, [pc, #416]	; (80077b8 <_dtoa_r+0x390>)
 8007616:	18f2      	adds	r2, r6, r3
 8007618:	2a20      	cmp	r2, #32
 800761a:	dd0f      	ble.n	800763c <_dtoa_r+0x214>
 800761c:	2340      	movs	r3, #64	; 0x40
 800761e:	1a9b      	subs	r3, r3, r2
 8007620:	409d      	lsls	r5, r3
 8007622:	4b66      	ldr	r3, [pc, #408]	; (80077bc <_dtoa_r+0x394>)
 8007624:	9802      	ldr	r0, [sp, #8]
 8007626:	18f3      	adds	r3, r6, r3
 8007628:	40d8      	lsrs	r0, r3
 800762a:	4328      	orrs	r0, r5
 800762c:	f7fb fc62 	bl	8002ef4 <__aeabi_ui2d>
 8007630:	2301      	movs	r3, #1
 8007632:	4c63      	ldr	r4, [pc, #396]	; (80077c0 <_dtoa_r+0x398>)
 8007634:	3e01      	subs	r6, #1
 8007636:	1909      	adds	r1, r1, r4
 8007638:	9318      	str	r3, [sp, #96]	; 0x60
 800763a:	e776      	b.n	800752a <_dtoa_r+0x102>
 800763c:	2320      	movs	r3, #32
 800763e:	9802      	ldr	r0, [sp, #8]
 8007640:	1a9b      	subs	r3, r3, r2
 8007642:	4098      	lsls	r0, r3
 8007644:	e7f2      	b.n	800762c <_dtoa_r+0x204>
 8007646:	9016      	str	r0, [sp, #88]	; 0x58
 8007648:	e7b8      	b.n	80075bc <_dtoa_r+0x194>
 800764a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800764c:	9a02      	ldr	r2, [sp, #8]
 800764e:	1a9b      	subs	r3, r3, r2
 8007650:	930a      	str	r3, [sp, #40]	; 0x28
 8007652:	4253      	negs	r3, r2
 8007654:	930e      	str	r3, [sp, #56]	; 0x38
 8007656:	2300      	movs	r3, #0
 8007658:	9315      	str	r3, [sp, #84]	; 0x54
 800765a:	e7c7      	b.n	80075ec <_dtoa_r+0x1c4>
 800765c:	2300      	movs	r3, #0
 800765e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007660:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007662:	930c      	str	r3, [sp, #48]	; 0x30
 8007664:	9307      	str	r3, [sp, #28]
 8007666:	2b00      	cmp	r3, #0
 8007668:	dc13      	bgt.n	8007692 <_dtoa_r+0x26a>
 800766a:	2301      	movs	r3, #1
 800766c:	001a      	movs	r2, r3
 800766e:	930c      	str	r3, [sp, #48]	; 0x30
 8007670:	9307      	str	r3, [sp, #28]
 8007672:	9223      	str	r2, [sp, #140]	; 0x8c
 8007674:	e00d      	b.n	8007692 <_dtoa_r+0x26a>
 8007676:	2301      	movs	r3, #1
 8007678:	e7f1      	b.n	800765e <_dtoa_r+0x236>
 800767a:	2300      	movs	r3, #0
 800767c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800767e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007680:	4694      	mov	ip, r2
 8007682:	9b02      	ldr	r3, [sp, #8]
 8007684:	4463      	add	r3, ip
 8007686:	930c      	str	r3, [sp, #48]	; 0x30
 8007688:	3301      	adds	r3, #1
 800768a:	9307      	str	r3, [sp, #28]
 800768c:	2b00      	cmp	r3, #0
 800768e:	dc00      	bgt.n	8007692 <_dtoa_r+0x26a>
 8007690:	2301      	movs	r3, #1
 8007692:	2200      	movs	r2, #0
 8007694:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007696:	6042      	str	r2, [r0, #4]
 8007698:	3204      	adds	r2, #4
 800769a:	0015      	movs	r5, r2
 800769c:	3514      	adds	r5, #20
 800769e:	6841      	ldr	r1, [r0, #4]
 80076a0:	429d      	cmp	r5, r3
 80076a2:	d919      	bls.n	80076d8 <_dtoa_r+0x2b0>
 80076a4:	0038      	movs	r0, r7
 80076a6:	f000 fcf3 	bl	8008090 <_Balloc>
 80076aa:	9006      	str	r0, [sp, #24]
 80076ac:	2800      	cmp	r0, #0
 80076ae:	d117      	bne.n	80076e0 <_dtoa_r+0x2b8>
 80076b0:	21d5      	movs	r1, #213	; 0xd5
 80076b2:	0002      	movs	r2, r0
 80076b4:	4b43      	ldr	r3, [pc, #268]	; (80077c4 <_dtoa_r+0x39c>)
 80076b6:	0049      	lsls	r1, r1, #1
 80076b8:	e6cb      	b.n	8007452 <_dtoa_r+0x2a>
 80076ba:	2301      	movs	r3, #1
 80076bc:	e7de      	b.n	800767c <_dtoa_r+0x254>
 80076be:	2300      	movs	r3, #0
 80076c0:	940f      	str	r4, [sp, #60]	; 0x3c
 80076c2:	9322      	str	r3, [sp, #136]	; 0x88
 80076c4:	3b01      	subs	r3, #1
 80076c6:	930c      	str	r3, [sp, #48]	; 0x30
 80076c8:	9307      	str	r3, [sp, #28]
 80076ca:	2200      	movs	r2, #0
 80076cc:	3313      	adds	r3, #19
 80076ce:	e7d0      	b.n	8007672 <_dtoa_r+0x24a>
 80076d0:	2301      	movs	r3, #1
 80076d2:	930f      	str	r3, [sp, #60]	; 0x3c
 80076d4:	3b02      	subs	r3, #2
 80076d6:	e7f6      	b.n	80076c6 <_dtoa_r+0x29e>
 80076d8:	3101      	adds	r1, #1
 80076da:	6041      	str	r1, [r0, #4]
 80076dc:	0052      	lsls	r2, r2, #1
 80076de:	e7dc      	b.n	800769a <_dtoa_r+0x272>
 80076e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076e2:	9a06      	ldr	r2, [sp, #24]
 80076e4:	601a      	str	r2, [r3, #0]
 80076e6:	9b07      	ldr	r3, [sp, #28]
 80076e8:	2b0e      	cmp	r3, #14
 80076ea:	d900      	bls.n	80076ee <_dtoa_r+0x2c6>
 80076ec:	e0eb      	b.n	80078c6 <_dtoa_r+0x49e>
 80076ee:	2c00      	cmp	r4, #0
 80076f0:	d100      	bne.n	80076f4 <_dtoa_r+0x2cc>
 80076f2:	e0e8      	b.n	80078c6 <_dtoa_r+0x49e>
 80076f4:	9b02      	ldr	r3, [sp, #8]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	dd68      	ble.n	80077cc <_dtoa_r+0x3a4>
 80076fa:	001a      	movs	r2, r3
 80076fc:	210f      	movs	r1, #15
 80076fe:	4b2d      	ldr	r3, [pc, #180]	; (80077b4 <_dtoa_r+0x38c>)
 8007700:	400a      	ands	r2, r1
 8007702:	00d2      	lsls	r2, r2, #3
 8007704:	189b      	adds	r3, r3, r2
 8007706:	681d      	ldr	r5, [r3, #0]
 8007708:	685e      	ldr	r6, [r3, #4]
 800770a:	9b02      	ldr	r3, [sp, #8]
 800770c:	111c      	asrs	r4, r3, #4
 800770e:	2302      	movs	r3, #2
 8007710:	9310      	str	r3, [sp, #64]	; 0x40
 8007712:	9b02      	ldr	r3, [sp, #8]
 8007714:	05db      	lsls	r3, r3, #23
 8007716:	d50b      	bpl.n	8007730 <_dtoa_r+0x308>
 8007718:	4b2b      	ldr	r3, [pc, #172]	; (80077c8 <_dtoa_r+0x3a0>)
 800771a:	400c      	ands	r4, r1
 800771c:	6a1a      	ldr	r2, [r3, #32]
 800771e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007720:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007722:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007724:	f7fa f962 	bl	80019ec <__aeabi_ddiv>
 8007728:	2303      	movs	r3, #3
 800772a:	9008      	str	r0, [sp, #32]
 800772c:	9109      	str	r1, [sp, #36]	; 0x24
 800772e:	9310      	str	r3, [sp, #64]	; 0x40
 8007730:	4b25      	ldr	r3, [pc, #148]	; (80077c8 <_dtoa_r+0x3a0>)
 8007732:	9314      	str	r3, [sp, #80]	; 0x50
 8007734:	2c00      	cmp	r4, #0
 8007736:	d108      	bne.n	800774a <_dtoa_r+0x322>
 8007738:	9808      	ldr	r0, [sp, #32]
 800773a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800773c:	002a      	movs	r2, r5
 800773e:	0033      	movs	r3, r6
 8007740:	f7fa f954 	bl	80019ec <__aeabi_ddiv>
 8007744:	9008      	str	r0, [sp, #32]
 8007746:	9109      	str	r1, [sp, #36]	; 0x24
 8007748:	e05c      	b.n	8007804 <_dtoa_r+0x3dc>
 800774a:	2301      	movs	r3, #1
 800774c:	421c      	tst	r4, r3
 800774e:	d00b      	beq.n	8007768 <_dtoa_r+0x340>
 8007750:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007752:	0028      	movs	r0, r5
 8007754:	3301      	adds	r3, #1
 8007756:	9310      	str	r3, [sp, #64]	; 0x40
 8007758:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800775a:	0031      	movs	r1, r6
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	685b      	ldr	r3, [r3, #4]
 8007760:	f7fa fd46 	bl	80021f0 <__aeabi_dmul>
 8007764:	0005      	movs	r5, r0
 8007766:	000e      	movs	r6, r1
 8007768:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800776a:	1064      	asrs	r4, r4, #1
 800776c:	3308      	adds	r3, #8
 800776e:	e7e0      	b.n	8007732 <_dtoa_r+0x30a>
 8007770:	0800bfcf 	.word	0x0800bfcf
 8007774:	0800bfe6 	.word	0x0800bfe6
 8007778:	7ff00000 	.word	0x7ff00000
 800777c:	0000270f 	.word	0x0000270f
 8007780:	0800bfcb 	.word	0x0800bfcb
 8007784:	0800bfce 	.word	0x0800bfce
 8007788:	0800ba0e 	.word	0x0800ba0e
 800778c:	0800ba0f 	.word	0x0800ba0f
 8007790:	3ff00000 	.word	0x3ff00000
 8007794:	fffffc01 	.word	0xfffffc01
 8007798:	3ff80000 	.word	0x3ff80000
 800779c:	636f4361 	.word	0x636f4361
 80077a0:	3fd287a7 	.word	0x3fd287a7
 80077a4:	8b60c8b3 	.word	0x8b60c8b3
 80077a8:	3fc68a28 	.word	0x3fc68a28
 80077ac:	509f79fb 	.word	0x509f79fb
 80077b0:	3fd34413 	.word	0x3fd34413
 80077b4:	0800c0d8 	.word	0x0800c0d8
 80077b8:	00000432 	.word	0x00000432
 80077bc:	00000412 	.word	0x00000412
 80077c0:	fe100000 	.word	0xfe100000
 80077c4:	0800c041 	.word	0x0800c041
 80077c8:	0800c0b0 	.word	0x0800c0b0
 80077cc:	2302      	movs	r3, #2
 80077ce:	9310      	str	r3, [sp, #64]	; 0x40
 80077d0:	9b02      	ldr	r3, [sp, #8]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d016      	beq.n	8007804 <_dtoa_r+0x3dc>
 80077d6:	9812      	ldr	r0, [sp, #72]	; 0x48
 80077d8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80077da:	425c      	negs	r4, r3
 80077dc:	230f      	movs	r3, #15
 80077de:	4ab6      	ldr	r2, [pc, #728]	; (8007ab8 <_dtoa_r+0x690>)
 80077e0:	4023      	ands	r3, r4
 80077e2:	00db      	lsls	r3, r3, #3
 80077e4:	18d3      	adds	r3, r2, r3
 80077e6:	681a      	ldr	r2, [r3, #0]
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	f7fa fd01 	bl	80021f0 <__aeabi_dmul>
 80077ee:	2601      	movs	r6, #1
 80077f0:	2300      	movs	r3, #0
 80077f2:	9008      	str	r0, [sp, #32]
 80077f4:	9109      	str	r1, [sp, #36]	; 0x24
 80077f6:	4db1      	ldr	r5, [pc, #708]	; (8007abc <_dtoa_r+0x694>)
 80077f8:	1124      	asrs	r4, r4, #4
 80077fa:	2c00      	cmp	r4, #0
 80077fc:	d000      	beq.n	8007800 <_dtoa_r+0x3d8>
 80077fe:	e094      	b.n	800792a <_dtoa_r+0x502>
 8007800:	2b00      	cmp	r3, #0
 8007802:	d19f      	bne.n	8007744 <_dtoa_r+0x31c>
 8007804:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007806:	2b00      	cmp	r3, #0
 8007808:	d100      	bne.n	800780c <_dtoa_r+0x3e4>
 800780a:	e09b      	b.n	8007944 <_dtoa_r+0x51c>
 800780c:	9c08      	ldr	r4, [sp, #32]
 800780e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007810:	2200      	movs	r2, #0
 8007812:	0020      	movs	r0, r4
 8007814:	0029      	movs	r1, r5
 8007816:	4baa      	ldr	r3, [pc, #680]	; (8007ac0 <_dtoa_r+0x698>)
 8007818:	f7f8 fe2a 	bl	8000470 <__aeabi_dcmplt>
 800781c:	2800      	cmp	r0, #0
 800781e:	d100      	bne.n	8007822 <_dtoa_r+0x3fa>
 8007820:	e090      	b.n	8007944 <_dtoa_r+0x51c>
 8007822:	9b07      	ldr	r3, [sp, #28]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d100      	bne.n	800782a <_dtoa_r+0x402>
 8007828:	e08c      	b.n	8007944 <_dtoa_r+0x51c>
 800782a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800782c:	2b00      	cmp	r3, #0
 800782e:	dd46      	ble.n	80078be <_dtoa_r+0x496>
 8007830:	9b02      	ldr	r3, [sp, #8]
 8007832:	2200      	movs	r2, #0
 8007834:	0020      	movs	r0, r4
 8007836:	0029      	movs	r1, r5
 8007838:	1e5e      	subs	r6, r3, #1
 800783a:	4ba2      	ldr	r3, [pc, #648]	; (8007ac4 <_dtoa_r+0x69c>)
 800783c:	f7fa fcd8 	bl	80021f0 <__aeabi_dmul>
 8007840:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007842:	9008      	str	r0, [sp, #32]
 8007844:	9109      	str	r1, [sp, #36]	; 0x24
 8007846:	3301      	adds	r3, #1
 8007848:	9310      	str	r3, [sp, #64]	; 0x40
 800784a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800784c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800784e:	9c08      	ldr	r4, [sp, #32]
 8007850:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007852:	9314      	str	r3, [sp, #80]	; 0x50
 8007854:	f7fb fb1e 	bl	8002e94 <__aeabi_i2d>
 8007858:	0022      	movs	r2, r4
 800785a:	002b      	movs	r3, r5
 800785c:	f7fa fcc8 	bl	80021f0 <__aeabi_dmul>
 8007860:	2200      	movs	r2, #0
 8007862:	4b99      	ldr	r3, [pc, #612]	; (8007ac8 <_dtoa_r+0x6a0>)
 8007864:	f7f9 fd86 	bl	8001374 <__aeabi_dadd>
 8007868:	9010      	str	r0, [sp, #64]	; 0x40
 800786a:	9111      	str	r1, [sp, #68]	; 0x44
 800786c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800786e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007870:	9208      	str	r2, [sp, #32]
 8007872:	9309      	str	r3, [sp, #36]	; 0x24
 8007874:	4a95      	ldr	r2, [pc, #596]	; (8007acc <_dtoa_r+0x6a4>)
 8007876:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007878:	4694      	mov	ip, r2
 800787a:	4463      	add	r3, ip
 800787c:	9317      	str	r3, [sp, #92]	; 0x5c
 800787e:	9309      	str	r3, [sp, #36]	; 0x24
 8007880:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007882:	2b00      	cmp	r3, #0
 8007884:	d161      	bne.n	800794a <_dtoa_r+0x522>
 8007886:	2200      	movs	r2, #0
 8007888:	0020      	movs	r0, r4
 800788a:	0029      	movs	r1, r5
 800788c:	4b90      	ldr	r3, [pc, #576]	; (8007ad0 <_dtoa_r+0x6a8>)
 800788e:	f7fa ff1b 	bl	80026c8 <__aeabi_dsub>
 8007892:	9a08      	ldr	r2, [sp, #32]
 8007894:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007896:	0004      	movs	r4, r0
 8007898:	000d      	movs	r5, r1
 800789a:	f7f8 fdfd 	bl	8000498 <__aeabi_dcmpgt>
 800789e:	2800      	cmp	r0, #0
 80078a0:	d000      	beq.n	80078a4 <_dtoa_r+0x47c>
 80078a2:	e2af      	b.n	8007e04 <_dtoa_r+0x9dc>
 80078a4:	488b      	ldr	r0, [pc, #556]	; (8007ad4 <_dtoa_r+0x6ac>)
 80078a6:	9911      	ldr	r1, [sp, #68]	; 0x44
 80078a8:	4684      	mov	ip, r0
 80078aa:	4461      	add	r1, ip
 80078ac:	000b      	movs	r3, r1
 80078ae:	0020      	movs	r0, r4
 80078b0:	0029      	movs	r1, r5
 80078b2:	9a08      	ldr	r2, [sp, #32]
 80078b4:	f7f8 fddc 	bl	8000470 <__aeabi_dcmplt>
 80078b8:	2800      	cmp	r0, #0
 80078ba:	d000      	beq.n	80078be <_dtoa_r+0x496>
 80078bc:	e29f      	b.n	8007dfe <_dtoa_r+0x9d6>
 80078be:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80078c0:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 80078c2:	9308      	str	r3, [sp, #32]
 80078c4:	9409      	str	r4, [sp, #36]	; 0x24
 80078c6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	da00      	bge.n	80078ce <_dtoa_r+0x4a6>
 80078cc:	e172      	b.n	8007bb4 <_dtoa_r+0x78c>
 80078ce:	9a02      	ldr	r2, [sp, #8]
 80078d0:	2a0e      	cmp	r2, #14
 80078d2:	dd00      	ble.n	80078d6 <_dtoa_r+0x4ae>
 80078d4:	e16e      	b.n	8007bb4 <_dtoa_r+0x78c>
 80078d6:	4b78      	ldr	r3, [pc, #480]	; (8007ab8 <_dtoa_r+0x690>)
 80078d8:	00d2      	lsls	r2, r2, #3
 80078da:	189b      	adds	r3, r3, r2
 80078dc:	685c      	ldr	r4, [r3, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	930a      	str	r3, [sp, #40]	; 0x28
 80078e2:	940b      	str	r4, [sp, #44]	; 0x2c
 80078e4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	db00      	blt.n	80078ec <_dtoa_r+0x4c4>
 80078ea:	e0f7      	b.n	8007adc <_dtoa_r+0x6b4>
 80078ec:	9b07      	ldr	r3, [sp, #28]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	dd00      	ble.n	80078f4 <_dtoa_r+0x4cc>
 80078f2:	e0f3      	b.n	8007adc <_dtoa_r+0x6b4>
 80078f4:	d000      	beq.n	80078f8 <_dtoa_r+0x4d0>
 80078f6:	e282      	b.n	8007dfe <_dtoa_r+0x9d6>
 80078f8:	980a      	ldr	r0, [sp, #40]	; 0x28
 80078fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80078fc:	2200      	movs	r2, #0
 80078fe:	4b74      	ldr	r3, [pc, #464]	; (8007ad0 <_dtoa_r+0x6a8>)
 8007900:	f7fa fc76 	bl	80021f0 <__aeabi_dmul>
 8007904:	9a08      	ldr	r2, [sp, #32]
 8007906:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007908:	f7f8 fdd0 	bl	80004ac <__aeabi_dcmpge>
 800790c:	9e07      	ldr	r6, [sp, #28]
 800790e:	0035      	movs	r5, r6
 8007910:	2800      	cmp	r0, #0
 8007912:	d000      	beq.n	8007916 <_dtoa_r+0x4ee>
 8007914:	e259      	b.n	8007dca <_dtoa_r+0x9a2>
 8007916:	9b06      	ldr	r3, [sp, #24]
 8007918:	9a06      	ldr	r2, [sp, #24]
 800791a:	3301      	adds	r3, #1
 800791c:	9308      	str	r3, [sp, #32]
 800791e:	2331      	movs	r3, #49	; 0x31
 8007920:	7013      	strb	r3, [r2, #0]
 8007922:	9b02      	ldr	r3, [sp, #8]
 8007924:	3301      	adds	r3, #1
 8007926:	9302      	str	r3, [sp, #8]
 8007928:	e254      	b.n	8007dd4 <_dtoa_r+0x9ac>
 800792a:	4234      	tst	r4, r6
 800792c:	d007      	beq.n	800793e <_dtoa_r+0x516>
 800792e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007930:	3301      	adds	r3, #1
 8007932:	9310      	str	r3, [sp, #64]	; 0x40
 8007934:	682a      	ldr	r2, [r5, #0]
 8007936:	686b      	ldr	r3, [r5, #4]
 8007938:	f7fa fc5a 	bl	80021f0 <__aeabi_dmul>
 800793c:	0033      	movs	r3, r6
 800793e:	1064      	asrs	r4, r4, #1
 8007940:	3508      	adds	r5, #8
 8007942:	e75a      	b.n	80077fa <_dtoa_r+0x3d2>
 8007944:	9e02      	ldr	r6, [sp, #8]
 8007946:	9b07      	ldr	r3, [sp, #28]
 8007948:	e780      	b.n	800784c <_dtoa_r+0x424>
 800794a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800794c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800794e:	1e5a      	subs	r2, r3, #1
 8007950:	4b59      	ldr	r3, [pc, #356]	; (8007ab8 <_dtoa_r+0x690>)
 8007952:	00d2      	lsls	r2, r2, #3
 8007954:	189b      	adds	r3, r3, r2
 8007956:	681a      	ldr	r2, [r3, #0]
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	2900      	cmp	r1, #0
 800795c:	d051      	beq.n	8007a02 <_dtoa_r+0x5da>
 800795e:	2000      	movs	r0, #0
 8007960:	495d      	ldr	r1, [pc, #372]	; (8007ad8 <_dtoa_r+0x6b0>)
 8007962:	f7fa f843 	bl	80019ec <__aeabi_ddiv>
 8007966:	9a08      	ldr	r2, [sp, #32]
 8007968:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800796a:	f7fa fead 	bl	80026c8 <__aeabi_dsub>
 800796e:	9a06      	ldr	r2, [sp, #24]
 8007970:	9b06      	ldr	r3, [sp, #24]
 8007972:	4694      	mov	ip, r2
 8007974:	9317      	str	r3, [sp, #92]	; 0x5c
 8007976:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007978:	9010      	str	r0, [sp, #64]	; 0x40
 800797a:	9111      	str	r1, [sp, #68]	; 0x44
 800797c:	4463      	add	r3, ip
 800797e:	9319      	str	r3, [sp, #100]	; 0x64
 8007980:	0029      	movs	r1, r5
 8007982:	0020      	movs	r0, r4
 8007984:	f7fb fa50 	bl	8002e28 <__aeabi_d2iz>
 8007988:	9014      	str	r0, [sp, #80]	; 0x50
 800798a:	f7fb fa83 	bl	8002e94 <__aeabi_i2d>
 800798e:	0002      	movs	r2, r0
 8007990:	000b      	movs	r3, r1
 8007992:	0020      	movs	r0, r4
 8007994:	0029      	movs	r1, r5
 8007996:	f7fa fe97 	bl	80026c8 <__aeabi_dsub>
 800799a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800799c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800799e:	3301      	adds	r3, #1
 80079a0:	9308      	str	r3, [sp, #32]
 80079a2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80079a4:	0004      	movs	r4, r0
 80079a6:	3330      	adds	r3, #48	; 0x30
 80079a8:	7013      	strb	r3, [r2, #0]
 80079aa:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80079ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80079ae:	000d      	movs	r5, r1
 80079b0:	f7f8 fd5e 	bl	8000470 <__aeabi_dcmplt>
 80079b4:	2800      	cmp	r0, #0
 80079b6:	d175      	bne.n	8007aa4 <_dtoa_r+0x67c>
 80079b8:	0022      	movs	r2, r4
 80079ba:	002b      	movs	r3, r5
 80079bc:	2000      	movs	r0, #0
 80079be:	4940      	ldr	r1, [pc, #256]	; (8007ac0 <_dtoa_r+0x698>)
 80079c0:	f7fa fe82 	bl	80026c8 <__aeabi_dsub>
 80079c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80079c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80079c8:	f7f8 fd52 	bl	8000470 <__aeabi_dcmplt>
 80079cc:	2800      	cmp	r0, #0
 80079ce:	d000      	beq.n	80079d2 <_dtoa_r+0x5aa>
 80079d0:	e0d2      	b.n	8007b78 <_dtoa_r+0x750>
 80079d2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80079d4:	9a08      	ldr	r2, [sp, #32]
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d100      	bne.n	80079dc <_dtoa_r+0x5b4>
 80079da:	e770      	b.n	80078be <_dtoa_r+0x496>
 80079dc:	9810      	ldr	r0, [sp, #64]	; 0x40
 80079de:	9911      	ldr	r1, [sp, #68]	; 0x44
 80079e0:	2200      	movs	r2, #0
 80079e2:	4b38      	ldr	r3, [pc, #224]	; (8007ac4 <_dtoa_r+0x69c>)
 80079e4:	f7fa fc04 	bl	80021f0 <__aeabi_dmul>
 80079e8:	4b36      	ldr	r3, [pc, #216]	; (8007ac4 <_dtoa_r+0x69c>)
 80079ea:	9010      	str	r0, [sp, #64]	; 0x40
 80079ec:	9111      	str	r1, [sp, #68]	; 0x44
 80079ee:	2200      	movs	r2, #0
 80079f0:	0020      	movs	r0, r4
 80079f2:	0029      	movs	r1, r5
 80079f4:	f7fa fbfc 	bl	80021f0 <__aeabi_dmul>
 80079f8:	9b08      	ldr	r3, [sp, #32]
 80079fa:	0004      	movs	r4, r0
 80079fc:	000d      	movs	r5, r1
 80079fe:	9317      	str	r3, [sp, #92]	; 0x5c
 8007a00:	e7be      	b.n	8007980 <_dtoa_r+0x558>
 8007a02:	9808      	ldr	r0, [sp, #32]
 8007a04:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a06:	f7fa fbf3 	bl	80021f0 <__aeabi_dmul>
 8007a0a:	9a06      	ldr	r2, [sp, #24]
 8007a0c:	9b06      	ldr	r3, [sp, #24]
 8007a0e:	4694      	mov	ip, r2
 8007a10:	9308      	str	r3, [sp, #32]
 8007a12:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007a14:	9010      	str	r0, [sp, #64]	; 0x40
 8007a16:	9111      	str	r1, [sp, #68]	; 0x44
 8007a18:	4463      	add	r3, ip
 8007a1a:	9319      	str	r3, [sp, #100]	; 0x64
 8007a1c:	0029      	movs	r1, r5
 8007a1e:	0020      	movs	r0, r4
 8007a20:	f7fb fa02 	bl	8002e28 <__aeabi_d2iz>
 8007a24:	9017      	str	r0, [sp, #92]	; 0x5c
 8007a26:	f7fb fa35 	bl	8002e94 <__aeabi_i2d>
 8007a2a:	0002      	movs	r2, r0
 8007a2c:	000b      	movs	r3, r1
 8007a2e:	0020      	movs	r0, r4
 8007a30:	0029      	movs	r1, r5
 8007a32:	f7fa fe49 	bl	80026c8 <__aeabi_dsub>
 8007a36:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007a38:	9a08      	ldr	r2, [sp, #32]
 8007a3a:	3330      	adds	r3, #48	; 0x30
 8007a3c:	7013      	strb	r3, [r2, #0]
 8007a3e:	0013      	movs	r3, r2
 8007a40:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007a42:	3301      	adds	r3, #1
 8007a44:	0004      	movs	r4, r0
 8007a46:	000d      	movs	r5, r1
 8007a48:	9308      	str	r3, [sp, #32]
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d12c      	bne.n	8007aa8 <_dtoa_r+0x680>
 8007a4e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007a50:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007a52:	9a06      	ldr	r2, [sp, #24]
 8007a54:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007a56:	4694      	mov	ip, r2
 8007a58:	4463      	add	r3, ip
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	9308      	str	r3, [sp, #32]
 8007a5e:	4b1e      	ldr	r3, [pc, #120]	; (8007ad8 <_dtoa_r+0x6b0>)
 8007a60:	f7f9 fc88 	bl	8001374 <__aeabi_dadd>
 8007a64:	0002      	movs	r2, r0
 8007a66:	000b      	movs	r3, r1
 8007a68:	0020      	movs	r0, r4
 8007a6a:	0029      	movs	r1, r5
 8007a6c:	f7f8 fd14 	bl	8000498 <__aeabi_dcmpgt>
 8007a70:	2800      	cmp	r0, #0
 8007a72:	d000      	beq.n	8007a76 <_dtoa_r+0x64e>
 8007a74:	e080      	b.n	8007b78 <_dtoa_r+0x750>
 8007a76:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007a78:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007a7a:	2000      	movs	r0, #0
 8007a7c:	4916      	ldr	r1, [pc, #88]	; (8007ad8 <_dtoa_r+0x6b0>)
 8007a7e:	f7fa fe23 	bl	80026c8 <__aeabi_dsub>
 8007a82:	0002      	movs	r2, r0
 8007a84:	000b      	movs	r3, r1
 8007a86:	0020      	movs	r0, r4
 8007a88:	0029      	movs	r1, r5
 8007a8a:	f7f8 fcf1 	bl	8000470 <__aeabi_dcmplt>
 8007a8e:	2800      	cmp	r0, #0
 8007a90:	d100      	bne.n	8007a94 <_dtoa_r+0x66c>
 8007a92:	e714      	b.n	80078be <_dtoa_r+0x496>
 8007a94:	9b08      	ldr	r3, [sp, #32]
 8007a96:	001a      	movs	r2, r3
 8007a98:	3a01      	subs	r2, #1
 8007a9a:	9208      	str	r2, [sp, #32]
 8007a9c:	7812      	ldrb	r2, [r2, #0]
 8007a9e:	2a30      	cmp	r2, #48	; 0x30
 8007aa0:	d0f8      	beq.n	8007a94 <_dtoa_r+0x66c>
 8007aa2:	9308      	str	r3, [sp, #32]
 8007aa4:	9602      	str	r6, [sp, #8]
 8007aa6:	e055      	b.n	8007b54 <_dtoa_r+0x72c>
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	4b06      	ldr	r3, [pc, #24]	; (8007ac4 <_dtoa_r+0x69c>)
 8007aac:	f7fa fba0 	bl	80021f0 <__aeabi_dmul>
 8007ab0:	0004      	movs	r4, r0
 8007ab2:	000d      	movs	r5, r1
 8007ab4:	e7b2      	b.n	8007a1c <_dtoa_r+0x5f4>
 8007ab6:	46c0      	nop			; (mov r8, r8)
 8007ab8:	0800c0d8 	.word	0x0800c0d8
 8007abc:	0800c0b0 	.word	0x0800c0b0
 8007ac0:	3ff00000 	.word	0x3ff00000
 8007ac4:	40240000 	.word	0x40240000
 8007ac8:	401c0000 	.word	0x401c0000
 8007acc:	fcc00000 	.word	0xfcc00000
 8007ad0:	40140000 	.word	0x40140000
 8007ad4:	7cc00000 	.word	0x7cc00000
 8007ad8:	3fe00000 	.word	0x3fe00000
 8007adc:	9b07      	ldr	r3, [sp, #28]
 8007ade:	9e06      	ldr	r6, [sp, #24]
 8007ae0:	3b01      	subs	r3, #1
 8007ae2:	199b      	adds	r3, r3, r6
 8007ae4:	930c      	str	r3, [sp, #48]	; 0x30
 8007ae6:	9c08      	ldr	r4, [sp, #32]
 8007ae8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007aea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007aec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007aee:	0020      	movs	r0, r4
 8007af0:	0029      	movs	r1, r5
 8007af2:	f7f9 ff7b 	bl	80019ec <__aeabi_ddiv>
 8007af6:	f7fb f997 	bl	8002e28 <__aeabi_d2iz>
 8007afa:	9007      	str	r0, [sp, #28]
 8007afc:	f7fb f9ca 	bl	8002e94 <__aeabi_i2d>
 8007b00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b04:	f7fa fb74 	bl	80021f0 <__aeabi_dmul>
 8007b08:	0002      	movs	r2, r0
 8007b0a:	000b      	movs	r3, r1
 8007b0c:	0020      	movs	r0, r4
 8007b0e:	0029      	movs	r1, r5
 8007b10:	f7fa fdda 	bl	80026c8 <__aeabi_dsub>
 8007b14:	0033      	movs	r3, r6
 8007b16:	9a07      	ldr	r2, [sp, #28]
 8007b18:	3601      	adds	r6, #1
 8007b1a:	3230      	adds	r2, #48	; 0x30
 8007b1c:	701a      	strb	r2, [r3, #0]
 8007b1e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b20:	9608      	str	r6, [sp, #32]
 8007b22:	429a      	cmp	r2, r3
 8007b24:	d139      	bne.n	8007b9a <_dtoa_r+0x772>
 8007b26:	0002      	movs	r2, r0
 8007b28:	000b      	movs	r3, r1
 8007b2a:	f7f9 fc23 	bl	8001374 <__aeabi_dadd>
 8007b2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b32:	0004      	movs	r4, r0
 8007b34:	000d      	movs	r5, r1
 8007b36:	f7f8 fcaf 	bl	8000498 <__aeabi_dcmpgt>
 8007b3a:	2800      	cmp	r0, #0
 8007b3c:	d11b      	bne.n	8007b76 <_dtoa_r+0x74e>
 8007b3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b42:	0020      	movs	r0, r4
 8007b44:	0029      	movs	r1, r5
 8007b46:	f7f8 fc8d 	bl	8000464 <__aeabi_dcmpeq>
 8007b4a:	2800      	cmp	r0, #0
 8007b4c:	d002      	beq.n	8007b54 <_dtoa_r+0x72c>
 8007b4e:	9b07      	ldr	r3, [sp, #28]
 8007b50:	07db      	lsls	r3, r3, #31
 8007b52:	d410      	bmi.n	8007b76 <_dtoa_r+0x74e>
 8007b54:	0038      	movs	r0, r7
 8007b56:	9905      	ldr	r1, [sp, #20]
 8007b58:	f000 fade 	bl	8008118 <_Bfree>
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	9a08      	ldr	r2, [sp, #32]
 8007b60:	9802      	ldr	r0, [sp, #8]
 8007b62:	7013      	strb	r3, [r2, #0]
 8007b64:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007b66:	3001      	adds	r0, #1
 8007b68:	6018      	str	r0, [r3, #0]
 8007b6a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d100      	bne.n	8007b72 <_dtoa_r+0x74a>
 8007b70:	e4a6      	b.n	80074c0 <_dtoa_r+0x98>
 8007b72:	601a      	str	r2, [r3, #0]
 8007b74:	e4a4      	b.n	80074c0 <_dtoa_r+0x98>
 8007b76:	9e02      	ldr	r6, [sp, #8]
 8007b78:	9b08      	ldr	r3, [sp, #32]
 8007b7a:	9308      	str	r3, [sp, #32]
 8007b7c:	3b01      	subs	r3, #1
 8007b7e:	781a      	ldrb	r2, [r3, #0]
 8007b80:	2a39      	cmp	r2, #57	; 0x39
 8007b82:	d106      	bne.n	8007b92 <_dtoa_r+0x76a>
 8007b84:	9a06      	ldr	r2, [sp, #24]
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d1f7      	bne.n	8007b7a <_dtoa_r+0x752>
 8007b8a:	2230      	movs	r2, #48	; 0x30
 8007b8c:	9906      	ldr	r1, [sp, #24]
 8007b8e:	3601      	adds	r6, #1
 8007b90:	700a      	strb	r2, [r1, #0]
 8007b92:	781a      	ldrb	r2, [r3, #0]
 8007b94:	3201      	adds	r2, #1
 8007b96:	701a      	strb	r2, [r3, #0]
 8007b98:	e784      	b.n	8007aa4 <_dtoa_r+0x67c>
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	4baa      	ldr	r3, [pc, #680]	; (8007e48 <_dtoa_r+0xa20>)
 8007b9e:	f7fa fb27 	bl	80021f0 <__aeabi_dmul>
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	0004      	movs	r4, r0
 8007ba8:	000d      	movs	r5, r1
 8007baa:	f7f8 fc5b 	bl	8000464 <__aeabi_dcmpeq>
 8007bae:	2800      	cmp	r0, #0
 8007bb0:	d09b      	beq.n	8007aea <_dtoa_r+0x6c2>
 8007bb2:	e7cf      	b.n	8007b54 <_dtoa_r+0x72c>
 8007bb4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007bb6:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8007bb8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007bba:	2d00      	cmp	r5, #0
 8007bbc:	d012      	beq.n	8007be4 <_dtoa_r+0x7bc>
 8007bbe:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007bc0:	2a01      	cmp	r2, #1
 8007bc2:	dc66      	bgt.n	8007c92 <_dtoa_r+0x86a>
 8007bc4:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007bc6:	2a00      	cmp	r2, #0
 8007bc8:	d05d      	beq.n	8007c86 <_dtoa_r+0x85e>
 8007bca:	4aa0      	ldr	r2, [pc, #640]	; (8007e4c <_dtoa_r+0xa24>)
 8007bcc:	189b      	adds	r3, r3, r2
 8007bce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bd0:	2101      	movs	r1, #1
 8007bd2:	18d2      	adds	r2, r2, r3
 8007bd4:	920a      	str	r2, [sp, #40]	; 0x28
 8007bd6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007bd8:	0038      	movs	r0, r7
 8007bda:	18d3      	adds	r3, r2, r3
 8007bdc:	930d      	str	r3, [sp, #52]	; 0x34
 8007bde:	f000 fb4b 	bl	8008278 <__i2b>
 8007be2:	0005      	movs	r5, r0
 8007be4:	2c00      	cmp	r4, #0
 8007be6:	dd0e      	ble.n	8007c06 <_dtoa_r+0x7de>
 8007be8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	dd0b      	ble.n	8007c06 <_dtoa_r+0x7de>
 8007bee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007bf0:	0023      	movs	r3, r4
 8007bf2:	4294      	cmp	r4, r2
 8007bf4:	dd00      	ble.n	8007bf8 <_dtoa_r+0x7d0>
 8007bf6:	0013      	movs	r3, r2
 8007bf8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bfa:	1ae4      	subs	r4, r4, r3
 8007bfc:	1ad2      	subs	r2, r2, r3
 8007bfe:	920a      	str	r2, [sp, #40]	; 0x28
 8007c00:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c02:	1ad3      	subs	r3, r2, r3
 8007c04:	930d      	str	r3, [sp, #52]	; 0x34
 8007c06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d01f      	beq.n	8007c4c <_dtoa_r+0x824>
 8007c0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d054      	beq.n	8007cbc <_dtoa_r+0x894>
 8007c12:	2e00      	cmp	r6, #0
 8007c14:	dd11      	ble.n	8007c3a <_dtoa_r+0x812>
 8007c16:	0029      	movs	r1, r5
 8007c18:	0032      	movs	r2, r6
 8007c1a:	0038      	movs	r0, r7
 8007c1c:	f000 fbf2 	bl	8008404 <__pow5mult>
 8007c20:	9a05      	ldr	r2, [sp, #20]
 8007c22:	0001      	movs	r1, r0
 8007c24:	0005      	movs	r5, r0
 8007c26:	0038      	movs	r0, r7
 8007c28:	f000 fb3c 	bl	80082a4 <__multiply>
 8007c2c:	9905      	ldr	r1, [sp, #20]
 8007c2e:	9014      	str	r0, [sp, #80]	; 0x50
 8007c30:	0038      	movs	r0, r7
 8007c32:	f000 fa71 	bl	8008118 <_Bfree>
 8007c36:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007c38:	9305      	str	r3, [sp, #20]
 8007c3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c3c:	1b9a      	subs	r2, r3, r6
 8007c3e:	42b3      	cmp	r3, r6
 8007c40:	d004      	beq.n	8007c4c <_dtoa_r+0x824>
 8007c42:	0038      	movs	r0, r7
 8007c44:	9905      	ldr	r1, [sp, #20]
 8007c46:	f000 fbdd 	bl	8008404 <__pow5mult>
 8007c4a:	9005      	str	r0, [sp, #20]
 8007c4c:	2101      	movs	r1, #1
 8007c4e:	0038      	movs	r0, r7
 8007c50:	f000 fb12 	bl	8008278 <__i2b>
 8007c54:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c56:	0006      	movs	r6, r0
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	dd31      	ble.n	8007cc0 <_dtoa_r+0x898>
 8007c5c:	001a      	movs	r2, r3
 8007c5e:	0001      	movs	r1, r0
 8007c60:	0038      	movs	r0, r7
 8007c62:	f000 fbcf 	bl	8008404 <__pow5mult>
 8007c66:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c68:	0006      	movs	r6, r0
 8007c6a:	2b01      	cmp	r3, #1
 8007c6c:	dd2d      	ble.n	8007cca <_dtoa_r+0x8a2>
 8007c6e:	2300      	movs	r3, #0
 8007c70:	930e      	str	r3, [sp, #56]	; 0x38
 8007c72:	6933      	ldr	r3, [r6, #16]
 8007c74:	3303      	adds	r3, #3
 8007c76:	009b      	lsls	r3, r3, #2
 8007c78:	18f3      	adds	r3, r6, r3
 8007c7a:	6858      	ldr	r0, [r3, #4]
 8007c7c:	f000 fab4 	bl	80081e8 <__hi0bits>
 8007c80:	2320      	movs	r3, #32
 8007c82:	1a18      	subs	r0, r3, r0
 8007c84:	e039      	b.n	8007cfa <_dtoa_r+0x8d2>
 8007c86:	2336      	movs	r3, #54	; 0x36
 8007c88:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007c8a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8007c8c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007c8e:	1a9b      	subs	r3, r3, r2
 8007c90:	e79d      	b.n	8007bce <_dtoa_r+0x7a6>
 8007c92:	9b07      	ldr	r3, [sp, #28]
 8007c94:	1e5e      	subs	r6, r3, #1
 8007c96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c98:	42b3      	cmp	r3, r6
 8007c9a:	db07      	blt.n	8007cac <_dtoa_r+0x884>
 8007c9c:	1b9e      	subs	r6, r3, r6
 8007c9e:	9b07      	ldr	r3, [sp, #28]
 8007ca0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	da93      	bge.n	8007bce <_dtoa_r+0x7a6>
 8007ca6:	1ae4      	subs	r4, r4, r3
 8007ca8:	2300      	movs	r3, #0
 8007caa:	e790      	b.n	8007bce <_dtoa_r+0x7a6>
 8007cac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007cae:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007cb0:	1af3      	subs	r3, r6, r3
 8007cb2:	18d3      	adds	r3, r2, r3
 8007cb4:	960e      	str	r6, [sp, #56]	; 0x38
 8007cb6:	9315      	str	r3, [sp, #84]	; 0x54
 8007cb8:	2600      	movs	r6, #0
 8007cba:	e7f0      	b.n	8007c9e <_dtoa_r+0x876>
 8007cbc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007cbe:	e7c0      	b.n	8007c42 <_dtoa_r+0x81a>
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	930e      	str	r3, [sp, #56]	; 0x38
 8007cc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007cc6:	2b01      	cmp	r3, #1
 8007cc8:	dc13      	bgt.n	8007cf2 <_dtoa_r+0x8ca>
 8007cca:	2300      	movs	r3, #0
 8007ccc:	930e      	str	r3, [sp, #56]	; 0x38
 8007cce:	9b08      	ldr	r3, [sp, #32]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d10e      	bne.n	8007cf2 <_dtoa_r+0x8ca>
 8007cd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cd6:	031b      	lsls	r3, r3, #12
 8007cd8:	d10b      	bne.n	8007cf2 <_dtoa_r+0x8ca>
 8007cda:	4b5d      	ldr	r3, [pc, #372]	; (8007e50 <_dtoa_r+0xa28>)
 8007cdc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cde:	4213      	tst	r3, r2
 8007ce0:	d007      	beq.n	8007cf2 <_dtoa_r+0x8ca>
 8007ce2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	930a      	str	r3, [sp, #40]	; 0x28
 8007ce8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cea:	3301      	adds	r3, #1
 8007cec:	930d      	str	r3, [sp, #52]	; 0x34
 8007cee:	2301      	movs	r3, #1
 8007cf0:	930e      	str	r3, [sp, #56]	; 0x38
 8007cf2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007cf4:	2001      	movs	r0, #1
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d1bb      	bne.n	8007c72 <_dtoa_r+0x84a>
 8007cfa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cfc:	221f      	movs	r2, #31
 8007cfe:	1818      	adds	r0, r3, r0
 8007d00:	0003      	movs	r3, r0
 8007d02:	4013      	ands	r3, r2
 8007d04:	4210      	tst	r0, r2
 8007d06:	d046      	beq.n	8007d96 <_dtoa_r+0x96e>
 8007d08:	3201      	adds	r2, #1
 8007d0a:	1ad2      	subs	r2, r2, r3
 8007d0c:	2a04      	cmp	r2, #4
 8007d0e:	dd3f      	ble.n	8007d90 <_dtoa_r+0x968>
 8007d10:	221c      	movs	r2, #28
 8007d12:	1ad3      	subs	r3, r2, r3
 8007d14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d16:	18e4      	adds	r4, r4, r3
 8007d18:	18d2      	adds	r2, r2, r3
 8007d1a:	920a      	str	r2, [sp, #40]	; 0x28
 8007d1c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007d1e:	18d3      	adds	r3, r2, r3
 8007d20:	930d      	str	r3, [sp, #52]	; 0x34
 8007d22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	dd05      	ble.n	8007d34 <_dtoa_r+0x90c>
 8007d28:	001a      	movs	r2, r3
 8007d2a:	0038      	movs	r0, r7
 8007d2c:	9905      	ldr	r1, [sp, #20]
 8007d2e:	f000 fbc5 	bl	80084bc <__lshift>
 8007d32:	9005      	str	r0, [sp, #20]
 8007d34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	dd05      	ble.n	8007d46 <_dtoa_r+0x91e>
 8007d3a:	0031      	movs	r1, r6
 8007d3c:	001a      	movs	r2, r3
 8007d3e:	0038      	movs	r0, r7
 8007d40:	f000 fbbc 	bl	80084bc <__lshift>
 8007d44:	0006      	movs	r6, r0
 8007d46:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d026      	beq.n	8007d9a <_dtoa_r+0x972>
 8007d4c:	0031      	movs	r1, r6
 8007d4e:	9805      	ldr	r0, [sp, #20]
 8007d50:	f000 fc22 	bl	8008598 <__mcmp>
 8007d54:	2800      	cmp	r0, #0
 8007d56:	da20      	bge.n	8007d9a <_dtoa_r+0x972>
 8007d58:	9b02      	ldr	r3, [sp, #8]
 8007d5a:	220a      	movs	r2, #10
 8007d5c:	3b01      	subs	r3, #1
 8007d5e:	9302      	str	r3, [sp, #8]
 8007d60:	0038      	movs	r0, r7
 8007d62:	2300      	movs	r3, #0
 8007d64:	9905      	ldr	r1, [sp, #20]
 8007d66:	f000 f9fb 	bl	8008160 <__multadd>
 8007d6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007d6c:	9005      	str	r0, [sp, #20]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d100      	bne.n	8007d74 <_dtoa_r+0x94c>
 8007d72:	e166      	b.n	8008042 <_dtoa_r+0xc1a>
 8007d74:	2300      	movs	r3, #0
 8007d76:	0029      	movs	r1, r5
 8007d78:	220a      	movs	r2, #10
 8007d7a:	0038      	movs	r0, r7
 8007d7c:	f000 f9f0 	bl	8008160 <__multadd>
 8007d80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d82:	0005      	movs	r5, r0
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	dc47      	bgt.n	8007e18 <_dtoa_r+0x9f0>
 8007d88:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d8a:	2b02      	cmp	r3, #2
 8007d8c:	dc0d      	bgt.n	8007daa <_dtoa_r+0x982>
 8007d8e:	e043      	b.n	8007e18 <_dtoa_r+0x9f0>
 8007d90:	2a04      	cmp	r2, #4
 8007d92:	d0c6      	beq.n	8007d22 <_dtoa_r+0x8fa>
 8007d94:	0013      	movs	r3, r2
 8007d96:	331c      	adds	r3, #28
 8007d98:	e7bc      	b.n	8007d14 <_dtoa_r+0x8ec>
 8007d9a:	9b07      	ldr	r3, [sp, #28]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	dc35      	bgt.n	8007e0c <_dtoa_r+0x9e4>
 8007da0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007da2:	2b02      	cmp	r3, #2
 8007da4:	dd32      	ble.n	8007e0c <_dtoa_r+0x9e4>
 8007da6:	9b07      	ldr	r3, [sp, #28]
 8007da8:	930c      	str	r3, [sp, #48]	; 0x30
 8007daa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d10c      	bne.n	8007dca <_dtoa_r+0x9a2>
 8007db0:	0031      	movs	r1, r6
 8007db2:	2205      	movs	r2, #5
 8007db4:	0038      	movs	r0, r7
 8007db6:	f000 f9d3 	bl	8008160 <__multadd>
 8007dba:	0006      	movs	r6, r0
 8007dbc:	0001      	movs	r1, r0
 8007dbe:	9805      	ldr	r0, [sp, #20]
 8007dc0:	f000 fbea 	bl	8008598 <__mcmp>
 8007dc4:	2800      	cmp	r0, #0
 8007dc6:	dd00      	ble.n	8007dca <_dtoa_r+0x9a2>
 8007dc8:	e5a5      	b.n	8007916 <_dtoa_r+0x4ee>
 8007dca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007dcc:	43db      	mvns	r3, r3
 8007dce:	9302      	str	r3, [sp, #8]
 8007dd0:	9b06      	ldr	r3, [sp, #24]
 8007dd2:	9308      	str	r3, [sp, #32]
 8007dd4:	2400      	movs	r4, #0
 8007dd6:	0031      	movs	r1, r6
 8007dd8:	0038      	movs	r0, r7
 8007dda:	f000 f99d 	bl	8008118 <_Bfree>
 8007dde:	2d00      	cmp	r5, #0
 8007de0:	d100      	bne.n	8007de4 <_dtoa_r+0x9bc>
 8007de2:	e6b7      	b.n	8007b54 <_dtoa_r+0x72c>
 8007de4:	2c00      	cmp	r4, #0
 8007de6:	d005      	beq.n	8007df4 <_dtoa_r+0x9cc>
 8007de8:	42ac      	cmp	r4, r5
 8007dea:	d003      	beq.n	8007df4 <_dtoa_r+0x9cc>
 8007dec:	0021      	movs	r1, r4
 8007dee:	0038      	movs	r0, r7
 8007df0:	f000 f992 	bl	8008118 <_Bfree>
 8007df4:	0029      	movs	r1, r5
 8007df6:	0038      	movs	r0, r7
 8007df8:	f000 f98e 	bl	8008118 <_Bfree>
 8007dfc:	e6aa      	b.n	8007b54 <_dtoa_r+0x72c>
 8007dfe:	2600      	movs	r6, #0
 8007e00:	0035      	movs	r5, r6
 8007e02:	e7e2      	b.n	8007dca <_dtoa_r+0x9a2>
 8007e04:	9602      	str	r6, [sp, #8]
 8007e06:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8007e08:	0035      	movs	r5, r6
 8007e0a:	e584      	b.n	8007916 <_dtoa_r+0x4ee>
 8007e0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d100      	bne.n	8007e14 <_dtoa_r+0x9ec>
 8007e12:	e0ce      	b.n	8007fb2 <_dtoa_r+0xb8a>
 8007e14:	9b07      	ldr	r3, [sp, #28]
 8007e16:	930c      	str	r3, [sp, #48]	; 0x30
 8007e18:	2c00      	cmp	r4, #0
 8007e1a:	dd05      	ble.n	8007e28 <_dtoa_r+0xa00>
 8007e1c:	0029      	movs	r1, r5
 8007e1e:	0022      	movs	r2, r4
 8007e20:	0038      	movs	r0, r7
 8007e22:	f000 fb4b 	bl	80084bc <__lshift>
 8007e26:	0005      	movs	r5, r0
 8007e28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e2a:	0028      	movs	r0, r5
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d022      	beq.n	8007e76 <_dtoa_r+0xa4e>
 8007e30:	0038      	movs	r0, r7
 8007e32:	6869      	ldr	r1, [r5, #4]
 8007e34:	f000 f92c 	bl	8008090 <_Balloc>
 8007e38:	1e04      	subs	r4, r0, #0
 8007e3a:	d10f      	bne.n	8007e5c <_dtoa_r+0xa34>
 8007e3c:	0002      	movs	r2, r0
 8007e3e:	4b05      	ldr	r3, [pc, #20]	; (8007e54 <_dtoa_r+0xa2c>)
 8007e40:	4905      	ldr	r1, [pc, #20]	; (8007e58 <_dtoa_r+0xa30>)
 8007e42:	f7ff fb06 	bl	8007452 <_dtoa_r+0x2a>
 8007e46:	46c0      	nop			; (mov r8, r8)
 8007e48:	40240000 	.word	0x40240000
 8007e4c:	00000433 	.word	0x00000433
 8007e50:	7ff00000 	.word	0x7ff00000
 8007e54:	0800c041 	.word	0x0800c041
 8007e58:	000002ea 	.word	0x000002ea
 8007e5c:	0029      	movs	r1, r5
 8007e5e:	692b      	ldr	r3, [r5, #16]
 8007e60:	310c      	adds	r1, #12
 8007e62:	1c9a      	adds	r2, r3, #2
 8007e64:	0092      	lsls	r2, r2, #2
 8007e66:	300c      	adds	r0, #12
 8007e68:	f7fe fdb2 	bl	80069d0 <memcpy>
 8007e6c:	2201      	movs	r2, #1
 8007e6e:	0021      	movs	r1, r4
 8007e70:	0038      	movs	r0, r7
 8007e72:	f000 fb23 	bl	80084bc <__lshift>
 8007e76:	9b06      	ldr	r3, [sp, #24]
 8007e78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e7a:	930a      	str	r3, [sp, #40]	; 0x28
 8007e7c:	3b01      	subs	r3, #1
 8007e7e:	189b      	adds	r3, r3, r2
 8007e80:	2201      	movs	r2, #1
 8007e82:	002c      	movs	r4, r5
 8007e84:	0005      	movs	r5, r0
 8007e86:	9314      	str	r3, [sp, #80]	; 0x50
 8007e88:	9b08      	ldr	r3, [sp, #32]
 8007e8a:	4013      	ands	r3, r2
 8007e8c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e8e:	0031      	movs	r1, r6
 8007e90:	9805      	ldr	r0, [sp, #20]
 8007e92:	f7ff fa3d 	bl	8007310 <quorem>
 8007e96:	0003      	movs	r3, r0
 8007e98:	0021      	movs	r1, r4
 8007e9a:	3330      	adds	r3, #48	; 0x30
 8007e9c:	900d      	str	r0, [sp, #52]	; 0x34
 8007e9e:	9805      	ldr	r0, [sp, #20]
 8007ea0:	9307      	str	r3, [sp, #28]
 8007ea2:	f000 fb79 	bl	8008598 <__mcmp>
 8007ea6:	002a      	movs	r2, r5
 8007ea8:	900e      	str	r0, [sp, #56]	; 0x38
 8007eaa:	0031      	movs	r1, r6
 8007eac:	0038      	movs	r0, r7
 8007eae:	f000 fb8f 	bl	80085d0 <__mdiff>
 8007eb2:	68c3      	ldr	r3, [r0, #12]
 8007eb4:	9008      	str	r0, [sp, #32]
 8007eb6:	9310      	str	r3, [sp, #64]	; 0x40
 8007eb8:	2301      	movs	r3, #1
 8007eba:	930c      	str	r3, [sp, #48]	; 0x30
 8007ebc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d104      	bne.n	8007ecc <_dtoa_r+0xaa4>
 8007ec2:	0001      	movs	r1, r0
 8007ec4:	9805      	ldr	r0, [sp, #20]
 8007ec6:	f000 fb67 	bl	8008598 <__mcmp>
 8007eca:	900c      	str	r0, [sp, #48]	; 0x30
 8007ecc:	0038      	movs	r0, r7
 8007ece:	9908      	ldr	r1, [sp, #32]
 8007ed0:	f000 f922 	bl	8008118 <_Bfree>
 8007ed4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ed6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ed8:	3301      	adds	r3, #1
 8007eda:	9308      	str	r3, [sp, #32]
 8007edc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ede:	4313      	orrs	r3, r2
 8007ee0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007ee2:	4313      	orrs	r3, r2
 8007ee4:	d10c      	bne.n	8007f00 <_dtoa_r+0xad8>
 8007ee6:	9b07      	ldr	r3, [sp, #28]
 8007ee8:	2b39      	cmp	r3, #57	; 0x39
 8007eea:	d026      	beq.n	8007f3a <_dtoa_r+0xb12>
 8007eec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	dd02      	ble.n	8007ef8 <_dtoa_r+0xad0>
 8007ef2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ef4:	3331      	adds	r3, #49	; 0x31
 8007ef6:	9307      	str	r3, [sp, #28]
 8007ef8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007efa:	9a07      	ldr	r2, [sp, #28]
 8007efc:	701a      	strb	r2, [r3, #0]
 8007efe:	e76a      	b.n	8007dd6 <_dtoa_r+0x9ae>
 8007f00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	db04      	blt.n	8007f10 <_dtoa_r+0xae8>
 8007f06:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007f08:	4313      	orrs	r3, r2
 8007f0a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	d11f      	bne.n	8007f50 <_dtoa_r+0xb28>
 8007f10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	ddf0      	ble.n	8007ef8 <_dtoa_r+0xad0>
 8007f16:	9905      	ldr	r1, [sp, #20]
 8007f18:	2201      	movs	r2, #1
 8007f1a:	0038      	movs	r0, r7
 8007f1c:	f000 face 	bl	80084bc <__lshift>
 8007f20:	0031      	movs	r1, r6
 8007f22:	9005      	str	r0, [sp, #20]
 8007f24:	f000 fb38 	bl	8008598 <__mcmp>
 8007f28:	2800      	cmp	r0, #0
 8007f2a:	dc03      	bgt.n	8007f34 <_dtoa_r+0xb0c>
 8007f2c:	d1e4      	bne.n	8007ef8 <_dtoa_r+0xad0>
 8007f2e:	9b07      	ldr	r3, [sp, #28]
 8007f30:	07db      	lsls	r3, r3, #31
 8007f32:	d5e1      	bpl.n	8007ef8 <_dtoa_r+0xad0>
 8007f34:	9b07      	ldr	r3, [sp, #28]
 8007f36:	2b39      	cmp	r3, #57	; 0x39
 8007f38:	d1db      	bne.n	8007ef2 <_dtoa_r+0xaca>
 8007f3a:	2339      	movs	r3, #57	; 0x39
 8007f3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f3e:	7013      	strb	r3, [r2, #0]
 8007f40:	9b08      	ldr	r3, [sp, #32]
 8007f42:	9308      	str	r3, [sp, #32]
 8007f44:	3b01      	subs	r3, #1
 8007f46:	781a      	ldrb	r2, [r3, #0]
 8007f48:	2a39      	cmp	r2, #57	; 0x39
 8007f4a:	d068      	beq.n	800801e <_dtoa_r+0xbf6>
 8007f4c:	3201      	adds	r2, #1
 8007f4e:	e7d5      	b.n	8007efc <_dtoa_r+0xad4>
 8007f50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	dd07      	ble.n	8007f66 <_dtoa_r+0xb3e>
 8007f56:	9b07      	ldr	r3, [sp, #28]
 8007f58:	2b39      	cmp	r3, #57	; 0x39
 8007f5a:	d0ee      	beq.n	8007f3a <_dtoa_r+0xb12>
 8007f5c:	9b07      	ldr	r3, [sp, #28]
 8007f5e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f60:	3301      	adds	r3, #1
 8007f62:	7013      	strb	r3, [r2, #0]
 8007f64:	e737      	b.n	8007dd6 <_dtoa_r+0x9ae>
 8007f66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f68:	9a07      	ldr	r2, [sp, #28]
 8007f6a:	701a      	strb	r2, [r3, #0]
 8007f6c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007f6e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d03e      	beq.n	8007ff2 <_dtoa_r+0xbca>
 8007f74:	2300      	movs	r3, #0
 8007f76:	220a      	movs	r2, #10
 8007f78:	9905      	ldr	r1, [sp, #20]
 8007f7a:	0038      	movs	r0, r7
 8007f7c:	f000 f8f0 	bl	8008160 <__multadd>
 8007f80:	2300      	movs	r3, #0
 8007f82:	9005      	str	r0, [sp, #20]
 8007f84:	220a      	movs	r2, #10
 8007f86:	0021      	movs	r1, r4
 8007f88:	0038      	movs	r0, r7
 8007f8a:	42ac      	cmp	r4, r5
 8007f8c:	d106      	bne.n	8007f9c <_dtoa_r+0xb74>
 8007f8e:	f000 f8e7 	bl	8008160 <__multadd>
 8007f92:	0004      	movs	r4, r0
 8007f94:	0005      	movs	r5, r0
 8007f96:	9b08      	ldr	r3, [sp, #32]
 8007f98:	930a      	str	r3, [sp, #40]	; 0x28
 8007f9a:	e778      	b.n	8007e8e <_dtoa_r+0xa66>
 8007f9c:	f000 f8e0 	bl	8008160 <__multadd>
 8007fa0:	0029      	movs	r1, r5
 8007fa2:	0004      	movs	r4, r0
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	220a      	movs	r2, #10
 8007fa8:	0038      	movs	r0, r7
 8007faa:	f000 f8d9 	bl	8008160 <__multadd>
 8007fae:	0005      	movs	r5, r0
 8007fb0:	e7f1      	b.n	8007f96 <_dtoa_r+0xb6e>
 8007fb2:	9b07      	ldr	r3, [sp, #28]
 8007fb4:	930c      	str	r3, [sp, #48]	; 0x30
 8007fb6:	2400      	movs	r4, #0
 8007fb8:	0031      	movs	r1, r6
 8007fba:	9805      	ldr	r0, [sp, #20]
 8007fbc:	f7ff f9a8 	bl	8007310 <quorem>
 8007fc0:	9b06      	ldr	r3, [sp, #24]
 8007fc2:	3030      	adds	r0, #48	; 0x30
 8007fc4:	5518      	strb	r0, [r3, r4]
 8007fc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fc8:	3401      	adds	r4, #1
 8007fca:	9007      	str	r0, [sp, #28]
 8007fcc:	42a3      	cmp	r3, r4
 8007fce:	dd07      	ble.n	8007fe0 <_dtoa_r+0xbb8>
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	220a      	movs	r2, #10
 8007fd4:	0038      	movs	r0, r7
 8007fd6:	9905      	ldr	r1, [sp, #20]
 8007fd8:	f000 f8c2 	bl	8008160 <__multadd>
 8007fdc:	9005      	str	r0, [sp, #20]
 8007fde:	e7eb      	b.n	8007fb8 <_dtoa_r+0xb90>
 8007fe0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fe2:	2001      	movs	r0, #1
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	dd00      	ble.n	8007fea <_dtoa_r+0xbc2>
 8007fe8:	0018      	movs	r0, r3
 8007fea:	2400      	movs	r4, #0
 8007fec:	9b06      	ldr	r3, [sp, #24]
 8007fee:	181b      	adds	r3, r3, r0
 8007ff0:	9308      	str	r3, [sp, #32]
 8007ff2:	9905      	ldr	r1, [sp, #20]
 8007ff4:	2201      	movs	r2, #1
 8007ff6:	0038      	movs	r0, r7
 8007ff8:	f000 fa60 	bl	80084bc <__lshift>
 8007ffc:	0031      	movs	r1, r6
 8007ffe:	9005      	str	r0, [sp, #20]
 8008000:	f000 faca 	bl	8008598 <__mcmp>
 8008004:	2800      	cmp	r0, #0
 8008006:	dc9b      	bgt.n	8007f40 <_dtoa_r+0xb18>
 8008008:	d102      	bne.n	8008010 <_dtoa_r+0xbe8>
 800800a:	9b07      	ldr	r3, [sp, #28]
 800800c:	07db      	lsls	r3, r3, #31
 800800e:	d497      	bmi.n	8007f40 <_dtoa_r+0xb18>
 8008010:	9b08      	ldr	r3, [sp, #32]
 8008012:	9308      	str	r3, [sp, #32]
 8008014:	3b01      	subs	r3, #1
 8008016:	781a      	ldrb	r2, [r3, #0]
 8008018:	2a30      	cmp	r2, #48	; 0x30
 800801a:	d0fa      	beq.n	8008012 <_dtoa_r+0xbea>
 800801c:	e6db      	b.n	8007dd6 <_dtoa_r+0x9ae>
 800801e:	9a06      	ldr	r2, [sp, #24]
 8008020:	429a      	cmp	r2, r3
 8008022:	d18e      	bne.n	8007f42 <_dtoa_r+0xb1a>
 8008024:	9b02      	ldr	r3, [sp, #8]
 8008026:	3301      	adds	r3, #1
 8008028:	9302      	str	r3, [sp, #8]
 800802a:	2331      	movs	r3, #49	; 0x31
 800802c:	e799      	b.n	8007f62 <_dtoa_r+0xb3a>
 800802e:	4b09      	ldr	r3, [pc, #36]	; (8008054 <_dtoa_r+0xc2c>)
 8008030:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008032:	9306      	str	r3, [sp, #24]
 8008034:	4b08      	ldr	r3, [pc, #32]	; (8008058 <_dtoa_r+0xc30>)
 8008036:	2a00      	cmp	r2, #0
 8008038:	d001      	beq.n	800803e <_dtoa_r+0xc16>
 800803a:	f7ff fa3f 	bl	80074bc <_dtoa_r+0x94>
 800803e:	f7ff fa3f 	bl	80074c0 <_dtoa_r+0x98>
 8008042:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008044:	2b00      	cmp	r3, #0
 8008046:	dcb6      	bgt.n	8007fb6 <_dtoa_r+0xb8e>
 8008048:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800804a:	2b02      	cmp	r3, #2
 800804c:	dd00      	ble.n	8008050 <_dtoa_r+0xc28>
 800804e:	e6ac      	b.n	8007daa <_dtoa_r+0x982>
 8008050:	e7b1      	b.n	8007fb6 <_dtoa_r+0xb8e>
 8008052:	46c0      	nop			; (mov r8, r8)
 8008054:	0800bfc2 	.word	0x0800bfc2
 8008058:	0800bfca 	.word	0x0800bfca

0800805c <_localeconv_r>:
 800805c:	4800      	ldr	r0, [pc, #0]	; (8008060 <_localeconv_r+0x4>)
 800805e:	4770      	bx	lr
 8008060:	20000178 	.word	0x20000178

08008064 <malloc>:
 8008064:	b510      	push	{r4, lr}
 8008066:	4b03      	ldr	r3, [pc, #12]	; (8008074 <malloc+0x10>)
 8008068:	0001      	movs	r1, r0
 800806a:	6818      	ldr	r0, [r3, #0]
 800806c:	f000 fc44 	bl	80088f8 <_malloc_r>
 8008070:	bd10      	pop	{r4, pc}
 8008072:	46c0      	nop			; (mov r8, r8)
 8008074:	20000024 	.word	0x20000024

08008078 <memchr>:
 8008078:	b2c9      	uxtb	r1, r1
 800807a:	1882      	adds	r2, r0, r2
 800807c:	4290      	cmp	r0, r2
 800807e:	d101      	bne.n	8008084 <memchr+0xc>
 8008080:	2000      	movs	r0, #0
 8008082:	4770      	bx	lr
 8008084:	7803      	ldrb	r3, [r0, #0]
 8008086:	428b      	cmp	r3, r1
 8008088:	d0fb      	beq.n	8008082 <memchr+0xa>
 800808a:	3001      	adds	r0, #1
 800808c:	e7f6      	b.n	800807c <memchr+0x4>
	...

08008090 <_Balloc>:
 8008090:	b570      	push	{r4, r5, r6, lr}
 8008092:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008094:	0006      	movs	r6, r0
 8008096:	000c      	movs	r4, r1
 8008098:	2d00      	cmp	r5, #0
 800809a:	d10e      	bne.n	80080ba <_Balloc+0x2a>
 800809c:	2010      	movs	r0, #16
 800809e:	f7ff ffe1 	bl	8008064 <malloc>
 80080a2:	1e02      	subs	r2, r0, #0
 80080a4:	6270      	str	r0, [r6, #36]	; 0x24
 80080a6:	d104      	bne.n	80080b2 <_Balloc+0x22>
 80080a8:	2166      	movs	r1, #102	; 0x66
 80080aa:	4b19      	ldr	r3, [pc, #100]	; (8008110 <_Balloc+0x80>)
 80080ac:	4819      	ldr	r0, [pc, #100]	; (8008114 <_Balloc+0x84>)
 80080ae:	f000 fe0d 	bl	8008ccc <__assert_func>
 80080b2:	6045      	str	r5, [r0, #4]
 80080b4:	6085      	str	r5, [r0, #8]
 80080b6:	6005      	str	r5, [r0, #0]
 80080b8:	60c5      	str	r5, [r0, #12]
 80080ba:	6a75      	ldr	r5, [r6, #36]	; 0x24
 80080bc:	68eb      	ldr	r3, [r5, #12]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d013      	beq.n	80080ea <_Balloc+0x5a>
 80080c2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80080c4:	00a2      	lsls	r2, r4, #2
 80080c6:	68db      	ldr	r3, [r3, #12]
 80080c8:	189b      	adds	r3, r3, r2
 80080ca:	6818      	ldr	r0, [r3, #0]
 80080cc:	2800      	cmp	r0, #0
 80080ce:	d118      	bne.n	8008102 <_Balloc+0x72>
 80080d0:	2101      	movs	r1, #1
 80080d2:	000d      	movs	r5, r1
 80080d4:	40a5      	lsls	r5, r4
 80080d6:	1d6a      	adds	r2, r5, #5
 80080d8:	0030      	movs	r0, r6
 80080da:	0092      	lsls	r2, r2, #2
 80080dc:	f000 fb74 	bl	80087c8 <_calloc_r>
 80080e0:	2800      	cmp	r0, #0
 80080e2:	d00c      	beq.n	80080fe <_Balloc+0x6e>
 80080e4:	6044      	str	r4, [r0, #4]
 80080e6:	6085      	str	r5, [r0, #8]
 80080e8:	e00d      	b.n	8008106 <_Balloc+0x76>
 80080ea:	2221      	movs	r2, #33	; 0x21
 80080ec:	2104      	movs	r1, #4
 80080ee:	0030      	movs	r0, r6
 80080f0:	f000 fb6a 	bl	80087c8 <_calloc_r>
 80080f4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80080f6:	60e8      	str	r0, [r5, #12]
 80080f8:	68db      	ldr	r3, [r3, #12]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d1e1      	bne.n	80080c2 <_Balloc+0x32>
 80080fe:	2000      	movs	r0, #0
 8008100:	bd70      	pop	{r4, r5, r6, pc}
 8008102:	6802      	ldr	r2, [r0, #0]
 8008104:	601a      	str	r2, [r3, #0]
 8008106:	2300      	movs	r3, #0
 8008108:	6103      	str	r3, [r0, #16]
 800810a:	60c3      	str	r3, [r0, #12]
 800810c:	e7f8      	b.n	8008100 <_Balloc+0x70>
 800810e:	46c0      	nop			; (mov r8, r8)
 8008110:	0800bfcf 	.word	0x0800bfcf
 8008114:	0800c052 	.word	0x0800c052

08008118 <_Bfree>:
 8008118:	b570      	push	{r4, r5, r6, lr}
 800811a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800811c:	0005      	movs	r5, r0
 800811e:	000c      	movs	r4, r1
 8008120:	2e00      	cmp	r6, #0
 8008122:	d10e      	bne.n	8008142 <_Bfree+0x2a>
 8008124:	2010      	movs	r0, #16
 8008126:	f7ff ff9d 	bl	8008064 <malloc>
 800812a:	1e02      	subs	r2, r0, #0
 800812c:	6268      	str	r0, [r5, #36]	; 0x24
 800812e:	d104      	bne.n	800813a <_Bfree+0x22>
 8008130:	218a      	movs	r1, #138	; 0x8a
 8008132:	4b09      	ldr	r3, [pc, #36]	; (8008158 <_Bfree+0x40>)
 8008134:	4809      	ldr	r0, [pc, #36]	; (800815c <_Bfree+0x44>)
 8008136:	f000 fdc9 	bl	8008ccc <__assert_func>
 800813a:	6046      	str	r6, [r0, #4]
 800813c:	6086      	str	r6, [r0, #8]
 800813e:	6006      	str	r6, [r0, #0]
 8008140:	60c6      	str	r6, [r0, #12]
 8008142:	2c00      	cmp	r4, #0
 8008144:	d007      	beq.n	8008156 <_Bfree+0x3e>
 8008146:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008148:	6862      	ldr	r2, [r4, #4]
 800814a:	68db      	ldr	r3, [r3, #12]
 800814c:	0092      	lsls	r2, r2, #2
 800814e:	189b      	adds	r3, r3, r2
 8008150:	681a      	ldr	r2, [r3, #0]
 8008152:	6022      	str	r2, [r4, #0]
 8008154:	601c      	str	r4, [r3, #0]
 8008156:	bd70      	pop	{r4, r5, r6, pc}
 8008158:	0800bfcf 	.word	0x0800bfcf
 800815c:	0800c052 	.word	0x0800c052

08008160 <__multadd>:
 8008160:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008162:	000e      	movs	r6, r1
 8008164:	9001      	str	r0, [sp, #4]
 8008166:	000c      	movs	r4, r1
 8008168:	001d      	movs	r5, r3
 800816a:	2000      	movs	r0, #0
 800816c:	690f      	ldr	r7, [r1, #16]
 800816e:	3614      	adds	r6, #20
 8008170:	6833      	ldr	r3, [r6, #0]
 8008172:	3001      	adds	r0, #1
 8008174:	b299      	uxth	r1, r3
 8008176:	4351      	muls	r1, r2
 8008178:	0c1b      	lsrs	r3, r3, #16
 800817a:	4353      	muls	r3, r2
 800817c:	1949      	adds	r1, r1, r5
 800817e:	0c0d      	lsrs	r5, r1, #16
 8008180:	195b      	adds	r3, r3, r5
 8008182:	0c1d      	lsrs	r5, r3, #16
 8008184:	b289      	uxth	r1, r1
 8008186:	041b      	lsls	r3, r3, #16
 8008188:	185b      	adds	r3, r3, r1
 800818a:	c608      	stmia	r6!, {r3}
 800818c:	4287      	cmp	r7, r0
 800818e:	dcef      	bgt.n	8008170 <__multadd+0x10>
 8008190:	2d00      	cmp	r5, #0
 8008192:	d022      	beq.n	80081da <__multadd+0x7a>
 8008194:	68a3      	ldr	r3, [r4, #8]
 8008196:	42bb      	cmp	r3, r7
 8008198:	dc19      	bgt.n	80081ce <__multadd+0x6e>
 800819a:	6863      	ldr	r3, [r4, #4]
 800819c:	9801      	ldr	r0, [sp, #4]
 800819e:	1c59      	adds	r1, r3, #1
 80081a0:	f7ff ff76 	bl	8008090 <_Balloc>
 80081a4:	1e06      	subs	r6, r0, #0
 80081a6:	d105      	bne.n	80081b4 <__multadd+0x54>
 80081a8:	0002      	movs	r2, r0
 80081aa:	21b5      	movs	r1, #181	; 0xb5
 80081ac:	4b0c      	ldr	r3, [pc, #48]	; (80081e0 <__multadd+0x80>)
 80081ae:	480d      	ldr	r0, [pc, #52]	; (80081e4 <__multadd+0x84>)
 80081b0:	f000 fd8c 	bl	8008ccc <__assert_func>
 80081b4:	0021      	movs	r1, r4
 80081b6:	6923      	ldr	r3, [r4, #16]
 80081b8:	310c      	adds	r1, #12
 80081ba:	1c9a      	adds	r2, r3, #2
 80081bc:	0092      	lsls	r2, r2, #2
 80081be:	300c      	adds	r0, #12
 80081c0:	f7fe fc06 	bl	80069d0 <memcpy>
 80081c4:	0021      	movs	r1, r4
 80081c6:	9801      	ldr	r0, [sp, #4]
 80081c8:	f7ff ffa6 	bl	8008118 <_Bfree>
 80081cc:	0034      	movs	r4, r6
 80081ce:	1d3b      	adds	r3, r7, #4
 80081d0:	009b      	lsls	r3, r3, #2
 80081d2:	18e3      	adds	r3, r4, r3
 80081d4:	605d      	str	r5, [r3, #4]
 80081d6:	1c7b      	adds	r3, r7, #1
 80081d8:	6123      	str	r3, [r4, #16]
 80081da:	0020      	movs	r0, r4
 80081dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80081de:	46c0      	nop			; (mov r8, r8)
 80081e0:	0800c041 	.word	0x0800c041
 80081e4:	0800c052 	.word	0x0800c052

080081e8 <__hi0bits>:
 80081e8:	0003      	movs	r3, r0
 80081ea:	0c02      	lsrs	r2, r0, #16
 80081ec:	2000      	movs	r0, #0
 80081ee:	4282      	cmp	r2, r0
 80081f0:	d101      	bne.n	80081f6 <__hi0bits+0xe>
 80081f2:	041b      	lsls	r3, r3, #16
 80081f4:	3010      	adds	r0, #16
 80081f6:	0e1a      	lsrs	r2, r3, #24
 80081f8:	d101      	bne.n	80081fe <__hi0bits+0x16>
 80081fa:	3008      	adds	r0, #8
 80081fc:	021b      	lsls	r3, r3, #8
 80081fe:	0f1a      	lsrs	r2, r3, #28
 8008200:	d101      	bne.n	8008206 <__hi0bits+0x1e>
 8008202:	3004      	adds	r0, #4
 8008204:	011b      	lsls	r3, r3, #4
 8008206:	0f9a      	lsrs	r2, r3, #30
 8008208:	d101      	bne.n	800820e <__hi0bits+0x26>
 800820a:	3002      	adds	r0, #2
 800820c:	009b      	lsls	r3, r3, #2
 800820e:	2b00      	cmp	r3, #0
 8008210:	db03      	blt.n	800821a <__hi0bits+0x32>
 8008212:	3001      	adds	r0, #1
 8008214:	005b      	lsls	r3, r3, #1
 8008216:	d400      	bmi.n	800821a <__hi0bits+0x32>
 8008218:	2020      	movs	r0, #32
 800821a:	4770      	bx	lr

0800821c <__lo0bits>:
 800821c:	6803      	ldr	r3, [r0, #0]
 800821e:	0002      	movs	r2, r0
 8008220:	2107      	movs	r1, #7
 8008222:	0018      	movs	r0, r3
 8008224:	4008      	ands	r0, r1
 8008226:	420b      	tst	r3, r1
 8008228:	d00d      	beq.n	8008246 <__lo0bits+0x2a>
 800822a:	3906      	subs	r1, #6
 800822c:	2000      	movs	r0, #0
 800822e:	420b      	tst	r3, r1
 8008230:	d105      	bne.n	800823e <__lo0bits+0x22>
 8008232:	3002      	adds	r0, #2
 8008234:	4203      	tst	r3, r0
 8008236:	d003      	beq.n	8008240 <__lo0bits+0x24>
 8008238:	40cb      	lsrs	r3, r1
 800823a:	0008      	movs	r0, r1
 800823c:	6013      	str	r3, [r2, #0]
 800823e:	4770      	bx	lr
 8008240:	089b      	lsrs	r3, r3, #2
 8008242:	6013      	str	r3, [r2, #0]
 8008244:	e7fb      	b.n	800823e <__lo0bits+0x22>
 8008246:	b299      	uxth	r1, r3
 8008248:	2900      	cmp	r1, #0
 800824a:	d101      	bne.n	8008250 <__lo0bits+0x34>
 800824c:	2010      	movs	r0, #16
 800824e:	0c1b      	lsrs	r3, r3, #16
 8008250:	b2d9      	uxtb	r1, r3
 8008252:	2900      	cmp	r1, #0
 8008254:	d101      	bne.n	800825a <__lo0bits+0x3e>
 8008256:	3008      	adds	r0, #8
 8008258:	0a1b      	lsrs	r3, r3, #8
 800825a:	0719      	lsls	r1, r3, #28
 800825c:	d101      	bne.n	8008262 <__lo0bits+0x46>
 800825e:	3004      	adds	r0, #4
 8008260:	091b      	lsrs	r3, r3, #4
 8008262:	0799      	lsls	r1, r3, #30
 8008264:	d101      	bne.n	800826a <__lo0bits+0x4e>
 8008266:	3002      	adds	r0, #2
 8008268:	089b      	lsrs	r3, r3, #2
 800826a:	07d9      	lsls	r1, r3, #31
 800826c:	d4e9      	bmi.n	8008242 <__lo0bits+0x26>
 800826e:	3001      	adds	r0, #1
 8008270:	085b      	lsrs	r3, r3, #1
 8008272:	d1e6      	bne.n	8008242 <__lo0bits+0x26>
 8008274:	2020      	movs	r0, #32
 8008276:	e7e2      	b.n	800823e <__lo0bits+0x22>

08008278 <__i2b>:
 8008278:	b510      	push	{r4, lr}
 800827a:	000c      	movs	r4, r1
 800827c:	2101      	movs	r1, #1
 800827e:	f7ff ff07 	bl	8008090 <_Balloc>
 8008282:	2800      	cmp	r0, #0
 8008284:	d106      	bne.n	8008294 <__i2b+0x1c>
 8008286:	21a0      	movs	r1, #160	; 0xa0
 8008288:	0002      	movs	r2, r0
 800828a:	4b04      	ldr	r3, [pc, #16]	; (800829c <__i2b+0x24>)
 800828c:	4804      	ldr	r0, [pc, #16]	; (80082a0 <__i2b+0x28>)
 800828e:	0049      	lsls	r1, r1, #1
 8008290:	f000 fd1c 	bl	8008ccc <__assert_func>
 8008294:	2301      	movs	r3, #1
 8008296:	6144      	str	r4, [r0, #20]
 8008298:	6103      	str	r3, [r0, #16]
 800829a:	bd10      	pop	{r4, pc}
 800829c:	0800c041 	.word	0x0800c041
 80082a0:	0800c052 	.word	0x0800c052

080082a4 <__multiply>:
 80082a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082a6:	690b      	ldr	r3, [r1, #16]
 80082a8:	0014      	movs	r4, r2
 80082aa:	6912      	ldr	r2, [r2, #16]
 80082ac:	000d      	movs	r5, r1
 80082ae:	b089      	sub	sp, #36	; 0x24
 80082b0:	4293      	cmp	r3, r2
 80082b2:	da01      	bge.n	80082b8 <__multiply+0x14>
 80082b4:	0025      	movs	r5, r4
 80082b6:	000c      	movs	r4, r1
 80082b8:	692f      	ldr	r7, [r5, #16]
 80082ba:	6926      	ldr	r6, [r4, #16]
 80082bc:	6869      	ldr	r1, [r5, #4]
 80082be:	19bb      	adds	r3, r7, r6
 80082c0:	9302      	str	r3, [sp, #8]
 80082c2:	68ab      	ldr	r3, [r5, #8]
 80082c4:	19ba      	adds	r2, r7, r6
 80082c6:	4293      	cmp	r3, r2
 80082c8:	da00      	bge.n	80082cc <__multiply+0x28>
 80082ca:	3101      	adds	r1, #1
 80082cc:	f7ff fee0 	bl	8008090 <_Balloc>
 80082d0:	9001      	str	r0, [sp, #4]
 80082d2:	2800      	cmp	r0, #0
 80082d4:	d106      	bne.n	80082e4 <__multiply+0x40>
 80082d6:	215e      	movs	r1, #94	; 0x5e
 80082d8:	0002      	movs	r2, r0
 80082da:	4b48      	ldr	r3, [pc, #288]	; (80083fc <__multiply+0x158>)
 80082dc:	4848      	ldr	r0, [pc, #288]	; (8008400 <__multiply+0x15c>)
 80082de:	31ff      	adds	r1, #255	; 0xff
 80082e0:	f000 fcf4 	bl	8008ccc <__assert_func>
 80082e4:	9b01      	ldr	r3, [sp, #4]
 80082e6:	2200      	movs	r2, #0
 80082e8:	3314      	adds	r3, #20
 80082ea:	469c      	mov	ip, r3
 80082ec:	19bb      	adds	r3, r7, r6
 80082ee:	009b      	lsls	r3, r3, #2
 80082f0:	4463      	add	r3, ip
 80082f2:	9303      	str	r3, [sp, #12]
 80082f4:	4663      	mov	r3, ip
 80082f6:	9903      	ldr	r1, [sp, #12]
 80082f8:	428b      	cmp	r3, r1
 80082fa:	d32c      	bcc.n	8008356 <__multiply+0xb2>
 80082fc:	002b      	movs	r3, r5
 80082fe:	0022      	movs	r2, r4
 8008300:	3314      	adds	r3, #20
 8008302:	00bf      	lsls	r7, r7, #2
 8008304:	3214      	adds	r2, #20
 8008306:	9306      	str	r3, [sp, #24]
 8008308:	00b6      	lsls	r6, r6, #2
 800830a:	19db      	adds	r3, r3, r7
 800830c:	9304      	str	r3, [sp, #16]
 800830e:	1993      	adds	r3, r2, r6
 8008310:	9307      	str	r3, [sp, #28]
 8008312:	2304      	movs	r3, #4
 8008314:	9305      	str	r3, [sp, #20]
 8008316:	002b      	movs	r3, r5
 8008318:	9904      	ldr	r1, [sp, #16]
 800831a:	3315      	adds	r3, #21
 800831c:	9200      	str	r2, [sp, #0]
 800831e:	4299      	cmp	r1, r3
 8008320:	d305      	bcc.n	800832e <__multiply+0x8a>
 8008322:	1b4b      	subs	r3, r1, r5
 8008324:	3b15      	subs	r3, #21
 8008326:	089b      	lsrs	r3, r3, #2
 8008328:	3301      	adds	r3, #1
 800832a:	009b      	lsls	r3, r3, #2
 800832c:	9305      	str	r3, [sp, #20]
 800832e:	9b07      	ldr	r3, [sp, #28]
 8008330:	9a00      	ldr	r2, [sp, #0]
 8008332:	429a      	cmp	r2, r3
 8008334:	d311      	bcc.n	800835a <__multiply+0xb6>
 8008336:	9b02      	ldr	r3, [sp, #8]
 8008338:	2b00      	cmp	r3, #0
 800833a:	dd06      	ble.n	800834a <__multiply+0xa6>
 800833c:	9b03      	ldr	r3, [sp, #12]
 800833e:	3b04      	subs	r3, #4
 8008340:	9303      	str	r3, [sp, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	9300      	str	r3, [sp, #0]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d053      	beq.n	80083f2 <__multiply+0x14e>
 800834a:	9b01      	ldr	r3, [sp, #4]
 800834c:	9a02      	ldr	r2, [sp, #8]
 800834e:	0018      	movs	r0, r3
 8008350:	611a      	str	r2, [r3, #16]
 8008352:	b009      	add	sp, #36	; 0x24
 8008354:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008356:	c304      	stmia	r3!, {r2}
 8008358:	e7cd      	b.n	80082f6 <__multiply+0x52>
 800835a:	9b00      	ldr	r3, [sp, #0]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	b298      	uxth	r0, r3
 8008360:	2800      	cmp	r0, #0
 8008362:	d01b      	beq.n	800839c <__multiply+0xf8>
 8008364:	4667      	mov	r7, ip
 8008366:	2400      	movs	r4, #0
 8008368:	9e06      	ldr	r6, [sp, #24]
 800836a:	ce02      	ldmia	r6!, {r1}
 800836c:	683a      	ldr	r2, [r7, #0]
 800836e:	b28b      	uxth	r3, r1
 8008370:	4343      	muls	r3, r0
 8008372:	b292      	uxth	r2, r2
 8008374:	189b      	adds	r3, r3, r2
 8008376:	191b      	adds	r3, r3, r4
 8008378:	0c0c      	lsrs	r4, r1, #16
 800837a:	4344      	muls	r4, r0
 800837c:	683a      	ldr	r2, [r7, #0]
 800837e:	0c11      	lsrs	r1, r2, #16
 8008380:	1861      	adds	r1, r4, r1
 8008382:	0c1c      	lsrs	r4, r3, #16
 8008384:	1909      	adds	r1, r1, r4
 8008386:	0c0c      	lsrs	r4, r1, #16
 8008388:	b29b      	uxth	r3, r3
 800838a:	0409      	lsls	r1, r1, #16
 800838c:	430b      	orrs	r3, r1
 800838e:	c708      	stmia	r7!, {r3}
 8008390:	9b04      	ldr	r3, [sp, #16]
 8008392:	42b3      	cmp	r3, r6
 8008394:	d8e9      	bhi.n	800836a <__multiply+0xc6>
 8008396:	4663      	mov	r3, ip
 8008398:	9a05      	ldr	r2, [sp, #20]
 800839a:	509c      	str	r4, [r3, r2]
 800839c:	9b00      	ldr	r3, [sp, #0]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	0c1e      	lsrs	r6, r3, #16
 80083a2:	d020      	beq.n	80083e6 <__multiply+0x142>
 80083a4:	4663      	mov	r3, ip
 80083a6:	002c      	movs	r4, r5
 80083a8:	4660      	mov	r0, ip
 80083aa:	2700      	movs	r7, #0
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	3414      	adds	r4, #20
 80083b0:	6822      	ldr	r2, [r4, #0]
 80083b2:	b29b      	uxth	r3, r3
 80083b4:	b291      	uxth	r1, r2
 80083b6:	4371      	muls	r1, r6
 80083b8:	6802      	ldr	r2, [r0, #0]
 80083ba:	0c12      	lsrs	r2, r2, #16
 80083bc:	1889      	adds	r1, r1, r2
 80083be:	19cf      	adds	r7, r1, r7
 80083c0:	0439      	lsls	r1, r7, #16
 80083c2:	430b      	orrs	r3, r1
 80083c4:	6003      	str	r3, [r0, #0]
 80083c6:	cc02      	ldmia	r4!, {r1}
 80083c8:	6843      	ldr	r3, [r0, #4]
 80083ca:	0c09      	lsrs	r1, r1, #16
 80083cc:	4371      	muls	r1, r6
 80083ce:	b29b      	uxth	r3, r3
 80083d0:	0c3f      	lsrs	r7, r7, #16
 80083d2:	18cb      	adds	r3, r1, r3
 80083d4:	9a04      	ldr	r2, [sp, #16]
 80083d6:	19db      	adds	r3, r3, r7
 80083d8:	0c1f      	lsrs	r7, r3, #16
 80083da:	3004      	adds	r0, #4
 80083dc:	42a2      	cmp	r2, r4
 80083de:	d8e7      	bhi.n	80083b0 <__multiply+0x10c>
 80083e0:	4662      	mov	r2, ip
 80083e2:	9905      	ldr	r1, [sp, #20]
 80083e4:	5053      	str	r3, [r2, r1]
 80083e6:	9b00      	ldr	r3, [sp, #0]
 80083e8:	3304      	adds	r3, #4
 80083ea:	9300      	str	r3, [sp, #0]
 80083ec:	2304      	movs	r3, #4
 80083ee:	449c      	add	ip, r3
 80083f0:	e79d      	b.n	800832e <__multiply+0x8a>
 80083f2:	9b02      	ldr	r3, [sp, #8]
 80083f4:	3b01      	subs	r3, #1
 80083f6:	9302      	str	r3, [sp, #8]
 80083f8:	e79d      	b.n	8008336 <__multiply+0x92>
 80083fa:	46c0      	nop			; (mov r8, r8)
 80083fc:	0800c041 	.word	0x0800c041
 8008400:	0800c052 	.word	0x0800c052

08008404 <__pow5mult>:
 8008404:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008406:	2303      	movs	r3, #3
 8008408:	0015      	movs	r5, r2
 800840a:	0007      	movs	r7, r0
 800840c:	000e      	movs	r6, r1
 800840e:	401a      	ands	r2, r3
 8008410:	421d      	tst	r5, r3
 8008412:	d008      	beq.n	8008426 <__pow5mult+0x22>
 8008414:	4925      	ldr	r1, [pc, #148]	; (80084ac <__pow5mult+0xa8>)
 8008416:	3a01      	subs	r2, #1
 8008418:	0092      	lsls	r2, r2, #2
 800841a:	5852      	ldr	r2, [r2, r1]
 800841c:	2300      	movs	r3, #0
 800841e:	0031      	movs	r1, r6
 8008420:	f7ff fe9e 	bl	8008160 <__multadd>
 8008424:	0006      	movs	r6, r0
 8008426:	10ad      	asrs	r5, r5, #2
 8008428:	d03d      	beq.n	80084a6 <__pow5mult+0xa2>
 800842a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800842c:	2c00      	cmp	r4, #0
 800842e:	d10f      	bne.n	8008450 <__pow5mult+0x4c>
 8008430:	2010      	movs	r0, #16
 8008432:	f7ff fe17 	bl	8008064 <malloc>
 8008436:	1e02      	subs	r2, r0, #0
 8008438:	6278      	str	r0, [r7, #36]	; 0x24
 800843a:	d105      	bne.n	8008448 <__pow5mult+0x44>
 800843c:	21d7      	movs	r1, #215	; 0xd7
 800843e:	4b1c      	ldr	r3, [pc, #112]	; (80084b0 <__pow5mult+0xac>)
 8008440:	481c      	ldr	r0, [pc, #112]	; (80084b4 <__pow5mult+0xb0>)
 8008442:	0049      	lsls	r1, r1, #1
 8008444:	f000 fc42 	bl	8008ccc <__assert_func>
 8008448:	6044      	str	r4, [r0, #4]
 800844a:	6084      	str	r4, [r0, #8]
 800844c:	6004      	str	r4, [r0, #0]
 800844e:	60c4      	str	r4, [r0, #12]
 8008450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008452:	689c      	ldr	r4, [r3, #8]
 8008454:	9301      	str	r3, [sp, #4]
 8008456:	2c00      	cmp	r4, #0
 8008458:	d108      	bne.n	800846c <__pow5mult+0x68>
 800845a:	0038      	movs	r0, r7
 800845c:	4916      	ldr	r1, [pc, #88]	; (80084b8 <__pow5mult+0xb4>)
 800845e:	f7ff ff0b 	bl	8008278 <__i2b>
 8008462:	9b01      	ldr	r3, [sp, #4]
 8008464:	0004      	movs	r4, r0
 8008466:	6098      	str	r0, [r3, #8]
 8008468:	2300      	movs	r3, #0
 800846a:	6003      	str	r3, [r0, #0]
 800846c:	2301      	movs	r3, #1
 800846e:	421d      	tst	r5, r3
 8008470:	d00a      	beq.n	8008488 <__pow5mult+0x84>
 8008472:	0031      	movs	r1, r6
 8008474:	0022      	movs	r2, r4
 8008476:	0038      	movs	r0, r7
 8008478:	f7ff ff14 	bl	80082a4 <__multiply>
 800847c:	0031      	movs	r1, r6
 800847e:	9001      	str	r0, [sp, #4]
 8008480:	0038      	movs	r0, r7
 8008482:	f7ff fe49 	bl	8008118 <_Bfree>
 8008486:	9e01      	ldr	r6, [sp, #4]
 8008488:	106d      	asrs	r5, r5, #1
 800848a:	d00c      	beq.n	80084a6 <__pow5mult+0xa2>
 800848c:	6820      	ldr	r0, [r4, #0]
 800848e:	2800      	cmp	r0, #0
 8008490:	d107      	bne.n	80084a2 <__pow5mult+0x9e>
 8008492:	0022      	movs	r2, r4
 8008494:	0021      	movs	r1, r4
 8008496:	0038      	movs	r0, r7
 8008498:	f7ff ff04 	bl	80082a4 <__multiply>
 800849c:	2300      	movs	r3, #0
 800849e:	6020      	str	r0, [r4, #0]
 80084a0:	6003      	str	r3, [r0, #0]
 80084a2:	0004      	movs	r4, r0
 80084a4:	e7e2      	b.n	800846c <__pow5mult+0x68>
 80084a6:	0030      	movs	r0, r6
 80084a8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80084aa:	46c0      	nop			; (mov r8, r8)
 80084ac:	0800c1a0 	.word	0x0800c1a0
 80084b0:	0800bfcf 	.word	0x0800bfcf
 80084b4:	0800c052 	.word	0x0800c052
 80084b8:	00000271 	.word	0x00000271

080084bc <__lshift>:
 80084bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084be:	000c      	movs	r4, r1
 80084c0:	0017      	movs	r7, r2
 80084c2:	6923      	ldr	r3, [r4, #16]
 80084c4:	1155      	asrs	r5, r2, #5
 80084c6:	b087      	sub	sp, #28
 80084c8:	18eb      	adds	r3, r5, r3
 80084ca:	9302      	str	r3, [sp, #8]
 80084cc:	3301      	adds	r3, #1
 80084ce:	9301      	str	r3, [sp, #4]
 80084d0:	6849      	ldr	r1, [r1, #4]
 80084d2:	68a3      	ldr	r3, [r4, #8]
 80084d4:	9004      	str	r0, [sp, #16]
 80084d6:	9a01      	ldr	r2, [sp, #4]
 80084d8:	4293      	cmp	r3, r2
 80084da:	db10      	blt.n	80084fe <__lshift+0x42>
 80084dc:	9804      	ldr	r0, [sp, #16]
 80084de:	f7ff fdd7 	bl	8008090 <_Balloc>
 80084e2:	2300      	movs	r3, #0
 80084e4:	0002      	movs	r2, r0
 80084e6:	0006      	movs	r6, r0
 80084e8:	0019      	movs	r1, r3
 80084ea:	3214      	adds	r2, #20
 80084ec:	4298      	cmp	r0, r3
 80084ee:	d10c      	bne.n	800850a <__lshift+0x4e>
 80084f0:	21da      	movs	r1, #218	; 0xda
 80084f2:	0002      	movs	r2, r0
 80084f4:	4b26      	ldr	r3, [pc, #152]	; (8008590 <__lshift+0xd4>)
 80084f6:	4827      	ldr	r0, [pc, #156]	; (8008594 <__lshift+0xd8>)
 80084f8:	31ff      	adds	r1, #255	; 0xff
 80084fa:	f000 fbe7 	bl	8008ccc <__assert_func>
 80084fe:	3101      	adds	r1, #1
 8008500:	005b      	lsls	r3, r3, #1
 8008502:	e7e8      	b.n	80084d6 <__lshift+0x1a>
 8008504:	0098      	lsls	r0, r3, #2
 8008506:	5011      	str	r1, [r2, r0]
 8008508:	3301      	adds	r3, #1
 800850a:	42ab      	cmp	r3, r5
 800850c:	dbfa      	blt.n	8008504 <__lshift+0x48>
 800850e:	43eb      	mvns	r3, r5
 8008510:	17db      	asrs	r3, r3, #31
 8008512:	401d      	ands	r5, r3
 8008514:	211f      	movs	r1, #31
 8008516:	0023      	movs	r3, r4
 8008518:	0038      	movs	r0, r7
 800851a:	00ad      	lsls	r5, r5, #2
 800851c:	1955      	adds	r5, r2, r5
 800851e:	6922      	ldr	r2, [r4, #16]
 8008520:	3314      	adds	r3, #20
 8008522:	0092      	lsls	r2, r2, #2
 8008524:	4008      	ands	r0, r1
 8008526:	4684      	mov	ip, r0
 8008528:	189a      	adds	r2, r3, r2
 800852a:	420f      	tst	r7, r1
 800852c:	d02a      	beq.n	8008584 <__lshift+0xc8>
 800852e:	3101      	adds	r1, #1
 8008530:	1a09      	subs	r1, r1, r0
 8008532:	9105      	str	r1, [sp, #20]
 8008534:	2100      	movs	r1, #0
 8008536:	9503      	str	r5, [sp, #12]
 8008538:	4667      	mov	r7, ip
 800853a:	6818      	ldr	r0, [r3, #0]
 800853c:	40b8      	lsls	r0, r7
 800853e:	4301      	orrs	r1, r0
 8008540:	9803      	ldr	r0, [sp, #12]
 8008542:	c002      	stmia	r0!, {r1}
 8008544:	cb02      	ldmia	r3!, {r1}
 8008546:	9003      	str	r0, [sp, #12]
 8008548:	9805      	ldr	r0, [sp, #20]
 800854a:	40c1      	lsrs	r1, r0
 800854c:	429a      	cmp	r2, r3
 800854e:	d8f3      	bhi.n	8008538 <__lshift+0x7c>
 8008550:	0020      	movs	r0, r4
 8008552:	3015      	adds	r0, #21
 8008554:	2304      	movs	r3, #4
 8008556:	4282      	cmp	r2, r0
 8008558:	d304      	bcc.n	8008564 <__lshift+0xa8>
 800855a:	1b13      	subs	r3, r2, r4
 800855c:	3b15      	subs	r3, #21
 800855e:	089b      	lsrs	r3, r3, #2
 8008560:	3301      	adds	r3, #1
 8008562:	009b      	lsls	r3, r3, #2
 8008564:	50e9      	str	r1, [r5, r3]
 8008566:	2900      	cmp	r1, #0
 8008568:	d002      	beq.n	8008570 <__lshift+0xb4>
 800856a:	9b02      	ldr	r3, [sp, #8]
 800856c:	3302      	adds	r3, #2
 800856e:	9301      	str	r3, [sp, #4]
 8008570:	9b01      	ldr	r3, [sp, #4]
 8008572:	9804      	ldr	r0, [sp, #16]
 8008574:	3b01      	subs	r3, #1
 8008576:	0021      	movs	r1, r4
 8008578:	6133      	str	r3, [r6, #16]
 800857a:	f7ff fdcd 	bl	8008118 <_Bfree>
 800857e:	0030      	movs	r0, r6
 8008580:	b007      	add	sp, #28
 8008582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008584:	cb02      	ldmia	r3!, {r1}
 8008586:	c502      	stmia	r5!, {r1}
 8008588:	429a      	cmp	r2, r3
 800858a:	d8fb      	bhi.n	8008584 <__lshift+0xc8>
 800858c:	e7f0      	b.n	8008570 <__lshift+0xb4>
 800858e:	46c0      	nop			; (mov r8, r8)
 8008590:	0800c041 	.word	0x0800c041
 8008594:	0800c052 	.word	0x0800c052

08008598 <__mcmp>:
 8008598:	6902      	ldr	r2, [r0, #16]
 800859a:	690b      	ldr	r3, [r1, #16]
 800859c:	b530      	push	{r4, r5, lr}
 800859e:	0004      	movs	r4, r0
 80085a0:	1ad0      	subs	r0, r2, r3
 80085a2:	429a      	cmp	r2, r3
 80085a4:	d10d      	bne.n	80085c2 <__mcmp+0x2a>
 80085a6:	009b      	lsls	r3, r3, #2
 80085a8:	3414      	adds	r4, #20
 80085aa:	3114      	adds	r1, #20
 80085ac:	18e2      	adds	r2, r4, r3
 80085ae:	18c9      	adds	r1, r1, r3
 80085b0:	3a04      	subs	r2, #4
 80085b2:	3904      	subs	r1, #4
 80085b4:	6815      	ldr	r5, [r2, #0]
 80085b6:	680b      	ldr	r3, [r1, #0]
 80085b8:	429d      	cmp	r5, r3
 80085ba:	d003      	beq.n	80085c4 <__mcmp+0x2c>
 80085bc:	2001      	movs	r0, #1
 80085be:	429d      	cmp	r5, r3
 80085c0:	d303      	bcc.n	80085ca <__mcmp+0x32>
 80085c2:	bd30      	pop	{r4, r5, pc}
 80085c4:	4294      	cmp	r4, r2
 80085c6:	d3f3      	bcc.n	80085b0 <__mcmp+0x18>
 80085c8:	e7fb      	b.n	80085c2 <__mcmp+0x2a>
 80085ca:	4240      	negs	r0, r0
 80085cc:	e7f9      	b.n	80085c2 <__mcmp+0x2a>
	...

080085d0 <__mdiff>:
 80085d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085d2:	000e      	movs	r6, r1
 80085d4:	0007      	movs	r7, r0
 80085d6:	0011      	movs	r1, r2
 80085d8:	0030      	movs	r0, r6
 80085da:	b087      	sub	sp, #28
 80085dc:	0014      	movs	r4, r2
 80085de:	f7ff ffdb 	bl	8008598 <__mcmp>
 80085e2:	1e05      	subs	r5, r0, #0
 80085e4:	d110      	bne.n	8008608 <__mdiff+0x38>
 80085e6:	0001      	movs	r1, r0
 80085e8:	0038      	movs	r0, r7
 80085ea:	f7ff fd51 	bl	8008090 <_Balloc>
 80085ee:	1e02      	subs	r2, r0, #0
 80085f0:	d104      	bne.n	80085fc <__mdiff+0x2c>
 80085f2:	4b40      	ldr	r3, [pc, #256]	; (80086f4 <__mdiff+0x124>)
 80085f4:	4940      	ldr	r1, [pc, #256]	; (80086f8 <__mdiff+0x128>)
 80085f6:	4841      	ldr	r0, [pc, #260]	; (80086fc <__mdiff+0x12c>)
 80085f8:	f000 fb68 	bl	8008ccc <__assert_func>
 80085fc:	2301      	movs	r3, #1
 80085fe:	6145      	str	r5, [r0, #20]
 8008600:	6103      	str	r3, [r0, #16]
 8008602:	0010      	movs	r0, r2
 8008604:	b007      	add	sp, #28
 8008606:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008608:	2301      	movs	r3, #1
 800860a:	9301      	str	r3, [sp, #4]
 800860c:	2800      	cmp	r0, #0
 800860e:	db04      	blt.n	800861a <__mdiff+0x4a>
 8008610:	0023      	movs	r3, r4
 8008612:	0034      	movs	r4, r6
 8008614:	001e      	movs	r6, r3
 8008616:	2300      	movs	r3, #0
 8008618:	9301      	str	r3, [sp, #4]
 800861a:	0038      	movs	r0, r7
 800861c:	6861      	ldr	r1, [r4, #4]
 800861e:	f7ff fd37 	bl	8008090 <_Balloc>
 8008622:	1e02      	subs	r2, r0, #0
 8008624:	d103      	bne.n	800862e <__mdiff+0x5e>
 8008626:	2190      	movs	r1, #144	; 0x90
 8008628:	4b32      	ldr	r3, [pc, #200]	; (80086f4 <__mdiff+0x124>)
 800862a:	0089      	lsls	r1, r1, #2
 800862c:	e7e3      	b.n	80085f6 <__mdiff+0x26>
 800862e:	9b01      	ldr	r3, [sp, #4]
 8008630:	2700      	movs	r7, #0
 8008632:	60c3      	str	r3, [r0, #12]
 8008634:	6920      	ldr	r0, [r4, #16]
 8008636:	3414      	adds	r4, #20
 8008638:	9401      	str	r4, [sp, #4]
 800863a:	9b01      	ldr	r3, [sp, #4]
 800863c:	0084      	lsls	r4, r0, #2
 800863e:	191b      	adds	r3, r3, r4
 8008640:	0034      	movs	r4, r6
 8008642:	9302      	str	r3, [sp, #8]
 8008644:	6933      	ldr	r3, [r6, #16]
 8008646:	3414      	adds	r4, #20
 8008648:	0099      	lsls	r1, r3, #2
 800864a:	1863      	adds	r3, r4, r1
 800864c:	9303      	str	r3, [sp, #12]
 800864e:	0013      	movs	r3, r2
 8008650:	3314      	adds	r3, #20
 8008652:	469c      	mov	ip, r3
 8008654:	9305      	str	r3, [sp, #20]
 8008656:	9b01      	ldr	r3, [sp, #4]
 8008658:	9304      	str	r3, [sp, #16]
 800865a:	9b04      	ldr	r3, [sp, #16]
 800865c:	cc02      	ldmia	r4!, {r1}
 800865e:	cb20      	ldmia	r3!, {r5}
 8008660:	9304      	str	r3, [sp, #16]
 8008662:	b2ab      	uxth	r3, r5
 8008664:	19df      	adds	r7, r3, r7
 8008666:	b28b      	uxth	r3, r1
 8008668:	1afb      	subs	r3, r7, r3
 800866a:	0c09      	lsrs	r1, r1, #16
 800866c:	0c2d      	lsrs	r5, r5, #16
 800866e:	1a6d      	subs	r5, r5, r1
 8008670:	1419      	asrs	r1, r3, #16
 8008672:	186d      	adds	r5, r5, r1
 8008674:	4661      	mov	r1, ip
 8008676:	142f      	asrs	r7, r5, #16
 8008678:	b29b      	uxth	r3, r3
 800867a:	042d      	lsls	r5, r5, #16
 800867c:	432b      	orrs	r3, r5
 800867e:	c108      	stmia	r1!, {r3}
 8008680:	9b03      	ldr	r3, [sp, #12]
 8008682:	468c      	mov	ip, r1
 8008684:	42a3      	cmp	r3, r4
 8008686:	d8e8      	bhi.n	800865a <__mdiff+0x8a>
 8008688:	0031      	movs	r1, r6
 800868a:	9c03      	ldr	r4, [sp, #12]
 800868c:	3115      	adds	r1, #21
 800868e:	2304      	movs	r3, #4
 8008690:	428c      	cmp	r4, r1
 8008692:	d304      	bcc.n	800869e <__mdiff+0xce>
 8008694:	1ba3      	subs	r3, r4, r6
 8008696:	3b15      	subs	r3, #21
 8008698:	089b      	lsrs	r3, r3, #2
 800869a:	3301      	adds	r3, #1
 800869c:	009b      	lsls	r3, r3, #2
 800869e:	9901      	ldr	r1, [sp, #4]
 80086a0:	18cc      	adds	r4, r1, r3
 80086a2:	9905      	ldr	r1, [sp, #20]
 80086a4:	0026      	movs	r6, r4
 80086a6:	18cb      	adds	r3, r1, r3
 80086a8:	469c      	mov	ip, r3
 80086aa:	9902      	ldr	r1, [sp, #8]
 80086ac:	428e      	cmp	r6, r1
 80086ae:	d310      	bcc.n	80086d2 <__mdiff+0x102>
 80086b0:	9e02      	ldr	r6, [sp, #8]
 80086b2:	1ee1      	subs	r1, r4, #3
 80086b4:	2500      	movs	r5, #0
 80086b6:	428e      	cmp	r6, r1
 80086b8:	d304      	bcc.n	80086c4 <__mdiff+0xf4>
 80086ba:	0031      	movs	r1, r6
 80086bc:	3103      	adds	r1, #3
 80086be:	1b0c      	subs	r4, r1, r4
 80086c0:	08a4      	lsrs	r4, r4, #2
 80086c2:	00a5      	lsls	r5, r4, #2
 80086c4:	195b      	adds	r3, r3, r5
 80086c6:	3b04      	subs	r3, #4
 80086c8:	6819      	ldr	r1, [r3, #0]
 80086ca:	2900      	cmp	r1, #0
 80086cc:	d00f      	beq.n	80086ee <__mdiff+0x11e>
 80086ce:	6110      	str	r0, [r2, #16]
 80086d0:	e797      	b.n	8008602 <__mdiff+0x32>
 80086d2:	ce02      	ldmia	r6!, {r1}
 80086d4:	b28d      	uxth	r5, r1
 80086d6:	19ed      	adds	r5, r5, r7
 80086d8:	0c0f      	lsrs	r7, r1, #16
 80086da:	1429      	asrs	r1, r5, #16
 80086dc:	1879      	adds	r1, r7, r1
 80086de:	140f      	asrs	r7, r1, #16
 80086e0:	b2ad      	uxth	r5, r5
 80086e2:	0409      	lsls	r1, r1, #16
 80086e4:	430d      	orrs	r5, r1
 80086e6:	4661      	mov	r1, ip
 80086e8:	c120      	stmia	r1!, {r5}
 80086ea:	468c      	mov	ip, r1
 80086ec:	e7dd      	b.n	80086aa <__mdiff+0xda>
 80086ee:	3801      	subs	r0, #1
 80086f0:	e7e9      	b.n	80086c6 <__mdiff+0xf6>
 80086f2:	46c0      	nop			; (mov r8, r8)
 80086f4:	0800c041 	.word	0x0800c041
 80086f8:	00000232 	.word	0x00000232
 80086fc:	0800c052 	.word	0x0800c052

08008700 <__d2b>:
 8008700:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008702:	2101      	movs	r1, #1
 8008704:	0014      	movs	r4, r2
 8008706:	001e      	movs	r6, r3
 8008708:	9f08      	ldr	r7, [sp, #32]
 800870a:	f7ff fcc1 	bl	8008090 <_Balloc>
 800870e:	1e05      	subs	r5, r0, #0
 8008710:	d105      	bne.n	800871e <__d2b+0x1e>
 8008712:	0002      	movs	r2, r0
 8008714:	4b26      	ldr	r3, [pc, #152]	; (80087b0 <__d2b+0xb0>)
 8008716:	4927      	ldr	r1, [pc, #156]	; (80087b4 <__d2b+0xb4>)
 8008718:	4827      	ldr	r0, [pc, #156]	; (80087b8 <__d2b+0xb8>)
 800871a:	f000 fad7 	bl	8008ccc <__assert_func>
 800871e:	0333      	lsls	r3, r6, #12
 8008720:	0076      	lsls	r6, r6, #1
 8008722:	0b1b      	lsrs	r3, r3, #12
 8008724:	0d76      	lsrs	r6, r6, #21
 8008726:	d124      	bne.n	8008772 <__d2b+0x72>
 8008728:	9301      	str	r3, [sp, #4]
 800872a:	2c00      	cmp	r4, #0
 800872c:	d027      	beq.n	800877e <__d2b+0x7e>
 800872e:	4668      	mov	r0, sp
 8008730:	9400      	str	r4, [sp, #0]
 8008732:	f7ff fd73 	bl	800821c <__lo0bits>
 8008736:	9c00      	ldr	r4, [sp, #0]
 8008738:	2800      	cmp	r0, #0
 800873a:	d01e      	beq.n	800877a <__d2b+0x7a>
 800873c:	9b01      	ldr	r3, [sp, #4]
 800873e:	2120      	movs	r1, #32
 8008740:	001a      	movs	r2, r3
 8008742:	1a09      	subs	r1, r1, r0
 8008744:	408a      	lsls	r2, r1
 8008746:	40c3      	lsrs	r3, r0
 8008748:	4322      	orrs	r2, r4
 800874a:	616a      	str	r2, [r5, #20]
 800874c:	9301      	str	r3, [sp, #4]
 800874e:	9c01      	ldr	r4, [sp, #4]
 8008750:	61ac      	str	r4, [r5, #24]
 8008752:	1e63      	subs	r3, r4, #1
 8008754:	419c      	sbcs	r4, r3
 8008756:	3401      	adds	r4, #1
 8008758:	612c      	str	r4, [r5, #16]
 800875a:	2e00      	cmp	r6, #0
 800875c:	d018      	beq.n	8008790 <__d2b+0x90>
 800875e:	4b17      	ldr	r3, [pc, #92]	; (80087bc <__d2b+0xbc>)
 8008760:	18f6      	adds	r6, r6, r3
 8008762:	2335      	movs	r3, #53	; 0x35
 8008764:	1836      	adds	r6, r6, r0
 8008766:	1a18      	subs	r0, r3, r0
 8008768:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800876a:	603e      	str	r6, [r7, #0]
 800876c:	6018      	str	r0, [r3, #0]
 800876e:	0028      	movs	r0, r5
 8008770:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008772:	2280      	movs	r2, #128	; 0x80
 8008774:	0352      	lsls	r2, r2, #13
 8008776:	4313      	orrs	r3, r2
 8008778:	e7d6      	b.n	8008728 <__d2b+0x28>
 800877a:	616c      	str	r4, [r5, #20]
 800877c:	e7e7      	b.n	800874e <__d2b+0x4e>
 800877e:	a801      	add	r0, sp, #4
 8008780:	f7ff fd4c 	bl	800821c <__lo0bits>
 8008784:	2401      	movs	r4, #1
 8008786:	9b01      	ldr	r3, [sp, #4]
 8008788:	612c      	str	r4, [r5, #16]
 800878a:	616b      	str	r3, [r5, #20]
 800878c:	3020      	adds	r0, #32
 800878e:	e7e4      	b.n	800875a <__d2b+0x5a>
 8008790:	4b0b      	ldr	r3, [pc, #44]	; (80087c0 <__d2b+0xc0>)
 8008792:	18c0      	adds	r0, r0, r3
 8008794:	4b0b      	ldr	r3, [pc, #44]	; (80087c4 <__d2b+0xc4>)
 8008796:	6038      	str	r0, [r7, #0]
 8008798:	18e3      	adds	r3, r4, r3
 800879a:	009b      	lsls	r3, r3, #2
 800879c:	18eb      	adds	r3, r5, r3
 800879e:	6958      	ldr	r0, [r3, #20]
 80087a0:	f7ff fd22 	bl	80081e8 <__hi0bits>
 80087a4:	0164      	lsls	r4, r4, #5
 80087a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087a8:	1a24      	subs	r4, r4, r0
 80087aa:	601c      	str	r4, [r3, #0]
 80087ac:	e7df      	b.n	800876e <__d2b+0x6e>
 80087ae:	46c0      	nop			; (mov r8, r8)
 80087b0:	0800c041 	.word	0x0800c041
 80087b4:	0000030a 	.word	0x0000030a
 80087b8:	0800c052 	.word	0x0800c052
 80087bc:	fffffbcd 	.word	0xfffffbcd
 80087c0:	fffffbce 	.word	0xfffffbce
 80087c4:	3fffffff 	.word	0x3fffffff

080087c8 <_calloc_r>:
 80087c8:	b570      	push	{r4, r5, r6, lr}
 80087ca:	0c13      	lsrs	r3, r2, #16
 80087cc:	0c0d      	lsrs	r5, r1, #16
 80087ce:	d11e      	bne.n	800880e <_calloc_r+0x46>
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d10c      	bne.n	80087ee <_calloc_r+0x26>
 80087d4:	b289      	uxth	r1, r1
 80087d6:	b294      	uxth	r4, r2
 80087d8:	434c      	muls	r4, r1
 80087da:	0021      	movs	r1, r4
 80087dc:	f000 f88c 	bl	80088f8 <_malloc_r>
 80087e0:	1e05      	subs	r5, r0, #0
 80087e2:	d01b      	beq.n	800881c <_calloc_r+0x54>
 80087e4:	0022      	movs	r2, r4
 80087e6:	2100      	movs	r1, #0
 80087e8:	f7fe f8fb 	bl	80069e2 <memset>
 80087ec:	e016      	b.n	800881c <_calloc_r+0x54>
 80087ee:	1c1d      	adds	r5, r3, #0
 80087f0:	1c0b      	adds	r3, r1, #0
 80087f2:	b292      	uxth	r2, r2
 80087f4:	b289      	uxth	r1, r1
 80087f6:	b29c      	uxth	r4, r3
 80087f8:	4351      	muls	r1, r2
 80087fa:	b2ab      	uxth	r3, r5
 80087fc:	4363      	muls	r3, r4
 80087fe:	0c0c      	lsrs	r4, r1, #16
 8008800:	191c      	adds	r4, r3, r4
 8008802:	0c22      	lsrs	r2, r4, #16
 8008804:	d107      	bne.n	8008816 <_calloc_r+0x4e>
 8008806:	0424      	lsls	r4, r4, #16
 8008808:	b289      	uxth	r1, r1
 800880a:	430c      	orrs	r4, r1
 800880c:	e7e5      	b.n	80087da <_calloc_r+0x12>
 800880e:	2b00      	cmp	r3, #0
 8008810:	d101      	bne.n	8008816 <_calloc_r+0x4e>
 8008812:	1c13      	adds	r3, r2, #0
 8008814:	e7ed      	b.n	80087f2 <_calloc_r+0x2a>
 8008816:	230c      	movs	r3, #12
 8008818:	2500      	movs	r5, #0
 800881a:	6003      	str	r3, [r0, #0]
 800881c:	0028      	movs	r0, r5
 800881e:	bd70      	pop	{r4, r5, r6, pc}

08008820 <_free_r>:
 8008820:	b570      	push	{r4, r5, r6, lr}
 8008822:	0005      	movs	r5, r0
 8008824:	2900      	cmp	r1, #0
 8008826:	d010      	beq.n	800884a <_free_r+0x2a>
 8008828:	1f0c      	subs	r4, r1, #4
 800882a:	6823      	ldr	r3, [r4, #0]
 800882c:	2b00      	cmp	r3, #0
 800882e:	da00      	bge.n	8008832 <_free_r+0x12>
 8008830:	18e4      	adds	r4, r4, r3
 8008832:	0028      	movs	r0, r5
 8008834:	f000 fa9e 	bl	8008d74 <__malloc_lock>
 8008838:	4a1d      	ldr	r2, [pc, #116]	; (80088b0 <_free_r+0x90>)
 800883a:	6813      	ldr	r3, [r2, #0]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d105      	bne.n	800884c <_free_r+0x2c>
 8008840:	6063      	str	r3, [r4, #4]
 8008842:	6014      	str	r4, [r2, #0]
 8008844:	0028      	movs	r0, r5
 8008846:	f000 fa9d 	bl	8008d84 <__malloc_unlock>
 800884a:	bd70      	pop	{r4, r5, r6, pc}
 800884c:	42a3      	cmp	r3, r4
 800884e:	d908      	bls.n	8008862 <_free_r+0x42>
 8008850:	6821      	ldr	r1, [r4, #0]
 8008852:	1860      	adds	r0, r4, r1
 8008854:	4283      	cmp	r3, r0
 8008856:	d1f3      	bne.n	8008840 <_free_r+0x20>
 8008858:	6818      	ldr	r0, [r3, #0]
 800885a:	685b      	ldr	r3, [r3, #4]
 800885c:	1841      	adds	r1, r0, r1
 800885e:	6021      	str	r1, [r4, #0]
 8008860:	e7ee      	b.n	8008840 <_free_r+0x20>
 8008862:	001a      	movs	r2, r3
 8008864:	685b      	ldr	r3, [r3, #4]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d001      	beq.n	800886e <_free_r+0x4e>
 800886a:	42a3      	cmp	r3, r4
 800886c:	d9f9      	bls.n	8008862 <_free_r+0x42>
 800886e:	6811      	ldr	r1, [r2, #0]
 8008870:	1850      	adds	r0, r2, r1
 8008872:	42a0      	cmp	r0, r4
 8008874:	d10b      	bne.n	800888e <_free_r+0x6e>
 8008876:	6820      	ldr	r0, [r4, #0]
 8008878:	1809      	adds	r1, r1, r0
 800887a:	1850      	adds	r0, r2, r1
 800887c:	6011      	str	r1, [r2, #0]
 800887e:	4283      	cmp	r3, r0
 8008880:	d1e0      	bne.n	8008844 <_free_r+0x24>
 8008882:	6818      	ldr	r0, [r3, #0]
 8008884:	685b      	ldr	r3, [r3, #4]
 8008886:	1841      	adds	r1, r0, r1
 8008888:	6011      	str	r1, [r2, #0]
 800888a:	6053      	str	r3, [r2, #4]
 800888c:	e7da      	b.n	8008844 <_free_r+0x24>
 800888e:	42a0      	cmp	r0, r4
 8008890:	d902      	bls.n	8008898 <_free_r+0x78>
 8008892:	230c      	movs	r3, #12
 8008894:	602b      	str	r3, [r5, #0]
 8008896:	e7d5      	b.n	8008844 <_free_r+0x24>
 8008898:	6821      	ldr	r1, [r4, #0]
 800889a:	1860      	adds	r0, r4, r1
 800889c:	4283      	cmp	r3, r0
 800889e:	d103      	bne.n	80088a8 <_free_r+0x88>
 80088a0:	6818      	ldr	r0, [r3, #0]
 80088a2:	685b      	ldr	r3, [r3, #4]
 80088a4:	1841      	adds	r1, r0, r1
 80088a6:	6021      	str	r1, [r4, #0]
 80088a8:	6063      	str	r3, [r4, #4]
 80088aa:	6054      	str	r4, [r2, #4]
 80088ac:	e7ca      	b.n	8008844 <_free_r+0x24>
 80088ae:	46c0      	nop			; (mov r8, r8)
 80088b0:	200007e0 	.word	0x200007e0

080088b4 <sbrk_aligned>:
 80088b4:	b570      	push	{r4, r5, r6, lr}
 80088b6:	4e0f      	ldr	r6, [pc, #60]	; (80088f4 <sbrk_aligned+0x40>)
 80088b8:	000d      	movs	r5, r1
 80088ba:	6831      	ldr	r1, [r6, #0]
 80088bc:	0004      	movs	r4, r0
 80088be:	2900      	cmp	r1, #0
 80088c0:	d102      	bne.n	80088c8 <sbrk_aligned+0x14>
 80088c2:	f000 f9f1 	bl	8008ca8 <_sbrk_r>
 80088c6:	6030      	str	r0, [r6, #0]
 80088c8:	0029      	movs	r1, r5
 80088ca:	0020      	movs	r0, r4
 80088cc:	f000 f9ec 	bl	8008ca8 <_sbrk_r>
 80088d0:	1c43      	adds	r3, r0, #1
 80088d2:	d00a      	beq.n	80088ea <sbrk_aligned+0x36>
 80088d4:	2303      	movs	r3, #3
 80088d6:	1cc5      	adds	r5, r0, #3
 80088d8:	439d      	bics	r5, r3
 80088da:	42a8      	cmp	r0, r5
 80088dc:	d007      	beq.n	80088ee <sbrk_aligned+0x3a>
 80088de:	1a29      	subs	r1, r5, r0
 80088e0:	0020      	movs	r0, r4
 80088e2:	f000 f9e1 	bl	8008ca8 <_sbrk_r>
 80088e6:	1c43      	adds	r3, r0, #1
 80088e8:	d101      	bne.n	80088ee <sbrk_aligned+0x3a>
 80088ea:	2501      	movs	r5, #1
 80088ec:	426d      	negs	r5, r5
 80088ee:	0028      	movs	r0, r5
 80088f0:	bd70      	pop	{r4, r5, r6, pc}
 80088f2:	46c0      	nop			; (mov r8, r8)
 80088f4:	200007e4 	.word	0x200007e4

080088f8 <_malloc_r>:
 80088f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80088fa:	2203      	movs	r2, #3
 80088fc:	1ccb      	adds	r3, r1, #3
 80088fe:	4393      	bics	r3, r2
 8008900:	3308      	adds	r3, #8
 8008902:	0006      	movs	r6, r0
 8008904:	001f      	movs	r7, r3
 8008906:	2b0c      	cmp	r3, #12
 8008908:	d232      	bcs.n	8008970 <_malloc_r+0x78>
 800890a:	270c      	movs	r7, #12
 800890c:	42b9      	cmp	r1, r7
 800890e:	d831      	bhi.n	8008974 <_malloc_r+0x7c>
 8008910:	0030      	movs	r0, r6
 8008912:	f000 fa2f 	bl	8008d74 <__malloc_lock>
 8008916:	4d32      	ldr	r5, [pc, #200]	; (80089e0 <_malloc_r+0xe8>)
 8008918:	682b      	ldr	r3, [r5, #0]
 800891a:	001c      	movs	r4, r3
 800891c:	2c00      	cmp	r4, #0
 800891e:	d12e      	bne.n	800897e <_malloc_r+0x86>
 8008920:	0039      	movs	r1, r7
 8008922:	0030      	movs	r0, r6
 8008924:	f7ff ffc6 	bl	80088b4 <sbrk_aligned>
 8008928:	0004      	movs	r4, r0
 800892a:	1c43      	adds	r3, r0, #1
 800892c:	d11e      	bne.n	800896c <_malloc_r+0x74>
 800892e:	682c      	ldr	r4, [r5, #0]
 8008930:	0025      	movs	r5, r4
 8008932:	2d00      	cmp	r5, #0
 8008934:	d14a      	bne.n	80089cc <_malloc_r+0xd4>
 8008936:	6823      	ldr	r3, [r4, #0]
 8008938:	0029      	movs	r1, r5
 800893a:	18e3      	adds	r3, r4, r3
 800893c:	0030      	movs	r0, r6
 800893e:	9301      	str	r3, [sp, #4]
 8008940:	f000 f9b2 	bl	8008ca8 <_sbrk_r>
 8008944:	9b01      	ldr	r3, [sp, #4]
 8008946:	4283      	cmp	r3, r0
 8008948:	d143      	bne.n	80089d2 <_malloc_r+0xda>
 800894a:	6823      	ldr	r3, [r4, #0]
 800894c:	3703      	adds	r7, #3
 800894e:	1aff      	subs	r7, r7, r3
 8008950:	2303      	movs	r3, #3
 8008952:	439f      	bics	r7, r3
 8008954:	3708      	adds	r7, #8
 8008956:	2f0c      	cmp	r7, #12
 8008958:	d200      	bcs.n	800895c <_malloc_r+0x64>
 800895a:	270c      	movs	r7, #12
 800895c:	0039      	movs	r1, r7
 800895e:	0030      	movs	r0, r6
 8008960:	f7ff ffa8 	bl	80088b4 <sbrk_aligned>
 8008964:	1c43      	adds	r3, r0, #1
 8008966:	d034      	beq.n	80089d2 <_malloc_r+0xda>
 8008968:	6823      	ldr	r3, [r4, #0]
 800896a:	19df      	adds	r7, r3, r7
 800896c:	6027      	str	r7, [r4, #0]
 800896e:	e013      	b.n	8008998 <_malloc_r+0xa0>
 8008970:	2b00      	cmp	r3, #0
 8008972:	dacb      	bge.n	800890c <_malloc_r+0x14>
 8008974:	230c      	movs	r3, #12
 8008976:	2500      	movs	r5, #0
 8008978:	6033      	str	r3, [r6, #0]
 800897a:	0028      	movs	r0, r5
 800897c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800897e:	6822      	ldr	r2, [r4, #0]
 8008980:	1bd1      	subs	r1, r2, r7
 8008982:	d420      	bmi.n	80089c6 <_malloc_r+0xce>
 8008984:	290b      	cmp	r1, #11
 8008986:	d917      	bls.n	80089b8 <_malloc_r+0xc0>
 8008988:	19e2      	adds	r2, r4, r7
 800898a:	6027      	str	r7, [r4, #0]
 800898c:	42a3      	cmp	r3, r4
 800898e:	d111      	bne.n	80089b4 <_malloc_r+0xbc>
 8008990:	602a      	str	r2, [r5, #0]
 8008992:	6863      	ldr	r3, [r4, #4]
 8008994:	6011      	str	r1, [r2, #0]
 8008996:	6053      	str	r3, [r2, #4]
 8008998:	0030      	movs	r0, r6
 800899a:	0025      	movs	r5, r4
 800899c:	f000 f9f2 	bl	8008d84 <__malloc_unlock>
 80089a0:	2207      	movs	r2, #7
 80089a2:	350b      	adds	r5, #11
 80089a4:	1d23      	adds	r3, r4, #4
 80089a6:	4395      	bics	r5, r2
 80089a8:	1aea      	subs	r2, r5, r3
 80089aa:	429d      	cmp	r5, r3
 80089ac:	d0e5      	beq.n	800897a <_malloc_r+0x82>
 80089ae:	1b5b      	subs	r3, r3, r5
 80089b0:	50a3      	str	r3, [r4, r2]
 80089b2:	e7e2      	b.n	800897a <_malloc_r+0x82>
 80089b4:	605a      	str	r2, [r3, #4]
 80089b6:	e7ec      	b.n	8008992 <_malloc_r+0x9a>
 80089b8:	6862      	ldr	r2, [r4, #4]
 80089ba:	42a3      	cmp	r3, r4
 80089bc:	d101      	bne.n	80089c2 <_malloc_r+0xca>
 80089be:	602a      	str	r2, [r5, #0]
 80089c0:	e7ea      	b.n	8008998 <_malloc_r+0xa0>
 80089c2:	605a      	str	r2, [r3, #4]
 80089c4:	e7e8      	b.n	8008998 <_malloc_r+0xa0>
 80089c6:	0023      	movs	r3, r4
 80089c8:	6864      	ldr	r4, [r4, #4]
 80089ca:	e7a7      	b.n	800891c <_malloc_r+0x24>
 80089cc:	002c      	movs	r4, r5
 80089ce:	686d      	ldr	r5, [r5, #4]
 80089d0:	e7af      	b.n	8008932 <_malloc_r+0x3a>
 80089d2:	230c      	movs	r3, #12
 80089d4:	0030      	movs	r0, r6
 80089d6:	6033      	str	r3, [r6, #0]
 80089d8:	f000 f9d4 	bl	8008d84 <__malloc_unlock>
 80089dc:	e7cd      	b.n	800897a <_malloc_r+0x82>
 80089de:	46c0      	nop			; (mov r8, r8)
 80089e0:	200007e0 	.word	0x200007e0

080089e4 <__ssputs_r>:
 80089e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80089e6:	688e      	ldr	r6, [r1, #8]
 80089e8:	b085      	sub	sp, #20
 80089ea:	0007      	movs	r7, r0
 80089ec:	000c      	movs	r4, r1
 80089ee:	9203      	str	r2, [sp, #12]
 80089f0:	9301      	str	r3, [sp, #4]
 80089f2:	429e      	cmp	r6, r3
 80089f4:	d83c      	bhi.n	8008a70 <__ssputs_r+0x8c>
 80089f6:	2390      	movs	r3, #144	; 0x90
 80089f8:	898a      	ldrh	r2, [r1, #12]
 80089fa:	00db      	lsls	r3, r3, #3
 80089fc:	421a      	tst	r2, r3
 80089fe:	d034      	beq.n	8008a6a <__ssputs_r+0x86>
 8008a00:	6909      	ldr	r1, [r1, #16]
 8008a02:	6823      	ldr	r3, [r4, #0]
 8008a04:	6960      	ldr	r0, [r4, #20]
 8008a06:	1a5b      	subs	r3, r3, r1
 8008a08:	9302      	str	r3, [sp, #8]
 8008a0a:	2303      	movs	r3, #3
 8008a0c:	4343      	muls	r3, r0
 8008a0e:	0fdd      	lsrs	r5, r3, #31
 8008a10:	18ed      	adds	r5, r5, r3
 8008a12:	9b01      	ldr	r3, [sp, #4]
 8008a14:	9802      	ldr	r0, [sp, #8]
 8008a16:	3301      	adds	r3, #1
 8008a18:	181b      	adds	r3, r3, r0
 8008a1a:	106d      	asrs	r5, r5, #1
 8008a1c:	42ab      	cmp	r3, r5
 8008a1e:	d900      	bls.n	8008a22 <__ssputs_r+0x3e>
 8008a20:	001d      	movs	r5, r3
 8008a22:	0553      	lsls	r3, r2, #21
 8008a24:	d532      	bpl.n	8008a8c <__ssputs_r+0xa8>
 8008a26:	0029      	movs	r1, r5
 8008a28:	0038      	movs	r0, r7
 8008a2a:	f7ff ff65 	bl	80088f8 <_malloc_r>
 8008a2e:	1e06      	subs	r6, r0, #0
 8008a30:	d109      	bne.n	8008a46 <__ssputs_r+0x62>
 8008a32:	230c      	movs	r3, #12
 8008a34:	603b      	str	r3, [r7, #0]
 8008a36:	2340      	movs	r3, #64	; 0x40
 8008a38:	2001      	movs	r0, #1
 8008a3a:	89a2      	ldrh	r2, [r4, #12]
 8008a3c:	4240      	negs	r0, r0
 8008a3e:	4313      	orrs	r3, r2
 8008a40:	81a3      	strh	r3, [r4, #12]
 8008a42:	b005      	add	sp, #20
 8008a44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a46:	9a02      	ldr	r2, [sp, #8]
 8008a48:	6921      	ldr	r1, [r4, #16]
 8008a4a:	f7fd ffc1 	bl	80069d0 <memcpy>
 8008a4e:	89a3      	ldrh	r3, [r4, #12]
 8008a50:	4a14      	ldr	r2, [pc, #80]	; (8008aa4 <__ssputs_r+0xc0>)
 8008a52:	401a      	ands	r2, r3
 8008a54:	2380      	movs	r3, #128	; 0x80
 8008a56:	4313      	orrs	r3, r2
 8008a58:	81a3      	strh	r3, [r4, #12]
 8008a5a:	9b02      	ldr	r3, [sp, #8]
 8008a5c:	6126      	str	r6, [r4, #16]
 8008a5e:	18f6      	adds	r6, r6, r3
 8008a60:	6026      	str	r6, [r4, #0]
 8008a62:	6165      	str	r5, [r4, #20]
 8008a64:	9e01      	ldr	r6, [sp, #4]
 8008a66:	1aed      	subs	r5, r5, r3
 8008a68:	60a5      	str	r5, [r4, #8]
 8008a6a:	9b01      	ldr	r3, [sp, #4]
 8008a6c:	429e      	cmp	r6, r3
 8008a6e:	d900      	bls.n	8008a72 <__ssputs_r+0x8e>
 8008a70:	9e01      	ldr	r6, [sp, #4]
 8008a72:	0032      	movs	r2, r6
 8008a74:	9903      	ldr	r1, [sp, #12]
 8008a76:	6820      	ldr	r0, [r4, #0]
 8008a78:	f000 f968 	bl	8008d4c <memmove>
 8008a7c:	68a3      	ldr	r3, [r4, #8]
 8008a7e:	2000      	movs	r0, #0
 8008a80:	1b9b      	subs	r3, r3, r6
 8008a82:	60a3      	str	r3, [r4, #8]
 8008a84:	6823      	ldr	r3, [r4, #0]
 8008a86:	199e      	adds	r6, r3, r6
 8008a88:	6026      	str	r6, [r4, #0]
 8008a8a:	e7da      	b.n	8008a42 <__ssputs_r+0x5e>
 8008a8c:	002a      	movs	r2, r5
 8008a8e:	0038      	movs	r0, r7
 8008a90:	f000 f980 	bl	8008d94 <_realloc_r>
 8008a94:	1e06      	subs	r6, r0, #0
 8008a96:	d1e0      	bne.n	8008a5a <__ssputs_r+0x76>
 8008a98:	0038      	movs	r0, r7
 8008a9a:	6921      	ldr	r1, [r4, #16]
 8008a9c:	f7ff fec0 	bl	8008820 <_free_r>
 8008aa0:	e7c7      	b.n	8008a32 <__ssputs_r+0x4e>
 8008aa2:	46c0      	nop			; (mov r8, r8)
 8008aa4:	fffffb7f 	.word	0xfffffb7f

08008aa8 <_svfiprintf_r>:
 8008aa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008aaa:	b0a1      	sub	sp, #132	; 0x84
 8008aac:	9003      	str	r0, [sp, #12]
 8008aae:	001d      	movs	r5, r3
 8008ab0:	898b      	ldrh	r3, [r1, #12]
 8008ab2:	000f      	movs	r7, r1
 8008ab4:	0016      	movs	r6, r2
 8008ab6:	061b      	lsls	r3, r3, #24
 8008ab8:	d511      	bpl.n	8008ade <_svfiprintf_r+0x36>
 8008aba:	690b      	ldr	r3, [r1, #16]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d10e      	bne.n	8008ade <_svfiprintf_r+0x36>
 8008ac0:	2140      	movs	r1, #64	; 0x40
 8008ac2:	f7ff ff19 	bl	80088f8 <_malloc_r>
 8008ac6:	6038      	str	r0, [r7, #0]
 8008ac8:	6138      	str	r0, [r7, #16]
 8008aca:	2800      	cmp	r0, #0
 8008acc:	d105      	bne.n	8008ada <_svfiprintf_r+0x32>
 8008ace:	230c      	movs	r3, #12
 8008ad0:	9a03      	ldr	r2, [sp, #12]
 8008ad2:	3801      	subs	r0, #1
 8008ad4:	6013      	str	r3, [r2, #0]
 8008ad6:	b021      	add	sp, #132	; 0x84
 8008ad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ada:	2340      	movs	r3, #64	; 0x40
 8008adc:	617b      	str	r3, [r7, #20]
 8008ade:	2300      	movs	r3, #0
 8008ae0:	ac08      	add	r4, sp, #32
 8008ae2:	6163      	str	r3, [r4, #20]
 8008ae4:	3320      	adds	r3, #32
 8008ae6:	7663      	strb	r3, [r4, #25]
 8008ae8:	3310      	adds	r3, #16
 8008aea:	76a3      	strb	r3, [r4, #26]
 8008aec:	9507      	str	r5, [sp, #28]
 8008aee:	0035      	movs	r5, r6
 8008af0:	782b      	ldrb	r3, [r5, #0]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d001      	beq.n	8008afa <_svfiprintf_r+0x52>
 8008af6:	2b25      	cmp	r3, #37	; 0x25
 8008af8:	d147      	bne.n	8008b8a <_svfiprintf_r+0xe2>
 8008afa:	1bab      	subs	r3, r5, r6
 8008afc:	9305      	str	r3, [sp, #20]
 8008afe:	42b5      	cmp	r5, r6
 8008b00:	d00c      	beq.n	8008b1c <_svfiprintf_r+0x74>
 8008b02:	0032      	movs	r2, r6
 8008b04:	0039      	movs	r1, r7
 8008b06:	9803      	ldr	r0, [sp, #12]
 8008b08:	f7ff ff6c 	bl	80089e4 <__ssputs_r>
 8008b0c:	1c43      	adds	r3, r0, #1
 8008b0e:	d100      	bne.n	8008b12 <_svfiprintf_r+0x6a>
 8008b10:	e0ae      	b.n	8008c70 <_svfiprintf_r+0x1c8>
 8008b12:	6962      	ldr	r2, [r4, #20]
 8008b14:	9b05      	ldr	r3, [sp, #20]
 8008b16:	4694      	mov	ip, r2
 8008b18:	4463      	add	r3, ip
 8008b1a:	6163      	str	r3, [r4, #20]
 8008b1c:	782b      	ldrb	r3, [r5, #0]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d100      	bne.n	8008b24 <_svfiprintf_r+0x7c>
 8008b22:	e0a5      	b.n	8008c70 <_svfiprintf_r+0x1c8>
 8008b24:	2201      	movs	r2, #1
 8008b26:	2300      	movs	r3, #0
 8008b28:	4252      	negs	r2, r2
 8008b2a:	6062      	str	r2, [r4, #4]
 8008b2c:	a904      	add	r1, sp, #16
 8008b2e:	3254      	adds	r2, #84	; 0x54
 8008b30:	1852      	adds	r2, r2, r1
 8008b32:	1c6e      	adds	r6, r5, #1
 8008b34:	6023      	str	r3, [r4, #0]
 8008b36:	60e3      	str	r3, [r4, #12]
 8008b38:	60a3      	str	r3, [r4, #8]
 8008b3a:	7013      	strb	r3, [r2, #0]
 8008b3c:	65a3      	str	r3, [r4, #88]	; 0x58
 8008b3e:	2205      	movs	r2, #5
 8008b40:	7831      	ldrb	r1, [r6, #0]
 8008b42:	4854      	ldr	r0, [pc, #336]	; (8008c94 <_svfiprintf_r+0x1ec>)
 8008b44:	f7ff fa98 	bl	8008078 <memchr>
 8008b48:	1c75      	adds	r5, r6, #1
 8008b4a:	2800      	cmp	r0, #0
 8008b4c:	d11f      	bne.n	8008b8e <_svfiprintf_r+0xe6>
 8008b4e:	6822      	ldr	r2, [r4, #0]
 8008b50:	06d3      	lsls	r3, r2, #27
 8008b52:	d504      	bpl.n	8008b5e <_svfiprintf_r+0xb6>
 8008b54:	2353      	movs	r3, #83	; 0x53
 8008b56:	a904      	add	r1, sp, #16
 8008b58:	185b      	adds	r3, r3, r1
 8008b5a:	2120      	movs	r1, #32
 8008b5c:	7019      	strb	r1, [r3, #0]
 8008b5e:	0713      	lsls	r3, r2, #28
 8008b60:	d504      	bpl.n	8008b6c <_svfiprintf_r+0xc4>
 8008b62:	2353      	movs	r3, #83	; 0x53
 8008b64:	a904      	add	r1, sp, #16
 8008b66:	185b      	adds	r3, r3, r1
 8008b68:	212b      	movs	r1, #43	; 0x2b
 8008b6a:	7019      	strb	r1, [r3, #0]
 8008b6c:	7833      	ldrb	r3, [r6, #0]
 8008b6e:	2b2a      	cmp	r3, #42	; 0x2a
 8008b70:	d016      	beq.n	8008ba0 <_svfiprintf_r+0xf8>
 8008b72:	0035      	movs	r5, r6
 8008b74:	2100      	movs	r1, #0
 8008b76:	200a      	movs	r0, #10
 8008b78:	68e3      	ldr	r3, [r4, #12]
 8008b7a:	782a      	ldrb	r2, [r5, #0]
 8008b7c:	1c6e      	adds	r6, r5, #1
 8008b7e:	3a30      	subs	r2, #48	; 0x30
 8008b80:	2a09      	cmp	r2, #9
 8008b82:	d94e      	bls.n	8008c22 <_svfiprintf_r+0x17a>
 8008b84:	2900      	cmp	r1, #0
 8008b86:	d111      	bne.n	8008bac <_svfiprintf_r+0x104>
 8008b88:	e017      	b.n	8008bba <_svfiprintf_r+0x112>
 8008b8a:	3501      	adds	r5, #1
 8008b8c:	e7b0      	b.n	8008af0 <_svfiprintf_r+0x48>
 8008b8e:	4b41      	ldr	r3, [pc, #260]	; (8008c94 <_svfiprintf_r+0x1ec>)
 8008b90:	6822      	ldr	r2, [r4, #0]
 8008b92:	1ac0      	subs	r0, r0, r3
 8008b94:	2301      	movs	r3, #1
 8008b96:	4083      	lsls	r3, r0
 8008b98:	4313      	orrs	r3, r2
 8008b9a:	002e      	movs	r6, r5
 8008b9c:	6023      	str	r3, [r4, #0]
 8008b9e:	e7ce      	b.n	8008b3e <_svfiprintf_r+0x96>
 8008ba0:	9b07      	ldr	r3, [sp, #28]
 8008ba2:	1d19      	adds	r1, r3, #4
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	9107      	str	r1, [sp, #28]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	db01      	blt.n	8008bb0 <_svfiprintf_r+0x108>
 8008bac:	930b      	str	r3, [sp, #44]	; 0x2c
 8008bae:	e004      	b.n	8008bba <_svfiprintf_r+0x112>
 8008bb0:	425b      	negs	r3, r3
 8008bb2:	60e3      	str	r3, [r4, #12]
 8008bb4:	2302      	movs	r3, #2
 8008bb6:	4313      	orrs	r3, r2
 8008bb8:	6023      	str	r3, [r4, #0]
 8008bba:	782b      	ldrb	r3, [r5, #0]
 8008bbc:	2b2e      	cmp	r3, #46	; 0x2e
 8008bbe:	d10a      	bne.n	8008bd6 <_svfiprintf_r+0x12e>
 8008bc0:	786b      	ldrb	r3, [r5, #1]
 8008bc2:	2b2a      	cmp	r3, #42	; 0x2a
 8008bc4:	d135      	bne.n	8008c32 <_svfiprintf_r+0x18a>
 8008bc6:	9b07      	ldr	r3, [sp, #28]
 8008bc8:	3502      	adds	r5, #2
 8008bca:	1d1a      	adds	r2, r3, #4
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	9207      	str	r2, [sp, #28]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	db2b      	blt.n	8008c2c <_svfiprintf_r+0x184>
 8008bd4:	9309      	str	r3, [sp, #36]	; 0x24
 8008bd6:	4e30      	ldr	r6, [pc, #192]	; (8008c98 <_svfiprintf_r+0x1f0>)
 8008bd8:	2203      	movs	r2, #3
 8008bda:	0030      	movs	r0, r6
 8008bdc:	7829      	ldrb	r1, [r5, #0]
 8008bde:	f7ff fa4b 	bl	8008078 <memchr>
 8008be2:	2800      	cmp	r0, #0
 8008be4:	d006      	beq.n	8008bf4 <_svfiprintf_r+0x14c>
 8008be6:	2340      	movs	r3, #64	; 0x40
 8008be8:	1b80      	subs	r0, r0, r6
 8008bea:	4083      	lsls	r3, r0
 8008bec:	6822      	ldr	r2, [r4, #0]
 8008bee:	3501      	adds	r5, #1
 8008bf0:	4313      	orrs	r3, r2
 8008bf2:	6023      	str	r3, [r4, #0]
 8008bf4:	7829      	ldrb	r1, [r5, #0]
 8008bf6:	2206      	movs	r2, #6
 8008bf8:	4828      	ldr	r0, [pc, #160]	; (8008c9c <_svfiprintf_r+0x1f4>)
 8008bfa:	1c6e      	adds	r6, r5, #1
 8008bfc:	7621      	strb	r1, [r4, #24]
 8008bfe:	f7ff fa3b 	bl	8008078 <memchr>
 8008c02:	2800      	cmp	r0, #0
 8008c04:	d03c      	beq.n	8008c80 <_svfiprintf_r+0x1d8>
 8008c06:	4b26      	ldr	r3, [pc, #152]	; (8008ca0 <_svfiprintf_r+0x1f8>)
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d125      	bne.n	8008c58 <_svfiprintf_r+0x1b0>
 8008c0c:	2207      	movs	r2, #7
 8008c0e:	9b07      	ldr	r3, [sp, #28]
 8008c10:	3307      	adds	r3, #7
 8008c12:	4393      	bics	r3, r2
 8008c14:	3308      	adds	r3, #8
 8008c16:	9307      	str	r3, [sp, #28]
 8008c18:	6963      	ldr	r3, [r4, #20]
 8008c1a:	9a04      	ldr	r2, [sp, #16]
 8008c1c:	189b      	adds	r3, r3, r2
 8008c1e:	6163      	str	r3, [r4, #20]
 8008c20:	e765      	b.n	8008aee <_svfiprintf_r+0x46>
 8008c22:	4343      	muls	r3, r0
 8008c24:	0035      	movs	r5, r6
 8008c26:	2101      	movs	r1, #1
 8008c28:	189b      	adds	r3, r3, r2
 8008c2a:	e7a6      	b.n	8008b7a <_svfiprintf_r+0xd2>
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	425b      	negs	r3, r3
 8008c30:	e7d0      	b.n	8008bd4 <_svfiprintf_r+0x12c>
 8008c32:	2300      	movs	r3, #0
 8008c34:	200a      	movs	r0, #10
 8008c36:	001a      	movs	r2, r3
 8008c38:	3501      	adds	r5, #1
 8008c3a:	6063      	str	r3, [r4, #4]
 8008c3c:	7829      	ldrb	r1, [r5, #0]
 8008c3e:	1c6e      	adds	r6, r5, #1
 8008c40:	3930      	subs	r1, #48	; 0x30
 8008c42:	2909      	cmp	r1, #9
 8008c44:	d903      	bls.n	8008c4e <_svfiprintf_r+0x1a6>
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d0c5      	beq.n	8008bd6 <_svfiprintf_r+0x12e>
 8008c4a:	9209      	str	r2, [sp, #36]	; 0x24
 8008c4c:	e7c3      	b.n	8008bd6 <_svfiprintf_r+0x12e>
 8008c4e:	4342      	muls	r2, r0
 8008c50:	0035      	movs	r5, r6
 8008c52:	2301      	movs	r3, #1
 8008c54:	1852      	adds	r2, r2, r1
 8008c56:	e7f1      	b.n	8008c3c <_svfiprintf_r+0x194>
 8008c58:	ab07      	add	r3, sp, #28
 8008c5a:	9300      	str	r3, [sp, #0]
 8008c5c:	003a      	movs	r2, r7
 8008c5e:	0021      	movs	r1, r4
 8008c60:	4b10      	ldr	r3, [pc, #64]	; (8008ca4 <_svfiprintf_r+0x1fc>)
 8008c62:	9803      	ldr	r0, [sp, #12]
 8008c64:	f7fd ff70 	bl	8006b48 <_printf_float>
 8008c68:	9004      	str	r0, [sp, #16]
 8008c6a:	9b04      	ldr	r3, [sp, #16]
 8008c6c:	3301      	adds	r3, #1
 8008c6e:	d1d3      	bne.n	8008c18 <_svfiprintf_r+0x170>
 8008c70:	89bb      	ldrh	r3, [r7, #12]
 8008c72:	980d      	ldr	r0, [sp, #52]	; 0x34
 8008c74:	065b      	lsls	r3, r3, #25
 8008c76:	d400      	bmi.n	8008c7a <_svfiprintf_r+0x1d2>
 8008c78:	e72d      	b.n	8008ad6 <_svfiprintf_r+0x2e>
 8008c7a:	2001      	movs	r0, #1
 8008c7c:	4240      	negs	r0, r0
 8008c7e:	e72a      	b.n	8008ad6 <_svfiprintf_r+0x2e>
 8008c80:	ab07      	add	r3, sp, #28
 8008c82:	9300      	str	r3, [sp, #0]
 8008c84:	003a      	movs	r2, r7
 8008c86:	0021      	movs	r1, r4
 8008c88:	4b06      	ldr	r3, [pc, #24]	; (8008ca4 <_svfiprintf_r+0x1fc>)
 8008c8a:	9803      	ldr	r0, [sp, #12]
 8008c8c:	f7fe fa0e 	bl	80070ac <_printf_i>
 8008c90:	e7ea      	b.n	8008c68 <_svfiprintf_r+0x1c0>
 8008c92:	46c0      	nop			; (mov r8, r8)
 8008c94:	0800c1ac 	.word	0x0800c1ac
 8008c98:	0800c1b2 	.word	0x0800c1b2
 8008c9c:	0800c1b6 	.word	0x0800c1b6
 8008ca0:	08006b49 	.word	0x08006b49
 8008ca4:	080089e5 	.word	0x080089e5

08008ca8 <_sbrk_r>:
 8008ca8:	2300      	movs	r3, #0
 8008caa:	b570      	push	{r4, r5, r6, lr}
 8008cac:	4d06      	ldr	r5, [pc, #24]	; (8008cc8 <_sbrk_r+0x20>)
 8008cae:	0004      	movs	r4, r0
 8008cb0:	0008      	movs	r0, r1
 8008cb2:	602b      	str	r3, [r5, #0]
 8008cb4:	f7fb fe3c 	bl	8004930 <_sbrk>
 8008cb8:	1c43      	adds	r3, r0, #1
 8008cba:	d103      	bne.n	8008cc4 <_sbrk_r+0x1c>
 8008cbc:	682b      	ldr	r3, [r5, #0]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d000      	beq.n	8008cc4 <_sbrk_r+0x1c>
 8008cc2:	6023      	str	r3, [r4, #0]
 8008cc4:	bd70      	pop	{r4, r5, r6, pc}
 8008cc6:	46c0      	nop			; (mov r8, r8)
 8008cc8:	200007e8 	.word	0x200007e8

08008ccc <__assert_func>:
 8008ccc:	b530      	push	{r4, r5, lr}
 8008cce:	0014      	movs	r4, r2
 8008cd0:	001a      	movs	r2, r3
 8008cd2:	4b09      	ldr	r3, [pc, #36]	; (8008cf8 <__assert_func+0x2c>)
 8008cd4:	0005      	movs	r5, r0
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	b085      	sub	sp, #20
 8008cda:	68d8      	ldr	r0, [r3, #12]
 8008cdc:	4b07      	ldr	r3, [pc, #28]	; (8008cfc <__assert_func+0x30>)
 8008cde:	2c00      	cmp	r4, #0
 8008ce0:	d101      	bne.n	8008ce6 <__assert_func+0x1a>
 8008ce2:	4b07      	ldr	r3, [pc, #28]	; (8008d00 <__assert_func+0x34>)
 8008ce4:	001c      	movs	r4, r3
 8008ce6:	9301      	str	r3, [sp, #4]
 8008ce8:	9100      	str	r1, [sp, #0]
 8008cea:	002b      	movs	r3, r5
 8008cec:	4905      	ldr	r1, [pc, #20]	; (8008d04 <__assert_func+0x38>)
 8008cee:	9402      	str	r4, [sp, #8]
 8008cf0:	f000 f80a 	bl	8008d08 <fiprintf>
 8008cf4:	f000 faba 	bl	800926c <abort>
 8008cf8:	20000024 	.word	0x20000024
 8008cfc:	0800c1bd 	.word	0x0800c1bd
 8008d00:	0800c1f8 	.word	0x0800c1f8
 8008d04:	0800c1ca 	.word	0x0800c1ca

08008d08 <fiprintf>:
 8008d08:	b40e      	push	{r1, r2, r3}
 8008d0a:	b503      	push	{r0, r1, lr}
 8008d0c:	0001      	movs	r1, r0
 8008d0e:	ab03      	add	r3, sp, #12
 8008d10:	4804      	ldr	r0, [pc, #16]	; (8008d24 <fiprintf+0x1c>)
 8008d12:	cb04      	ldmia	r3!, {r2}
 8008d14:	6800      	ldr	r0, [r0, #0]
 8008d16:	9301      	str	r3, [sp, #4]
 8008d18:	f000 f892 	bl	8008e40 <_vfiprintf_r>
 8008d1c:	b002      	add	sp, #8
 8008d1e:	bc08      	pop	{r3}
 8008d20:	b003      	add	sp, #12
 8008d22:	4718      	bx	r3
 8008d24:	20000024 	.word	0x20000024

08008d28 <__ascii_mbtowc>:
 8008d28:	b082      	sub	sp, #8
 8008d2a:	2900      	cmp	r1, #0
 8008d2c:	d100      	bne.n	8008d30 <__ascii_mbtowc+0x8>
 8008d2e:	a901      	add	r1, sp, #4
 8008d30:	1e10      	subs	r0, r2, #0
 8008d32:	d006      	beq.n	8008d42 <__ascii_mbtowc+0x1a>
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d006      	beq.n	8008d46 <__ascii_mbtowc+0x1e>
 8008d38:	7813      	ldrb	r3, [r2, #0]
 8008d3a:	600b      	str	r3, [r1, #0]
 8008d3c:	7810      	ldrb	r0, [r2, #0]
 8008d3e:	1e43      	subs	r3, r0, #1
 8008d40:	4198      	sbcs	r0, r3
 8008d42:	b002      	add	sp, #8
 8008d44:	4770      	bx	lr
 8008d46:	2002      	movs	r0, #2
 8008d48:	4240      	negs	r0, r0
 8008d4a:	e7fa      	b.n	8008d42 <__ascii_mbtowc+0x1a>

08008d4c <memmove>:
 8008d4c:	b510      	push	{r4, lr}
 8008d4e:	4288      	cmp	r0, r1
 8008d50:	d902      	bls.n	8008d58 <memmove+0xc>
 8008d52:	188b      	adds	r3, r1, r2
 8008d54:	4298      	cmp	r0, r3
 8008d56:	d303      	bcc.n	8008d60 <memmove+0x14>
 8008d58:	2300      	movs	r3, #0
 8008d5a:	e007      	b.n	8008d6c <memmove+0x20>
 8008d5c:	5c8b      	ldrb	r3, [r1, r2]
 8008d5e:	5483      	strb	r3, [r0, r2]
 8008d60:	3a01      	subs	r2, #1
 8008d62:	d2fb      	bcs.n	8008d5c <memmove+0x10>
 8008d64:	bd10      	pop	{r4, pc}
 8008d66:	5ccc      	ldrb	r4, [r1, r3]
 8008d68:	54c4      	strb	r4, [r0, r3]
 8008d6a:	3301      	adds	r3, #1
 8008d6c:	429a      	cmp	r2, r3
 8008d6e:	d1fa      	bne.n	8008d66 <memmove+0x1a>
 8008d70:	e7f8      	b.n	8008d64 <memmove+0x18>
	...

08008d74 <__malloc_lock>:
 8008d74:	b510      	push	{r4, lr}
 8008d76:	4802      	ldr	r0, [pc, #8]	; (8008d80 <__malloc_lock+0xc>)
 8008d78:	f000 fc4f 	bl	800961a <__retarget_lock_acquire_recursive>
 8008d7c:	bd10      	pop	{r4, pc}
 8008d7e:	46c0      	nop			; (mov r8, r8)
 8008d80:	200007ec 	.word	0x200007ec

08008d84 <__malloc_unlock>:
 8008d84:	b510      	push	{r4, lr}
 8008d86:	4802      	ldr	r0, [pc, #8]	; (8008d90 <__malloc_unlock+0xc>)
 8008d88:	f000 fc48 	bl	800961c <__retarget_lock_release_recursive>
 8008d8c:	bd10      	pop	{r4, pc}
 8008d8e:	46c0      	nop			; (mov r8, r8)
 8008d90:	200007ec 	.word	0x200007ec

08008d94 <_realloc_r>:
 8008d94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d96:	0007      	movs	r7, r0
 8008d98:	000e      	movs	r6, r1
 8008d9a:	0014      	movs	r4, r2
 8008d9c:	2900      	cmp	r1, #0
 8008d9e:	d105      	bne.n	8008dac <_realloc_r+0x18>
 8008da0:	0011      	movs	r1, r2
 8008da2:	f7ff fda9 	bl	80088f8 <_malloc_r>
 8008da6:	0005      	movs	r5, r0
 8008da8:	0028      	movs	r0, r5
 8008daa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008dac:	2a00      	cmp	r2, #0
 8008dae:	d103      	bne.n	8008db8 <_realloc_r+0x24>
 8008db0:	f7ff fd36 	bl	8008820 <_free_r>
 8008db4:	0025      	movs	r5, r4
 8008db6:	e7f7      	b.n	8008da8 <_realloc_r+0x14>
 8008db8:	f000 fc9e 	bl	80096f8 <_malloc_usable_size_r>
 8008dbc:	9001      	str	r0, [sp, #4]
 8008dbe:	4284      	cmp	r4, r0
 8008dc0:	d803      	bhi.n	8008dca <_realloc_r+0x36>
 8008dc2:	0035      	movs	r5, r6
 8008dc4:	0843      	lsrs	r3, r0, #1
 8008dc6:	42a3      	cmp	r3, r4
 8008dc8:	d3ee      	bcc.n	8008da8 <_realloc_r+0x14>
 8008dca:	0021      	movs	r1, r4
 8008dcc:	0038      	movs	r0, r7
 8008dce:	f7ff fd93 	bl	80088f8 <_malloc_r>
 8008dd2:	1e05      	subs	r5, r0, #0
 8008dd4:	d0e8      	beq.n	8008da8 <_realloc_r+0x14>
 8008dd6:	9b01      	ldr	r3, [sp, #4]
 8008dd8:	0022      	movs	r2, r4
 8008dda:	429c      	cmp	r4, r3
 8008ddc:	d900      	bls.n	8008de0 <_realloc_r+0x4c>
 8008dde:	001a      	movs	r2, r3
 8008de0:	0031      	movs	r1, r6
 8008de2:	0028      	movs	r0, r5
 8008de4:	f7fd fdf4 	bl	80069d0 <memcpy>
 8008de8:	0031      	movs	r1, r6
 8008dea:	0038      	movs	r0, r7
 8008dec:	f7ff fd18 	bl	8008820 <_free_r>
 8008df0:	e7da      	b.n	8008da8 <_realloc_r+0x14>

08008df2 <__sfputc_r>:
 8008df2:	6893      	ldr	r3, [r2, #8]
 8008df4:	b510      	push	{r4, lr}
 8008df6:	3b01      	subs	r3, #1
 8008df8:	6093      	str	r3, [r2, #8]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	da04      	bge.n	8008e08 <__sfputc_r+0x16>
 8008dfe:	6994      	ldr	r4, [r2, #24]
 8008e00:	42a3      	cmp	r3, r4
 8008e02:	db07      	blt.n	8008e14 <__sfputc_r+0x22>
 8008e04:	290a      	cmp	r1, #10
 8008e06:	d005      	beq.n	8008e14 <__sfputc_r+0x22>
 8008e08:	6813      	ldr	r3, [r2, #0]
 8008e0a:	1c58      	adds	r0, r3, #1
 8008e0c:	6010      	str	r0, [r2, #0]
 8008e0e:	7019      	strb	r1, [r3, #0]
 8008e10:	0008      	movs	r0, r1
 8008e12:	bd10      	pop	{r4, pc}
 8008e14:	f000 f94e 	bl	80090b4 <__swbuf_r>
 8008e18:	0001      	movs	r1, r0
 8008e1a:	e7f9      	b.n	8008e10 <__sfputc_r+0x1e>

08008e1c <__sfputs_r>:
 8008e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e1e:	0006      	movs	r6, r0
 8008e20:	000f      	movs	r7, r1
 8008e22:	0014      	movs	r4, r2
 8008e24:	18d5      	adds	r5, r2, r3
 8008e26:	42ac      	cmp	r4, r5
 8008e28:	d101      	bne.n	8008e2e <__sfputs_r+0x12>
 8008e2a:	2000      	movs	r0, #0
 8008e2c:	e007      	b.n	8008e3e <__sfputs_r+0x22>
 8008e2e:	7821      	ldrb	r1, [r4, #0]
 8008e30:	003a      	movs	r2, r7
 8008e32:	0030      	movs	r0, r6
 8008e34:	f7ff ffdd 	bl	8008df2 <__sfputc_r>
 8008e38:	3401      	adds	r4, #1
 8008e3a:	1c43      	adds	r3, r0, #1
 8008e3c:	d1f3      	bne.n	8008e26 <__sfputs_r+0xa>
 8008e3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008e40 <_vfiprintf_r>:
 8008e40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e42:	b0a1      	sub	sp, #132	; 0x84
 8008e44:	0006      	movs	r6, r0
 8008e46:	000c      	movs	r4, r1
 8008e48:	001f      	movs	r7, r3
 8008e4a:	9203      	str	r2, [sp, #12]
 8008e4c:	2800      	cmp	r0, #0
 8008e4e:	d004      	beq.n	8008e5a <_vfiprintf_r+0x1a>
 8008e50:	6983      	ldr	r3, [r0, #24]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d101      	bne.n	8008e5a <_vfiprintf_r+0x1a>
 8008e56:	f000 fb3f 	bl	80094d8 <__sinit>
 8008e5a:	4b8e      	ldr	r3, [pc, #568]	; (8009094 <_vfiprintf_r+0x254>)
 8008e5c:	429c      	cmp	r4, r3
 8008e5e:	d11c      	bne.n	8008e9a <_vfiprintf_r+0x5a>
 8008e60:	6874      	ldr	r4, [r6, #4]
 8008e62:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e64:	07db      	lsls	r3, r3, #31
 8008e66:	d405      	bmi.n	8008e74 <_vfiprintf_r+0x34>
 8008e68:	89a3      	ldrh	r3, [r4, #12]
 8008e6a:	059b      	lsls	r3, r3, #22
 8008e6c:	d402      	bmi.n	8008e74 <_vfiprintf_r+0x34>
 8008e6e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e70:	f000 fbd3 	bl	800961a <__retarget_lock_acquire_recursive>
 8008e74:	89a3      	ldrh	r3, [r4, #12]
 8008e76:	071b      	lsls	r3, r3, #28
 8008e78:	d502      	bpl.n	8008e80 <_vfiprintf_r+0x40>
 8008e7a:	6923      	ldr	r3, [r4, #16]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d11d      	bne.n	8008ebc <_vfiprintf_r+0x7c>
 8008e80:	0021      	movs	r1, r4
 8008e82:	0030      	movs	r0, r6
 8008e84:	f000 f97a 	bl	800917c <__swsetup_r>
 8008e88:	2800      	cmp	r0, #0
 8008e8a:	d017      	beq.n	8008ebc <_vfiprintf_r+0x7c>
 8008e8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e8e:	07db      	lsls	r3, r3, #31
 8008e90:	d50d      	bpl.n	8008eae <_vfiprintf_r+0x6e>
 8008e92:	2001      	movs	r0, #1
 8008e94:	4240      	negs	r0, r0
 8008e96:	b021      	add	sp, #132	; 0x84
 8008e98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e9a:	4b7f      	ldr	r3, [pc, #508]	; (8009098 <_vfiprintf_r+0x258>)
 8008e9c:	429c      	cmp	r4, r3
 8008e9e:	d101      	bne.n	8008ea4 <_vfiprintf_r+0x64>
 8008ea0:	68b4      	ldr	r4, [r6, #8]
 8008ea2:	e7de      	b.n	8008e62 <_vfiprintf_r+0x22>
 8008ea4:	4b7d      	ldr	r3, [pc, #500]	; (800909c <_vfiprintf_r+0x25c>)
 8008ea6:	429c      	cmp	r4, r3
 8008ea8:	d1db      	bne.n	8008e62 <_vfiprintf_r+0x22>
 8008eaa:	68f4      	ldr	r4, [r6, #12]
 8008eac:	e7d9      	b.n	8008e62 <_vfiprintf_r+0x22>
 8008eae:	89a3      	ldrh	r3, [r4, #12]
 8008eb0:	059b      	lsls	r3, r3, #22
 8008eb2:	d4ee      	bmi.n	8008e92 <_vfiprintf_r+0x52>
 8008eb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008eb6:	f000 fbb1 	bl	800961c <__retarget_lock_release_recursive>
 8008eba:	e7ea      	b.n	8008e92 <_vfiprintf_r+0x52>
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	ad08      	add	r5, sp, #32
 8008ec0:	616b      	str	r3, [r5, #20]
 8008ec2:	3320      	adds	r3, #32
 8008ec4:	766b      	strb	r3, [r5, #25]
 8008ec6:	3310      	adds	r3, #16
 8008ec8:	76ab      	strb	r3, [r5, #26]
 8008eca:	9707      	str	r7, [sp, #28]
 8008ecc:	9f03      	ldr	r7, [sp, #12]
 8008ece:	783b      	ldrb	r3, [r7, #0]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d001      	beq.n	8008ed8 <_vfiprintf_r+0x98>
 8008ed4:	2b25      	cmp	r3, #37	; 0x25
 8008ed6:	d14e      	bne.n	8008f76 <_vfiprintf_r+0x136>
 8008ed8:	9b03      	ldr	r3, [sp, #12]
 8008eda:	1afb      	subs	r3, r7, r3
 8008edc:	9305      	str	r3, [sp, #20]
 8008ede:	9b03      	ldr	r3, [sp, #12]
 8008ee0:	429f      	cmp	r7, r3
 8008ee2:	d00d      	beq.n	8008f00 <_vfiprintf_r+0xc0>
 8008ee4:	9b05      	ldr	r3, [sp, #20]
 8008ee6:	0021      	movs	r1, r4
 8008ee8:	0030      	movs	r0, r6
 8008eea:	9a03      	ldr	r2, [sp, #12]
 8008eec:	f7ff ff96 	bl	8008e1c <__sfputs_r>
 8008ef0:	1c43      	adds	r3, r0, #1
 8008ef2:	d100      	bne.n	8008ef6 <_vfiprintf_r+0xb6>
 8008ef4:	e0b5      	b.n	8009062 <_vfiprintf_r+0x222>
 8008ef6:	696a      	ldr	r2, [r5, #20]
 8008ef8:	9b05      	ldr	r3, [sp, #20]
 8008efa:	4694      	mov	ip, r2
 8008efc:	4463      	add	r3, ip
 8008efe:	616b      	str	r3, [r5, #20]
 8008f00:	783b      	ldrb	r3, [r7, #0]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d100      	bne.n	8008f08 <_vfiprintf_r+0xc8>
 8008f06:	e0ac      	b.n	8009062 <_vfiprintf_r+0x222>
 8008f08:	2201      	movs	r2, #1
 8008f0a:	1c7b      	adds	r3, r7, #1
 8008f0c:	9303      	str	r3, [sp, #12]
 8008f0e:	2300      	movs	r3, #0
 8008f10:	4252      	negs	r2, r2
 8008f12:	606a      	str	r2, [r5, #4]
 8008f14:	a904      	add	r1, sp, #16
 8008f16:	3254      	adds	r2, #84	; 0x54
 8008f18:	1852      	adds	r2, r2, r1
 8008f1a:	602b      	str	r3, [r5, #0]
 8008f1c:	60eb      	str	r3, [r5, #12]
 8008f1e:	60ab      	str	r3, [r5, #8]
 8008f20:	7013      	strb	r3, [r2, #0]
 8008f22:	65ab      	str	r3, [r5, #88]	; 0x58
 8008f24:	9b03      	ldr	r3, [sp, #12]
 8008f26:	2205      	movs	r2, #5
 8008f28:	7819      	ldrb	r1, [r3, #0]
 8008f2a:	485d      	ldr	r0, [pc, #372]	; (80090a0 <_vfiprintf_r+0x260>)
 8008f2c:	f7ff f8a4 	bl	8008078 <memchr>
 8008f30:	9b03      	ldr	r3, [sp, #12]
 8008f32:	1c5f      	adds	r7, r3, #1
 8008f34:	2800      	cmp	r0, #0
 8008f36:	d120      	bne.n	8008f7a <_vfiprintf_r+0x13a>
 8008f38:	682a      	ldr	r2, [r5, #0]
 8008f3a:	06d3      	lsls	r3, r2, #27
 8008f3c:	d504      	bpl.n	8008f48 <_vfiprintf_r+0x108>
 8008f3e:	2353      	movs	r3, #83	; 0x53
 8008f40:	a904      	add	r1, sp, #16
 8008f42:	185b      	adds	r3, r3, r1
 8008f44:	2120      	movs	r1, #32
 8008f46:	7019      	strb	r1, [r3, #0]
 8008f48:	0713      	lsls	r3, r2, #28
 8008f4a:	d504      	bpl.n	8008f56 <_vfiprintf_r+0x116>
 8008f4c:	2353      	movs	r3, #83	; 0x53
 8008f4e:	a904      	add	r1, sp, #16
 8008f50:	185b      	adds	r3, r3, r1
 8008f52:	212b      	movs	r1, #43	; 0x2b
 8008f54:	7019      	strb	r1, [r3, #0]
 8008f56:	9b03      	ldr	r3, [sp, #12]
 8008f58:	781b      	ldrb	r3, [r3, #0]
 8008f5a:	2b2a      	cmp	r3, #42	; 0x2a
 8008f5c:	d016      	beq.n	8008f8c <_vfiprintf_r+0x14c>
 8008f5e:	2100      	movs	r1, #0
 8008f60:	68eb      	ldr	r3, [r5, #12]
 8008f62:	9f03      	ldr	r7, [sp, #12]
 8008f64:	783a      	ldrb	r2, [r7, #0]
 8008f66:	1c78      	adds	r0, r7, #1
 8008f68:	3a30      	subs	r2, #48	; 0x30
 8008f6a:	4684      	mov	ip, r0
 8008f6c:	2a09      	cmp	r2, #9
 8008f6e:	d94f      	bls.n	8009010 <_vfiprintf_r+0x1d0>
 8008f70:	2900      	cmp	r1, #0
 8008f72:	d111      	bne.n	8008f98 <_vfiprintf_r+0x158>
 8008f74:	e017      	b.n	8008fa6 <_vfiprintf_r+0x166>
 8008f76:	3701      	adds	r7, #1
 8008f78:	e7a9      	b.n	8008ece <_vfiprintf_r+0x8e>
 8008f7a:	4b49      	ldr	r3, [pc, #292]	; (80090a0 <_vfiprintf_r+0x260>)
 8008f7c:	682a      	ldr	r2, [r5, #0]
 8008f7e:	1ac0      	subs	r0, r0, r3
 8008f80:	2301      	movs	r3, #1
 8008f82:	4083      	lsls	r3, r0
 8008f84:	4313      	orrs	r3, r2
 8008f86:	602b      	str	r3, [r5, #0]
 8008f88:	9703      	str	r7, [sp, #12]
 8008f8a:	e7cb      	b.n	8008f24 <_vfiprintf_r+0xe4>
 8008f8c:	9b07      	ldr	r3, [sp, #28]
 8008f8e:	1d19      	adds	r1, r3, #4
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	9107      	str	r1, [sp, #28]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	db01      	blt.n	8008f9c <_vfiprintf_r+0x15c>
 8008f98:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f9a:	e004      	b.n	8008fa6 <_vfiprintf_r+0x166>
 8008f9c:	425b      	negs	r3, r3
 8008f9e:	60eb      	str	r3, [r5, #12]
 8008fa0:	2302      	movs	r3, #2
 8008fa2:	4313      	orrs	r3, r2
 8008fa4:	602b      	str	r3, [r5, #0]
 8008fa6:	783b      	ldrb	r3, [r7, #0]
 8008fa8:	2b2e      	cmp	r3, #46	; 0x2e
 8008faa:	d10a      	bne.n	8008fc2 <_vfiprintf_r+0x182>
 8008fac:	787b      	ldrb	r3, [r7, #1]
 8008fae:	2b2a      	cmp	r3, #42	; 0x2a
 8008fb0:	d137      	bne.n	8009022 <_vfiprintf_r+0x1e2>
 8008fb2:	9b07      	ldr	r3, [sp, #28]
 8008fb4:	3702      	adds	r7, #2
 8008fb6:	1d1a      	adds	r2, r3, #4
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	9207      	str	r2, [sp, #28]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	db2d      	blt.n	800901c <_vfiprintf_r+0x1dc>
 8008fc0:	9309      	str	r3, [sp, #36]	; 0x24
 8008fc2:	2203      	movs	r2, #3
 8008fc4:	7839      	ldrb	r1, [r7, #0]
 8008fc6:	4837      	ldr	r0, [pc, #220]	; (80090a4 <_vfiprintf_r+0x264>)
 8008fc8:	f7ff f856 	bl	8008078 <memchr>
 8008fcc:	2800      	cmp	r0, #0
 8008fce:	d007      	beq.n	8008fe0 <_vfiprintf_r+0x1a0>
 8008fd0:	4b34      	ldr	r3, [pc, #208]	; (80090a4 <_vfiprintf_r+0x264>)
 8008fd2:	682a      	ldr	r2, [r5, #0]
 8008fd4:	1ac0      	subs	r0, r0, r3
 8008fd6:	2340      	movs	r3, #64	; 0x40
 8008fd8:	4083      	lsls	r3, r0
 8008fda:	4313      	orrs	r3, r2
 8008fdc:	3701      	adds	r7, #1
 8008fde:	602b      	str	r3, [r5, #0]
 8008fe0:	7839      	ldrb	r1, [r7, #0]
 8008fe2:	1c7b      	adds	r3, r7, #1
 8008fe4:	2206      	movs	r2, #6
 8008fe6:	4830      	ldr	r0, [pc, #192]	; (80090a8 <_vfiprintf_r+0x268>)
 8008fe8:	9303      	str	r3, [sp, #12]
 8008fea:	7629      	strb	r1, [r5, #24]
 8008fec:	f7ff f844 	bl	8008078 <memchr>
 8008ff0:	2800      	cmp	r0, #0
 8008ff2:	d045      	beq.n	8009080 <_vfiprintf_r+0x240>
 8008ff4:	4b2d      	ldr	r3, [pc, #180]	; (80090ac <_vfiprintf_r+0x26c>)
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d127      	bne.n	800904a <_vfiprintf_r+0x20a>
 8008ffa:	2207      	movs	r2, #7
 8008ffc:	9b07      	ldr	r3, [sp, #28]
 8008ffe:	3307      	adds	r3, #7
 8009000:	4393      	bics	r3, r2
 8009002:	3308      	adds	r3, #8
 8009004:	9307      	str	r3, [sp, #28]
 8009006:	696b      	ldr	r3, [r5, #20]
 8009008:	9a04      	ldr	r2, [sp, #16]
 800900a:	189b      	adds	r3, r3, r2
 800900c:	616b      	str	r3, [r5, #20]
 800900e:	e75d      	b.n	8008ecc <_vfiprintf_r+0x8c>
 8009010:	210a      	movs	r1, #10
 8009012:	434b      	muls	r3, r1
 8009014:	4667      	mov	r7, ip
 8009016:	189b      	adds	r3, r3, r2
 8009018:	3909      	subs	r1, #9
 800901a:	e7a3      	b.n	8008f64 <_vfiprintf_r+0x124>
 800901c:	2301      	movs	r3, #1
 800901e:	425b      	negs	r3, r3
 8009020:	e7ce      	b.n	8008fc0 <_vfiprintf_r+0x180>
 8009022:	2300      	movs	r3, #0
 8009024:	001a      	movs	r2, r3
 8009026:	3701      	adds	r7, #1
 8009028:	606b      	str	r3, [r5, #4]
 800902a:	7839      	ldrb	r1, [r7, #0]
 800902c:	1c78      	adds	r0, r7, #1
 800902e:	3930      	subs	r1, #48	; 0x30
 8009030:	4684      	mov	ip, r0
 8009032:	2909      	cmp	r1, #9
 8009034:	d903      	bls.n	800903e <_vfiprintf_r+0x1fe>
 8009036:	2b00      	cmp	r3, #0
 8009038:	d0c3      	beq.n	8008fc2 <_vfiprintf_r+0x182>
 800903a:	9209      	str	r2, [sp, #36]	; 0x24
 800903c:	e7c1      	b.n	8008fc2 <_vfiprintf_r+0x182>
 800903e:	230a      	movs	r3, #10
 8009040:	435a      	muls	r2, r3
 8009042:	4667      	mov	r7, ip
 8009044:	1852      	adds	r2, r2, r1
 8009046:	3b09      	subs	r3, #9
 8009048:	e7ef      	b.n	800902a <_vfiprintf_r+0x1ea>
 800904a:	ab07      	add	r3, sp, #28
 800904c:	9300      	str	r3, [sp, #0]
 800904e:	0022      	movs	r2, r4
 8009050:	0029      	movs	r1, r5
 8009052:	0030      	movs	r0, r6
 8009054:	4b16      	ldr	r3, [pc, #88]	; (80090b0 <_vfiprintf_r+0x270>)
 8009056:	f7fd fd77 	bl	8006b48 <_printf_float>
 800905a:	9004      	str	r0, [sp, #16]
 800905c:	9b04      	ldr	r3, [sp, #16]
 800905e:	3301      	adds	r3, #1
 8009060:	d1d1      	bne.n	8009006 <_vfiprintf_r+0x1c6>
 8009062:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009064:	07db      	lsls	r3, r3, #31
 8009066:	d405      	bmi.n	8009074 <_vfiprintf_r+0x234>
 8009068:	89a3      	ldrh	r3, [r4, #12]
 800906a:	059b      	lsls	r3, r3, #22
 800906c:	d402      	bmi.n	8009074 <_vfiprintf_r+0x234>
 800906e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009070:	f000 fad4 	bl	800961c <__retarget_lock_release_recursive>
 8009074:	89a3      	ldrh	r3, [r4, #12]
 8009076:	065b      	lsls	r3, r3, #25
 8009078:	d500      	bpl.n	800907c <_vfiprintf_r+0x23c>
 800907a:	e70a      	b.n	8008e92 <_vfiprintf_r+0x52>
 800907c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800907e:	e70a      	b.n	8008e96 <_vfiprintf_r+0x56>
 8009080:	ab07      	add	r3, sp, #28
 8009082:	9300      	str	r3, [sp, #0]
 8009084:	0022      	movs	r2, r4
 8009086:	0029      	movs	r1, r5
 8009088:	0030      	movs	r0, r6
 800908a:	4b09      	ldr	r3, [pc, #36]	; (80090b0 <_vfiprintf_r+0x270>)
 800908c:	f7fe f80e 	bl	80070ac <_printf_i>
 8009090:	e7e3      	b.n	800905a <_vfiprintf_r+0x21a>
 8009092:	46c0      	nop			; (mov r8, r8)
 8009094:	0800c324 	.word	0x0800c324
 8009098:	0800c344 	.word	0x0800c344
 800909c:	0800c304 	.word	0x0800c304
 80090a0:	0800c1ac 	.word	0x0800c1ac
 80090a4:	0800c1b2 	.word	0x0800c1b2
 80090a8:	0800c1b6 	.word	0x0800c1b6
 80090ac:	08006b49 	.word	0x08006b49
 80090b0:	08008e1d 	.word	0x08008e1d

080090b4 <__swbuf_r>:
 80090b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090b6:	0005      	movs	r5, r0
 80090b8:	000e      	movs	r6, r1
 80090ba:	0014      	movs	r4, r2
 80090bc:	2800      	cmp	r0, #0
 80090be:	d004      	beq.n	80090ca <__swbuf_r+0x16>
 80090c0:	6983      	ldr	r3, [r0, #24]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d101      	bne.n	80090ca <__swbuf_r+0x16>
 80090c6:	f000 fa07 	bl	80094d8 <__sinit>
 80090ca:	4b22      	ldr	r3, [pc, #136]	; (8009154 <__swbuf_r+0xa0>)
 80090cc:	429c      	cmp	r4, r3
 80090ce:	d12e      	bne.n	800912e <__swbuf_r+0x7a>
 80090d0:	686c      	ldr	r4, [r5, #4]
 80090d2:	69a3      	ldr	r3, [r4, #24]
 80090d4:	60a3      	str	r3, [r4, #8]
 80090d6:	89a3      	ldrh	r3, [r4, #12]
 80090d8:	071b      	lsls	r3, r3, #28
 80090da:	d532      	bpl.n	8009142 <__swbuf_r+0x8e>
 80090dc:	6923      	ldr	r3, [r4, #16]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d02f      	beq.n	8009142 <__swbuf_r+0x8e>
 80090e2:	6823      	ldr	r3, [r4, #0]
 80090e4:	6922      	ldr	r2, [r4, #16]
 80090e6:	b2f7      	uxtb	r7, r6
 80090e8:	1a98      	subs	r0, r3, r2
 80090ea:	6963      	ldr	r3, [r4, #20]
 80090ec:	b2f6      	uxtb	r6, r6
 80090ee:	4283      	cmp	r3, r0
 80090f0:	dc05      	bgt.n	80090fe <__swbuf_r+0x4a>
 80090f2:	0021      	movs	r1, r4
 80090f4:	0028      	movs	r0, r5
 80090f6:	f000 f94d 	bl	8009394 <_fflush_r>
 80090fa:	2800      	cmp	r0, #0
 80090fc:	d127      	bne.n	800914e <__swbuf_r+0x9a>
 80090fe:	68a3      	ldr	r3, [r4, #8]
 8009100:	3001      	adds	r0, #1
 8009102:	3b01      	subs	r3, #1
 8009104:	60a3      	str	r3, [r4, #8]
 8009106:	6823      	ldr	r3, [r4, #0]
 8009108:	1c5a      	adds	r2, r3, #1
 800910a:	6022      	str	r2, [r4, #0]
 800910c:	701f      	strb	r7, [r3, #0]
 800910e:	6963      	ldr	r3, [r4, #20]
 8009110:	4283      	cmp	r3, r0
 8009112:	d004      	beq.n	800911e <__swbuf_r+0x6a>
 8009114:	89a3      	ldrh	r3, [r4, #12]
 8009116:	07db      	lsls	r3, r3, #31
 8009118:	d507      	bpl.n	800912a <__swbuf_r+0x76>
 800911a:	2e0a      	cmp	r6, #10
 800911c:	d105      	bne.n	800912a <__swbuf_r+0x76>
 800911e:	0021      	movs	r1, r4
 8009120:	0028      	movs	r0, r5
 8009122:	f000 f937 	bl	8009394 <_fflush_r>
 8009126:	2800      	cmp	r0, #0
 8009128:	d111      	bne.n	800914e <__swbuf_r+0x9a>
 800912a:	0030      	movs	r0, r6
 800912c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800912e:	4b0a      	ldr	r3, [pc, #40]	; (8009158 <__swbuf_r+0xa4>)
 8009130:	429c      	cmp	r4, r3
 8009132:	d101      	bne.n	8009138 <__swbuf_r+0x84>
 8009134:	68ac      	ldr	r4, [r5, #8]
 8009136:	e7cc      	b.n	80090d2 <__swbuf_r+0x1e>
 8009138:	4b08      	ldr	r3, [pc, #32]	; (800915c <__swbuf_r+0xa8>)
 800913a:	429c      	cmp	r4, r3
 800913c:	d1c9      	bne.n	80090d2 <__swbuf_r+0x1e>
 800913e:	68ec      	ldr	r4, [r5, #12]
 8009140:	e7c7      	b.n	80090d2 <__swbuf_r+0x1e>
 8009142:	0021      	movs	r1, r4
 8009144:	0028      	movs	r0, r5
 8009146:	f000 f819 	bl	800917c <__swsetup_r>
 800914a:	2800      	cmp	r0, #0
 800914c:	d0c9      	beq.n	80090e2 <__swbuf_r+0x2e>
 800914e:	2601      	movs	r6, #1
 8009150:	4276      	negs	r6, r6
 8009152:	e7ea      	b.n	800912a <__swbuf_r+0x76>
 8009154:	0800c324 	.word	0x0800c324
 8009158:	0800c344 	.word	0x0800c344
 800915c:	0800c304 	.word	0x0800c304

08009160 <__ascii_wctomb>:
 8009160:	0003      	movs	r3, r0
 8009162:	1e08      	subs	r0, r1, #0
 8009164:	d005      	beq.n	8009172 <__ascii_wctomb+0x12>
 8009166:	2aff      	cmp	r2, #255	; 0xff
 8009168:	d904      	bls.n	8009174 <__ascii_wctomb+0x14>
 800916a:	228a      	movs	r2, #138	; 0x8a
 800916c:	2001      	movs	r0, #1
 800916e:	601a      	str	r2, [r3, #0]
 8009170:	4240      	negs	r0, r0
 8009172:	4770      	bx	lr
 8009174:	2001      	movs	r0, #1
 8009176:	700a      	strb	r2, [r1, #0]
 8009178:	e7fb      	b.n	8009172 <__ascii_wctomb+0x12>
	...

0800917c <__swsetup_r>:
 800917c:	4b37      	ldr	r3, [pc, #220]	; (800925c <__swsetup_r+0xe0>)
 800917e:	b570      	push	{r4, r5, r6, lr}
 8009180:	681d      	ldr	r5, [r3, #0]
 8009182:	0006      	movs	r6, r0
 8009184:	000c      	movs	r4, r1
 8009186:	2d00      	cmp	r5, #0
 8009188:	d005      	beq.n	8009196 <__swsetup_r+0x1a>
 800918a:	69ab      	ldr	r3, [r5, #24]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d102      	bne.n	8009196 <__swsetup_r+0x1a>
 8009190:	0028      	movs	r0, r5
 8009192:	f000 f9a1 	bl	80094d8 <__sinit>
 8009196:	4b32      	ldr	r3, [pc, #200]	; (8009260 <__swsetup_r+0xe4>)
 8009198:	429c      	cmp	r4, r3
 800919a:	d10f      	bne.n	80091bc <__swsetup_r+0x40>
 800919c:	686c      	ldr	r4, [r5, #4]
 800919e:	230c      	movs	r3, #12
 80091a0:	5ee2      	ldrsh	r2, [r4, r3]
 80091a2:	b293      	uxth	r3, r2
 80091a4:	0711      	lsls	r1, r2, #28
 80091a6:	d42d      	bmi.n	8009204 <__swsetup_r+0x88>
 80091a8:	06d9      	lsls	r1, r3, #27
 80091aa:	d411      	bmi.n	80091d0 <__swsetup_r+0x54>
 80091ac:	2309      	movs	r3, #9
 80091ae:	2001      	movs	r0, #1
 80091b0:	6033      	str	r3, [r6, #0]
 80091b2:	3337      	adds	r3, #55	; 0x37
 80091b4:	4313      	orrs	r3, r2
 80091b6:	81a3      	strh	r3, [r4, #12]
 80091b8:	4240      	negs	r0, r0
 80091ba:	bd70      	pop	{r4, r5, r6, pc}
 80091bc:	4b29      	ldr	r3, [pc, #164]	; (8009264 <__swsetup_r+0xe8>)
 80091be:	429c      	cmp	r4, r3
 80091c0:	d101      	bne.n	80091c6 <__swsetup_r+0x4a>
 80091c2:	68ac      	ldr	r4, [r5, #8]
 80091c4:	e7eb      	b.n	800919e <__swsetup_r+0x22>
 80091c6:	4b28      	ldr	r3, [pc, #160]	; (8009268 <__swsetup_r+0xec>)
 80091c8:	429c      	cmp	r4, r3
 80091ca:	d1e8      	bne.n	800919e <__swsetup_r+0x22>
 80091cc:	68ec      	ldr	r4, [r5, #12]
 80091ce:	e7e6      	b.n	800919e <__swsetup_r+0x22>
 80091d0:	075b      	lsls	r3, r3, #29
 80091d2:	d513      	bpl.n	80091fc <__swsetup_r+0x80>
 80091d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091d6:	2900      	cmp	r1, #0
 80091d8:	d008      	beq.n	80091ec <__swsetup_r+0x70>
 80091da:	0023      	movs	r3, r4
 80091dc:	3344      	adds	r3, #68	; 0x44
 80091de:	4299      	cmp	r1, r3
 80091e0:	d002      	beq.n	80091e8 <__swsetup_r+0x6c>
 80091e2:	0030      	movs	r0, r6
 80091e4:	f7ff fb1c 	bl	8008820 <_free_r>
 80091e8:	2300      	movs	r3, #0
 80091ea:	6363      	str	r3, [r4, #52]	; 0x34
 80091ec:	2224      	movs	r2, #36	; 0x24
 80091ee:	89a3      	ldrh	r3, [r4, #12]
 80091f0:	4393      	bics	r3, r2
 80091f2:	81a3      	strh	r3, [r4, #12]
 80091f4:	2300      	movs	r3, #0
 80091f6:	6063      	str	r3, [r4, #4]
 80091f8:	6923      	ldr	r3, [r4, #16]
 80091fa:	6023      	str	r3, [r4, #0]
 80091fc:	2308      	movs	r3, #8
 80091fe:	89a2      	ldrh	r2, [r4, #12]
 8009200:	4313      	orrs	r3, r2
 8009202:	81a3      	strh	r3, [r4, #12]
 8009204:	6923      	ldr	r3, [r4, #16]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d10b      	bne.n	8009222 <__swsetup_r+0xa6>
 800920a:	21a0      	movs	r1, #160	; 0xa0
 800920c:	2280      	movs	r2, #128	; 0x80
 800920e:	89a3      	ldrh	r3, [r4, #12]
 8009210:	0089      	lsls	r1, r1, #2
 8009212:	0092      	lsls	r2, r2, #2
 8009214:	400b      	ands	r3, r1
 8009216:	4293      	cmp	r3, r2
 8009218:	d003      	beq.n	8009222 <__swsetup_r+0xa6>
 800921a:	0021      	movs	r1, r4
 800921c:	0030      	movs	r0, r6
 800921e:	f000 fa27 	bl	8009670 <__smakebuf_r>
 8009222:	220c      	movs	r2, #12
 8009224:	5ea3      	ldrsh	r3, [r4, r2]
 8009226:	2001      	movs	r0, #1
 8009228:	001a      	movs	r2, r3
 800922a:	b299      	uxth	r1, r3
 800922c:	4002      	ands	r2, r0
 800922e:	4203      	tst	r3, r0
 8009230:	d00f      	beq.n	8009252 <__swsetup_r+0xd6>
 8009232:	2200      	movs	r2, #0
 8009234:	60a2      	str	r2, [r4, #8]
 8009236:	6962      	ldr	r2, [r4, #20]
 8009238:	4252      	negs	r2, r2
 800923a:	61a2      	str	r2, [r4, #24]
 800923c:	2000      	movs	r0, #0
 800923e:	6922      	ldr	r2, [r4, #16]
 8009240:	4282      	cmp	r2, r0
 8009242:	d1ba      	bne.n	80091ba <__swsetup_r+0x3e>
 8009244:	060a      	lsls	r2, r1, #24
 8009246:	d5b8      	bpl.n	80091ba <__swsetup_r+0x3e>
 8009248:	2240      	movs	r2, #64	; 0x40
 800924a:	4313      	orrs	r3, r2
 800924c:	81a3      	strh	r3, [r4, #12]
 800924e:	3801      	subs	r0, #1
 8009250:	e7b3      	b.n	80091ba <__swsetup_r+0x3e>
 8009252:	0788      	lsls	r0, r1, #30
 8009254:	d400      	bmi.n	8009258 <__swsetup_r+0xdc>
 8009256:	6962      	ldr	r2, [r4, #20]
 8009258:	60a2      	str	r2, [r4, #8]
 800925a:	e7ef      	b.n	800923c <__swsetup_r+0xc0>
 800925c:	20000024 	.word	0x20000024
 8009260:	0800c324 	.word	0x0800c324
 8009264:	0800c344 	.word	0x0800c344
 8009268:	0800c304 	.word	0x0800c304

0800926c <abort>:
 800926c:	2006      	movs	r0, #6
 800926e:	b510      	push	{r4, lr}
 8009270:	f000 fa74 	bl	800975c <raise>
 8009274:	2001      	movs	r0, #1
 8009276:	f7fb fb2f 	bl	80048d8 <_exit>
	...

0800927c <__sflush_r>:
 800927c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800927e:	898b      	ldrh	r3, [r1, #12]
 8009280:	0005      	movs	r5, r0
 8009282:	000c      	movs	r4, r1
 8009284:	071a      	lsls	r2, r3, #28
 8009286:	d45f      	bmi.n	8009348 <__sflush_r+0xcc>
 8009288:	684a      	ldr	r2, [r1, #4]
 800928a:	2a00      	cmp	r2, #0
 800928c:	dc04      	bgt.n	8009298 <__sflush_r+0x1c>
 800928e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8009290:	2a00      	cmp	r2, #0
 8009292:	dc01      	bgt.n	8009298 <__sflush_r+0x1c>
 8009294:	2000      	movs	r0, #0
 8009296:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009298:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800929a:	2f00      	cmp	r7, #0
 800929c:	d0fa      	beq.n	8009294 <__sflush_r+0x18>
 800929e:	2200      	movs	r2, #0
 80092a0:	2180      	movs	r1, #128	; 0x80
 80092a2:	682e      	ldr	r6, [r5, #0]
 80092a4:	602a      	str	r2, [r5, #0]
 80092a6:	001a      	movs	r2, r3
 80092a8:	0149      	lsls	r1, r1, #5
 80092aa:	400a      	ands	r2, r1
 80092ac:	420b      	tst	r3, r1
 80092ae:	d034      	beq.n	800931a <__sflush_r+0x9e>
 80092b0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80092b2:	89a3      	ldrh	r3, [r4, #12]
 80092b4:	075b      	lsls	r3, r3, #29
 80092b6:	d506      	bpl.n	80092c6 <__sflush_r+0x4a>
 80092b8:	6863      	ldr	r3, [r4, #4]
 80092ba:	1ac0      	subs	r0, r0, r3
 80092bc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d001      	beq.n	80092c6 <__sflush_r+0x4a>
 80092c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80092c4:	1ac0      	subs	r0, r0, r3
 80092c6:	0002      	movs	r2, r0
 80092c8:	6a21      	ldr	r1, [r4, #32]
 80092ca:	2300      	movs	r3, #0
 80092cc:	0028      	movs	r0, r5
 80092ce:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80092d0:	47b8      	blx	r7
 80092d2:	89a1      	ldrh	r1, [r4, #12]
 80092d4:	1c43      	adds	r3, r0, #1
 80092d6:	d106      	bne.n	80092e6 <__sflush_r+0x6a>
 80092d8:	682b      	ldr	r3, [r5, #0]
 80092da:	2b1d      	cmp	r3, #29
 80092dc:	d831      	bhi.n	8009342 <__sflush_r+0xc6>
 80092de:	4a2c      	ldr	r2, [pc, #176]	; (8009390 <__sflush_r+0x114>)
 80092e0:	40da      	lsrs	r2, r3
 80092e2:	07d3      	lsls	r3, r2, #31
 80092e4:	d52d      	bpl.n	8009342 <__sflush_r+0xc6>
 80092e6:	2300      	movs	r3, #0
 80092e8:	6063      	str	r3, [r4, #4]
 80092ea:	6923      	ldr	r3, [r4, #16]
 80092ec:	6023      	str	r3, [r4, #0]
 80092ee:	04cb      	lsls	r3, r1, #19
 80092f0:	d505      	bpl.n	80092fe <__sflush_r+0x82>
 80092f2:	1c43      	adds	r3, r0, #1
 80092f4:	d102      	bne.n	80092fc <__sflush_r+0x80>
 80092f6:	682b      	ldr	r3, [r5, #0]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d100      	bne.n	80092fe <__sflush_r+0x82>
 80092fc:	6560      	str	r0, [r4, #84]	; 0x54
 80092fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009300:	602e      	str	r6, [r5, #0]
 8009302:	2900      	cmp	r1, #0
 8009304:	d0c6      	beq.n	8009294 <__sflush_r+0x18>
 8009306:	0023      	movs	r3, r4
 8009308:	3344      	adds	r3, #68	; 0x44
 800930a:	4299      	cmp	r1, r3
 800930c:	d002      	beq.n	8009314 <__sflush_r+0x98>
 800930e:	0028      	movs	r0, r5
 8009310:	f7ff fa86 	bl	8008820 <_free_r>
 8009314:	2000      	movs	r0, #0
 8009316:	6360      	str	r0, [r4, #52]	; 0x34
 8009318:	e7bd      	b.n	8009296 <__sflush_r+0x1a>
 800931a:	2301      	movs	r3, #1
 800931c:	0028      	movs	r0, r5
 800931e:	6a21      	ldr	r1, [r4, #32]
 8009320:	47b8      	blx	r7
 8009322:	1c43      	adds	r3, r0, #1
 8009324:	d1c5      	bne.n	80092b2 <__sflush_r+0x36>
 8009326:	682b      	ldr	r3, [r5, #0]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d0c2      	beq.n	80092b2 <__sflush_r+0x36>
 800932c:	2b1d      	cmp	r3, #29
 800932e:	d001      	beq.n	8009334 <__sflush_r+0xb8>
 8009330:	2b16      	cmp	r3, #22
 8009332:	d101      	bne.n	8009338 <__sflush_r+0xbc>
 8009334:	602e      	str	r6, [r5, #0]
 8009336:	e7ad      	b.n	8009294 <__sflush_r+0x18>
 8009338:	2340      	movs	r3, #64	; 0x40
 800933a:	89a2      	ldrh	r2, [r4, #12]
 800933c:	4313      	orrs	r3, r2
 800933e:	81a3      	strh	r3, [r4, #12]
 8009340:	e7a9      	b.n	8009296 <__sflush_r+0x1a>
 8009342:	2340      	movs	r3, #64	; 0x40
 8009344:	430b      	orrs	r3, r1
 8009346:	e7fa      	b.n	800933e <__sflush_r+0xc2>
 8009348:	690f      	ldr	r7, [r1, #16]
 800934a:	2f00      	cmp	r7, #0
 800934c:	d0a2      	beq.n	8009294 <__sflush_r+0x18>
 800934e:	680a      	ldr	r2, [r1, #0]
 8009350:	600f      	str	r7, [r1, #0]
 8009352:	1bd2      	subs	r2, r2, r7
 8009354:	9201      	str	r2, [sp, #4]
 8009356:	2200      	movs	r2, #0
 8009358:	079b      	lsls	r3, r3, #30
 800935a:	d100      	bne.n	800935e <__sflush_r+0xe2>
 800935c:	694a      	ldr	r2, [r1, #20]
 800935e:	60a2      	str	r2, [r4, #8]
 8009360:	9b01      	ldr	r3, [sp, #4]
 8009362:	2b00      	cmp	r3, #0
 8009364:	dc00      	bgt.n	8009368 <__sflush_r+0xec>
 8009366:	e795      	b.n	8009294 <__sflush_r+0x18>
 8009368:	003a      	movs	r2, r7
 800936a:	0028      	movs	r0, r5
 800936c:	9b01      	ldr	r3, [sp, #4]
 800936e:	6a21      	ldr	r1, [r4, #32]
 8009370:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009372:	47b0      	blx	r6
 8009374:	2800      	cmp	r0, #0
 8009376:	dc06      	bgt.n	8009386 <__sflush_r+0x10a>
 8009378:	2340      	movs	r3, #64	; 0x40
 800937a:	2001      	movs	r0, #1
 800937c:	89a2      	ldrh	r2, [r4, #12]
 800937e:	4240      	negs	r0, r0
 8009380:	4313      	orrs	r3, r2
 8009382:	81a3      	strh	r3, [r4, #12]
 8009384:	e787      	b.n	8009296 <__sflush_r+0x1a>
 8009386:	9b01      	ldr	r3, [sp, #4]
 8009388:	183f      	adds	r7, r7, r0
 800938a:	1a1b      	subs	r3, r3, r0
 800938c:	9301      	str	r3, [sp, #4]
 800938e:	e7e7      	b.n	8009360 <__sflush_r+0xe4>
 8009390:	20400001 	.word	0x20400001

08009394 <_fflush_r>:
 8009394:	690b      	ldr	r3, [r1, #16]
 8009396:	b570      	push	{r4, r5, r6, lr}
 8009398:	0005      	movs	r5, r0
 800939a:	000c      	movs	r4, r1
 800939c:	2b00      	cmp	r3, #0
 800939e:	d102      	bne.n	80093a6 <_fflush_r+0x12>
 80093a0:	2500      	movs	r5, #0
 80093a2:	0028      	movs	r0, r5
 80093a4:	bd70      	pop	{r4, r5, r6, pc}
 80093a6:	2800      	cmp	r0, #0
 80093a8:	d004      	beq.n	80093b4 <_fflush_r+0x20>
 80093aa:	6983      	ldr	r3, [r0, #24]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d101      	bne.n	80093b4 <_fflush_r+0x20>
 80093b0:	f000 f892 	bl	80094d8 <__sinit>
 80093b4:	4b14      	ldr	r3, [pc, #80]	; (8009408 <_fflush_r+0x74>)
 80093b6:	429c      	cmp	r4, r3
 80093b8:	d11b      	bne.n	80093f2 <_fflush_r+0x5e>
 80093ba:	686c      	ldr	r4, [r5, #4]
 80093bc:	220c      	movs	r2, #12
 80093be:	5ea3      	ldrsh	r3, [r4, r2]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d0ed      	beq.n	80093a0 <_fflush_r+0xc>
 80093c4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80093c6:	07d2      	lsls	r2, r2, #31
 80093c8:	d404      	bmi.n	80093d4 <_fflush_r+0x40>
 80093ca:	059b      	lsls	r3, r3, #22
 80093cc:	d402      	bmi.n	80093d4 <_fflush_r+0x40>
 80093ce:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093d0:	f000 f923 	bl	800961a <__retarget_lock_acquire_recursive>
 80093d4:	0028      	movs	r0, r5
 80093d6:	0021      	movs	r1, r4
 80093d8:	f7ff ff50 	bl	800927c <__sflush_r>
 80093dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80093de:	0005      	movs	r5, r0
 80093e0:	07db      	lsls	r3, r3, #31
 80093e2:	d4de      	bmi.n	80093a2 <_fflush_r+0xe>
 80093e4:	89a3      	ldrh	r3, [r4, #12]
 80093e6:	059b      	lsls	r3, r3, #22
 80093e8:	d4db      	bmi.n	80093a2 <_fflush_r+0xe>
 80093ea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093ec:	f000 f916 	bl	800961c <__retarget_lock_release_recursive>
 80093f0:	e7d7      	b.n	80093a2 <_fflush_r+0xe>
 80093f2:	4b06      	ldr	r3, [pc, #24]	; (800940c <_fflush_r+0x78>)
 80093f4:	429c      	cmp	r4, r3
 80093f6:	d101      	bne.n	80093fc <_fflush_r+0x68>
 80093f8:	68ac      	ldr	r4, [r5, #8]
 80093fa:	e7df      	b.n	80093bc <_fflush_r+0x28>
 80093fc:	4b04      	ldr	r3, [pc, #16]	; (8009410 <_fflush_r+0x7c>)
 80093fe:	429c      	cmp	r4, r3
 8009400:	d1dc      	bne.n	80093bc <_fflush_r+0x28>
 8009402:	68ec      	ldr	r4, [r5, #12]
 8009404:	e7da      	b.n	80093bc <_fflush_r+0x28>
 8009406:	46c0      	nop			; (mov r8, r8)
 8009408:	0800c324 	.word	0x0800c324
 800940c:	0800c344 	.word	0x0800c344
 8009410:	0800c304 	.word	0x0800c304

08009414 <std>:
 8009414:	2300      	movs	r3, #0
 8009416:	b510      	push	{r4, lr}
 8009418:	0004      	movs	r4, r0
 800941a:	6003      	str	r3, [r0, #0]
 800941c:	6043      	str	r3, [r0, #4]
 800941e:	6083      	str	r3, [r0, #8]
 8009420:	8181      	strh	r1, [r0, #12]
 8009422:	6643      	str	r3, [r0, #100]	; 0x64
 8009424:	0019      	movs	r1, r3
 8009426:	81c2      	strh	r2, [r0, #14]
 8009428:	6103      	str	r3, [r0, #16]
 800942a:	6143      	str	r3, [r0, #20]
 800942c:	6183      	str	r3, [r0, #24]
 800942e:	2208      	movs	r2, #8
 8009430:	305c      	adds	r0, #92	; 0x5c
 8009432:	f7fd fad6 	bl	80069e2 <memset>
 8009436:	4b05      	ldr	r3, [pc, #20]	; (800944c <std+0x38>)
 8009438:	6224      	str	r4, [r4, #32]
 800943a:	6263      	str	r3, [r4, #36]	; 0x24
 800943c:	4b04      	ldr	r3, [pc, #16]	; (8009450 <std+0x3c>)
 800943e:	62a3      	str	r3, [r4, #40]	; 0x28
 8009440:	4b04      	ldr	r3, [pc, #16]	; (8009454 <std+0x40>)
 8009442:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009444:	4b04      	ldr	r3, [pc, #16]	; (8009458 <std+0x44>)
 8009446:	6323      	str	r3, [r4, #48]	; 0x30
 8009448:	bd10      	pop	{r4, pc}
 800944a:	46c0      	nop			; (mov r8, r8)
 800944c:	0800979d 	.word	0x0800979d
 8009450:	080097c5 	.word	0x080097c5
 8009454:	080097fd 	.word	0x080097fd
 8009458:	08009829 	.word	0x08009829

0800945c <_cleanup_r>:
 800945c:	b510      	push	{r4, lr}
 800945e:	4902      	ldr	r1, [pc, #8]	; (8009468 <_cleanup_r+0xc>)
 8009460:	f000 f8ba 	bl	80095d8 <_fwalk_reent>
 8009464:	bd10      	pop	{r4, pc}
 8009466:	46c0      	nop			; (mov r8, r8)
 8009468:	08009395 	.word	0x08009395

0800946c <__sfmoreglue>:
 800946c:	b570      	push	{r4, r5, r6, lr}
 800946e:	2568      	movs	r5, #104	; 0x68
 8009470:	1e4a      	subs	r2, r1, #1
 8009472:	4355      	muls	r5, r2
 8009474:	000e      	movs	r6, r1
 8009476:	0029      	movs	r1, r5
 8009478:	3174      	adds	r1, #116	; 0x74
 800947a:	f7ff fa3d 	bl	80088f8 <_malloc_r>
 800947e:	1e04      	subs	r4, r0, #0
 8009480:	d008      	beq.n	8009494 <__sfmoreglue+0x28>
 8009482:	2100      	movs	r1, #0
 8009484:	002a      	movs	r2, r5
 8009486:	6001      	str	r1, [r0, #0]
 8009488:	6046      	str	r6, [r0, #4]
 800948a:	300c      	adds	r0, #12
 800948c:	60a0      	str	r0, [r4, #8]
 800948e:	3268      	adds	r2, #104	; 0x68
 8009490:	f7fd faa7 	bl	80069e2 <memset>
 8009494:	0020      	movs	r0, r4
 8009496:	bd70      	pop	{r4, r5, r6, pc}

08009498 <__sfp_lock_acquire>:
 8009498:	b510      	push	{r4, lr}
 800949a:	4802      	ldr	r0, [pc, #8]	; (80094a4 <__sfp_lock_acquire+0xc>)
 800949c:	f000 f8bd 	bl	800961a <__retarget_lock_acquire_recursive>
 80094a0:	bd10      	pop	{r4, pc}
 80094a2:	46c0      	nop			; (mov r8, r8)
 80094a4:	200007ed 	.word	0x200007ed

080094a8 <__sfp_lock_release>:
 80094a8:	b510      	push	{r4, lr}
 80094aa:	4802      	ldr	r0, [pc, #8]	; (80094b4 <__sfp_lock_release+0xc>)
 80094ac:	f000 f8b6 	bl	800961c <__retarget_lock_release_recursive>
 80094b0:	bd10      	pop	{r4, pc}
 80094b2:	46c0      	nop			; (mov r8, r8)
 80094b4:	200007ed 	.word	0x200007ed

080094b8 <__sinit_lock_acquire>:
 80094b8:	b510      	push	{r4, lr}
 80094ba:	4802      	ldr	r0, [pc, #8]	; (80094c4 <__sinit_lock_acquire+0xc>)
 80094bc:	f000 f8ad 	bl	800961a <__retarget_lock_acquire_recursive>
 80094c0:	bd10      	pop	{r4, pc}
 80094c2:	46c0      	nop			; (mov r8, r8)
 80094c4:	200007ee 	.word	0x200007ee

080094c8 <__sinit_lock_release>:
 80094c8:	b510      	push	{r4, lr}
 80094ca:	4802      	ldr	r0, [pc, #8]	; (80094d4 <__sinit_lock_release+0xc>)
 80094cc:	f000 f8a6 	bl	800961c <__retarget_lock_release_recursive>
 80094d0:	bd10      	pop	{r4, pc}
 80094d2:	46c0      	nop			; (mov r8, r8)
 80094d4:	200007ee 	.word	0x200007ee

080094d8 <__sinit>:
 80094d8:	b513      	push	{r0, r1, r4, lr}
 80094da:	0004      	movs	r4, r0
 80094dc:	f7ff ffec 	bl	80094b8 <__sinit_lock_acquire>
 80094e0:	69a3      	ldr	r3, [r4, #24]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d002      	beq.n	80094ec <__sinit+0x14>
 80094e6:	f7ff ffef 	bl	80094c8 <__sinit_lock_release>
 80094ea:	bd13      	pop	{r0, r1, r4, pc}
 80094ec:	64a3      	str	r3, [r4, #72]	; 0x48
 80094ee:	64e3      	str	r3, [r4, #76]	; 0x4c
 80094f0:	6523      	str	r3, [r4, #80]	; 0x50
 80094f2:	4b13      	ldr	r3, [pc, #76]	; (8009540 <__sinit+0x68>)
 80094f4:	4a13      	ldr	r2, [pc, #76]	; (8009544 <__sinit+0x6c>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	62a2      	str	r2, [r4, #40]	; 0x28
 80094fa:	9301      	str	r3, [sp, #4]
 80094fc:	42a3      	cmp	r3, r4
 80094fe:	d101      	bne.n	8009504 <__sinit+0x2c>
 8009500:	2301      	movs	r3, #1
 8009502:	61a3      	str	r3, [r4, #24]
 8009504:	0020      	movs	r0, r4
 8009506:	f000 f81f 	bl	8009548 <__sfp>
 800950a:	6060      	str	r0, [r4, #4]
 800950c:	0020      	movs	r0, r4
 800950e:	f000 f81b 	bl	8009548 <__sfp>
 8009512:	60a0      	str	r0, [r4, #8]
 8009514:	0020      	movs	r0, r4
 8009516:	f000 f817 	bl	8009548 <__sfp>
 800951a:	2200      	movs	r2, #0
 800951c:	2104      	movs	r1, #4
 800951e:	60e0      	str	r0, [r4, #12]
 8009520:	6860      	ldr	r0, [r4, #4]
 8009522:	f7ff ff77 	bl	8009414 <std>
 8009526:	2201      	movs	r2, #1
 8009528:	2109      	movs	r1, #9
 800952a:	68a0      	ldr	r0, [r4, #8]
 800952c:	f7ff ff72 	bl	8009414 <std>
 8009530:	2202      	movs	r2, #2
 8009532:	2112      	movs	r1, #18
 8009534:	68e0      	ldr	r0, [r4, #12]
 8009536:	f7ff ff6d 	bl	8009414 <std>
 800953a:	2301      	movs	r3, #1
 800953c:	61a3      	str	r3, [r4, #24]
 800953e:	e7d2      	b.n	80094e6 <__sinit+0xe>
 8009540:	0800bf8c 	.word	0x0800bf8c
 8009544:	0800945d 	.word	0x0800945d

08009548 <__sfp>:
 8009548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800954a:	0007      	movs	r7, r0
 800954c:	f7ff ffa4 	bl	8009498 <__sfp_lock_acquire>
 8009550:	4b1f      	ldr	r3, [pc, #124]	; (80095d0 <__sfp+0x88>)
 8009552:	681e      	ldr	r6, [r3, #0]
 8009554:	69b3      	ldr	r3, [r6, #24]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d102      	bne.n	8009560 <__sfp+0x18>
 800955a:	0030      	movs	r0, r6
 800955c:	f7ff ffbc 	bl	80094d8 <__sinit>
 8009560:	3648      	adds	r6, #72	; 0x48
 8009562:	68b4      	ldr	r4, [r6, #8]
 8009564:	6873      	ldr	r3, [r6, #4]
 8009566:	3b01      	subs	r3, #1
 8009568:	d504      	bpl.n	8009574 <__sfp+0x2c>
 800956a:	6833      	ldr	r3, [r6, #0]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d022      	beq.n	80095b6 <__sfp+0x6e>
 8009570:	6836      	ldr	r6, [r6, #0]
 8009572:	e7f6      	b.n	8009562 <__sfp+0x1a>
 8009574:	220c      	movs	r2, #12
 8009576:	5ea5      	ldrsh	r5, [r4, r2]
 8009578:	2d00      	cmp	r5, #0
 800957a:	d11a      	bne.n	80095b2 <__sfp+0x6a>
 800957c:	0020      	movs	r0, r4
 800957e:	4b15      	ldr	r3, [pc, #84]	; (80095d4 <__sfp+0x8c>)
 8009580:	3058      	adds	r0, #88	; 0x58
 8009582:	60e3      	str	r3, [r4, #12]
 8009584:	6665      	str	r5, [r4, #100]	; 0x64
 8009586:	f000 f847 	bl	8009618 <__retarget_lock_init_recursive>
 800958a:	f7ff ff8d 	bl	80094a8 <__sfp_lock_release>
 800958e:	0020      	movs	r0, r4
 8009590:	2208      	movs	r2, #8
 8009592:	0029      	movs	r1, r5
 8009594:	6025      	str	r5, [r4, #0]
 8009596:	60a5      	str	r5, [r4, #8]
 8009598:	6065      	str	r5, [r4, #4]
 800959a:	6125      	str	r5, [r4, #16]
 800959c:	6165      	str	r5, [r4, #20]
 800959e:	61a5      	str	r5, [r4, #24]
 80095a0:	305c      	adds	r0, #92	; 0x5c
 80095a2:	f7fd fa1e 	bl	80069e2 <memset>
 80095a6:	6365      	str	r5, [r4, #52]	; 0x34
 80095a8:	63a5      	str	r5, [r4, #56]	; 0x38
 80095aa:	64a5      	str	r5, [r4, #72]	; 0x48
 80095ac:	64e5      	str	r5, [r4, #76]	; 0x4c
 80095ae:	0020      	movs	r0, r4
 80095b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095b2:	3468      	adds	r4, #104	; 0x68
 80095b4:	e7d7      	b.n	8009566 <__sfp+0x1e>
 80095b6:	2104      	movs	r1, #4
 80095b8:	0038      	movs	r0, r7
 80095ba:	f7ff ff57 	bl	800946c <__sfmoreglue>
 80095be:	1e04      	subs	r4, r0, #0
 80095c0:	6030      	str	r0, [r6, #0]
 80095c2:	d1d5      	bne.n	8009570 <__sfp+0x28>
 80095c4:	f7ff ff70 	bl	80094a8 <__sfp_lock_release>
 80095c8:	230c      	movs	r3, #12
 80095ca:	603b      	str	r3, [r7, #0]
 80095cc:	e7ef      	b.n	80095ae <__sfp+0x66>
 80095ce:	46c0      	nop			; (mov r8, r8)
 80095d0:	0800bf8c 	.word	0x0800bf8c
 80095d4:	ffff0001 	.word	0xffff0001

080095d8 <_fwalk_reent>:
 80095d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80095da:	0004      	movs	r4, r0
 80095dc:	0006      	movs	r6, r0
 80095de:	2700      	movs	r7, #0
 80095e0:	9101      	str	r1, [sp, #4]
 80095e2:	3448      	adds	r4, #72	; 0x48
 80095e4:	6863      	ldr	r3, [r4, #4]
 80095e6:	68a5      	ldr	r5, [r4, #8]
 80095e8:	9300      	str	r3, [sp, #0]
 80095ea:	9b00      	ldr	r3, [sp, #0]
 80095ec:	3b01      	subs	r3, #1
 80095ee:	9300      	str	r3, [sp, #0]
 80095f0:	d504      	bpl.n	80095fc <_fwalk_reent+0x24>
 80095f2:	6824      	ldr	r4, [r4, #0]
 80095f4:	2c00      	cmp	r4, #0
 80095f6:	d1f5      	bne.n	80095e4 <_fwalk_reent+0xc>
 80095f8:	0038      	movs	r0, r7
 80095fa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80095fc:	89ab      	ldrh	r3, [r5, #12]
 80095fe:	2b01      	cmp	r3, #1
 8009600:	d908      	bls.n	8009614 <_fwalk_reent+0x3c>
 8009602:	220e      	movs	r2, #14
 8009604:	5eab      	ldrsh	r3, [r5, r2]
 8009606:	3301      	adds	r3, #1
 8009608:	d004      	beq.n	8009614 <_fwalk_reent+0x3c>
 800960a:	0029      	movs	r1, r5
 800960c:	0030      	movs	r0, r6
 800960e:	9b01      	ldr	r3, [sp, #4]
 8009610:	4798      	blx	r3
 8009612:	4307      	orrs	r7, r0
 8009614:	3568      	adds	r5, #104	; 0x68
 8009616:	e7e8      	b.n	80095ea <_fwalk_reent+0x12>

08009618 <__retarget_lock_init_recursive>:
 8009618:	4770      	bx	lr

0800961a <__retarget_lock_acquire_recursive>:
 800961a:	4770      	bx	lr

0800961c <__retarget_lock_release_recursive>:
 800961c:	4770      	bx	lr
	...

08009620 <__swhatbuf_r>:
 8009620:	b570      	push	{r4, r5, r6, lr}
 8009622:	000e      	movs	r6, r1
 8009624:	001d      	movs	r5, r3
 8009626:	230e      	movs	r3, #14
 8009628:	5ec9      	ldrsh	r1, [r1, r3]
 800962a:	0014      	movs	r4, r2
 800962c:	b096      	sub	sp, #88	; 0x58
 800962e:	2900      	cmp	r1, #0
 8009630:	da08      	bge.n	8009644 <__swhatbuf_r+0x24>
 8009632:	220c      	movs	r2, #12
 8009634:	5eb3      	ldrsh	r3, [r6, r2]
 8009636:	2200      	movs	r2, #0
 8009638:	602a      	str	r2, [r5, #0]
 800963a:	061b      	lsls	r3, r3, #24
 800963c:	d411      	bmi.n	8009662 <__swhatbuf_r+0x42>
 800963e:	2380      	movs	r3, #128	; 0x80
 8009640:	00db      	lsls	r3, r3, #3
 8009642:	e00f      	b.n	8009664 <__swhatbuf_r+0x44>
 8009644:	466a      	mov	r2, sp
 8009646:	f000 f91b 	bl	8009880 <_fstat_r>
 800964a:	2800      	cmp	r0, #0
 800964c:	dbf1      	blt.n	8009632 <__swhatbuf_r+0x12>
 800964e:	23f0      	movs	r3, #240	; 0xf0
 8009650:	9901      	ldr	r1, [sp, #4]
 8009652:	021b      	lsls	r3, r3, #8
 8009654:	4019      	ands	r1, r3
 8009656:	4b05      	ldr	r3, [pc, #20]	; (800966c <__swhatbuf_r+0x4c>)
 8009658:	18c9      	adds	r1, r1, r3
 800965a:	424b      	negs	r3, r1
 800965c:	4159      	adcs	r1, r3
 800965e:	6029      	str	r1, [r5, #0]
 8009660:	e7ed      	b.n	800963e <__swhatbuf_r+0x1e>
 8009662:	2340      	movs	r3, #64	; 0x40
 8009664:	2000      	movs	r0, #0
 8009666:	6023      	str	r3, [r4, #0]
 8009668:	b016      	add	sp, #88	; 0x58
 800966a:	bd70      	pop	{r4, r5, r6, pc}
 800966c:	ffffe000 	.word	0xffffe000

08009670 <__smakebuf_r>:
 8009670:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009672:	2602      	movs	r6, #2
 8009674:	898b      	ldrh	r3, [r1, #12]
 8009676:	0005      	movs	r5, r0
 8009678:	000c      	movs	r4, r1
 800967a:	4233      	tst	r3, r6
 800967c:	d006      	beq.n	800968c <__smakebuf_r+0x1c>
 800967e:	0023      	movs	r3, r4
 8009680:	3347      	adds	r3, #71	; 0x47
 8009682:	6023      	str	r3, [r4, #0]
 8009684:	6123      	str	r3, [r4, #16]
 8009686:	2301      	movs	r3, #1
 8009688:	6163      	str	r3, [r4, #20]
 800968a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800968c:	466a      	mov	r2, sp
 800968e:	ab01      	add	r3, sp, #4
 8009690:	f7ff ffc6 	bl	8009620 <__swhatbuf_r>
 8009694:	9900      	ldr	r1, [sp, #0]
 8009696:	0007      	movs	r7, r0
 8009698:	0028      	movs	r0, r5
 800969a:	f7ff f92d 	bl	80088f8 <_malloc_r>
 800969e:	2800      	cmp	r0, #0
 80096a0:	d108      	bne.n	80096b4 <__smakebuf_r+0x44>
 80096a2:	220c      	movs	r2, #12
 80096a4:	5ea3      	ldrsh	r3, [r4, r2]
 80096a6:	059a      	lsls	r2, r3, #22
 80096a8:	d4ef      	bmi.n	800968a <__smakebuf_r+0x1a>
 80096aa:	2203      	movs	r2, #3
 80096ac:	4393      	bics	r3, r2
 80096ae:	431e      	orrs	r6, r3
 80096b0:	81a6      	strh	r6, [r4, #12]
 80096b2:	e7e4      	b.n	800967e <__smakebuf_r+0xe>
 80096b4:	4b0f      	ldr	r3, [pc, #60]	; (80096f4 <__smakebuf_r+0x84>)
 80096b6:	62ab      	str	r3, [r5, #40]	; 0x28
 80096b8:	2380      	movs	r3, #128	; 0x80
 80096ba:	89a2      	ldrh	r2, [r4, #12]
 80096bc:	6020      	str	r0, [r4, #0]
 80096be:	4313      	orrs	r3, r2
 80096c0:	81a3      	strh	r3, [r4, #12]
 80096c2:	9b00      	ldr	r3, [sp, #0]
 80096c4:	6120      	str	r0, [r4, #16]
 80096c6:	6163      	str	r3, [r4, #20]
 80096c8:	9b01      	ldr	r3, [sp, #4]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d00d      	beq.n	80096ea <__smakebuf_r+0x7a>
 80096ce:	0028      	movs	r0, r5
 80096d0:	230e      	movs	r3, #14
 80096d2:	5ee1      	ldrsh	r1, [r4, r3]
 80096d4:	f000 f8e6 	bl	80098a4 <_isatty_r>
 80096d8:	2800      	cmp	r0, #0
 80096da:	d006      	beq.n	80096ea <__smakebuf_r+0x7a>
 80096dc:	2203      	movs	r2, #3
 80096de:	89a3      	ldrh	r3, [r4, #12]
 80096e0:	4393      	bics	r3, r2
 80096e2:	001a      	movs	r2, r3
 80096e4:	2301      	movs	r3, #1
 80096e6:	4313      	orrs	r3, r2
 80096e8:	81a3      	strh	r3, [r4, #12]
 80096ea:	89a0      	ldrh	r0, [r4, #12]
 80096ec:	4307      	orrs	r7, r0
 80096ee:	81a7      	strh	r7, [r4, #12]
 80096f0:	e7cb      	b.n	800968a <__smakebuf_r+0x1a>
 80096f2:	46c0      	nop			; (mov r8, r8)
 80096f4:	0800945d 	.word	0x0800945d

080096f8 <_malloc_usable_size_r>:
 80096f8:	1f0b      	subs	r3, r1, #4
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	1f18      	subs	r0, r3, #4
 80096fe:	2b00      	cmp	r3, #0
 8009700:	da01      	bge.n	8009706 <_malloc_usable_size_r+0xe>
 8009702:	580b      	ldr	r3, [r1, r0]
 8009704:	18c0      	adds	r0, r0, r3
 8009706:	4770      	bx	lr

08009708 <_raise_r>:
 8009708:	b570      	push	{r4, r5, r6, lr}
 800970a:	0004      	movs	r4, r0
 800970c:	000d      	movs	r5, r1
 800970e:	291f      	cmp	r1, #31
 8009710:	d904      	bls.n	800971c <_raise_r+0x14>
 8009712:	2316      	movs	r3, #22
 8009714:	6003      	str	r3, [r0, #0]
 8009716:	2001      	movs	r0, #1
 8009718:	4240      	negs	r0, r0
 800971a:	bd70      	pop	{r4, r5, r6, pc}
 800971c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800971e:	2b00      	cmp	r3, #0
 8009720:	d004      	beq.n	800972c <_raise_r+0x24>
 8009722:	008a      	lsls	r2, r1, #2
 8009724:	189b      	adds	r3, r3, r2
 8009726:	681a      	ldr	r2, [r3, #0]
 8009728:	2a00      	cmp	r2, #0
 800972a:	d108      	bne.n	800973e <_raise_r+0x36>
 800972c:	0020      	movs	r0, r4
 800972e:	f000 f831 	bl	8009794 <_getpid_r>
 8009732:	002a      	movs	r2, r5
 8009734:	0001      	movs	r1, r0
 8009736:	0020      	movs	r0, r4
 8009738:	f000 f81a 	bl	8009770 <_kill_r>
 800973c:	e7ed      	b.n	800971a <_raise_r+0x12>
 800973e:	2000      	movs	r0, #0
 8009740:	2a01      	cmp	r2, #1
 8009742:	d0ea      	beq.n	800971a <_raise_r+0x12>
 8009744:	1c51      	adds	r1, r2, #1
 8009746:	d103      	bne.n	8009750 <_raise_r+0x48>
 8009748:	2316      	movs	r3, #22
 800974a:	3001      	adds	r0, #1
 800974c:	6023      	str	r3, [r4, #0]
 800974e:	e7e4      	b.n	800971a <_raise_r+0x12>
 8009750:	2400      	movs	r4, #0
 8009752:	0028      	movs	r0, r5
 8009754:	601c      	str	r4, [r3, #0]
 8009756:	4790      	blx	r2
 8009758:	0020      	movs	r0, r4
 800975a:	e7de      	b.n	800971a <_raise_r+0x12>

0800975c <raise>:
 800975c:	b510      	push	{r4, lr}
 800975e:	4b03      	ldr	r3, [pc, #12]	; (800976c <raise+0x10>)
 8009760:	0001      	movs	r1, r0
 8009762:	6818      	ldr	r0, [r3, #0]
 8009764:	f7ff ffd0 	bl	8009708 <_raise_r>
 8009768:	bd10      	pop	{r4, pc}
 800976a:	46c0      	nop			; (mov r8, r8)
 800976c:	20000024 	.word	0x20000024

08009770 <_kill_r>:
 8009770:	2300      	movs	r3, #0
 8009772:	b570      	push	{r4, r5, r6, lr}
 8009774:	4d06      	ldr	r5, [pc, #24]	; (8009790 <_kill_r+0x20>)
 8009776:	0004      	movs	r4, r0
 8009778:	0008      	movs	r0, r1
 800977a:	0011      	movs	r1, r2
 800977c:	602b      	str	r3, [r5, #0]
 800977e:	f7fb f8a3 	bl	80048c8 <_kill>
 8009782:	1c43      	adds	r3, r0, #1
 8009784:	d103      	bne.n	800978e <_kill_r+0x1e>
 8009786:	682b      	ldr	r3, [r5, #0]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d000      	beq.n	800978e <_kill_r+0x1e>
 800978c:	6023      	str	r3, [r4, #0]
 800978e:	bd70      	pop	{r4, r5, r6, pc}
 8009790:	200007e8 	.word	0x200007e8

08009794 <_getpid_r>:
 8009794:	b510      	push	{r4, lr}
 8009796:	f7fb f895 	bl	80048c4 <_getpid>
 800979a:	bd10      	pop	{r4, pc}

0800979c <__sread>:
 800979c:	b570      	push	{r4, r5, r6, lr}
 800979e:	000c      	movs	r4, r1
 80097a0:	250e      	movs	r5, #14
 80097a2:	5f49      	ldrsh	r1, [r1, r5]
 80097a4:	f000 f8a4 	bl	80098f0 <_read_r>
 80097a8:	2800      	cmp	r0, #0
 80097aa:	db03      	blt.n	80097b4 <__sread+0x18>
 80097ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80097ae:	181b      	adds	r3, r3, r0
 80097b0:	6563      	str	r3, [r4, #84]	; 0x54
 80097b2:	bd70      	pop	{r4, r5, r6, pc}
 80097b4:	89a3      	ldrh	r3, [r4, #12]
 80097b6:	4a02      	ldr	r2, [pc, #8]	; (80097c0 <__sread+0x24>)
 80097b8:	4013      	ands	r3, r2
 80097ba:	81a3      	strh	r3, [r4, #12]
 80097bc:	e7f9      	b.n	80097b2 <__sread+0x16>
 80097be:	46c0      	nop			; (mov r8, r8)
 80097c0:	ffffefff 	.word	0xffffefff

080097c4 <__swrite>:
 80097c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097c6:	001f      	movs	r7, r3
 80097c8:	898b      	ldrh	r3, [r1, #12]
 80097ca:	0005      	movs	r5, r0
 80097cc:	000c      	movs	r4, r1
 80097ce:	0016      	movs	r6, r2
 80097d0:	05db      	lsls	r3, r3, #23
 80097d2:	d505      	bpl.n	80097e0 <__swrite+0x1c>
 80097d4:	230e      	movs	r3, #14
 80097d6:	5ec9      	ldrsh	r1, [r1, r3]
 80097d8:	2200      	movs	r2, #0
 80097da:	2302      	movs	r3, #2
 80097dc:	f000 f874 	bl	80098c8 <_lseek_r>
 80097e0:	89a3      	ldrh	r3, [r4, #12]
 80097e2:	4a05      	ldr	r2, [pc, #20]	; (80097f8 <__swrite+0x34>)
 80097e4:	0028      	movs	r0, r5
 80097e6:	4013      	ands	r3, r2
 80097e8:	81a3      	strh	r3, [r4, #12]
 80097ea:	0032      	movs	r2, r6
 80097ec:	230e      	movs	r3, #14
 80097ee:	5ee1      	ldrsh	r1, [r4, r3]
 80097f0:	003b      	movs	r3, r7
 80097f2:	f000 f81f 	bl	8009834 <_write_r>
 80097f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097f8:	ffffefff 	.word	0xffffefff

080097fc <__sseek>:
 80097fc:	b570      	push	{r4, r5, r6, lr}
 80097fe:	000c      	movs	r4, r1
 8009800:	250e      	movs	r5, #14
 8009802:	5f49      	ldrsh	r1, [r1, r5]
 8009804:	f000 f860 	bl	80098c8 <_lseek_r>
 8009808:	89a3      	ldrh	r3, [r4, #12]
 800980a:	1c42      	adds	r2, r0, #1
 800980c:	d103      	bne.n	8009816 <__sseek+0x1a>
 800980e:	4a05      	ldr	r2, [pc, #20]	; (8009824 <__sseek+0x28>)
 8009810:	4013      	ands	r3, r2
 8009812:	81a3      	strh	r3, [r4, #12]
 8009814:	bd70      	pop	{r4, r5, r6, pc}
 8009816:	2280      	movs	r2, #128	; 0x80
 8009818:	0152      	lsls	r2, r2, #5
 800981a:	4313      	orrs	r3, r2
 800981c:	81a3      	strh	r3, [r4, #12]
 800981e:	6560      	str	r0, [r4, #84]	; 0x54
 8009820:	e7f8      	b.n	8009814 <__sseek+0x18>
 8009822:	46c0      	nop			; (mov r8, r8)
 8009824:	ffffefff 	.word	0xffffefff

08009828 <__sclose>:
 8009828:	b510      	push	{r4, lr}
 800982a:	230e      	movs	r3, #14
 800982c:	5ec9      	ldrsh	r1, [r1, r3]
 800982e:	f000 f815 	bl	800985c <_close_r>
 8009832:	bd10      	pop	{r4, pc}

08009834 <_write_r>:
 8009834:	b570      	push	{r4, r5, r6, lr}
 8009836:	0004      	movs	r4, r0
 8009838:	0008      	movs	r0, r1
 800983a:	0011      	movs	r1, r2
 800983c:	001a      	movs	r2, r3
 800983e:	2300      	movs	r3, #0
 8009840:	4d05      	ldr	r5, [pc, #20]	; (8009858 <_write_r+0x24>)
 8009842:	602b      	str	r3, [r5, #0]
 8009844:	f7fb f85b 	bl	80048fe <_write>
 8009848:	1c43      	adds	r3, r0, #1
 800984a:	d103      	bne.n	8009854 <_write_r+0x20>
 800984c:	682b      	ldr	r3, [r5, #0]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d000      	beq.n	8009854 <_write_r+0x20>
 8009852:	6023      	str	r3, [r4, #0]
 8009854:	bd70      	pop	{r4, r5, r6, pc}
 8009856:	46c0      	nop			; (mov r8, r8)
 8009858:	200007e8 	.word	0x200007e8

0800985c <_close_r>:
 800985c:	2300      	movs	r3, #0
 800985e:	b570      	push	{r4, r5, r6, lr}
 8009860:	4d06      	ldr	r5, [pc, #24]	; (800987c <_close_r+0x20>)
 8009862:	0004      	movs	r4, r0
 8009864:	0008      	movs	r0, r1
 8009866:	602b      	str	r3, [r5, #0]
 8009868:	f7fb f856 	bl	8004918 <_close>
 800986c:	1c43      	adds	r3, r0, #1
 800986e:	d103      	bne.n	8009878 <_close_r+0x1c>
 8009870:	682b      	ldr	r3, [r5, #0]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d000      	beq.n	8009878 <_close_r+0x1c>
 8009876:	6023      	str	r3, [r4, #0]
 8009878:	bd70      	pop	{r4, r5, r6, pc}
 800987a:	46c0      	nop			; (mov r8, r8)
 800987c:	200007e8 	.word	0x200007e8

08009880 <_fstat_r>:
 8009880:	2300      	movs	r3, #0
 8009882:	b570      	push	{r4, r5, r6, lr}
 8009884:	4d06      	ldr	r5, [pc, #24]	; (80098a0 <_fstat_r+0x20>)
 8009886:	0004      	movs	r4, r0
 8009888:	0008      	movs	r0, r1
 800988a:	0011      	movs	r1, r2
 800988c:	602b      	str	r3, [r5, #0]
 800988e:	f7fb f846 	bl	800491e <_fstat>
 8009892:	1c43      	adds	r3, r0, #1
 8009894:	d103      	bne.n	800989e <_fstat_r+0x1e>
 8009896:	682b      	ldr	r3, [r5, #0]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d000      	beq.n	800989e <_fstat_r+0x1e>
 800989c:	6023      	str	r3, [r4, #0]
 800989e:	bd70      	pop	{r4, r5, r6, pc}
 80098a0:	200007e8 	.word	0x200007e8

080098a4 <_isatty_r>:
 80098a4:	2300      	movs	r3, #0
 80098a6:	b570      	push	{r4, r5, r6, lr}
 80098a8:	4d06      	ldr	r5, [pc, #24]	; (80098c4 <_isatty_r+0x20>)
 80098aa:	0004      	movs	r4, r0
 80098ac:	0008      	movs	r0, r1
 80098ae:	602b      	str	r3, [r5, #0]
 80098b0:	f7fb f83a 	bl	8004928 <_isatty>
 80098b4:	1c43      	adds	r3, r0, #1
 80098b6:	d103      	bne.n	80098c0 <_isatty_r+0x1c>
 80098b8:	682b      	ldr	r3, [r5, #0]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d000      	beq.n	80098c0 <_isatty_r+0x1c>
 80098be:	6023      	str	r3, [r4, #0]
 80098c0:	bd70      	pop	{r4, r5, r6, pc}
 80098c2:	46c0      	nop			; (mov r8, r8)
 80098c4:	200007e8 	.word	0x200007e8

080098c8 <_lseek_r>:
 80098c8:	b570      	push	{r4, r5, r6, lr}
 80098ca:	0004      	movs	r4, r0
 80098cc:	0008      	movs	r0, r1
 80098ce:	0011      	movs	r1, r2
 80098d0:	001a      	movs	r2, r3
 80098d2:	2300      	movs	r3, #0
 80098d4:	4d05      	ldr	r5, [pc, #20]	; (80098ec <_lseek_r+0x24>)
 80098d6:	602b      	str	r3, [r5, #0]
 80098d8:	f7fb f828 	bl	800492c <_lseek>
 80098dc:	1c43      	adds	r3, r0, #1
 80098de:	d103      	bne.n	80098e8 <_lseek_r+0x20>
 80098e0:	682b      	ldr	r3, [r5, #0]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d000      	beq.n	80098e8 <_lseek_r+0x20>
 80098e6:	6023      	str	r3, [r4, #0]
 80098e8:	bd70      	pop	{r4, r5, r6, pc}
 80098ea:	46c0      	nop			; (mov r8, r8)
 80098ec:	200007e8 	.word	0x200007e8

080098f0 <_read_r>:
 80098f0:	b570      	push	{r4, r5, r6, lr}
 80098f2:	0004      	movs	r4, r0
 80098f4:	0008      	movs	r0, r1
 80098f6:	0011      	movs	r1, r2
 80098f8:	001a      	movs	r2, r3
 80098fa:	2300      	movs	r3, #0
 80098fc:	4d05      	ldr	r5, [pc, #20]	; (8009914 <_read_r+0x24>)
 80098fe:	602b      	str	r3, [r5, #0]
 8009900:	f7fa fff0 	bl	80048e4 <_read>
 8009904:	1c43      	adds	r3, r0, #1
 8009906:	d103      	bne.n	8009910 <_read_r+0x20>
 8009908:	682b      	ldr	r3, [r5, #0]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d000      	beq.n	8009910 <_read_r+0x20>
 800990e:	6023      	str	r3, [r4, #0]
 8009910:	bd70      	pop	{r4, r5, r6, pc}
 8009912:	46c0      	nop			; (mov r8, r8)
 8009914:	200007e8 	.word	0x200007e8

08009918 <_init>:
 8009918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800991a:	46c0      	nop			; (mov r8, r8)
 800991c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800991e:	bc08      	pop	{r3}
 8009920:	469e      	mov	lr, r3
 8009922:	4770      	bx	lr

08009924 <_fini>:
 8009924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009926:	46c0      	nop			; (mov r8, r8)
 8009928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800992a:	bc08      	pop	{r3}
 800992c:	469e      	mov	lr, r3
 800992e:	4770      	bx	lr
