#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Oct 22 10:38:44 2015
# Process ID: 2560
# Log file: /home/user/EmbSys/vivado.log
# Journal file: /home/user/EmbSys/vivado.jou
#-----------------------------------------------------------
start_gui
create_project lab1 /home/user/EmbSys/lab1 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
set_property board_part em.avnet.com:zed:part0:0.9 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "system"
Wrote  : </home/user/EmbSys/lab1/lab1.srcs/sources_1/bd/system/system.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_EN_CLK0_PORT {0} CONFIG.PCW_EN_RST0_PORT {0} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
set_property location {1 259 142} [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK0_PORT {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_EN_RST0_PORT {0}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : </home/user/EmbSys/lab1/lab1.srcs/sources_1/bd/system/system.bd> 
generate_target all [get_files  /home/user/EmbSys/lab1/lab1.srcs/sources_1/bd/system/system.bd]
VHDL Output written to : /home/user/EmbSys/lab1/lab1.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : /home/user/EmbSys/lab1/lab1.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
Wrote  : </home/user/EmbSys/lab1/lab1.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/user/EmbSys/lab1/lab1.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/user/EmbSys/lab1/lab1.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/user/EmbSys/lab1/lab1.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 5988.902 ; gain = 31.797 ; free physical = 5167 ; free virtual = 6483
make_wrapper -files [get_files /home/user/EmbSys/lab1/lab1.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse /home/user/EmbSys/lab1/lab1.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir /home/user/EmbSys/lab1/lab1.sdk
write_hwdef -force  -file /home/user/EmbSys/lab1/lab1.sdk/system_wrapper.hdf
launch_sdk -workspace /home/user/EmbSys/lab1/lab1.sdk -hwspec /home/user/EmbSys/lab1/lab1.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/user/EmbSys/lab1/lab1.sdk -hwspec /home/user/EmbSys/lab1/lab1.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace /home/user/EmbSys/lab1/lab1.sdk -hwspec /home/user/EmbSys/lab1/lab1.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/user/EmbSys/lab1/lab1.sdk -hwspec /home/user/EmbSys/lab1/lab1.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace /home/user/EmbSys/lab1/lab1.sdk -hwspec /home/user/EmbSys/lab1/lab1.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/user/EmbSys/lab1/lab1.sdk -hwspec /home/user/EmbSys/lab1/lab1.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
