/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 224 200)
	(text "soc_design" (rect 79 -1 123 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 184 20 196)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "fpga_reset_n" (rect 0 0 54 12)(font "Arial" (font_size 8)))
		(text "fpga_reset_n" (rect 4 61 76 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 80 72)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "ref_clk" (rect 0 0 28 12)(font "Arial" (font_size 8)))
		(text "ref_clk" (rect 4 101 46 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 80 112)(line_width 1))
	)
	(port
		(pt 0 152)
		(input)
		(text "uart_RXD" (rect 0 0 42 12)(font "Arial" (font_size 8)))
		(text "uart_RXD" (rect 4 141 52 152)(font "Arial" (font_size 8)))
		(line (pt 0 152)(pt 80 152)(line_width 1))
	)
	(port
		(pt 0 168)
		(output)
		(text "uart_TXD" (rect 0 0 40 12)(font "Arial" (font_size 8)))
		(text "uart_TXD" (rect 4 157 52 168)(font "Arial" (font_size 8)))
		(line (pt 0 168)(pt 80 168)(line_width 1))
	)
	(drawing
		(text "fpga" (rect 55 43 134 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset_n" (rect 85 67 212 144)(font "Arial" (color 0 0 0)))
		(text "ref" (rect 64 83 146 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 85 107 188 224)(font "Arial" (color 0 0 0)))
		(text "uart" (rect 58 123 140 259)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "RXD" (rect 85 147 188 304)(font "Arial" (color 0 0 0)))
		(text "TXD" (rect 85 163 188 336)(font "Arial" (color 0 0 0)))
		(text " soc_design " (rect 173 184 418 378)(font "Arial" ))
		(line (pt 80 32)(pt 144 32)(line_width 1))
		(line (pt 144 32)(pt 144 184)(line_width 1))
		(line (pt 80 184)(pt 144 184)(line_width 1))
		(line (pt 80 32)(pt 80 184)(line_width 1))
		(line (pt 81 52)(pt 81 76)(line_width 1))
		(line (pt 82 52)(pt 82 76)(line_width 1))
		(line (pt 81 92)(pt 81 116)(line_width 1))
		(line (pt 82 92)(pt 82 116)(line_width 1))
		(line (pt 81 132)(pt 81 172)(line_width 1))
		(line (pt 82 132)(pt 82 172)(line_width 1))
		(line (pt 0 0)(pt 224 0)(line_width 1))
		(line (pt 224 0)(pt 224 200)(line_width 1))
		(line (pt 0 200)(pt 224 200)(line_width 1))
		(line (pt 0 0)(pt 0 200)(line_width 1))
	)
)
