--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml regfile.twx regfile.ncd -o regfile.twr regfile.pcf -ucf
regfile.ucf

Design file:              regfile.ncd
Physical constraint file: regfile.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 568 paths analyzed, 152 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.356ns.
--------------------------------------------------------------------------------

Paths for end point n11_1 (SLICE_X51Y62.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               WR_2 (FF)
  Destination:          n11_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.329ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.007 - 0.034)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: WR_2 to n11_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y53.YQ      Tcko                  0.587   WR<3>
                                                       WR_2
    SLICE_X54Y52.G4      net (fanout=2)        0.485   WR<2>
    SLICE_X54Y52.Y       Tilo                  0.759   n9_not0001
                                                       n0_not000121
    SLICE_X50Y63.F3      net (fanout=8)        1.041   N2
    SLICE_X50Y63.X       Tilo                  0.759   n11_not0001
                                                       n11_not00011
    SLICE_X51Y62.CE      net (fanout=2)        1.143   n11_not0001
    SLICE_X51Y62.CLK     Tceck                 0.555   n11<1>
                                                       n11_1
    -------------------------------------------------  ---------------------------
    Total                                      5.329ns (2.660ns logic, 2.669ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               WR_3 (FF)
  Destination:          n11_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.918ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.007 - 0.034)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: WR_3 to n11_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y53.XQ      Tcko                  0.591   WR<3>
                                                       WR_3
    SLICE_X50Y63.F4      net (fanout=16)       1.870   WR<3>
    SLICE_X50Y63.X       Tilo                  0.759   n11_not0001
                                                       n11_not00011
    SLICE_X51Y62.CE      net (fanout=2)        1.143   n11_not0001
    SLICE_X51Y62.CLK     Tceck                 0.555   n11<1>
                                                       n11_1
    -------------------------------------------------  ---------------------------
    Total                                      4.918ns (1.905ns logic, 3.013ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               WR_0 (FF)
  Destination:          n11_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.849ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.007 - 0.034)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: WR_0 to n11_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y52.YQ      Tcko                  0.587   WR<1>
                                                       WR_0
    SLICE_X50Y63.F1      net (fanout=16)       1.805   WR<0>
    SLICE_X50Y63.X       Tilo                  0.759   n11_not0001
                                                       n11_not00011
    SLICE_X51Y62.CE      net (fanout=2)        1.143   n11_not0001
    SLICE_X51Y62.CLK     Tceck                 0.555   n11<1>
                                                       n11_1
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (1.901ns logic, 2.948ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point n11_0 (SLICE_X51Y62.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               WR_2 (FF)
  Destination:          n11_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.329ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.007 - 0.034)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: WR_2 to n11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y53.YQ      Tcko                  0.587   WR<3>
                                                       WR_2
    SLICE_X54Y52.G4      net (fanout=2)        0.485   WR<2>
    SLICE_X54Y52.Y       Tilo                  0.759   n9_not0001
                                                       n0_not000121
    SLICE_X50Y63.F3      net (fanout=8)        1.041   N2
    SLICE_X50Y63.X       Tilo                  0.759   n11_not0001
                                                       n11_not00011
    SLICE_X51Y62.CE      net (fanout=2)        1.143   n11_not0001
    SLICE_X51Y62.CLK     Tceck                 0.555   n11<1>
                                                       n11_0
    -------------------------------------------------  ---------------------------
    Total                                      5.329ns (2.660ns logic, 2.669ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               WR_3 (FF)
  Destination:          n11_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.918ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.007 - 0.034)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: WR_3 to n11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y53.XQ      Tcko                  0.591   WR<3>
                                                       WR_3
    SLICE_X50Y63.F4      net (fanout=16)       1.870   WR<3>
    SLICE_X50Y63.X       Tilo                  0.759   n11_not0001
                                                       n11_not00011
    SLICE_X51Y62.CE      net (fanout=2)        1.143   n11_not0001
    SLICE_X51Y62.CLK     Tceck                 0.555   n11<1>
                                                       n11_0
    -------------------------------------------------  ---------------------------
    Total                                      4.918ns (1.905ns logic, 3.013ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               WR_0 (FF)
  Destination:          n11_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.849ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.007 - 0.034)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: WR_0 to n11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y52.YQ      Tcko                  0.587   WR<1>
                                                       WR_0
    SLICE_X50Y63.F1      net (fanout=16)       1.805   WR<0>
    SLICE_X50Y63.X       Tilo                  0.759   n11_not0001
                                                       n11_not00011
    SLICE_X51Y62.CE      net (fanout=2)        1.143   n11_not0001
    SLICE_X51Y62.CLK     Tceck                 0.555   n11<1>
                                                       n11_0
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (1.901ns logic, 2.948ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point n10_3 (SLICE_X48Y62.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               WR_2 (FF)
  Destination:          n10_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.290ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.051 - 0.079)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: WR_2 to n10_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y53.YQ      Tcko                  0.587   WR<3>
                                                       WR_2
    SLICE_X54Y52.G4      net (fanout=2)        0.485   WR<2>
    SLICE_X54Y52.Y       Tilo                  0.759   n9_not0001
                                                       n0_not000121
    SLICE_X50Y63.G3      net (fanout=8)        1.041   N2
    SLICE_X50Y63.Y       Tilo                  0.759   n11_not0001
                                                       n10_not00011
    SLICE_X48Y62.CE      net (fanout=2)        1.104   n10_not0001
    SLICE_X48Y62.CLK     Tceck                 0.555   n10<3>
                                                       n10_3
    -------------------------------------------------  ---------------------------
    Total                                      5.290ns (2.660ns logic, 2.630ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               WR_3 (FF)
  Destination:          n10_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.944ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.051 - 0.079)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: WR_3 to n10_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y53.XQ      Tcko                  0.591   WR<3>
                                                       WR_3
    SLICE_X50Y63.G4      net (fanout=16)       1.935   WR<3>
    SLICE_X50Y63.Y       Tilo                  0.759   n11_not0001
                                                       n10_not00011
    SLICE_X48Y62.CE      net (fanout=2)        1.104   n10_not0001
    SLICE_X48Y62.CLK     Tceck                 0.555   n10<3>
                                                       n10_3
    -------------------------------------------------  ---------------------------
    Total                                      4.944ns (1.905ns logic, 3.039ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               WR_0 (FF)
  Destination:          n10_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.815ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.051 - 0.079)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: WR_0 to n10_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y52.YQ      Tcko                  0.587   WR<1>
                                                       WR_0
    SLICE_X50Y63.G1      net (fanout=16)       1.810   WR<0>
    SLICE_X50Y63.Y       Tilo                  0.759   n11_not0001
                                                       n10_not00011
    SLICE_X48Y62.CE      net (fanout=2)        1.104   n10_not0001
    SLICE_X48Y62.CLK     Tceck                 0.555   n10<3>
                                                       n10_3
    -------------------------------------------------  ---------------------------
    Total                                      4.815ns (1.901ns logic, 2.914ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point n7_0 (SLICE_X54Y58.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WData_0 (FF)
  Destination:          n7_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.229ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.005 - 0.011)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: WData_0 to n7_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y55.YQ      Tcko                  0.470   WData<1>
                                                       WData_0
    SLICE_X54Y58.BY      net (fanout=16)       0.607   WData<0>
    SLICE_X54Y58.CLK     Tckdi       (-Th)    -0.152   n7<1>
                                                       n7_0
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (0.622ns logic, 0.607ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point n9_0 (SLICE_X54Y59.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WData_0 (FF)
  Destination:          n9_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.229ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.005 - 0.011)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: WData_0 to n9_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y55.YQ      Tcko                  0.470   WData<1>
                                                       WData_0
    SLICE_X54Y59.BY      net (fanout=16)       0.607   WData<0>
    SLICE_X54Y59.CLK     Tckdi       (-Th)    -0.152   n9<1>
                                                       n9_0
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (0.622ns logic, 0.607ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point n7_1 (SLICE_X54Y58.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WData_1 (FF)
  Destination:          n7_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.236ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.005 - 0.011)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: WData_1 to n7_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y55.XQ      Tcko                  0.473   WData<1>
                                                       WData_1
    SLICE_X54Y58.BX      net (fanout=16)       0.629   WData<1>
    SLICE_X54Y58.CLK     Tckdi       (-Th)    -0.134   n7<1>
                                                       n7_1
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (0.607ns logic, 0.629ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: OutR2_2/CLK
  Logical resource: OutR2_2/CK
  Location pin: SLICE_X46Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: OutR2_2/CLK
  Logical resource: OutR2_2/CK
  Location pin: SLICE_X46Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: OutR2_2/CLK
  Logical resource: OutR2_2/CK
  Location pin: SLICE_X46Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.356|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 568 paths, 0 nets, and 509 connections

Design statistics:
   Minimum period:   5.356ns{1}   (Maximum frequency: 186.706MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 12 10:45:27 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



