# vsd-riscv
## the below screenshots are from the RISC V MYTYH workshop

## TASK 1

![image](https://github.com/user-attachments/assets/7152adff-fe0b-4669-ba45-d876ccdb59fb)

![image](https://github.com/user-attachments/assets/d114051b-2d29-419a-9fef-d18d4989d11f)

This is the simple C program performing addition, multiplication and division.

![image](https://github.com/user-attachments/assets/b0db44d9-6d11-4d82-b3bd-d7221dca6506)

when it enters into the compiler, the instruction set will be looking like,

![image](https://github.com/user-attachments/assets/d90b4493-3c36-4038-9b27-c88200cd730a)

The instructions other than pseudo instructions will act on integer numbers.

![image](https://github.com/user-attachments/assets/6cc43153-e978-4d56-ad20-61102b923444)

If any CPU core has both the integer instructions and multiply extension, they are called as 'RV64IM' cpu core.

![image](https://github.com/user-attachments/assets/f190a6bb-42e4-4773-af56-b16bc77a75e3)

This is the simple C program performing floating point addition, multiplication and division.

![image](https://github.com/user-attachments/assets/2f3312d8-18eb-4b74-87ed-8bda0f0b7b80)

This is the instruction set of the above code. F-> single precision, D->Double precision.

![image](https://github.com/user-attachments/assets/684d777f-039e-47fb-ad5f-da850ff9a823)

If a cpu core executes integer, multiplication and floating operations, it is called as 'RV63IMFD' cpu core.

![image](https://github.com/user-attachments/assets/ae9dfa45-9964-4532-9f08-6b7fbb035e64)

In the below codes, some data transfer happening between the memory and the stack pointer.

![image](https://github.com/user-attachments/assets/2ff36c7b-1b18-4aaf-974b-255d793c673e)

in RISC V tool
![Screenshot from 2025-03-06 20-14-26](https://github.com/user-attachments/assets/88a8bc3e-1d00-45e5-a621-e1eb85e80b4a) 
