Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun 23 00:25:14 2023
| Host         : Salvatore running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LIB_LCD_INTESC_REVD_timing_summary_routed.rpt -pb LIB_LCD_INTESC_REVD_timing_summary_routed.pb -rpx LIB_LCD_INTESC_REVD_timing_summary_routed.rpx -warn_on_violation
| Design       : LIB_LCD_INTESC_REVD
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  79          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (79)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (191)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (79)
-------------------------
 There are 79 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (191)
--------------------------------------------------
 There are 191 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  201          inf        0.000                      0                  201           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           201 Endpoints
Min Delay           201 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/ciclo_enable_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ENA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.414ns  (logic 5.913ns (47.634%)  route 6.501ns (52.366%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT1=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE                         0.000     0.000 r  u1/ciclo_enable_reg[10]/C
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u1/ciclo_enable_reg[10]/Q
                         net (fo=17, routed)          0.656     1.174    u1/ciclo_enable[10]
    SLICE_X6Y24          LUT1 (Prop_lut1_I0_O)        0.124     1.298 r  u1/i__carry_i_7/O
                         net (fo=1, routed)           0.000     1.298    u1/i__carry_i_7_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.872 r  u1/i__carry_i_2__0/CO[2]
                         net (fo=2, routed)           0.591     2.462    u1/ENA3[5]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.310     2.772 r  u1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.772    u1/i__carry__0_i_5_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.304 r  u1/p_1_out_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.313    u1/p_1_out_inferred__3/i__carry__0_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.427 r  u1/p_1_out_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.427    u1/p_1_out_inferred__3/i__carry__1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.541 f  u1/p_1_out_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.907     4.449    u1/p_1_out_inferred__3/i__carry__2_n_0
    SLICE_X3Y27          LUT3 (Prop_lut3_I2_O)        0.124     4.573 r  u1/ENA_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.338     8.911    ENA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503    12.414 r  ENA_OBUF_inst/O
                         net (fo=0)                   0.000    12.414    ENA
    A15                                                               r  ENA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/RS_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.066ns  (logic 3.961ns (49.104%)  route 4.105ns (50.896%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  u1/RS_reg/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/RS_reg/Q
                         net (fo=1, routed)           4.105     4.561    RS_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505     8.066 r  RS_OBUF_inst/O
                         net (fo=0)                   0.000     8.066    RS
    C15                                                               r  RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_LCD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.128ns  (logic 4.055ns (66.172%)  route 2.073ns (33.828%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  u1/DATA_reg[0]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u1/DATA_reg[0]/Q
                         net (fo=1, routed)           2.073     2.591    DATA_LCD_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.537     6.128 r  DATA_LCD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.128    DATA_LCD[0]
    K17                                                               r  DATA_LCD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/DATA_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_LCD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.122ns  (logic 4.049ns (66.139%)  route 2.073ns (33.861%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  u1/DATA_reg[4]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u1/DATA_reg[4]/Q
                         net (fo=1, routed)           2.073     2.591    DATA_LCD_OBUF[4]
    L17                  OBUF (Prop_obuf_I_O)         3.531     6.122 r  DATA_LCD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.122    DATA_LCD[4]
    L17                                                               r  DATA_LCD[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/DATA_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_LCD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.110ns  (logic 4.037ns (66.073%)  route 2.073ns (33.927%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  u1/DATA_reg[5]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u1/DATA_reg[5]/Q
                         net (fo=1, routed)           2.073     2.591    DATA_LCD_OBUF[5]
    M19                  OBUF (Prop_obuf_I_O)         3.519     6.110 r  DATA_LCD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.110    DATA_LCD[5]
    M19                                                               r  DATA_LCD[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/DATA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_LCD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.046ns  (logic 3.964ns (65.557%)  route 2.083ns (34.443%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE                         0.000     0.000 r  u1/DATA_reg[1]/C
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/DATA_reg[1]/Q
                         net (fo=1, routed)           2.083     2.539    DATA_LCD_OBUF[1]
    M18                  OBUF (Prop_obuf_I_O)         3.508     6.046 r  DATA_LCD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.046    DATA_LCD[1]
    M18                                                               r  DATA_LCD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/DATA_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_LCD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.904ns  (logic 4.015ns (67.999%)  route 1.889ns (32.001%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  u1/DATA_reg[6]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u1/DATA_reg[6]/Q
                         net (fo=1, routed)           1.889     2.407    DATA_LCD_OBUF[6]
    P17                  OBUF (Prop_obuf_I_O)         3.497     5.904 r  DATA_LCD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.904    DATA_LCD[6]
    P17                                                               r  DATA_LCD[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/DATA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_LCD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.826ns  (logic 3.970ns (68.144%)  route 1.856ns (31.856%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  u1/DATA_reg[3]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/DATA_reg[3]/Q
                         net (fo=1, routed)           1.856     2.312    DATA_LCD_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         3.514     5.826 r  DATA_LCD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.826    DATA_LCD[3]
    P18                                                               r  DATA_LCD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/DATA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_LCD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 3.948ns (67.888%)  route 1.868ns (32.112%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  u1/DATA_reg[2]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/DATA_reg[2]/Q
                         net (fo=1, routed)           1.868     2.324    DATA_LCD_OBUF[2]
    N17                  OBUF (Prop_obuf_I_O)         3.492     5.816 r  DATA_LCD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.816    DATA_LCD[2]
    N17                                                               r  DATA_LCD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/DATA_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_LCD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.667ns  (logic 3.956ns (69.820%)  route 1.710ns (30.180%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  u1/DATA_reg[7]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/DATA_reg[7]/Q
                         net (fo=1, routed)           1.710     2.166    DATA_LCD_OBUF[7]
    R18                  OBUF (Prop_obuf_I_O)         3.500     5.667 r  DATA_LCD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.667    DATA_LCD[7]
    R18                                                               r  DATA_LCD[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/dir_salto_mem_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/dir_mem_s_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE                         0.000     0.000 r  u1/dir_salto_mem_reg[2]/C
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/dir_salto_mem_reg[2]/Q
                         net (fo=1, routed)           0.053     0.194    u1/dir_salto_mem[2]
    SLICE_X5Y16          LUT5 (Prop_lut5_I4_O)        0.045     0.239 r  u1/dir_mem_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.239    u1/p_0_in[2]
    SLICE_X5Y16          FDRE                                         r  u1/dir_mem_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dir_salto_mem_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/dir_mem_s_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE                         0.000     0.000 r  u1/dir_salto_mem_reg[3]/C
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/dir_salto_mem_reg[3]/Q
                         net (fo=1, routed)           0.085     0.226    u1/dir_salto_mem[3]
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.045     0.271 r  u1/dir_mem_s[3]_i_2/O
                         net (fo=1, routed)           0.000     0.271    u1/p_0_in[3]
    SLICE_X5Y16          FDRE                                         r  u1/dir_mem_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dir_mem_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/dir_salto_mem_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.128ns (40.732%)  route 0.186ns (59.268%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE                         0.000     0.000 r  u1/dir_mem_s_reg[1]/C
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u1/dir_mem_s_reg[1]/Q
                         net (fo=34, routed)          0.186     0.314    u1/DIR_MEM[1]
    SLICE_X4Y16          FDRE                                         r  u1/dir_salto_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_edo_enable_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/FSM_onehot_edo_enable_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  u1/FSM_onehot_edo_enable_reg[2]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  u1/FSM_onehot_edo_enable_reg[2]/Q
                         net (fo=3, routed)           0.071     0.219    u1/FSM_onehot_edo_enable_reg_n_0_[2]
    SLICE_X2Y22          LUT4 (Prop_lut4_I0_O)        0.098     0.317 r  u1/FSM_onehot_edo_enable[0]_i_1/O
                         net (fo=1, routed)           0.000     0.317    u1/FSM_onehot_edo_enable[0]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  u1/FSM_onehot_edo_enable_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dir_salto_mem_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/dir_mem_s_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.189ns (56.852%)  route 0.143ns (43.148%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE                         0.000     0.000 r  u1/dir_salto_mem_reg[1]/C
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/dir_salto_mem_reg[1]/Q
                         net (fo=1, routed)           0.143     0.284    u1/dir_salto_mem[1]
    SLICE_X3Y16          LUT4 (Prop_lut4_I3_O)        0.048     0.332 r  u1/dir_mem_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.332    u1/p_0_in[1]
    SLICE_X3Y16          FDRE                                         r  u1/dir_mem_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_sequential_edo_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/salto_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.786%)  route 0.147ns (44.214%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  u1/FSM_sequential_edo_reg[2]/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  u1/FSM_sequential_edo_reg[2]/Q
                         net (fo=52, routed)          0.147     0.288    u1/edo__0[2]
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.045     0.333 r  u1/salto_i_1/O
                         net (fo=1, routed)           0.000     0.333    u1/salto_i_1_n_0
    SLICE_X5Y17          FDRE                                         r  u1/salto_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_sequential_edo_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/FSM_sequential_edo_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.256%)  route 0.157ns (45.744%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE                         0.000     0.000 r  u1/FSM_sequential_edo_reg[3]/C
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  u1/FSM_sequential_edo_reg[3]/Q
                         net (fo=53, routed)          0.157     0.298    u1/edo__0[3]
    SLICE_X6Y17          LUT6 (Prop_lut6_I1_O)        0.045     0.343 r  u1/FSM_sequential_edo[4]_i_1/O
                         net (fo=1, routed)           0.000     0.343    u1/FSM_sequential_edo[4]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  u1/FSM_sequential_edo_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/avanzar_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/avanzar_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  u1/avanzar_reg/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/avanzar_reg/Q
                         net (fo=6, routed)           0.180     0.321    u1/avanzar
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  u1/avanzar_i_1/O
                         net (fo=1, routed)           0.000     0.366    u1/avanzar_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  u1/avanzar_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/conta_enable_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/conta_enable_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE                         0.000     0.000 r  u1/conta_enable_reg[3]/C
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/conta_enable_reg[3]/Q
                         net (fo=6, routed)           0.133     0.274    u1/conta_enable_reg[3]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.382 r  u1/conta_enable_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.382    u1/conta_enable_reg[0]_i_2_n_4
    SLICE_X3Y22          FDRE                                         r  u1/conta_enable_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/conta_enable_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/conta_enable_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.256ns (66.985%)  route 0.126ns (33.015%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE                         0.000     0.000 r  u1/conta_enable_reg[16]/C
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/conta_enable_reg[16]/Q
                         net (fo=5, routed)           0.126     0.267    u1/conta_enable_reg[16]
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.382 r  u1/conta_enable_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.382    u1/conta_enable_reg[16]_i_1_n_7
    SLICE_X3Y26          FDRE                                         r  u1/conta_enable_reg[16]/D
  -------------------------------------------------------------------    -------------------





