

================================================================
== Synthesis Summary Report of 'Buffer_ADC'
================================================================
+ General Information: 
    * Date:           Thu Dec  7 14:54:05 2023
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        Virtual_ADC
    * Solution:       baseline (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+------+---------+---------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |    Modules   | Issue|      | Latency | Latency | Iteration|         | Trip |          |        |    |           |           |     |
    |    & Loops   | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF    |    LUT    | URAM|
    +--------------+------+------+---------+---------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |+ Buffer_ADC  |     -|  0.00|       12|  120.000|         -|       13|     -|        no|  8 (2%)|   -|  1651 (1%)|  2006 (3%)|    -|
    +--------------+------+------+---------+---------+----------+---------+------+----------+--------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=8            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------------------+--------+-------+--------+--------------------------------------+-----------------------------+
| Interface     | Register                | Offset | Width | Access | Description                          | Bit Fields                  |
+---------------+-------------------------+--------+-------+--------+--------------------------------------+-----------------------------+
| s_axi_control | DDR_size                | 0x10   | 32    | W      | Data signal of DDR_size              |                             |
| s_axi_control | DDR_cons_addr           | 0x18   | 32    | R      | Data signal of DDR_cons_addr         |                             |
| s_axi_control | DDR_cons_addr_ctrl      | 0x1c   | 32    | R      | Control signal of DDR_cons_addr      | 0=DDR_cons_addr_ap_vld      |
| s_axi_control | DDR_prod_addr           | 0x28   | 32    | W      | Data signal of DDR_prod_addr         |                             |
| s_axi_control | DDR_Ready               | 0x30   | 32    | W      | Data signal of DDR_Ready             |                             |
| s_axi_control | DDR_Master_1            | 0x38   | 32    | W      | Data signal of DDR_Master            |                             |
| s_axi_control | DDR_Master_2            | 0x3c   | 32    | W      | Data signal of DDR_Master            |                             |
| s_axi_control | ADC_buffer_error_i      | 0x44   | 32    | W      | Data signal of ADC_buffer_error_i    |                             |
| s_axi_control | ADC_buffer_error_o      | 0x4c   | 32    | R      | Data signal of ADC_buffer_error_o    |                             |
| s_axi_control | ADC_buffer_error_o_ctrl | 0x50   | 32    | R      | Control signal of ADC_buffer_error_o | 0=ADC_buffer_error_o_ap_vld |
+---------------+-------------------------+--------+-------+--------+--------------------------------------+-----------------------------+

* AP_MEMORY
+------------------+-----------+----------+
| Port             | Direction | Bitwidth |
+------------------+-----------+----------+
| ADC_mem_address1 | out       | 11       |
| ADC_mem_d1       | out       | 32       |
+------------------+-----------+----------+

* Other Ports
+----------------------+---------+-----------+----------+
| Port                 | Mode    | Direction | Bitwidth |
+----------------------+---------+-----------+----------+
| ADC_Ready            | ap_none | in        | 1        |
| ADC_buffer_cons_addr | ap_none | in        | 10       |
| ADC_buffer_prod_addr | ap_none | out       | 10       |
+----------------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------------+-----------+--------------+
| Argument             | Direction | Datatype     |
+----------------------+-----------+--------------+
| DDR_size             | in        | ap_uint<32>  |
| DDR_cons_addr        | out       | ap_uint<32>& |
| DDR_prod_addr        | in        | ap_uint<32>  |
| DDR_Ready            | in        | ap_uint<32>  |
| DDR_Master           | in        | ap_uint<64>* |
| ADC_mem              | out       | ap_uint<32>* |
| ADC_Ready            | in        | ap_uint<1>   |
| ADC_buffer_cons_addr | in        | ap_uint<10>  |
| ADC_buffer_prod_addr | out       | ap_uint<10>& |
| ADC_buffer_error     | inout     | ap_uint<1>&  |
+----------------------+-----------+--------------+

* SW-to-HW Mapping
+----------------------+----------------------+-----------+----------+---------------------------------------------------+
| Argument             | HW Interface         | HW Type   | HW Usage | HW Info                                           |
+----------------------+----------------------+-----------+----------+---------------------------------------------------+
| DDR_size             | s_axi_control        | register  |          | name=DDR_size offset=0x10 range=32                |
| DDR_cons_addr        | s_axi_control        | register  |          | name=DDR_cons_addr offset=0x18 range=32           |
| DDR_cons_addr        | s_axi_control        | register  |          | name=DDR_cons_addr_ctrl offset=0x1c range=32      |
| DDR_prod_addr        | s_axi_control        | register  |          | name=DDR_prod_addr offset=0x28 range=32           |
| DDR_Ready            | s_axi_control        | register  |          | name=DDR_Ready offset=0x30 range=32               |
| DDR_Master           | m_axi_gmem           | interface |          |                                                   |
| DDR_Master           | s_axi_control        | register  | offset   | name=DDR_Master_1 offset=0x38 range=32            |
| DDR_Master           | s_axi_control        | register  | offset   | name=DDR_Master_2 offset=0x3c range=32            |
| ADC_mem              | ADC_mem_address1     | port      | offset   |                                                   |
| ADC_mem              | ADC_mem_ce1          | port      |          |                                                   |
| ADC_mem              | ADC_mem_we1          | port      |          |                                                   |
| ADC_mem              | ADC_mem_d1           | port      |          |                                                   |
| ADC_Ready            | ADC_Ready            | port      |          |                                                   |
| ADC_buffer_cons_addr | ADC_buffer_cons_addr | port      |          |                                                   |
| ADC_buffer_prod_addr | ADC_buffer_prod_addr | port      |          |                                                   |
| ADC_buffer_error     | s_axi_control        | register  |          | name=ADC_buffer_error_i offset=0x44 range=32      |
| ADC_buffer_error     | s_axi_control        | register  |          | name=ADC_buffer_error_o offset=0x4c range=32      |
| ADC_buffer_error     | s_axi_control        | register  |          | name=ADC_buffer_error_o_ctrl offset=0x50 range=32 |
+----------------------+----------------------+-----------+----------+---------------------------------------------------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------+-----+--------+--------------------------------+-----+--------+---------+
| Name                                       | DSP | Pragma | Variable                       | Op  | Impl   | Latency |
+--------------------------------------------+-----+--------+--------------------------------+-----+--------+---------+
| + Buffer_ADC                               | 0   |        |                                |     |        |         |
|   ADC_buffer_prod_addr_next_fu_387_p2      |     |        | ADC_buffer_prod_addr_next      | add | fabric | 0       |
|   ADC_buffer_prod_addr_next_next_fu_393_p2 |     |        | ADC_buffer_prod_addr_next_next | add | fabric | 0       |
|   add_ln64_fu_460_p2                       |     |        | add_ln64                       | add | fabric | 0       |
|   add_ln66_fu_503_p2                       |     |        | add_ln66                       | add | fabric | 0       |
+--------------------------------------------+-----+--------+--------------------------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + Buffer_ADC      |           |           | 8    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U    | interface | m_axi     | 8    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------------------------------+----------------------------------------------------------------------+
| Type      | Options                                                | Location                                                             |
+-----------+--------------------------------------------------------+----------------------------------------------------------------------+
| interface | ap_none port=ADC_buffer_prod_addr                      | ../virtual_adc/buffer_adc.cpp:16 in buffer_adc, ADC_buffer_prod_addr |
| interface | ap_none port=ADC_buffer_cons_addr                      | ../virtual_adc/buffer_adc.cpp:17 in buffer_adc, ADC_buffer_cons_addr |
| interface | ap_none port=ADC_Ready                                 | ../virtual_adc/buffer_adc.cpp:18 in buffer_adc, ADC_Ready            |
| interface | ap_ctrl_none port=return                               | ../virtual_adc/buffer_adc.cpp:19 in buffer_adc, return               |
| interface | ap_memory storage_type=ram_s2p depth=2048 port=ADC_mem | ../virtual_adc/buffer_adc.cpp:20 in buffer_adc, ADC_mem              |
| interface | s_axilite port=DDR_size                                | ../virtual_adc/buffer_adc.cpp:21 in buffer_adc, DDR_size             |
| interface | s_axilite port=DDR_cons_addr                           | ../virtual_adc/buffer_adc.cpp:22 in buffer_adc, DDR_cons_addr        |
| interface | s_axilite port=DDR_prod_addr                           | ../virtual_adc/buffer_adc.cpp:23 in buffer_adc, DDR_prod_addr        |
| interface | s_axilite port=DDR_Ready                               | ../virtual_adc/buffer_adc.cpp:24 in buffer_adc, DDR_Ready            |
| interface | m_axi port=DDR_Master offset=slave                     | ../virtual_adc/buffer_adc.cpp:25 in buffer_adc, DDR_Master           |
| interface | s_axilite port=ADC_buffer_error                        | ../virtual_adc/buffer_adc.cpp:26 in buffer_adc, ADC_buffer_error     |
+-----------+--------------------------------------------------------+----------------------------------------------------------------------+


