{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694165361952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694165361952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 14:59:21 2023 " "Processing started: Fri Sep 08 14:59:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694165361952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694165361952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694165361952 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694165362140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694165362140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain_files/scan_chain_files/scan_chain_files/v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain_files/scan_chain_files/scan_chain_files/v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368490 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694165368490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain_files/scan_chain_files/scan_chain_files/v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain_files/scan_chain_files/scan_chain_files/v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368490 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694165368490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain_files/scan_chain_files/toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain_files/scan_chain_files/toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368490 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694165368490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368506 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694165368506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 19 9 " "Found 19 design units, including 9 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Gates.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Gates.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Gates.vhdl" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_3-Equations " "Found design unit 6: OR_3-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Gates.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 NOR_2-Equations " "Found design unit 7: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Gates.vhdl" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XOR_2-Equations " "Found design unit 8: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Gates.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 XNOR_2-Equations " "Found design unit 9: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Gates.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 HALF_ADDER-Equations " "Found design unit 10: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Gates.vhdl" 139 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Gates.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Gates.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Gates.vhdl" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""} { "Info" "ISGN_ENTITY_NAME" "5 OR_3 " "Found entity 5: OR_3" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Gates.vhdl" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""} { "Info" "ISGN_ENTITY_NAME" "6 NOR_2 " "Found entity 6: NOR_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Gates.vhdl" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""} { "Info" "ISGN_ENTITY_NAME" "7 XOR_2 " "Found entity 7: XOR_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Gates.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""} { "Info" "ISGN_ENTITY_NAME" "8 XNOR_2 " "Found entity 8: XNOR_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Gates.vhdl" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""} { "Info" "ISGN_ENTITY_NAME" "9 HALF_ADDER " "Found entity 9: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Gates.vhdl" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694165368507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/DUT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/DUT.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694165368507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_beh-a1 " "Found design unit 1: alu_beh-a1" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/ALU.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_beh " "Found entity 1: alu_beh" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/ALU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694165368507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694165368507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e1dr TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"e1dr\" assigned a value but never read" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e2dr TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"e2dr\" assigned a value but never read" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tms TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"tms\" assigned a value but never read" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jsir TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"jsir\" assigned a value but never read" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(80) " "VHDL Process Statement warning at TopLevel.vhdl(80): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(89) " "VHDL Process Statement warning at TopLevel.vhdl(89): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(89) " "VHDL Process Statement warning at TopLevel.vhdl(89): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(89) " "VHDL Process Statement warning at TopLevel.vhdl(89): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TopLevel.vhdl(90) " "Verilog HDL or VHDL warning at TopLevel.vhdl(90): conditional expression evaluates to a constant" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 90 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(97) " "VHDL Process Statement warning at TopLevel.vhdl(97): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(97) " "VHDL Process Statement warning at TopLevel.vhdl(97): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(97) " "VHDL Process Statement warning at TopLevel.vhdl(97): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TopLevel.vhdl(98) " "Verilog HDL or VHDL warning at TopLevel.vhdl(98): conditional expression evaluates to a constant" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(105) " "VHDL Process Statement warning at TopLevel.vhdl(105): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(105) " "VHDL Process Statement warning at TopLevel.vhdl(105): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(105) " "VHDL Process Statement warning at TopLevel.vhdl(105): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cdr TopLevel.vhdl(109) " "VHDL Process Statement warning at TopLevel.vhdl(109): signal \"cdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(109) " "VHDL Process Statement warning at TopLevel.vhdl(109): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(109) " "VHDL Process Statement warning at TopLevel.vhdl(109): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v_jtag v_jtag:u0 " "Elaborating entity \"v_jtag\" for hierarchy \"v_jtag:u0\"" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "u0" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694165368522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" "virtual_jtag_0" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694165368538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694165368538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Instantiated megafunction \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694165368538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694165368538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 1 " "Parameter \"sld_ir_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694165368538 ""}  } { { "Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694165368538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694165368553 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } } { "Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694165368553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694165368553 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694165368553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694165368616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694165368710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT DUT:dut_instance " "Elaborating entity \"DUT\" for hierarchy \"DUT:dut_instance\"" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "dut_instance" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694165368742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_beh DUT:dut_instance\|alu_beh:alu_instance " "Elaborating entity \"alu_beh\" for hierarchy \"DUT:dut_instance\|alu_beh:alu_instance\"" {  } { { "DUT.vhdl" "alu_instance" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/DUT.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694165368757 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op ALU.vhdl(70) " "VHDL Process Statement warning at ALU.vhdl(70): inferring latch(es) for signal or variable \"op\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/ALU.vhdl" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694165368757 "|TopLevel|DUT:dut_instance|alu_beh:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] ALU.vhdl(70) " "Inferred latch for \"op\[0\]\" at ALU.vhdl(70)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/ALU.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694165368757 "|TopLevel|DUT:dut_instance|alu_beh:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] ALU.vhdl(70) " "Inferred latch for \"op\[1\]\" at ALU.vhdl(70)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/ALU.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694165368757 "|TopLevel|DUT:dut_instance|alu_beh:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] ALU.vhdl(70) " "Inferred latch for \"op\[2\]\" at ALU.vhdl(70)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/ALU.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694165368757 "|TopLevel|DUT:dut_instance|alu_beh:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] ALU.vhdl(70) " "Inferred latch for \"op\[3\]\" at ALU.vhdl(70)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/ALU.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694165368757 "|TopLevel|DUT:dut_instance|alu_beh:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[4\] ALU.vhdl(70) " "Inferred latch for \"op\[4\]\" at ALU.vhdl(70)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/ALU.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694165368757 "|TopLevel|DUT:dut_instance|alu_beh:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[5\] ALU.vhdl(70) " "Inferred latch for \"op\[5\]\" at ALU.vhdl(70)" {  } { { "ALU.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/ALU.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694165368757 "|TopLevel|DUT:dut_instance|alu_beh:alu_instance"}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "input_vector DUT:dut_instance 3 8 " "Actual width (3) of port \"input_vector\" on instance \"DUT:dut_instance\" is not compatible with the formal port width (8) declared by the instantiated entity" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "dut_instance" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 153 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1694165368757 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "output_vector DUT:dut_instance 2 6 " "Actual width (2) of port \"output_vector\" on instance \"DUT:dut_instance\" is not compatible with the formal port width (6) declared by the instantiated entity" {  } { { "Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" "dut_instance" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab5/ALU/Scan_Chain_Files/Scan_Chain_Files/TopLevel.vhdl" 153 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1694165368757 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1694165368773 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694165369009 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 08 14:59:29 2023 " "Processing ended: Fri Sep 08 14:59:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694165369009 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694165369009 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694165369009 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694165369009 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 22 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694165369574 ""}
