/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [18:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [40:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [11:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  reg [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [2:0] celloutsig_0_62z;
  wire [20:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire [10:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = celloutsig_0_26z ? celloutsig_0_34z : celloutsig_0_29z;
  assign celloutsig_1_9z = celloutsig_1_0z[1] ? celloutsig_1_8z : celloutsig_1_3z[11];
  assign celloutsig_1_18z = celloutsig_1_5z ? celloutsig_1_12z[4] : celloutsig_1_17z[6];
  assign celloutsig_0_25z = celloutsig_0_2z ? celloutsig_0_6z[18] : celloutsig_0_20z;
  assign celloutsig_0_0z = ~(in_data[55] & in_data[60]);
  assign celloutsig_0_2z = !(celloutsig_0_0z ? celloutsig_0_1z[4] : celloutsig_0_0z);
  assign celloutsig_0_34z = ~in_data[72];
  assign celloutsig_0_46z = ~celloutsig_0_17z[5];
  assign celloutsig_0_49z = ~celloutsig_0_27z[2];
  assign celloutsig_1_19z = ~celloutsig_1_16z[2];
  assign celloutsig_0_9z = ~celloutsig_0_7z;
  assign celloutsig_0_24z = ~in_data[79];
  assign celloutsig_0_30z = ~celloutsig_0_29z;
  assign celloutsig_1_0z = in_data[190:188] / { 1'h1, in_data[115:114] };
  assign celloutsig_1_1z = in_data[119:110] / { 1'h1, in_data[159:157], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_3z[16:8] / { 1'h1, in_data[149:142] };
  assign celloutsig_0_18z = { celloutsig_0_12z[8:1], celloutsig_0_5z } / { 1'h1, celloutsig_0_15z[8:3], celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_0_19z = in_data[63:53] / { 1'h1, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_21z = { celloutsig_0_12z[17:3], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_7z } / { 1'h1, in_data[75:68], celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_1_5z = in_data[114:109] >= in_data[131:126];
  assign celloutsig_0_8z = celloutsig_0_6z[19:10] >= { in_data[80:72], celloutsig_0_0z };
  assign celloutsig_0_61z = celloutsig_0_1z[9:1] <= { celloutsig_0_19z[8:2], celloutsig_0_49z, in_data[79] };
  assign celloutsig_0_20z = celloutsig_0_17z[6:2] <= { celloutsig_0_17z[6], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_0_39z = { celloutsig_0_22z, celloutsig_0_37z, celloutsig_0_5z } || { celloutsig_0_38z, celloutsig_0_30z, celloutsig_0_24z };
  assign celloutsig_0_4z = { in_data[5:4], celloutsig_0_0z } || { celloutsig_0_1z[7], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_13z = in_data[85:79] || { celloutsig_0_12z[15:10], celloutsig_0_9z };
  assign celloutsig_1_12z = in_data[184:174] % { 1'h1, celloutsig_1_3z[9:2], celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_1_13z = in_data[170] ? { celloutsig_1_3z[11:8], celloutsig_1_2z } : { in_data[171], 1'h0, in_data[169], celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_28z = - { celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_4z };
  assign celloutsig_1_15z = { celloutsig_1_13z[3:1], celloutsig_1_8z } !== celloutsig_1_14z[5:2];
  assign celloutsig_0_62z = { celloutsig_0_7z, celloutsig_0_46z, celloutsig_0_40z } | { celloutsig_0_12z[2:1], celloutsig_0_25z };
  assign celloutsig_1_16z = celloutsig_1_4z[8:6] | celloutsig_1_13z[3:1];
  assign celloutsig_0_17z = { celloutsig_0_16z[7:2], celloutsig_0_0z, celloutsig_0_13z } | { celloutsig_0_1z[6:0], celloutsig_0_4z };
  assign celloutsig_0_40z = & { celloutsig_0_39z, celloutsig_0_33z[1], celloutsig_0_20z };
  assign celloutsig_1_8z = & celloutsig_1_3z[16:8];
  assign celloutsig_0_7z = & in_data[36:17];
  assign celloutsig_0_5z = | { celloutsig_0_1z[9:3], celloutsig_0_2z };
  assign celloutsig_1_2z = | { celloutsig_1_1z[9], celloutsig_1_1z };
  assign celloutsig_1_10z = | { celloutsig_1_1z[5], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_11z = | celloutsig_0_1z[5:1];
  assign celloutsig_0_22z = | { celloutsig_0_21z[2:1], celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_3z = celloutsig_0_1z[9:2] << in_data[73:66];
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } << { in_data[146:143], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_1z[5:0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z } >> { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_6z = { celloutsig_1_3z[14:7], celloutsig_1_4z, celloutsig_1_5z } >> { celloutsig_1_3z[12:6], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_14z = { celloutsig_1_6z[7:6], celloutsig_1_13z, celloutsig_1_2z } >> in_data[136:129];
  assign celloutsig_1_17z = { celloutsig_1_14z, celloutsig_1_0z } >> { celloutsig_1_13z[3:1], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_0z };
  assign celloutsig_0_1z = { in_data[78:70], celloutsig_0_0z } >> { in_data[23:17], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = celloutsig_0_6z[20:10] >> { celloutsig_0_6z[19:18], celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_16z = { celloutsig_0_12z[8:3], celloutsig_0_10z, celloutsig_0_2z } >> { celloutsig_0_1z[9:7], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_27z = celloutsig_0_16z[2:0] <<< celloutsig_0_6z[2:0];
  assign celloutsig_0_14z = ~((celloutsig_0_7z & celloutsig_0_8z) | celloutsig_0_11z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_33z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_33z = { celloutsig_0_18z[3:2], celloutsig_0_20z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_12z = 19'h00000;
    else if (!clkin_data[0]) celloutsig_0_12z = in_data[66:48];
  assign celloutsig_0_38z = ~((celloutsig_0_22z & celloutsig_0_27z[2]) | (celloutsig_0_6z[11] & celloutsig_0_16z[6]));
  assign celloutsig_0_10z = ~((celloutsig_0_0z & celloutsig_0_8z) | (in_data[68] & celloutsig_0_6z[19]));
  assign celloutsig_0_26z = ~((celloutsig_0_25z & celloutsig_0_7z) | (in_data[36] & celloutsig_0_21z[34]));
  assign celloutsig_0_29z = ~((celloutsig_0_7z & celloutsig_0_28z[7]) | (celloutsig_0_10z & celloutsig_0_7z));
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
