<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ADAS Graduation Project: NVIC_MemoryMapType Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ADAS Graduation Project
   </div>
   <div id="projectbrief">ADAS Graduation Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">NVIC_MemoryMapType Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p>NVIC configuration structure for NVIC memory map.  
 <a href="struct_n_v_i_c___memory_map_type.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="_n_v_i_c__private_8h_source.html">COTS/MCAL/NVIC/NVIC_private.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a8dea6668f4956053a0dd2c5db1e99ea2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___memory_map_type.html#a8dea6668f4956053a0dd2c5db1e99ea2">ISERx</a> [8]</td></tr>
<tr class="memdesc:a8dea6668f4956053a0dd2c5db1e99ea2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt set-enable register.  <a href="struct_n_v_i_c___memory_map_type.html#a8dea6668f4956053a0dd2c5db1e99ea2">More...</a><br /></td></tr>
<tr class="separator:a8dea6668f4956053a0dd2c5db1e99ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e44e4d3251f72273dd61d28afb5d9c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___memory_map_type.html#a3e44e4d3251f72273dd61d28afb5d9c4">RESERVED0x</a> [24]</td></tr>
<tr class="separator:a3e44e4d3251f72273dd61d28afb5d9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa19398b1af3dde4e6ff71e4cd392fa71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___memory_map_type.html#aa19398b1af3dde4e6ff71e4cd392fa71">ICERx</a> [8]</td></tr>
<tr class="memdesc:aa19398b1af3dde4e6ff71e4cd392fa71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt clear-enable register.  <a href="struct_n_v_i_c___memory_map_type.html#aa19398b1af3dde4e6ff71e4cd392fa71">More...</a><br /></td></tr>
<tr class="separator:aa19398b1af3dde4e6ff71e4cd392fa71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b4a250cdd672c5d5dd3700de09972d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___memory_map_type.html#a7b4a250cdd672c5d5dd3700de09972d6">RSERVED1x</a> [24]</td></tr>
<tr class="separator:a7b4a250cdd672c5d5dd3700de09972d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0965506b1c91f66f6da23219bc4f929"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___memory_map_type.html#af0965506b1c91f66f6da23219bc4f929">ISPRx</a> [8]</td></tr>
<tr class="memdesc:af0965506b1c91f66f6da23219bc4f929"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt set-pending register.  <a href="struct_n_v_i_c___memory_map_type.html#af0965506b1c91f66f6da23219bc4f929">More...</a><br /></td></tr>
<tr class="separator:af0965506b1c91f66f6da23219bc4f929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5499fda13200d159555f713d77d3a30e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___memory_map_type.html#a5499fda13200d159555f713d77d3a30e">RESERVED2x</a> [24]</td></tr>
<tr class="separator:a5499fda13200d159555f713d77d3a30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d05b196e5e95df3872e382ed4bf7dd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___memory_map_type.html#a9d05b196e5e95df3872e382ed4bf7dd4">ICPRx</a> [8]</td></tr>
<tr class="memdesc:a9d05b196e5e95df3872e382ed4bf7dd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt clear-pending register.  <a href="struct_n_v_i_c___memory_map_type.html#a9d05b196e5e95df3872e382ed4bf7dd4">More...</a><br /></td></tr>
<tr class="separator:a9d05b196e5e95df3872e382ed4bf7dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a4ceb7d41353dc5260af5f505d2f2c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___memory_map_type.html#a1a4ceb7d41353dc5260af5f505d2f2c4">RESERVED3x</a> [24]</td></tr>
<tr class="separator:a1a4ceb7d41353dc5260af5f505d2f2c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a87027ce2242dfd7ea98d1764a87b5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___memory_map_type.html#a6a87027ce2242dfd7ea98d1764a87b5e">IABRx</a> [8]</td></tr>
<tr class="memdesc:a6a87027ce2242dfd7ea98d1764a87b5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt active bit register.  <a href="struct_n_v_i_c___memory_map_type.html#a6a87027ce2242dfd7ea98d1764a87b5e">More...</a><br /></td></tr>
<tr class="separator:a6a87027ce2242dfd7ea98d1764a87b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942a137887b0107f45d1fd1c077a47fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___memory_map_type.html#a942a137887b0107f45d1fd1c077a47fd">RESERVED4x</a> [56]</td></tr>
<tr class="separator:a942a137887b0107f45d1fd1c077a47fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a90033ce080d5bcd448f9f68d0e40f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#ga8127f1441872f9f912b20a65f40d4d24">u8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___memory_map_type.html#a5a90033ce080d5bcd448f9f68d0e40f9">IPRx</a> [240]</td></tr>
<tr class="memdesc:a5a90033ce080d5bcd448f9f68d0e40f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register.  <a href="struct_n_v_i_c___memory_map_type.html#a5a90033ce080d5bcd448f9f68d0e40f9">More...</a><br /></td></tr>
<tr class="separator:a5a90033ce080d5bcd448f9f68d0e40f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >NVIC configuration structure for NVIC memory map. </p>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00018">18</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a8dea6668f4956053a0dd2c5db1e99ea2" name="a8dea6668f4956053a0dd2c5db1e99ea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dea6668f4956053a0dd2c5db1e99ea2">&#9670;&#160;</a></span>ISERx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> ISERx[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt set-enable register. </p>
<p >This register is responsible for enabling the interrupt </p><dl class="section note"><dt>Note</dt><dd>Writing 0 has no effect at all </dd>
<dd>
Writing 1 enables the interrupt </dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="struct_n_v_i_c___memory_map_type.html#aa19398b1af3dde4e6ff71e4cd392fa71" title="Interrupt clear-enable register.">ICERx</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00027">27</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="a3e44e4d3251f72273dd61d28afb5d9c4" name="a3e44e4d3251f72273dd61d28afb5d9c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e44e4d3251f72273dd61d28afb5d9c4">&#9670;&#160;</a></span>RESERVED0x</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> RESERVED0x[24]</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section note"><dt>Note</dt><dd>This is a reserved register </dd></dl>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00031">31</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="aa19398b1af3dde4e6ff71e4cd392fa71" name="aa19398b1af3dde4e6ff71e4cd392fa71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa19398b1af3dde4e6ff71e4cd392fa71">&#9670;&#160;</a></span>ICERx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> ICERx[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt clear-enable register. </p>
<p >This register is responsible for disabling the interrupt </p><dl class="section note"><dt>Note</dt><dd>Writing 0 has no effect at all </dd>
<dd>
Writing 1 disables the interrupt </dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="struct_n_v_i_c___memory_map_type.html#a8dea6668f4956053a0dd2c5db1e99ea2" title="Interrupt set-enable register.">ISERx</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00039">39</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="a7b4a250cdd672c5d5dd3700de09972d6" name="a7b4a250cdd672c5d5dd3700de09972d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b4a250cdd672c5d5dd3700de09972d6">&#9670;&#160;</a></span>RSERVED1x</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> RSERVED1x[24]</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section note"><dt>Note</dt><dd>This is a reserved register </dd></dl>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00043">43</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="af0965506b1c91f66f6da23219bc4f929" name="af0965506b1c91f66f6da23219bc4f929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0965506b1c91f66f6da23219bc4f929">&#9670;&#160;</a></span>ISPRx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> ISPRx[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt set-pending register. </p>
<p >Mostly used in testing the NVIC module </p><dl class="section note"><dt>Note</dt><dd>Writing 0 has no effect at all </dd>
<dd>
Writing 1 changes the interrupt state to pending </dd>
<dd>
Writing 1 on a certain bit that already has a value of 1, it stays pending and the value doesn't change </dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="struct_n_v_i_c___memory_map_type.html#a9d05b196e5e95df3872e382ed4bf7dd4" title="Interrupt clear-pending register.">ICPRx</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00053">53</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="a5499fda13200d159555f713d77d3a30e" name="a5499fda13200d159555f713d77d3a30e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5499fda13200d159555f713d77d3a30e">&#9670;&#160;</a></span>RESERVED2x</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> RESERVED2x[24]</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section note"><dt>Note</dt><dd>This is a reserved register </dd></dl>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00057">57</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="a9d05b196e5e95df3872e382ed4bf7dd4" name="a9d05b196e5e95df3872e382ed4bf7dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d05b196e5e95df3872e382ed4bf7dd4">&#9670;&#160;</a></span>ICPRx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> ICPRx[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt clear-pending register. </p>
<p >Mostly used in testing the NVIC module </p><dl class="section note"><dt>Note</dt><dd>Writing 0 has no effect at all </dd>
<dd>
Writing 1 removes the pending interrupt state </dd>
<dd>
Writing 1 on a certain bit that already has a value of 1, it stays pending and the value doesn't change </dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="struct_n_v_i_c___memory_map_type.html#af0965506b1c91f66f6da23219bc4f929" title="Interrupt set-pending register.">ISPRx</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00067">67</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="a1a4ceb7d41353dc5260af5f505d2f2c4" name="a1a4ceb7d41353dc5260af5f505d2f2c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a4ceb7d41353dc5260af5f505d2f2c4">&#9670;&#160;</a></span>RESERVED3x</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> RESERVED3x[24]</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section note"><dt>Note</dt><dd>This is a reserved register </dd></dl>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00071">71</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="a6a87027ce2242dfd7ea98d1764a87b5e" name="a6a87027ce2242dfd7ea98d1764a87b5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a87027ce2242dfd7ea98d1764a87b5e">&#9670;&#160;</a></span>IABRx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> IABRx[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt active bit register. </p>
<dl class="section note"><dt>Note</dt><dd>This is a read-only register </dd></dl>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00077">77</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="a942a137887b0107f45d1fd1c077a47fd" name="a942a137887b0107f45d1fd1c077a47fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a942a137887b0107f45d1fd1c077a47fd">&#9670;&#160;</a></span>RESERVED4x</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> RESERVED4x[56]</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section note"><dt>Note</dt><dd>This is a reserved register </dd></dl>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00081">81</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<a id="a5a90033ce080d5bcd448f9f68d0e40f9" name="a5a90033ce080d5bcd448f9f68d0e40f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a90033ce080d5bcd448f9f68d0e40f9">&#9670;&#160;</a></span>IPRx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#ga8127f1441872f9f912b20a65f40d4d24">u8_t</a> IPRx[240]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt priority register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__group__prioty.html" title="The group priority values.">Group priorities</a> </dd>
<dd>
<a class="el" href="group__sub__group__prioty.html" title="The sub-group priority values.">Sub-Group priorities</a> </dd></dl>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000001">Todo:</a></b></dt><dd>Document this register </dd></dl>

<p class="definition">Definition at line <a class="el" href="_n_v_i_c__private_8h_source.html#l00089">89</a> of file <a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>COTS/MCAL/NVIC/<a class="el" href="_n_v_i_c__private_8h_source.html">NVIC_private.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Dec 1 2022 00:15:11 for ADAS Graduation Project by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
