5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd while1.vcd -o while1.cdd -v while1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" while1.v 1 29 1
2 1 5 8000c 1 3d 121002 0 0 1 2 2 $u0
1 a 3 830004 1 0 0 0 1 1 102
1 b 3 30007 1 0 0 0 1 1 1102
4 1 0 0
3 1 main.$u0 "main.$u0" while1.v 0 13 1
2 2 6 c000f 1 0 20004 0 0 1 4 0
2 3 6 80008 0 1 400 0 0 a
2 4 6 8000f 1 37 11006 2 3
2 5 7 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 6 7 10002 2 2c 22000a 5 0 32 2 aa aa aa aa aa aa aa aa
2 7 8 140017 1 0 20004 0 0 1 4 0
2 8 8 f000f 6 1 c 0 0 a
2 9 8 f0017 6 11 2014c 7 8 1 2 1102
2 10 8 80019 6 42 e 9 0
2 11 9 a000e 5 3d 126002 0 0 1 2 2 $u1
4 11 10 0
4 10 11 0
4 6 10 0
4 4 6 6
3 1 main.$u0.$u1 "main.$u0.$u1" while1.v 0 12 1
2 12 10 f000f 2 1 1c 0 0 b
2 13 10 b000b 0 1 400 0 0 a
2 14 10 b000f 5 37 1102e 12 13
2 15 11 c000c 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 16 11 b000c a 2c 22000a 15 0 32 2 aa aa aa aa aa aa aa aa
4 16 0 0
4 14 16 16
3 1 main.$u2 "main.$u2" while1.v 0 27 1
