<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>matmul_partition</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>547</Best-caseLatency>
            <Average-caseLatency>815</Average-caseLatency>
            <Worst-caseLatency>1083</Worst-caseLatency>
            <Best-caseRealTimeLatency>5.470 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>8.150 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>10.830 us</Worst-caseRealTimeLatency>
            <Interval-min>548</Interval-min>
            <Interval-max>1084</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../matmul_partition.cpp:24</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>5</BRAM_18K>
            <DSP>60</DSP>
            <FF>9183</FF>
            <LUT>7450</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>matmul_partition</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>matmul_partition</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>matmul_partition</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>matmul_partition</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>matmul_partition</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>matmul_partition</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dim</name>
            <Object>dim</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rep_count</name>
            <Object>rep_count</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>matmul_partition</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_matmul_partition_Pipeline_readA_fu_259</InstName>
                    <ModuleName>matmul_partition_Pipeline_readA</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>259</ID>
                    <BindInstances>icmp_ln46_fu_389_p2 add_ln46_fu_395_p2 icmp_ln48_fu_418_p2 add_ln50_fu_423_p2 j_5_fu_429_p3 i_2_fu_445_p3 add_ln52_fu_465_p2 j_6_fu_481_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matmul_partition_Pipeline_readB_fu_284</InstName>
                    <ModuleName>matmul_partition_Pipeline_readB</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>284</ID>
                    <BindInstances>icmp_ln57_fu_387_p2 add_ln57_fu_392_p2 icmp_ln59_fu_401_p2 add_ln61_fu_432_p2 j_fu_406_p3 i_fu_438_p3 add_ln63_fu_451_p2 j_3_fu_466_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309</InstName>
                    <ModuleName>matmul_partition_Pipeline_loop2_lreorder1_lreorder2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>309</ID>
                    <BindInstances>icmp_ln75_fu_819_p2 icmp_ln67_fu_770_p2 add_ln67_fu_775_p2 icmp_ln70_fu_784_p2 select_ln67_fu_827_p3 icmp_ln75_1_fu_834_p2 select_ln67_1_fu_839_p3 add_ln70_fu_846_p2 or_ln70_fu_852_p2 select_ln70_fu_857_p3 select_ln70_1_fu_865_p3 sparsemux_33_4_32_1_1_U59 sparsemux_31_4_32_1_1_U60 sparsemux_29_4_32_1_1_U61 sparsemux_27_4_32_1_1_U62 sparsemux_25_4_32_1_1_U63 sparsemux_23_4_32_1_1_U64 sparsemux_21_4_32_1_1_U65 sparsemux_19_4_32_1_1_U66 sparsemux_17_3_32_1_1_U67 sparsemux_15_3_32_1_1_U68 sparsemux_13_3_32_1_1_U69 sparsemux_11_3_32_1_1_U70 sparsemux_9_2_32_1_1_U57 sparsemux_7_2_32_1_1_U58 icmp_ln81_fu_949_p2 select_ln81_fu_1014_p3 mul_32s_32s_32_2_1_U45 mul_32s_32s_32_2_1_U46 mul_32s_32s_32_2_1_U47 mul_32s_32s_32_2_1_U48 mul_32s_32s_32_2_1_U49 mul_32s_32s_32_2_1_U50 mul_32s_32s_32_2_1_U51 mul_32s_32s_32_2_1_U52 mul_32s_32s_32_2_1_U53 mul_32s_32s_32_2_1_U42 mul_32s_32s_32_2_1_U54 mul_32s_32s_32_2_1_U55 mul_32s_32s_32_2_1_U43 mul_32s_32s_32_2_1_U56 mul_32s_32s_32_2_1_U44 add_ln81_1_fu_1583_p2 add_ln81_4_fu_1597_p2 add_ln81_7_fu_1607_p2 add_ln81_8_fu_1611_p2 add_ln81_11_fu_1569_p2 add_ln83_fu_955_p2 add_ln75_fu_961_p2 add_ln70_1_fu_789_p2 select_ln70_2_fu_795_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matmul_partition_Pipeline_writeC_fu_349</InstName>
                    <ModuleName>matmul_partition_Pipeline_writeC</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>349</ID>
                    <BindInstances>icmp_ln91_fu_137_p2 add_ln91_fu_143_p2 icmp_ln93_fu_160_p2 add_ln95_fu_165_p2 i_1_fu_171_p3 j_1_fu_179_p3 add_ln97_fu_203_p2 j_2_fu_209_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>A_U A_1_U A_2_U A_3_U A_4_U A_5_U A_6_U A_7_U A_8_U A_9_U A_10_U A_11_U A_12_U A_13_U A_14_U A_15_U B_U B_1_U B_2_U B_3_U B_4_U B_5_U B_6_U B_7_U B_8_U B_9_U B_10_U B_11_U B_12_U B_13_U B_14_U B_15_U C_U mul_32s_32s_32_2_1_U129 icmp_ln46_fu_377_p2 empty_26_fu_433_p2 smax_fu_438_p3 mul_31ns_32ns_63_2_1_U127 empty_27_fu_445_p2 smax2_fu_450_p3 mul_31ns_63ns_94_5_1_U128 empty_28_fu_485_p3 control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>matmul_partition_Pipeline_readA</Name>
            <Loops>
                <readA/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <readA>
                        <Name>readA</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>2.570 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </readA>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../matmul_partition.cpp:46</SourceLocation>
                    <SummaryOfLoopViolations>
                        <readA>
                            <Name>readA</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../matmul_partition.cpp:46</SourceLocation>
                        </readA>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>350</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="readA" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_fu_389_p2" SOURCE="../matmul_partition.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readA" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_395_p2" SOURCE="../matmul_partition.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="readA" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_fu_418_p2" SOURCE="../matmul_partition.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readA" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_423_p2" SOURCE="../matmul_partition.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="readA" OPTYPE="select" PRAGMA="" RTLNAME="j_5_fu_429_p3" SOURCE="../matmul_partition.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="j_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="readA" OPTYPE="select" PRAGMA="" RTLNAME="i_2_fu_445_p3" SOURCE="../matmul_partition.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readA" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_465_p2" SOURCE="../matmul_partition.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readA" OPTYPE="add" PRAGMA="" RTLNAME="j_6_fu_481_p2" SOURCE="../matmul_partition.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="j_6" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_partition_Pipeline_readB</Name>
            <Loops>
                <readB/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <readB>
                        <Name>readB</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>2.570 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </readB>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../matmul_partition.cpp:57</SourceLocation>
                    <SummaryOfLoopViolations>
                        <readB>
                            <Name>readB</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../matmul_partition.cpp:57</SourceLocation>
                        </readB>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>203</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>372</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="readB" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln57_fu_387_p2" SOURCE="../matmul_partition.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readB" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_392_p2" SOURCE="../matmul_partition.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="readB" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln59_fu_401_p2" SOURCE="../matmul_partition.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readB" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_432_p2" SOURCE="../matmul_partition.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="readB" OPTYPE="select" PRAGMA="" RTLNAME="j_fu_406_p3" SOURCE="../matmul_partition.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="j" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="readB" OPTYPE="select" PRAGMA="" RTLNAME="i_fu_438_p3" SOURCE="../matmul_partition.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readB" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_451_p2" SOURCE="../matmul_partition.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readB" OPTYPE="add" PRAGMA="" RTLNAME="j_3_fu_466_p2" SOURCE="../matmul_partition.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="j_3" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_partition_Pipeline_loop2_lreorder1_lreorder2</Name>
            <Loops>
                <loop2_lreorder1_lreorder2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.045</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>266</Best-caseLatency>
                    <Average-caseLatency>266</Average-caseLatency>
                    <Worst-caseLatency>266</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop2_lreorder1_lreorder2>
                        <Name>loop2_lreorder1_lreorder2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>264</Latency>
                        <AbsoluteTimeLatency>2.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop2_lreorder1_lreorder2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../matmul_partition.cpp:75</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop2_lreorder1_lreorder2>
                            <Name>loop2_lreorder1_lreorder2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../matmul_partition.cpp:75</SourceLocation>
                        </loop2_lreorder1_lreorder2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>45</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>20</UTIL_DSP>
                    <FF>4885</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>2801</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_fu_819_p2" SOURCE="../matmul_partition.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_770_p2" SOURCE="../matmul_partition.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_775_p2" SOURCE="../matmul_partition.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln70_fu_784_p2" SOURCE="../matmul_partition.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_fu_827_p3" SOURCE="../matmul_partition.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_1_fu_834_p2" SOURCE="../matmul_partition.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_1_fu_839_p3" SOURCE="../matmul_partition.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln67_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_846_p2" SOURCE="../matmul_partition.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln70_fu_852_p2" SOURCE="../matmul_partition.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_fu_857_p3" SOURCE="../matmul_partition.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_1_fu_865_p3" SOURCE="../matmul_partition.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U59" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_31_4_32_1_1_U60" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_29_4_32_1_1_U61" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U62" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_25_4_32_1_1_U63" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_23_4_32_1_1_U64" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_4_32_1_1_U65" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_19_4_32_1_1_U66" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U67" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_15_3_32_1_1_U68" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_13_3_32_1_1_U69" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_32_1_1_U70" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_32_1_1_U57" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U58" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_949_p2" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_fu_1014_p3" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="loop2_lreorder1_lreorder2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U45" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="loop2_lreorder1_lreorder2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U46" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="loop2_lreorder1_lreorder2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U47" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="loop2_lreorder1_lreorder2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U48" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="loop2_lreorder1_lreorder2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U49" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="loop2_lreorder1_lreorder2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U50" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="loop2_lreorder1_lreorder2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U51" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="loop2_lreorder1_lreorder2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U52" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="loop2_lreorder1_lreorder2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U53" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="loop2_lreorder1_lreorder2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U42" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="loop2_lreorder1_lreorder2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U54" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="loop2_lreorder1_lreorder2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U55" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="loop2_lreorder1_lreorder2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U43" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="loop2_lreorder1_lreorder2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U56" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="loop2_lreorder1_lreorder2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U44" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_1_fu_1583_p2" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_4_fu_1597_p2" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_7_fu_1607_p2" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_8_fu_1611_p2" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_11_fu_1569_p2" SOURCE="../matmul_partition.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_955_p2" SOURCE="../matmul_partition.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_961_p2" SOURCE="../matmul_partition.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_789_p2" SOURCE="../matmul_partition.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="loop2_lreorder1_lreorder2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_2_fu_795_p3" SOURCE="../matmul_partition.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_partition_Pipeline_writeC</Name>
            <Loops>
                <writeC/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>261</Best-caseLatency>
                    <Average-caseLatency>261</Average-caseLatency>
                    <Worst-caseLatency>261</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.610 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.610 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.610 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <writeC>
                        <Name>writeC</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>259</Latency>
                        <AbsoluteTimeLatency>2.590 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </writeC>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../matmul_partition.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <writeC>
                            <Name>writeC</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../matmul_partition.cpp:91</SourceLocation>
                        </writeC>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>176</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>349</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="writeC" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln91_fu_137_p2" SOURCE="../matmul_partition.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_143_p2" SOURCE="../matmul_partition.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="writeC" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_160_p2" SOURCE="../matmul_partition.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_165_p2" SOURCE="../matmul_partition.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="writeC" OPTYPE="select" PRAGMA="" RTLNAME="i_1_fu_171_p3" SOURCE="../matmul_partition.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="i_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="writeC" OPTYPE="select" PRAGMA="" RTLNAME="j_1_fu_179_p3" SOURCE="../matmul_partition.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="j_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_203_p2" SOURCE="../matmul_partition.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_209_p2" SOURCE="../matmul_partition.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="j_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_partition</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>547</Best-caseLatency>
                    <Average-caseLatency>815</Average-caseLatency>
                    <Worst-caseLatency>1083</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.470 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.830 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>548 ~ 1084</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../matmul_partition.cpp:24</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>60</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>27</UTIL_DSP>
                    <FF>9183</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>8</UTIL_FF>
                    <LUT>7450</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_U" SOURCE="../matmul_partition.cpp:29" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_U" SOURCE="../matmul_partition.cpp:29" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_2_U" SOURCE="../matmul_partition.cpp:29" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_3_U" SOURCE="../matmul_partition.cpp:29" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_4_U" SOURCE="../matmul_partition.cpp:29" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_5_U" SOURCE="../matmul_partition.cpp:29" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_6_U" SOURCE="../matmul_partition.cpp:29" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_U" SOURCE="../matmul_partition.cpp:29" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_U" SOURCE="../matmul_partition.cpp:29" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_9_U" SOURCE="../matmul_partition.cpp:29" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_10_U" SOURCE="../matmul_partition.cpp:29" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_U" SOURCE="../matmul_partition.cpp:29" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_12_U" SOURCE="../matmul_partition.cpp:29" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_13_U" SOURCE="../matmul_partition.cpp:29" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_14_U" SOURCE="../matmul_partition.cpp:29" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_15_U" SOURCE="../matmul_partition.cpp:29" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_U" SOURCE="../matmul_partition.cpp:30" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_1_U" SOURCE="../matmul_partition.cpp:30" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_2_U" SOURCE="../matmul_partition.cpp:30" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_3_U" SOURCE="../matmul_partition.cpp:30" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_4_U" SOURCE="../matmul_partition.cpp:30" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_5_U" SOURCE="../matmul_partition.cpp:30" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_6_U" SOURCE="../matmul_partition.cpp:30" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_U" SOURCE="../matmul_partition.cpp:30" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_8_U" SOURCE="../matmul_partition.cpp:30" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_9_U" SOURCE="../matmul_partition.cpp:30" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_10_U" SOURCE="../matmul_partition.cpp:30" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_U" SOURCE="../matmul_partition.cpp:30" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_12_U" SOURCE="../matmul_partition.cpp:30" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_13_U" SOURCE="../matmul_partition.cpp:30" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_14_U" SOURCE="../matmul_partition.cpp:30" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_15_U" SOURCE="../matmul_partition.cpp:30" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_U" SOURCE="../matmul_partition.cpp:31" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U129" SOURCE="../matmul_partition.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln46_fu_377_p2" SOURCE="../matmul_partition.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_26_fu_433_p2" SOURCE="../matmul_partition.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax_fu_438_p3" SOURCE="../matmul_partition.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="smax" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32ns_63_2_1_U127" SOURCE="../matmul_partition.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="bound" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_27_fu_445_p2" SOURCE="../matmul_partition.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax2_fu_450_p3" SOURCE="../matmul_partition.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="smax2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="8" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_63ns_94_5_1_U128" SOURCE="../matmul_partition.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="bound6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_28_fu_485_p3" SOURCE="../matmul_partition.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_28" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_cosim trace_level="all" wave_debug="1"/>
        <config_csim code_analyzer="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in1" index="0" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="in1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in2" index="1" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="in2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_r" index="2" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="out_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dim" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="dim" name="dim" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rep_count" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="rep_count" name="rep_count" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="in1_1" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 31 to 0 of in1"/>
                    </fields>
                </register>
                <register offset="0x14" name="in1_2" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 63 to 32 of in1"/>
                    </fields>
                </register>
                <register offset="0x1c" name="in2_1" access="W" description="Data signal of in2" range="32">
                    <fields>
                        <field offset="0" width="32" name="in2" access="W" description="Bit 31 to 0 of in2"/>
                    </fields>
                </register>
                <register offset="0x20" name="in2_2" access="W" description="Data signal of in2" range="32">
                    <fields>
                        <field offset="0" width="32" name="in2" access="W" description="Bit 63 to 32 of in2"/>
                    </fields>
                </register>
                <register offset="0x28" name="out_r_1" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 31 to 0 of out_r"/>
                    </fields>
                </register>
                <register offset="0x2c" name="out_r_2" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 63 to 32 of out_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="in1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="in2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="out_r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="in1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="in1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="in2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="in2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="out_r"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="out_r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dim" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="dim">DATA</portMap>
            </portMaps>
            <ports>
                <port>dim</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="dim"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rep_count" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="rep_count">DATA</portMap>
            </portMaps>
            <ports>
                <port>rep_count</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="rep_count"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="6">Interface, Register, Offset, Width, Access, Description</keys>
                    <column name="s_axi_control">in1_1, 0x10, 32, W, Data signal of in1</column>
                    <column name="s_axi_control">in1_2, 0x14, 32, W, Data signal of in1</column>
                    <column name="s_axi_control">in2_1, 0x1c, 32, W, Data signal of in2</column>
                    <column name="s_axi_control">in2_2, 0x20, 32, W, Data signal of in2</column>
                    <column name="s_axi_control">out_r_1, 0x28, 32, W, Data signal of out_r</column>
                    <column name="s_axi_control">out_r_2, 0x2c, 32, W, Data signal of out_r</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="dim">ap_none, in, 32</column>
                    <column name="rep_count">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in1">inout, int*</column>
                    <column name="in2">inout, int*</column>
                    <column name="out_r">inout, int*</column>
                    <column name="dim">in, int</column>
                    <column name="rep_count">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="in1">m_axi_gmem, interface, , channel=0</column>
                    <column name="in1">s_axi_control, register, offset, name=in1_1 offset=0x10 range=32</column>
                    <column name="in1">s_axi_control, register, offset, name=in1_2 offset=0x14 range=32</column>
                    <column name="in2">m_axi_gmem, interface, , channel=0</column>
                    <column name="in2">s_axi_control, register, offset, name=in2_1 offset=0x1c range=32</column>
                    <column name="in2">s_axi_control, register, offset, name=in2_2 offset=0x20 range=32</column>
                    <column name="out_r">m_axi_gmem, interface, , channel=0</column>
                    <column name="out_r">s_axi_control, register, offset, name=out_r_1 offset=0x28 range=32</column>
                    <column name="out_r">s_axi_control, register, offset, name=out_r_2 offset=0x2c range=32</column>
                    <column name="dim">dim, port, , </column>
                    <column name="rep_count">rep_count, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">read, variable, 32, readA, ../matmul_partition.cpp:46:5</column>
                    <column name="m_axi_gmem">read, variable, 32, readB, ../matmul_partition.cpp:57:5</column>
                    <column name="m_axi_gmem">write, variable, 32, writeC, ../matmul_partition.cpp:91:5</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">in1, ../matmul_partition.cpp:52:25, read, Widen Fail, , readA, ../matmul_partition.cpp:46:5, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">in1, ../matmul_partition.cpp:52:25, read, Inferred, variable, readA, ../matmul_partition.cpp:46:5, , </column>
                    <column name="m_axi_gmem">in2, ../matmul_partition.cpp:63:25, read, Widen Fail, , readB, ../matmul_partition.cpp:57:5, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">in2, ../matmul_partition.cpp:63:25, read, Inferred, variable, readB, ../matmul_partition.cpp:57:5, , </column>
                    <column name="m_axi_gmem">out_r, ../matmul_partition.cpp:97:20, write, Widen Fail, , writeC, ../matmul_partition.cpp:91:5, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">out_r, ../matmul_partition.cpp:97:20, write, Inferred, variable, writeC, ../matmul_partition.cpp:91:5, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="../matmul_partition.cpp:25" status="valid" parentFunction="matmul_partition" variable="" isDirective="0" options="m_axi port = in1 depth = 256"/>
        <Pragma type="interface" location="../matmul_partition.cpp:26" status="valid" parentFunction="matmul_partition" variable="" isDirective="0" options="m_axi port = in2 depth = 256"/>
        <Pragma type="interface" location="../matmul_partition.cpp:27" status="valid" parentFunction="matmul_partition" variable="" isDirective="0" options="m_axi port = out_r depth = 256"/>
        <Pragma type="array_partition" location="../matmul_partition.cpp:34" status="valid" parentFunction="matmul_partition" variable="" isDirective="0" options="variable = A dim = 1 cyclic factor = 16"/>
        <Pragma type="array_partition" location="../matmul_partition.cpp:37" status="valid" parentFunction="matmul_partition" variable="" isDirective="0" options="variable = B dim = 1 block factor = 16"/>
        <Pragma type="loop_tripcount" location="../matmul_partition.cpp:47" status="valid" parentFunction="matmul_partition" variable="" isDirective="0" options="min = c_dim* c_dim max = c_dim * c_dim"/>
        <Pragma type="loop_tripcount" location="../matmul_partition.cpp:58" status="valid" parentFunction="matmul_partition" variable="" isDirective="0" options="min = c_dim* c_dim max = c_dim * c_dim"/>
        <Pragma type="loop_tripcount" location="../matmul_partition.cpp:68" status="valid" parentFunction="matmul_partition" variable="" isDirective="0" options="min = 1 max = 1"/>
        <Pragma type="loop_tripcount" location="../matmul_partition.cpp:71" status="valid" parentFunction="matmul_partition" variable="" isDirective="0" options="min = c_dim max = c_dim"/>
        <Pragma type="loop_tripcount" location="../matmul_partition.cpp:76" status="valid" parentFunction="matmul_partition" variable="" isDirective="0" options="min = c_dim max = c_dim"/>
        <Pragma type="loop_tripcount" location="../matmul_partition.cpp:92" status="valid" parentFunction="matmul_partition" variable="" isDirective="0" options="min = c_dim* c_dim max = c_dim * c_dim"/>
    </PragmaReport>
</profile>

