<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="10" Path="C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="79be2f88cca9489fa24cfc8ee945f631"/>
    <Option Name="Part" Val="xc7a35tcpg236-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val="digilentinc.com:basys3:part0:1.1"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../ip_repo"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../2_1_PWM_IP/ip_repo"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/2_3_wavetable_test.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/2_3_wavetable_test.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/wavetablebd/wavetablebd.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="wavetablebd.bd" FileRelPathName="ip/wavetablebd_clk_wiz_0_0/wavetablebd_clk_wiz_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="wavetablebd.bd" FileRelPathName="hw_handoff/wavetablebd.hwh"/>
        <CompFileExtendedInfo CompFileName="wavetablebd.bd" FileRelPathName="wavetablebd_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="wavetablebd.bd" FileRelPathName="ip/wavetablebd_c_shift_ram_0_0/wavetablebd_c_shift_ram_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="wavetablebd.bd" FileRelPathName="ip/wavetablebd_pwm_0_0/wavetablebd_pwm_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="wavetablebd.bd" FileRelPathName="ip/wavetablebd_wavetable_0_1/wavetablebd_wavetable_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="wavetablebd.bd" FileRelPathName="ip/wavetablebd_util_vector_logic_0_0/wavetablebd_util_vector_logic_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="wavetablebd.bd" FileRelPathName="ip/wavetablebd_xlslice_1_0/wavetablebd_xlslice_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="wavetablebd.bd" FileRelPathName="ip/wavetablebd_c_shift_ram_1_0/wavetablebd_c_shift_ram_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="wavetablebd.bd" FileRelPathName="ip/wavetablebd_c_shift_ram_3_0/wavetablebd_c_shift_ram_3_0.xci"/>
        <CompFileExtendedInfo CompFileName="wavetablebd.bd" FileRelPathName="ip/wavetablebd_xlslice_0_0/wavetablebd_xlslice_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="wavetablebd.bd" FileRelPathName="hdl/wavetablebd.hwdef"/>
        <CompFileExtendedInfo CompFileName="wavetablebd.bd" FileRelPathName="ip/wavetablebd_c_shift_ram_2_0/wavetablebd_c_shift_ram_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="wavetablebd.bd" FileRelPathName="ip/wavetablebd_c_counter_binary_0_0/wavetablebd_c_counter_binary_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="wavetablebd.bd" FileRelPathName="ip/wavetablebd_xlconstant_0_0/wavetablebd_xlconstant_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="wavetablebd.bd" FileRelPathName="ip/wavetablebd_xlslice_2_0/wavetablebd_xlslice_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="wavetablebd.bd" FileRelPathName="hdl/wavetablebd.v"/>
        <CompFileExtendedInfo CompFileName="wavetablebd.bd" FileRelPathName="hw_handoff/wavetablebd_bd.tcl"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/wavetablebd/hdl/wavetablebd_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/wavetablebd/ip/wavetablebd_wavetable_0_1/wavetablebd_wavetable_0_1.upgrade_log"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="wavetablebd_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/Lab4/Basys3_Master-1.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Lab4/Basys3_Master-1.xdc"/>
          <Attr Name="ImportTime" Val="1519429040"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="wavetablebd_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Trades off Performance and Area for better Runtime." State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_RuntimeOptimized" Flow="Vivado Synthesis 2015">
          <Desc>Trades off Performance and Area for better Runtime.</Desc>
        </StratHandle>
        <Step Id="synth_design">
          <Option Id="FlattenHierarchy">1</Option>
          <Option Id="Directive">0</Option>
          <Option Id="FsmExtraction">0</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Each implementation step trades design performance for better runtime. Physical optimization (phys_opt_design) is disabled." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_RuntimeOptimized" Flow="Vivado Implementation 2015">
          <Desc>Each implementation step trades design performance for better runtime. Physical optimization (phys_opt_design) is disabled.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design">
          <Option Id="Directive">4</Option>
        </Step>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">14</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design">
          <Option Id="Directive">5</Option>
        </Step>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
</Project>
