<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>data_to_alu</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>data_to_alu</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fe25d636</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>data_to_alu</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fe25d636</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>enrs1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>enrs2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rs1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rs2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>imm</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>data_to_alu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fe25d636</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>data_to_alu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/data_to_alu_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>data_to_alu_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">data_to_alu_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>data_to_alu_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-04-27T18:00:39Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e9e090_ARCHIVE_LOCATION">d:/code/fpga/garbagecpuv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12eda030_ARCHIVE_LOCATION">d:/code/fpga/garbagecpuv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a9a9692_ARCHIVE_LOCATION">d:/code/fpga/garbagecpuv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10668161_ARCHIVE_LOCATION">d:/code/fpga/garbagecpuv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20528db5_ARCHIVE_LOCATION">d:/code/fpga/garbagecpuv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785dc477_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387c5485_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db23c71_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b7d03c1_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca5a05e_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@242e3b86_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33087792_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b2a4bb_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68af0c7b_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@256c290c_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1a90ef_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee9f946_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba60e40_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32cb6fb8_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa713af_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7eb73f_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@287e3ff4_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5323140f_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2522ca1f_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@683a7b1d_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@459bda5_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59c461d8_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d04232_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3228a5b3_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@586fb57a_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@119c7c07_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@108d798_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bad738c_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1433cea1_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f58bf76_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44552f79_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb26107_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef24709_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57570a0b_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c94f8ee_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ecf7588_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57010831_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16147a2d_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@356ea203_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2379e1_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297a6386_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a40295_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3847980c_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305964ca_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc5230a_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39125592_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c03385_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@332e9286_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e499c5c_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40e1ef72_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@720c94c5_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3350c038_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ebcc64_ARCHIVE_LOCATION">d:/Code/FPGA/garbageCPUv2/data_to_alu/data_to_alu.srcs/sources_1/new</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="03b98ec2"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="11c7acf8"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9d66c8ce"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
