#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x129664660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x129663120 .scope module, "test_dynamic_alu_fixed" "test_dynamic_alu_fixed" 3 3;
 .timescale -9 -12;
P_0x129604950 .param/l "ADDER_STAGES_0" 1 3 11, +C4<00000000000000000000000000000011>;
P_0x129604990 .param/l "ADDER_STAGES_1" 1 3 11, +C4<00000000000000000000000000000001>;
P_0x1296049d0 .param/l "ADDER_STAGES_2" 1 3 11, +C4<00000000000000000000000000000100>;
P_0x129604a10 .param/l "ADDER_STAGES_3" 1 3 11, +C4<00000000000000000000000000000010>;
P_0x129604a50 .param/l "CLK_PERIOD" 0 3 6, +C4<00000000000000000000000000001010>;
P_0x129604a90 .param/l "CONFIG_COUNT" 1 3 10, +C4<00000000000000000000000000000100>;
P_0x129604ad0 .param/l "MULT_STAGES_0" 1 3 12, +C4<00000000000000000000000000000001>;
P_0x129604b10 .param/l "MULT_STAGES_1" 1 3 12, +C4<00000000000000000000000000000100>;
P_0x129604b50 .param/l "MULT_STAGES_2" 1 3 12, +C4<00000000000000000000000000000010>;
P_0x129604b90 .param/l "MULT_STAGES_3" 1 3 12, +C4<00000000000000000000000000000011>;
P_0x129604bd0 .param/l "NUM_TESTS" 0 3 7, +C4<00000000000000000000000001100100>;
v0x600001106910_0 .var "clk", 0 0;
v0x6000011069a0 .array "collected_exceptions", 399 0, 0 0;
v0x600001106a30 .array "collected_results", 399 0, 31 0;
v0x600001106ac0_0 .var/i "config_idx", 31 0;
v0x600001106b50_0 .var/i "error_count", 31 0;
v0x600001106be0 .array "exception", 3 0;
v0x600001106be0_0 .net v0x600001106be0 0, 0 0, L_0x60000122d860; 1 drivers
v0x600001106be0_1 .net v0x600001106be0 1, 0 0, L_0x60000122ed00; 1 drivers
v0x600001106be0_2 .net v0x600001106be0 2, 0 0, L_0x6000012281e0; 1 drivers
v0x600001106be0_3 .net v0x600001106be0 3, 0 0, L_0x600001229680; 1 drivers
v0x600001106c70_0 .var "operand_a", 31 0;
v0x600001106d00_0 .var "operand_b", 31 0;
v0x600001106d90_0 .var "operation", 1 0;
v0x600001106e20 .array "overflow", 3 0;
v0x600001106e20_0 .net v0x600001106e20 0, 0 0, L_0x60000122d9a0; 1 drivers
v0x600001106e20_1 .net v0x600001106e20 1, 0 0, L_0x60000122ee40; 1 drivers
v0x600001106e20_2 .net v0x600001106e20 2, 0 0, L_0x600001228320; 1 drivers
v0x600001106e20_3 .net v0x600001106e20 3, 0 0, L_0x6000012297c0; 1 drivers
v0x600001106eb0 .array "ready_in", 3 0, 0 0;
v0x600001106f40 .array "ready_out", 3 0;
v0x600001106f40_0 .net v0x600001106f40 0, 0 0, L_0x60000122ce60; 1 drivers
v0x600001106f40_1 .net v0x600001106f40 1, 0 0, L_0x60000122e080; 1 drivers
v0x600001106f40_2 .net v0x600001106f40 2, 0 0, L_0x60000122f520; 1 drivers
v0x600001106f40_3 .net v0x600001106f40 3, 0 0, L_0x600001228a00; 1 drivers
v0x600001106fd0_0 .var "reset", 0 0;
v0x600001107060 .array "result", 3 0;
v0x600001107060_0 .net v0x600001107060 0, 31 0, L_0x60000122d7c0; 1 drivers
v0x600001107060_1 .net v0x600001107060 1, 31 0, L_0x60000122ec60; 1 drivers
v0x600001107060_2 .net v0x600001107060 2, 31 0, L_0x600001228140; 1 drivers
v0x600001107060_3 .net v0x600001107060 3, 31 0, L_0x6000012295e0; 1 drivers
v0x6000011070f0 .array "results_collected", 3 0, 15 0;
v0x600001107180 .array "test_a", 99 0, 31 0;
v0x600001107210 .array "test_b", 99 0, 31 0;
v0x6000011072a0_0 .var/i "test_idx", 31 0;
v0x600001107330 .array "test_op", 99 0, 1 0;
v0x6000011073c0 .array "underflow", 3 0;
v0x6000011073c0_0 .net v0x6000011073c0 0, 0 0, L_0x60000122da40; 1 drivers
v0x6000011073c0_1 .net v0x6000011073c0 1, 0 0, L_0x60000122eee0; 1 drivers
v0x6000011073c0_2 .net v0x6000011073c0 2, 0 0, L_0x6000012283c0; 1 drivers
v0x6000011073c0_3 .net v0x6000011073c0 3, 0 0, L_0x600001229860; 1 drivers
v0x600001107450_0 .var "valid_in", 0 0;
v0x6000011074e0 .array "valid_out", 3 0;
v0x6000011074e0_0 .net v0x6000011074e0 0, 0 0, L_0x60000083df10; 1 drivers
v0x6000011074e0_1 .net v0x6000011074e0 1, 0 0, L_0x60000083e990; 1 drivers
v0x6000011074e0_2 .net v0x6000011074e0 2, 0 0, L_0x60000083f410; 1 drivers
v0x6000011074e0_3 .net v0x6000011074e0 3, 0 0, L_0x60000083fe90; 1 drivers
S_0x129664990 .scope module, "alu0" "Dynamic_ALU" 3 48, 4 2 0, S_0x129663120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "operand_a";
    .port_info 3 /INPUT 32 "operand_b";
    .port_info 4 /INPUT 2 "operation";
    .port_info 5 /INPUT 1 "valid_in";
    .port_info 6 /OUTPUT 1 "ready_out";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /OUTPUT 1 "exception";
    .port_info 9 /OUTPUT 1 "overflow";
    .port_info 10 /OUTPUT 1 "underflow";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /INPUT 1 "ready_in";
P_0x129663450 .param/l "ADDER_STAGES" 0 4 3, +C4<00000000000000000000000000000011>;
P_0x129663490 .param/l "MULT_STAGES" 0 4 4, +C4<00000000000000000000000000000001>;
P_0x1296634d0 .param/l "OP_ADD" 1 4 26, C4<00>;
P_0x129663510 .param/l "OP_MUL" 1 4 28, C4<10>;
P_0x129663550 .param/l "OP_SUB" 1 4 27, C4<01>;
L_0x60000083d880 .functor NOT 1, L_0x60000122d040, C4<0>, C4<0>, C4<0>;
L_0x60000083ce00 .functor OR 1, L_0x60000122c5a0, L_0x60000122c280, C4<0>, C4<0>;
L_0x60000083cd90 .functor AND 1, v0x600001107450_0, L_0x60000083ce00, C4<1>, C4<1>;
L_0x60000083caf0 .functor AND 1, v0x600001107450_0, L_0x60000122c320, C4<1>, C4<1>;
L_0x60000083ca80 .functor OR 1, L_0x60000122c3c0, L_0x60000122c460, C4<0>, C4<0>;
L_0x60000083da40 .functor AND 1, L_0x60000122d680, L_0x60000083dce0, C4<1>, C4<1>;
L_0x60000083df10 .functor OR 1, L_0x60000083d960, L_0x60000083dce0, C4<0>, C4<0>;
v0x60000113ed90_0 .net *"_ivl_1", 0 0, L_0x60000122d040;  1 drivers
v0x60000113ee20_0 .net *"_ivl_10", 0 0, L_0x60000122c5a0;  1 drivers
L_0x130088058 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x60000113eeb0_0 .net/2u *"_ivl_12", 1 0, L_0x130088058;  1 drivers
v0x60000113ef40_0 .net *"_ivl_14", 0 0, L_0x60000122c280;  1 drivers
v0x60000113efd0_0 .net *"_ivl_17", 0 0, L_0x60000083ce00;  1 drivers
v0x60000113f060_0 .net *"_ivl_2", 0 0, L_0x60000083d880;  1 drivers
L_0x1300880a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x60000113f0f0_0 .net/2u *"_ivl_20", 1 0, L_0x1300880a0;  1 drivers
v0x60000113f180_0 .net *"_ivl_22", 0 0, L_0x60000122c320;  1 drivers
L_0x1300880e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000113f210_0 .net/2u *"_ivl_26", 1 0, L_0x1300880e8;  1 drivers
v0x60000113f2a0_0 .net *"_ivl_28", 0 0, L_0x60000122c3c0;  1 drivers
L_0x130088130 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x60000113f330_0 .net/2u *"_ivl_30", 1 0, L_0x130088130;  1 drivers
v0x60000113f3c0_0 .net *"_ivl_32", 0 0, L_0x60000122c460;  1 drivers
v0x60000113f450_0 .net *"_ivl_35", 0 0, L_0x60000083ca80;  1 drivers
L_0x130088178 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x60000113f4e0_0 .net/2u *"_ivl_36", 1 0, L_0x130088178;  1 drivers
v0x60000113f570_0 .net *"_ivl_38", 0 0, L_0x60000122cfa0;  1 drivers
v0x60000113f600_0 .net *"_ivl_40", 0 0, L_0x60000122cf00;  1 drivers
L_0x130088250 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x60000113f690_0 .net/2u *"_ivl_44", 1 0, L_0x130088250;  1 drivers
v0x60000113f720_0 .net *"_ivl_46", 0 0, L_0x60000122ca00;  1 drivers
v0x60000113f7b0_0 .net *"_ivl_5", 30 0, L_0x60000122d0e0;  1 drivers
L_0x130088328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000113f840_0 .net/2u *"_ivl_50", 1 0, L_0x130088328;  1 drivers
L_0x130088370 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x60000113f8d0_0 .net/2u *"_ivl_52", 1 0, L_0x130088370;  1 drivers
L_0x1300883b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000113f960_0 .net/2u *"_ivl_56", 0 0, L_0x1300883b8;  1 drivers
v0x60000113f9f0_0 .net *"_ivl_61", 0 0, L_0x60000122d680;  1 drivers
v0x60000113fa80_0 .net *"_ivl_63", 0 0, L_0x60000083da40;  1 drivers
L_0x130088400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000113fb10_0 .net/2u *"_ivl_64", 0 0, L_0x130088400;  1 drivers
L_0x130088448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000113fba0_0 .net/2u *"_ivl_72", 0 0, L_0x130088448;  1 drivers
L_0x130088490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000113fc30_0 .net/2u *"_ivl_76", 0 0, L_0x130088490;  1 drivers
L_0x130088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000113fcc0_0 .net/2u *"_ivl_8", 1 0, L_0x130088010;  1 drivers
L_0x1300884d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000113fd50_0 .net/2u *"_ivl_80", 0 0, L_0x1300884d8;  1 drivers
v0x60000113fde0_0 .net "add_ready_in", 0 0, L_0x60000122d5e0;  1 drivers
v0x60000113fe70_0 .net "add_ready_out", 0 0, L_0x60000083d8f0;  1 drivers
v0x60000113ff00_0 .net "add_result", 31 0, L_0x60000083d9d0;  1 drivers
v0x600001138000_0 .net "add_valid_in", 0 0, L_0x60000083cd90;  1 drivers
v0x600001138090_0 .net "add_valid_out", 0 0, L_0x60000083d960;  1 drivers
v0x600001138120_0 .net "clk", 0 0, v0x600001106910_0;  1 drivers
v0x6000011381b0_0 .net "exception", 0 0, L_0x60000122d860;  alias, 1 drivers
v0x600001138240_0 .net "mult_exception", 0 0, v0x60000113e490_0;  1 drivers
v0x6000011382d0_0 .net "mult_overflow", 0 0, v0x60000113e520_0;  1 drivers
v0x600001138360_0 .net "mult_ready_in", 0 0, L_0x60000122d720;  1 drivers
v0x6000011383f0_0 .net "mult_ready_out", 0 0, L_0x60000083dc70;  1 drivers
v0x600001138480_0 .net "mult_result", 31 0, L_0x60000083dd50;  1 drivers
v0x600001138510_0 .net "mult_underflow", 0 0, v0x60000113e5b0_0;  1 drivers
v0x6000011385a0_0 .net "mult_valid_in", 0 0, L_0x60000083caf0;  1 drivers
v0x600001138630_0 .net "mult_valid_out", 0 0, L_0x60000083dce0;  1 drivers
v0x6000011386c0_0 .net "operand_a", 31 0, v0x600001106c70_0;  1 drivers
v0x600001138750_0 .net "operand_b", 31 0, v0x600001106d00_0;  1 drivers
v0x6000011387e0_0 .net "operation", 1 0, v0x600001106d90_0;  1 drivers
v0x600001138870_0 .net "output_select", 1 0, L_0x60000122d540;  1 drivers
v0x600001138900_0 .net "overflow", 0 0, L_0x60000122d9a0;  alias, 1 drivers
v0x600001106eb0_0 .array/port v0x600001106eb0, 0;
v0x600001138990_0 .net "ready_in", 0 0, v0x600001106eb0_0;  1 drivers
v0x600001138a20_0 .net "ready_out", 0 0, L_0x60000122ce60;  alias, 1 drivers
v0x600001138ab0_0 .net "reset", 0 0, v0x600001106fd0_0;  1 drivers
v0x600001138b40_0 .net "result", 31 0, L_0x60000122d7c0;  alias, 1 drivers
v0x600001138bd0_0 .net "sub_operand_b", 31 0, L_0x60000122c500;  1 drivers
v0x600001138c60_0 .net "underflow", 0 0, L_0x60000122da40;  alias, 1 drivers
v0x600001138cf0_0 .net "valid_in", 0 0, v0x600001107450_0;  1 drivers
v0x600001138d80_0 .net "valid_out", 0 0, L_0x60000083df10;  alias, 1 drivers
L_0x60000122d040 .part v0x600001106d00_0, 31, 1;
L_0x60000122d0e0 .part v0x600001106d00_0, 0, 31;
L_0x60000122c500 .concat [ 31 1 0 0], L_0x60000122d0e0, L_0x60000083d880;
L_0x60000122c5a0 .cmp/eq 2, v0x600001106d90_0, L_0x130088010;
L_0x60000122c280 .cmp/eq 2, v0x600001106d90_0, L_0x130088058;
L_0x60000122c320 .cmp/eq 2, v0x600001106d90_0, L_0x1300880a0;
L_0x60000122c3c0 .cmp/eq 2, v0x600001106d90_0, L_0x1300880e8;
L_0x60000122c460 .cmp/eq 2, v0x600001106d90_0, L_0x130088130;
L_0x60000122cfa0 .cmp/eq 2, v0x600001106d90_0, L_0x130088178;
L_0x60000122cf00 .functor MUXZ 1, L_0x60000083d8f0, L_0x60000083dc70, L_0x60000122cfa0, C4<>;
L_0x60000122ce60 .functor MUXZ 1, L_0x60000122cf00, L_0x60000083d8f0, L_0x60000083ca80, C4<>;
L_0x60000122ca00 .cmp/eq 2, v0x600001106d90_0, L_0x130088250;
L_0x60000122c960 .functor MUXZ 32, v0x600001106d00_0, L_0x60000122c500, L_0x60000122ca00, C4<>;
L_0x60000122d540 .functor MUXZ 2, L_0x130088370, L_0x130088328, L_0x60000083d960, C4<>;
L_0x60000122d5e0 .functor MUXZ 1, L_0x1300883b8, v0x600001106eb0_0, L_0x60000083d960, C4<>;
L_0x60000122d680 .reduce/nor L_0x60000083d960;
L_0x60000122d720 .functor MUXZ 1, L_0x130088400, v0x600001106eb0_0, L_0x60000083da40, C4<>;
L_0x60000122d7c0 .functor MUXZ 32, L_0x60000083dd50, L_0x60000083d9d0, L_0x60000083d960, C4<>;
L_0x60000122d860 .functor MUXZ 1, v0x60000113e490_0, L_0x130088448, L_0x60000083d960, C4<>;
L_0x60000122d9a0 .functor MUXZ 1, v0x60000113e520_0, L_0x130088490, L_0x60000083d960, C4<>;
L_0x60000122da40 .functor MUXZ 1, v0x60000113e5b0_0, L_0x1300884d8, L_0x60000083d960, C4<>;
S_0x12965ce10 .scope module, "adder" "FP_Adder_LI_Wrapper" 4 62, 5 2 0, S_0x129664990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_out";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "valid_out";
    .port_info 8 /INPUT 1 "ready_in";
P_0x60000163e280 .param/l "ADDR_WIDTH" 1 5 22, +C4<00000000000000000000000000000011>;
P_0x60000163e2c0 .param/l "FIFO_SIZE" 1 5 21, +C4<0000000000000000000000000000000000000000000000000000000000000110>;
P_0x60000163e300 .param/l "STAGES" 0 5 3, +C4<00000000000000000000000000000011>;
L_0x60000083c460 .functor AND 1, v0x600001123cc0_0, L_0x60000122d5e0, C4<1>, C4<1>;
L_0x60000083c3f0 .functor AND 1, v0x600001123cc0_0, L_0x60000122cdc0, C4<1>, C4<1>;
L_0x60000083c150 .functor AND 1, L_0x60000122cbe0, L_0x60000122cb40, C4<1>, C4<1>;
L_0x60000083c0e0 .functor AND 1, L_0x60000083c150, L_0x60000122caa0, C4<1>, C4<1>;
L_0x60000083d8f0 .functor BUFZ 1, L_0x60000083c0e0, C4<0>, C4<0>, C4<0>;
L_0x60000083d960 .functor BUFZ 1, v0x600001123cc0_0, C4<0>, C4<0>, C4<0>;
L_0x60000083d9d0 .functor BUFZ 32, v0x600001122a30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1300881c0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011230f0_0 .net *"_ivl_11", 59 0, L_0x1300881c0;  1 drivers
L_0x130088208 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x600001123180_0 .net/2u *"_ivl_12", 63 0, L_0x130088208;  1 drivers
v0x600001123210_0 .net *"_ivl_14", 0 0, L_0x60000122cbe0;  1 drivers
v0x6000011232a0_0 .net *"_ivl_17", 0 0, L_0x60000122cb40;  1 drivers
v0x600001123330_0 .net *"_ivl_19", 0 0, L_0x60000083c150;  1 drivers
v0x6000011233c0_0 .net *"_ivl_21", 0 0, L_0x60000122caa0;  1 drivers
v0x600001123450_0 .net *"_ivl_3", 0 0, L_0x60000122cdc0;  1 drivers
v0x6000011234e0_0 .net *"_ivl_8", 63 0, L_0x60000122cc80;  1 drivers
v0x600001123570_0 .net "a", 31 0, v0x600001106c70_0;  alias, 1 drivers
v0x600001123600_0 .net "b", 31 0, L_0x60000122c960;  1 drivers
v0x600001123690_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x600001123720_0 .var "core_a", 31 0;
v0x6000011237b0_0 .var "core_b", 31 0;
v0x600001123840_0 .net "core_result", 31 0, v0x600001122a30_0;  1 drivers
v0x6000011238d0_0 .var "fifo_count", 3 0;
v0x600001123960_0 .var "fifo_head", 2 0;
v0x6000011239f0_0 .var "fifo_tail", 2 0;
v0x600001123a80_0 .var/i "i", 31 0;
v0x600001123b10 .array "input_fifo", 5 0, 63 0;
v0x600001123ba0_0 .net "input_ready", 0 0, L_0x60000083c0e0;  1 drivers
v0x600001123c30_0 .net "output_stalled", 0 0, L_0x60000083c3f0;  1 drivers
v0x600001123cc0_0 .var "output_valid_reg", 0 0;
v0x600001123d50_0 .net "pipeline_advance", 0 0, L_0x60000122cd20;  1 drivers
v0x600001123de0_0 .net "ready_in", 0 0, L_0x60000122d5e0;  alias, 1 drivers
v0x600001123e70_0 .net "ready_out", 0 0, L_0x60000083d8f0;  alias, 1 drivers
v0x600001123f00_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x60000113c000_0 .net "result", 31 0, L_0x60000083d9d0;  alias, 1 drivers
v0x60000113c090_0 .net "transaction_complete", 0 0, L_0x60000083c460;  1 drivers
v0x60000113c120_0 .net "valid_in", 0 0, L_0x60000083cd90;  alias, 1 drivers
v0x60000113c1b0_0 .net "valid_out", 0 0, L_0x60000083d960;  alias, 1 drivers
v0x60000113c240_0 .var "valid_shift", 3 0;
L_0x60000122cdc0 .reduce/nor L_0x60000122d5e0;
L_0x60000122cd20 .reduce/nor L_0x60000083c3f0;
L_0x60000122cc80 .concat [ 4 60 0 0], v0x6000011238d0_0, L_0x1300881c0;
L_0x60000122cbe0 .cmp/gt 64, L_0x130088208, L_0x60000122cc80;
L_0x60000122cb40 .reduce/nor L_0x60000083c3f0;
L_0x60000122caa0 .reduce/nor v0x600001106fd0_0;
S_0x12965e680 .scope module, "core_adder" "FP_Adder_Wrapper" 5 48, 6 2 0, S_0x12965ce10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
P_0x600003613ec0 .param/l "STAGES" 0 6 3, +C4<00000000000000000000000000000011>;
v0x600001122e20_0 .net "a", 31 0, v0x600001123720_0;  1 drivers
v0x600001122eb0_0 .net "b", 31 0, v0x6000011237b0_0;  1 drivers
v0x600001122f40_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x600001122fd0_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x600001123060_0 .net "result", 31 0, v0x600001122a30_0;  alias, 1 drivers
S_0x12965d140 .scope generate, "gen_3stage" "gen_3stage" 6 29, 6 29 0, S_0x12965e680;
 .timescale -9 -12;
S_0x129658040 .scope module, "adder" "FP_Adder_3Stage" 6 30, 7 2 0, S_0x12965d140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
v0x600001122130_0 .net "a", 31 0, v0x600001123720_0;  alias, 1 drivers
v0x6000011221c0_0 .var "add_mantissa_s2", 23 0;
v0x600001122250_0 .net "b", 31 0, v0x6000011237b0_0;  alias, 1 drivers
v0x6000011222e0_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x600001122370_0 .var "e1_s1", 7 0;
v0x600001122400_0 .var "e1_s2", 7 0;
v0x600001122490_0 .var "e2_s1", 7 0;
v0x600001122520_0 .var "e2_s2", 7 0;
v0x6000011225b0_0 .var "large_mantissa_s1", 22 0;
v0x600001122640_0 .var "larger_exp_s1", 7 0;
v0x6000011226d0_0 .var "larger_exp_s2", 7 0;
v0x600001122760_0 .var "m1_s1", 22 0;
v0x6000011227f0_0 .var "m1_s2", 22 0;
v0x600001122880_0 .var "m2_s1", 22 0;
v0x600001122910_0 .var "m2_s2", 22 0;
v0x6000011229a0_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x600001122a30_0 .var "result", 31 0;
v0x600001122ac0_0 .var "result_s3", 31 0;
v0x600001122b50_0 .var "s1_s1", 0 0;
v0x600001122be0_0 .var "s1_s2", 0 0;
v0x600001122c70_0 .var "s2_s1", 0 0;
v0x600001122d00_0 .var "s2_s2", 0 0;
v0x600001122d90_0 .var "small_mantissa_s1", 22 0;
E_0x600003613f40 .event posedge, v0x6000011222e0_0;
S_0x129656b00 .scope function.vec4.s32, "normalize_result" "normalize_result" 7 71, 7 71 0, S_0x129658040;
 .timescale -9 -12;
v0x6000011218c0_0 .var "add_mant", 23 0;
v0x600001121950_0 .var "e1", 7 0;
v0x6000011219e0_0 .var "e2", 7 0;
v0x600001121a70_0 .var/i "exp_adjust", 31 0;
v0x600001121b00_0 .var "final_exp", 7 0;
v0x600001121b90_0 .var "final_mantissa", 22 0;
v0x600001121c20_0 .var "final_sign", 0 0;
v0x600001121cb0_0 .var "larger_exp", 7 0;
v0x600001121d40_0 .var "m1", 22 0;
v0x600001121dd0_0 .var "m2", 22 0;
v0x600001121e60_0 .var "norm_mantissa", 23 0;
; Variable normalize_result is vec4 return value of scope S_0x129656b00
v0x600001121f80_0 .var "s1", 0 0;
v0x600001122010_0 .var "s2", 0 0;
v0x6000011220a0_0 .var "shift_amt", 4 0;
TD_test_dynamic_alu_fixed.alu0.adder.core_adder.gen_3stage.adder.normalize_result ;
    %load/vec4 v0x6000011218c0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x6000011218c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x600001121e60_0, 0, 24;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001121a70_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000011218c0_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x6000011218c0_0;
    %store/vec4 v0x600001121e60_0, 0, 24;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001121a70_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000011220a0_0, 0, 5;
    %load/vec4 v0x6000011218c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
T_0.6 ;
    %load/vec4 v0x6000011218c0_0;
    %pushi/vec4 22, 0, 32;
    %load/vec4 v0x6000011220a0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v0x6000011220a0_0;
    %pad/u 32;
    %cmpi/u 23, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz T_0.7, 8;
    %load/vec4 v0x6000011220a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x6000011220a0_0, 0, 5;
    %jmp T_0.6;
T_0.7 ;
    %load/vec4 v0x6000011218c0_0;
    %ix/getv 4, v0x6000011220a0_0;
    %shiftl 4;
    %store/vec4 v0x600001121e60_0, 0, 24;
    %load/vec4 v0x6000011220a0_0;
    %pad/u 32;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x600001121a70_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x600001121e60_0, 0, 24;
    %load/vec4 v0x600001121cb0_0;
    %pad/u 32;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x600001121a70_0, 0, 32;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v0x600001121cb0_0;
    %pad/u 32;
    %load/vec4 v0x600001121a70_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x600001121b00_0, 0, 8;
    %load/vec4 v0x600001121e60_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x600001121b90_0, 0, 23;
    %load/vec4 v0x600001121f80_0;
    %load/vec4 v0x600001122010_0;
    %cmp/e;
    %jmp/0xz  T_0.9, 4;
    %load/vec4 v0x600001121f80_0;
    %store/vec4 v0x600001121c20_0, 0, 1;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x6000011219e0_0;
    %load/vec4 v0x600001121950_0;
    %cmp/u;
    %jmp/0xz  T_0.11, 5;
    %load/vec4 v0x600001121f80_0;
    %store/vec4 v0x600001121c20_0, 0, 1;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x600001121950_0;
    %load/vec4 v0x6000011219e0_0;
    %cmp/u;
    %jmp/0xz  T_0.13, 5;
    %load/vec4 v0x600001122010_0;
    %store/vec4 v0x600001121c20_0, 0, 1;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x600001121dd0_0;
    %load/vec4 v0x600001121d40_0;
    %cmp/u;
    %jmp/0xz  T_0.15, 5;
    %load/vec4 v0x600001121f80_0;
    %store/vec4 v0x600001121c20_0, 0, 1;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v0x600001122010_0;
    %store/vec4 v0x600001121c20_0, 0, 1;
T_0.16 ;
T_0.14 ;
T_0.12 ;
T_0.10 ;
    %load/vec4 v0x600001121c20_0;
    %load/vec4 v0x600001121b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001121b90_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to normalize_result (store_vec4_to_lval)
    %end;
S_0x129658370 .scope module, "multiplier" "FP_Mult_LI_Wrapper" 4 75, 8 2 0, S_0x129664990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_out";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "exception";
    .port_info 8 /OUTPUT 1 "overflow";
    .port_info 9 /OUTPUT 1 "underflow";
    .port_info 10 /OUTPUT 1 "valid_out";
    .port_info 11 /INPUT 1 "ready_in";
P_0x60000163e640 .param/l "ADDR_WIDTH" 1 8 25, +C4<00000000000000000000000000000010>;
P_0x60000163e680 .param/l "FIFO_SIZE" 1 8 24, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x60000163e6c0 .param/l "STAGES" 0 8 3, +C4<00000000000000000000000000000001>;
L_0x60000083dab0 .functor AND 1, v0x60000113e6d0_0, L_0x60000122d720, C4<1>, C4<1>;
L_0x60000083db20 .functor AND 1, v0x60000113e6d0_0, L_0x60000122c8c0, C4<1>, C4<1>;
L_0x60000083db90 .functor AND 1, L_0x60000122c6e0, L_0x60000122d180, C4<1>, C4<1>;
L_0x60000083dc00 .functor AND 1, L_0x60000083db90, L_0x60000122d4a0, C4<1>, C4<1>;
L_0x60000083dc70 .functor BUFZ 1, L_0x60000083dc00, C4<0>, C4<0>, C4<0>;
L_0x60000083dce0 .functor BUFZ 1, v0x60000113e6d0_0, C4<0>, C4<0>, C4<0>;
L_0x60000083dd50 .functor BUFZ 32, v0x60000113d170_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130088298 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000113d710_0 .net *"_ivl_11", 60 0, L_0x130088298;  1 drivers
L_0x1300882e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x60000113d7a0_0 .net/2u *"_ivl_12", 63 0, L_0x1300882e0;  1 drivers
v0x60000113d830_0 .net *"_ivl_14", 0 0, L_0x60000122c6e0;  1 drivers
v0x60000113d8c0_0 .net *"_ivl_17", 0 0, L_0x60000122d180;  1 drivers
v0x60000113d950_0 .net *"_ivl_19", 0 0, L_0x60000083db90;  1 drivers
v0x60000113d9e0_0 .net *"_ivl_21", 0 0, L_0x60000122d4a0;  1 drivers
v0x60000113da70_0 .net *"_ivl_3", 0 0, L_0x60000122c8c0;  1 drivers
v0x60000113db00_0 .net *"_ivl_8", 63 0, L_0x60000122c780;  1 drivers
v0x60000113db90_0 .net "a", 31 0, v0x600001106c70_0;  alias, 1 drivers
v0x60000113dc20_0 .net "b", 31 0, v0x600001106d00_0;  alias, 1 drivers
v0x60000113dcb0_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x60000113dd40_0 .var "core_a", 31 0;
v0x60000113ddd0_0 .var "core_b", 31 0;
v0x60000113de60_0 .net "core_exception", 0 0, v0x60000113cfc0_0;  1 drivers
v0x60000113def0_0 .net "core_overflow", 0 0, v0x60000113d050_0;  1 drivers
v0x60000113df80_0 .net "core_result", 31 0, v0x60000113d170_0;  1 drivers
v0x60000113e010_0 .net "core_underflow", 0 0, v0x60000113d200_0;  1 drivers
v0x60000113e0a0_0 .net "exception", 0 0, v0x60000113e490_0;  alias, 1 drivers
v0x60000113e130_0 .var "fifo_count", 2 0;
v0x60000113e1c0_0 .var "fifo_head", 1 0;
v0x60000113e250_0 .var "fifo_tail", 1 0;
v0x60000113e2e0_0 .var/i "i", 31 0;
v0x60000113e370 .array "input_fifo", 3 0, 63 0;
v0x60000113e400_0 .net "input_ready", 0 0, L_0x60000083dc00;  1 drivers
v0x60000113e490_0 .var "out_exception", 0 0;
v0x60000113e520_0 .var "out_overflow", 0 0;
v0x60000113e5b0_0 .var "out_underflow", 0 0;
v0x60000113e640_0 .net "output_stalled", 0 0, L_0x60000083db20;  1 drivers
v0x60000113e6d0_0 .var "output_valid_reg", 0 0;
v0x60000113e760_0 .net "overflow", 0 0, v0x60000113e520_0;  alias, 1 drivers
v0x60000113e7f0_0 .net "pipeline_advance", 0 0, L_0x60000122c820;  1 drivers
v0x60000113e880_0 .net "ready_in", 0 0, L_0x60000122d720;  alias, 1 drivers
v0x60000113e910_0 .net "ready_out", 0 0, L_0x60000083dc70;  alias, 1 drivers
v0x60000113e9a0_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x60000113ea30_0 .net "result", 31 0, L_0x60000083dd50;  alias, 1 drivers
v0x60000113eac0_0 .net "transaction_complete", 0 0, L_0x60000083dab0;  1 drivers
v0x60000113eb50_0 .net "underflow", 0 0, v0x60000113e5b0_0;  alias, 1 drivers
v0x60000113ebe0_0 .net "valid_in", 0 0, L_0x60000083caf0;  alias, 1 drivers
v0x60000113ec70_0 .net "valid_out", 0 0, L_0x60000083dce0;  alias, 1 drivers
v0x60000113ed00_0 .var "valid_shift", 1 0;
L_0x60000122c8c0 .reduce/nor L_0x60000122d720;
L_0x60000122c820 .reduce/nor L_0x60000083db20;
L_0x60000122c780 .concat [ 3 61 0 0], v0x60000113e130_0, L_0x130088298;
L_0x60000122c6e0 .cmp/gt 64, L_0x1300882e0, L_0x60000122c780;
L_0x60000122d180 .reduce/nor L_0x60000083db20;
L_0x60000122d4a0 .reduce/nor v0x600001106fd0_0;
S_0x129656e30 .scope module, "core_multiplier" "FP_Mult_Wrapper" 8 58, 9 2 0, S_0x129658370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "exception";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "underflow";
P_0x60000366c0c0 .param/l "STAGES" 0 9 3, +C4<00000000000000000000000000000001>;
v0x60000113d290_0 .net "a", 31 0, v0x60000113dd40_0;  1 drivers
v0x60000113d320_0 .net "b", 31 0, v0x60000113ddd0_0;  1 drivers
v0x60000113d3b0_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x60000113d440_0 .net "exception", 0 0, v0x60000113cfc0_0;  alias, 1 drivers
v0x60000113d4d0_0 .net "overflow", 0 0, v0x60000113d050_0;  alias, 1 drivers
v0x60000113d560_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x60000113d5f0_0 .net "result", 31 0, v0x60000113d170_0;  alias, 1 drivers
v0x60000113d680_0 .net "underflow", 0 0, v0x60000113d200_0;  alias, 1 drivers
S_0x129651d30 .scope generate, "gen_1stage" "gen_1stage" 9 16, 9 16 0, S_0x129656e30;
 .timescale -9 -12;
S_0x1296507f0 .scope module, "multiplier" "FP_Mult_1Stage" 9 17, 10 2 0, S_0x129651d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "exception";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "underflow";
v0x60000113ccf0_0 .net "a", 31 0, v0x60000113dd40_0;  alias, 1 drivers
v0x60000113cd80_0 .var "a_reg", 31 0;
v0x60000113ce10_0 .net "b", 31 0, v0x60000113ddd0_0;  alias, 1 drivers
v0x60000113cea0_0 .var "b_reg", 31 0;
v0x60000113cf30_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x60000113cfc0_0 .var "exception", 0 0;
v0x60000113d050_0 .var "overflow", 0 0;
v0x60000113d0e0_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x60000113d170_0 .var "result", 31 0;
v0x60000113d200_0 .var "underflow", 0 0;
S_0x129652060 .scope function.vec4.s35, "compute_mult" "compute_mult" 10 32, 10 32 0, S_0x1296507f0;
 .timescale -9 -12;
; Variable compute_mult is vec4 return value of scope S_0x129652060
v0x60000113c360_0 .var "exc", 0 0;
v0x60000113c3f0_0 .var "exp_norm", 8 0;
v0x60000113c480_0 .var "exponent", 8 0;
v0x60000113c510_0 .var "normalised", 0 0;
v0x60000113c5a0_0 .var "num_a", 31 0;
v0x60000113c630_0 .var "num_b", 31 0;
v0x60000113c6c0_0 .var "op_a", 23 0;
v0x60000113c750_0 .var "op_b", 23 0;
v0x60000113c7e0_0 .var "ovf", 0 0;
v0x60000113c870_0 .var "product", 47 0;
v0x60000113c900_0 .var "product_mantissa", 22 0;
v0x60000113c990_0 .var "product_normalised", 47 0;
v0x60000113ca20_0 .var "res", 31 0;
v0x60000113cab0_0 .var "round", 0 0;
v0x60000113cb40_0 .var "sign", 0 0;
v0x60000113cbd0_0 .var "sum_exponent", 8 0;
v0x60000113cc60_0 .var "unf", 0 0;
TD_test_dynamic_alu_fixed.alu0.multiplier.core_multiplier.gen_1stage.multiplier.compute_mult ;
    %load/vec4 v0x60000113c5a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x60000113c630_0;
    %parti/s 1, 31, 6;
    %xor;
    %store/vec4 v0x60000113cb40_0, 0, 1;
    %load/vec4 v0x60000113c5a0_0;
    %parti/s 8, 23, 6;
    %and/r;
    %load/vec4 v0x60000113c630_0;
    %parti/s 8, 23, 6;
    %and/r;
    %or;
    %store/vec4 v0x60000113c360_0, 0, 1;
    %load/vec4 v0x60000113c5a0_0;
    %parti/s 8, 23, 6;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_1.17, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x60000113c5a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_1.18, 8;
T_1.17 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x60000113c5a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_1.18, 8;
 ; End of false expr.
    %blend;
T_1.18;
    %store/vec4 v0x60000113c6c0_0, 0, 24;
    %load/vec4 v0x60000113c630_0;
    %parti/s 8, 23, 6;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x60000113c630_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x60000113c630_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %store/vec4 v0x60000113c750_0, 0, 24;
    %load/vec4 v0x60000113c6c0_0;
    %pad/u 48;
    %load/vec4 v0x60000113c750_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0x60000113c870_0, 0, 48;
    %load/vec4 v0x60000113c870_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0 T_1.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.22, 8;
T_1.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.22, 8;
 ; End of false expr.
    %blend;
T_1.22;
    %store/vec4 v0x60000113c510_0, 0, 1;
    %load/vec4 v0x60000113c510_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.23, 8;
    %load/vec4 v0x60000113c870_0;
    %jmp/1 T_1.24, 8;
T_1.23 ; End of true expr.
    %load/vec4 v0x60000113c870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/0 T_1.24, 8;
 ; End of false expr.
    %blend;
T_1.24;
    %store/vec4 v0x60000113c990_0, 0, 48;
    %load/vec4 v0x60000113c990_0;
    %parti/s 23, 0, 2;
    %or/r;
    %store/vec4 v0x60000113cab0_0, 0, 1;
    %load/vec4 v0x60000113c990_0;
    %parti/s 23, 24, 6;
    %load/vec4 v0x60000113c990_0;
    %parti/s 1, 23, 6;
    %pad/u 23;
    %load/vec4 v0x60000113cab0_0;
    %pad/u 23;
    %and;
    %add;
    %store/vec4 v0x60000113c900_0, 0, 23;
    %load/vec4 v0x60000113c5a0_0;
    %parti/s 8, 23, 6;
    %pad/u 9;
    %load/vec4 v0x60000113c630_0;
    %parti/s 8, 23, 6;
    %pad/u 9;
    %add;
    %store/vec4 v0x60000113cbd0_0, 0, 9;
    %load/vec4 v0x60000113cbd0_0;
    %subi 127, 0, 9;
    %store/vec4 v0x60000113c3f0_0, 0, 9;
    %load/vec4 v0x60000113c3f0_0;
    %load/vec4 v0x60000113c510_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x60000113c480_0, 0, 9;
    %load/vec4 v0x60000113c480_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x60000113c360_0;
    %nor/r;
    %and;
    %load/vec4 v0x60000113c480_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %store/vec4 v0x60000113c7e0_0, 0, 1;
    %load/vec4 v0x60000113c480_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x60000113c360_0;
    %nor/r;
    %and;
    %load/vec4 v0x60000113c480_0;
    %parti/s 1, 7, 4;
    %and;
    %store/vec4 v0x60000113cc60_0, 0, 1;
    %load/vec4 v0x60000113c360_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.25, 8;
    %load/vec4 v0x60000113cb40_0;
    %concati/vec4 0, 0, 31;
    %jmp/1 T_1.26, 8;
T_1.25 ; End of true expr.
    %load/vec4 v0x60000113c7e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.27, 9;
    %load/vec4 v0x60000113cb40_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_1.28, 9;
T_1.27 ; End of true expr.
    %load/vec4 v0x60000113cc60_0;
    %flag_set/vec4 10;
    %jmp/0 T_1.29, 10;
    %load/vec4 v0x60000113cb40_0;
    %concati/vec4 0, 0, 31;
    %jmp/1 T_1.30, 10;
T_1.29 ; End of true expr.
    %load/vec4 v0x60000113cb40_0;
    %load/vec4 v0x60000113c480_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000113c900_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_1.30, 10;
 ; End of false expr.
    %blend;
T_1.30;
    %jmp/0 T_1.28, 9;
 ; End of false expr.
    %blend;
T_1.28;
    %jmp/0 T_1.26, 8;
 ; End of false expr.
    %blend;
T_1.26;
    %store/vec4 v0x60000113ca20_0, 0, 32;
    %load/vec4 v0x60000113ca20_0;
    %load/vec4 v0x60000113c360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000113c7e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000113cc60_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 35;  Assign to compute_mult (store_vec4_to_lval)
    %end;
S_0x12961a8c0 .scope module, "alu1" "Dynamic_ALU" 3 54, 4 2 0, S_0x129663120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "operand_a";
    .port_info 3 /INPUT 32 "operand_b";
    .port_info 4 /INPUT 2 "operation";
    .port_info 5 /INPUT 1 "valid_in";
    .port_info 6 /OUTPUT 1 "ready_out";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /OUTPUT 1 "exception";
    .port_info 9 /OUTPUT 1 "overflow";
    .port_info 10 /OUTPUT 1 "underflow";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /INPUT 1 "ready_in";
P_0x12961aa30 .param/l "ADDER_STAGES" 0 4 3, +C4<00000000000000000000000000000001>;
P_0x12961aa70 .param/l "MULT_STAGES" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x12961aab0 .param/l "OP_ADD" 1 4 26, C4<00>;
P_0x12961aaf0 .param/l "OP_MUL" 1 4 28, C4<10>;
P_0x12961ab30 .param/l "OP_SUB" 1 4 27, C4<01>;
L_0x60000083df80 .functor NOT 1, L_0x60000122d900, C4<0>, C4<0>, C4<0>;
L_0x60000083dff0 .functor OR 1, L_0x60000122dc20, L_0x60000122dcc0, C4<0>, C4<0>;
L_0x60000083e060 .functor AND 1, v0x600001107450_0, L_0x60000083dff0, C4<1>, C4<1>;
L_0x60000083e0d0 .functor AND 1, v0x600001107450_0, L_0x60000122dd60, C4<1>, C4<1>;
L_0x60000083e140 .functor OR 1, L_0x60000122de00, L_0x60000122dea0, C4<0>, C4<0>;
L_0x60000083e4c0 .functor AND 1, L_0x60000122eb20, L_0x60000083e760, C4<1>, C4<1>;
L_0x60000083e990 .functor OR 1, L_0x60000083e3e0, L_0x60000083e760, C4<0>, C4<0>;
v0x600001135c20_0 .net *"_ivl_1", 0 0, L_0x60000122d900;  1 drivers
v0x600001135cb0_0 .net *"_ivl_10", 0 0, L_0x60000122dc20;  1 drivers
L_0x130088568 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x600001135d40_0 .net/2u *"_ivl_12", 1 0, L_0x130088568;  1 drivers
v0x600001135dd0_0 .net *"_ivl_14", 0 0, L_0x60000122dcc0;  1 drivers
v0x600001135e60_0 .net *"_ivl_17", 0 0, L_0x60000083dff0;  1 drivers
v0x600001135ef0_0 .net *"_ivl_2", 0 0, L_0x60000083df80;  1 drivers
L_0x1300885b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x600001135f80_0 .net/2u *"_ivl_20", 1 0, L_0x1300885b0;  1 drivers
v0x600001136010_0 .net *"_ivl_22", 0 0, L_0x60000122dd60;  1 drivers
L_0x1300885f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000011360a0_0 .net/2u *"_ivl_26", 1 0, L_0x1300885f8;  1 drivers
v0x600001136130_0 .net *"_ivl_28", 0 0, L_0x60000122de00;  1 drivers
L_0x130088640 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000011361c0_0 .net/2u *"_ivl_30", 1 0, L_0x130088640;  1 drivers
v0x600001136250_0 .net *"_ivl_32", 0 0, L_0x60000122dea0;  1 drivers
v0x6000011362e0_0 .net *"_ivl_35", 0 0, L_0x60000083e140;  1 drivers
L_0x130088688 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x600001136370_0 .net/2u *"_ivl_36", 1 0, L_0x130088688;  1 drivers
v0x600001136400_0 .net *"_ivl_38", 0 0, L_0x60000122df40;  1 drivers
v0x600001136490_0 .net *"_ivl_40", 0 0, L_0x60000122dfe0;  1 drivers
L_0x130088760 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x600001136520_0 .net/2u *"_ivl_44", 1 0, L_0x130088760;  1 drivers
v0x6000011365b0_0 .net *"_ivl_46", 0 0, L_0x60000122e4e0;  1 drivers
v0x600001136640_0 .net *"_ivl_5", 30 0, L_0x60000122dae0;  1 drivers
L_0x130088838 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000011366d0_0 .net/2u *"_ivl_50", 1 0, L_0x130088838;  1 drivers
L_0x130088880 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x600001136760_0 .net/2u *"_ivl_52", 1 0, L_0x130088880;  1 drivers
L_0x1300888c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000011367f0_0 .net/2u *"_ivl_56", 0 0, L_0x1300888c8;  1 drivers
v0x600001136880_0 .net *"_ivl_61", 0 0, L_0x60000122eb20;  1 drivers
v0x600001136910_0 .net *"_ivl_63", 0 0, L_0x60000083e4c0;  1 drivers
L_0x130088910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000011369a0_0 .net/2u *"_ivl_64", 0 0, L_0x130088910;  1 drivers
L_0x130088958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001136a30_0 .net/2u *"_ivl_72", 0 0, L_0x130088958;  1 drivers
L_0x1300889a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001136ac0_0 .net/2u *"_ivl_76", 0 0, L_0x1300889a0;  1 drivers
L_0x130088520 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001136b50_0 .net/2u *"_ivl_8", 1 0, L_0x130088520;  1 drivers
L_0x1300889e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001136be0_0 .net/2u *"_ivl_80", 0 0, L_0x1300889e8;  1 drivers
v0x600001136c70_0 .net "add_ready_in", 0 0, L_0x60000122ea80;  1 drivers
v0x600001136d00_0 .net "add_ready_out", 0 0, L_0x60000083e370;  1 drivers
v0x600001136d90_0 .net "add_result", 31 0, L_0x60000083e450;  1 drivers
v0x600001136e20_0 .net "add_valid_in", 0 0, L_0x60000083e060;  1 drivers
v0x600001136eb0_0 .net "add_valid_out", 0 0, L_0x60000083e3e0;  1 drivers
v0x600001136f40_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x600001136fd0_0 .net "exception", 0 0, L_0x60000122ed00;  alias, 1 drivers
v0x600001137060_0 .net "mult_exception", 0 0, v0x600001135320_0;  1 drivers
v0x6000011370f0_0 .net "mult_overflow", 0 0, v0x6000011353b0_0;  1 drivers
v0x600001137180_0 .net "mult_ready_in", 0 0, L_0x60000122ebc0;  1 drivers
v0x600001137210_0 .net "mult_ready_out", 0 0, L_0x60000083e6f0;  1 drivers
v0x6000011372a0_0 .net "mult_result", 31 0, L_0x60000083e7d0;  1 drivers
v0x600001137330_0 .net "mult_underflow", 0 0, v0x600001135440_0;  1 drivers
v0x6000011373c0_0 .net "mult_valid_in", 0 0, L_0x60000083e0d0;  1 drivers
v0x600001137450_0 .net "mult_valid_out", 0 0, L_0x60000083e760;  1 drivers
v0x6000011374e0_0 .net "operand_a", 31 0, v0x600001106c70_0;  alias, 1 drivers
v0x600001137570_0 .net "operand_b", 31 0, v0x600001106d00_0;  alias, 1 drivers
v0x600001137600_0 .net "operation", 1 0, v0x600001106d90_0;  alias, 1 drivers
v0x600001137690_0 .net "output_select", 1 0, L_0x60000122e9e0;  1 drivers
v0x600001137720_0 .net "overflow", 0 0, L_0x60000122ee40;  alias, 1 drivers
v0x600001106eb0_1 .array/port v0x600001106eb0, 1;
v0x6000011377b0_0 .net "ready_in", 0 0, v0x600001106eb0_1;  1 drivers
v0x600001137840_0 .net "ready_out", 0 0, L_0x60000122e080;  alias, 1 drivers
v0x6000011378d0_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x600001137960_0 .net "result", 31 0, L_0x60000122ec60;  alias, 1 drivers
v0x6000011379f0_0 .net "sub_operand_b", 31 0, L_0x60000122db80;  1 drivers
v0x600001137a80_0 .net "underflow", 0 0, L_0x60000122eee0;  alias, 1 drivers
v0x600001137b10_0 .net "valid_in", 0 0, v0x600001107450_0;  alias, 1 drivers
v0x600001137ba0_0 .net "valid_out", 0 0, L_0x60000083e990;  alias, 1 drivers
L_0x60000122d900 .part v0x600001106d00_0, 31, 1;
L_0x60000122dae0 .part v0x600001106d00_0, 0, 31;
L_0x60000122db80 .concat [ 31 1 0 0], L_0x60000122dae0, L_0x60000083df80;
L_0x60000122dc20 .cmp/eq 2, v0x600001106d90_0, L_0x130088520;
L_0x60000122dcc0 .cmp/eq 2, v0x600001106d90_0, L_0x130088568;
L_0x60000122dd60 .cmp/eq 2, v0x600001106d90_0, L_0x1300885b0;
L_0x60000122de00 .cmp/eq 2, v0x600001106d90_0, L_0x1300885f8;
L_0x60000122dea0 .cmp/eq 2, v0x600001106d90_0, L_0x130088640;
L_0x60000122df40 .cmp/eq 2, v0x600001106d90_0, L_0x130088688;
L_0x60000122dfe0 .functor MUXZ 1, L_0x60000083e370, L_0x60000083e6f0, L_0x60000122df40, C4<>;
L_0x60000122e080 .functor MUXZ 1, L_0x60000122dfe0, L_0x60000083e370, L_0x60000083e140, C4<>;
L_0x60000122e4e0 .cmp/eq 2, v0x600001106d90_0, L_0x130088760;
L_0x60000122e580 .functor MUXZ 32, v0x600001106d00_0, L_0x60000122db80, L_0x60000122e4e0, C4<>;
L_0x60000122e9e0 .functor MUXZ 2, L_0x130088880, L_0x130088838, L_0x60000083e3e0, C4<>;
L_0x60000122ea80 .functor MUXZ 1, L_0x1300888c8, v0x600001106eb0_1, L_0x60000083e3e0, C4<>;
L_0x60000122eb20 .reduce/nor L_0x60000083e3e0;
L_0x60000122ebc0 .functor MUXZ 1, L_0x130088910, v0x600001106eb0_1, L_0x60000083e4c0, C4<>;
L_0x60000122ec60 .functor MUXZ 32, L_0x60000083e7d0, L_0x60000083e450, L_0x60000083e3e0, C4<>;
L_0x60000122ed00 .functor MUXZ 1, v0x600001135320_0, L_0x130088958, L_0x60000083e3e0, C4<>;
L_0x60000122ee40 .functor MUXZ 1, v0x6000011353b0_0, L_0x1300889a0, L_0x60000083e3e0, C4<>;
L_0x60000122eee0 .functor MUXZ 1, v0x600001135440_0, L_0x1300889e8, L_0x60000083e3e0, C4<>;
S_0x1296153e0 .scope module, "adder" "FP_Adder_LI_Wrapper" 4 62, 5 2 0, S_0x12961a8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_out";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "valid_out";
    .port_info 8 /INPUT 1 "ready_in";
P_0x60000163e880 .param/l "ADDR_WIDTH" 1 5 22, +C4<00000000000000000000000000000010>;
P_0x60000163e8c0 .param/l "FIFO_SIZE" 1 5 21, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x60000163e900 .param/l "STAGES" 0 5 3, +C4<00000000000000000000000000000001>;
L_0x60000083e1b0 .functor AND 1, v0x60000113ab50_0, L_0x60000122ea80, C4<1>, C4<1>;
L_0x60000083e220 .functor AND 1, v0x60000113ab50_0, L_0x60000122e120, C4<1>, C4<1>;
L_0x60000083e290 .functor AND 1, L_0x60000122e300, L_0x60000122e3a0, C4<1>, C4<1>;
L_0x60000083e300 .functor AND 1, L_0x60000083e290, L_0x60000122e440, C4<1>, C4<1>;
L_0x60000083e370 .functor BUFZ 1, L_0x60000083e300, C4<0>, C4<0>, C4<0>;
L_0x60000083e3e0 .functor BUFZ 1, v0x60000113ab50_0, C4<0>, C4<0>, C4<0>;
L_0x60000083e450 .functor BUFZ 32, v0x600001139c20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1300886d0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001139f80_0 .net *"_ivl_11", 60 0, L_0x1300886d0;  1 drivers
L_0x130088718 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x60000113a010_0 .net/2u *"_ivl_12", 63 0, L_0x130088718;  1 drivers
v0x60000113a0a0_0 .net *"_ivl_14", 0 0, L_0x60000122e300;  1 drivers
v0x60000113a130_0 .net *"_ivl_17", 0 0, L_0x60000122e3a0;  1 drivers
v0x60000113a1c0_0 .net *"_ivl_19", 0 0, L_0x60000083e290;  1 drivers
v0x60000113a250_0 .net *"_ivl_21", 0 0, L_0x60000122e440;  1 drivers
v0x60000113a2e0_0 .net *"_ivl_3", 0 0, L_0x60000122e120;  1 drivers
v0x60000113a370_0 .net *"_ivl_8", 63 0, L_0x60000122e260;  1 drivers
v0x60000113a400_0 .net "a", 31 0, v0x600001106c70_0;  alias, 1 drivers
v0x60000113a490_0 .net "b", 31 0, L_0x60000122e580;  1 drivers
v0x60000113a520_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x60000113a5b0_0 .var "core_a", 31 0;
v0x60000113a640_0 .var "core_b", 31 0;
v0x60000113a6d0_0 .net "core_result", 31 0, v0x600001139c20_0;  1 drivers
v0x60000113a760_0 .var "fifo_count", 2 0;
v0x60000113a7f0_0 .var "fifo_head", 1 0;
v0x60000113a880_0 .var "fifo_tail", 1 0;
v0x60000113a910_0 .var/i "i", 31 0;
v0x60000113a9a0 .array "input_fifo", 3 0, 63 0;
v0x60000113aa30_0 .net "input_ready", 0 0, L_0x60000083e300;  1 drivers
v0x60000113aac0_0 .net "output_stalled", 0 0, L_0x60000083e220;  1 drivers
v0x60000113ab50_0 .var "output_valid_reg", 0 0;
v0x60000113abe0_0 .net "pipeline_advance", 0 0, L_0x60000122e1c0;  1 drivers
v0x60000113ac70_0 .net "ready_in", 0 0, L_0x60000122ea80;  alias, 1 drivers
v0x60000113ad00_0 .net "ready_out", 0 0, L_0x60000083e370;  alias, 1 drivers
v0x60000113ad90_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x60000113ae20_0 .net "result", 31 0, L_0x60000083e450;  alias, 1 drivers
v0x60000113aeb0_0 .net "transaction_complete", 0 0, L_0x60000083e1b0;  1 drivers
v0x60000113af40_0 .net "valid_in", 0 0, L_0x60000083e060;  alias, 1 drivers
v0x60000113afd0_0 .net "valid_out", 0 0, L_0x60000083e3e0;  alias, 1 drivers
v0x60000113b060_0 .var "valid_shift", 1 0;
L_0x60000122e120 .reduce/nor L_0x60000122ea80;
L_0x60000122e1c0 .reduce/nor L_0x60000083e220;
L_0x60000122e260 .concat [ 3 61 0 0], v0x60000113a760_0, L_0x1300886d0;
L_0x60000122e300 .cmp/gt 64, L_0x130088718, L_0x60000122e260;
L_0x60000122e3a0 .reduce/nor L_0x60000083e220;
L_0x60000122e440 .reduce/nor v0x600001106fd0_0;
S_0x129614210 .scope module, "core_adder" "FP_Adder_Wrapper" 5 48, 6 2 0, S_0x1296153e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
P_0x60000366c600 .param/l "STAGES" 0 6 3, +C4<00000000000000000000000000000001>;
v0x600001139cb0_0 .net "a", 31 0, v0x60000113a5b0_0;  1 drivers
v0x600001139d40_0 .net "b", 31 0, v0x60000113a640_0;  1 drivers
v0x600001139dd0_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x600001139e60_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x600001139ef0_0 .net "result", 31 0, v0x600001139c20_0;  alias, 1 drivers
S_0x129614380 .scope generate, "gen_1stage" "gen_1stage" 6 13, 6 13 0, S_0x129614210;
 .timescale -9 -12;
S_0x129613560 .scope module, "adder" "FP_Adder_1Stage" 6 14, 11 2 0, S_0x129614380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
v0x6000011398c0_0 .net "a", 31 0, v0x60000113a5b0_0;  alias, 1 drivers
v0x600001139950_0 .var "a_reg", 31 0;
v0x6000011399e0_0 .net "b", 31 0, v0x60000113a640_0;  alias, 1 drivers
v0x600001139a70_0 .var "b_reg", 31 0;
v0x600001139b00_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x600001139b90_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x600001139c20_0 .var "result", 31 0;
S_0x1296136d0 .scope function.vec4.s32, "compute_sum" "compute_sum" 11 26, 11 26 0, S_0x129613560;
 .timescale -9 -12;
v0x600001138e10_0 .var "add_mantissa", 23 0;
; Variable compute_sum is vec4 return value of scope S_0x1296136d0
v0x600001138f30_0 .var "e1", 7 0;
v0x600001138fc0_0 .var "e2", 7 0;
v0x600001139050_0 .var/s "exp_adjust", 8 0;
v0x6000011390e0_0 .var "final_exp", 7 0;
v0x600001139170_0 .var "final_mantissa", 22 0;
v0x600001139200_0 .var "final_sign", 0 0;
v0x600001139290_0 .var "large_mantissa", 22 0;
v0x600001139320_0 .var "larger_exp", 7 0;
v0x6000011393b0_0 .var "m1", 22 0;
v0x600001139440_0 .var "m2", 22 0;
v0x6000011394d0_0 .var "norm_mantissa", 23 0;
v0x600001139560_0 .var "num1", 31 0;
v0x6000011395f0_0 .var "num2", 31 0;
v0x600001139680_0 .var "s1", 0 0;
v0x600001139710_0 .var "s2", 0 0;
v0x6000011397a0_0 .var "shift_amt", 4 0;
v0x600001139830_0 .var "small_mantissa", 22 0;
TD_test_dynamic_alu_fixed.alu1.adder.core_adder.gen_1stage.adder.compute_sum ;
    %load/vec4 v0x600001139560_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x600001139680_0, 0, 1;
    %load/vec4 v0x6000011395f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x600001139710_0, 0, 1;
    %load/vec4 v0x600001139560_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x600001138f30_0, 0, 8;
    %load/vec4 v0x6000011395f0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x600001138fc0_0, 0, 8;
    %load/vec4 v0x600001139560_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x6000011393b0_0, 0, 23;
    %load/vec4 v0x6000011395f0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x600001139440_0, 0, 23;
    %load/vec4 v0x600001138fc0_0;
    %load/vec4 v0x600001138f30_0;
    %cmp/u;
    %jmp/0xz  T_2.31, 5;
    %load/vec4 v0x600001138f30_0;
    %store/vec4 v0x600001139320_0, 0, 8;
    %load/vec4 v0x600001138f30_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.33, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000011393b0_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_2.34, 8;
T_2.33 ; End of true expr.
    %load/vec4 v0x6000011393b0_0;
    %jmp/0 T_2.34, 8;
 ; End of false expr.
    %blend;
T_2.34;
    %store/vec4 v0x600001139290_0, 0, 23;
    %load/vec4 v0x600001138fc0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.35, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001139440_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_2.36, 8;
T_2.35 ; End of true expr.
    %load/vec4 v0x600001139440_0;
    %jmp/0 T_2.36, 8;
 ; End of false expr.
    %blend;
T_2.36;
    %store/vec4 v0x600001139830_0, 0, 23;
    %load/vec4 v0x600001139830_0;
    %load/vec4 v0x600001138f30_0;
    %load/vec4 v0x600001138fc0_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x600001139830_0, 0, 23;
    %jmp T_2.32;
T_2.31 ;
    %load/vec4 v0x600001138fc0_0;
    %store/vec4 v0x600001139320_0, 0, 8;
    %load/vec4 v0x600001138fc0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.37, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001139440_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_2.38, 8;
T_2.37 ; End of true expr.
    %load/vec4 v0x600001139440_0;
    %jmp/0 T_2.38, 8;
 ; End of false expr.
    %blend;
T_2.38;
    %store/vec4 v0x600001139290_0, 0, 23;
    %load/vec4 v0x600001138f30_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.39, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000011393b0_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_2.40, 8;
T_2.39 ; End of true expr.
    %load/vec4 v0x6000011393b0_0;
    %jmp/0 T_2.40, 8;
 ; End of false expr.
    %blend;
T_2.40;
    %store/vec4 v0x600001139830_0, 0, 23;
    %load/vec4 v0x600001139830_0;
    %load/vec4 v0x600001138fc0_0;
    %load/vec4 v0x600001138f30_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x600001139830_0, 0, 23;
T_2.32 ;
    %load/vec4 v0x600001139680_0;
    %load/vec4 v0x600001139710_0;
    %cmp/e;
    %jmp/0xz  T_2.41, 4;
    %load/vec4 v0x600001139290_0;
    %pad/u 24;
    %load/vec4 v0x600001139830_0;
    %pad/u 24;
    %add;
    %store/vec4 v0x600001138e10_0, 0, 24;
    %jmp T_2.42;
T_2.41 ;
    %load/vec4 v0x600001139290_0;
    %pad/u 24;
    %load/vec4 v0x600001139830_0;
    %pad/u 24;
    %sub;
    %store/vec4 v0x600001138e10_0, 0, 24;
T_2.42 ;
    %load/vec4 v0x600001138e10_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.43, 8;
    %load/vec4 v0x600001138e10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x6000011394d0_0, 0, 24;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x600001139050_0, 0, 9;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x600001138e10_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.45, 8;
    %load/vec4 v0x600001138e10_0;
    %store/vec4 v0x6000011394d0_0, 0, 24;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600001139050_0, 0, 9;
    %jmp T_2.46;
T_2.45 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000011397a0_0, 0, 5;
    %load/vec4 v0x600001138e10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.47, 4;
T_2.49 ;
    %load/vec4 v0x600001138e10_0;
    %pushi/vec4 22, 0, 32;
    %load/vec4 v0x6000011397a0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.51, 9;
    %load/vec4 v0x6000011397a0_0;
    %pad/u 32;
    %cmpi/u 23, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.51;
    %flag_set/vec4 8;
    %jmp/0xz T_2.50, 8;
    %load/vec4 v0x6000011397a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x6000011397a0_0, 0, 5;
    %jmp T_2.49;
T_2.50 ;
    %load/vec4 v0x600001138e10_0;
    %ix/getv 4, v0x6000011397a0_0;
    %shiftl 4;
    %store/vec4 v0x6000011394d0_0, 0, 24;
    %load/vec4 v0x6000011397a0_0;
    %pad/u 9;
    %inv;
    %pushi/vec4 1, 0, 9;
    %add;
    %store/vec4 v0x600001139050_0, 0, 9;
    %jmp T_2.48;
T_2.47 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x6000011394d0_0, 0, 24;
    %load/vec4 v0x600001139320_0;
    %pad/u 9;
    %inv;
    %pushi/vec4 1, 0, 9;
    %add;
    %store/vec4 v0x600001139050_0, 0, 9;
T_2.48 ;
T_2.46 ;
T_2.44 ;
    %load/vec4 v0x600001139320_0;
    %load/vec4 v0x600001139050_0;
    %parti/s 8, 0, 2;
    %add;
    %store/vec4 v0x6000011390e0_0, 0, 8;
    %load/vec4 v0x6000011394d0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x600001139170_0, 0, 23;
    %load/vec4 v0x600001139680_0;
    %load/vec4 v0x600001139710_0;
    %cmp/e;
    %jmp/0xz  T_2.52, 4;
    %load/vec4 v0x600001139680_0;
    %store/vec4 v0x600001139200_0, 0, 1;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x600001138fc0_0;
    %load/vec4 v0x600001138f30_0;
    %cmp/u;
    %jmp/0xz  T_2.54, 5;
    %load/vec4 v0x600001139680_0;
    %store/vec4 v0x600001139200_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %load/vec4 v0x600001138f30_0;
    %load/vec4 v0x600001138fc0_0;
    %cmp/u;
    %jmp/0xz  T_2.56, 5;
    %load/vec4 v0x600001139710_0;
    %store/vec4 v0x600001139200_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %load/vec4 v0x600001139440_0;
    %load/vec4 v0x6000011393b0_0;
    %cmp/u;
    %jmp/0xz  T_2.58, 5;
    %load/vec4 v0x600001139680_0;
    %store/vec4 v0x600001139200_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %load/vec4 v0x600001139710_0;
    %store/vec4 v0x600001139200_0, 0, 1;
T_2.59 ;
T_2.57 ;
T_2.55 ;
T_2.53 ;
    %load/vec4 v0x600001139200_0;
    %load/vec4 v0x6000011390e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001139170_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to compute_sum (store_vec4_to_lval)
    %end;
S_0x1296128b0 .scope module, "multiplier" "FP_Mult_LI_Wrapper" 4 75, 8 2 0, S_0x12961a8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_out";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "exception";
    .port_info 8 /OUTPUT 1 "overflow";
    .port_info 9 /OUTPUT 1 "underflow";
    .port_info 10 /OUTPUT 1 "valid_out";
    .port_info 11 /INPUT 1 "ready_in";
P_0x60000163e940 .param/l "ADDR_WIDTH" 1 8 25, +C4<00000000000000000000000000000011>;
P_0x60000163e980 .param/l "FIFO_SIZE" 1 8 24, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_0x60000163e9c0 .param/l "STAGES" 0 8 3, +C4<00000000000000000000000000000100>;
L_0x60000083e530 .functor AND 1, v0x600001135560_0, L_0x60000122ebc0, C4<1>, C4<1>;
L_0x60000083e5a0 .functor AND 1, v0x600001135560_0, L_0x60000122e620, C4<1>, C4<1>;
L_0x60000083e610 .functor AND 1, L_0x60000122e800, L_0x60000122e8a0, C4<1>, C4<1>;
L_0x60000083e680 .functor AND 1, L_0x60000083e610, L_0x60000122e940, C4<1>, C4<1>;
L_0x60000083e6f0 .functor BUFZ 1, L_0x60000083e680, C4<0>, C4<0>, C4<0>;
L_0x60000083e760 .functor BUFZ 1, v0x600001135560_0, C4<0>, C4<0>, C4<0>;
L_0x60000083e7d0 .functor BUFZ 32, v0x60000113bb10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1300887a8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011345a0_0 .net *"_ivl_11", 59 0, L_0x1300887a8;  1 drivers
L_0x1300887f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001134630_0 .net/2u *"_ivl_12", 63 0, L_0x1300887f0;  1 drivers
v0x6000011346c0_0 .net *"_ivl_14", 0 0, L_0x60000122e800;  1 drivers
v0x600001134750_0 .net *"_ivl_17", 0 0, L_0x60000122e8a0;  1 drivers
v0x6000011347e0_0 .net *"_ivl_19", 0 0, L_0x60000083e610;  1 drivers
v0x600001134870_0 .net *"_ivl_21", 0 0, L_0x60000122e940;  1 drivers
v0x600001134900_0 .net *"_ivl_3", 0 0, L_0x60000122e620;  1 drivers
v0x600001134990_0 .net *"_ivl_8", 63 0, L_0x60000122e760;  1 drivers
v0x600001134a20_0 .net "a", 31 0, v0x600001106c70_0;  alias, 1 drivers
v0x600001134ab0_0 .net "b", 31 0, v0x600001106d00_0;  alias, 1 drivers
v0x600001134b40_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x600001134bd0_0 .var "core_a", 31 0;
v0x600001134c60_0 .var "core_b", 31 0;
v0x600001134cf0_0 .net "core_exception", 0 0, v0x60000113b4e0_0;  1 drivers
v0x600001134d80_0 .net "core_overflow", 0 0, v0x60000113b840_0;  1 drivers
v0x600001134e10_0 .net "core_result", 31 0, v0x60000113bb10_0;  1 drivers
v0x600001134ea0_0 .net "core_underflow", 0 0, v0x600001134000_0;  1 drivers
v0x600001134f30_0 .net "exception", 0 0, v0x600001135320_0;  alias, 1 drivers
v0x600001134fc0_0 .var "fifo_count", 3 0;
v0x600001135050_0 .var "fifo_head", 2 0;
v0x6000011350e0_0 .var "fifo_tail", 2 0;
v0x600001135170_0 .var/i "i", 31 0;
v0x600001135200 .array "input_fifo", 7 0, 63 0;
v0x600001135290_0 .net "input_ready", 0 0, L_0x60000083e680;  1 drivers
v0x600001135320_0 .var "out_exception", 0 0;
v0x6000011353b0_0 .var "out_overflow", 0 0;
v0x600001135440_0 .var "out_underflow", 0 0;
v0x6000011354d0_0 .net "output_stalled", 0 0, L_0x60000083e5a0;  1 drivers
v0x600001135560_0 .var "output_valid_reg", 0 0;
v0x6000011355f0_0 .net "overflow", 0 0, v0x6000011353b0_0;  alias, 1 drivers
v0x600001135680_0 .net "pipeline_advance", 0 0, L_0x60000122e6c0;  1 drivers
v0x600001135710_0 .net "ready_in", 0 0, L_0x60000122ebc0;  alias, 1 drivers
v0x6000011357a0_0 .net "ready_out", 0 0, L_0x60000083e6f0;  alias, 1 drivers
v0x600001135830_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x6000011358c0_0 .net "result", 31 0, L_0x60000083e7d0;  alias, 1 drivers
v0x600001135950_0 .net "transaction_complete", 0 0, L_0x60000083e530;  1 drivers
v0x6000011359e0_0 .net "underflow", 0 0, v0x600001135440_0;  alias, 1 drivers
v0x600001135a70_0 .net "valid_in", 0 0, L_0x60000083e0d0;  alias, 1 drivers
v0x600001135b00_0 .net "valid_out", 0 0, L_0x60000083e760;  alias, 1 drivers
v0x600001135b90_0 .var "valid_shift", 4 0;
L_0x60000122e620 .reduce/nor L_0x60000122ebc0;
L_0x60000122e6c0 .reduce/nor L_0x60000083e5a0;
L_0x60000122e760 .concat [ 4 60 0 0], v0x600001134fc0_0, L_0x1300887a8;
L_0x60000122e800 .cmp/gt 64, L_0x1300887f0, L_0x60000122e760;
L_0x60000122e8a0 .reduce/nor L_0x60000083e5a0;
L_0x60000122e940 .reduce/nor v0x600001106fd0_0;
S_0x129615f60 .scope module, "core_multiplier" "FP_Mult_Wrapper" 8 58, 9 2 0, S_0x1296128b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "exception";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "underflow";
P_0x60000366c8c0 .param/l "STAGES" 0 9 3, +C4<00000000000000000000000000000100>;
v0x600001134120_0 .net "a", 31 0, v0x600001134bd0_0;  1 drivers
v0x6000011341b0_0 .net "b", 31 0, v0x600001134c60_0;  1 drivers
v0x600001134240_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x6000011342d0_0 .net "exception", 0 0, v0x60000113b4e0_0;  alias, 1 drivers
v0x600001134360_0 .net "overflow", 0 0, v0x60000113b840_0;  alias, 1 drivers
v0x6000011343f0_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x600001134480_0 .net "result", 31 0, v0x60000113bb10_0;  alias, 1 drivers
v0x600001134510_0 .net "underflow", 0 0, v0x600001134000_0;  alias, 1 drivers
S_0x1296160d0 .scope generate, "gen_4stage" "gen_4stage" 9 49, 9 49 0, S_0x129615f60;
 .timescale -9 -12;
S_0x129619060 .scope module, "multiplier" "FP_Mult_4Stage" 9 50, 12 2 0, S_0x1296160d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "exception";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "underflow";
v0x60000113b0f0_0 .net "a", 31 0, v0x600001134bd0_0;  alias, 1 drivers
v0x60000113b180_0 .net "b", 31 0, v0x600001134c60_0;  alias, 1 drivers
v0x60000113b210_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x60000113b2a0_0 .var "exc_s1", 0 0;
v0x60000113b330_0 .var "exc_s2", 0 0;
v0x60000113b3c0_0 .var "exc_s3", 0 0;
v0x60000113b450_0 .var "exc_s4", 0 0;
v0x60000113b4e0_0 .var "exception", 0 0;
v0x60000113b570_0 .var "exponent_s3", 8 0;
v0x60000113b600_0 .var "final_exp_s4", 7 0;
v0x60000113b690_0 .var "final_mantissa_s4", 22 0;
v0x60000113b720_0 .var "op_a_s1", 23 0;
v0x60000113b7b0_0 .var "op_b_s1", 23 0;
v0x60000113b840_0 .var "overflow", 0 0;
v0x60000113b8d0_0 .var "ovf_s4", 0 0;
v0x60000113b960_0 .var "product_norm_s3", 47 0;
v0x60000113b9f0_0 .var "product_s2", 47 0;
v0x60000113ba80_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x60000113bb10_0 .var "result", 31 0;
v0x60000113bba0_0 .var "round", 0 0;
v0x60000113bc30_0 .var "sign_s1", 0 0;
v0x60000113bcc0_0 .var "sign_s2", 0 0;
v0x60000113bd50_0 .var "sign_s3", 0 0;
v0x60000113bde0_0 .var "sign_s4", 0 0;
v0x60000113be70_0 .var "sum_exp_s1", 8 0;
v0x60000113bf00_0 .var "sum_exp_s2", 8 0;
v0x600001134000_0 .var "underflow", 0 0;
v0x600001134090_0 .var "unf_s4", 0 0;
S_0x1296191d0 .scope module, "alu2" "Dynamic_ALU" 3 60, 4 2 0, S_0x129663120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "operand_a";
    .port_info 3 /INPUT 32 "operand_b";
    .port_info 4 /INPUT 2 "operation";
    .port_info 5 /INPUT 1 "valid_in";
    .port_info 6 /OUTPUT 1 "ready_out";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /OUTPUT 1 "exception";
    .port_info 9 /OUTPUT 1 "overflow";
    .port_info 10 /OUTPUT 1 "underflow";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /INPUT 1 "ready_in";
P_0x12960b510 .param/l "ADDER_STAGES" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x12960b550 .param/l "MULT_STAGES" 0 4 4, +C4<00000000000000000000000000000010>;
P_0x12960b590 .param/l "OP_ADD" 1 4 26, C4<00>;
P_0x12960b5d0 .param/l "OP_MUL" 1 4 28, C4<10>;
P_0x12960b610 .param/l "OP_SUB" 1 4 27, C4<01>;
L_0x60000083ea00 .functor NOT 1, L_0x60000122eda0, C4<0>, C4<0>, C4<0>;
L_0x60000083ea70 .functor OR 1, L_0x60000122f0c0, L_0x60000122f160, C4<0>, C4<0>;
L_0x60000083eae0 .functor AND 1, v0x600001107450_0, L_0x60000083ea70, C4<1>, C4<1>;
L_0x60000083eb50 .functor AND 1, v0x600001107450_0, L_0x60000122f200, C4<1>, C4<1>;
L_0x60000083ebc0 .functor OR 1, L_0x60000122f2a0, L_0x60000122f340, C4<0>, C4<0>;
L_0x60000083ef40 .functor AND 1, L_0x600001228000, L_0x60000083f1e0, C4<1>, C4<1>;
L_0x60000083f410 .functor OR 1, L_0x60000083ee60, L_0x60000083f1e0, C4<0>, C4<0>;
v0x60000110ccf0_0 .net *"_ivl_1", 0 0, L_0x60000122eda0;  1 drivers
v0x60000110cd80_0 .net *"_ivl_10", 0 0, L_0x60000122f0c0;  1 drivers
L_0x130088a78 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x60000110ce10_0 .net/2u *"_ivl_12", 1 0, L_0x130088a78;  1 drivers
v0x60000110cea0_0 .net *"_ivl_14", 0 0, L_0x60000122f160;  1 drivers
v0x60000110cf30_0 .net *"_ivl_17", 0 0, L_0x60000083ea70;  1 drivers
v0x60000110cfc0_0 .net *"_ivl_2", 0 0, L_0x60000083ea00;  1 drivers
L_0x130088ac0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x60000110d050_0 .net/2u *"_ivl_20", 1 0, L_0x130088ac0;  1 drivers
v0x60000110d0e0_0 .net *"_ivl_22", 0 0, L_0x60000122f200;  1 drivers
L_0x130088b08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000110d170_0 .net/2u *"_ivl_26", 1 0, L_0x130088b08;  1 drivers
v0x60000110d200_0 .net *"_ivl_28", 0 0, L_0x60000122f2a0;  1 drivers
L_0x130088b50 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x60000110d290_0 .net/2u *"_ivl_30", 1 0, L_0x130088b50;  1 drivers
v0x60000110d320_0 .net *"_ivl_32", 0 0, L_0x60000122f340;  1 drivers
v0x60000110d3b0_0 .net *"_ivl_35", 0 0, L_0x60000083ebc0;  1 drivers
L_0x130088b98 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x60000110d440_0 .net/2u *"_ivl_36", 1 0, L_0x130088b98;  1 drivers
v0x60000110d4d0_0 .net *"_ivl_38", 0 0, L_0x60000122f3e0;  1 drivers
v0x60000110d560_0 .net *"_ivl_40", 0 0, L_0x60000122f480;  1 drivers
L_0x130088c70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x60000110d5f0_0 .net/2u *"_ivl_44", 1 0, L_0x130088c70;  1 drivers
v0x60000110d680_0 .net *"_ivl_46", 0 0, L_0x60000122f980;  1 drivers
v0x60000110d710_0 .net *"_ivl_5", 30 0, L_0x60000122ef80;  1 drivers
L_0x130088d48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000110d7a0_0 .net/2u *"_ivl_50", 1 0, L_0x130088d48;  1 drivers
L_0x130088d90 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x60000110d830_0 .net/2u *"_ivl_52", 1 0, L_0x130088d90;  1 drivers
L_0x130088dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000110d8c0_0 .net/2u *"_ivl_56", 0 0, L_0x130088dd8;  1 drivers
v0x60000110d950_0 .net *"_ivl_61", 0 0, L_0x600001228000;  1 drivers
v0x60000110d9e0_0 .net *"_ivl_63", 0 0, L_0x60000083ef40;  1 drivers
L_0x130088e20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000110da70_0 .net/2u *"_ivl_64", 0 0, L_0x130088e20;  1 drivers
L_0x130088e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000110db00_0 .net/2u *"_ivl_72", 0 0, L_0x130088e68;  1 drivers
L_0x130088eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000110db90_0 .net/2u *"_ivl_76", 0 0, L_0x130088eb0;  1 drivers
L_0x130088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000110dc20_0 .net/2u *"_ivl_8", 1 0, L_0x130088a30;  1 drivers
L_0x130088ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000110dcb0_0 .net/2u *"_ivl_80", 0 0, L_0x130088ef8;  1 drivers
v0x60000110dd40_0 .net "add_ready_in", 0 0, L_0x60000122ff20;  1 drivers
v0x60000110ddd0_0 .net "add_ready_out", 0 0, L_0x60000083edf0;  1 drivers
v0x60000110de60_0 .net "add_result", 31 0, L_0x60000083eed0;  1 drivers
v0x60000110def0_0 .net "add_valid_in", 0 0, L_0x60000083eae0;  1 drivers
v0x60000110df80_0 .net "add_valid_out", 0 0, L_0x60000083ee60;  1 drivers
v0x60000110e010_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x60000110e0a0_0 .net "exception", 0 0, L_0x6000012281e0;  alias, 1 drivers
v0x60000110e130_0 .net "mult_exception", 0 0, v0x60000110c3f0_0;  1 drivers
v0x60000110e1c0_0 .net "mult_overflow", 0 0, v0x60000110c480_0;  1 drivers
v0x60000110e250_0 .net "mult_ready_in", 0 0, L_0x6000012280a0;  1 drivers
v0x60000110e2e0_0 .net "mult_ready_out", 0 0, L_0x60000083f170;  1 drivers
v0x60000110e370_0 .net "mult_result", 31 0, L_0x60000083f250;  1 drivers
v0x60000110e400_0 .net "mult_underflow", 0 0, v0x60000110c510_0;  1 drivers
v0x60000110e490_0 .net "mult_valid_in", 0 0, L_0x60000083eb50;  1 drivers
v0x60000110e520_0 .net "mult_valid_out", 0 0, L_0x60000083f1e0;  1 drivers
v0x60000110e5b0_0 .net "operand_a", 31 0, v0x600001106c70_0;  alias, 1 drivers
v0x60000110e640_0 .net "operand_b", 31 0, v0x600001106d00_0;  alias, 1 drivers
v0x60000110e6d0_0 .net "operation", 1 0, v0x600001106d90_0;  alias, 1 drivers
v0x60000110e760_0 .net "output_select", 1 0, L_0x60000122fe80;  1 drivers
v0x60000110e7f0_0 .net "overflow", 0 0, L_0x600001228320;  alias, 1 drivers
v0x600001106eb0_2 .array/port v0x600001106eb0, 2;
v0x60000110e880_0 .net "ready_in", 0 0, v0x600001106eb0_2;  1 drivers
v0x60000110e910_0 .net "ready_out", 0 0, L_0x60000122f520;  alias, 1 drivers
v0x60000110e9a0_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x60000110ea30_0 .net "result", 31 0, L_0x600001228140;  alias, 1 drivers
v0x60000110eac0_0 .net "sub_operand_b", 31 0, L_0x60000122f020;  1 drivers
v0x60000110eb50_0 .net "underflow", 0 0, L_0x6000012283c0;  alias, 1 drivers
v0x60000110ebe0_0 .net "valid_in", 0 0, v0x600001107450_0;  alias, 1 drivers
v0x60000110ec70_0 .net "valid_out", 0 0, L_0x60000083f410;  alias, 1 drivers
L_0x60000122eda0 .part v0x600001106d00_0, 31, 1;
L_0x60000122ef80 .part v0x600001106d00_0, 0, 31;
L_0x60000122f020 .concat [ 31 1 0 0], L_0x60000122ef80, L_0x60000083ea00;
L_0x60000122f0c0 .cmp/eq 2, v0x600001106d90_0, L_0x130088a30;
L_0x60000122f160 .cmp/eq 2, v0x600001106d90_0, L_0x130088a78;
L_0x60000122f200 .cmp/eq 2, v0x600001106d90_0, L_0x130088ac0;
L_0x60000122f2a0 .cmp/eq 2, v0x600001106d90_0, L_0x130088b08;
L_0x60000122f340 .cmp/eq 2, v0x600001106d90_0, L_0x130088b50;
L_0x60000122f3e0 .cmp/eq 2, v0x600001106d90_0, L_0x130088b98;
L_0x60000122f480 .functor MUXZ 1, L_0x60000083edf0, L_0x60000083f170, L_0x60000122f3e0, C4<>;
L_0x60000122f520 .functor MUXZ 1, L_0x60000122f480, L_0x60000083edf0, L_0x60000083ebc0, C4<>;
L_0x60000122f980 .cmp/eq 2, v0x600001106d90_0, L_0x130088c70;
L_0x60000122fa20 .functor MUXZ 32, v0x600001106d00_0, L_0x60000122f020, L_0x60000122f980, C4<>;
L_0x60000122fe80 .functor MUXZ 2, L_0x130088d90, L_0x130088d48, L_0x60000083ee60, C4<>;
L_0x60000122ff20 .functor MUXZ 1, L_0x130088dd8, v0x600001106eb0_2, L_0x60000083ee60, C4<>;
L_0x600001228000 .reduce/nor L_0x60000083ee60;
L_0x6000012280a0 .functor MUXZ 1, L_0x130088e20, v0x600001106eb0_2, L_0x60000083ef40, C4<>;
L_0x600001228140 .functor MUXZ 32, L_0x60000083f250, L_0x60000083eed0, L_0x60000083ee60, C4<>;
L_0x6000012281e0 .functor MUXZ 1, v0x60000110c3f0_0, L_0x130088e68, L_0x60000083ee60, C4<>;
L_0x600001228320 .functor MUXZ 1, v0x60000110c480_0, L_0x130088eb0, L_0x60000083ee60, C4<>;
L_0x6000012283c0 .functor MUXZ 1, v0x60000110c510_0, L_0x130088ef8, L_0x60000083ee60, C4<>;
S_0x129666540 .scope module, "adder" "FP_Adder_LI_Wrapper" 4 62, 5 2 0, S_0x1296191d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_out";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "valid_out";
    .port_info 8 /INPUT 1 "ready_in";
P_0x60000163eb80 .param/l "ADDR_WIDTH" 1 5 22, +C4<00000000000000000000000000000011>;
P_0x60000163ebc0 .param/l "FIFO_SIZE" 1 5 21, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_0x60000163ec00 .param/l "STAGES" 0 5 3, +C4<00000000000000000000000000000100>;
L_0x60000083ec30 .functor AND 1, v0x600001131a70_0, L_0x60000122ff20, C4<1>, C4<1>;
L_0x60000083eca0 .functor AND 1, v0x600001131a70_0, L_0x60000122f5c0, C4<1>, C4<1>;
L_0x60000083ed10 .functor AND 1, L_0x60000122f7a0, L_0x60000122f840, C4<1>, C4<1>;
L_0x60000083ed80 .functor AND 1, L_0x60000083ed10, L_0x60000122f8e0, C4<1>, C4<1>;
L_0x60000083edf0 .functor BUFZ 1, L_0x60000083ed80, C4<0>, C4<0>, C4<0>;
L_0x60000083ee60 .functor BUFZ 1, v0x600001131a70_0, C4<0>, C4<0>, C4<0>;
L_0x60000083eed0 .functor BUFZ 32, v0x6000011307e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130088be0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001130ea0_0 .net *"_ivl_11", 59 0, L_0x130088be0;  1 drivers
L_0x130088c28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001130f30_0 .net/2u *"_ivl_12", 63 0, L_0x130088c28;  1 drivers
v0x600001130fc0_0 .net *"_ivl_14", 0 0, L_0x60000122f7a0;  1 drivers
v0x600001131050_0 .net *"_ivl_17", 0 0, L_0x60000122f840;  1 drivers
v0x6000011310e0_0 .net *"_ivl_19", 0 0, L_0x60000083ed10;  1 drivers
v0x600001131170_0 .net *"_ivl_21", 0 0, L_0x60000122f8e0;  1 drivers
v0x600001131200_0 .net *"_ivl_3", 0 0, L_0x60000122f5c0;  1 drivers
v0x600001131290_0 .net *"_ivl_8", 63 0, L_0x60000122f700;  1 drivers
v0x600001131320_0 .net "a", 31 0, v0x600001106c70_0;  alias, 1 drivers
v0x6000011313b0_0 .net "b", 31 0, L_0x60000122fa20;  1 drivers
v0x600001131440_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x6000011314d0_0 .var "core_a", 31 0;
v0x600001131560_0 .var "core_b", 31 0;
v0x6000011315f0_0 .net "core_result", 31 0, v0x6000011307e0_0;  1 drivers
v0x600001131680_0 .var "fifo_count", 3 0;
v0x600001131710_0 .var "fifo_head", 2 0;
v0x6000011317a0_0 .var "fifo_tail", 2 0;
v0x600001131830_0 .var/i "i", 31 0;
v0x6000011318c0 .array "input_fifo", 7 0, 63 0;
v0x600001131950_0 .net "input_ready", 0 0, L_0x60000083ed80;  1 drivers
v0x6000011319e0_0 .net "output_stalled", 0 0, L_0x60000083eca0;  1 drivers
v0x600001131a70_0 .var "output_valid_reg", 0 0;
v0x600001131b00_0 .net "pipeline_advance", 0 0, L_0x60000122f660;  1 drivers
v0x600001131b90_0 .net "ready_in", 0 0, L_0x60000122ff20;  alias, 1 drivers
v0x600001131c20_0 .net "ready_out", 0 0, L_0x60000083edf0;  alias, 1 drivers
v0x600001131cb0_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x600001131d40_0 .net "result", 31 0, L_0x60000083eed0;  alias, 1 drivers
v0x600001131dd0_0 .net "transaction_complete", 0 0, L_0x60000083ec30;  1 drivers
v0x600001131e60_0 .net "valid_in", 0 0, L_0x60000083eae0;  alias, 1 drivers
v0x600001131ef0_0 .net "valid_out", 0 0, L_0x60000083ee60;  alias, 1 drivers
v0x600001131f80_0 .var "valid_shift", 4 0;
L_0x60000122f5c0 .reduce/nor L_0x60000122ff20;
L_0x60000122f660 .reduce/nor L_0x60000083eca0;
L_0x60000122f700 .concat [ 4 60 0 0], v0x600001131680_0, L_0x130088be0;
L_0x60000122f7a0 .cmp/gt 64, L_0x130088c28, L_0x60000122f700;
L_0x60000122f840 .reduce/nor L_0x60000083eca0;
L_0x60000122f8e0 .reduce/nor v0x600001106fd0_0;
S_0x1296666b0 .scope module, "core_adder" "FP_Adder_Wrapper" 5 48, 6 2 0, S_0x129666540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
P_0x60000366cdc0 .param/l "STAGES" 0 6 3, +C4<00000000000000000000000000000100>;
v0x600001130bd0_0 .net "a", 31 0, v0x6000011314d0_0;  1 drivers
v0x600001130c60_0 .net "b", 31 0, v0x600001131560_0;  1 drivers
v0x600001130cf0_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x600001130d80_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x600001130e10_0 .net "result", 31 0, v0x6000011307e0_0;  alias, 1 drivers
S_0x129660230 .scope generate, "gen_4stage" "gen_4stage" 6 37, 6 37 0, S_0x1296666b0;
 .timescale -9 -12;
S_0x1296603a0 .scope module, "adder" "FP_Adder_4Stage" 6 38, 13 2 0, S_0x129660230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
v0x600001137cc0_0 .net "a", 31 0, v0x6000011314d0_0;  alias, 1 drivers
v0x600001137d50_0 .var "add_mantissa_s2", 23 0;
v0x600001137de0_0 .net "b", 31 0, v0x600001131560_0;  alias, 1 drivers
v0x600001137e70_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x600001137f00_0 .var "e1_s1", 7 0;
v0x600001130000_0 .var "e1_s2", 7 0;
v0x600001130090_0 .var "e2_s1", 7 0;
v0x600001130120_0 .var "e2_s2", 7 0;
v0x6000011301b0_0 .var "final_exp_s3", 7 0;
v0x600001130240_0 .var "final_sign_s3", 0 0;
v0x6000011302d0_0 .var "large_mantissa_s1", 22 0;
v0x600001130360_0 .var "larger_exp_s1", 7 0;
v0x6000011303f0_0 .var "larger_exp_s2", 7 0;
v0x600001130480_0 .var "m1_s1", 22 0;
v0x600001130510_0 .var "m1_s2", 22 0;
v0x6000011305a0_0 .var "m2_s1", 22 0;
v0x600001130630_0 .var "m2_s2", 22 0;
v0x6000011306c0_0 .var "norm_mantissa_s3", 23 0;
v0x600001130750_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x6000011307e0_0 .var "result", 31 0;
v0x600001130870_0 .var "result_s4", 31 0;
v0x600001130900_0 .var "s1_s1", 0 0;
v0x600001130990_0 .var "s1_s2", 0 0;
v0x600001130a20_0 .var "s2_s1", 0 0;
v0x600001130ab0_0 .var "s2_s2", 0 0;
v0x600001130b40_0 .var "small_mantissa_s1", 22 0;
S_0x129659f20 .scope begin, "$unm_blk_94" "$unm_blk_94" 13 77, 13 77 0, S_0x1296603a0;
 .timescale -9 -12;
v0x600001137c30_0 .var "shift_amt", 4 0;
S_0x12965a090 .scope module, "multiplier" "FP_Mult_LI_Wrapper" 4 75, 8 2 0, S_0x1296191d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_out";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "exception";
    .port_info 8 /OUTPUT 1 "overflow";
    .port_info 9 /OUTPUT 1 "underflow";
    .port_info 10 /OUTPUT 1 "valid_out";
    .port_info 11 /INPUT 1 "ready_in";
P_0x60000163ec40 .param/l "ADDR_WIDTH" 1 8 25, +C4<00000000000000000000000000000010>;
P_0x60000163ec80 .param/l "FIFO_SIZE" 1 8 24, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x60000163ecc0 .param/l "STAGES" 0 8 3, +C4<00000000000000000000000000000010>;
L_0x60000083efb0 .functor AND 1, v0x60000110c630_0, L_0x6000012280a0, C4<1>, C4<1>;
L_0x60000083f020 .functor AND 1, v0x60000110c630_0, L_0x60000122fac0, C4<1>, C4<1>;
L_0x60000083f090 .functor AND 1, L_0x60000122fca0, L_0x60000122fd40, C4<1>, C4<1>;
L_0x60000083f100 .functor AND 1, L_0x60000083f090, L_0x60000122fde0, C4<1>, C4<1>;
L_0x60000083f170 .functor BUFZ 1, L_0x60000083f100, C4<0>, C4<0>, C4<0>;
L_0x60000083f1e0 .functor BUFZ 1, v0x60000110c630_0, C4<0>, C4<0>, C4<0>;
L_0x60000083f250 .functor BUFZ 32, v0x600001132e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130088cb8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001133600_0 .net *"_ivl_11", 60 0, L_0x130088cb8;  1 drivers
L_0x130088d00 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001133690_0 .net/2u *"_ivl_12", 63 0, L_0x130088d00;  1 drivers
v0x600001133720_0 .net *"_ivl_14", 0 0, L_0x60000122fca0;  1 drivers
v0x6000011337b0_0 .net *"_ivl_17", 0 0, L_0x60000122fd40;  1 drivers
v0x600001133840_0 .net *"_ivl_19", 0 0, L_0x60000083f090;  1 drivers
v0x6000011338d0_0 .net *"_ivl_21", 0 0, L_0x60000122fde0;  1 drivers
v0x600001133960_0 .net *"_ivl_3", 0 0, L_0x60000122fac0;  1 drivers
v0x6000011339f0_0 .net *"_ivl_8", 63 0, L_0x60000122fc00;  1 drivers
v0x600001133a80_0 .net "a", 31 0, v0x600001106c70_0;  alias, 1 drivers
v0x600001133b10_0 .net "b", 31 0, v0x600001106d00_0;  alias, 1 drivers
v0x600001133ba0_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x600001133c30_0 .var "core_a", 31 0;
v0x600001133cc0_0 .var "core_b", 31 0;
v0x600001133d50_0 .net "core_exception", 0 0, v0x600001132ac0_0;  1 drivers
v0x600001133de0_0 .net "core_overflow", 0 0, v0x600001132c70_0;  1 drivers
v0x600001133e70_0 .net "core_result", 31 0, v0x600001132e20_0;  1 drivers
v0x600001133f00_0 .net "core_underflow", 0 0, v0x6000011330f0_0;  1 drivers
v0x60000110c000_0 .net "exception", 0 0, v0x60000110c3f0_0;  alias, 1 drivers
v0x60000110c090_0 .var "fifo_count", 2 0;
v0x60000110c120_0 .var "fifo_head", 1 0;
v0x60000110c1b0_0 .var "fifo_tail", 1 0;
v0x60000110c240_0 .var/i "i", 31 0;
v0x60000110c2d0 .array "input_fifo", 3 0, 63 0;
v0x60000110c360_0 .net "input_ready", 0 0, L_0x60000083f100;  1 drivers
v0x60000110c3f0_0 .var "out_exception", 0 0;
v0x60000110c480_0 .var "out_overflow", 0 0;
v0x60000110c510_0 .var "out_underflow", 0 0;
v0x60000110c5a0_0 .net "output_stalled", 0 0, L_0x60000083f020;  1 drivers
v0x60000110c630_0 .var "output_valid_reg", 0 0;
v0x60000110c6c0_0 .net "overflow", 0 0, v0x60000110c480_0;  alias, 1 drivers
v0x60000110c750_0 .net "pipeline_advance", 0 0, L_0x60000122fb60;  1 drivers
v0x60000110c7e0_0 .net "ready_in", 0 0, L_0x6000012280a0;  alias, 1 drivers
v0x60000110c870_0 .net "ready_out", 0 0, L_0x60000083f170;  alias, 1 drivers
v0x60000110c900_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x60000110c990_0 .net "result", 31 0, L_0x60000083f250;  alias, 1 drivers
v0x60000110ca20_0 .net "transaction_complete", 0 0, L_0x60000083efb0;  1 drivers
v0x60000110cab0_0 .net "underflow", 0 0, v0x60000110c510_0;  alias, 1 drivers
v0x60000110cb40_0 .net "valid_in", 0 0, L_0x60000083eb50;  alias, 1 drivers
v0x60000110cbd0_0 .net "valid_out", 0 0, L_0x60000083f1e0;  alias, 1 drivers
v0x60000110cc60_0 .var "valid_shift", 2 0;
L_0x60000122fac0 .reduce/nor L_0x6000012280a0;
L_0x60000122fb60 .reduce/nor L_0x60000083f020;
L_0x60000122fc00 .concat [ 3 61 0 0], v0x60000110c090_0, L_0x130088cb8;
L_0x60000122fca0 .cmp/gt 64, L_0x130088d00, L_0x60000122fc00;
L_0x60000122fd40 .reduce/nor L_0x60000083f020;
L_0x60000122fde0 .reduce/nor v0x600001106fd0_0;
S_0x129668b40 .scope module, "core_multiplier" "FP_Mult_Wrapper" 8 58, 9 2 0, S_0x12965a090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "exception";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "underflow";
P_0x60000366d040 .param/l "STAGES" 0 9 3, +C4<00000000000000000000000000000010>;
v0x600001133180_0 .net "a", 31 0, v0x600001133c30_0;  1 drivers
v0x600001133210_0 .net "b", 31 0, v0x600001133cc0_0;  1 drivers
v0x6000011332a0_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x600001133330_0 .net "exception", 0 0, v0x600001132ac0_0;  alias, 1 drivers
v0x6000011333c0_0 .net "overflow", 0 0, v0x600001132c70_0;  alias, 1 drivers
v0x600001133450_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x6000011334e0_0 .net "result", 31 0, v0x600001132e20_0;  alias, 1 drivers
v0x600001133570_0 .net "underflow", 0 0, v0x6000011330f0_0;  alias, 1 drivers
S_0x1296546e0 .scope generate, "gen_2stage" "gen_2stage" 9 27, 9 27 0, S_0x129668b40;
 .timescale -9 -12;
S_0x129654850 .scope module, "multiplier" "FP_Mult_2Stage" 9 28, 14 2 0, S_0x1296546e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "exception";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "underflow";
v0x6000011327f0_0 .net "a", 31 0, v0x600001133c30_0;  alias, 1 drivers
v0x600001132880_0 .net "b", 31 0, v0x600001133cc0_0;  alias, 1 drivers
v0x600001132910_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x6000011329a0_0 .var "exc_s1", 0 0;
v0x600001132a30_0 .var "exc_s2", 0 0;
v0x600001132ac0_0 .var "exception", 0 0;
v0x600001132b50_0 .var "op_a_s1", 23 0;
v0x600001132be0_0 .var "op_b_s1", 23 0;
v0x600001132c70_0 .var "overflow", 0 0;
v0x600001132d00_0 .var "product_s2", 47 0;
v0x600001132d90_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x600001132e20_0 .var "result", 31 0;
v0x600001132eb0_0 .var "sign_s1", 0 0;
v0x600001132f40_0 .var "sign_s2", 0 0;
v0x600001132fd0_0 .var "sum_exp_s1", 8 0;
v0x600001133060_0 .var "sum_exp_s2", 8 0;
v0x6000011330f0_0 .var "underflow", 0 0;
S_0x1296549c0 .scope function.vec4.s35, "form_result" "form_result" 14 57, 14 57 0, S_0x129654850;
 .timescale -9 -12;
v0x600001132010_0 .var "exc", 0 0;
v0x6000011320a0_0 .var "exp_norm", 8 0;
v0x600001132130_0 .var "exponent", 8 0;
; Variable form_result is vec4 return value of scope S_0x1296549c0
v0x600001132250_0 .var "normalised", 0 0;
v0x6000011322e0_0 .var "ovf", 0 0;
v0x600001132370_0 .var "product", 47 0;
v0x600001132400_0 .var "product_mantissa", 22 0;
v0x600001132490_0 .var "product_normalised", 47 0;
v0x600001132520_0 .var "res", 31 0;
v0x6000011325b0_0 .var "round", 0 0;
v0x600001132640_0 .var "sign", 0 0;
v0x6000011326d0_0 .var "sum_exp", 8 0;
v0x600001132760_0 .var "unf", 0 0;
TD_test_dynamic_alu_fixed.alu2.multiplier.core_multiplier.gen_2stage.multiplier.form_result ;
    %load/vec4 v0x600001132370_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0 T_3.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.61, 8;
T_3.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.61, 8;
 ; End of false expr.
    %blend;
T_3.61;
    %store/vec4 v0x600001132250_0, 0, 1;
    %load/vec4 v0x600001132250_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.62, 8;
    %load/vec4 v0x600001132370_0;
    %jmp/1 T_3.63, 8;
T_3.62 ; End of true expr.
    %load/vec4 v0x600001132370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/0 T_3.63, 8;
 ; End of false expr.
    %blend;
T_3.63;
    %store/vec4 v0x600001132490_0, 0, 48;
    %load/vec4 v0x600001132490_0;
    %parti/s 23, 0, 2;
    %or/r;
    %store/vec4 v0x6000011325b0_0, 0, 1;
    %load/vec4 v0x600001132490_0;
    %parti/s 23, 24, 6;
    %load/vec4 v0x600001132490_0;
    %parti/s 1, 23, 6;
    %pad/u 23;
    %load/vec4 v0x6000011325b0_0;
    %pad/u 23;
    %and;
    %add;
    %store/vec4 v0x600001132400_0, 0, 23;
    %load/vec4 v0x6000011326d0_0;
    %subi 127, 0, 9;
    %store/vec4 v0x6000011320a0_0, 0, 9;
    %load/vec4 v0x6000011320a0_0;
    %load/vec4 v0x600001132250_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x600001132130_0, 0, 9;
    %load/vec4 v0x600001132130_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x600001132010_0;
    %nor/r;
    %and;
    %load/vec4 v0x600001132130_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %store/vec4 v0x6000011322e0_0, 0, 1;
    %load/vec4 v0x600001132130_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x600001132010_0;
    %nor/r;
    %and;
    %load/vec4 v0x600001132130_0;
    %parti/s 1, 7, 4;
    %and;
    %store/vec4 v0x600001132760_0, 0, 1;
    %load/vec4 v0x600001132010_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.64, 8;
    %load/vec4 v0x600001132640_0;
    %concati/vec4 0, 0, 31;
    %jmp/1 T_3.65, 8;
T_3.64 ; End of true expr.
    %load/vec4 v0x6000011322e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.66, 9;
    %load/vec4 v0x600001132640_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_3.67, 9;
T_3.66 ; End of true expr.
    %load/vec4 v0x600001132760_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.68, 10;
    %load/vec4 v0x600001132640_0;
    %concati/vec4 0, 0, 31;
    %jmp/1 T_3.69, 10;
T_3.68 ; End of true expr.
    %load/vec4 v0x600001132640_0;
    %load/vec4 v0x600001132130_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001132400_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_3.69, 10;
 ; End of false expr.
    %blend;
T_3.69;
    %jmp/0 T_3.67, 9;
 ; End of false expr.
    %blend;
T_3.67;
    %jmp/0 T_3.65, 8;
 ; End of false expr.
    %blend;
T_3.65;
    %store/vec4 v0x600001132520_0, 0, 32;
    %load/vec4 v0x600001132520_0;
    %load/vec4 v0x600001132010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000011322e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001132760_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 35;  Assign to form_result (store_vec4_to_lval)
    %end;
S_0x129667210 .scope module, "alu3" "Dynamic_ALU" 3 66, 4 2 0, S_0x129663120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "operand_a";
    .port_info 3 /INPUT 32 "operand_b";
    .port_info 4 /INPUT 2 "operation";
    .port_info 5 /INPUT 1 "valid_in";
    .port_info 6 /OUTPUT 1 "ready_out";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /OUTPUT 1 "exception";
    .port_info 9 /OUTPUT 1 "overflow";
    .port_info 10 /OUTPUT 1 "underflow";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /INPUT 1 "ready_in";
P_0x129667380 .param/l "ADDER_STAGES" 0 4 3, +C4<00000000000000000000000000000010>;
P_0x1296673c0 .param/l "MULT_STAGES" 0 4 4, +C4<00000000000000000000000000000011>;
P_0x129667400 .param/l "OP_ADD" 1 4 26, C4<00>;
P_0x129667440 .param/l "OP_MUL" 1 4 28, C4<10>;
P_0x129667480 .param/l "OP_SUB" 1 4 27, C4<01>;
L_0x60000083f480 .functor NOT 1, L_0x600001228280, C4<0>, C4<0>, C4<0>;
L_0x60000083f4f0 .functor OR 1, L_0x6000012285a0, L_0x600001228640, C4<0>, C4<0>;
L_0x60000083f560 .functor AND 1, v0x600001107450_0, L_0x60000083f4f0, C4<1>, C4<1>;
L_0x60000083f5d0 .functor AND 1, v0x600001107450_0, L_0x6000012286e0, C4<1>, C4<1>;
L_0x60000083f640 .functor OR 1, L_0x600001228780, L_0x600001228820, C4<0>, C4<0>;
L_0x60000083f9c0 .functor AND 1, L_0x6000012294a0, L_0x60000083fc60, C4<1>, C4<1>;
L_0x60000083fe90 .functor OR 1, L_0x60000083f8e0, L_0x60000083fc60, C4<0>, C4<0>;
v0x6000011043f0_0 .net *"_ivl_1", 0 0, L_0x600001228280;  1 drivers
v0x600001104480_0 .net *"_ivl_10", 0 0, L_0x6000012285a0;  1 drivers
L_0x130088f88 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x600001104510_0 .net/2u *"_ivl_12", 1 0, L_0x130088f88;  1 drivers
v0x6000011045a0_0 .net *"_ivl_14", 0 0, L_0x600001228640;  1 drivers
v0x600001104630_0 .net *"_ivl_17", 0 0, L_0x60000083f4f0;  1 drivers
v0x6000011046c0_0 .net *"_ivl_2", 0 0, L_0x60000083f480;  1 drivers
L_0x130088fd0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x600001104750_0 .net/2u *"_ivl_20", 1 0, L_0x130088fd0;  1 drivers
v0x6000011047e0_0 .net *"_ivl_22", 0 0, L_0x6000012286e0;  1 drivers
L_0x130089018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001104870_0 .net/2u *"_ivl_26", 1 0, L_0x130089018;  1 drivers
v0x600001104900_0 .net *"_ivl_28", 0 0, L_0x600001228780;  1 drivers
L_0x130089060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x600001104990_0 .net/2u *"_ivl_30", 1 0, L_0x130089060;  1 drivers
v0x600001104a20_0 .net *"_ivl_32", 0 0, L_0x600001228820;  1 drivers
v0x600001104ab0_0 .net *"_ivl_35", 0 0, L_0x60000083f640;  1 drivers
L_0x1300890a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x600001104b40_0 .net/2u *"_ivl_36", 1 0, L_0x1300890a8;  1 drivers
v0x600001104bd0_0 .net *"_ivl_38", 0 0, L_0x6000012288c0;  1 drivers
v0x600001104c60_0 .net *"_ivl_40", 0 0, L_0x600001228960;  1 drivers
L_0x130089180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x600001104cf0_0 .net/2u *"_ivl_44", 1 0, L_0x130089180;  1 drivers
v0x600001104d80_0 .net *"_ivl_46", 0 0, L_0x600001228e60;  1 drivers
v0x600001104e10_0 .net *"_ivl_5", 30 0, L_0x600001228460;  1 drivers
L_0x130089258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001104ea0_0 .net/2u *"_ivl_50", 1 0, L_0x130089258;  1 drivers
L_0x1300892a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x600001104f30_0 .net/2u *"_ivl_52", 1 0, L_0x1300892a0;  1 drivers
L_0x1300892e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001104fc0_0 .net/2u *"_ivl_56", 0 0, L_0x1300892e8;  1 drivers
v0x600001105050_0 .net *"_ivl_61", 0 0, L_0x6000012294a0;  1 drivers
v0x6000011050e0_0 .net *"_ivl_63", 0 0, L_0x60000083f9c0;  1 drivers
L_0x130089330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001105170_0 .net/2u *"_ivl_64", 0 0, L_0x130089330;  1 drivers
L_0x130089378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001105200_0 .net/2u *"_ivl_72", 0 0, L_0x130089378;  1 drivers
L_0x1300893c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001105290_0 .net/2u *"_ivl_76", 0 0, L_0x1300893c0;  1 drivers
L_0x130088f40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001105320_0 .net/2u *"_ivl_8", 1 0, L_0x130088f40;  1 drivers
L_0x130089408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000011053b0_0 .net/2u *"_ivl_80", 0 0, L_0x130089408;  1 drivers
v0x600001105440_0 .net "add_ready_in", 0 0, L_0x600001229400;  1 drivers
v0x6000011054d0_0 .net "add_ready_out", 0 0, L_0x60000083f870;  1 drivers
v0x600001105560_0 .net "add_result", 31 0, L_0x60000083f950;  1 drivers
v0x6000011055f0_0 .net "add_valid_in", 0 0, L_0x60000083f560;  1 drivers
v0x600001105680_0 .net "add_valid_out", 0 0, L_0x60000083f8e0;  1 drivers
v0x600001105710_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x6000011057a0_0 .net "exception", 0 0, L_0x600001229680;  alias, 1 drivers
v0x600001105830_0 .net "mult_exception", 0 0, v0x60000110ba80_0;  1 drivers
v0x6000011058c0_0 .net "mult_overflow", 0 0, v0x60000110bb10_0;  1 drivers
v0x600001105950_0 .net "mult_ready_in", 0 0, L_0x600001229540;  1 drivers
v0x6000011059e0_0 .net "mult_ready_out", 0 0, L_0x60000083fbf0;  1 drivers
v0x600001105a70_0 .net "mult_result", 31 0, L_0x60000083fcd0;  1 drivers
v0x600001105b00_0 .net "mult_underflow", 0 0, v0x60000110bba0_0;  1 drivers
v0x600001105b90_0 .net "mult_valid_in", 0 0, L_0x60000083f5d0;  1 drivers
v0x600001105c20_0 .net "mult_valid_out", 0 0, L_0x60000083fc60;  1 drivers
v0x600001105cb0_0 .net "operand_a", 31 0, v0x600001106c70_0;  alias, 1 drivers
v0x600001105d40_0 .net "operand_b", 31 0, v0x600001106d00_0;  alias, 1 drivers
v0x600001105dd0_0 .net "operation", 1 0, v0x600001106d90_0;  alias, 1 drivers
v0x600001105e60_0 .net "output_select", 1 0, L_0x600001229360;  1 drivers
v0x600001105ef0_0 .net "overflow", 0 0, L_0x6000012297c0;  alias, 1 drivers
v0x600001106eb0_3 .array/port v0x600001106eb0, 3;
v0x600001105f80_0 .net "ready_in", 0 0, v0x600001106eb0_3;  1 drivers
v0x600001106010_0 .net "ready_out", 0 0, L_0x600001228a00;  alias, 1 drivers
v0x6000011060a0_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x600001106130_0 .net "result", 31 0, L_0x6000012295e0;  alias, 1 drivers
v0x6000011061c0_0 .net "sub_operand_b", 31 0, L_0x600001228500;  1 drivers
v0x600001106250_0 .net "underflow", 0 0, L_0x600001229860;  alias, 1 drivers
v0x6000011062e0_0 .net "valid_in", 0 0, v0x600001107450_0;  alias, 1 drivers
v0x600001106370_0 .net "valid_out", 0 0, L_0x60000083fe90;  alias, 1 drivers
L_0x600001228280 .part v0x600001106d00_0, 31, 1;
L_0x600001228460 .part v0x600001106d00_0, 0, 31;
L_0x600001228500 .concat [ 31 1 0 0], L_0x600001228460, L_0x60000083f480;
L_0x6000012285a0 .cmp/eq 2, v0x600001106d90_0, L_0x130088f40;
L_0x600001228640 .cmp/eq 2, v0x600001106d90_0, L_0x130088f88;
L_0x6000012286e0 .cmp/eq 2, v0x600001106d90_0, L_0x130088fd0;
L_0x600001228780 .cmp/eq 2, v0x600001106d90_0, L_0x130089018;
L_0x600001228820 .cmp/eq 2, v0x600001106d90_0, L_0x130089060;
L_0x6000012288c0 .cmp/eq 2, v0x600001106d90_0, L_0x1300890a8;
L_0x600001228960 .functor MUXZ 1, L_0x60000083f870, L_0x60000083fbf0, L_0x6000012288c0, C4<>;
L_0x600001228a00 .functor MUXZ 1, L_0x600001228960, L_0x60000083f870, L_0x60000083f640, C4<>;
L_0x600001228e60 .cmp/eq 2, v0x600001106d90_0, L_0x130089180;
L_0x600001228f00 .functor MUXZ 32, v0x600001106d00_0, L_0x600001228500, L_0x600001228e60, C4<>;
L_0x600001229360 .functor MUXZ 2, L_0x1300892a0, L_0x130089258, L_0x60000083f8e0, C4<>;
L_0x600001229400 .functor MUXZ 1, L_0x1300892e8, v0x600001106eb0_3, L_0x60000083f8e0, C4<>;
L_0x6000012294a0 .reduce/nor L_0x60000083f8e0;
L_0x600001229540 .functor MUXZ 1, L_0x130089330, v0x600001106eb0_3, L_0x60000083f9c0, C4<>;
L_0x6000012295e0 .functor MUXZ 32, L_0x60000083fcd0, L_0x60000083f950, L_0x60000083f8e0, C4<>;
L_0x600001229680 .functor MUXZ 1, v0x60000110ba80_0, L_0x130089378, L_0x60000083f8e0, C4<>;
L_0x6000012297c0 .functor MUXZ 1, v0x60000110bb10_0, L_0x1300893c0, L_0x60000083f8e0, C4<>;
L_0x600001229860 .functor MUXZ 1, v0x60000110bba0_0, L_0x130089408, L_0x60000083f8e0, C4<>;
S_0x129667600 .scope module, "adder" "FP_Adder_LI_Wrapper" 4 62, 5 2 0, S_0x129667210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_out";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "valid_out";
    .port_info 8 /INPUT 1 "ready_in";
P_0x60000163ee80 .param/l "ADDR_WIDTH" 1 5 22, +C4<00000000000000000000000000000010>;
P_0x60000163eec0 .param/l "FIFO_SIZE" 1 5 21, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x60000163ef00 .param/l "STAGES" 0 5 3, +C4<00000000000000000000000000000010>;
L_0x60000083f6b0 .functor AND 1, v0x600001109170_0, L_0x600001229400, C4<1>, C4<1>;
L_0x60000083f720 .functor AND 1, v0x600001109170_0, L_0x600001228aa0, C4<1>, C4<1>;
L_0x60000083f790 .functor AND 1, L_0x600001228c80, L_0x600001228d20, C4<1>, C4<1>;
L_0x60000083f800 .functor AND 1, L_0x60000083f790, L_0x600001228dc0, C4<1>, C4<1>;
L_0x60000083f870 .functor BUFZ 1, L_0x60000083f800, C4<0>, C4<0>, C4<0>;
L_0x60000083f8e0 .functor BUFZ 1, v0x600001109170_0, C4<0>, C4<0>, C4<0>;
L_0x60000083f950 .functor BUFZ 32, v0x60000110fe70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1300890f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011085a0_0 .net *"_ivl_11", 60 0, L_0x1300890f0;  1 drivers
L_0x130089138 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001108630_0 .net/2u *"_ivl_12", 63 0, L_0x130089138;  1 drivers
v0x6000011086c0_0 .net *"_ivl_14", 0 0, L_0x600001228c80;  1 drivers
v0x600001108750_0 .net *"_ivl_17", 0 0, L_0x600001228d20;  1 drivers
v0x6000011087e0_0 .net *"_ivl_19", 0 0, L_0x60000083f790;  1 drivers
v0x600001108870_0 .net *"_ivl_21", 0 0, L_0x600001228dc0;  1 drivers
v0x600001108900_0 .net *"_ivl_3", 0 0, L_0x600001228aa0;  1 drivers
v0x600001108990_0 .net *"_ivl_8", 63 0, L_0x600001228be0;  1 drivers
v0x600001108a20_0 .net "a", 31 0, v0x600001106c70_0;  alias, 1 drivers
v0x600001108ab0_0 .net "b", 31 0, L_0x600001228f00;  1 drivers
v0x600001108b40_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x600001108bd0_0 .var "core_a", 31 0;
v0x600001108c60_0 .var "core_b", 31 0;
v0x600001108cf0_0 .net "core_result", 31 0, v0x60000110fe70_0;  1 drivers
v0x600001108d80_0 .var "fifo_count", 2 0;
v0x600001108e10_0 .var "fifo_head", 1 0;
v0x600001108ea0_0 .var "fifo_tail", 1 0;
v0x600001108f30_0 .var/i "i", 31 0;
v0x600001108fc0 .array "input_fifo", 3 0, 63 0;
v0x600001109050_0 .net "input_ready", 0 0, L_0x60000083f800;  1 drivers
v0x6000011090e0_0 .net "output_stalled", 0 0, L_0x60000083f720;  1 drivers
v0x600001109170_0 .var "output_valid_reg", 0 0;
v0x600001109200_0 .net "pipeline_advance", 0 0, L_0x600001228b40;  1 drivers
v0x600001109290_0 .net "ready_in", 0 0, L_0x600001229400;  alias, 1 drivers
v0x600001109320_0 .net "ready_out", 0 0, L_0x60000083f870;  alias, 1 drivers
v0x6000011093b0_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x600001109440_0 .net "result", 31 0, L_0x60000083f950;  alias, 1 drivers
v0x6000011094d0_0 .net "transaction_complete", 0 0, L_0x60000083f6b0;  1 drivers
v0x600001109560_0 .net "valid_in", 0 0, L_0x60000083f560;  alias, 1 drivers
v0x6000011095f0_0 .net "valid_out", 0 0, L_0x60000083f8e0;  alias, 1 drivers
v0x600001109680_0 .var "valid_shift", 2 0;
L_0x600001228aa0 .reduce/nor L_0x600001229400;
L_0x600001228b40 .reduce/nor L_0x60000083f720;
L_0x600001228be0 .concat [ 3 61 0 0], v0x600001108d80_0, L_0x1300890f0;
L_0x600001228c80 .cmp/gt 64, L_0x130089138, L_0x600001228be0;
L_0x600001228d20 .reduce/nor L_0x60000083f720;
L_0x600001228dc0 .reduce/nor v0x600001106fd0_0;
S_0x129667770 .scope module, "core_adder" "FP_Adder_Wrapper" 5 48, 6 2 0, S_0x129667600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
P_0x60000366d580 .param/l "STAGES" 0 6 3, +C4<00000000000000000000000000000010>;
v0x6000011082d0_0 .net "a", 31 0, v0x600001108bd0_0;  1 drivers
v0x600001108360_0 .net "b", 31 0, v0x600001108c60_0;  1 drivers
v0x6000011083f0_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x600001108480_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x600001108510_0 .net "result", 31 0, v0x60000110fe70_0;  alias, 1 drivers
S_0x129660d00 .scope generate, "gen_2stage" "gen_2stage" 6 21, 6 21 0, S_0x129667770;
 .timescale -9 -12;
S_0x129660e70 .scope module, "adder" "FP_Adder_2Stage" 6 22, 15 2 0, S_0x129660d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
v0x60000110f570_0 .net "a", 31 0, v0x600001108bd0_0;  alias, 1 drivers
v0x60000110f600_0 .var "add_mantissa_s2", 23 0;
v0x60000110f690_0 .net "b", 31 0, v0x600001108c60_0;  alias, 1 drivers
v0x60000110f720_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x60000110f7b0_0 .var "e1_s1", 7 0;
v0x60000110f840_0 .var "e1_s2", 7 0;
v0x60000110f8d0_0 .var "e2_s1", 7 0;
v0x60000110f960_0 .var "e2_s2", 7 0;
v0x60000110f9f0_0 .var "large_mantissa_s1", 22 0;
v0x60000110fa80_0 .var "larger_exp_s1", 7 0;
v0x60000110fb10_0 .var "larger_exp_s2", 7 0;
v0x60000110fba0_0 .var "m1_s1", 22 0;
v0x60000110fc30_0 .var "m1_s2", 22 0;
v0x60000110fcc0_0 .var "m2_s1", 22 0;
v0x60000110fd50_0 .var "m2_s2", 22 0;
v0x60000110fde0_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x60000110fe70_0 .var "result", 31 0;
v0x60000110ff00_0 .var "s1_s1", 0 0;
v0x600001108000_0 .var "s1_s2", 0 0;
v0x600001108090_0 .var "s2_s1", 0 0;
v0x600001108120_0 .var "s2_s2", 0 0;
v0x6000011081b0_0 .var "shift_amt_s1", 4 0;
v0x600001108240_0 .var "small_mantissa_s1", 22 0;
S_0x129660fe0 .scope function.vec4.s32, "normalize_result" "normalize_result" 15 66, 15 66 0, S_0x129660e70;
 .timescale -9 -12;
v0x60000110ed00_0 .var "add_mant", 23 0;
v0x60000110ed90_0 .var "e1", 7 0;
v0x60000110ee20_0 .var "e2", 7 0;
v0x60000110eeb0_0 .var/i "exp_adjust", 31 0;
v0x60000110ef40_0 .var "final_exp", 7 0;
v0x60000110efd0_0 .var "final_mantissa", 22 0;
v0x60000110f060_0 .var "final_sign", 0 0;
v0x60000110f0f0_0 .var "larger_exp", 7 0;
v0x60000110f180_0 .var "m1", 22 0;
v0x60000110f210_0 .var "m2", 22 0;
v0x60000110f2a0_0 .var "norm_mantissa", 23 0;
; Variable normalize_result is vec4 return value of scope S_0x129660fe0
v0x60000110f3c0_0 .var "s1", 0 0;
v0x60000110f450_0 .var "s2", 0 0;
v0x60000110f4e0_0 .var "shift_amt", 4 0;
TD_test_dynamic_alu_fixed.alu3.adder.core_adder.gen_2stage.adder.normalize_result ;
    %load/vec4 v0x60000110ed00_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.70, 8;
    %load/vec4 v0x60000110ed00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x60000110f2a0_0, 0, 24;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000110eeb0_0, 0, 32;
    %jmp T_4.71;
T_4.70 ;
    %load/vec4 v0x60000110ed00_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.72, 8;
    %load/vec4 v0x60000110ed00_0;
    %store/vec4 v0x60000110f2a0_0, 0, 24;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000110eeb0_0, 0, 32;
    %jmp T_4.73;
T_4.72 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x60000110f4e0_0, 0, 5;
    %load/vec4 v0x60000110ed00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.74, 4;
T_4.76 ;
    %load/vec4 v0x60000110ed00_0;
    %pushi/vec4 22, 0, 32;
    %load/vec4 v0x60000110f4e0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.78, 9;
    %load/vec4 v0x60000110f4e0_0;
    %pad/u 32;
    %cmpi/u 23, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.78;
    %flag_set/vec4 8;
    %jmp/0xz T_4.77, 8;
    %load/vec4 v0x60000110f4e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x60000110f4e0_0, 0, 5;
    %jmp T_4.76;
T_4.77 ;
    %load/vec4 v0x60000110ed00_0;
    %ix/getv 4, v0x60000110f4e0_0;
    %shiftl 4;
    %store/vec4 v0x60000110f2a0_0, 0, 24;
    %load/vec4 v0x60000110f4e0_0;
    %pad/u 32;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x60000110eeb0_0, 0, 32;
    %jmp T_4.75;
T_4.74 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x60000110f2a0_0, 0, 24;
    %load/vec4 v0x60000110f0f0_0;
    %pad/u 32;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x60000110eeb0_0, 0, 32;
T_4.75 ;
T_4.73 ;
T_4.71 ;
    %load/vec4 v0x60000110f0f0_0;
    %pad/u 32;
    %load/vec4 v0x60000110eeb0_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x60000110ef40_0, 0, 8;
    %load/vec4 v0x60000110f2a0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x60000110efd0_0, 0, 23;
    %load/vec4 v0x60000110f3c0_0;
    %load/vec4 v0x60000110f450_0;
    %cmp/e;
    %jmp/0xz  T_4.79, 4;
    %load/vec4 v0x60000110f3c0_0;
    %store/vec4 v0x60000110f060_0, 0, 1;
    %jmp T_4.80;
T_4.79 ;
    %load/vec4 v0x60000110ee20_0;
    %load/vec4 v0x60000110ed90_0;
    %cmp/u;
    %jmp/0xz  T_4.81, 5;
    %load/vec4 v0x60000110f3c0_0;
    %store/vec4 v0x60000110f060_0, 0, 1;
    %jmp T_4.82;
T_4.81 ;
    %load/vec4 v0x60000110ed90_0;
    %load/vec4 v0x60000110ee20_0;
    %cmp/u;
    %jmp/0xz  T_4.83, 5;
    %load/vec4 v0x60000110f450_0;
    %store/vec4 v0x60000110f060_0, 0, 1;
    %jmp T_4.84;
T_4.83 ;
    %load/vec4 v0x60000110f210_0;
    %load/vec4 v0x60000110f180_0;
    %cmp/u;
    %jmp/0xz  T_4.85, 5;
    %load/vec4 v0x60000110f3c0_0;
    %store/vec4 v0x60000110f060_0, 0, 1;
    %jmp T_4.86;
T_4.85 ;
    %load/vec4 v0x60000110f450_0;
    %store/vec4 v0x60000110f060_0, 0, 1;
T_4.86 ;
T_4.84 ;
T_4.82 ;
T_4.80 ;
    %load/vec4 v0x60000110f060_0;
    %load/vec4 v0x60000110ef40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000110efd0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to normalize_result (store_vec4_to_lval)
    %end;
S_0x129661150 .scope module, "multiplier" "FP_Mult_LI_Wrapper" 4 75, 8 2 0, S_0x129667210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_out";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "exception";
    .port_info 8 /OUTPUT 1 "overflow";
    .port_info 9 /OUTPUT 1 "underflow";
    .port_info 10 /OUTPUT 1 "valid_out";
    .port_info 11 /INPUT 1 "ready_in";
P_0x60000163ef40 .param/l "ADDR_WIDTH" 1 8 25, +C4<00000000000000000000000000000011>;
P_0x60000163ef80 .param/l "FIFO_SIZE" 1 8 24, +C4<0000000000000000000000000000000000000000000000000000000000000110>;
P_0x60000163efc0 .param/l "STAGES" 0 8 3, +C4<00000000000000000000000000000011>;
L_0x60000083fa30 .functor AND 1, v0x60000110bcc0_0, L_0x600001229540, C4<1>, C4<1>;
L_0x60000083faa0 .functor AND 1, v0x60000110bcc0_0, L_0x600001228fa0, C4<1>, C4<1>;
L_0x60000083fb10 .functor AND 1, L_0x600001229180, L_0x600001229220, C4<1>, C4<1>;
L_0x60000083fb80 .functor AND 1, L_0x60000083fb10, L_0x6000012292c0, C4<1>, C4<1>;
L_0x60000083fbf0 .functor BUFZ 1, L_0x60000083fb80, C4<0>, C4<0>, C4<0>;
L_0x60000083fc60 .functor BUFZ 1, v0x60000110bcc0_0, C4<0>, C4<0>, C4<0>;
L_0x60000083fcd0 .functor BUFZ 32, v0x60000110a490_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1300891c8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000110ad00_0 .net *"_ivl_11", 59 0, L_0x1300891c8;  1 drivers
L_0x130089210 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x60000110ad90_0 .net/2u *"_ivl_12", 63 0, L_0x130089210;  1 drivers
v0x60000110ae20_0 .net *"_ivl_14", 0 0, L_0x600001229180;  1 drivers
v0x60000110aeb0_0 .net *"_ivl_17", 0 0, L_0x600001229220;  1 drivers
v0x60000110af40_0 .net *"_ivl_19", 0 0, L_0x60000083fb10;  1 drivers
v0x60000110afd0_0 .net *"_ivl_21", 0 0, L_0x6000012292c0;  1 drivers
v0x60000110b060_0 .net *"_ivl_3", 0 0, L_0x600001228fa0;  1 drivers
v0x60000110b0f0_0 .net *"_ivl_8", 63 0, L_0x6000012290e0;  1 drivers
v0x60000110b180_0 .net "a", 31 0, v0x600001106c70_0;  alias, 1 drivers
v0x60000110b210_0 .net "b", 31 0, v0x600001106d00_0;  alias, 1 drivers
v0x60000110b2a0_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x60000110b330_0 .var "core_a", 31 0;
v0x60000110b3c0_0 .var "core_b", 31 0;
v0x60000110b450_0 .net "core_exception", 0 0, v0x60000110a010_0;  1 drivers
v0x60000110b4e0_0 .net "core_overflow", 0 0, v0x60000110a250_0;  1 drivers
v0x60000110b570_0 .net "core_result", 31 0, v0x60000110a490_0;  1 drivers
v0x60000110b600_0 .net "core_underflow", 0 0, v0x60000110a7f0_0;  1 drivers
v0x60000110b690_0 .net "exception", 0 0, v0x60000110ba80_0;  alias, 1 drivers
v0x60000110b720_0 .var "fifo_count", 3 0;
v0x60000110b7b0_0 .var "fifo_head", 2 0;
v0x60000110b840_0 .var "fifo_tail", 2 0;
v0x60000110b8d0_0 .var/i "i", 31 0;
v0x60000110b960 .array "input_fifo", 5 0, 63 0;
v0x60000110b9f0_0 .net "input_ready", 0 0, L_0x60000083fb80;  1 drivers
v0x60000110ba80_0 .var "out_exception", 0 0;
v0x60000110bb10_0 .var "out_overflow", 0 0;
v0x60000110bba0_0 .var "out_underflow", 0 0;
v0x60000110bc30_0 .net "output_stalled", 0 0, L_0x60000083faa0;  1 drivers
v0x60000110bcc0_0 .var "output_valid_reg", 0 0;
v0x60000110bd50_0 .net "overflow", 0 0, v0x60000110bb10_0;  alias, 1 drivers
v0x60000110bde0_0 .net "pipeline_advance", 0 0, L_0x600001229040;  1 drivers
v0x60000110be70_0 .net "ready_in", 0 0, L_0x600001229540;  alias, 1 drivers
v0x60000110bf00_0 .net "ready_out", 0 0, L_0x60000083fbf0;  alias, 1 drivers
v0x600001104000_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x600001104090_0 .net "result", 31 0, L_0x60000083fcd0;  alias, 1 drivers
v0x600001104120_0 .net "transaction_complete", 0 0, L_0x60000083fa30;  1 drivers
v0x6000011041b0_0 .net "underflow", 0 0, v0x60000110bba0_0;  alias, 1 drivers
v0x600001104240_0 .net "valid_in", 0 0, L_0x60000083f5d0;  alias, 1 drivers
v0x6000011042d0_0 .net "valid_out", 0 0, L_0x60000083fc60;  alias, 1 drivers
v0x600001104360_0 .var "valid_shift", 3 0;
L_0x600001228fa0 .reduce/nor L_0x600001229540;
L_0x600001229040 .reduce/nor L_0x60000083faa0;
L_0x6000012290e0 .concat [ 4 60 0 0], v0x60000110b720_0, L_0x1300891c8;
L_0x600001229180 .cmp/gt 64, L_0x130089210, L_0x6000012290e0;
L_0x600001229220 .reduce/nor L_0x60000083faa0;
L_0x6000012292c0 .reduce/nor v0x600001106fd0_0;
S_0x1296612c0 .scope module, "core_multiplier" "FP_Mult_Wrapper" 8 58, 9 2 0, S_0x129661150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "exception";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "underflow";
P_0x60000366d800 .param/l "STAGES" 0 9 3, +C4<00000000000000000000000000000011>;
v0x60000110a880_0 .net "a", 31 0, v0x60000110b330_0;  1 drivers
v0x60000110a910_0 .net "b", 31 0, v0x60000110b3c0_0;  1 drivers
v0x60000110a9a0_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x60000110aa30_0 .net "exception", 0 0, v0x60000110a010_0;  alias, 1 drivers
v0x60000110aac0_0 .net "overflow", 0 0, v0x60000110a250_0;  alias, 1 drivers
v0x60000110ab50_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x60000110abe0_0 .net "result", 31 0, v0x60000110a490_0;  alias, 1 drivers
v0x60000110ac70_0 .net "underflow", 0 0, v0x60000110a7f0_0;  alias, 1 drivers
S_0x12965a9f0 .scope generate, "gen_3stage" "gen_3stage" 9 38, 9 38 0, S_0x1296612c0;
 .timescale -9 -12;
S_0x12965ab60 .scope module, "multiplier" "FP_Mult_3Stage" 9 39, 16 2 0, S_0x12965a9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "exception";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "underflow";
v0x600001109cb0_0 .net "a", 31 0, v0x60000110b330_0;  alias, 1 drivers
v0x600001109d40_0 .net "b", 31 0, v0x60000110b3c0_0;  alias, 1 drivers
v0x600001109dd0_0 .net "clk", 0 0, v0x600001106910_0;  alias, 1 drivers
v0x600001109e60_0 .var "exc_s1", 0 0;
v0x600001109ef0_0 .var "exc_s2", 0 0;
v0x600001109f80_0 .var "exc_s3", 0 0;
v0x60000110a010_0 .var "exception", 0 0;
v0x60000110a0a0_0 .var "exponent_s3", 8 0;
v0x60000110a130_0 .var "op_a_s1", 23 0;
v0x60000110a1c0_0 .var "op_b_s1", 23 0;
v0x60000110a250_0 .var "overflow", 0 0;
v0x60000110a2e0_0 .var "product_norm_s3", 47 0;
v0x60000110a370_0 .var "product_s2", 47 0;
v0x60000110a400_0 .net "reset", 0 0, v0x600001106fd0_0;  alias, 1 drivers
v0x60000110a490_0 .var "result", 31 0;
v0x60000110a520_0 .var "sign_s1", 0 0;
v0x60000110a5b0_0 .var "sign_s2", 0 0;
v0x60000110a640_0 .var "sign_s3", 0 0;
v0x60000110a6d0_0 .var "sum_exp_s1", 8 0;
v0x60000110a760_0 .var "sum_exp_s2", 8 0;
v0x60000110a7f0_0 .var "underflow", 0 0;
S_0x12965acd0 .scope function.vec4.s35, "form_final_result" "form_final_result" 16 66, 16 66 0, S_0x12965ab60;
 .timescale -9 -12;
v0x600001109710_0 .var "exc", 0 0;
v0x6000011097a0_0 .var "exponent", 8 0;
; Variable form_final_result is vec4 return value of scope S_0x12965acd0
v0x6000011098c0_0 .var "ovf", 0 0;
v0x600001109950_0 .var "product_mantissa", 22 0;
v0x6000011099e0_0 .var "product_norm", 47 0;
v0x600001109a70_0 .var "res", 31 0;
v0x600001109b00_0 .var "round", 0 0;
v0x600001109b90_0 .var "sign", 0 0;
v0x600001109c20_0 .var "unf", 0 0;
TD_test_dynamic_alu_fixed.alu3.multiplier.core_multiplier.gen_3stage.multiplier.form_final_result ;
    %load/vec4 v0x6000011099e0_0;
    %parti/s 23, 0, 2;
    %or/r;
    %store/vec4 v0x600001109b00_0, 0, 1;
    %load/vec4 v0x6000011099e0_0;
    %parti/s 23, 24, 6;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x6000011099e0_0;
    %parti/s 1, 23, 6;
    %load/vec4 v0x600001109b00_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x600001109950_0, 0, 23;
    %load/vec4 v0x6000011097a0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x600001109710_0;
    %nor/r;
    %and;
    %load/vec4 v0x6000011097a0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %store/vec4 v0x6000011098c0_0, 0, 1;
    %load/vec4 v0x6000011097a0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x600001109710_0;
    %nor/r;
    %and;
    %load/vec4 v0x6000011097a0_0;
    %parti/s 1, 7, 4;
    %and;
    %store/vec4 v0x600001109c20_0, 0, 1;
    %load/vec4 v0x600001109710_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.87, 8;
    %load/vec4 v0x600001109b90_0;
    %concati/vec4 0, 0, 31;
    %jmp/1 T_5.88, 8;
T_5.87 ; End of true expr.
    %load/vec4 v0x6000011098c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.89, 9;
    %load/vec4 v0x600001109b90_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_5.90, 9;
T_5.89 ; End of true expr.
    %load/vec4 v0x600001109c20_0;
    %flag_set/vec4 10;
    %jmp/0 T_5.91, 10;
    %load/vec4 v0x600001109b90_0;
    %concati/vec4 0, 0, 31;
    %jmp/1 T_5.92, 10;
T_5.91 ; End of true expr.
    %load/vec4 v0x600001109b90_0;
    %load/vec4 v0x6000011097a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001109950_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_5.92, 10;
 ; End of false expr.
    %blend;
T_5.92;
    %jmp/0 T_5.90, 9;
 ; End of false expr.
    %blend;
T_5.90;
    %jmp/0 T_5.88, 8;
 ; End of false expr.
    %blend;
T_5.88;
    %store/vec4 v0x600001109a70_0, 0, 32;
    %load/vec4 v0x600001109a70_0;
    %load/vec4 v0x600001109710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000011098c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001109c20_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 35;  Assign to form_final_result (store_vec4_to_lval)
    %end;
S_0x129665630 .scope task, "collect_results" "collect_results" 3 109, 3 109 0, S_0x129663120;
 .timescale -9 -12;
v0x600001106400_0 .var/i "collection_round", 31 0;
v0x600001106490_0 .var/i "i", 31 0;
v0x600001106520_0 .var "pending_results", 3 0;
v0x6000011065b0_0 .var/i "timeout", 31 0;
TD_test_dynamic_alu_fixed.collect_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001106400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001106490_0, 0, 32;
T_6.93 ;
    %load/vec4 v0x600001106490_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.94, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001106490_0;
    %store/vec4a v0x600001106eb0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600001106490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x600001106490_0, 0, 32;
    %jmp T_6.93;
T_6.94 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000011065b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001106520_0, 0, 4;
T_6.95 ;
    %load/vec4 v0x600001106520_0;
    %cmpi/ne 15, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_6.97, 4;
    %load/vec4 v0x6000011065b0_0;
    %cmpi/s 200, 0, 32;
    %flag_get/vec4 5;
    %and;
T_6.97;
    %flag_set/vec4 8;
    %jmp/0xz T_6.96, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011074e0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011074e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011074e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011074e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600001106520_0, 0, 4;
    %load/vec4 v0x600001106520_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_6.98, 4;
    %wait E_0x600003613f40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000011065b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000011065b0_0, 0, 32;
T_6.98 ;
    %jmp T_6.95;
T_6.96 ;
    %load/vec4 v0x6000011065b0_0;
    %cmpi/s 200, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.100, 5;
    %vpi_call/w 3 134 "$display", "ERROR: Timeout waiting for all valid outputs" {0 0 0};
    %vpi_call/w 3 135 "$display", "valid_out = %b%b%b%b after %d cycles", v0x6000011074e0_3, v0x6000011074e0_2, v0x6000011074e0_1, v0x6000011074e0_0, v0x6000011065b0_0 {0 0 0};
    %vpi_call/w 3 136 "$display", "Results collected so far: %d %d %d %d", &A<v0x6000011070f0, 0>, &A<v0x6000011070f0, 1>, &A<v0x6000011070f0, 2>, &A<v0x6000011070f0, 3> {0 0 0};
    %vpi_call/w 3 137 "$finish" {0 0 0};
T_6.100 ;
    %vpi_call/w 3 140 "$display", "All ALUs have valid outputs, collecting results..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001106490_0, 0, 32;
T_6.102 ;
    %load/vec4 v0x600001106490_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.103, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001106490_0;
    %store/vec4a v0x600001106eb0, 4, 0;
    %wait E_0x600003613f40;
    %ix/getv/s 4, v0x600001106490_0;
    %load/vec4a v0x600001107060, 4;
    %load/vec4 v0x600001106490_0;
    %pad/s 39;
    %pad/s 46;
    %muli 100, 0, 46;
    %pad/s 47;
    %ix/getv/s 5, v0x600001106490_0;
    %load/vec4a v0x6000011070f0, 5;
    %pad/u 47;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x600001106a30, 4, 0;
    %ix/getv/s 4, v0x600001106490_0;
    %load/vec4a v0x600001106be0, 4;
    %load/vec4 v0x600001106490_0;
    %pad/s 39;
    %pad/s 46;
    %muli 100, 0, 46;
    %pad/s 47;
    %ix/getv/s 5, v0x600001106490_0;
    %load/vec4a v0x6000011070f0, 5;
    %pad/u 47;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x6000011069a0, 4, 0;
    %ix/getv/s 4, v0x600001106490_0;
    %load/vec4a v0x6000011070f0, 4;
    %addi 1, 0, 16;
    %ix/getv/s 4, v0x600001106490_0;
    %store/vec4a v0x6000011070f0, 4, 0;
    %vpi_call/w 3 153 "$display", "  ALU%d: result=%h, exception=%b", v0x600001106490_0, &A<v0x600001107060, v0x600001106490_0 >, &A<v0x600001106be0, v0x600001106490_0 > {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001106490_0;
    %store/vec4a v0x600001106eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000011065b0_0, 0, 32;
T_6.104 ;
    %ix/getv/s 4, v0x600001106490_0;
    %load/vec4a v0x6000011074e0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.106, 9;
    %load/vec4 v0x6000011065b0_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
T_6.106;
    %flag_set/vec4 8;
    %jmp/0xz T_6.105, 8;
    %wait E_0x600003613f40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000011065b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000011065b0_0, 0, 32;
    %jmp T_6.104;
T_6.105 ;
    %load/vec4 v0x6000011065b0_0;
    %cmpi/s 20, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.107, 5;
    %vpi_call/w 3 164 "$display", "WARNING: ALU%d valid did not drop after ready de-asserted", v0x600001106490_0 {0 0 0};
T_6.107 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600001106490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x600001106490_0, 0, 32;
    %jmp T_6.102;
T_6.103 ;
    %pushi/vec4 3, 0, 32;
T_6.109 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.110, 5;
    %jmp/1 T_6.110, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600003613f40;
    %jmp T_6.109;
T_6.110 ;
    %pop/vec4 1;
    %end;
S_0x1296657a0 .scope task, "send_transaction" "send_transaction" 3 73, 3 73 0, S_0x129663120;
 .timescale -9 -12;
v0x600001106640_0 .var "a", 31 0;
v0x6000011066d0_0 .var "all_ready", 0 0;
v0x600001106760_0 .var "b", 31 0;
v0x6000011067f0_0 .var "op", 1 0;
v0x600001106880_0 .var/i "timeout", 31 0;
TD_test_dynamic_alu_fixed.send_transaction ;
    %load/vec4 v0x600001106640_0;
    %store/vec4 v0x600001106c70_0, 0, 32;
    %load/vec4 v0x600001106760_0;
    %store/vec4 v0x600001106d00_0, 0, 32;
    %load/vec4 v0x6000011067f0_0;
    %store/vec4 v0x600001106d90_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001106880_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000011066d0_0, 0, 1;
T_7.111 ;
    %load/vec4 v0x6000011066d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.113, 9;
    %load/vec4 v0x600001106880_0;
    %cmpi/s 100, 0, 32;
    %flag_get/vec4 5;
    %and;
T_7.113;
    %flag_set/vec4 8;
    %jmp/0xz T_7.112, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001106f40, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001106f40, 4;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001106f40, 4;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001106f40, 4;
    %and;
    %store/vec4 v0x6000011066d0_0, 0, 1;
    %load/vec4 v0x6000011066d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.114, 8;
    %wait E_0x600003613f40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600001106880_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x600001106880_0, 0, 32;
T_7.114 ;
    %jmp T_7.111;
T_7.112 ;
    %load/vec4 v0x600001106880_0;
    %cmpi/s 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.116, 5;
    %vpi_call/w 3 94 "$display", "ERROR: Timeout waiting for all ALUs to be ready" {0 0 0};
    %vpi_call/w 3 95 "$display", "ready_out = %b%b%b%b", v0x600001106f40_3, v0x600001106f40_2, v0x600001106f40_1, v0x600001106f40_0 {0 0 0};
    %vpi_call/w 3 96 "$finish" {0 0 0};
T_7.116 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001107450_0, 0, 1;
    %wait E_0x600003613f40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001107450_0, 0, 1;
    %vpi_call/w 3 104 "$display", "Sent transaction: a=%h, b=%h, op=%d", v0x600001106640_0, v0x600001106760_0, v0x6000011067f0_0 {0 0 0};
    %end;
    .scope S_0x129658040;
T_8 ;
    %wait E_0x600003613f40;
    %load/vec4 v0x6000011229a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001122370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001122490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001122640_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x600001122760_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x600001122880_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x600001122d90_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000011225b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001122b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001122c70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000011221c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011226d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001122400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001122520_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000011227f0_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x600001122910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001122be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001122d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001122ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001122a30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600001122130_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x600001122b50_0, 0;
    %load/vec4 v0x600001122250_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x600001122c70_0, 0;
    %load/vec4 v0x600001122130_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x600001122370_0, 0;
    %load/vec4 v0x600001122250_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x600001122490_0, 0;
    %load/vec4 v0x600001122130_0;
    %parti/s 23, 0, 2;
    %assign/vec4 v0x600001122760_0, 0;
    %load/vec4 v0x600001122250_0;
    %parti/s 23, 0, 2;
    %assign/vec4 v0x600001122880_0, 0;
    %load/vec4 v0x600001122250_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x600001122130_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_8.2, 5;
    %load/vec4 v0x600001122130_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x600001122640_0, 0;
    %load/vec4 v0x600001122130_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001122130_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %load/vec4 v0x600001122130_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %assign/vec4 v0x6000011225b0_0, 0;
    %load/vec4 v0x600001122250_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001122250_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %load/vec4 v0x600001122250_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %load/vec4 v0x600001122130_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x600001122250_0;
    %parti/s 8, 23, 6;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x600001122d90_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x600001122250_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x600001122640_0, 0;
    %load/vec4 v0x600001122250_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001122250_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %load/vec4 v0x600001122250_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %assign/vec4 v0x6000011225b0_0, 0;
    %load/vec4 v0x600001122130_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001122130_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %load/vec4 v0x600001122130_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %load/vec4 v0x600001122250_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x600001122130_0;
    %parti/s 8, 23, 6;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x600001122d90_0, 0;
T_8.3 ;
    %load/vec4 v0x600001122b50_0;
    %assign/vec4 v0x600001122be0_0, 0;
    %load/vec4 v0x600001122c70_0;
    %assign/vec4 v0x600001122d00_0, 0;
    %load/vec4 v0x600001122370_0;
    %assign/vec4 v0x600001122400_0, 0;
    %load/vec4 v0x600001122490_0;
    %assign/vec4 v0x600001122520_0, 0;
    %load/vec4 v0x600001122760_0;
    %assign/vec4 v0x6000011227f0_0, 0;
    %load/vec4 v0x600001122880_0;
    %assign/vec4 v0x600001122910_0, 0;
    %load/vec4 v0x600001122640_0;
    %assign/vec4 v0x6000011226d0_0, 0;
    %load/vec4 v0x600001122b50_0;
    %load/vec4 v0x600001122c70_0;
    %cmp/e;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x6000011225b0_0;
    %pad/u 24;
    %load/vec4 v0x600001122d90_0;
    %pad/u 24;
    %add;
    %assign/vec4 v0x6000011221c0_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x6000011225b0_0;
    %pad/u 24;
    %load/vec4 v0x600001122d90_0;
    %pad/u 24;
    %sub;
    %assign/vec4 v0x6000011221c0_0, 0;
T_8.13 ;
    %load/vec4 v0x6000011221c0_0;
    %load/vec4 v0x6000011226d0_0;
    %load/vec4 v0x600001122be0_0;
    %load/vec4 v0x600001122d00_0;
    %load/vec4 v0x600001122400_0;
    %load/vec4 v0x600001122520_0;
    %load/vec4 v0x6000011227f0_0;
    %load/vec4 v0x600001122910_0;
    %store/vec4 v0x600001121dd0_0, 0, 23;
    %store/vec4 v0x600001121d40_0, 0, 23;
    %store/vec4 v0x6000011219e0_0, 0, 8;
    %store/vec4 v0x600001121950_0, 0, 8;
    %store/vec4 v0x600001122010_0, 0, 1;
    %store/vec4 v0x600001121f80_0, 0, 1;
    %store/vec4 v0x600001121cb0_0, 0, 8;
    %store/vec4 v0x6000011218c0_0, 0, 24;
    %callf/vec4 TD_test_dynamic_alu_fixed.alu0.adder.core_adder.gen_3stage.adder.normalize_result, S_0x129656b00;
    %assign/vec4 v0x600001122ac0_0, 0;
    %load/vec4 v0x600001122ac0_0;
    %assign/vec4 v0x600001122a30_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12965ce10;
T_9 ;
    %wait E_0x600003613f40;
    %load/vec4 v0x600001123f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001123960_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000011239f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000011238d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000113c240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001123cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001123720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011237b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001123a80_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x600001123a80_0;
    %pad/s 64;
    %cmpi/s 6, 0, 64;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x600001123a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001123b10, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600001123a80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x600001123a80_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x60000113c120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v0x600001123e70_0;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600001123570_0;
    %load/vec4 v0x600001123600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000011239f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001123b10, 0, 4;
    %load/vec4 v0x6000011239f0_0;
    %addi 1, 0, 3;
    %pushi/vec4 6, 0, 3;
    %mod;
    %assign/vec4 v0x6000011239f0_0, 0;
    %load/vec4 v0x6000011238d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000011238d0_0, 0;
T_9.4 ;
    %load/vec4 v0x60000113c240_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.9, 9;
    %load/vec4 v0x600001123cc0_0;
    %nor/r;
    %and;
T_9.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001123cc0_0, 0;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x60000113c090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001123cc0_0, 0;
T_9.10 ;
T_9.8 ;
    %load/vec4 v0x600001123d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x600001123a80_0, 0, 32;
T_9.14 ;
    %load/vec4 v0x600001123a80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.15, 5;
    %load/vec4 v0x60000113c240_0;
    %load/vec4 v0x600001123a80_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x600001123a80_0;
    %assign/vec4/off/d v0x60000113c240_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x600001123a80_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x600001123a80_0, 0, 32;
    %jmp T_9.14;
T_9.15 ;
    %load/vec4 v0x6000011238d0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.16, 5;
    %load/vec4 v0x600001123960_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001123b10, 4;
    %split/vec4 32;
    %assign/vec4 v0x6000011237b0_0, 0;
    %assign/vec4 v0x600001123720_0, 0;
    %load/vec4 v0x600001123960_0;
    %addi 1, 0, 3;
    %pushi/vec4 6, 0, 3;
    %mod;
    %assign/vec4 v0x600001123960_0, 0;
    %load/vec4 v0x6000011238d0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x6000011238d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60000113c240_0, 4, 5;
    %jmp T_9.17;
T_9.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60000113c240_0, 4, 5;
T_9.17 ;
T_9.12 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1296507f0;
T_10 ;
    %wait E_0x600003613f40;
    %load/vec4 v0x60000113d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000113cd80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000113cea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000113d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113cfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113d050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113d200_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x60000113ccf0_0;
    %assign/vec4 v0x60000113cd80_0, 0;
    %load/vec4 v0x60000113ce10_0;
    %assign/vec4 v0x60000113cea0_0, 0;
    %load/vec4 v0x60000113cd80_0;
    %load/vec4 v0x60000113cea0_0;
    %store/vec4 v0x60000113c630_0, 0, 32;
    %store/vec4 v0x60000113c5a0_0, 0, 32;
    %callf/vec4 TD_test_dynamic_alu_fixed.alu0.multiplier.core_multiplier.gen_1stage.multiplier.compute_mult, S_0x129652060;
    %split/vec4 1;
    %assign/vec4 v0x60000113d200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x60000113d050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x60000113cfc0_0, 0;
    %assign/vec4 v0x60000113d170_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x129658370;
T_11 ;
    %wait E_0x600003613f40;
    %load/vec4 v0x60000113e9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000113e1c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000113e250_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000113e130_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000113ed00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113e6d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000113dd40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000113ddd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113e490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113e520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113e5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000113e2e0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x60000113e2e0_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x60000113e2e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000113e370, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x60000113e2e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x60000113e2e0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x60000113ebe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.6, 9;
    %load/vec4 v0x60000113e910_0;
    %and;
T_11.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x60000113db90_0;
    %load/vec4 v0x60000113dc20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000113e250_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000113e370, 0, 4;
    %load/vec4 v0x60000113e250_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 4, 0, 64;
    %mod;
    %pad/u 2;
    %assign/vec4 v0x60000113e250_0, 0;
    %load/vec4 v0x60000113e130_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x60000113e130_0, 0;
T_11.4 ;
    %load/vec4 v0x60000113ed00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.9, 9;
    %load/vec4 v0x60000113e6d0_0;
    %nor/r;
    %and;
T_11.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000113e6d0_0, 0;
    %load/vec4 v0x60000113de60_0;
    %assign/vec4 v0x60000113e490_0, 0;
    %load/vec4 v0x60000113def0_0;
    %assign/vec4 v0x60000113e520_0, 0;
    %load/vec4 v0x60000113e010_0;
    %assign/vec4 v0x60000113e5b0_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x60000113eac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113e6d0_0, 0;
T_11.10 ;
T_11.8 ;
    %load/vec4 v0x60000113e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000113e2e0_0, 0, 32;
T_11.14 ;
    %load/vec4 v0x60000113e2e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.15, 5;
    %load/vec4 v0x60000113ed00_0;
    %load/vec4 v0x60000113e2e0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x60000113e2e0_0;
    %assign/vec4/off/d v0x60000113ed00_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x60000113e2e0_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x60000113e2e0_0, 0, 32;
    %jmp T_11.14;
T_11.15 ;
    %load/vec4 v0x60000113e130_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.16, 5;
    %load/vec4 v0x60000113e1c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000113e370, 4;
    %split/vec4 32;
    %assign/vec4 v0x60000113ddd0_0, 0;
    %assign/vec4 v0x60000113dd40_0, 0;
    %load/vec4 v0x60000113e1c0_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 4, 0, 64;
    %mod;
    %pad/u 2;
    %assign/vec4 v0x60000113e1c0_0, 0;
    %load/vec4 v0x60000113e130_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x60000113e130_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60000113ed00_0, 4, 5;
    %jmp T_11.17;
T_11.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60000113ed00_0, 4, 5;
T_11.17 ;
T_11.12 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x129613560;
T_12 ;
    %wait E_0x600003613f40;
    %load/vec4 v0x600001139b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001139950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001139a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001139c20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000011398c0_0;
    %assign/vec4 v0x600001139950_0, 0;
    %load/vec4 v0x6000011399e0_0;
    %assign/vec4 v0x600001139a70_0, 0;
    %load/vec4 v0x600001139950_0;
    %load/vec4 v0x600001139a70_0;
    %store/vec4 v0x6000011395f0_0, 0, 32;
    %store/vec4 v0x600001139560_0, 0, 32;
    %callf/vec4 TD_test_dynamic_alu_fixed.alu1.adder.core_adder.gen_1stage.adder.compute_sum, S_0x1296136d0;
    %assign/vec4 v0x600001139c20_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1296153e0;
T_13 ;
    %wait E_0x600003613f40;
    %load/vec4 v0x60000113ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000113a7f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000113a880_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000113a760_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000113b060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113ab50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000113a5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000113a640_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000113a910_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x60000113a910_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x60000113a910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000113a9a0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x60000113a910_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x60000113a910_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x60000113af40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v0x60000113ad00_0;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x60000113a400_0;
    %load/vec4 v0x60000113a490_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000113a880_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000113a9a0, 0, 4;
    %load/vec4 v0x60000113a880_0;
    %addi 1, 0, 2;
    %pushi/vec4 0, 0, 2;
    %mod;
    %assign/vec4 v0x60000113a880_0, 0;
    %load/vec4 v0x60000113a760_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x60000113a760_0, 0;
T_13.4 ;
    %load/vec4 v0x60000113b060_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.9, 9;
    %load/vec4 v0x60000113ab50_0;
    %nor/r;
    %and;
T_13.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000113ab50_0, 0;
    %jmp T_13.8;
T_13.7 ;
    %load/vec4 v0x60000113aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113ab50_0, 0;
T_13.10 ;
T_13.8 ;
    %load/vec4 v0x60000113abe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000113a910_0, 0, 32;
T_13.14 ;
    %load/vec4 v0x60000113a910_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.15, 5;
    %load/vec4 v0x60000113b060_0;
    %load/vec4 v0x60000113a910_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x60000113a910_0;
    %assign/vec4/off/d v0x60000113b060_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x60000113a910_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x60000113a910_0, 0, 32;
    %jmp T_13.14;
T_13.15 ;
    %load/vec4 v0x60000113a760_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_13.16, 5;
    %load/vec4 v0x60000113a7f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000113a9a0, 4;
    %split/vec4 32;
    %assign/vec4 v0x60000113a640_0, 0;
    %assign/vec4 v0x60000113a5b0_0, 0;
    %load/vec4 v0x60000113a7f0_0;
    %addi 1, 0, 2;
    %pushi/vec4 0, 0, 2;
    %mod;
    %assign/vec4 v0x60000113a7f0_0, 0;
    %load/vec4 v0x60000113a760_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x60000113a760_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60000113b060_0, 4, 5;
    %jmp T_13.17;
T_13.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60000113b060_0, 4, 5;
T_13.17 ;
T_13.12 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x129619060;
T_14 ;
    %wait E_0x600003613f40;
    %load/vec4 v0x60000113ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113bc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113b2a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x60000113b720_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x60000113b7b0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x60000113be70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113bcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113b330_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x60000113b9f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x60000113bf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113bd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113b3c0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x60000113b960_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x60000113b570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113b450_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x60000113b690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000113b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113b8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001134090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000113bb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113b4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000113b840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001134000_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x60000113b0f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x60000113b180_0;
    %parti/s 1, 31, 6;
    %xor;
    %assign/vec4 v0x60000113bc30_0, 0;
    %load/vec4 v0x60000113b0f0_0;
    %parti/s 8, 23, 6;
    %and/r;
    %load/vec4 v0x60000113b180_0;
    %parti/s 8, 23, 6;
    %and/r;
    %or;
    %assign/vec4 v0x60000113b2a0_0, 0;
    %load/vec4 v0x60000113b0f0_0;
    %parti/s 8, 23, 6;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x60000113b0f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.3, 8;
T_14.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x60000113b0f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.3, 8;
 ; End of false expr.
    %blend;
T_14.3;
    %assign/vec4 v0x60000113b720_0, 0;
    %load/vec4 v0x60000113b180_0;
    %parti/s 8, 23, 6;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_14.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x60000113b180_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x60000113b180_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %assign/vec4 v0x60000113b7b0_0, 0;
    %load/vec4 v0x60000113b0f0_0;
    %parti/s 8, 23, 6;
    %pad/u 9;
    %load/vec4 v0x60000113b180_0;
    %parti/s 8, 23, 6;
    %pad/u 9;
    %add;
    %assign/vec4 v0x60000113be70_0, 0;
    %load/vec4 v0x60000113bc30_0;
    %assign/vec4 v0x60000113bcc0_0, 0;
    %load/vec4 v0x60000113b2a0_0;
    %assign/vec4 v0x60000113b330_0, 0;
    %load/vec4 v0x60000113b720_0;
    %pad/u 48;
    %load/vec4 v0x60000113b7b0_0;
    %pad/u 48;
    %mul;
    %assign/vec4 v0x60000113b9f0_0, 0;
    %load/vec4 v0x60000113be70_0;
    %assign/vec4 v0x60000113bf00_0, 0;
    %load/vec4 v0x60000113bcc0_0;
    %assign/vec4 v0x60000113bd50_0, 0;
    %load/vec4 v0x60000113b330_0;
    %assign/vec4 v0x60000113b3c0_0, 0;
    %load/vec4 v0x60000113b9f0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x60000113b9f0_0;
    %assign/vec4 v0x60000113b960_0, 0;
    %load/vec4 v0x60000113bf00_0;
    %addi 386, 0, 9;
    %assign/vec4 v0x60000113b570_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x60000113b9f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x60000113b960_0, 0;
    %load/vec4 v0x60000113bf00_0;
    %subi 127, 0, 9;
    %assign/vec4 v0x60000113b570_0, 0;
T_14.7 ;
    %load/vec4 v0x60000113bd50_0;
    %assign/vec4 v0x60000113bde0_0, 0;
    %load/vec4 v0x60000113b3c0_0;
    %assign/vec4 v0x60000113b450_0, 0;
    %load/vec4 v0x60000113b960_0;
    %parti/s 23, 0, 2;
    %or/r;
    %store/vec4 v0x60000113bba0_0, 0, 1;
    %load/vec4 v0x60000113b960_0;
    %parti/s 23, 24, 6;
    %load/vec4 v0x60000113b960_0;
    %parti/s 1, 23, 6;
    %pad/u 23;
    %load/vec4 v0x60000113bba0_0;
    %pad/u 23;
    %and;
    %add;
    %assign/vec4 v0x60000113b690_0, 0;
    %load/vec4 v0x60000113b570_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x60000113b600_0, 0;
    %load/vec4 v0x60000113b570_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x60000113b3c0_0;
    %nor/r;
    %and;
    %load/vec4 v0x60000113b570_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %assign/vec4 v0x60000113b8d0_0, 0;
    %load/vec4 v0x60000113b570_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x60000113b3c0_0;
    %nor/r;
    %and;
    %load/vec4 v0x60000113b570_0;
    %parti/s 1, 7, 4;
    %and;
    %assign/vec4 v0x600001134090_0, 0;
    %load/vec4 v0x60000113b450_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.8, 8;
    %load/vec4 v0x60000113bde0_0;
    %concati/vec4 0, 0, 31;
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %load/vec4 v0x60000113b8d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_14.10, 9;
    %load/vec4 v0x60000113bde0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_14.11, 9;
T_14.10 ; End of true expr.
    %load/vec4 v0x600001134090_0;
    %flag_set/vec4 10;
    %jmp/0 T_14.12, 10;
    %load/vec4 v0x60000113bde0_0;
    %concati/vec4 0, 0, 31;
    %jmp/1 T_14.13, 10;
T_14.12 ; End of true expr.
    %load/vec4 v0x60000113bde0_0;
    %load/vec4 v0x60000113b600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000113b690_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.13, 10;
 ; End of false expr.
    %blend;
T_14.13;
    %jmp/0 T_14.11, 9;
 ; End of false expr.
    %blend;
T_14.11;
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %assign/vec4 v0x60000113bb10_0, 0;
    %load/vec4 v0x60000113b450_0;
    %assign/vec4 v0x60000113b4e0_0, 0;
    %load/vec4 v0x60000113b8d0_0;
    %assign/vec4 v0x60000113b840_0, 0;
    %load/vec4 v0x600001134090_0;
    %assign/vec4 v0x600001134000_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1296128b0;
T_15 ;
    %wait E_0x600003613f40;
    %load/vec4 v0x600001135830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001135050_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000011350e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001134fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001135b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001135560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001134bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001134c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001135320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011353b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001135440_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001135170_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x600001135170_0;
    %pad/s 64;
    %cmpi/s 8, 0, 64;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x600001135170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001135200, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600001135170_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x600001135170_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600001135a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.6, 9;
    %load/vec4 v0x6000011357a0_0;
    %and;
T_15.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600001134a20_0;
    %load/vec4 v0x600001134ab0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000011350e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001135200, 0, 4;
    %load/vec4 v0x6000011350e0_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 8, 0, 64;
    %mod;
    %pad/u 3;
    %assign/vec4 v0x6000011350e0_0, 0;
    %load/vec4 v0x600001134fc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600001134fc0_0, 0;
T_15.4 ;
    %load/vec4 v0x600001135b90_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.9, 9;
    %load/vec4 v0x600001135560_0;
    %nor/r;
    %and;
T_15.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001135560_0, 0;
    %load/vec4 v0x600001134cf0_0;
    %assign/vec4 v0x600001135320_0, 0;
    %load/vec4 v0x600001134d80_0;
    %assign/vec4 v0x6000011353b0_0, 0;
    %load/vec4 v0x600001134ea0_0;
    %assign/vec4 v0x600001135440_0, 0;
    %jmp T_15.8;
T_15.7 ;
    %load/vec4 v0x600001135950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001135560_0, 0;
T_15.10 ;
T_15.8 ;
    %load/vec4 v0x600001135680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x600001135170_0, 0, 32;
T_15.14 ;
    %load/vec4 v0x600001135170_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.15, 5;
    %load/vec4 v0x600001135b90_0;
    %load/vec4 v0x600001135170_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x600001135170_0;
    %assign/vec4/off/d v0x600001135b90_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x600001135170_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x600001135170_0, 0, 32;
    %jmp T_15.14;
T_15.15 ;
    %load/vec4 v0x600001134fc0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_15.16, 5;
    %load/vec4 v0x600001135050_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x600001135200, 4;
    %split/vec4 32;
    %assign/vec4 v0x600001134c60_0, 0;
    %assign/vec4 v0x600001134bd0_0, 0;
    %load/vec4 v0x600001135050_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 8, 0, 64;
    %mod;
    %pad/u 3;
    %assign/vec4 v0x600001135050_0, 0;
    %load/vec4 v0x600001134fc0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x600001134fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001135b90_0, 4, 5;
    %jmp T_15.17;
T_15.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001135b90_0, 4, 5;
T_15.17 ;
T_15.12 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1296603a0;
T_16 ;
    %wait E_0x600003613f40;
    %load/vec4 v0x600001130750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001137f00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001130090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001130360_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x600001130480_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000011305a0_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x600001130b40_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x6000011302d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001130900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001130a20_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600001137d50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011303f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001130000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001130120_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x600001130510_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x600001130630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001130990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001130ab0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000011306c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011301b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001130240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001130870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011307e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600001137cc0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x600001130900_0, 0;
    %load/vec4 v0x600001137de0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x600001130a20_0, 0;
    %load/vec4 v0x600001137cc0_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x600001137f00_0, 0;
    %load/vec4 v0x600001137de0_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x600001130090_0, 0;
    %load/vec4 v0x600001137cc0_0;
    %parti/s 23, 0, 2;
    %assign/vec4 v0x600001130480_0, 0;
    %load/vec4 v0x600001137de0_0;
    %parti/s 23, 0, 2;
    %assign/vec4 v0x6000011305a0_0, 0;
    %load/vec4 v0x600001137de0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x600001137cc0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_16.2, 5;
    %load/vec4 v0x600001137cc0_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x600001130360_0, 0;
    %load/vec4 v0x600001137cc0_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001137cc0_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.5, 8;
T_16.4 ; End of true expr.
    %load/vec4 v0x600001137cc0_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_16.5, 8;
 ; End of false expr.
    %blend;
T_16.5;
    %assign/vec4 v0x6000011302d0_0, 0;
    %load/vec4 v0x600001137de0_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.6, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001137de0_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.7, 8;
T_16.6 ; End of true expr.
    %load/vec4 v0x600001137de0_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_16.7, 8;
 ; End of false expr.
    %blend;
T_16.7;
    %load/vec4 v0x600001137cc0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x600001137de0_0;
    %parti/s 8, 23, 6;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x600001130b40_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x600001137de0_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x600001130360_0, 0;
    %load/vec4 v0x600001137de0_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001137de0_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.9, 8;
T_16.8 ; End of true expr.
    %load/vec4 v0x600001137de0_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_16.9, 8;
 ; End of false expr.
    %blend;
T_16.9;
    %assign/vec4 v0x6000011302d0_0, 0;
    %load/vec4 v0x600001137cc0_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001137cc0_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.11, 8;
T_16.10 ; End of true expr.
    %load/vec4 v0x600001137cc0_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_16.11, 8;
 ; End of false expr.
    %blend;
T_16.11;
    %load/vec4 v0x600001137de0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x600001137cc0_0;
    %parti/s 8, 23, 6;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x600001130b40_0, 0;
T_16.3 ;
    %load/vec4 v0x600001130900_0;
    %assign/vec4 v0x600001130990_0, 0;
    %load/vec4 v0x600001130a20_0;
    %assign/vec4 v0x600001130ab0_0, 0;
    %load/vec4 v0x600001137f00_0;
    %assign/vec4 v0x600001130000_0, 0;
    %load/vec4 v0x600001130090_0;
    %assign/vec4 v0x600001130120_0, 0;
    %load/vec4 v0x600001130480_0;
    %assign/vec4 v0x600001130510_0, 0;
    %load/vec4 v0x6000011305a0_0;
    %assign/vec4 v0x600001130630_0, 0;
    %load/vec4 v0x600001130360_0;
    %assign/vec4 v0x6000011303f0_0, 0;
    %load/vec4 v0x600001130900_0;
    %load/vec4 v0x600001130a20_0;
    %cmp/e;
    %jmp/0xz  T_16.12, 4;
    %load/vec4 v0x6000011302d0_0;
    %pad/u 24;
    %load/vec4 v0x600001130b40_0;
    %pad/u 24;
    %add;
    %assign/vec4 v0x600001137d50_0, 0;
    %jmp T_16.13;
T_16.12 ;
    %load/vec4 v0x6000011302d0_0;
    %pad/u 24;
    %load/vec4 v0x600001130b40_0;
    %pad/u 24;
    %sub;
    %assign/vec4 v0x600001137d50_0, 0;
T_16.13 ;
    %load/vec4 v0x600001137d50_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %load/vec4 v0x600001137d50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x6000011306c0_0, 0;
    %load/vec4 v0x6000011303f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000011301b0_0, 0;
    %jmp T_16.15;
T_16.14 ;
    %load/vec4 v0x600001137d50_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.16, 8;
    %load/vec4 v0x600001137d50_0;
    %assign/vec4 v0x6000011306c0_0, 0;
    %load/vec4 v0x6000011303f0_0;
    %assign/vec4 v0x6000011301b0_0, 0;
    %jmp T_16.17;
T_16.16 ;
    %fork t_1, S_0x129659f20;
    %jmp t_0;
    .scope S_0x129659f20;
t_1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600001137c30_0, 0, 5;
    %load/vec4 v0x600001137d50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.18, 4;
T_16.20 ;
    %load/vec4 v0x600001137d50_0;
    %pushi/vec4 22, 0, 32;
    %load/vec4 v0x600001137c30_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.22, 9;
    %load/vec4 v0x600001137c30_0;
    %pad/u 32;
    %cmpi/u 23, 0, 32;
    %flag_get/vec4 5;
    %and;
T_16.22;
    %flag_set/vec4 8;
    %jmp/0xz T_16.21, 8;
    %load/vec4 v0x600001137c30_0;
    %addi 1, 0, 5;
    %store/vec4 v0x600001137c30_0, 0, 5;
    %jmp T_16.20;
T_16.21 ;
    %load/vec4 v0x600001137d50_0;
    %ix/getv 4, v0x600001137c30_0;
    %shiftl 4;
    %assign/vec4 v0x6000011306c0_0, 0;
    %load/vec4 v0x6000011303f0_0;
    %load/vec4 v0x600001137c30_0;
    %pad/u 8;
    %sub;
    %assign/vec4 v0x6000011301b0_0, 0;
    %jmp T_16.19;
T_16.18 ;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000011306c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011301b0_0, 0;
T_16.19 ;
    %end;
    .scope S_0x1296603a0;
t_0 %join;
T_16.17 ;
T_16.15 ;
    %load/vec4 v0x600001130990_0;
    %load/vec4 v0x600001130ab0_0;
    %cmp/e;
    %jmp/0xz  T_16.23, 4;
    %load/vec4 v0x600001130990_0;
    %assign/vec4 v0x600001130240_0, 0;
    %jmp T_16.24;
T_16.23 ;
    %load/vec4 v0x600001130120_0;
    %load/vec4 v0x600001130000_0;
    %cmp/u;
    %jmp/0xz  T_16.25, 5;
    %load/vec4 v0x600001130990_0;
    %assign/vec4 v0x600001130240_0, 0;
    %jmp T_16.26;
T_16.25 ;
    %load/vec4 v0x600001130000_0;
    %load/vec4 v0x600001130120_0;
    %cmp/u;
    %jmp/0xz  T_16.27, 5;
    %load/vec4 v0x600001130ab0_0;
    %assign/vec4 v0x600001130240_0, 0;
    %jmp T_16.28;
T_16.27 ;
    %load/vec4 v0x600001130630_0;
    %load/vec4 v0x600001130510_0;
    %cmp/u;
    %jmp/0xz  T_16.29, 5;
    %load/vec4 v0x600001130990_0;
    %assign/vec4 v0x600001130240_0, 0;
    %jmp T_16.30;
T_16.29 ;
    %load/vec4 v0x600001130ab0_0;
    %assign/vec4 v0x600001130240_0, 0;
T_16.30 ;
T_16.28 ;
T_16.26 ;
T_16.24 ;
    %load/vec4 v0x600001130240_0;
    %load/vec4 v0x6000011301b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000011306c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001130870_0, 0;
    %load/vec4 v0x600001130870_0;
    %assign/vec4 v0x6000011307e0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x129666540;
T_17 ;
    %wait E_0x600003613f40;
    %load/vec4 v0x600001131cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001131710_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000011317a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001131680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001131f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001131a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011314d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001131560_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001131830_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x600001131830_0;
    %pad/s 64;
    %cmpi/s 8, 0, 64;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x600001131830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000011318c0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600001131830_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x600001131830_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600001131e60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.6, 9;
    %load/vec4 v0x600001131c20_0;
    %and;
T_17.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600001131320_0;
    %load/vec4 v0x6000011313b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000011317a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000011318c0, 0, 4;
    %load/vec4 v0x6000011317a0_0;
    %addi 1, 0, 3;
    %pushi/vec4 0, 0, 3;
    %mod;
    %assign/vec4 v0x6000011317a0_0, 0;
    %load/vec4 v0x600001131680_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600001131680_0, 0;
T_17.4 ;
    %load/vec4 v0x600001131f80_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.9, 9;
    %load/vec4 v0x600001131a70_0;
    %nor/r;
    %and;
T_17.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001131a70_0, 0;
    %jmp T_17.8;
T_17.7 ;
    %load/vec4 v0x600001131dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001131a70_0, 0;
T_17.10 ;
T_17.8 ;
    %load/vec4 v0x600001131b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x600001131830_0, 0, 32;
T_17.14 ;
    %load/vec4 v0x600001131830_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.15, 5;
    %load/vec4 v0x600001131f80_0;
    %load/vec4 v0x600001131830_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x600001131830_0;
    %assign/vec4/off/d v0x600001131f80_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x600001131830_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x600001131830_0, 0, 32;
    %jmp T_17.14;
T_17.15 ;
    %load/vec4 v0x600001131680_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_17.16, 5;
    %load/vec4 v0x600001131710_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x6000011318c0, 4;
    %split/vec4 32;
    %assign/vec4 v0x600001131560_0, 0;
    %assign/vec4 v0x6000011314d0_0, 0;
    %load/vec4 v0x600001131710_0;
    %addi 1, 0, 3;
    %pushi/vec4 0, 0, 3;
    %mod;
    %assign/vec4 v0x600001131710_0, 0;
    %load/vec4 v0x600001131680_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x600001131680_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001131f80_0, 4, 5;
    %jmp T_17.17;
T_17.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001131f80_0, 4, 5;
T_17.17 ;
T_17.12 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x129654850;
T_18 ;
    %wait E_0x600003613f40;
    %load/vec4 v0x600001132d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001132eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011329a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600001132b50_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600001132be0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600001132fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001132f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001132a30_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x600001132d00_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600001133060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001132e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001132ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001132c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011330f0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000011327f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600001132880_0;
    %parti/s 1, 31, 6;
    %xor;
    %assign/vec4 v0x600001132eb0_0, 0;
    %load/vec4 v0x6000011327f0_0;
    %parti/s 8, 23, 6;
    %and/r;
    %load/vec4 v0x600001132880_0;
    %parti/s 8, 23, 6;
    %and/r;
    %or;
    %assign/vec4 v0x6000011329a0_0, 0;
    %load/vec4 v0x6000011327f0_0;
    %parti/s 8, 23, 6;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_18.2, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000011327f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_18.3, 8;
T_18.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000011327f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_18.3, 8;
 ; End of false expr.
    %blend;
T_18.3;
    %assign/vec4 v0x600001132b50_0, 0;
    %load/vec4 v0x600001132880_0;
    %parti/s 8, 23, 6;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_18.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001132880_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_18.5, 8;
T_18.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x600001132880_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_18.5, 8;
 ; End of false expr.
    %blend;
T_18.5;
    %assign/vec4 v0x600001132be0_0, 0;
    %load/vec4 v0x6000011327f0_0;
    %parti/s 8, 23, 6;
    %pad/u 9;
    %load/vec4 v0x600001132880_0;
    %parti/s 8, 23, 6;
    %pad/u 9;
    %add;
    %assign/vec4 v0x600001132fd0_0, 0;
    %load/vec4 v0x600001132eb0_0;
    %assign/vec4 v0x600001132f40_0, 0;
    %load/vec4 v0x6000011329a0_0;
    %assign/vec4 v0x600001132a30_0, 0;
    %load/vec4 v0x600001132b50_0;
    %pad/u 48;
    %load/vec4 v0x600001132be0_0;
    %pad/u 48;
    %mul;
    %assign/vec4 v0x600001132d00_0, 0;
    %load/vec4 v0x600001132fd0_0;
    %assign/vec4 v0x600001133060_0, 0;
    %load/vec4 v0x600001132f40_0;
    %load/vec4 v0x600001132a30_0;
    %load/vec4 v0x600001132d00_0;
    %load/vec4 v0x600001133060_0;
    %store/vec4 v0x6000011326d0_0, 0, 9;
    %store/vec4 v0x600001132370_0, 0, 48;
    %store/vec4 v0x600001132010_0, 0, 1;
    %store/vec4 v0x600001132640_0, 0, 1;
    %callf/vec4 TD_test_dynamic_alu_fixed.alu2.multiplier.core_multiplier.gen_2stage.multiplier.form_result, S_0x1296549c0;
    %split/vec4 1;
    %assign/vec4 v0x6000011330f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x600001132c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x600001132ac0_0, 0;
    %assign/vec4 v0x600001132e20_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x12965a090;
T_19 ;
    %wait E_0x600003613f40;
    %load/vec4 v0x60000110c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000110c120_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000110c1b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000110c090_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000110cc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000110c630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001133c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001133cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000110c3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000110c480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000110c510_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000110c240_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x60000110c240_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x60000110c240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000110c2d0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x60000110c240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x60000110c240_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x60000110cb40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.6, 9;
    %load/vec4 v0x60000110c870_0;
    %and;
T_19.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600001133a80_0;
    %load/vec4 v0x600001133b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000110c1b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000110c2d0, 0, 4;
    %load/vec4 v0x60000110c1b0_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 4, 0, 64;
    %mod;
    %pad/u 2;
    %assign/vec4 v0x60000110c1b0_0, 0;
    %load/vec4 v0x60000110c090_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x60000110c090_0, 0;
T_19.4 ;
    %load/vec4 v0x60000110cc60_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.9, 9;
    %load/vec4 v0x60000110c630_0;
    %nor/r;
    %and;
T_19.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000110c630_0, 0;
    %load/vec4 v0x600001133d50_0;
    %assign/vec4 v0x60000110c3f0_0, 0;
    %load/vec4 v0x600001133de0_0;
    %assign/vec4 v0x60000110c480_0, 0;
    %load/vec4 v0x600001133f00_0;
    %assign/vec4 v0x60000110c510_0, 0;
    %jmp T_19.8;
T_19.7 ;
    %load/vec4 v0x60000110ca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000110c630_0, 0;
T_19.10 ;
T_19.8 ;
    %load/vec4 v0x60000110c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x60000110c240_0, 0, 32;
T_19.14 ;
    %load/vec4 v0x60000110c240_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.15, 5;
    %load/vec4 v0x60000110cc60_0;
    %load/vec4 v0x60000110c240_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x60000110c240_0;
    %assign/vec4/off/d v0x60000110cc60_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x60000110c240_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x60000110c240_0, 0, 32;
    %jmp T_19.14;
T_19.15 ;
    %load/vec4 v0x60000110c090_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.16, 5;
    %load/vec4 v0x60000110c120_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000110c2d0, 4;
    %split/vec4 32;
    %assign/vec4 v0x600001133cc0_0, 0;
    %assign/vec4 v0x600001133c30_0, 0;
    %load/vec4 v0x60000110c120_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 4, 0, 64;
    %mod;
    %pad/u 2;
    %assign/vec4 v0x60000110c120_0, 0;
    %load/vec4 v0x60000110c090_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x60000110c090_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60000110cc60_0, 4, 5;
    %jmp T_19.17;
T_19.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60000110cc60_0, 4, 5;
T_19.17 ;
T_19.12 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x129660e70;
T_20 ;
    %wait E_0x600003613f40;
    %load/vec4 v0x60000110fde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000110f7b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000110f8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000110fa80_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x60000110fba0_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x60000110fcc0_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x600001108240_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x60000110f9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000110ff00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001108090_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000011081b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x60000110f600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000110fb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001108000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001108120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000110f840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000110f960_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x60000110fc30_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x60000110fd50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000110fe70_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x60000110f570_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x60000110ff00_0, 0;
    %load/vec4 v0x60000110f690_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x600001108090_0, 0;
    %load/vec4 v0x60000110f570_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x60000110f7b0_0, 0;
    %load/vec4 v0x60000110f690_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x60000110f8d0_0, 0;
    %load/vec4 v0x60000110f570_0;
    %parti/s 23, 0, 2;
    %assign/vec4 v0x60000110fba0_0, 0;
    %load/vec4 v0x60000110f690_0;
    %parti/s 23, 0, 2;
    %assign/vec4 v0x60000110fcc0_0, 0;
    %load/vec4 v0x60000110f690_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x60000110f570_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_20.2, 5;
    %load/vec4 v0x60000110f570_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x60000110fa80_0, 0;
    %load/vec4 v0x60000110f570_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x60000110f570_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_20.5, 8;
T_20.4 ; End of true expr.
    %load/vec4 v0x60000110f570_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_20.5, 8;
 ; End of false expr.
    %blend;
T_20.5;
    %assign/vec4 v0x60000110f9f0_0, 0;
    %load/vec4 v0x60000110f690_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.6, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x60000110f690_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_20.7, 8;
T_20.6 ; End of true expr.
    %load/vec4 v0x60000110f690_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_20.7, 8;
 ; End of false expr.
    %blend;
T_20.7;
    %load/vec4 v0x60000110f570_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x60000110f690_0;
    %parti/s 8, 23, 6;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x600001108240_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x60000110f690_0;
    %parti/s 8, 23, 6;
    %assign/vec4 v0x60000110fa80_0, 0;
    %load/vec4 v0x60000110f690_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x60000110f690_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_20.9, 8;
T_20.8 ; End of true expr.
    %load/vec4 v0x60000110f690_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_20.9, 8;
 ; End of false expr.
    %blend;
T_20.9;
    %assign/vec4 v0x60000110f9f0_0, 0;
    %load/vec4 v0x60000110f570_0;
    %parti/s 8, 23, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x60000110f570_0;
    %parti/s 22, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_20.11, 8;
T_20.10 ; End of true expr.
    %load/vec4 v0x60000110f570_0;
    %parti/s 23, 0, 2;
    %jmp/0 T_20.11, 8;
 ; End of false expr.
    %blend;
T_20.11;
    %load/vec4 v0x60000110f690_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x60000110f570_0;
    %parti/s 8, 23, 6;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x600001108240_0, 0;
T_20.3 ;
    %load/vec4 v0x60000110ff00_0;
    %assign/vec4 v0x600001108000_0, 0;
    %load/vec4 v0x600001108090_0;
    %assign/vec4 v0x600001108120_0, 0;
    %load/vec4 v0x60000110f7b0_0;
    %assign/vec4 v0x60000110f840_0, 0;
    %load/vec4 v0x60000110f8d0_0;
    %assign/vec4 v0x60000110f960_0, 0;
    %load/vec4 v0x60000110fba0_0;
    %assign/vec4 v0x60000110fc30_0, 0;
    %load/vec4 v0x60000110fcc0_0;
    %assign/vec4 v0x60000110fd50_0, 0;
    %load/vec4 v0x60000110fa80_0;
    %assign/vec4 v0x60000110fb10_0, 0;
    %load/vec4 v0x60000110ff00_0;
    %load/vec4 v0x600001108090_0;
    %cmp/e;
    %jmp/0xz  T_20.12, 4;
    %load/vec4 v0x60000110f9f0_0;
    %pad/u 24;
    %load/vec4 v0x600001108240_0;
    %pad/u 24;
    %add;
    %assign/vec4 v0x60000110f600_0, 0;
    %jmp T_20.13;
T_20.12 ;
    %load/vec4 v0x60000110f9f0_0;
    %pad/u 24;
    %load/vec4 v0x600001108240_0;
    %pad/u 24;
    %sub;
    %assign/vec4 v0x60000110f600_0, 0;
T_20.13 ;
    %load/vec4 v0x60000110f600_0;
    %load/vec4 v0x60000110fb10_0;
    %load/vec4 v0x600001108000_0;
    %load/vec4 v0x600001108120_0;
    %load/vec4 v0x60000110f840_0;
    %load/vec4 v0x60000110f960_0;
    %load/vec4 v0x60000110fc30_0;
    %load/vec4 v0x60000110fd50_0;
    %store/vec4 v0x60000110f210_0, 0, 23;
    %store/vec4 v0x60000110f180_0, 0, 23;
    %store/vec4 v0x60000110ee20_0, 0, 8;
    %store/vec4 v0x60000110ed90_0, 0, 8;
    %store/vec4 v0x60000110f450_0, 0, 1;
    %store/vec4 v0x60000110f3c0_0, 0, 1;
    %store/vec4 v0x60000110f0f0_0, 0, 8;
    %store/vec4 v0x60000110ed00_0, 0, 24;
    %callf/vec4 TD_test_dynamic_alu_fixed.alu3.adder.core_adder.gen_2stage.adder.normalize_result, S_0x129660fe0;
    %assign/vec4 v0x60000110fe70_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x129667600;
T_21 ;
    %wait E_0x600003613f40;
    %load/vec4 v0x6000011093b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001108e10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001108ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001108d80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001109680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001109170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001108bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001108c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001108f30_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x600001108f30_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x600001108f30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001108fc0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600001108f30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x600001108f30_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600001109560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.6, 9;
    %load/vec4 v0x600001109320_0;
    %and;
T_21.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600001108a20_0;
    %load/vec4 v0x600001108ab0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001108ea0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001108fc0, 0, 4;
    %load/vec4 v0x600001108ea0_0;
    %addi 1, 0, 2;
    %pushi/vec4 0, 0, 2;
    %mod;
    %assign/vec4 v0x600001108ea0_0, 0;
    %load/vec4 v0x600001108d80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x600001108d80_0, 0;
T_21.4 ;
    %load/vec4 v0x600001109680_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.9, 9;
    %load/vec4 v0x600001109170_0;
    %nor/r;
    %and;
T_21.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001109170_0, 0;
    %jmp T_21.8;
T_21.7 ;
    %load/vec4 v0x6000011094d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001109170_0, 0;
T_21.10 ;
T_21.8 ;
    %load/vec4 v0x600001109200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x600001108f30_0, 0, 32;
T_21.14 ;
    %load/vec4 v0x600001108f30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.15, 5;
    %load/vec4 v0x600001109680_0;
    %load/vec4 v0x600001108f30_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x600001108f30_0;
    %assign/vec4/off/d v0x600001109680_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x600001108f30_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x600001108f30_0, 0, 32;
    %jmp T_21.14;
T_21.15 ;
    %load/vec4 v0x600001108d80_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_21.16, 5;
    %load/vec4 v0x600001108e10_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001108fc0, 4;
    %split/vec4 32;
    %assign/vec4 v0x600001108c60_0, 0;
    %assign/vec4 v0x600001108bd0_0, 0;
    %load/vec4 v0x600001108e10_0;
    %addi 1, 0, 2;
    %pushi/vec4 0, 0, 2;
    %mod;
    %assign/vec4 v0x600001108e10_0, 0;
    %load/vec4 v0x600001108d80_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x600001108d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001109680_0, 4, 5;
    %jmp T_21.17;
T_21.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001109680_0, 4, 5;
T_21.17 ;
T_21.12 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12965ab60;
T_22 ;
    %wait E_0x600003613f40;
    %load/vec4 v0x60000110a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000110a520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001109e60_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x60000110a130_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x60000110a1c0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x60000110a6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000110a5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001109ef0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x60000110a370_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x60000110a760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000110a640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001109f80_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x60000110a2e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x60000110a0a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000110a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000110a010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000110a250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000110a7f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600001109cb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600001109d40_0;
    %parti/s 1, 31, 6;
    %xor;
    %assign/vec4 v0x60000110a520_0, 0;
    %load/vec4 v0x600001109cb0_0;
    %parti/s 8, 23, 6;
    %and/r;
    %load/vec4 v0x600001109d40_0;
    %parti/s 8, 23, 6;
    %and/r;
    %or;
    %assign/vec4 v0x600001109e60_0, 0;
    %load/vec4 v0x600001109cb0_0;
    %parti/s 8, 23, 6;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_22.2, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001109cb0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_22.3, 8;
T_22.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x600001109cb0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_22.3, 8;
 ; End of false expr.
    %blend;
T_22.3;
    %assign/vec4 v0x60000110a130_0, 0;
    %load/vec4 v0x600001109d40_0;
    %parti/s 8, 23, 6;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_22.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001109d40_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_22.5, 8;
T_22.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x600001109d40_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_22.5, 8;
 ; End of false expr.
    %blend;
T_22.5;
    %assign/vec4 v0x60000110a1c0_0, 0;
    %load/vec4 v0x600001109cb0_0;
    %parti/s 8, 23, 6;
    %pad/u 9;
    %load/vec4 v0x600001109d40_0;
    %parti/s 8, 23, 6;
    %pad/u 9;
    %add;
    %assign/vec4 v0x60000110a6d0_0, 0;
    %load/vec4 v0x60000110a520_0;
    %assign/vec4 v0x60000110a5b0_0, 0;
    %load/vec4 v0x600001109e60_0;
    %assign/vec4 v0x600001109ef0_0, 0;
    %load/vec4 v0x60000110a130_0;
    %pad/u 48;
    %load/vec4 v0x60000110a1c0_0;
    %pad/u 48;
    %mul;
    %assign/vec4 v0x60000110a370_0, 0;
    %load/vec4 v0x60000110a6d0_0;
    %assign/vec4 v0x60000110a760_0, 0;
    %load/vec4 v0x60000110a5b0_0;
    %assign/vec4 v0x60000110a640_0, 0;
    %load/vec4 v0x600001109ef0_0;
    %assign/vec4 v0x600001109f80_0, 0;
    %load/vec4 v0x60000110a370_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x60000110a370_0;
    %assign/vec4 v0x60000110a2e0_0, 0;
    %load/vec4 v0x60000110a760_0;
    %addi 386, 0, 9;
    %assign/vec4 v0x60000110a0a0_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x60000110a370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x60000110a2e0_0, 0;
    %load/vec4 v0x60000110a760_0;
    %subi 127, 0, 9;
    %assign/vec4 v0x60000110a0a0_0, 0;
T_22.7 ;
    %load/vec4 v0x60000110a640_0;
    %load/vec4 v0x600001109f80_0;
    %load/vec4 v0x60000110a2e0_0;
    %load/vec4 v0x60000110a0a0_0;
    %store/vec4 v0x6000011097a0_0, 0, 9;
    %store/vec4 v0x6000011099e0_0, 0, 48;
    %store/vec4 v0x600001109710_0, 0, 1;
    %store/vec4 v0x600001109b90_0, 0, 1;
    %callf/vec4 TD_test_dynamic_alu_fixed.alu3.multiplier.core_multiplier.gen_3stage.multiplier.form_final_result, S_0x12965acd0;
    %split/vec4 1;
    %assign/vec4 v0x60000110a7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x60000110a250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x60000110a010_0, 0;
    %assign/vec4 v0x60000110a490_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x129661150;
T_23 ;
    %wait E_0x600003613f40;
    %load/vec4 v0x600001104000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000110b7b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000110b840_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000110b720_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001104360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000110bcc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000110b330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000110b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000110ba80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000110bb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000110bba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000110b8d0_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x60000110b8d0_0;
    %pad/s 64;
    %cmpi/s 6, 0, 64;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x60000110b8d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000110b960, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x60000110b8d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x60000110b8d0_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600001104240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.6, 9;
    %load/vec4 v0x60000110bf00_0;
    %and;
T_23.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x60000110b180_0;
    %load/vec4 v0x60000110b210_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000110b840_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000110b960, 0, 4;
    %load/vec4 v0x60000110b840_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 6, 0, 64;
    %mod;
    %pad/u 3;
    %assign/vec4 v0x60000110b840_0, 0;
    %load/vec4 v0x60000110b720_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60000110b720_0, 0;
T_23.4 ;
    %load/vec4 v0x600001104360_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.9, 9;
    %load/vec4 v0x60000110bcc0_0;
    %nor/r;
    %and;
T_23.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000110bcc0_0, 0;
    %load/vec4 v0x60000110b450_0;
    %assign/vec4 v0x60000110ba80_0, 0;
    %load/vec4 v0x60000110b4e0_0;
    %assign/vec4 v0x60000110bb10_0, 0;
    %load/vec4 v0x60000110b600_0;
    %assign/vec4 v0x60000110bba0_0, 0;
    %jmp T_23.8;
T_23.7 ;
    %load/vec4 v0x600001104120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000110bcc0_0, 0;
T_23.10 ;
T_23.8 ;
    %load/vec4 v0x60000110bde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x60000110b8d0_0, 0, 32;
T_23.14 ;
    %load/vec4 v0x60000110b8d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_23.15, 5;
    %load/vec4 v0x600001104360_0;
    %load/vec4 v0x60000110b8d0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x60000110b8d0_0;
    %assign/vec4/off/d v0x600001104360_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x60000110b8d0_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x60000110b8d0_0, 0, 32;
    %jmp T_23.14;
T_23.15 ;
    %load/vec4 v0x60000110b720_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_23.16, 5;
    %load/vec4 v0x60000110b7b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000110b960, 4;
    %split/vec4 32;
    %assign/vec4 v0x60000110b3c0_0, 0;
    %assign/vec4 v0x60000110b330_0, 0;
    %load/vec4 v0x60000110b7b0_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 6, 0, 64;
    %mod;
    %pad/u 3;
    %assign/vec4 v0x60000110b7b0_0, 0;
    %load/vec4 v0x60000110b720_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x60000110b720_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001104360_0, 4, 5;
    %jmp T_23.17;
T_23.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001104360_0, 4, 5;
T_23.17 ;
T_23.12 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x129663120;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001106910_0, 0, 1;
T_24.0 ;
    %delay 5000, 0;
    %load/vec4 v0x600001106910_0;
    %inv;
    %store/vec4 v0x600001106910_0, 0, 1;
    %jmp T_24.0;
    %end;
    .thread T_24;
    .scope S_0x129663120;
T_25 ;
    %vpi_call/w 3 177 "$display", "=== Testing Dynamic ALU with Randomized Pipeline Configurations ===" {0 0 0};
    %vpi_call/w 3 178 "$display", "Configuration matrix:" {0 0 0};
    %vpi_call/w 3 179 "$display", "  ALU0: ADDER_STAGES=%d, MULT_STAGES=%d", P_0x129604950, P_0x129604ad0 {0 0 0};
    %vpi_call/w 3 180 "$display", "  ALU1: ADDER_STAGES=%d, MULT_STAGES=%d", P_0x129604990, P_0x129604b10 {0 0 0};
    %vpi_call/w 3 181 "$display", "  ALU2: ADDER_STAGES=%d, MULT_STAGES=%d", P_0x1296049d0, P_0x129604b50 {0 0 0};
    %vpi_call/w 3 182 "$display", "  ALU3: ADDER_STAGES=%d, MULT_STAGES=%d", P_0x129604a10, P_0x129604b90 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000011072a0_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x6000011072a0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_25.1, 5;
    %vpi_func 3 186 "$random" 32 {0 0 0};
    %ix/getv/s 4, v0x6000011072a0_0;
    %store/vec4a v0x600001107180, 4, 0;
    %vpi_func 3 187 "$random" 32 {0 0 0};
    %ix/getv/s 4, v0x6000011072a0_0;
    %store/vec4a v0x600001107210, 4, 0;
    %load/vec4 v0x6000011072a0_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %pad/s 2;
    %ix/getv/s 4, v0x6000011072a0_0;
    %store/vec4a v0x600001107330, 4, 0;
    %load/vec4 v0x6000011072a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz  T_25.2, 5;
    %load/vec4 v0x6000011072a0_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %jmp T_25.7;
T_25.4 ;
    %pushi/vec4 1065353216, 0, 32;
    %ix/getv/s 4, v0x6000011072a0_0;
    %store/vec4a v0x600001107180, 4, 0;
    %pushi/vec4 1073741824, 0, 32;
    %ix/getv/s 4, v0x6000011072a0_0;
    %store/vec4a v0x600001107210, 4, 0;
    %jmp T_25.7;
T_25.5 ;
    %pushi/vec4 1077936128, 0, 32;
    %ix/getv/s 4, v0x6000011072a0_0;
    %store/vec4a v0x600001107180, 4, 0;
    %pushi/vec4 1065353216, 0, 32;
    %ix/getv/s 4, v0x6000011072a0_0;
    %store/vec4a v0x600001107210, 4, 0;
    %jmp T_25.7;
T_25.6 ;
    %pushi/vec4 1073741824, 0, 32;
    %ix/getv/s 4, v0x6000011072a0_0;
    %store/vec4a v0x600001107180, 4, 0;
    %pushi/vec4 1077936128, 0, 32;
    %ix/getv/s 4, v0x6000011072a0_0;
    %store/vec4a v0x600001107210, 4, 0;
    %jmp T_25.7;
T_25.7 ;
    %pop/vec4 1;
T_25.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000011072a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000011072a0_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001106b50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001106ac0_0, 0, 32;
T_25.8 ;
    %load/vec4 v0x600001106ac0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.9, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x600001106ac0_0;
    %store/vec4a v0x6000011070f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001106ac0_0;
    %store/vec4a v0x600001106eb0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600001106ac0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x600001106ac0_0, 0, 32;
    %jmp T_25.8;
T_25.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001106fd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001106c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001106d00_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001106d90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001107450_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_25.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.11, 5;
    %jmp/1 T_25.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600003613f40;
    %jmp T_25.10;
T_25.11 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001106fd0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_25.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.13, 5;
    %jmp/1 T_25.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600003613f40;
    %jmp T_25.12;
T_25.13 ;
    %pop/vec4 1;
    %vpi_call/w 3 227 "$display", "Starting test sequence with %d transactions...", P_0x129604bd0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000011072a0_0, 0, 32;
T_25.14 ;
    %load/vec4 v0x6000011072a0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_25.15, 5;
    %ix/getv/s 4, v0x6000011072a0_0;
    %load/vec4a v0x600001107180, 4;
    %store/vec4 v0x600001106640_0, 0, 32;
    %ix/getv/s 4, v0x6000011072a0_0;
    %load/vec4a v0x600001107210, 4;
    %store/vec4 v0x600001106760_0, 0, 32;
    %ix/getv/s 4, v0x6000011072a0_0;
    %load/vec4a v0x600001107330, 4;
    %store/vec4 v0x6000011067f0_0, 0, 2;
    %fork TD_test_dynamic_alu_fixed.send_transaction, S_0x1296657a0;
    %join;
    %fork TD_test_dynamic_alu_fixed.collect_results, S_0x129665630;
    %join;
    %load/vec4 v0x6000011072a0_0;
    %pushi/vec4 20, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.16, 4;
    %load/vec4 v0x6000011072a0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 239 "$display", "Completed %d/%d tests...", S<0,vec4,s32>, P_0x129604bd0 {1 0 0};
T_25.16 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000011072a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000011072a0_0, 0, 32;
    %jmp T_25.14;
T_25.15 ;
    %vpi_call/w 3 243 "$display", "All transactions completed. Verifying results..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001106ac0_0, 0, 32;
T_25.18 ;
    %load/vec4 v0x600001106ac0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.19, 5;
    %ix/getv/s 4, v0x600001106ac0_0;
    %load/vec4a v0x6000011070f0, 4;
    %pad/u 32;
    %cmpi/ne 100, 0, 32;
    %jmp/0xz  T_25.20, 4;
    %vpi_call/w 3 248 "$display", "ERROR: ALU%d collected %d results, expected %d", v0x600001106ac0_0, &A<v0x6000011070f0, v0x600001106ac0_0 >, P_0x129604bd0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600001106b50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x600001106b50_0, 0, 32;
T_25.20 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600001106ac0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x600001106ac0_0, 0, 32;
    %jmp T_25.18;
T_25.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000011072a0_0, 0, 32;
T_25.22 ;
    %load/vec4 v0x6000011072a0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_25.23, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001106ac0_0, 0, 32;
T_25.24 ;
    %load/vec4 v0x600001106ac0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.25, 5;
    %ix/getv/s 4, v0x6000011072a0_0;
    %load/vec4a v0x600001106a30, 4;
    %load/vec4 v0x600001106ac0_0;
    %pad/s 39;
    %pad/s 46;
    %muli 100, 0, 46;
    %pad/s 47;
    %load/vec4 v0x6000011072a0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001106a30, 4;
    %cmp/ne;
    %jmp/1 T_25.28, 6;
    %flag_mov 8, 6;
    %ix/getv/s 4, v0x6000011072a0_0;
    %load/vec4a v0x6000011069a0, 4;
    %load/vec4 v0x600001106ac0_0;
    %pad/s 39;
    %pad/s 46;
    %muli 100, 0, 46;
    %pad/s 47;
    %load/vec4 v0x6000011072a0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000011069a0, 4;
    %cmp/ne;
    %flag_or 6, 8;
T_25.28;
    %jmp/0xz  T_25.26, 6;
    %vpi_call/w 3 259 "$display", "MISMATCH at test %d between ALU0 and ALU%d:", v0x6000011072a0_0, v0x600001106ac0_0 {0 0 0};
    %vpi_call/w 3 260 "$display", "  Input: a=%h, b=%h, op=%d", &A<v0x600001107180, v0x6000011072a0_0 >, &A<v0x600001107210, v0x6000011072a0_0 >, &A<v0x600001107330, v0x6000011072a0_0 > {0 0 0};
    %vpi_call/w 3 261 "$display", "  ALU0: result=%h, exception=%b", &A<v0x600001106a30, v0x6000011072a0_0 >, &A<v0x6000011069a0, v0x6000011072a0_0 > {0 0 0};
    %load/vec4 v0x600001106ac0_0;
    %pad/s 39;
    %pad/s 46;
    %muli 100, 0, 46;
    %pad/s 47;
    %load/vec4 v0x6000011072a0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001106a30, 4;
    %load/vec4 v0x600001106ac0_0;
    %pad/s 39;
    %pad/s 46;
    %muli 100, 0, 46;
    %pad/s 47;
    %load/vec4 v0x6000011072a0_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000011069a0, 4;
    %vpi_call/w 3 263 "$display", "  ALU%d: result=%h, exception=%b", v0x600001106ac0_0, S<1,vec4,u32>, S<0,vec4,u1> {2 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600001106b50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x600001106b50_0, 0, 32;
    %load/vec4 v0x600001106b50_0;
    %cmpi/s 10, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.29, 5;
    %vpi_call/w 3 269 "$display", "Too many errors, stopping comparison..." {0 0 0};
T_25.29 ;
T_25.26 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600001106ac0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x600001106ac0_0, 0, 32;
    %jmp T_25.24;
T_25.25 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6000011072a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6000011072a0_0, 0, 32;
    %jmp T_25.22;
T_25.23 ;
    %vpi_call/w 3 276 "$display", "\012=== RANDOMIZED DYNAMIC ALU TEST RESULTS ===" {0 0 0};
    %vpi_call/w 3 277 "$display", "Total tests: %d", P_0x129604bd0 {0 0 0};
    %vpi_call/w 3 278 "$display", "Pipeline configurations tested:" {0 0 0};
    %vpi_call/w 3 279 "$display", "  ALU0: ADDER_STAGES=%d, MULT_STAGES=%d", P_0x129604950, P_0x129604ad0 {0 0 0};
    %vpi_call/w 3 280 "$display", "  ALU1: ADDER_STAGES=%d, MULT_STAGES=%d", P_0x129604990, P_0x129604b10 {0 0 0};
    %vpi_call/w 3 281 "$display", "  ALU2: ADDER_STAGES=%d, MULT_STAGES=%d", P_0x1296049d0, P_0x129604b50 {0 0 0};
    %vpi_call/w 3 282 "$display", "  ALU3: ADDER_STAGES=%d, MULT_STAGES=%d", P_0x129604a10, P_0x129604b90 {0 0 0};
    %vpi_call/w 3 283 "$display", "Results collected per ALU: %d %d %d %d", &A<v0x6000011070f0, 0>, &A<v0x6000011070f0, 1>, &A<v0x6000011070f0, 2>, &A<v0x6000011070f0, 3> {0 0 0};
    %vpi_call/w 3 285 "$display", "Errors found: %d", v0x600001106b50_0 {0 0 0};
    %load/vec4 v0x600001106b50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.31, 4;
    %vpi_call/w 3 288 "$display", "\342\234\205 SUCCESS: All randomized dynamic ALU configurations produce identical results!" {0 0 0};
    %vpi_call/w 3 289 "$display", "\342\234\205 Latency-insensitive interface working correctly with proper backpressure" {0 0 0};
    %jmp T_25.32;
T_25.31 ;
    %vpi_call/w 3 291 "$display", "\342\235\214 FAILURE: Found %d mismatches between randomized configurations", v0x600001106b50_0 {0 0 0};
T_25.32 ;
    %vpi_call/w 3 294 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "tests/test_dynamic_alu_fixed.sv";
    "dynamic_alu.sv";
    "add/fp_adder_li_wrapper.sv";
    "add/fp_adder_wrapper.sv";
    "add/fp_adder_3stage.sv";
    "mul/fp_mult_li_wrapper.sv";
    "mul/fp_mult_wrapper.sv";
    "mul/fp_mult_1stage.sv";
    "add/fp_adder_1stage.sv";
    "mul/fp_mult_4stage.sv";
    "add/fp_adder_4stage.sv";
    "mul/fp_mult_2stage.sv";
    "add/fp_adder_2stage.sv";
    "mul/fp_mult_3stage.sv";
