# A53 Bareâ€‘Metal Quantized Digit Recognizer 

A minimal bareâ€‘metal Cortexâ€‘A53 demo that loads **32Ã—32 RGB BMP** from SD, runs a quantized **MobileNetâ€‘style** path 
(Depthwise 3Ã—3 + ReLU6 â†’ Pointwise 1Ã—1 â†’ Global Average Pool â†’ Softmax), and prints Topâ€‘K predictions for digits **0â€“9**.


## Project Lineage

This project is a continuation of, and builds upon, the SD-card image I/O and bareâ€‘metal scaffolding from:
- **zcu104-baremetal-imgio** â€” https://github.com/vandinhtranengg/zcu104-baremetal-imgio

The prior repository provided SD file handling and BMP loading patterns that this demo reuses and extends with a quantized
MobileNetâ€‘style pipeline (DW3Ã—3 â†’ ReLU6 â†’ PW1Ã—1 â†’ GAP â†’ Softmax) and digit classification (0â€“9).


## Features
- Reference NHWC uint8 kernels: `dwconv3x3_nhwc_u8`, `pwconv1x1_nhwc_u8`, `avgpool_global_nhwc_u8`, `softmax_u8`
- Single weight scale `w_scale` with `w_zp=128`
- SD assets: weights (`dw3x3_c3.bin`, `pw1x1_c10x3.bin`), `labels.txt`, BMP samples (`digit_0.bmp`..`digit_9.bmp`)

## Directory
- `vitis_src/` â€” Bareâ€‘metal sources (`mobilenet_bm.cpp`, `ref_kernels.*`)
- `tools/` â€” Training & export scripts (synthetic digits)
- `assets/` â€” Quantized weights, labels, and sample images
- `docs/` â€” Deep-dive and quickstart

## Build (firmware)
> Requires Xilinx/AMD Vitis IDE with Standalone A53 BSP.  
> Create a new application project, add `vitis_src/` sources, and link FatFs (`xilffs`) & timer (`xtime_l`).

## SD Card Layout
```c
0:/assets/dw3x3_c3.bin        (27 bytes)  
0:/assets/pw1x1_c10x3.bin     (30 bytes)
0:/assets/labels.txt          (10 lines: 0..9)
0:/assets/samples             (sample image folder)
```

## Pre-built Hardware Platform (XSA)

This repository includes a pre-built hardware platform:
- **`standalone_zynq_core.xsa`** â€” Vivado-exported hardware (Zynq UltraScale+ MPSoC), suitable for creating a Standalone A53 domain in Vitis.

You can use this XSA directly to create the platform and domain (Standalone on A53), then import the firmware sources and build the bareâ€‘metal app without opening Vivado.


## Getting Started

1. Build the bareâ€‘metal app in Vitis/SDK (A53 Standalone).
2. Copy assets to `0:/assets/` on SD:
   - `dw3x3_c3.bin` (27 B), `pw1x1_c10x3.bin` (30 B), `labels.txt` (10 lines).
   - BMP test images: `digit_0.bmp`..`digit_9.bmp`.
3. Run on board; UART prints timings and Topâ€‘K.

Troubleshooting:
- If timings show `DWConv: ms` only, replace float prints with integer **ms/Âµs**.
- If size mismatches occur, verify filenames and sizes:
  - DW = `Cin*3*3` = 27 bytes; PW = `Cout*Cin` = 30 bytes; labels = 10 lines.

---

## ðŸš€ What to do next

### 1) Swap in real MobileNetV1 weights (quantized INT8) 
### 2) Introduce more blocks (DW + PW) to resemble MobileNetV1
### 3) Buil the accelerator HLS IPs for:  
- DepthwiseConv3Ã—3 Operator
```c
void dwconv3x3_nhwc_u8(const tensor_u8_nhwc_t *in,const uint8_t *k3x3,const int32_t *bias,
                       float w_scale,int w_zp,tensor_u8_nhwc_t *out,int apply_relu6){
  int H=in->H,W=in->W,C=in->C;
  for(int y=0;y<H;++y)for(int x=0;x<W;++x)for(int c=0;c<C;++c){
    float acc=(bias? (float)bias[c]*in->scale*w_scale : 0.0f);
    for(int ky=-1;ky<=1;++ky){int iy=y+ky; if(iy<0||iy>=H) continue;
      for(int kx=-1;kx<=1;++kx){int ix=x+kx; if(ix<0||ix>=W) continue;
        uint8_t q_in=in->data[(iy*W+ix)*C+c];
        uint8_t q_k=k3x3[c*9+(ky+1)*3+(kx+1)];
        acc+=deq(q_in,in->scale,in->zp)*deq(q_k,w_scale,w_zp);
      }}
    uint8_t q=req(acc,out->scale,out->zp);
    if(apply_relu6){
      int q6=out->zp+(int)lrintf(6.0f/out->scale);
      if(q>q6) q=(q6>255?255:(q6<0?0:(uint8_t)q6));
      if(q<out->zp) q=(uint8_t)out->zp;
    }
    out->data[(y*W+x)*C+c]=q;
  }
}
```
- PWConv 1Ã—1 Operator
```c
void pwconv1x1_nhwc_u8(const tensor_u8_nhwc_t *in,const uint8_t *k1x1,const int32_t *bias,
                       float w_scale,int w_zp,tensor_u8_nhwc_t *out){
  int H=in->H,W=in->W,Cin=in->C,Cout=out->C;
  for(int y=0;y<H;++y)for(int x=0;x<W;++x){
    const uint8_t* vin=&in->data[(y*W+x)*Cin];
    for(int co=0;co<Cout;++co){
      float acc=(bias? (float)bias[co]*in->scale*w_scale:0.0f);
      const uint8_t* wrow=&k1x1[co*Cin];
      for(int ci=0;ci<Cin;++ci){ acc+=deq(vin[ci],in->scale,in->zp)*deq(wrow[ci],w_scale,w_zp); }
      out->data[(y*W+x)*Cout+co]=req(acc,out->scale,out->zp);
    }
  }
}
```

### System architecture Suggestion

Two standalone HLS IPs with **AXI4-Stream** data and **AXI4-Lite** control:
MM2S (AXI DMA)   â†’   DW3x3 IP   â†’   PW1x1 IP   â†’   S2MM (AXI DMA)
                    (AXI-Lite)    (AXIS-Lite)
            

- **MM2S â€” Memory-Mapped to Stream**
  - **Direction:** DDR â†’ AXI4-Stream  
  - **Purpose:** Reads data from memory and sends it as a streaming interface (feeding input data to an accelerator).  
  - **Data path:**  
    `DDR (AXI4-MM) â†’ AXI DMA (MM2S) â†’ AXI4-Stream â†’ Accelerator`

- **S2MM â€” Stream to Memory-Mapped**
  - **Direction:** AXI4-Stream â†’ DDR  
  - **Purpose:** Receives streaming data and writes it back to memory (collecting results from an accelerator).  
  - **Data path:**  
    `Accelerator â†’ AXI4-Stream â†’ AXI DMA (S2MM) â†’ DDR (AXI4-MM)`

- **AXI4-Lite registers per IP** for control/status.

- **Standalone mode:** you can run each IP with MM2S/S2MM separately  
  (e.g., `DW â†’ DDR`, then `DDR â†’ PW`) while you debug.

- **Chained mode:** once stable, connect `DW`â€™s `M_AXIS` directly to `PW`â€™s `S_AXIS` to avoid intermediate DDR traffic.


---






