<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › mach-pnx8550 › pci.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pci.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> * BRIEF MODULE DESCRIPTION</span>
<span class="cm"> * PCI specific definitions</span>
<span class="cm"> *</span>
<span class="cm"> * Author: source@mvista.com</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can distribute it and/or modify it</span>
<span class="cm"> *  under the terms of the GNU General Public License (Version 2) as</span>
<span class="cm"> *  published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License</span>
<span class="cm"> *  for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __PNX8550_PCI_H</span>
<span class="cp">#define __PNX8550_PCI_H</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>

<span class="cp">#define PCI_ACCESS_READ  0</span>
<span class="cp">#define PCI_ACCESS_WRITE 1</span>

<span class="cp">#define PCI_CMD_IOR                     0x20</span>
<span class="cp">#define PCI_CMD_IOW                     0x30</span>
<span class="cp">#define PCI_CMD_CONFIG_READ             0xa0</span>
<span class="cp">#define PCI_CMD_CONFIG_WRITE            0xb0</span>

<span class="cp">#define PCI_IO_TIMEOUT                  1000</span>
<span class="cp">#define PCI_IO_RETRY			5</span>
<span class="cm">/* Timeout for IO and CFG accesses.</span>
<span class="cm">   This is in 1/1024 th of a jiffie(=10ms)</span>
<span class="cm">   i.e. approx 10us */</span>
<span class="cp">#define PCI_IO_JIFFIES_TIMEOUT          40</span>
<span class="cp">#define PCI_IO_JIFFIES_SHIFT            10</span>

<span class="cp">#define PCI_BYTE_ENABLE_MASK		0x0000000f</span>
<span class="cp">#define PCI_CFG_BUS_SHIFT               16</span>
<span class="cp">#define PCI_CFG_FUNC_SHIFT              8</span>
<span class="cp">#define PCI_CFG_REG_SHIFT               2</span>

<span class="cp">#define PCI_BASE                  0x1be00000</span>
<span class="cp">#define PCI_SETUP                 0x00040010</span>
<span class="cp">#define PCI_DIS_REQGNT           (1&lt;&lt;30)</span>
<span class="cp">#define PCI_DIS_REQGNTA          (1&lt;&lt;29)</span>
<span class="cp">#define PCI_DIS_REQGNTB          (1&lt;&lt;28)</span>
<span class="cp">#define PCI_D2_SUPPORT           (1&lt;&lt;27)</span>
<span class="cp">#define PCI_D1_SUPPORT           (1&lt;&lt;26)</span>
<span class="cp">#define PCI_EN_TA                (1&lt;&lt;24)</span>
<span class="cp">#define PCI_EN_PCI2MMI           (1&lt;&lt;23)</span>
<span class="cp">#define PCI_EN_XIO               (1&lt;&lt;22)</span>
<span class="cp">#define PCI_BASE18_PREF          (1&lt;&lt;21)</span>
<span class="cp">#define SIZE_16M                 0x3</span>
<span class="cp">#define SIZE_32M                 0x4</span>
<span class="cp">#define SIZE_64M                 0x5</span>
<span class="cp">#define SIZE_128M                0x6</span>
<span class="cp">#define PCI_SETUP_BASE18_SIZE(X) (X&lt;&lt;18)</span>
<span class="cp">#define PCI_SETUP_BASE18_EN      (1&lt;&lt;17)</span>
<span class="cp">#define PCI_SETUP_BASE14_PREF    (1&lt;&lt;16)</span>
<span class="cp">#define PCI_SETUP_BASE14_SIZE(X) (X&lt;&lt;12)</span>
<span class="cp">#define PCI_SETUP_BASE14_EN      (1&lt;&lt;11)</span>
<span class="cp">#define PCI_SETUP_BASE10_PREF    (1&lt;&lt;10)</span>
<span class="cp">#define PCI_SETUP_BASE10_SIZE(X) (X&lt;&lt;7)</span>
<span class="cp">#define PCI_SETUP_CFGMANAGE_EN   (1&lt;&lt;1)</span>
<span class="cp">#define PCI_SETUP_PCIARB_EN      (1&lt;&lt;0)</span>

<span class="cp">#define PCI_CTRL                  0x040014</span>
<span class="cp">#define PCI_SWPB_DCS_PCI         (1&lt;&lt;16)</span>
<span class="cp">#define PCI_SWPB_PCI_PCI         (1&lt;&lt;15)</span>
<span class="cp">#define PCI_SWPB_PCI_DCS         (1&lt;&lt;14)</span>
<span class="cp">#define PCI_REG_WR_POST          (1&lt;&lt;13)</span>
<span class="cp">#define PCI_XIO_WR_POST          (1&lt;&lt;12)</span>
<span class="cp">#define PCI_PCI2_WR_POST         (1&lt;&lt;13)</span>
<span class="cp">#define PCI_PCI1_WR_POST         (1&lt;&lt;12)</span>
<span class="cp">#define PCI_SERR_SEEN            (1&lt;&lt;11)</span>
<span class="cp">#define PCI_B10_SPEC_RD          (1&lt;&lt;6)</span>
<span class="cp">#define PCI_B14_SPEC_RD          (1&lt;&lt;5)</span>
<span class="cp">#define PCI_B18_SPEC_RD          (1&lt;&lt;4)</span>
<span class="cp">#define PCI_B10_NOSUBWORD        (1&lt;&lt;3)</span>
<span class="cp">#define PCI_B14_NOSUBWORD        (1&lt;&lt;2)</span>
<span class="cp">#define PCI_B18_NOSUBWORD        (1&lt;&lt;1)</span>
<span class="cp">#define PCI_RETRY_TMREN          (1&lt;&lt;0)</span>

<span class="cp">#define PCI_BASE1_LO              0x040018</span>
<span class="cp">#define PCI_BASE1_HI              0x04001C</span>
<span class="cp">#define PCI_BASE2_LO              0x040020</span>
<span class="cp">#define PCI_BASE2_HI              0x040024</span>
<span class="cp">#define PCI_RDLIFETIM             0x040028</span>
<span class="cp">#define PCI_GPPM_ADDR             0x04002C</span>
<span class="cp">#define PCI_GPPM_WDAT             0x040030</span>
<span class="cp">#define PCI_GPPM_RDAT             0x040034</span>
<span class="cp">#define PCI_GPPM_CTRL             0x040038</span>
<span class="cp">#define GPPM_DONE                (1&lt;&lt;10)</span>
<span class="cp">#define INIT_PCI_CYCLE           (1&lt;&lt;9)</span>
<span class="cp">#define GPPM_CMD(X)              (((X)&amp;0xf)&lt;&lt;4)</span>
<span class="cp">#define GPPM_BYTEEN(X)           ((X)&amp;0xf)</span>
<span class="cp">#define PCI_UNLOCKREG             0x04003C</span>
<span class="cp">#define UNLOCK_SSID(X)           (((X)&amp;0xff)&lt;&lt;8)</span>
<span class="cp">#define UNLOCK_SETUP(X)          (((X)&amp;0xff)&lt;&lt;0)</span>
<span class="cp">#define UNLOCK_MAGIC             0xCA</span>
<span class="cp">#define PCI_DEV_VEND_ID           0x040040</span>
<span class="cp">#define DEVICE_ID(X)             (((X)&gt;&gt;16)&amp;0xffff)</span>
<span class="cp">#define VENDOR_ID(X)             (((X)&amp;0xffff))</span>
<span class="cp">#define PCI_CFG_CMDSTAT           0x040044</span>
<span class="cp">#define PCI_CFG_STATUS(X)            (((X)&gt;&gt;16)&amp;0xffff)</span>
<span class="cp">#define PCI_CFG_COMMAND(X)           ((X)&amp;0xffff)</span>
<span class="cp">#define PCI_CLASS_REV             0x040048</span>
<span class="cp">#define PCI_CLASSCODE(X)         (((X)&gt;&gt;8)&amp;0xffffff)</span>
<span class="cp">#define PCI_REVID(X)             ((X)&amp;0xff)</span>
<span class="cp">#define PCI_LAT_TMR     0x04004c</span>
<span class="cp">#define PCI_BASE10      0x040050</span>
<span class="cp">#define PCI_BASE14      0x040054</span>
<span class="cp">#define PCI_BASE18      0x040058</span>
<span class="cp">#define PCI_SUBSYS_ID   0x04006c</span>
<span class="cp">#define PCI_CAP_PTR     0x040074</span>
<span class="cp">#define PCI_CFG_MISC    0x04007c</span>
<span class="cp">#define PCI_PMC         0x040080</span>
<span class="cp">#define PCI_PWR_STATE   0x040084</span>
<span class="cp">#define PCI_IO          0x040088</span>
<span class="cp">#define PCI_SLVTUNING   0x04008C</span>
<span class="cp">#define PCI_DMATUNING   0x040090</span>
<span class="cp">#define PCI_DMAEADDR    0x040800</span>
<span class="cp">#define PCI_DMAIADDR    0x040804</span>
<span class="cp">#define PCI_DMALEN      0x040808</span>
<span class="cp">#define PCI_DMACTRL     0x04080C</span>
<span class="cp">#define PCI_XIOCTRL     0x040810</span>
<span class="cp">#define PCI_SEL0PROF    0x040814</span>
<span class="cp">#define PCI_SEL1PROF    0x040818</span>
<span class="cp">#define PCI_SEL2PROF    0x04081C</span>
<span class="cp">#define PCI_GPXIOADDR   0x040820</span>
<span class="cp">#define PCI_NANDCTRLS   0x400830</span>
<span class="cp">#define PCI_SEL3PROF    0x040834</span>
<span class="cp">#define PCI_SEL4PROF    0x040838</span>
<span class="cp">#define PCI_GPXIO_STAT  0x040FB0</span>
<span class="cp">#define PCI_GPXIO_IMASK 0x040FB4</span>
<span class="cp">#define PCI_GPXIO_ICLR  0x040FB8</span>
<span class="cp">#define PCI_GPXIO_ISET  0x040FBC</span>
<span class="cp">#define PCI_GPPM_STATUS 0x040FC0</span>
<span class="cp">#define GPPM_DONE      (1&lt;&lt;10)</span>
<span class="cp">#define GPPM_ERR       (1&lt;&lt;9)</span>
<span class="cp">#define GPPM_MPAR_ERR  (1&lt;&lt;8)</span>
<span class="cp">#define GPPM_PAR_ERR   (1&lt;&lt;7)</span>
<span class="cp">#define GPPM_R_MABORT  (1&lt;&lt;2)</span>
<span class="cp">#define GPPM_R_TABORT  (1&lt;&lt;1)</span>
<span class="cp">#define PCI_GPPM_IMASK  0x040FC4</span>
<span class="cp">#define PCI_GPPM_ICLR   0x040FC8</span>
<span class="cp">#define PCI_GPPM_ISET   0x040FCC</span>
<span class="cp">#define PCI_DMA_STATUS  0x040FD0</span>
<span class="cp">#define PCI_DMA_IMASK   0x040FD4</span>
<span class="cp">#define PCI_DMA_ICLR    0x040FD8</span>
<span class="cp">#define PCI_DMA_ISET    0x040FDC</span>
<span class="cp">#define PCI_ISTATUS     0x040FE0</span>
<span class="cp">#define PCI_IMASK       0x040FE4</span>
<span class="cp">#define PCI_ICLR        0x040FE8</span>
<span class="cp">#define PCI_ISET        0x040FEC</span>
<span class="cp">#define PCI_MOD_ID      0x040FFC</span>

<span class="cm">/*</span>
<span class="cm"> *  PCI configuration cycle AD bus definition</span>
<span class="cm"> */</span>
<span class="cm">/* Type 0 */</span>
<span class="cp">#define PCI_CFG_TYPE0_REG_SHF           0</span>
<span class="cp">#define PCI_CFG_TYPE0_FUNC_SHF          8</span>

<span class="cm">/* Type 1 */</span>
<span class="cp">#define PCI_CFG_TYPE1_REG_SHF           0</span>
<span class="cp">#define PCI_CFG_TYPE1_FUNC_SHF          8</span>
<span class="cp">#define PCI_CFG_TYPE1_DEV_SHF           11</span>
<span class="cp">#define PCI_CFG_TYPE1_BUS_SHF           16</span>

<span class="cm">/*</span>
<span class="cm"> *  Ethernet device DP83816 definition</span>
<span class="cm"> */</span>
<span class="cp">#define DP83816_IRQ_ETHER               66</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
