ISim log file
Running: D:\Projects\FPGA\ddr_sdram\DDR_TB_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Projects/FPGA/ddr_sdram/DDR_TB_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5.00us
# run all
Stopped at time : 165059 ns : File "D:/Projects/FPGA/ddr_sdram/ddr_sdram.v" Line 166
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
ERROR: at 0 ps: Signal DATA_IN index is out of bound.

ERROR: ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5.00us
# run 5.00us
# restart
# run 5.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Stopped at time : 187484 ns : File "D:/Projects/FPGA/ddr_sdram/ddr_sdram.v" Line 166
