# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 02:44:28  January 13, 2026
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		BigBrother_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY BigBrother
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "02:44:28  JANUARY 13, 2026"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE ../BigBrother.v
set_global_assignment -name HEX_FILE ../LockIn/ddfs_sin_lut.hex
set_global_assignment -name VERILOG_FILE ../VGA/src/vga_top_system.v
set_global_assignment -name VERILOG_FILE ../VGA/src/vga_controller.v
set_global_assignment -name VERILOG_FILE ../VGA/src/lockin_vga_visualizer.v
set_global_assignment -name VERILOG_FILE ../VGA/src/fft_vga_visualizer.v
set_global_assignment -name VERILOG_FILE ../LockIn/src/mixer.v
set_global_assignment -name VERILOG_FILE ../LockIn/src/lp_cic_filter.v
set_global_assignment -name VERILOG_FILE ../LockIn/src/lockin_math_top.v
set_global_assignment -name VERILOG_FILE ../LockIn/src/lockin_controller.v
set_global_assignment -name VERILOG_FILE ../LockIn/src/ddfs_sine_lut.v
set_global_assignment -name VERILOG_FILE ../LockIn/src/ddfs_core.v
set_global_assignment -name VERILOG_FILE ../LockIn/src/cordic.v
set_global_assignment -name VERILOG_FILE "../LockIn/src/Frequency control/frequency_memory.v"
set_global_assignment -name VERILOG_FILE "../LockIn/src/Frequency control/frequency_controller_top.v"
set_global_assignment -name VERILOG_FILE "../LockIn/src/Frequency control/display_control.v"
set_global_assignment -name VERILOG_FILE "../LockIn/src/Frequency control/button_edge_detector.v"
set_global_assignment -name HEX_FILE ../FFT/twiddle_factors.hex
set_global_assignment -name VERILOG_FILE ../FFT/src/twiddle_factor_rom.v
set_global_assignment -name VERILOG_FILE ../FFT/src/magnitude_approximator.v
set_global_assignment -name VERILOG_FILE ../FFT/src/fft_working_ram.v
set_global_assignment -name VERILOG_FILE ../FFT/src/fft_top.v
set_global_assignment -name VERILOG_FILE ../FFT/src/fft_controller.v
set_global_assignment -name VERILOG_FILE ../FFT/src/fft_butterfly.v
set_global_assignment -name VERILOG_FILE ../Codec/src/top_audio.v
set_global_assignment -name VERILOG_FILE ../Codec/src/i2s_double_buffer.v
set_global_assignment -name VERILOG_FILE ../Codec/src/i2s_controller.v
set_global_assignment -name VERILOG_FILE ../Codec/src/i2c_config_codec_standard.v
set_global_assignment -name QIP_FILE audio_pll.qip
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"