--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
E:/Xilinx/Neural_FPGA_Project/LearningNetwork/iseconfig/filter.filter -intstyle
ise -v 3 -s 2 -n 3 -fastpaths -xml LearningNetwork.twx LearningNetwork.ncd -o
LearningNetwork.twr LearningNetwork.pcf -ucf LearningNetwork.ucf

Design file:              LearningNetwork.ncd
Physical constraint file: LearningNetwork.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock clk associated with TIMEGRP "update" OFFSET = 
   IN 10 ns VALID 100 ns BEFORE COMP "clk" "RISING"; does not clock any 
   registered input components.
WARNING:Timing:3225 - Timing constraint TIMEGRP "update" OFFSET = IN 10 ns 
   VALID 100 ns BEFORE COMP "clk" "RISING"; ignored during timing analysis
WARNING:Timing:3224 - The clock update associated with OFFSET = IN 6 ns VALID 
   100 ns BEFORE COMP "update" "RISING"; does not clock any registered input 
   components.
WARNING:Timing:3225 - Timing constraint OFFSET = IN 6 ns VALID 100 ns BEFORE 
   COMP "update" "RISING"; ignored during timing analysis
WARNING:Timing:3224 - The clock update associated with OFFSET = OUT 50 ns AFTER 
   COMP "update" "RISING"; does not clock any registered output components.
WARNING:Timing:3225 - Timing constraint OFFSET = OUT 50 ns AFTER COMP "update" 
   "RISING"; ignored during timing analysis
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50% INPUT_JITTER 
0.06 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50% INPUT_JITTER 0.06 ns;
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 98.134ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: input_result<0>/CLK0
  Logical resource: input_result_0/CLK0
  Location pin: ILOGIC_X7Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.134ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: input_result<1>/CLK0
  Logical resource: input_result_1/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_From_CLK_TO_Update = MAXDELAY FROM TIMEGRP "clk" TO 
TIMEGRP "update" 70 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 415887314526027520000000 paths analyzed, 710 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  65.349ns.
--------------------------------------------------------------------------------

Paths for end point mM/w1Stor_7 (SLICE_X2Y21.D2), 5883699320131550200000 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          mM/w1Stor_7 (FF)
  Requirement:          70.000ns
  Data Path Delay:      63.721ns (Levels of Logic = 41)
  Clock Path Skew:      -1.560ns (2.635 - 4.195)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: input_result_0 to mM/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X10Y4.A4       net (fanout=72)       1.068   input_result<0>
    SLICE_X10Y4.AMUX     Topaa                 0.449   mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mM/weight1/Mmux_o411
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X8Y6.A2        net (fanout=1)        0.988   mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X8Y6.BMUX      Topab                 0.532   mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X3Y5.B3        net (fanout=7)        1.377   mM/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X3Y5.B         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4_SW0_SW0
    SLICE_X3Y5.A5        net (fanout=1)        0.230   N70
    SLICE_X3Y5.A         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4
    SLICE_X12Y12.D3      net (fanout=1)        1.871   mM/weightOut1<3>
    SLICE_X12Y12.DMUX    Tilo                  0.326   mM/ADDERTREE_INTERNAL_Madd_316
                                                       mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.A5      net (fanout=2)        0.465   mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.BQ      Tad_logic             1.010   mM/ADDERTREE_INTERNAL_Madd_516
                                                       mM/ADDERTREE_INTERNAL_Madd16_lut<0>4
                                                       mM/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mM/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X12Y16.B5      net (fanout=2)        0.619   mM/ADDERTREE_INTERNAL_Madd_516
    SLICE_X12Y16.DMUX    Topbd                 0.695   mM/ADDERTREE_INTERNAL_Madd_720
                                                       mM/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mM/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X11Y26.A6      net (fanout=12)       1.881   mM/ADDERTREE_INTERNAL_Madd_720
    SLICE_X11Y26.A       Tilo                  0.259   t/weightIn1<3>
                                                       mM_sig/Mram_output1411
    SLICE_X11Y26.C2      net (fanout=11)       0.553   mMOut<4>
    SLICE_X11Y26.C       Tilo                  0.259   t/weightIn1<3>
                                                       t/weight1/Mmux_o421
    SLICE_X12Y21.B4      net (fanout=1)        1.254   t/weight1/o4<1>
    SLICE_X12Y21.BMUX    Tilo                  0.326   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.C5      net (fanout=2)        0.442   t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.CQ      Tad_logic             0.973   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X10Y18.C5      net (fanout=1)        0.859   t/weight1/ADDERTREE_INTERNAL_Madd_21
    SLICE_X10Y18.CMUX    Tilo                  0.298   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.D3      net (fanout=2)        0.373   t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.DQ      Tad_logic             0.920   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y17.D3      net (fanout=3)        0.592   t/weight1/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y17.D       Tilo                  0.259   t/weightOut1<3>
                                                       t/weight1/Mmux_output4
    SLICE_X10Y14.D4      net (fanout=1)        0.680   t/weightOut1<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AX       net (fanout=2)        0.677   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tito_logic            0.784   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Topbc                 0.650   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X1Y12.B1       net (fanout=9)        1.231   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X1Y12.B        Tilo                  0.259   N177
                                                       t_sig/Mram_output1411
    SLICE_X0Y12.B2       net (fanout=5)        1.138   Output_4_OBUF
    SLICE_X0Y12.B        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW0
    SLICE_X4Y12.A4       net (fanout=3)        0.980   N556
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C1       net (fanout=9)        0.561   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)        0.551   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=18)       1.624   t/deltaKMult/multRes<4>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C2       net (fanout=2)        0.537   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y6.B15       net (fanout=16)       1.343   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   t/weightDKMult1/Mmult_multRes
                                                       t/weightDKMult1/Mmult_multRes
    SLICE_X3Y33.B4       net (fanout=34)       2.368   t/weightDKMult1/multRes<6>
    SLICE_X3Y33.B        Tilo                  0.259   weightDeltaKOutNode<15>
                                                       t/weightDKMult1/Mmux_output511
    SLICE_X3Y32.A3       net (fanout=9)        0.563   t/weightDKMult1/Mmux_output51
    SLICE_X3Y32.A        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult1/Mmux_output62_1
    SLICE_X3Y32.C2       net (fanout=15)       0.573   t/weightDKMult1/Mmux_output62
    SLICE_X3Y32.C        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.AX       net (fanout=1)        0.869   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.BMUX     Taxb                  0.292   mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X2Y31.D6       net (fanout=2)        0.962   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X2Y31.COUT     Topcyd                0.290   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.CIN      net (fanout=1)        0.135   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.BMUX     Tcinb                 0.277   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X2Y29.D2       net (fanout=2)        1.219   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_84
    SLICE_X2Y29.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X2Y26.D6       net (fanout=2)        0.572   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>
    SLICE_X2Y26.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>_rt
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
    SLICE_X3Y21.C2       net (fanout=15)       1.278   mM/weightUpdateMod1/multR/multRes<8>
    SLICE_X3Y21.C        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_posIn2711
    SLICE_X0Y28.B4       net (fanout=7)        1.025   mM/weightUpdateMod1/multAll/Mmux_posIn271
    SLICE_X0Y28.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
    SLICE_X4Y24.B3       net (fanout=2)        1.298   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_83
    SLICE_X4Y24.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X4Y21.D2       net (fanout=2)        1.241   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_84
    SLICE_X4Y21.COUT     Topcyd                0.312   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y22.BMUX     Tcinb                 0.310   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_117
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_xor<11>
    SLICE_X4Y19.D2       net (fanout=2)        1.207   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_106
    SLICE_X4Y19.DMUX     Topdd                 0.463   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X2Y21.D2       net (fanout=2)        1.330   mM/weightUpdateMod1/multAll/multRes<10>
    SLICE_X2Y21.CLK      Tas                   0.476   mM/w1Stor<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mM/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     63.721ns (25.384ns logic, 38.337ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          mM/w1Stor_7 (FF)
  Requirement:          70.000ns
  Data Path Delay:      63.720ns (Levels of Logic = 41)
  Clock Path Skew:      -1.560ns (2.635 - 4.195)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: input_result_0 to mM/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X10Y4.A4       net (fanout=72)       1.068   input_result<0>
    SLICE_X10Y4.AMUX     Topaa                 0.449   mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mM/weight1/Mmux_o411
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X8Y6.A2        net (fanout=1)        0.988   mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X8Y6.BMUX      Topab                 0.532   mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X3Y5.B3        net (fanout=7)        1.377   mM/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X3Y5.B         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4_SW0_SW0
    SLICE_X3Y5.A5        net (fanout=1)        0.230   N70
    SLICE_X3Y5.A         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4
    SLICE_X12Y12.D3      net (fanout=1)        1.871   mM/weightOut1<3>
    SLICE_X12Y12.DMUX    Tilo                  0.326   mM/ADDERTREE_INTERNAL_Madd_316
                                                       mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.AX      net (fanout=2)        0.704   mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.BQ      Tito_logic            0.770   mM/ADDERTREE_INTERNAL_Madd_516
                                                       mM/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mM/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X12Y16.B5      net (fanout=2)        0.619   mM/ADDERTREE_INTERNAL_Madd_516
    SLICE_X12Y16.DMUX    Topbd                 0.695   mM/ADDERTREE_INTERNAL_Madd_720
                                                       mM/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mM/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X11Y26.A6      net (fanout=12)       1.881   mM/ADDERTREE_INTERNAL_Madd_720
    SLICE_X11Y26.A       Tilo                  0.259   t/weightIn1<3>
                                                       mM_sig/Mram_output1411
    SLICE_X11Y26.C2      net (fanout=11)       0.553   mMOut<4>
    SLICE_X11Y26.C       Tilo                  0.259   t/weightIn1<3>
                                                       t/weight1/Mmux_o421
    SLICE_X12Y21.B4      net (fanout=1)        1.254   t/weight1/o4<1>
    SLICE_X12Y21.BMUX    Tilo                  0.326   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.C5      net (fanout=2)        0.442   t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.CQ      Tad_logic             0.973   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X10Y18.C5      net (fanout=1)        0.859   t/weight1/ADDERTREE_INTERNAL_Madd_21
    SLICE_X10Y18.CMUX    Tilo                  0.298   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.D3      net (fanout=2)        0.373   t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.DQ      Tad_logic             0.920   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y17.D3      net (fanout=3)        0.592   t/weight1/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y17.D       Tilo                  0.259   t/weightOut1<3>
                                                       t/weight1/Mmux_output4
    SLICE_X10Y14.D4      net (fanout=1)        0.680   t/weightOut1<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AX       net (fanout=2)        0.677   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tito_logic            0.784   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Topbc                 0.650   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X1Y12.B1       net (fanout=9)        1.231   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X1Y12.B        Tilo                  0.259   N177
                                                       t_sig/Mram_output1411
    SLICE_X0Y12.B2       net (fanout=5)        1.138   Output_4_OBUF
    SLICE_X0Y12.B        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW0
    SLICE_X4Y12.A4       net (fanout=3)        0.980   N556
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C1       net (fanout=9)        0.561   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)        0.551   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=18)       1.624   t/deltaKMult/multRes<4>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C2       net (fanout=2)        0.537   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y6.B15       net (fanout=16)       1.343   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   t/weightDKMult1/Mmult_multRes
                                                       t/weightDKMult1/Mmult_multRes
    SLICE_X3Y33.B4       net (fanout=34)       2.368   t/weightDKMult1/multRes<6>
    SLICE_X3Y33.B        Tilo                  0.259   weightDeltaKOutNode<15>
                                                       t/weightDKMult1/Mmux_output511
    SLICE_X3Y32.A3       net (fanout=9)        0.563   t/weightDKMult1/Mmux_output51
    SLICE_X3Y32.A        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult1/Mmux_output62_1
    SLICE_X3Y32.C2       net (fanout=15)       0.573   t/weightDKMult1/Mmux_output62
    SLICE_X3Y32.C        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.AX       net (fanout=1)        0.869   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.BMUX     Taxb                  0.292   mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X2Y31.D6       net (fanout=2)        0.962   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X2Y31.COUT     Topcyd                0.290   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.CIN      net (fanout=1)        0.135   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.BMUX     Tcinb                 0.277   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X2Y29.D2       net (fanout=2)        1.219   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_84
    SLICE_X2Y29.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X2Y26.D6       net (fanout=2)        0.572   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>
    SLICE_X2Y26.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>_rt
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
    SLICE_X3Y21.C2       net (fanout=15)       1.278   mM/weightUpdateMod1/multR/multRes<8>
    SLICE_X3Y21.C        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_posIn2711
    SLICE_X0Y28.B4       net (fanout=7)        1.025   mM/weightUpdateMod1/multAll/Mmux_posIn271
    SLICE_X0Y28.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
    SLICE_X4Y24.B3       net (fanout=2)        1.298   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_83
    SLICE_X4Y24.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X4Y21.D2       net (fanout=2)        1.241   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_84
    SLICE_X4Y21.COUT     Topcyd                0.312   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y22.BMUX     Tcinb                 0.310   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_117
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_xor<11>
    SLICE_X4Y19.D2       net (fanout=2)        1.207   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_106
    SLICE_X4Y19.DMUX     Topdd                 0.463   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X2Y21.D2       net (fanout=2)        1.330   mM/weightUpdateMod1/multAll/multRes<10>
    SLICE_X2Y21.CLK      Tas                   0.476   mM/w1Stor<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mM/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     63.720ns (25.144ns logic, 38.576ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          mM/w1Stor_7 (FF)
  Requirement:          70.000ns
  Data Path Delay:      63.667ns (Levels of Logic = 41)
  Clock Path Skew:      -1.560ns (2.635 - 4.195)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: input_result_0 to mM/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X10Y4.A4       net (fanout=72)       1.068   input_result<0>
    SLICE_X10Y4.AMUX     Topaa                 0.449   mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mM/weight1/Mmux_o411
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X8Y6.A2        net (fanout=1)        0.988   mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X8Y6.BMUX      Topab                 0.532   mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X3Y5.B3        net (fanout=7)        1.377   mM/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X3Y5.B         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4_SW0_SW0
    SLICE_X3Y5.A5        net (fanout=1)        0.230   N70
    SLICE_X3Y5.A         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4
    SLICE_X12Y12.D3      net (fanout=1)        1.871   mM/weightOut1<3>
    SLICE_X12Y12.DMUX    Tilo                  0.326   mM/ADDERTREE_INTERNAL_Madd_316
                                                       mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.A5      net (fanout=2)        0.465   mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.BQ      Tad_logic             1.010   mM/ADDERTREE_INTERNAL_Madd_516
                                                       mM/ADDERTREE_INTERNAL_Madd16_lut<0>4
                                                       mM/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mM/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X12Y16.B5      net (fanout=2)        0.619   mM/ADDERTREE_INTERNAL_Madd_516
    SLICE_X12Y16.DMUX    Topbd                 0.695   mM/ADDERTREE_INTERNAL_Madd_720
                                                       mM/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mM/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X11Y26.A6      net (fanout=12)       1.881   mM/ADDERTREE_INTERNAL_Madd_720
    SLICE_X11Y26.A       Tilo                  0.259   t/weightIn1<3>
                                                       mM_sig/Mram_output1411
    SLICE_X11Y26.C2      net (fanout=11)       0.553   mMOut<4>
    SLICE_X11Y26.C       Tilo                  0.259   t/weightIn1<3>
                                                       t/weight1/Mmux_o421
    SLICE_X12Y21.B4      net (fanout=1)        1.254   t/weight1/o4<1>
    SLICE_X12Y21.BMUX    Tilo                  0.326   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.C5      net (fanout=2)        0.442   t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.CQ      Tad_logic             0.973   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X10Y18.C5      net (fanout=1)        0.859   t/weight1/ADDERTREE_INTERNAL_Madd_21
    SLICE_X10Y18.CMUX    Tilo                  0.298   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.D3      net (fanout=2)        0.373   t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.DQ      Tad_logic             0.920   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y17.D3      net (fanout=3)        0.592   t/weight1/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y17.D       Tilo                  0.259   t/weightOut1<3>
                                                       t/weight1/Mmux_output4
    SLICE_X10Y14.D4      net (fanout=1)        0.680   t/weightOut1<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)        0.414   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tad_logic             0.993   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Topbc                 0.650   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X1Y12.B1       net (fanout=9)        1.231   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X1Y12.B        Tilo                  0.259   N177
                                                       t_sig/Mram_output1411
    SLICE_X0Y12.B2       net (fanout=5)        1.138   Output_4_OBUF
    SLICE_X0Y12.B        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW0
    SLICE_X4Y12.A4       net (fanout=3)        0.980   N556
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C1       net (fanout=9)        0.561   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)        0.551   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=18)       1.624   t/deltaKMult/multRes<4>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C2       net (fanout=2)        0.537   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y6.B15       net (fanout=16)       1.343   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   t/weightDKMult1/Mmult_multRes
                                                       t/weightDKMult1/Mmult_multRes
    SLICE_X3Y33.B4       net (fanout=34)       2.368   t/weightDKMult1/multRes<6>
    SLICE_X3Y33.B        Tilo                  0.259   weightDeltaKOutNode<15>
                                                       t/weightDKMult1/Mmux_output511
    SLICE_X3Y32.A3       net (fanout=9)        0.563   t/weightDKMult1/Mmux_output51
    SLICE_X3Y32.A        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult1/Mmux_output62_1
    SLICE_X3Y32.C2       net (fanout=15)       0.573   t/weightDKMult1/Mmux_output62
    SLICE_X3Y32.C        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.AX       net (fanout=1)        0.869   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.BMUX     Taxb                  0.292   mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X2Y31.D6       net (fanout=2)        0.962   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X2Y31.COUT     Topcyd                0.290   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.CIN      net (fanout=1)        0.135   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.BMUX     Tcinb                 0.277   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X2Y29.D2       net (fanout=2)        1.219   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_84
    SLICE_X2Y29.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X2Y26.D6       net (fanout=2)        0.572   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>
    SLICE_X2Y26.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>_rt
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
    SLICE_X3Y21.C2       net (fanout=15)       1.278   mM/weightUpdateMod1/multR/multRes<8>
    SLICE_X3Y21.C        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_posIn2711
    SLICE_X0Y28.B4       net (fanout=7)        1.025   mM/weightUpdateMod1/multAll/Mmux_posIn271
    SLICE_X0Y28.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
    SLICE_X4Y24.B3       net (fanout=2)        1.298   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_83
    SLICE_X4Y24.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X4Y21.D2       net (fanout=2)        1.241   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_84
    SLICE_X4Y21.COUT     Topcyd                0.312   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y22.BMUX     Tcinb                 0.310   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_117
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_xor<11>
    SLICE_X4Y19.D2       net (fanout=2)        1.207   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_106
    SLICE_X4Y19.DMUX     Topdd                 0.463   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X2Y21.D2       net (fanout=2)        1.330   mM/weightUpdateMod1/multAll/multRes<10>
    SLICE_X2Y21.CLK      Tas                   0.476   mM/w1Stor<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mM/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     63.667ns (25.593ns logic, 38.074ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point mM/w1Stor_7 (SLICE_X2Y21.D4), 1582144585664506400000 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          mM/w1Stor_7 (FF)
  Requirement:          70.000ns
  Data Path Delay:      63.678ns (Levels of Logic = 41)
  Clock Path Skew:      -1.560ns (2.635 - 4.195)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: input_result_0 to mM/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X10Y4.A4       net (fanout=72)       1.068   input_result<0>
    SLICE_X10Y4.AMUX     Topaa                 0.449   mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mM/weight1/Mmux_o411
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X8Y6.A2        net (fanout=1)        0.988   mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X8Y6.BMUX      Topab                 0.532   mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X3Y5.B3        net (fanout=7)        1.377   mM/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X3Y5.B         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4_SW0_SW0
    SLICE_X3Y5.A5        net (fanout=1)        0.230   N70
    SLICE_X3Y5.A         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4
    SLICE_X12Y12.D3      net (fanout=1)        1.871   mM/weightOut1<3>
    SLICE_X12Y12.DMUX    Tilo                  0.326   mM/ADDERTREE_INTERNAL_Madd_316
                                                       mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.A5      net (fanout=2)        0.465   mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.BQ      Tad_logic             1.010   mM/ADDERTREE_INTERNAL_Madd_516
                                                       mM/ADDERTREE_INTERNAL_Madd16_lut<0>4
                                                       mM/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mM/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X12Y16.B5      net (fanout=2)        0.619   mM/ADDERTREE_INTERNAL_Madd_516
    SLICE_X12Y16.DMUX    Topbd                 0.695   mM/ADDERTREE_INTERNAL_Madd_720
                                                       mM/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mM/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X11Y26.A6      net (fanout=12)       1.881   mM/ADDERTREE_INTERNAL_Madd_720
    SLICE_X11Y26.A       Tilo                  0.259   t/weightIn1<3>
                                                       mM_sig/Mram_output1411
    SLICE_X11Y26.C2      net (fanout=11)       0.553   mMOut<4>
    SLICE_X11Y26.C       Tilo                  0.259   t/weightIn1<3>
                                                       t/weight1/Mmux_o421
    SLICE_X12Y21.B4      net (fanout=1)        1.254   t/weight1/o4<1>
    SLICE_X12Y21.BMUX    Tilo                  0.326   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.C5      net (fanout=2)        0.442   t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.CQ      Tad_logic             0.973   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X10Y18.C5      net (fanout=1)        0.859   t/weight1/ADDERTREE_INTERNAL_Madd_21
    SLICE_X10Y18.CMUX    Tilo                  0.298   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.D3      net (fanout=2)        0.373   t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.DQ      Tad_logic             0.920   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y17.D3      net (fanout=3)        0.592   t/weight1/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y17.D       Tilo                  0.259   t/weightOut1<3>
                                                       t/weight1/Mmux_output4
    SLICE_X10Y14.D4      net (fanout=1)        0.680   t/weightOut1<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AX       net (fanout=2)        0.677   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tito_logic            0.784   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Topbc                 0.650   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X1Y12.B1       net (fanout=9)        1.231   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X1Y12.B        Tilo                  0.259   N177
                                                       t_sig/Mram_output1411
    SLICE_X0Y12.B2       net (fanout=5)        1.138   Output_4_OBUF
    SLICE_X0Y12.B        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW0
    SLICE_X4Y12.A4       net (fanout=3)        0.980   N556
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C1       net (fanout=9)        0.561   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)        0.551   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=18)       1.624   t/deltaKMult/multRes<4>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C2       net (fanout=2)        0.537   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y6.B15       net (fanout=16)       1.343   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   t/weightDKMult1/Mmult_multRes
                                                       t/weightDKMult1/Mmult_multRes
    SLICE_X3Y33.B4       net (fanout=34)       2.368   t/weightDKMult1/multRes<6>
    SLICE_X3Y33.B        Tilo                  0.259   weightDeltaKOutNode<15>
                                                       t/weightDKMult1/Mmux_output511
    SLICE_X3Y32.A3       net (fanout=9)        0.563   t/weightDKMult1/Mmux_output51
    SLICE_X3Y32.A        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult1/Mmux_output62_1
    SLICE_X3Y32.C2       net (fanout=15)       0.573   t/weightDKMult1/Mmux_output62
    SLICE_X3Y32.C        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.AX       net (fanout=1)        0.869   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.BMUX     Taxb                  0.292   mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X2Y31.D6       net (fanout=2)        0.962   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X2Y31.COUT     Topcyd                0.290   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.CIN      net (fanout=1)        0.135   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.BMUX     Tcinb                 0.277   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X2Y29.D2       net (fanout=2)        1.219   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_84
    SLICE_X2Y29.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X2Y26.D6       net (fanout=2)        0.572   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>
    SLICE_X2Y26.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>_rt
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
    SLICE_X3Y21.C2       net (fanout=15)       1.278   mM/weightUpdateMod1/multR/multRes<8>
    SLICE_X3Y21.C        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_posIn2711
    SLICE_X0Y28.B4       net (fanout=7)        1.025   mM/weightUpdateMod1/multAll/Mmux_posIn271
    SLICE_X0Y28.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
    SLICE_X4Y24.B3       net (fanout=2)        1.298   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_83
    SLICE_X4Y24.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X4Y21.D2       net (fanout=2)        1.241   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_84
    SLICE_X4Y21.DMUX     Topdd                 0.463   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y19.B5       net (fanout=2)        0.456   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_86
    SLICE_X4Y19.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X3Y21.A3       net (fanout=4)        1.035   mM/weightUpdateMod1/multAll/multRes<8>
    SLICE_X3Y21.A        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_output81_SW0
    SLICE_X2Y21.D4       net (fanout=1)        0.905   N215
    SLICE_X2Y21.CLK      Tas                   0.476   mM/w1Stor<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mM/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     63.678ns (25.485ns logic, 38.193ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          mM/w1Stor_7 (FF)
  Requirement:          70.000ns
  Data Path Delay:      63.677ns (Levels of Logic = 41)
  Clock Path Skew:      -1.560ns (2.635 - 4.195)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: input_result_0 to mM/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X10Y4.A4       net (fanout=72)       1.068   input_result<0>
    SLICE_X10Y4.AMUX     Topaa                 0.449   mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mM/weight1/Mmux_o411
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X8Y6.A2        net (fanout=1)        0.988   mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X8Y6.BMUX      Topab                 0.532   mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X3Y5.B3        net (fanout=7)        1.377   mM/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X3Y5.B         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4_SW0_SW0
    SLICE_X3Y5.A5        net (fanout=1)        0.230   N70
    SLICE_X3Y5.A         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4
    SLICE_X12Y12.D3      net (fanout=1)        1.871   mM/weightOut1<3>
    SLICE_X12Y12.DMUX    Tilo                  0.326   mM/ADDERTREE_INTERNAL_Madd_316
                                                       mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.AX      net (fanout=2)        0.704   mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.BQ      Tito_logic            0.770   mM/ADDERTREE_INTERNAL_Madd_516
                                                       mM/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mM/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X12Y16.B5      net (fanout=2)        0.619   mM/ADDERTREE_INTERNAL_Madd_516
    SLICE_X12Y16.DMUX    Topbd                 0.695   mM/ADDERTREE_INTERNAL_Madd_720
                                                       mM/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mM/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X11Y26.A6      net (fanout=12)       1.881   mM/ADDERTREE_INTERNAL_Madd_720
    SLICE_X11Y26.A       Tilo                  0.259   t/weightIn1<3>
                                                       mM_sig/Mram_output1411
    SLICE_X11Y26.C2      net (fanout=11)       0.553   mMOut<4>
    SLICE_X11Y26.C       Tilo                  0.259   t/weightIn1<3>
                                                       t/weight1/Mmux_o421
    SLICE_X12Y21.B4      net (fanout=1)        1.254   t/weight1/o4<1>
    SLICE_X12Y21.BMUX    Tilo                  0.326   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.C5      net (fanout=2)        0.442   t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.CQ      Tad_logic             0.973   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X10Y18.C5      net (fanout=1)        0.859   t/weight1/ADDERTREE_INTERNAL_Madd_21
    SLICE_X10Y18.CMUX    Tilo                  0.298   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.D3      net (fanout=2)        0.373   t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.DQ      Tad_logic             0.920   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y17.D3      net (fanout=3)        0.592   t/weight1/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y17.D       Tilo                  0.259   t/weightOut1<3>
                                                       t/weight1/Mmux_output4
    SLICE_X10Y14.D4      net (fanout=1)        0.680   t/weightOut1<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AX       net (fanout=2)        0.677   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tito_logic            0.784   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Topbc                 0.650   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X1Y12.B1       net (fanout=9)        1.231   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X1Y12.B        Tilo                  0.259   N177
                                                       t_sig/Mram_output1411
    SLICE_X0Y12.B2       net (fanout=5)        1.138   Output_4_OBUF
    SLICE_X0Y12.B        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW0
    SLICE_X4Y12.A4       net (fanout=3)        0.980   N556
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C1       net (fanout=9)        0.561   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)        0.551   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=18)       1.624   t/deltaKMult/multRes<4>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C2       net (fanout=2)        0.537   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y6.B15       net (fanout=16)       1.343   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   t/weightDKMult1/Mmult_multRes
                                                       t/weightDKMult1/Mmult_multRes
    SLICE_X3Y33.B4       net (fanout=34)       2.368   t/weightDKMult1/multRes<6>
    SLICE_X3Y33.B        Tilo                  0.259   weightDeltaKOutNode<15>
                                                       t/weightDKMult1/Mmux_output511
    SLICE_X3Y32.A3       net (fanout=9)        0.563   t/weightDKMult1/Mmux_output51
    SLICE_X3Y32.A        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult1/Mmux_output62_1
    SLICE_X3Y32.C2       net (fanout=15)       0.573   t/weightDKMult1/Mmux_output62
    SLICE_X3Y32.C        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.AX       net (fanout=1)        0.869   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.BMUX     Taxb                  0.292   mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X2Y31.D6       net (fanout=2)        0.962   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X2Y31.COUT     Topcyd                0.290   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.CIN      net (fanout=1)        0.135   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.BMUX     Tcinb                 0.277   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X2Y29.D2       net (fanout=2)        1.219   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_84
    SLICE_X2Y29.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X2Y26.D6       net (fanout=2)        0.572   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>
    SLICE_X2Y26.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>_rt
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
    SLICE_X3Y21.C2       net (fanout=15)       1.278   mM/weightUpdateMod1/multR/multRes<8>
    SLICE_X3Y21.C        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_posIn2711
    SLICE_X0Y28.B4       net (fanout=7)        1.025   mM/weightUpdateMod1/multAll/Mmux_posIn271
    SLICE_X0Y28.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
    SLICE_X4Y24.B3       net (fanout=2)        1.298   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_83
    SLICE_X4Y24.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X4Y21.D2       net (fanout=2)        1.241   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_84
    SLICE_X4Y21.DMUX     Topdd                 0.463   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y19.B5       net (fanout=2)        0.456   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_86
    SLICE_X4Y19.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X3Y21.A3       net (fanout=4)        1.035   mM/weightUpdateMod1/multAll/multRes<8>
    SLICE_X3Y21.A        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_output81_SW0
    SLICE_X2Y21.D4       net (fanout=1)        0.905   N215
    SLICE_X2Y21.CLK      Tas                   0.476   mM/w1Stor<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mM/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     63.677ns (25.245ns logic, 38.432ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          mM/w1Stor_7 (FF)
  Requirement:          70.000ns
  Data Path Delay:      63.624ns (Levels of Logic = 41)
  Clock Path Skew:      -1.560ns (2.635 - 4.195)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: input_result_0 to mM/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X10Y4.A4       net (fanout=72)       1.068   input_result<0>
    SLICE_X10Y4.AMUX     Topaa                 0.449   mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mM/weight1/Mmux_o411
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X8Y6.A2        net (fanout=1)        0.988   mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X8Y6.BMUX      Topab                 0.532   mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X3Y5.B3        net (fanout=7)        1.377   mM/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X3Y5.B         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4_SW0_SW0
    SLICE_X3Y5.A5        net (fanout=1)        0.230   N70
    SLICE_X3Y5.A         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4
    SLICE_X12Y12.D3      net (fanout=1)        1.871   mM/weightOut1<3>
    SLICE_X12Y12.DMUX    Tilo                  0.326   mM/ADDERTREE_INTERNAL_Madd_316
                                                       mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.A5      net (fanout=2)        0.465   mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.BQ      Tad_logic             1.010   mM/ADDERTREE_INTERNAL_Madd_516
                                                       mM/ADDERTREE_INTERNAL_Madd16_lut<0>4
                                                       mM/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mM/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X12Y16.B5      net (fanout=2)        0.619   mM/ADDERTREE_INTERNAL_Madd_516
    SLICE_X12Y16.DMUX    Topbd                 0.695   mM/ADDERTREE_INTERNAL_Madd_720
                                                       mM/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mM/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X11Y26.A6      net (fanout=12)       1.881   mM/ADDERTREE_INTERNAL_Madd_720
    SLICE_X11Y26.A       Tilo                  0.259   t/weightIn1<3>
                                                       mM_sig/Mram_output1411
    SLICE_X11Y26.C2      net (fanout=11)       0.553   mMOut<4>
    SLICE_X11Y26.C       Tilo                  0.259   t/weightIn1<3>
                                                       t/weight1/Mmux_o421
    SLICE_X12Y21.B4      net (fanout=1)        1.254   t/weight1/o4<1>
    SLICE_X12Y21.BMUX    Tilo                  0.326   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.C5      net (fanout=2)        0.442   t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.CQ      Tad_logic             0.973   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X10Y18.C5      net (fanout=1)        0.859   t/weight1/ADDERTREE_INTERNAL_Madd_21
    SLICE_X10Y18.CMUX    Tilo                  0.298   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.D3      net (fanout=2)        0.373   t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.DQ      Tad_logic             0.920   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y17.D3      net (fanout=3)        0.592   t/weight1/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y17.D       Tilo                  0.259   t/weightOut1<3>
                                                       t/weight1/Mmux_output4
    SLICE_X10Y14.D4      net (fanout=1)        0.680   t/weightOut1<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)        0.414   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tad_logic             0.993   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Topbc                 0.650   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X1Y12.B1       net (fanout=9)        1.231   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X1Y12.B        Tilo                  0.259   N177
                                                       t_sig/Mram_output1411
    SLICE_X0Y12.B2       net (fanout=5)        1.138   Output_4_OBUF
    SLICE_X0Y12.B        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW0
    SLICE_X4Y12.A4       net (fanout=3)        0.980   N556
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C1       net (fanout=9)        0.561   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)        0.551   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=18)       1.624   t/deltaKMult/multRes<4>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C2       net (fanout=2)        0.537   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y6.B15       net (fanout=16)       1.343   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   t/weightDKMult1/Mmult_multRes
                                                       t/weightDKMult1/Mmult_multRes
    SLICE_X3Y33.B4       net (fanout=34)       2.368   t/weightDKMult1/multRes<6>
    SLICE_X3Y33.B        Tilo                  0.259   weightDeltaKOutNode<15>
                                                       t/weightDKMult1/Mmux_output511
    SLICE_X3Y32.A3       net (fanout=9)        0.563   t/weightDKMult1/Mmux_output51
    SLICE_X3Y32.A        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult1/Mmux_output62_1
    SLICE_X3Y32.C2       net (fanout=15)       0.573   t/weightDKMult1/Mmux_output62
    SLICE_X3Y32.C        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.AX       net (fanout=1)        0.869   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.BMUX     Taxb                  0.292   mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X2Y31.D6       net (fanout=2)        0.962   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X2Y31.COUT     Topcyd                0.290   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.CIN      net (fanout=1)        0.135   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.BMUX     Tcinb                 0.277   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X2Y29.D2       net (fanout=2)        1.219   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_84
    SLICE_X2Y29.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X2Y26.D6       net (fanout=2)        0.572   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>
    SLICE_X2Y26.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>_rt
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
    SLICE_X3Y21.C2       net (fanout=15)       1.278   mM/weightUpdateMod1/multR/multRes<8>
    SLICE_X3Y21.C        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_posIn2711
    SLICE_X0Y28.B4       net (fanout=7)        1.025   mM/weightUpdateMod1/multAll/Mmux_posIn271
    SLICE_X0Y28.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
    SLICE_X4Y24.B3       net (fanout=2)        1.298   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_83
    SLICE_X4Y24.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X4Y21.D2       net (fanout=2)        1.241   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_84
    SLICE_X4Y21.DMUX     Topdd                 0.463   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y19.B5       net (fanout=2)        0.456   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_86
    SLICE_X4Y19.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X3Y21.A3       net (fanout=4)        1.035   mM/weightUpdateMod1/multAll/multRes<8>
    SLICE_X3Y21.A        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_output81_SW0
    SLICE_X2Y21.D4       net (fanout=1)        0.905   N215
    SLICE_X2Y21.CLK      Tas                   0.476   mM/w1Stor<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mM/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     63.624ns (25.694ns logic, 37.930ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point mR/w1Stor_7 (SLICE_X20Y21.B1), 87847333076367999000 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          mR/w1Stor_7 (FF)
  Requirement:          70.000ns
  Data Path Delay:      63.549ns (Levels of Logic = 41)
  Clock Path Skew:      -1.598ns (2.597 - 4.195)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: input_result_0 to mR/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X10Y4.A4       net (fanout=72)       1.068   input_result<0>
    SLICE_X10Y4.AMUX     Topaa                 0.449   mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mM/weight1/Mmux_o411
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X8Y6.A2        net (fanout=1)        0.988   mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X8Y6.BMUX      Topab                 0.532   mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X3Y5.B3        net (fanout=7)        1.377   mM/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X3Y5.B         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4_SW0_SW0
    SLICE_X3Y5.A5        net (fanout=1)        0.230   N70
    SLICE_X3Y5.A         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4
    SLICE_X12Y12.D3      net (fanout=1)        1.871   mM/weightOut1<3>
    SLICE_X12Y12.DMUX    Tilo                  0.326   mM/ADDERTREE_INTERNAL_Madd_316
                                                       mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.A5      net (fanout=2)        0.465   mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.BQ      Tad_logic             1.010   mM/ADDERTREE_INTERNAL_Madd_516
                                                       mM/ADDERTREE_INTERNAL_Madd16_lut<0>4
                                                       mM/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mM/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X12Y16.B5      net (fanout=2)        0.619   mM/ADDERTREE_INTERNAL_Madd_516
    SLICE_X12Y16.DMUX    Topbd                 0.695   mM/ADDERTREE_INTERNAL_Madd_720
                                                       mM/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mM/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X11Y26.A6      net (fanout=12)       1.881   mM/ADDERTREE_INTERNAL_Madd_720
    SLICE_X11Y26.A       Tilo                  0.259   t/weightIn1<3>
                                                       mM_sig/Mram_output1411
    SLICE_X11Y26.C2      net (fanout=11)       0.553   mMOut<4>
    SLICE_X11Y26.C       Tilo                  0.259   t/weightIn1<3>
                                                       t/weight1/Mmux_o421
    SLICE_X12Y21.B4      net (fanout=1)        1.254   t/weight1/o4<1>
    SLICE_X12Y21.BMUX    Tilo                  0.326   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.C5      net (fanout=2)        0.442   t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.CQ      Tad_logic             0.973   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X10Y18.C5      net (fanout=1)        0.859   t/weight1/ADDERTREE_INTERNAL_Madd_21
    SLICE_X10Y18.CMUX    Tilo                  0.298   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.D3      net (fanout=2)        0.373   t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.DQ      Tad_logic             0.920   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y17.D3      net (fanout=3)        0.592   t/weight1/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y17.D       Tilo                  0.259   t/weightOut1<3>
                                                       t/weight1/Mmux_output4
    SLICE_X10Y14.D4      net (fanout=1)        0.680   t/weightOut1<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AX       net (fanout=2)        0.677   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tito_logic            0.784   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Topbc                 0.650   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X1Y12.B1       net (fanout=9)        1.231   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X1Y12.B        Tilo                  0.259   N177
                                                       t_sig/Mram_output1411
    SLICE_X0Y12.B2       net (fanout=5)        1.138   Output_4_OBUF
    SLICE_X0Y12.B        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW0
    SLICE_X4Y12.A4       net (fanout=3)        0.980   N556
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C1       net (fanout=9)        0.561   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)        0.551   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=18)       1.624   t/deltaKMult/multRes<4>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C2       net (fanout=2)        0.537   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y8.B17       net (fanout=16)       2.162   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   t/weightDKMult2/Mmult_multRes
                                                       t/weightDKMult2/Mmult_multRes
    SLICE_X15Y38.B1      net (fanout=42)       2.437   weightDeltaKOutNode<16>
    SLICE_X15Y38.B       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<3>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output711
    SLICE_X12Y37.A5      net (fanout=9)        0.503   t/weightDKMult2/Mmux_output71
    SLICE_X12Y37.A       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output82_1
    SLICE_X13Y36.D4      net (fanout=18)       0.549   t/weightDKMult2/Mmux_output82
    SLICE_X13Y36.D       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<1>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<1>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.BX      net (fanout=1)        0.708   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<1>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.CMUX    Taxc                  0.340   mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X16Y36.A5      net (fanout=2)        0.669   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_73
    SLICE_X16Y36.BMUX    Topab                 0.532   mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<7>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X16Y32.D2      net (fanout=2)        1.238   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_84
    SLICE_X16Y32.COUT    Topcyd                0.312   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.BMUX    Tcinb                 0.310   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_xor<11>
    SLICE_X18Y31.B3      net (fanout=2)        0.923   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<10>
    SLICE_X18Y31.CMUX    Topbc                 0.613   mR/weightUpdateMod1/multR/multRes<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<10>_rt
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_xor<11>
    SLICE_X16Y25.D5      net (fanout=30)       1.172   mR/weightUpdateMod1/multR/multRes<11>
    SLICE_X16Y25.D       Tilo                  0.254   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.AX      net (fanout=1)        0.712   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.BMUX    Taxb                  0.292   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd3_xor<6>
    SLICE_X20Y25.C5      net (fanout=2)        0.863   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_53
    SLICE_X20Y25.CMUX    Topcc                 0.495   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X22Y23.A6      net (fanout=2)        0.659   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_54
    SLICE_X22Y23.AMUX    Topaa                 0.449   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X22Y20.C5      net (fanout=2)        0.655   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_56
    SLICE_X22Y20.CMUX    Topcc                 0.469   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
    SLICE_X20Y24.D4      net (fanout=7)        0.803   mR/weightUpdateMod1/multAll/multRes<5>
    SLICE_X20Y24.D       Tilo                  0.254   N436
                                                       mR/weightUpdateMod1/multAll/Mmux_output511_SW1
    SLICE_X20Y21.B1      net (fanout=1)        1.254   N436
    SLICE_X20Y21.CLK     Tas                   0.688   mR/w1Stor<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_lut<5>
                                                       mR/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mR/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     63.549ns (25.888ns logic, 37.661ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          mR/w1Stor_7 (FF)
  Requirement:          70.000ns
  Data Path Delay:      63.548ns (Levels of Logic = 41)
  Clock Path Skew:      -1.598ns (2.597 - 4.195)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: input_result_0 to mR/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X10Y4.A4       net (fanout=72)       1.068   input_result<0>
    SLICE_X10Y4.AMUX     Topaa                 0.449   mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mM/weight1/Mmux_o411
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X8Y6.A2        net (fanout=1)        0.988   mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X8Y6.BMUX      Topab                 0.532   mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X3Y5.B3        net (fanout=7)        1.377   mM/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X3Y5.B         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4_SW0_SW0
    SLICE_X3Y5.A5        net (fanout=1)        0.230   N70
    SLICE_X3Y5.A         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4
    SLICE_X12Y12.D3      net (fanout=1)        1.871   mM/weightOut1<3>
    SLICE_X12Y12.DMUX    Tilo                  0.326   mM/ADDERTREE_INTERNAL_Madd_316
                                                       mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.A5      net (fanout=2)        0.465   mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.BQ      Tad_logic             1.010   mM/ADDERTREE_INTERNAL_Madd_516
                                                       mM/ADDERTREE_INTERNAL_Madd16_lut<0>4
                                                       mM/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mM/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X12Y16.B5      net (fanout=2)        0.619   mM/ADDERTREE_INTERNAL_Madd_516
    SLICE_X12Y16.DMUX    Topbd                 0.695   mM/ADDERTREE_INTERNAL_Madd_720
                                                       mM/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mM/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X11Y26.A6      net (fanout=12)       1.881   mM/ADDERTREE_INTERNAL_Madd_720
    SLICE_X11Y26.A       Tilo                  0.259   t/weightIn1<3>
                                                       mM_sig/Mram_output1411
    SLICE_X11Y26.C2      net (fanout=11)       0.553   mMOut<4>
    SLICE_X11Y26.C       Tilo                  0.259   t/weightIn1<3>
                                                       t/weight1/Mmux_o421
    SLICE_X12Y21.B4      net (fanout=1)        1.254   t/weight1/o4<1>
    SLICE_X12Y21.BMUX    Tilo                  0.326   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.C5      net (fanout=2)        0.442   t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.CQ      Tad_logic             0.973   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X10Y18.C5      net (fanout=1)        0.859   t/weight1/ADDERTREE_INTERNAL_Madd_21
    SLICE_X10Y18.CMUX    Tilo                  0.298   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.D3      net (fanout=2)        0.373   t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.DQ      Tad_logic             0.920   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y17.D3      net (fanout=3)        0.592   t/weight1/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y17.D       Tilo                  0.259   t/weightOut1<3>
                                                       t/weight1/Mmux_output4
    SLICE_X10Y14.D4      net (fanout=1)        0.680   t/weightOut1<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AX       net (fanout=2)        0.677   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tito_logic            0.784   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Topbc                 0.650   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X1Y12.B1       net (fanout=9)        1.231   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X1Y12.B        Tilo                  0.259   N177
                                                       t_sig/Mram_output1411
    SLICE_X0Y12.B2       net (fanout=5)        1.138   Output_4_OBUF
    SLICE_X0Y12.B        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW0
    SLICE_X4Y12.A4       net (fanout=3)        0.980   N556
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C1       net (fanout=9)        0.561   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)        0.551   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=18)       1.624   t/deltaKMult/multRes<4>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C2       net (fanout=2)        0.537   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y8.B16       net (fanout=16)       2.161   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   t/weightDKMult2/Mmult_multRes
                                                       t/weightDKMult2/Mmult_multRes
    SLICE_X15Y38.B1      net (fanout=42)       2.437   weightDeltaKOutNode<16>
    SLICE_X15Y38.B       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<3>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output711
    SLICE_X12Y37.A5      net (fanout=9)        0.503   t/weightDKMult2/Mmux_output71
    SLICE_X12Y37.A       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output82_1
    SLICE_X13Y36.D4      net (fanout=18)       0.549   t/weightDKMult2/Mmux_output82
    SLICE_X13Y36.D       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<1>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<1>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.BX      net (fanout=1)        0.708   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<1>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.CMUX    Taxc                  0.340   mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X16Y36.A5      net (fanout=2)        0.669   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_73
    SLICE_X16Y36.BMUX    Topab                 0.532   mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<7>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X16Y32.D2      net (fanout=2)        1.238   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_84
    SLICE_X16Y32.COUT    Topcyd                0.312   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.BMUX    Tcinb                 0.310   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_xor<11>
    SLICE_X18Y31.B3      net (fanout=2)        0.923   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<10>
    SLICE_X18Y31.CMUX    Topbc                 0.613   mR/weightUpdateMod1/multR/multRes<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<10>_rt
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_xor<11>
    SLICE_X16Y25.D5      net (fanout=30)       1.172   mR/weightUpdateMod1/multR/multRes<11>
    SLICE_X16Y25.D       Tilo                  0.254   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.AX      net (fanout=1)        0.712   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.BMUX    Taxb                  0.292   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd3_xor<6>
    SLICE_X20Y25.C5      net (fanout=2)        0.863   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_53
    SLICE_X20Y25.CMUX    Topcc                 0.495   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X22Y23.A6      net (fanout=2)        0.659   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_54
    SLICE_X22Y23.AMUX    Topaa                 0.449   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X22Y20.C5      net (fanout=2)        0.655   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_56
    SLICE_X22Y20.CMUX    Topcc                 0.469   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
    SLICE_X20Y24.D4      net (fanout=7)        0.803   mR/weightUpdateMod1/multAll/multRes<5>
    SLICE_X20Y24.D       Tilo                  0.254   N436
                                                       mR/weightUpdateMod1/multAll/Mmux_output511_SW1
    SLICE_X20Y21.B1      net (fanout=1)        1.254   N436
    SLICE_X20Y21.CLK     Tas                   0.688   mR/w1Stor<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_lut<5>
                                                       mR/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mR/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     63.548ns (25.888ns logic, 37.660ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          mR/w1Stor_7 (FF)
  Requirement:          70.000ns
  Data Path Delay:      63.548ns (Levels of Logic = 41)
  Clock Path Skew:      -1.598ns (2.597 - 4.195)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: input_result_0 to mR/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X10Y4.A4       net (fanout=72)       1.068   input_result<0>
    SLICE_X10Y4.AMUX     Topaa                 0.449   mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mM/weight1/Mmux_o411
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X8Y6.A2        net (fanout=1)        0.988   mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X8Y6.BMUX      Topab                 0.532   mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X3Y5.B3        net (fanout=7)        1.377   mM/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X3Y5.B         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4_SW0_SW0
    SLICE_X3Y5.A5        net (fanout=1)        0.230   N70
    SLICE_X3Y5.A         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4
    SLICE_X12Y12.D3      net (fanout=1)        1.871   mM/weightOut1<3>
    SLICE_X12Y12.DMUX    Tilo                  0.326   mM/ADDERTREE_INTERNAL_Madd_316
                                                       mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.AX      net (fanout=2)        0.704   mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.BQ      Tito_logic            0.770   mM/ADDERTREE_INTERNAL_Madd_516
                                                       mM/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mM/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X12Y16.B5      net (fanout=2)        0.619   mM/ADDERTREE_INTERNAL_Madd_516
    SLICE_X12Y16.DMUX    Topbd                 0.695   mM/ADDERTREE_INTERNAL_Madd_720
                                                       mM/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mM/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X11Y26.A6      net (fanout=12)       1.881   mM/ADDERTREE_INTERNAL_Madd_720
    SLICE_X11Y26.A       Tilo                  0.259   t/weightIn1<3>
                                                       mM_sig/Mram_output1411
    SLICE_X11Y26.C2      net (fanout=11)       0.553   mMOut<4>
    SLICE_X11Y26.C       Tilo                  0.259   t/weightIn1<3>
                                                       t/weight1/Mmux_o421
    SLICE_X12Y21.B4      net (fanout=1)        1.254   t/weight1/o4<1>
    SLICE_X12Y21.BMUX    Tilo                  0.326   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.C5      net (fanout=2)        0.442   t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.CQ      Tad_logic             0.973   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X10Y18.C5      net (fanout=1)        0.859   t/weight1/ADDERTREE_INTERNAL_Madd_21
    SLICE_X10Y18.CMUX    Tilo                  0.298   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.D3      net (fanout=2)        0.373   t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.DQ      Tad_logic             0.920   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y17.D3      net (fanout=3)        0.592   t/weight1/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y17.D       Tilo                  0.259   t/weightOut1<3>
                                                       t/weight1/Mmux_output4
    SLICE_X10Y14.D4      net (fanout=1)        0.680   t/weightOut1<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AX       net (fanout=2)        0.677   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tito_logic            0.784   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Topbc                 0.650   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X1Y12.B1       net (fanout=9)        1.231   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X1Y12.B        Tilo                  0.259   N177
                                                       t_sig/Mram_output1411
    SLICE_X0Y12.B2       net (fanout=5)        1.138   Output_4_OBUF
    SLICE_X0Y12.B        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW0
    SLICE_X4Y12.A4       net (fanout=3)        0.980   N556
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C1       net (fanout=9)        0.561   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)        0.551   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=18)       1.624   t/deltaKMult/multRes<4>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C2       net (fanout=2)        0.537   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y8.B17       net (fanout=16)       2.162   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   t/weightDKMult2/Mmult_multRes
                                                       t/weightDKMult2/Mmult_multRes
    SLICE_X15Y38.B1      net (fanout=42)       2.437   weightDeltaKOutNode<16>
    SLICE_X15Y38.B       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<3>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output711
    SLICE_X12Y37.A5      net (fanout=9)        0.503   t/weightDKMult2/Mmux_output71
    SLICE_X12Y37.A       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output82_1
    SLICE_X13Y36.D4      net (fanout=18)       0.549   t/weightDKMult2/Mmux_output82
    SLICE_X13Y36.D       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<1>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<1>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.BX      net (fanout=1)        0.708   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<1>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.CMUX    Taxc                  0.340   mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X16Y36.A5      net (fanout=2)        0.669   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_73
    SLICE_X16Y36.BMUX    Topab                 0.532   mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<7>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X16Y32.D2      net (fanout=2)        1.238   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_84
    SLICE_X16Y32.COUT    Topcyd                0.312   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.BMUX    Tcinb                 0.310   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_xor<11>
    SLICE_X18Y31.B3      net (fanout=2)        0.923   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<10>
    SLICE_X18Y31.CMUX    Topbc                 0.613   mR/weightUpdateMod1/multR/multRes<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<10>_rt
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_xor<11>
    SLICE_X16Y25.D5      net (fanout=30)       1.172   mR/weightUpdateMod1/multR/multRes<11>
    SLICE_X16Y25.D       Tilo                  0.254   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.AX      net (fanout=1)        0.712   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.BMUX    Taxb                  0.292   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd3_xor<6>
    SLICE_X20Y25.C5      net (fanout=2)        0.863   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_53
    SLICE_X20Y25.CMUX    Topcc                 0.495   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X22Y23.A6      net (fanout=2)        0.659   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_54
    SLICE_X22Y23.AMUX    Topaa                 0.449   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X22Y20.C5      net (fanout=2)        0.655   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_56
    SLICE_X22Y20.CMUX    Topcc                 0.469   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
    SLICE_X20Y24.D4      net (fanout=7)        0.803   mR/weightUpdateMod1/multAll/multRes<5>
    SLICE_X20Y24.D       Tilo                  0.254   N436
                                                       mR/weightUpdateMod1/multAll/Mmux_output511_SW1
    SLICE_X20Y21.B1      net (fanout=1)        1.254   N436
    SLICE_X20Y21.CLK     Tas                   0.688   mR/w1Stor<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_lut<5>
                                                       mR/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mR/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     63.548ns (25.648ns logic, 37.900ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_From_CLK_TO_Update = MAXDELAY FROM TIMEGRP "clk" TO TIMEGRP "update" 70 ns;
--------------------------------------------------------------------------------

Paths for end point mM/w0Stor_7 (SLICE_X6Y16.D5), 7999834087783659500 paths
--------------------------------------------------------------------------------
Slack (hold path):      4.240ns (requirement - (clock path skew + uncertainty - data path))
  Source:               input_result_1 (FF)
  Destination:          mM/w0Stor_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.378ns (Levels of Logic = 6)
  Positive Clock Path Skew: 0.070ns (1.468 - 1.398)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: input_result_1 to mM/w0Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X8Y17.A4       net (fanout=72)       1.229   input_result<1>
    SLICE_X8Y17.AMUX     Topaa                 0.250   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
                                                       input_result<1>_rt.1
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd4_xor<6>
    SLICE_X8Y15.AX       net (fanout=2)        0.319   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
    SLICE_X8Y15.CMUX     Taxc                  0.194   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X10Y16.CX      net (fanout=2)        0.305   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<8>
    SLICE_X10Y16.COUT    Tcxcy                 0.062   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.CIN     net (fanout=1)        0.001   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.BMUX    Tcinb                 0.155   mM/weightUpdateMod0/multL/multRes<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_xor<11>
    SLICE_X7Y18.B4       net (fanout=5)        0.619   mM/weightUpdateMod0/multL/multRes<11>
    SLICE_X7Y18.B        Tilo                  0.156   mM/weightUpdateMod0/multAll/posIn2<1>
                                                       mM/weightUpdateMod0/multAll/Mmux_output711
    SLICE_X6Y16.D5       net (fanout=7)        0.195   mM/weightUpdateMod0/multAll/Mmux_output71
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.237   mM/w0Stor<7>
                                                       mM/weightUpdateMod0/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod0/Madd_newWeight_xor<7>
                                                       mM/w0Stor_7
    -------------------------------------------------  ---------------------------
    Total                                      4.378ns (1.710ns logic, 2.668ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.240ns (requirement - (clock path skew + uncertainty - data path))
  Source:               input_result_1 (FF)
  Destination:          mM/w0Stor_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.378ns (Levels of Logic = 6)
  Positive Clock Path Skew: 0.070ns (1.468 - 1.398)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: input_result_1 to mM/w0Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X8Y17.A4       net (fanout=72)       1.229   input_result<1>
    SLICE_X8Y17.AMUX     Topaa                 0.250   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
                                                       input_result<1>_rt.1
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd4_xor<6>
    SLICE_X8Y15.AX       net (fanout=2)        0.319   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
    SLICE_X8Y15.COUT     Taxcy                 0.126   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X8Y16.CIN      net (fanout=1)        0.001   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X8Y16.AMUX     Tcina                 0.126   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_xor<11>
    SLICE_X10Y17.AX      net (fanout=2)        0.312   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<10>
    SLICE_X10Y17.BMUX    Taxb                  0.152   mM/weightUpdateMod0/multL/multRes<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_xor<11>
    SLICE_X7Y18.B4       net (fanout=5)        0.619   mM/weightUpdateMod0/multL/multRes<11>
    SLICE_X7Y18.B        Tilo                  0.156   mM/weightUpdateMod0/multAll/posIn2<1>
                                                       mM/weightUpdateMod0/multAll/Mmux_output711
    SLICE_X6Y16.D5       net (fanout=7)        0.195   mM/weightUpdateMod0/multAll/Mmux_output71
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.237   mM/w0Stor<7>
                                                       mM/weightUpdateMod0/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod0/Madd_newWeight_xor<7>
                                                       mM/w0Stor_7
    -------------------------------------------------  ---------------------------
    Total                                      4.378ns (1.703ns logic, 2.675ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               input_result_1 (FF)
  Destination:          mM/w0Stor_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.433ns (Levels of Logic = 6)
  Positive Clock Path Skew: 0.070ns (1.468 - 1.398)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: input_result_1 to mM/w0Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X8Y17.A4       net (fanout=72)       1.229   input_result<1>
    SLICE_X8Y17.AMUX     Topaa                 0.250   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
                                                       input_result<1>_rt.1
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd4_xor<6>
    SLICE_X8Y15.AX       net (fanout=2)        0.319   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
    SLICE_X8Y15.BMUX     Taxb                  0.149   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X10Y16.BX      net (fanout=2)        0.366   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<7>
    SLICE_X10Y16.COUT    Tbxcy                 0.101   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.CIN     net (fanout=1)        0.001   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.BMUX    Tcinb                 0.155   mM/weightUpdateMod0/multL/multRes<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_xor<11>
    SLICE_X7Y18.B4       net (fanout=5)        0.619   mM/weightUpdateMod0/multL/multRes<11>
    SLICE_X7Y18.B        Tilo                  0.156   mM/weightUpdateMod0/multAll/posIn2<1>
                                                       mM/weightUpdateMod0/multAll/Mmux_output711
    SLICE_X6Y16.D5       net (fanout=7)        0.195   mM/weightUpdateMod0/multAll/Mmux_output71
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.237   mM/w0Stor<7>
                                                       mM/weightUpdateMod0/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod0/Madd_newWeight_xor<7>
                                                       mM/w0Stor_7
    -------------------------------------------------  ---------------------------
    Total                                      4.433ns (1.704ns logic, 2.729ns route)
                                                       (38.4% logic, 61.6% route)
--------------------------------------------------------------------------------

Paths for end point mM/w0Stor_2 (SLICE_X6Y15.C5), 7999834087783659500 paths
--------------------------------------------------------------------------------
Slack (hold path):      4.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               input_result_1 (FF)
  Destination:          mM/w0Stor_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.498ns (Levels of Logic = 6)
  Positive Clock Path Skew: 0.131ns (1.529 - 1.398)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: input_result_1 to mM/w0Stor_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X8Y17.A4       net (fanout=72)       1.229   input_result<1>
    SLICE_X8Y17.AMUX     Topaa                 0.250   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
                                                       input_result<1>_rt.1
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd4_xor<6>
    SLICE_X8Y15.AX       net (fanout=2)        0.319   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
    SLICE_X8Y15.CMUX     Taxc                  0.194   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X10Y16.CX      net (fanout=2)        0.305   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<8>
    SLICE_X10Y16.COUT    Tcxcy                 0.062   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.CIN     net (fanout=1)        0.001   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.BMUX    Tcinb                 0.155   mM/weightUpdateMod0/multL/multRes<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_xor<11>
    SLICE_X7Y18.B4       net (fanout=5)        0.619   mM/weightUpdateMod0/multL/multRes<11>
    SLICE_X7Y18.B        Tilo                  0.156   mM/weightUpdateMod0/multAll/posIn2<1>
                                                       mM/weightUpdateMod0/multAll/Mmux_output711
    SLICE_X6Y15.C5       net (fanout=7)        0.286   mM/weightUpdateMod0/multAll/Mmux_output71
    SLICE_X6Y15.CLK      Tah         (-Th)    -0.266   mM/w0Stor<3>
                                                       mM/weightUpdateMod0/Madd_newWeight_lut<2>
                                                       mM/weightUpdateMod0/Madd_newWeight_cy<3>
                                                       mM/w0Stor_2
    -------------------------------------------------  ---------------------------
    Total                                      4.498ns (1.739ns logic, 2.759ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------

Paths for end point mM/w0Stor_2 (SLICE_X6Y15.C5), 7999834087783659500 paths
--------------------------------------------------------------------------------
Slack (hold path):      4.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               input_result_1 (FF)
  Destination:          mM/w0Stor_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.498ns (Levels of Logic = 6)
  Positive Clock Path Skew: 0.131ns (1.529 - 1.398)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: input_result_1 to mM/w0Stor_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X8Y17.A4       net (fanout=72)       1.229   input_result<1>
    SLICE_X8Y17.AMUX     Topaa                 0.250   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
                                                       input_result<1>_rt.1
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd4_xor<6>
    SLICE_X8Y15.AX       net (fanout=2)        0.319   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
    SLICE_X8Y15.COUT     Taxcy                 0.126   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X8Y16.CIN      net (fanout=1)        0.001   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X8Y16.AMUX     Tcina                 0.126   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_xor<11>
    SLICE_X10Y17.AX      net (fanout=2)        0.312   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<10>
    SLICE_X10Y17.BMUX    Taxb                  0.152   mM/weightUpdateMod0/multL/multRes<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_xor<11>
    SLICE_X7Y18.B4       net (fanout=5)        0.619   mM/weightUpdateMod0/multL/multRes<11>
    SLICE_X7Y18.B        Tilo                  0.156   mM/weightUpdateMod0/multAll/posIn2<1>
                                                       mM/weightUpdateMod0/multAll/Mmux_output711
    SLICE_X6Y15.C5       net (fanout=7)        0.286   mM/weightUpdateMod0/multAll/Mmux_output71
    SLICE_X6Y15.CLK      Tah         (-Th)    -0.266   mM/w0Stor<3>
                                                       mM/weightUpdateMod0/Madd_newWeight_lut<2>
                                                       mM/weightUpdateMod0/Madd_newWeight_cy<3>
                                                       mM/w0Stor_2
    -------------------------------------------------  ---------------------------
    Total                                      4.498ns (1.732ns logic, 2.766ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------

Paths for end point mM/w0Stor_2 (SLICE_X6Y15.C5), 7999834087783659500 paths
--------------------------------------------------------------------------------
Slack (hold path):      4.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               input_result_1 (FF)
  Destination:          mM/w0Stor_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.553ns (Levels of Logic = 6)
  Positive Clock Path Skew: 0.131ns (1.529 - 1.398)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: input_result_1 to mM/w0Stor_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X8Y17.A4       net (fanout=72)       1.229   input_result<1>
    SLICE_X8Y17.AMUX     Topaa                 0.250   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
                                                       input_result<1>_rt.1
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd4_xor<6>
    SLICE_X8Y15.AX       net (fanout=2)        0.319   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
    SLICE_X8Y15.BMUX     Taxb                  0.149   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X10Y16.BX      net (fanout=2)        0.366   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<7>
    SLICE_X10Y16.COUT    Tbxcy                 0.101   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.CIN     net (fanout=1)        0.001   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.BMUX    Tcinb                 0.155   mM/weightUpdateMod0/multL/multRes<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_xor<11>
    SLICE_X7Y18.B4       net (fanout=5)        0.619   mM/weightUpdateMod0/multL/multRes<11>
    SLICE_X7Y18.B        Tilo                  0.156   mM/weightUpdateMod0/multAll/posIn2<1>
                                                       mM/weightUpdateMod0/multAll/Mmux_output711
    SLICE_X6Y15.C5       net (fanout=7)        0.286   mM/weightUpdateMod0/multAll/Mmux_output71
    SLICE_X6Y15.CLK      Tah         (-Th)    -0.266   mM/w0Stor<3>
                                                       mM/weightUpdateMod0/Madd_newWeight_lut<2>
                                                       mM/weightUpdateMod0/Madd_newWeight_cy<3>
                                                       mM/w0Stor_2
    -------------------------------------------------  ---------------------------
    Total                                      4.553ns (1.733ns logic, 2.820ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

Paths for end point mM/w0Stor_3 (SLICE_X6Y15.C5), 7999834087783659500 paths
--------------------------------------------------------------------------------
Slack (hold path):      4.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               input_result_1 (FF)
  Destination:          mM/w0Stor_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.505ns (Levels of Logic = 6)
  Positive Clock Path Skew: 0.131ns (1.529 - 1.398)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: input_result_1 to mM/w0Stor_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X8Y17.A4       net (fanout=72)       1.229   input_result<1>
    SLICE_X8Y17.AMUX     Topaa                 0.250   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
                                                       input_result<1>_rt.1
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd4_xor<6>
    SLICE_X8Y15.AX       net (fanout=2)        0.319   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
    SLICE_X8Y15.CMUX     Taxc                  0.194   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X10Y16.CX      net (fanout=2)        0.305   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<8>
    SLICE_X10Y16.COUT    Tcxcy                 0.062   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.CIN     net (fanout=1)        0.001   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.BMUX    Tcinb                 0.155   mM/weightUpdateMod0/multL/multRes<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_xor<11>
    SLICE_X7Y18.B4       net (fanout=5)        0.619   mM/weightUpdateMod0/multL/multRes<11>
    SLICE_X7Y18.B        Tilo                  0.156   mM/weightUpdateMod0/multAll/posIn2<1>
                                                       mM/weightUpdateMod0/multAll/Mmux_output711
    SLICE_X6Y15.C5       net (fanout=7)        0.286   mM/weightUpdateMod0/multAll/Mmux_output71
    SLICE_X6Y15.CLK      Tah         (-Th)    -0.273   mM/w0Stor<3>
                                                       mM/weightUpdateMod0/Madd_newWeight_lut<2>
                                                       mM/weightUpdateMod0/Madd_newWeight_cy<3>
                                                       mM/w0Stor_3
    -------------------------------------------------  ---------------------------
    Total                                      4.505ns (1.746ns logic, 2.759ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------

Paths for end point mM/w0Stor_3 (SLICE_X6Y15.C5), 7999834087783659500 paths
--------------------------------------------------------------------------------
Slack (hold path):      4.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               input_result_1 (FF)
  Destination:          mM/w0Stor_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.505ns (Levels of Logic = 6)
  Positive Clock Path Skew: 0.131ns (1.529 - 1.398)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: input_result_1 to mM/w0Stor_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X8Y17.A4       net (fanout=72)       1.229   input_result<1>
    SLICE_X8Y17.AMUX     Topaa                 0.250   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
                                                       input_result<1>_rt.1
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd4_xor<6>
    SLICE_X8Y15.AX       net (fanout=2)        0.319   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
    SLICE_X8Y15.COUT     Taxcy                 0.126   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X8Y16.CIN      net (fanout=1)        0.001   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X8Y16.AMUX     Tcina                 0.126   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_xor<11>
    SLICE_X10Y17.AX      net (fanout=2)        0.312   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<10>
    SLICE_X10Y17.BMUX    Taxb                  0.152   mM/weightUpdateMod0/multL/multRes<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_xor<11>
    SLICE_X7Y18.B4       net (fanout=5)        0.619   mM/weightUpdateMod0/multL/multRes<11>
    SLICE_X7Y18.B        Tilo                  0.156   mM/weightUpdateMod0/multAll/posIn2<1>
                                                       mM/weightUpdateMod0/multAll/Mmux_output711
    SLICE_X6Y15.C5       net (fanout=7)        0.286   mM/weightUpdateMod0/multAll/Mmux_output71
    SLICE_X6Y15.CLK      Tah         (-Th)    -0.273   mM/w0Stor<3>
                                                       mM/weightUpdateMod0/Madd_newWeight_lut<2>
                                                       mM/weightUpdateMod0/Madd_newWeight_cy<3>
                                                       mM/w0Stor_3
    -------------------------------------------------  ---------------------------
    Total                                      4.505ns (1.739ns logic, 2.766ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

Paths for end point mM/w0Stor_3 (SLICE_X6Y15.C5), 7999834087783659500 paths
--------------------------------------------------------------------------------
Slack (hold path):      4.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               input_result_1 (FF)
  Destination:          mM/w0Stor_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.560ns (Levels of Logic = 6)
  Positive Clock Path Skew: 0.131ns (1.529 - 1.398)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    update_IBUF_BUFG rising
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.116ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: input_result_1 to mM/w0Stor_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X8Y17.A4       net (fanout=72)       1.229   input_result<1>
    SLICE_X8Y17.AMUX     Topaa                 0.250   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
                                                       input_result<1>_rt.1
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd4_xor<6>
    SLICE_X8Y15.AX       net (fanout=2)        0.319   mM/weightUpdateMod0/multL/Mmult_multRes_Madd_64
    SLICE_X8Y15.BMUX     Taxb                  0.149   mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd6_cy<9>
    SLICE_X10Y16.BX      net (fanout=2)        0.366   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_lut<7>
    SLICE_X10Y16.COUT    Tbxcy                 0.101   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.CIN     net (fanout=1)        0.001   mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_cy<9>
    SLICE_X10Y17.BMUX    Tcinb                 0.155   mM/weightUpdateMod0/multL/multRes<11>
                                                       mM/weightUpdateMod0/multL/Mmult_multRes_Madd7_xor<11>
    SLICE_X7Y18.B4       net (fanout=5)        0.619   mM/weightUpdateMod0/multL/multRes<11>
    SLICE_X7Y18.B        Tilo                  0.156   mM/weightUpdateMod0/multAll/posIn2<1>
                                                       mM/weightUpdateMod0/multAll/Mmux_output711
    SLICE_X6Y15.C5       net (fanout=7)        0.286   mM/weightUpdateMod0/multAll/Mmux_output71
    SLICE_X6Y15.CLK      Tah         (-Th)    -0.273   mM/w0Stor<3>
                                                       mM/weightUpdateMod0/Madd_newWeight_lut<2>
                                                       mM/weightUpdateMod0/Madd_newWeight_cy<3>
                                                       mM/w0Stor_3
    -------------------------------------------------  ---------------------------
    Total                                      4.560ns (1.740ns logic, 2.820ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_update = PERIOD TIMEGRP "update" 200 ns HIGH 50% 
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 489485081432305050000000 paths analyzed, 1036 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 130.612ns.
--------------------------------------------------------------------------------

Paths for end point mM/w1Stor_7 (SLICE_X2Y21.D2), 6924911965931040700000 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mL/weightIn0_2 (FF)
  Destination:          mM/w1Stor_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      65.198ns (Levels of Logic = 41)
  Clock Path Skew:      -0.047ns (0.725 - 0.772)
  Source Clock:         update_IBUF_BUFG falling at 100.000ns
  Destination Clock:    update_IBUF_BUFG rising at 200.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mL/weightIn0_2 to mM/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.CQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_2
    SLICE_X14Y3.C1       net (fanout=4)        4.342   mL/weightIn0<2>
    SLICE_X14Y3.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o431
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.C3       net (fanout=1)        0.627   mL/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X14Y1.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd_21_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B1       net (fanout=6)        1.298   mL/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)        0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A4       net (fanout=1)        1.100   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B4       net (fanout=2)        0.334   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B5      net (fanout=2)        0.698   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A3      net (fanout=11)       2.351   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X17Y15.B5      net (fanout=11)       1.756   mLOut<4>
    SLICE_X17Y15.B       Tilo                  0.259   t/weight0/o0<2>
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.B3      net (fanout=2)        1.017   t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.BQ      Tad_logic             0.902   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>1
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_11_rt
    SLICE_X16Y15.B4      net (fanout=1)        0.517   t/weight0/ADDERTREE_INTERNAL_Madd_11
    SLICE_X16Y15.BMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.C5      net (fanout=2)        0.442   t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.CQ      Tad_logic             0.973   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_23_rt
    SLICE_X13Y14.A5      net (fanout=5)        0.685   t/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X13Y14.A       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output511_SW0
    SLICE_X13Y14.B5      net (fanout=1)        0.440   N439
    SLICE_X13Y14.B       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output52
    SLICE_X10Y15.A2      net (fanout=2)        0.982   t/weightOut0<4>
    SLICE_X10Y15.AMUX    Topaa                 0.449   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.A3       net (fanout=1)        1.080   t/ADDERTREE_INTERNAL_Madd_4
    SLICE_X6Y11.AMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.B4       net (fanout=2)        0.334   t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.BQ       Tad_logic             0.902   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Topbc                 0.650   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X1Y12.B1       net (fanout=9)        1.231   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X1Y12.B        Tilo                  0.259   N177
                                                       t_sig/Mram_output1411
    SLICE_X0Y12.B2       net (fanout=5)        1.138   Output_4_OBUF
    SLICE_X0Y12.B        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW0
    SLICE_X4Y12.A4       net (fanout=3)        0.980   N556
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C1       net (fanout=9)        0.561   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)        0.551   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=18)       1.624   t/deltaKMult/multRes<4>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C2       net (fanout=2)        0.537   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y6.B15       net (fanout=16)       1.343   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   t/weightDKMult1/Mmult_multRes
                                                       t/weightDKMult1/Mmult_multRes
    SLICE_X3Y33.B4       net (fanout=34)       2.368   t/weightDKMult1/multRes<6>
    SLICE_X3Y33.B        Tilo                  0.259   weightDeltaKOutNode<15>
                                                       t/weightDKMult1/Mmux_output511
    SLICE_X3Y32.A3       net (fanout=9)        0.563   t/weightDKMult1/Mmux_output51
    SLICE_X3Y32.A        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult1/Mmux_output62_1
    SLICE_X3Y32.C2       net (fanout=15)       0.573   t/weightDKMult1/Mmux_output62
    SLICE_X3Y32.C        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.AX       net (fanout=1)        0.869   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.BMUX     Taxb                  0.292   mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X2Y31.D6       net (fanout=2)        0.962   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X2Y31.COUT     Topcyd                0.290   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.CIN      net (fanout=1)        0.135   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.BMUX     Tcinb                 0.277   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X2Y29.D2       net (fanout=2)        1.219   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_84
    SLICE_X2Y29.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X2Y26.D6       net (fanout=2)        0.572   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>
    SLICE_X2Y26.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>_rt
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
    SLICE_X3Y21.C2       net (fanout=15)       1.278   mM/weightUpdateMod1/multR/multRes<8>
    SLICE_X3Y21.C        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_posIn2711
    SLICE_X0Y28.B4       net (fanout=7)        1.025   mM/weightUpdateMod1/multAll/Mmux_posIn271
    SLICE_X0Y28.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
    SLICE_X4Y24.B3       net (fanout=2)        1.298   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_83
    SLICE_X4Y24.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X4Y21.D2       net (fanout=2)        1.241   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_84
    SLICE_X4Y21.COUT     Topcyd                0.312   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y22.BMUX     Tcinb                 0.310   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_117
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_xor<11>
    SLICE_X4Y19.D2       net (fanout=2)        1.207   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_106
    SLICE_X4Y19.DMUX     Topdd                 0.463   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X2Y21.D2       net (fanout=2)        1.330   mM/weightUpdateMod1/multAll/multRes<10>
    SLICE_X2Y21.CLK      Tas                   0.476   mM/w1Stor<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mM/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     65.198ns (23.834ns logic, 41.364ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          mM/w1Stor_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      65.191ns (Levels of Logic = 41)
  Clock Path Skew:      -0.047ns (0.725 - 0.772)
  Source Clock:         update_IBUF_BUFG falling at 100.000ns
  Destination Clock:    update_IBUF_BUFG rising at 200.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to mM/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A2       net (fanout=11)       4.127   mL/weightIn0<0>
    SLICE_X14Y3.BMUX     Topab                 0.519   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.B3       net (fanout=1)        0.641   mL/weight0/ADDERTREE_INTERNAL_Madd_11
    SLICE_X14Y1.CMUX     Topbc                 0.613   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd_11_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B1       net (fanout=6)        1.298   mL/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)        0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A4       net (fanout=1)        1.100   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B4       net (fanout=2)        0.334   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B5      net (fanout=2)        0.698   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A3      net (fanout=11)       2.351   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X17Y15.B5      net (fanout=11)       1.756   mLOut<4>
    SLICE_X17Y15.B       Tilo                  0.259   t/weight0/o0<2>
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.B3      net (fanout=2)        1.017   t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.BQ      Tad_logic             0.902   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>1
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_11_rt
    SLICE_X16Y15.B4      net (fanout=1)        0.517   t/weight0/ADDERTREE_INTERNAL_Madd_11
    SLICE_X16Y15.BMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.C5      net (fanout=2)        0.442   t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.CQ      Tad_logic             0.973   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_23_rt
    SLICE_X13Y14.A5      net (fanout=5)        0.685   t/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X13Y14.A       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output511_SW0
    SLICE_X13Y14.B5      net (fanout=1)        0.440   N439
    SLICE_X13Y14.B       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output52
    SLICE_X10Y15.A2      net (fanout=2)        0.982   t/weightOut0<4>
    SLICE_X10Y15.AMUX    Topaa                 0.449   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.A3       net (fanout=1)        1.080   t/ADDERTREE_INTERNAL_Madd_4
    SLICE_X6Y11.AMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.B4       net (fanout=2)        0.334   t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.BQ       Tad_logic             0.902   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Topbc                 0.650   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X1Y12.B1       net (fanout=9)        1.231   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X1Y12.B        Tilo                  0.259   N177
                                                       t_sig/Mram_output1411
    SLICE_X0Y12.B2       net (fanout=5)        1.138   Output_4_OBUF
    SLICE_X0Y12.B        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW0
    SLICE_X4Y12.A4       net (fanout=3)        0.980   N556
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C1       net (fanout=9)        0.561   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)        0.551   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=18)       1.624   t/deltaKMult/multRes<4>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C2       net (fanout=2)        0.537   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y6.B15       net (fanout=16)       1.343   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   t/weightDKMult1/Mmult_multRes
                                                       t/weightDKMult1/Mmult_multRes
    SLICE_X3Y33.B4       net (fanout=34)       2.368   t/weightDKMult1/multRes<6>
    SLICE_X3Y33.B        Tilo                  0.259   weightDeltaKOutNode<15>
                                                       t/weightDKMult1/Mmux_output511
    SLICE_X3Y32.A3       net (fanout=9)        0.563   t/weightDKMult1/Mmux_output51
    SLICE_X3Y32.A        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult1/Mmux_output62_1
    SLICE_X3Y32.C2       net (fanout=15)       0.573   t/weightDKMult1/Mmux_output62
    SLICE_X3Y32.C        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.AX       net (fanout=1)        0.869   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.BMUX     Taxb                  0.292   mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X2Y31.D6       net (fanout=2)        0.962   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X2Y31.COUT     Topcyd                0.290   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.CIN      net (fanout=1)        0.135   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.BMUX     Tcinb                 0.277   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X2Y29.D2       net (fanout=2)        1.219   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_84
    SLICE_X2Y29.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X2Y26.D6       net (fanout=2)        0.572   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>
    SLICE_X2Y26.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>_rt
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
    SLICE_X3Y21.C2       net (fanout=15)       1.278   mM/weightUpdateMod1/multR/multRes<8>
    SLICE_X3Y21.C        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_posIn2711
    SLICE_X0Y28.B4       net (fanout=7)        1.025   mM/weightUpdateMod1/multAll/Mmux_posIn271
    SLICE_X0Y28.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
    SLICE_X4Y24.B3       net (fanout=2)        1.298   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_83
    SLICE_X4Y24.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X4Y21.D2       net (fanout=2)        1.241   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_84
    SLICE_X4Y21.COUT     Topcyd                0.312   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y22.BMUX     Tcinb                 0.310   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_117
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_xor<11>
    SLICE_X4Y19.D2       net (fanout=2)        1.207   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_106
    SLICE_X4Y19.DMUX     Topdd                 0.463   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X2Y21.D2       net (fanout=2)        1.330   mM/weightUpdateMod1/multAll/multRes<10>
    SLICE_X2Y21.CLK      Tas                   0.476   mM/w1Stor<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mM/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     65.191ns (24.028ns logic, 41.163ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          mM/w1Stor_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      65.150ns (Levels of Logic = 41)
  Clock Path Skew:      -0.047ns (0.725 - 0.772)
  Source Clock:         update_IBUF_BUFG falling at 100.000ns
  Destination Clock:    update_IBUF_BUFG rising at 200.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to mM/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A2       net (fanout=11)       4.127   mL/weightIn0<0>
    SLICE_X14Y3.CMUX     Topac                 0.636   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.C3       net (fanout=1)        0.627   mL/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X14Y1.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd_21_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B1       net (fanout=6)        1.298   mL/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)        0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A4       net (fanout=1)        1.100   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B4       net (fanout=2)        0.334   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B5      net (fanout=2)        0.698   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A3      net (fanout=11)       2.351   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X17Y15.B5      net (fanout=11)       1.756   mLOut<4>
    SLICE_X17Y15.B       Tilo                  0.259   t/weight0/o0<2>
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.B3      net (fanout=2)        1.017   t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.BQ      Tad_logic             0.902   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>1
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_11_rt
    SLICE_X16Y15.B4      net (fanout=1)        0.517   t/weight0/ADDERTREE_INTERNAL_Madd_11
    SLICE_X16Y15.BMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.C5      net (fanout=2)        0.442   t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.CQ      Tad_logic             0.973   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_23_rt
    SLICE_X13Y14.A5      net (fanout=5)        0.685   t/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X13Y14.A       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output511_SW0
    SLICE_X13Y14.B5      net (fanout=1)        0.440   N439
    SLICE_X13Y14.B       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output52
    SLICE_X10Y15.A2      net (fanout=2)        0.982   t/weightOut0<4>
    SLICE_X10Y15.AMUX    Topaa                 0.449   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.A3       net (fanout=1)        1.080   t/ADDERTREE_INTERNAL_Madd_4
    SLICE_X6Y11.AMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.B4       net (fanout=2)        0.334   t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.BQ       Tad_logic             0.902   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Topbc                 0.650   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X1Y12.B1       net (fanout=9)        1.231   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X1Y12.B        Tilo                  0.259   N177
                                                       t_sig/Mram_output1411
    SLICE_X0Y12.B2       net (fanout=5)        1.138   Output_4_OBUF
    SLICE_X0Y12.B        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW0
    SLICE_X4Y12.A4       net (fanout=3)        0.980   N556
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C1       net (fanout=9)        0.561   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)        0.551   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=18)       1.624   t/deltaKMult/multRes<4>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C2       net (fanout=2)        0.537   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y6.B15       net (fanout=16)       1.343   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   t/weightDKMult1/Mmult_multRes
                                                       t/weightDKMult1/Mmult_multRes
    SLICE_X3Y33.B4       net (fanout=34)       2.368   t/weightDKMult1/multRes<6>
    SLICE_X3Y33.B        Tilo                  0.259   weightDeltaKOutNode<15>
                                                       t/weightDKMult1/Mmux_output511
    SLICE_X3Y32.A3       net (fanout=9)        0.563   t/weightDKMult1/Mmux_output51
    SLICE_X3Y32.A        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult1/Mmux_output62_1
    SLICE_X3Y32.C2       net (fanout=15)       0.573   t/weightDKMult1/Mmux_output62
    SLICE_X3Y32.C        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.AX       net (fanout=1)        0.869   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.BMUX     Taxb                  0.292   mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X2Y31.D6       net (fanout=2)        0.962   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X2Y31.COUT     Topcyd                0.290   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.CIN      net (fanout=1)        0.135   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.BMUX     Tcinb                 0.277   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X2Y29.D2       net (fanout=2)        1.219   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_84
    SLICE_X2Y29.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X2Y26.D6       net (fanout=2)        0.572   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>
    SLICE_X2Y26.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>_rt
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
    SLICE_X3Y21.C2       net (fanout=15)       1.278   mM/weightUpdateMod1/multR/multRes<8>
    SLICE_X3Y21.C        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_posIn2711
    SLICE_X0Y28.B4       net (fanout=7)        1.025   mM/weightUpdateMod1/multAll/Mmux_posIn271
    SLICE_X0Y28.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
    SLICE_X4Y24.B3       net (fanout=2)        1.298   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_83
    SLICE_X4Y24.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X4Y21.D2       net (fanout=2)        1.241   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_84
    SLICE_X4Y21.COUT     Topcyd                0.312   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y22.BMUX     Tcinb                 0.310   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_117
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_xor<11>
    SLICE_X4Y19.D2       net (fanout=2)        1.207   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_106
    SLICE_X4Y19.DMUX     Topdd                 0.463   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X2Y21.D2       net (fanout=2)        1.330   mM/weightUpdateMod1/multAll/multRes<10>
    SLICE_X2Y21.CLK      Tas                   0.476   mM/w1Stor<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mM/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     65.150ns (24.001ns logic, 41.149ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point mM/w1Stor_7 (SLICE_X2Y21.D4), 1862129822916490800000 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mL/weightIn0_2 (FF)
  Destination:          mM/w1Stor_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      65.155ns (Levels of Logic = 41)
  Clock Path Skew:      -0.047ns (0.725 - 0.772)
  Source Clock:         update_IBUF_BUFG falling at 100.000ns
  Destination Clock:    update_IBUF_BUFG rising at 200.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mL/weightIn0_2 to mM/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.CQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_2
    SLICE_X14Y3.C1       net (fanout=4)        4.342   mL/weightIn0<2>
    SLICE_X14Y3.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o431
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.C3       net (fanout=1)        0.627   mL/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X14Y1.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd_21_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B1       net (fanout=6)        1.298   mL/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)        0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A4       net (fanout=1)        1.100   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B4       net (fanout=2)        0.334   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B5      net (fanout=2)        0.698   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A3      net (fanout=11)       2.351   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X17Y15.B5      net (fanout=11)       1.756   mLOut<4>
    SLICE_X17Y15.B       Tilo                  0.259   t/weight0/o0<2>
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.B3      net (fanout=2)        1.017   t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.BQ      Tad_logic             0.902   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>1
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_11_rt
    SLICE_X16Y15.B4      net (fanout=1)        0.517   t/weight0/ADDERTREE_INTERNAL_Madd_11
    SLICE_X16Y15.BMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.C5      net (fanout=2)        0.442   t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.CQ      Tad_logic             0.973   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_23_rt
    SLICE_X13Y14.A5      net (fanout=5)        0.685   t/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X13Y14.A       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output511_SW0
    SLICE_X13Y14.B5      net (fanout=1)        0.440   N439
    SLICE_X13Y14.B       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output52
    SLICE_X10Y15.A2      net (fanout=2)        0.982   t/weightOut0<4>
    SLICE_X10Y15.AMUX    Topaa                 0.449   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.A3       net (fanout=1)        1.080   t/ADDERTREE_INTERNAL_Madd_4
    SLICE_X6Y11.AMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.B4       net (fanout=2)        0.334   t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.BQ       Tad_logic             0.902   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Topbc                 0.650   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X1Y12.B1       net (fanout=9)        1.231   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X1Y12.B        Tilo                  0.259   N177
                                                       t_sig/Mram_output1411
    SLICE_X0Y12.B2       net (fanout=5)        1.138   Output_4_OBUF
    SLICE_X0Y12.B        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW0
    SLICE_X4Y12.A4       net (fanout=3)        0.980   N556
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C1       net (fanout=9)        0.561   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)        0.551   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=18)       1.624   t/deltaKMult/multRes<4>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C2       net (fanout=2)        0.537   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y6.B15       net (fanout=16)       1.343   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   t/weightDKMult1/Mmult_multRes
                                                       t/weightDKMult1/Mmult_multRes
    SLICE_X3Y33.B4       net (fanout=34)       2.368   t/weightDKMult1/multRes<6>
    SLICE_X3Y33.B        Tilo                  0.259   weightDeltaKOutNode<15>
                                                       t/weightDKMult1/Mmux_output511
    SLICE_X3Y32.A3       net (fanout=9)        0.563   t/weightDKMult1/Mmux_output51
    SLICE_X3Y32.A        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult1/Mmux_output62_1
    SLICE_X3Y32.C2       net (fanout=15)       0.573   t/weightDKMult1/Mmux_output62
    SLICE_X3Y32.C        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.AX       net (fanout=1)        0.869   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.BMUX     Taxb                  0.292   mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X2Y31.D6       net (fanout=2)        0.962   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X2Y31.COUT     Topcyd                0.290   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.CIN      net (fanout=1)        0.135   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.BMUX     Tcinb                 0.277   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X2Y29.D2       net (fanout=2)        1.219   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_84
    SLICE_X2Y29.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X2Y26.D6       net (fanout=2)        0.572   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>
    SLICE_X2Y26.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>_rt
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
    SLICE_X3Y21.C2       net (fanout=15)       1.278   mM/weightUpdateMod1/multR/multRes<8>
    SLICE_X3Y21.C        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_posIn2711
    SLICE_X0Y28.B4       net (fanout=7)        1.025   mM/weightUpdateMod1/multAll/Mmux_posIn271
    SLICE_X0Y28.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
    SLICE_X4Y24.B3       net (fanout=2)        1.298   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_83
    SLICE_X4Y24.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X4Y21.D2       net (fanout=2)        1.241   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_84
    SLICE_X4Y21.DMUX     Topdd                 0.463   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y19.B5       net (fanout=2)        0.456   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_86
    SLICE_X4Y19.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X3Y21.A3       net (fanout=4)        1.035   mM/weightUpdateMod1/multAll/multRes<8>
    SLICE_X3Y21.A        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_output81_SW0
    SLICE_X2Y21.D4       net (fanout=1)        0.905   N215
    SLICE_X2Y21.CLK      Tas                   0.476   mM/w1Stor<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mM/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     65.155ns (23.935ns logic, 41.220ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          mM/w1Stor_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      65.148ns (Levels of Logic = 41)
  Clock Path Skew:      -0.047ns (0.725 - 0.772)
  Source Clock:         update_IBUF_BUFG falling at 100.000ns
  Destination Clock:    update_IBUF_BUFG rising at 200.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to mM/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A2       net (fanout=11)       4.127   mL/weightIn0<0>
    SLICE_X14Y3.BMUX     Topab                 0.519   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.B3       net (fanout=1)        0.641   mL/weight0/ADDERTREE_INTERNAL_Madd_11
    SLICE_X14Y1.CMUX     Topbc                 0.613   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd_11_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B1       net (fanout=6)        1.298   mL/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)        0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A4       net (fanout=1)        1.100   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B4       net (fanout=2)        0.334   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B5      net (fanout=2)        0.698   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A3      net (fanout=11)       2.351   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X17Y15.B5      net (fanout=11)       1.756   mLOut<4>
    SLICE_X17Y15.B       Tilo                  0.259   t/weight0/o0<2>
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.B3      net (fanout=2)        1.017   t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.BQ      Tad_logic             0.902   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>1
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_11_rt
    SLICE_X16Y15.B4      net (fanout=1)        0.517   t/weight0/ADDERTREE_INTERNAL_Madd_11
    SLICE_X16Y15.BMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.C5      net (fanout=2)        0.442   t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.CQ      Tad_logic             0.973   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_23_rt
    SLICE_X13Y14.A5      net (fanout=5)        0.685   t/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X13Y14.A       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output511_SW0
    SLICE_X13Y14.B5      net (fanout=1)        0.440   N439
    SLICE_X13Y14.B       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output52
    SLICE_X10Y15.A2      net (fanout=2)        0.982   t/weightOut0<4>
    SLICE_X10Y15.AMUX    Topaa                 0.449   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.A3       net (fanout=1)        1.080   t/ADDERTREE_INTERNAL_Madd_4
    SLICE_X6Y11.AMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.B4       net (fanout=2)        0.334   t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.BQ       Tad_logic             0.902   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Topbc                 0.650   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X1Y12.B1       net (fanout=9)        1.231   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X1Y12.B        Tilo                  0.259   N177
                                                       t_sig/Mram_output1411
    SLICE_X0Y12.B2       net (fanout=5)        1.138   Output_4_OBUF
    SLICE_X0Y12.B        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW0
    SLICE_X4Y12.A4       net (fanout=3)        0.980   N556
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C1       net (fanout=9)        0.561   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)        0.551   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=18)       1.624   t/deltaKMult/multRes<4>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C2       net (fanout=2)        0.537   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y6.B15       net (fanout=16)       1.343   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   t/weightDKMult1/Mmult_multRes
                                                       t/weightDKMult1/Mmult_multRes
    SLICE_X3Y33.B4       net (fanout=34)       2.368   t/weightDKMult1/multRes<6>
    SLICE_X3Y33.B        Tilo                  0.259   weightDeltaKOutNode<15>
                                                       t/weightDKMult1/Mmux_output511
    SLICE_X3Y32.A3       net (fanout=9)        0.563   t/weightDKMult1/Mmux_output51
    SLICE_X3Y32.A        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult1/Mmux_output62_1
    SLICE_X3Y32.C2       net (fanout=15)       0.573   t/weightDKMult1/Mmux_output62
    SLICE_X3Y32.C        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.AX       net (fanout=1)        0.869   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.BMUX     Taxb                  0.292   mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X2Y31.D6       net (fanout=2)        0.962   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X2Y31.COUT     Topcyd                0.290   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.CIN      net (fanout=1)        0.135   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.BMUX     Tcinb                 0.277   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X2Y29.D2       net (fanout=2)        1.219   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_84
    SLICE_X2Y29.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X2Y26.D6       net (fanout=2)        0.572   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>
    SLICE_X2Y26.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>_rt
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
    SLICE_X3Y21.C2       net (fanout=15)       1.278   mM/weightUpdateMod1/multR/multRes<8>
    SLICE_X3Y21.C        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_posIn2711
    SLICE_X0Y28.B4       net (fanout=7)        1.025   mM/weightUpdateMod1/multAll/Mmux_posIn271
    SLICE_X0Y28.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
    SLICE_X4Y24.B3       net (fanout=2)        1.298   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_83
    SLICE_X4Y24.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X4Y21.D2       net (fanout=2)        1.241   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_84
    SLICE_X4Y21.DMUX     Topdd                 0.463   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y19.B5       net (fanout=2)        0.456   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_86
    SLICE_X4Y19.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X3Y21.A3       net (fanout=4)        1.035   mM/weightUpdateMod1/multAll/multRes<8>
    SLICE_X3Y21.A        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_output81_SW0
    SLICE_X2Y21.D4       net (fanout=1)        0.905   N215
    SLICE_X2Y21.CLK      Tas                   0.476   mM/w1Stor<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mM/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     65.148ns (24.129ns logic, 41.019ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          mM/w1Stor_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      65.107ns (Levels of Logic = 41)
  Clock Path Skew:      -0.047ns (0.725 - 0.772)
  Source Clock:         update_IBUF_BUFG falling at 100.000ns
  Destination Clock:    update_IBUF_BUFG rising at 200.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to mM/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A2       net (fanout=11)       4.127   mL/weightIn0<0>
    SLICE_X14Y3.CMUX     Topac                 0.636   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.C3       net (fanout=1)        0.627   mL/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X14Y1.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd_21_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B1       net (fanout=6)        1.298   mL/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)        0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A4       net (fanout=1)        1.100   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B4       net (fanout=2)        0.334   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B5      net (fanout=2)        0.698   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A3      net (fanout=11)       2.351   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X17Y15.B5      net (fanout=11)       1.756   mLOut<4>
    SLICE_X17Y15.B       Tilo                  0.259   t/weight0/o0<2>
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.B3      net (fanout=2)        1.017   t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.BQ      Tad_logic             0.902   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>1
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_11_rt
    SLICE_X16Y15.B4      net (fanout=1)        0.517   t/weight0/ADDERTREE_INTERNAL_Madd_11
    SLICE_X16Y15.BMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.C5      net (fanout=2)        0.442   t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.CQ      Tad_logic             0.973   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_23_rt
    SLICE_X13Y14.A5      net (fanout=5)        0.685   t/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X13Y14.A       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output511_SW0
    SLICE_X13Y14.B5      net (fanout=1)        0.440   N439
    SLICE_X13Y14.B       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output52
    SLICE_X10Y15.A2      net (fanout=2)        0.982   t/weightOut0<4>
    SLICE_X10Y15.AMUX    Topaa                 0.449   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.A3       net (fanout=1)        1.080   t/ADDERTREE_INTERNAL_Madd_4
    SLICE_X6Y11.AMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.B4       net (fanout=2)        0.334   t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.BQ       Tad_logic             0.902   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Topbc                 0.650   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X1Y12.B1       net (fanout=9)        1.231   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X1Y12.B        Tilo                  0.259   N177
                                                       t_sig/Mram_output1411
    SLICE_X0Y12.B2       net (fanout=5)        1.138   Output_4_OBUF
    SLICE_X0Y12.B        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW0
    SLICE_X4Y12.A4       net (fanout=3)        0.980   N556
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C1       net (fanout=9)        0.561   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)        0.551   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=18)       1.624   t/deltaKMult/multRes<4>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C2       net (fanout=2)        0.537   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y6.B15       net (fanout=16)       1.343   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y6.M6        Tdspdo_B_M            3.894   t/weightDKMult1/Mmult_multRes
                                                       t/weightDKMult1/Mmult_multRes
    SLICE_X3Y33.B4       net (fanout=34)       2.368   t/weightDKMult1/multRes<6>
    SLICE_X3Y33.B        Tilo                  0.259   weightDeltaKOutNode<15>
                                                       t/weightDKMult1/Mmux_output511
    SLICE_X3Y32.A3       net (fanout=9)        0.563   t/weightDKMult1/Mmux_output51
    SLICE_X3Y32.A        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult1/Mmux_output62_1
    SLICE_X3Y32.C2       net (fanout=15)       0.573   t/weightDKMult1/Mmux_output62
    SLICE_X3Y32.C        Tilo                  0.259   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<2>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.AX       net (fanout=1)        0.869   mM/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X4Y32.BMUX     Taxb                  0.292   mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X2Y31.D6       net (fanout=2)        0.962   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_63
    SLICE_X2Y31.COUT     Topcyd                0.290   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<6>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.CIN      net (fanout=1)        0.135   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<6>
    SLICE_X2Y32.BMUX     Tcinb                 0.277   mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X2Y29.D2       net (fanout=2)        1.219   mM/weightUpdateMod1/multR/Mmult_multRes_Madd_84
    SLICE_X2Y29.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X2Y26.D6       net (fanout=2)        0.572   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>
    SLICE_X2Y26.DMUX     Topdd                 0.446   mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<8>_rt
                                                       mM/weightUpdateMod1/multR/Mmult_multRes_Madd7_cy<8>
    SLICE_X3Y21.C2       net (fanout=15)       1.278   mM/weightUpdateMod1/multR/multRes<8>
    SLICE_X3Y21.C        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_posIn2711
    SLICE_X0Y28.B4       net (fanout=7)        1.025   mM/weightUpdateMod1/multAll/Mmux_posIn271
    SLICE_X0Y28.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd3_cy<10>
    SLICE_X4Y24.B3       net (fanout=2)        1.298   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_83
    SLICE_X4Y24.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<10>
    SLICE_X4Y21.D2       net (fanout=2)        1.241   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_84
    SLICE_X4Y21.DMUX     Topdd                 0.463   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X4Y19.B5       net (fanout=2)        0.456   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd_86
    SLICE_X4Y19.BMUX     Topbb                 0.464   mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<8>
                                                       mM/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<10>
    SLICE_X3Y21.A3       net (fanout=4)        1.035   mM/weightUpdateMod1/multAll/multRes<8>
    SLICE_X3Y21.A        Tilo                  0.259   N430
                                                       mM/weightUpdateMod1/multAll/Mmux_output81_SW0
    SLICE_X2Y21.D4       net (fanout=1)        0.905   N215
    SLICE_X2Y21.CLK      Tas                   0.476   mM/w1Stor<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_lut<7>
                                                       mM/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mM/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     65.107ns (24.102ns logic, 41.005ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point mR/w1Stor_7 (SLICE_X20Y21.B1), 103393293044963490000 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mL/weightIn0_2 (FF)
  Destination:          mR/w1Stor_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      65.026ns (Levels of Logic = 41)
  Clock Path Skew:      -0.085ns (0.687 - 0.772)
  Source Clock:         update_IBUF_BUFG falling at 100.000ns
  Destination Clock:    update_IBUF_BUFG rising at 200.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mL/weightIn0_2 to mR/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.CQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_2
    SLICE_X14Y3.C1       net (fanout=4)        4.342   mL/weightIn0<2>
    SLICE_X14Y3.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o431
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.C3       net (fanout=1)        0.627   mL/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X14Y1.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd_21_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B1       net (fanout=6)        1.298   mL/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)        0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A4       net (fanout=1)        1.100   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B4       net (fanout=2)        0.334   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B5      net (fanout=2)        0.698   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A3      net (fanout=11)       2.351   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X17Y15.B5      net (fanout=11)       1.756   mLOut<4>
    SLICE_X17Y15.B       Tilo                  0.259   t/weight0/o0<2>
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.B3      net (fanout=2)        1.017   t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.BQ      Tad_logic             0.902   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>1
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_11_rt
    SLICE_X16Y15.B4      net (fanout=1)        0.517   t/weight0/ADDERTREE_INTERNAL_Madd_11
    SLICE_X16Y15.BMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.C5      net (fanout=2)        0.442   t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.CQ      Tad_logic             0.973   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_23_rt
    SLICE_X13Y14.A5      net (fanout=5)        0.685   t/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X13Y14.A       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output511_SW0
    SLICE_X13Y14.B5      net (fanout=1)        0.440   N439
    SLICE_X13Y14.B       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output52
    SLICE_X10Y15.A2      net (fanout=2)        0.982   t/weightOut0<4>
    SLICE_X10Y15.AMUX    Topaa                 0.449   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.A3       net (fanout=1)        1.080   t/ADDERTREE_INTERNAL_Madd_4
    SLICE_X6Y11.AMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.B4       net (fanout=2)        0.334   t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.BQ       Tad_logic             0.902   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Topbc                 0.650   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X1Y12.B1       net (fanout=9)        1.231   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X1Y12.B        Tilo                  0.259   N177
                                                       t_sig/Mram_output1411
    SLICE_X0Y12.B2       net (fanout=5)        1.138   Output_4_OBUF
    SLICE_X0Y12.B        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW0
    SLICE_X4Y12.A4       net (fanout=3)        0.980   N556
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C1       net (fanout=9)        0.561   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)        0.551   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=18)       1.624   t/deltaKMult/multRes<4>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C2       net (fanout=2)        0.537   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y8.B17       net (fanout=16)       2.162   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   t/weightDKMult2/Mmult_multRes
                                                       t/weightDKMult2/Mmult_multRes
    SLICE_X15Y38.B1      net (fanout=42)       2.437   weightDeltaKOutNode<16>
    SLICE_X15Y38.B       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<3>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output711
    SLICE_X12Y37.A5      net (fanout=9)        0.503   t/weightDKMult2/Mmux_output71
    SLICE_X12Y37.A       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output82_1
    SLICE_X13Y36.D4      net (fanout=18)       0.549   t/weightDKMult2/Mmux_output82
    SLICE_X13Y36.D       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<1>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<1>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.BX      net (fanout=1)        0.708   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<1>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.CMUX    Taxc                  0.340   mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X16Y36.A5      net (fanout=2)        0.669   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_73
    SLICE_X16Y36.BMUX    Topab                 0.532   mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<7>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X16Y32.D2      net (fanout=2)        1.238   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_84
    SLICE_X16Y32.COUT    Topcyd                0.312   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.BMUX    Tcinb                 0.310   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_xor<11>
    SLICE_X18Y31.B3      net (fanout=2)        0.923   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<10>
    SLICE_X18Y31.CMUX    Topbc                 0.613   mR/weightUpdateMod1/multR/multRes<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<10>_rt
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_xor<11>
    SLICE_X16Y25.D5      net (fanout=30)       1.172   mR/weightUpdateMod1/multR/multRes<11>
    SLICE_X16Y25.D       Tilo                  0.254   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.AX      net (fanout=1)        0.712   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.BMUX    Taxb                  0.292   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd3_xor<6>
    SLICE_X20Y25.C5      net (fanout=2)        0.863   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_53
    SLICE_X20Y25.CMUX    Topcc                 0.495   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X22Y23.A6      net (fanout=2)        0.659   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_54
    SLICE_X22Y23.AMUX    Topaa                 0.449   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X22Y20.C5      net (fanout=2)        0.655   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_56
    SLICE_X22Y20.CMUX    Topcc                 0.469   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
    SLICE_X20Y24.D4      net (fanout=7)        0.803   mR/weightUpdateMod1/multAll/multRes<5>
    SLICE_X20Y24.D       Tilo                  0.254   N436
                                                       mR/weightUpdateMod1/multAll/Mmux_output511_SW1
    SLICE_X20Y21.B1      net (fanout=1)        1.254   N436
    SLICE_X20Y21.CLK     Tas                   0.688   mR/w1Stor<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_lut<5>
                                                       mR/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mR/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     65.026ns (24.338ns logic, 40.688ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mL/weightIn0_2 (FF)
  Destination:          mR/w1Stor_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      65.025ns (Levels of Logic = 41)
  Clock Path Skew:      -0.085ns (0.687 - 0.772)
  Source Clock:         update_IBUF_BUFG falling at 100.000ns
  Destination Clock:    update_IBUF_BUFG rising at 200.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mL/weightIn0_2 to mR/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.CQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_2
    SLICE_X14Y3.C1       net (fanout=4)        4.342   mL/weightIn0<2>
    SLICE_X14Y3.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o431
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.C3       net (fanout=1)        0.627   mL/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X14Y1.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd_21_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B1       net (fanout=6)        1.298   mL/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)        0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A4       net (fanout=1)        1.100   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B4       net (fanout=2)        0.334   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B5      net (fanout=2)        0.698   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A3      net (fanout=11)       2.351   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X17Y15.B5      net (fanout=11)       1.756   mLOut<4>
    SLICE_X17Y15.B       Tilo                  0.259   t/weight0/o0<2>
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.B3      net (fanout=2)        1.017   t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.BQ      Tad_logic             0.902   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>1
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_11_rt
    SLICE_X16Y15.B4      net (fanout=1)        0.517   t/weight0/ADDERTREE_INTERNAL_Madd_11
    SLICE_X16Y15.BMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.C5      net (fanout=2)        0.442   t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.CQ      Tad_logic             0.973   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_23_rt
    SLICE_X13Y14.A5      net (fanout=5)        0.685   t/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X13Y14.A       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output511_SW0
    SLICE_X13Y14.B5      net (fanout=1)        0.440   N439
    SLICE_X13Y14.B       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output52
    SLICE_X10Y15.A2      net (fanout=2)        0.982   t/weightOut0<4>
    SLICE_X10Y15.AMUX    Topaa                 0.449   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.A3       net (fanout=1)        1.080   t/ADDERTREE_INTERNAL_Madd_4
    SLICE_X6Y11.AMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.B4       net (fanout=2)        0.334   t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.BQ       Tad_logic             0.902   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Topbc                 0.650   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X1Y12.B1       net (fanout=9)        1.231   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X1Y12.B        Tilo                  0.259   N177
                                                       t_sig/Mram_output1411
    SLICE_X0Y12.B2       net (fanout=5)        1.138   Output_4_OBUF
    SLICE_X0Y12.B        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW0
    SLICE_X4Y12.A4       net (fanout=3)        0.980   N556
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C1       net (fanout=9)        0.561   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)        0.551   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=18)       1.624   t/deltaKMult/multRes<4>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C2       net (fanout=2)        0.537   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y8.B17       net (fanout=16)       2.162   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   t/weightDKMult2/Mmult_multRes
                                                       t/weightDKMult2/Mmult_multRes
    SLICE_X15Y38.B1      net (fanout=42)       2.437   weightDeltaKOutNode<16>
    SLICE_X15Y38.B       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<3>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output711
    SLICE_X12Y37.A5      net (fanout=9)        0.503   t/weightDKMult2/Mmux_output71
    SLICE_X12Y37.A       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output82_1
    SLICE_X13Y36.D4      net (fanout=18)       0.549   t/weightDKMult2/Mmux_output82
    SLICE_X13Y36.D       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<1>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<1>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.BX      net (fanout=1)        0.708   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<1>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.CMUX    Taxc                  0.340   mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X16Y36.AX      net (fanout=2)        0.908   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_73
    SLICE_X16Y36.BMUX    Taxb                  0.292   mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X16Y32.D2      net (fanout=2)        1.238   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_84
    SLICE_X16Y32.COUT    Topcyd                0.312   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.BMUX    Tcinb                 0.310   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_xor<11>
    SLICE_X18Y31.B3      net (fanout=2)        0.923   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<10>
    SLICE_X18Y31.CMUX    Topbc                 0.613   mR/weightUpdateMod1/multR/multRes<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<10>_rt
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_xor<11>
    SLICE_X16Y25.D5      net (fanout=30)       1.172   mR/weightUpdateMod1/multR/multRes<11>
    SLICE_X16Y25.D       Tilo                  0.254   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.AX      net (fanout=1)        0.712   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.BMUX    Taxb                  0.292   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd3_xor<6>
    SLICE_X20Y25.C5      net (fanout=2)        0.863   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_53
    SLICE_X20Y25.CMUX    Topcc                 0.495   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X22Y23.A6      net (fanout=2)        0.659   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_54
    SLICE_X22Y23.AMUX    Topaa                 0.449   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X22Y20.C5      net (fanout=2)        0.655   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_56
    SLICE_X22Y20.CMUX    Topcc                 0.469   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
    SLICE_X20Y24.D4      net (fanout=7)        0.803   mR/weightUpdateMod1/multAll/multRes<5>
    SLICE_X20Y24.D       Tilo                  0.254   N436
                                                       mR/weightUpdateMod1/multAll/Mmux_output511_SW1
    SLICE_X20Y21.B1      net (fanout=1)        1.254   N436
    SLICE_X20Y21.CLK     Tas                   0.688   mR/w1Stor<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_lut<5>
                                                       mR/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mR/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     65.025ns (24.098ns logic, 40.927ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mL/weightIn0_2 (FF)
  Destination:          mR/w1Stor_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      65.025ns (Levels of Logic = 41)
  Clock Path Skew:      -0.085ns (0.687 - 0.772)
  Source Clock:         update_IBUF_BUFG falling at 100.000ns
  Destination Clock:    update_IBUF_BUFG rising at 200.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mL/weightIn0_2 to mR/w1Stor_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.CQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_2
    SLICE_X14Y3.C1       net (fanout=4)        4.342   mL/weightIn0<2>
    SLICE_X14Y3.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o431
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.C3       net (fanout=1)        0.627   mL/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X14Y1.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd_21_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B1       net (fanout=6)        1.298   mL/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)        0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A4       net (fanout=1)        1.100   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B4       net (fanout=2)        0.334   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B5      net (fanout=2)        0.698   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A3      net (fanout=11)       2.351   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X17Y15.B5      net (fanout=11)       1.756   mLOut<4>
    SLICE_X17Y15.B       Tilo                  0.259   t/weight0/o0<2>
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.B3      net (fanout=2)        1.017   t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.BQ      Tad_logic             0.902   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>1
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_11_rt
    SLICE_X16Y15.B4      net (fanout=1)        0.517   t/weight0/ADDERTREE_INTERNAL_Madd_11
    SLICE_X16Y15.BMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.C5      net (fanout=2)        0.442   t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.CQ      Tad_logic             0.973   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_23_rt
    SLICE_X13Y14.A5      net (fanout=5)        0.685   t/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X13Y14.A       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output511_SW0
    SLICE_X13Y14.B5      net (fanout=1)        0.440   N439
    SLICE_X13Y14.B       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output52
    SLICE_X10Y15.A2      net (fanout=2)        0.982   t/weightOut0<4>
    SLICE_X10Y15.AMUX    Topaa                 0.449   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.A3       net (fanout=1)        1.080   t/ADDERTREE_INTERNAL_Madd_4
    SLICE_X6Y11.AMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.B4       net (fanout=2)        0.334   t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.BQ       Tad_logic             0.902   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.CMUX     Topbc                 0.650   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X1Y12.B1       net (fanout=9)        1.231   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X1Y12.B        Tilo                  0.259   N177
                                                       t_sig/Mram_output1411
    SLICE_X0Y12.B2       net (fanout=5)        1.138   Output_4_OBUF
    SLICE_X0Y12.B        Tilo                  0.254   N557
                                                       t/Msub_errorK_cy<4>12_SW0
    SLICE_X4Y12.A4       net (fanout=3)        0.980   N556
    SLICE_X4Y12.A        Tilo                  0.254   t/deltaKMult/posIn1<4>
                                                       t/Msub_errorK_cy<4>12
    SLICE_X4Y12.C1       net (fanout=9)        0.561   t/Msub_errorK_cy<4>
    SLICE_X4Y12.C        Tilo                  0.255   t/deltaKMult/posIn1<4>
                                                       t/deltaKMult/Mmux_posIn141
    DSP48_X0Y3.B3        net (fanout=1)        0.551   t/deltaKMult/posIn1<3>
    DSP48_X0Y3.M4        Tdspdo_B_M            3.894   t/deltaKMult/Mmult_multRes
                                                       t/deltaKMult/Mmult_multRes
    SLICE_X7Y20.A2       net (fanout=18)       1.624   t/deltaKMult/multRes<4>
    SLICE_X7Y20.A        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_SW0
    SLICE_X7Y20.C2       net (fanout=2)        0.537   N174
    SLICE_X7Y20.C        Tilo                  0.259   N48
                                                       t/weightDKMult0/posIn1<7>1_1
    DSP48_X0Y8.B16       net (fanout=16)       2.161   t/weightDKMult0/posIn1<7>1
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   t/weightDKMult2/Mmult_multRes
                                                       t/weightDKMult2/Mmult_multRes
    SLICE_X15Y38.B1      net (fanout=42)       2.437   weightDeltaKOutNode<16>
    SLICE_X15Y38.B       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<3>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output711
    SLICE_X12Y37.A5      net (fanout=9)        0.503   t/weightDKMult2/Mmux_output71
    SLICE_X12Y37.A       Tilo                  0.254   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<0>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       t/weightDKMult2/Mmux_output82_1
    SLICE_X13Y36.D4      net (fanout=18)       0.549   t/weightDKMult2/Mmux_output82
    SLICE_X13Y36.D       Tilo                  0.259   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<1>_x_weightUpdateMod1/multR/posIn2<5>_mand1
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<1>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.BX      net (fanout=1)        0.708   mR/weightUpdateMod1/multR/Mmult_multRes_weightUpdateMod1/multR/posIn1<1>_x_weightUpdateMod1/multR/posIn2<5>_mand1
    SLICE_X14Y35.CMUX    Taxc                  0.340   mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd3_cy<8>
    SLICE_X16Y36.A5      net (fanout=2)        0.669   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_73
    SLICE_X16Y36.BMUX    Topab                 0.532   mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_lut<7>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd4_cy<10>
    SLICE_X16Y32.D2      net (fanout=2)        1.238   mR/weightUpdateMod1/multR/Mmult_multRes_Madd_84
    SLICE_X16Y32.COUT    Topcyd                0.312   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_lut<8>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_cy<8>
    SLICE_X16Y33.BMUX    Tcinb                 0.310   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd6_xor<11>
    SLICE_X18Y31.B3      net (fanout=2)        0.923   mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<10>
    SLICE_X18Y31.CMUX    Topbc                 0.613   mR/weightUpdateMod1/multR/multRes<11>
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_lut<10>_rt
                                                       mR/weightUpdateMod1/multR/Mmult_multRes_Madd7_xor<11>
    SLICE_X16Y25.D5      net (fanout=30)       1.172   mR/weightUpdateMod1/multR/multRes<11>
    SLICE_X16Y25.D       Tilo                  0.254   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.AX      net (fanout=1)        0.712   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
    SLICE_X16Y25.BMUX    Taxb                  0.292   mR/weightUpdateMod1/multAll/Mmult_multRes_weightUpdateMod1/multAll/posIn1<2>_x_weightUpdateMod1/multAll/posIn2<2>_mand1
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd3_xor<6>
    SLICE_X20Y25.C5      net (fanout=2)        0.863   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_53
    SLICE_X20Y25.CMUX    Topcc                 0.495   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd4_cy<6>
    SLICE_X22Y23.A6      net (fanout=2)        0.659   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_54
    SLICE_X22Y23.AMUX    Topaa                 0.449   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd6_cy<8>
    SLICE_X22Y20.C5      net (fanout=2)        0.655   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd_56
    SLICE_X22Y20.CMUX    Topcc                 0.469   mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_lut<5>
                                                       mR/weightUpdateMod1/multAll/Mmult_multRes_Madd7_cy<6>
    SLICE_X20Y24.D4      net (fanout=7)        0.803   mR/weightUpdateMod1/multAll/multRes<5>
    SLICE_X20Y24.D       Tilo                  0.254   N436
                                                       mR/weightUpdateMod1/multAll/Mmux_output511_SW1
    SLICE_X20Y21.B1      net (fanout=1)        1.254   N436
    SLICE_X20Y21.CLK     Tas                   0.688   mR/w1Stor<7>
                                                       mR/weightUpdateMod1/Madd_newWeight_lut<5>
                                                       mR/weightUpdateMod1/Madd_newWeight_xor<7>
                                                       mR/w1Stor_7
    -------------------------------------------------  ---------------------------
    Total                                     65.025ns (24.338ns logic, 40.687ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_update = PERIOD TIMEGRP "update" 200 ns HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------

Paths for end point mM/weightIn1_2 (SLICE_X2Y19.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      100.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mM/w1Stor_2 (FF)
  Destination:          mM/weightIn1_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         update_IBUF_BUFG rising at 200.000ns
  Destination Clock:    update_IBUF_BUFG falling at 100.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: mM/w1Stor_2 to mM/weightIn1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y20.CQ       Tcko                  0.200   mM/w1Stor<3>
                                                       mM/w1Stor_2
    SLICE_X2Y19.CX       net (fanout=1)        0.187   mM/w1Stor<2>
    SLICE_X2Y19.CLK      Tckdi       (-Th)    -0.048   mM/weightIn1<3>
                                                       mM/weightIn1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.248ns logic, 0.187ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Paths for end point mM/weightIn1_3 (SLICE_X2Y19.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      100.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mM/w1Stor_3 (FF)
  Destination:          mM/weightIn1_3 (FF)
  Requirement:          100.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         update_IBUF_BUFG rising at 200.000ns
  Destination Clock:    update_IBUF_BUFG falling at 100.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: mM/w1Stor_3 to mM/weightIn1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y20.DQ       Tcko                  0.200   mM/w1Stor<3>
                                                       mM/w1Stor_3
    SLICE_X2Y19.DX       net (fanout=1)        0.187   mM/w1Stor<3>
    SLICE_X2Y19.CLK      Tckdi       (-Th)    -0.048   mM/weightIn1<3>
                                                       mM/weightIn1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.248ns logic, 0.187ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Paths for end point t/weightIn2_6 (SLICE_X9Y44.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      100.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               t/w2Stor_6 (FF)
  Destination:          t/weightIn2_6 (FF)
  Requirement:          100.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         update_IBUF_BUFG rising at 200.000ns
  Destination Clock:    update_IBUF_BUFG falling at 100.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: t/w2Stor_6 to t/weightIn2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.CQ       Tcko                  0.234   t/w2Stor<7>
                                                       t/w2Stor_6
    SLICE_X9Y44.CX       net (fanout=1)        0.144   t/w2Stor<6>
    SLICE_X9Y44.CLK      Tckdi       (-Th)    -0.059   t/weightIn2<7>
                                                       t/weightIn2_6
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.293ns logic, 0.144ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_update = PERIOD TIMEGRP "update" 200 ns HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 197.334ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: update_IBUF_BUFG/I0
  Logical resource: update_IBUF_BUFG/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: update_IBUF
--------------------------------------------------------------------------------
Slack: 199.520ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/w0Stor<3>/CLK
  Logical resource: t/w0Stor_0/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: update_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 199.520ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/w0Stor<3>/CLK
  Logical resource: t/w0Stor_1/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: update_IBUF_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 100 ns BEFORE COMP "clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "corrOut" OFFSET = IN 10 ns VALID 100 ns BEFORE COMP 
"clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.091ns.
--------------------------------------------------------------------------------

Paths for end point corrOut_result_1 (ILOGIC_X1Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.091ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               corrOut<1> (PAD)
  Destination:          corrOut_result_1 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      1.314ns (Levels of Logic = 2)
  Clock Path Delay:     1.444ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: corrOut<1> to corrOut_result_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P41.I                Tiopi                 0.367   corrOut<1>
                                                       corrOut<1>
                                                       corrOut_1_IBUF
                                                       ProtoComp73.IMUX.4
    ILOGIC_X1Y1.D        net (fanout=1)        0.190   corrOut_1_IBUF
    ILOGIC_X1Y1.CLK0     Tidock                0.757   corrOut_result<1>
                                                       ProtoComp75.D2OFFBYP_SRC.3
                                                       corrOut_result_1
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (1.124ns logic, 0.190ns route)
                                                       (85.5% logic, 14.5% route)

  Minimum Clock Path at Fast Process Corner: clk to corrOut_result_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X1Y1.CLK0     net (fanout=7)        0.731   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.444ns (0.380ns logic, 1.064ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point corrOut_result_0 (ILOGIC_X2Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.121ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               corrOut<0> (PAD)
  Destination:          corrOut_result_0 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      1.283ns (Levels of Logic = 2)
  Clock Path Delay:     1.443ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: corrOut<0> to corrOut_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 0.367   corrOut<0>
                                                       corrOut<0>
                                                       corrOut_0_IBUF
                                                       ProtoComp73.IMUX.3
    ILOGIC_X2Y0.D        net (fanout=1)        0.159   corrOut_0_IBUF
    ILOGIC_X2Y0.CLK0     Tidock                0.757   corrOut_result<0>
                                                       ProtoComp75.D2OFFBYP_SRC.2
                                                       corrOut_result_0
    -------------------------------------------------  ---------------------------
    Total                                      1.283ns (1.124ns logic, 0.159ns route)
                                                       (87.6% logic, 12.4% route)

  Minimum Clock Path at Fast Process Corner: clk to corrOut_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X2Y0.CLK0     net (fanout=7)        0.730   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.443ns (0.380ns logic, 1.063ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point corrOut_result_2 (ILOGIC_X1Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.122ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               corrOut<2> (PAD)
  Destination:          corrOut_result_2 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      1.283ns (Levels of Logic = 2)
  Clock Path Delay:     1.444ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: corrOut<2> to corrOut_result_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 0.367   corrOut<2>
                                                       corrOut<2>
                                                       corrOut_2_IBUF
                                                       ProtoComp73.IMUX.5
    ILOGIC_X1Y0.D        net (fanout=1)        0.159   corrOut_2_IBUF
    ILOGIC_X1Y0.CLK0     Tidock                0.757   corrOut_result<2>
                                                       ProtoComp75.D2OFFBYP_SRC.4
                                                       corrOut_result_2
    -------------------------------------------------  ---------------------------
    Total                                      1.283ns (1.124ns logic, 0.159ns route)
                                                       (87.6% logic, 12.4% route)

  Minimum Clock Path at Fast Process Corner: clk to corrOut_result_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X1Y0.CLK0     net (fanout=7)        0.731   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.444ns (0.380ns logic, 1.064ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "corrOut" OFFSET = IN 10 ns VALID 100 ns BEFORE COMP "clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point corrOut_result_4 (ILOGIC_X1Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      88.165ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               corrOut<4> (PAD)
  Destination:          corrOut_result_4 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          90.000ns
  Data Path Delay:      2.445ns (Levels of Logic = 2)
  Clock Path Delay:     4.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: corrOut<4> to corrOut_result_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P38.I                Tiopi                 0.902   corrOut<4>
                                                       corrOut<4>
                                                       corrOut_4_IBUF
                                                       ProtoComp73.IMUX.7
    ILOGIC_X1Y2.D        net (fanout=1)        0.164   corrOut_4_IBUF
    ILOGIC_X1Y2.CLK0     Tiockd      (-Th)    -1.379   corrOut_result<4>
                                                       ProtoComp75.D2OFFBYP_SRC.6
                                                       corrOut_result_4
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (2.281ns logic, 0.164ns route)
                                                       (93.3% logic, 6.7% route)

  Maximum Clock Path at Slow Process Corner: clk to corrOut_result_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X1Y2.CLK0     net (fanout=7)        2.088   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.241ns (1.246ns logic, 2.995ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point corrOut_result_2 (ILOGIC_X1Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      88.226ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               corrOut<2> (PAD)
  Destination:          corrOut_result_2 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          90.000ns
  Data Path Delay:      2.506ns (Levels of Logic = 2)
  Clock Path Delay:     4.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: corrOut<2> to corrOut_result_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 0.902   corrOut<2>
                                                       corrOut<2>
                                                       corrOut_2_IBUF
                                                       ProtoComp73.IMUX.5
    ILOGIC_X1Y0.D        net (fanout=1)        0.225   corrOut_2_IBUF
    ILOGIC_X1Y0.CLK0     Tiockd      (-Th)    -1.379   corrOut_result<2>
                                                       ProtoComp75.D2OFFBYP_SRC.4
                                                       corrOut_result_2
    -------------------------------------------------  ---------------------------
    Total                                      2.506ns (2.281ns logic, 0.225ns route)
                                                       (91.0% logic, 9.0% route)

  Maximum Clock Path at Slow Process Corner: clk to corrOut_result_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X1Y0.CLK0     net (fanout=7)        2.088   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.241ns (1.246ns logic, 2.995ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point corrOut_result_0 (ILOGIC_X2Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      88.227ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               corrOut<0> (PAD)
  Destination:          corrOut_result_0 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          90.000ns
  Data Path Delay:      2.506ns (Levels of Logic = 2)
  Clock Path Delay:     4.240ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: corrOut<0> to corrOut_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 0.902   corrOut<0>
                                                       corrOut<0>
                                                       corrOut_0_IBUF
                                                       ProtoComp73.IMUX.3
    ILOGIC_X2Y0.D        net (fanout=1)        0.225   corrOut_0_IBUF
    ILOGIC_X2Y0.CLK0     Tiockd      (-Th)    -1.379   corrOut_result<0>
                                                       ProtoComp75.D2OFFBYP_SRC.2
                                                       corrOut_result_0
    -------------------------------------------------  ---------------------------
    Total                                      2.506ns (2.281ns logic, 0.225ns route)
                                                       (91.0% logic, 9.0% route)

  Maximum Clock Path at Slow Process Corner: clk to corrOut_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X2Y0.CLK0     net (fanout=7)        2.087   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (1.246ns logic, 2.994ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "Input" OFFSET = IN 10 ns VALID 100 ns BEFORE COMP 
"clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.106ns.
--------------------------------------------------------------------------------

Paths for end point input_result_0 (ILOGIC_X7Y3.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.106ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Input<0> (PAD)
  Destination:          input_result_0 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      1.253ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: Input<0> to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P56.I                Tiopi                 0.367   Input<0>
                                                       Input<0>
                                                       Input_0_IBUF
                                                       ProtoComp73.IMUX.1
    ILOGIC_X7Y3.D        net (fanout=1)        0.129   Input_0_IBUF
    ILOGIC_X7Y3.CLK0     Tidock                0.757   input_result<0>
                                                       ProtoComp75.D2OFFBYP_SRC
                                                       input_result_0
    -------------------------------------------------  ---------------------------
    Total                                      1.253ns (1.124ns logic, 0.129ns route)
                                                       (89.7% logic, 10.3% route)

  Minimum Clock Path at Fast Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)        0.685   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.380ns logic, 1.018ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point input_result_1 (ILOGIC_X7Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.137ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Input<1> (PAD)
  Destination:          input_result_1 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      1.222ns (Levels of Logic = 2)
  Clock Path Delay:     1.398ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: Input<1> to input_result_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   Input<1>
                                                       Input<1>
                                                       Input_1_IBUF
                                                       ProtoComp73.IMUX.2
    ILOGIC_X7Y2.D        net (fanout=1)        0.098   Input_1_IBUF
    ILOGIC_X7Y2.CLK0     Tidock                0.757   input_result<1>
                                                       ProtoComp75.D2OFFBYP_SRC.1
                                                       input_result_1
    -------------------------------------------------  ---------------------------
    Total                                      1.222ns (1.124ns logic, 0.098ns route)
                                                       (92.0% logic, 8.0% route)

  Minimum Clock Path at Fast Process Corner: clk to input_result_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y2.CLK0     net (fanout=7)        0.685   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.380ns logic, 1.018ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "Input" OFFSET = IN 10 ns VALID 100 ns BEFORE COMP "clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point input_result_1 (ILOGIC_X7Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      88.211ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               Input<1> (PAD)
  Destination:          input_result_1 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          90.000ns
  Data Path Delay:      2.445ns (Levels of Logic = 2)
  Clock Path Delay:     4.195ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Input<1> to input_result_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.902   Input<1>
                                                       Input<1>
                                                       Input_1_IBUF
                                                       ProtoComp73.IMUX.2
    ILOGIC_X7Y2.D        net (fanout=1)        0.164   Input_1_IBUF
    ILOGIC_X7Y2.CLK0     Tiockd      (-Th)    -1.379   input_result<1>
                                                       ProtoComp75.D2OFFBYP_SRC.1
                                                       input_result_1
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (2.281ns logic, 0.164ns route)
                                                       (93.3% logic, 6.7% route)

  Maximum Clock Path at Slow Process Corner: clk to input_result_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y2.CLK0     net (fanout=7)        2.042   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (1.246ns logic, 2.949ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point input_result_0 (ILOGIC_X7Y3.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      88.277ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               Input<0> (PAD)
  Destination:          input_result_0 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          90.000ns
  Data Path Delay:      2.511ns (Levels of Logic = 2)
  Clock Path Delay:     4.195ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Input<0> to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P56.I                Tiopi                 0.902   Input<0>
                                                       Input<0>
                                                       Input_0_IBUF
                                                       ProtoComp73.IMUX.1
    ILOGIC_X7Y3.D        net (fanout=1)        0.230   Input_0_IBUF
    ILOGIC_X7Y3.CLK0     Tiockd      (-Th)    -1.379   input_result<0>
                                                       ProtoComp75.D2OFFBYP_SRC
                                                       input_result_0
    -------------------------------------------------  ---------------------------
    Total                                      2.511ns (2.281ns logic, 0.230ns route)
                                                       (90.8% logic, 9.2% route)

  Maximum Clock Path at Slow Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)        2.042   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (1.246ns logic, 2.949ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "update" OFFSET = IN 10 ns VALID 100 ns BEFORE COMP 
"clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 100 ns AFTER COMP "clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "Output" OFFSET = OUT 50 ns AFTER COMP "clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 19340480820 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  39.641ns.
--------------------------------------------------------------------------------

Paths for end point Output<0> (P57.PAD), 4123632912 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.359ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          Output<0> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      35.407ns (Levels of Logic = 21)
  Clock Path Delay:     4.195ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)        2.042   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (1.246ns logic, 2.949ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Data Path at Slow Process Corner: input_result_0 to Output<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X10Y4.A4       net (fanout=72)       1.068   input_result<0>
    SLICE_X10Y4.AMUX     Topaa                 0.449   mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mM/weight1/Mmux_o411
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X8Y6.A2        net (fanout=1)        0.988   mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X8Y6.BMUX      Topab                 0.532   mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X3Y5.B3        net (fanout=7)        1.377   mM/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X3Y5.B         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4_SW0_SW0
    SLICE_X3Y5.A5        net (fanout=1)        0.230   N70
    SLICE_X3Y5.A         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4
    SLICE_X12Y12.D3      net (fanout=1)        1.871   mM/weightOut1<3>
    SLICE_X12Y12.DMUX    Tilo                  0.326   mM/ADDERTREE_INTERNAL_Madd_316
                                                       mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.A5      net (fanout=2)        0.465   mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.BQ      Tad_logic             1.010   mM/ADDERTREE_INTERNAL_Madd_516
                                                       mM/ADDERTREE_INTERNAL_Madd16_lut<0>4
                                                       mM/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mM/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X12Y16.B5      net (fanout=2)        0.619   mM/ADDERTREE_INTERNAL_Madd_516
    SLICE_X12Y16.DMUX    Topbd                 0.695   mM/ADDERTREE_INTERNAL_Madd_720
                                                       mM/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mM/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X11Y26.A6      net (fanout=12)       1.881   mM/ADDERTREE_INTERNAL_Madd_720
    SLICE_X11Y26.A       Tilo                  0.259   t/weightIn1<3>
                                                       mM_sig/Mram_output1411
    SLICE_X11Y26.C2      net (fanout=11)       0.553   mMOut<4>
    SLICE_X11Y26.C       Tilo                  0.259   t/weightIn1<3>
                                                       t/weight1/Mmux_o421
    SLICE_X12Y21.B4      net (fanout=1)        1.254   t/weight1/o4<1>
    SLICE_X12Y21.BMUX    Tilo                  0.326   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.C5      net (fanout=2)        0.442   t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.CQ      Tad_logic             0.973   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X10Y18.C5      net (fanout=1)        0.859   t/weight1/ADDERTREE_INTERNAL_Madd_21
    SLICE_X10Y18.CMUX    Tilo                  0.298   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.D3      net (fanout=2)        0.373   t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.DQ      Tad_logic             0.920   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y17.D3      net (fanout=3)        0.592   t/weight1/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y17.D       Tilo                  0.259   t/weightOut1<3>
                                                       t/weight1/Mmux_output4
    SLICE_X10Y14.D4      net (fanout=1)        0.680   t/weightOut1<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AX       net (fanout=2)        0.677   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tito_logic            0.784   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.BMUX     Topbb                 0.464   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X3Y11.A1       net (fanout=14)       1.150   t/ADDERTREE_INTERNAL_Madd_56
    SLICE_X3Y11.A        Tilo                  0.259   N657
                                                       t_sig/Mram_output211_SW5
    SLICE_X3Y11.B3       net (fanout=1)        0.961   t_N18
    SLICE_X3Y11.B        Tilo                  0.259   N657
                                                       t_sig/Mram_output211
    P57.O                net (fanout=10)       4.113   Output_0_OBUF
    P57.PAD              Tioop                 2.342   Output<0>
                                                       Output_0_OBUF
                                                       Output<0>
    -------------------------------------------------  ---------------------------
    Total                                     35.407ns (13.454ns logic, 21.953ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.360ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          Output<0> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      35.406ns (Levels of Logic = 21)
  Clock Path Delay:     4.195ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)        2.042   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (1.246ns logic, 2.949ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Data Path at Slow Process Corner: input_result_0 to Output<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X10Y4.A4       net (fanout=72)       1.068   input_result<0>
    SLICE_X10Y4.AMUX     Topaa                 0.449   mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mM/weight1/Mmux_o411
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X8Y6.A2        net (fanout=1)        0.988   mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X8Y6.BMUX      Topab                 0.532   mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X3Y5.B3        net (fanout=7)        1.377   mM/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X3Y5.B         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4_SW0_SW0
    SLICE_X3Y5.A5        net (fanout=1)        0.230   N70
    SLICE_X3Y5.A         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4
    SLICE_X12Y12.D3      net (fanout=1)        1.871   mM/weightOut1<3>
    SLICE_X12Y12.DMUX    Tilo                  0.326   mM/ADDERTREE_INTERNAL_Madd_316
                                                       mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.AX      net (fanout=2)        0.704   mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.BQ      Tito_logic            0.770   mM/ADDERTREE_INTERNAL_Madd_516
                                                       mM/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mM/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X12Y16.B5      net (fanout=2)        0.619   mM/ADDERTREE_INTERNAL_Madd_516
    SLICE_X12Y16.DMUX    Topbd                 0.695   mM/ADDERTREE_INTERNAL_Madd_720
                                                       mM/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mM/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X11Y26.A6      net (fanout=12)       1.881   mM/ADDERTREE_INTERNAL_Madd_720
    SLICE_X11Y26.A       Tilo                  0.259   t/weightIn1<3>
                                                       mM_sig/Mram_output1411
    SLICE_X11Y26.C2      net (fanout=11)       0.553   mMOut<4>
    SLICE_X11Y26.C       Tilo                  0.259   t/weightIn1<3>
                                                       t/weight1/Mmux_o421
    SLICE_X12Y21.B4      net (fanout=1)        1.254   t/weight1/o4<1>
    SLICE_X12Y21.BMUX    Tilo                  0.326   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.C5      net (fanout=2)        0.442   t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.CQ      Tad_logic             0.973   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X10Y18.C5      net (fanout=1)        0.859   t/weight1/ADDERTREE_INTERNAL_Madd_21
    SLICE_X10Y18.CMUX    Tilo                  0.298   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.D3      net (fanout=2)        0.373   t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.DQ      Tad_logic             0.920   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y17.D3      net (fanout=3)        0.592   t/weight1/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y17.D       Tilo                  0.259   t/weightOut1<3>
                                                       t/weight1/Mmux_output4
    SLICE_X10Y14.D4      net (fanout=1)        0.680   t/weightOut1<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AX       net (fanout=2)        0.677   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tito_logic            0.784   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.BMUX     Topbb                 0.464   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X3Y11.A1       net (fanout=14)       1.150   t/ADDERTREE_INTERNAL_Madd_56
    SLICE_X3Y11.A        Tilo                  0.259   N657
                                                       t_sig/Mram_output211_SW5
    SLICE_X3Y11.B3       net (fanout=1)        0.961   t_N18
    SLICE_X3Y11.B        Tilo                  0.259   N657
                                                       t_sig/Mram_output211
    P57.O                net (fanout=10)       4.113   Output_0_OBUF
    P57.PAD              Tioop                 2.342   Output<0>
                                                       Output_0_OBUF
                                                       Output<0>
    -------------------------------------------------  ---------------------------
    Total                                     35.406ns (13.214ns logic, 22.192ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.413ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          Output<0> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      35.353ns (Levels of Logic = 21)
  Clock Path Delay:     4.195ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)        2.042   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (1.246ns logic, 2.949ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Data Path at Slow Process Corner: input_result_0 to Output<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X10Y4.A4       net (fanout=72)       1.068   input_result<0>
    SLICE_X10Y4.AMUX     Topaa                 0.449   mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mM/weight1/Mmux_o411
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X8Y6.A2        net (fanout=1)        0.988   mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X8Y6.BMUX      Topab                 0.532   mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X3Y5.B3        net (fanout=7)        1.377   mM/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X3Y5.B         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4_SW0_SW0
    SLICE_X3Y5.A5        net (fanout=1)        0.230   N70
    SLICE_X3Y5.A         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4
    SLICE_X12Y12.D3      net (fanout=1)        1.871   mM/weightOut1<3>
    SLICE_X12Y12.DMUX    Tilo                  0.326   mM/ADDERTREE_INTERNAL_Madd_316
                                                       mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.A5      net (fanout=2)        0.465   mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.BQ      Tad_logic             1.010   mM/ADDERTREE_INTERNAL_Madd_516
                                                       mM/ADDERTREE_INTERNAL_Madd16_lut<0>4
                                                       mM/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mM/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X12Y16.B5      net (fanout=2)        0.619   mM/ADDERTREE_INTERNAL_Madd_516
    SLICE_X12Y16.DMUX    Topbd                 0.695   mM/ADDERTREE_INTERNAL_Madd_720
                                                       mM/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mM/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X11Y26.A6      net (fanout=12)       1.881   mM/ADDERTREE_INTERNAL_Madd_720
    SLICE_X11Y26.A       Tilo                  0.259   t/weightIn1<3>
                                                       mM_sig/Mram_output1411
    SLICE_X11Y26.C2      net (fanout=11)       0.553   mMOut<4>
    SLICE_X11Y26.C       Tilo                  0.259   t/weightIn1<3>
                                                       t/weight1/Mmux_o421
    SLICE_X12Y21.B4      net (fanout=1)        1.254   t/weight1/o4<1>
    SLICE_X12Y21.BMUX    Tilo                  0.326   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.C5      net (fanout=2)        0.442   t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.CQ      Tad_logic             0.973   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X10Y18.C5      net (fanout=1)        0.859   t/weight1/ADDERTREE_INTERNAL_Madd_21
    SLICE_X10Y18.CMUX    Tilo                  0.298   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.D3      net (fanout=2)        0.373   t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.DQ      Tad_logic             0.920   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y17.D3      net (fanout=3)        0.592   t/weight1/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y17.D       Tilo                  0.259   t/weightOut1<3>
                                                       t/weight1/Mmux_output4
    SLICE_X10Y14.D4      net (fanout=1)        0.680   t/weightOut1<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)        0.414   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tad_logic             0.993   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.BMUX     Topbb                 0.464   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X3Y11.A1       net (fanout=14)       1.150   t/ADDERTREE_INTERNAL_Madd_56
    SLICE_X3Y11.A        Tilo                  0.259   N657
                                                       t_sig/Mram_output211_SW5
    SLICE_X3Y11.B3       net (fanout=1)        0.961   t_N18
    SLICE_X3Y11.B        Tilo                  0.259   N657
                                                       t_sig/Mram_output211
    P57.O                net (fanout=10)       4.113   Output_0_OBUF
    P57.PAD              Tioop                 2.342   Output<0>
                                                       Output_0_OBUF
                                                       Output<0>
    -------------------------------------------------  ---------------------------
    Total                                     35.353ns (13.663ns logic, 21.690ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point Output<1> (P58.PAD), 4123241304 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.545ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          Output<1> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      35.221ns (Levels of Logic = 21)
  Clock Path Delay:     4.195ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)        2.042   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (1.246ns logic, 2.949ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Data Path at Slow Process Corner: input_result_0 to Output<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X10Y4.A4       net (fanout=72)       1.068   input_result<0>
    SLICE_X10Y4.AMUX     Topaa                 0.449   mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mM/weight1/Mmux_o411
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X8Y6.A2        net (fanout=1)        0.988   mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X8Y6.BMUX      Topab                 0.532   mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X3Y5.B3        net (fanout=7)        1.377   mM/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X3Y5.B         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4_SW0_SW0
    SLICE_X3Y5.A5        net (fanout=1)        0.230   N70
    SLICE_X3Y5.A         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4
    SLICE_X12Y12.D3      net (fanout=1)        1.871   mM/weightOut1<3>
    SLICE_X12Y12.DMUX    Tilo                  0.326   mM/ADDERTREE_INTERNAL_Madd_316
                                                       mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.A5      net (fanout=2)        0.465   mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.BQ      Tad_logic             1.010   mM/ADDERTREE_INTERNAL_Madd_516
                                                       mM/ADDERTREE_INTERNAL_Madd16_lut<0>4
                                                       mM/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mM/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X12Y16.B5      net (fanout=2)        0.619   mM/ADDERTREE_INTERNAL_Madd_516
    SLICE_X12Y16.DMUX    Topbd                 0.695   mM/ADDERTREE_INTERNAL_Madd_720
                                                       mM/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mM/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X11Y26.A6      net (fanout=12)       1.881   mM/ADDERTREE_INTERNAL_Madd_720
    SLICE_X11Y26.A       Tilo                  0.259   t/weightIn1<3>
                                                       mM_sig/Mram_output1411
    SLICE_X11Y26.C2      net (fanout=11)       0.553   mMOut<4>
    SLICE_X11Y26.C       Tilo                  0.259   t/weightIn1<3>
                                                       t/weight1/Mmux_o421
    SLICE_X12Y21.B4      net (fanout=1)        1.254   t/weight1/o4<1>
    SLICE_X12Y21.BMUX    Tilo                  0.326   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.C5      net (fanout=2)        0.442   t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.CQ      Tad_logic             0.973   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X10Y18.C5      net (fanout=1)        0.859   t/weight1/ADDERTREE_INTERNAL_Madd_21
    SLICE_X10Y18.CMUX    Tilo                  0.298   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.D3      net (fanout=2)        0.373   t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.DQ      Tad_logic             0.920   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y17.D3      net (fanout=3)        0.592   t/weight1/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y17.D       Tilo                  0.259   t/weightOut1<3>
                                                       t/weight1/Mmux_output4
    SLICE_X10Y14.D4      net (fanout=1)        0.680   t/weightOut1<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AX       net (fanout=2)        0.677   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tito_logic            0.784   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.BMUX     Topbb                 0.464   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y11.C6       net (fanout=14)       0.971   t/ADDERTREE_INTERNAL_Madd_56
    SLICE_X0Y11.C        Tilo                  0.255   N660
                                                       t_sig/Mram_output5114_SW0
    SLICE_X0Y11.B5       net (fanout=1)        0.542   t_N20
    SLICE_X0Y11.B        Tilo                  0.254   N660
                                                       t_sig/Mram_output5114
    P58.O                net (fanout=10)       4.534   Output_1_OBUF
    P58.PAD              Tioop                 2.342   Output<1>
                                                       Output_1_OBUF
                                                       Output<1>
    -------------------------------------------------  ---------------------------
    Total                                     35.221ns (13.445ns logic, 21.776ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.546ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          Output<1> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      35.220ns (Levels of Logic = 21)
  Clock Path Delay:     4.195ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)        2.042   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (1.246ns logic, 2.949ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Data Path at Slow Process Corner: input_result_0 to Output<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X10Y4.A4       net (fanout=72)       1.068   input_result<0>
    SLICE_X10Y4.AMUX     Topaa                 0.449   mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mM/weight1/Mmux_o411
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X8Y6.A2        net (fanout=1)        0.988   mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X8Y6.BMUX      Topab                 0.532   mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X3Y5.B3        net (fanout=7)        1.377   mM/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X3Y5.B         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4_SW0_SW0
    SLICE_X3Y5.A5        net (fanout=1)        0.230   N70
    SLICE_X3Y5.A         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4
    SLICE_X12Y12.D3      net (fanout=1)        1.871   mM/weightOut1<3>
    SLICE_X12Y12.DMUX    Tilo                  0.326   mM/ADDERTREE_INTERNAL_Madd_316
                                                       mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.AX      net (fanout=2)        0.704   mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.BQ      Tito_logic            0.770   mM/ADDERTREE_INTERNAL_Madd_516
                                                       mM/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mM/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X12Y16.B5      net (fanout=2)        0.619   mM/ADDERTREE_INTERNAL_Madd_516
    SLICE_X12Y16.DMUX    Topbd                 0.695   mM/ADDERTREE_INTERNAL_Madd_720
                                                       mM/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mM/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X11Y26.A6      net (fanout=12)       1.881   mM/ADDERTREE_INTERNAL_Madd_720
    SLICE_X11Y26.A       Tilo                  0.259   t/weightIn1<3>
                                                       mM_sig/Mram_output1411
    SLICE_X11Y26.C2      net (fanout=11)       0.553   mMOut<4>
    SLICE_X11Y26.C       Tilo                  0.259   t/weightIn1<3>
                                                       t/weight1/Mmux_o421
    SLICE_X12Y21.B4      net (fanout=1)        1.254   t/weight1/o4<1>
    SLICE_X12Y21.BMUX    Tilo                  0.326   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.C5      net (fanout=2)        0.442   t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.CQ      Tad_logic             0.973   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X10Y18.C5      net (fanout=1)        0.859   t/weight1/ADDERTREE_INTERNAL_Madd_21
    SLICE_X10Y18.CMUX    Tilo                  0.298   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.D3      net (fanout=2)        0.373   t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.DQ      Tad_logic             0.920   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y17.D3      net (fanout=3)        0.592   t/weight1/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y17.D       Tilo                  0.259   t/weightOut1<3>
                                                       t/weight1/Mmux_output4
    SLICE_X10Y14.D4      net (fanout=1)        0.680   t/weightOut1<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AX       net (fanout=2)        0.677   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.BQ       Tito_logic            0.784   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.BMUX     Topbb                 0.464   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y11.C6       net (fanout=14)       0.971   t/ADDERTREE_INTERNAL_Madd_56
    SLICE_X0Y11.C        Tilo                  0.255   N660
                                                       t_sig/Mram_output5114_SW0
    SLICE_X0Y11.B5       net (fanout=1)        0.542   t_N20
    SLICE_X0Y11.B        Tilo                  0.254   N660
                                                       t_sig/Mram_output5114
    P58.O                net (fanout=10)       4.534   Output_1_OBUF
    P58.PAD              Tioop                 2.342   Output<1>
                                                       Output_1_OBUF
                                                       Output<1>
    -------------------------------------------------  ---------------------------
    Total                                     35.220ns (13.205ns logic, 22.015ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.549ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          Output<1> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      35.217ns (Levels of Logic = 21)
  Clock Path Delay:     4.195ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)        2.042   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (1.246ns logic, 2.949ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Data Path at Slow Process Corner: input_result_0 to Output<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X10Y4.A4       net (fanout=72)       1.068   input_result<0>
    SLICE_X10Y4.AMUX     Topaa                 0.449   mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mM/weight1/Mmux_o411
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X8Y6.A2        net (fanout=1)        0.988   mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X8Y6.BMUX      Topab                 0.532   mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X3Y5.B3        net (fanout=7)        1.377   mM/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X3Y5.B         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4_SW0_SW0
    SLICE_X3Y5.A5        net (fanout=1)        0.230   N70
    SLICE_X3Y5.A         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4
    SLICE_X12Y12.D3      net (fanout=1)        1.871   mM/weightOut1<3>
    SLICE_X12Y12.DMUX    Tilo                  0.326   mM/ADDERTREE_INTERNAL_Madd_316
                                                       mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.A5      net (fanout=2)        0.465   mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.BQ      Tad_logic             1.010   mM/ADDERTREE_INTERNAL_Madd_516
                                                       mM/ADDERTREE_INTERNAL_Madd16_lut<0>4
                                                       mM/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mM/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X12Y16.B5      net (fanout=2)        0.619   mM/ADDERTREE_INTERNAL_Madd_516
    SLICE_X12Y16.DMUX    Topbd                 0.695   mM/ADDERTREE_INTERNAL_Madd_720
                                                       mM/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mM/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X11Y26.A6      net (fanout=12)       1.881   mM/ADDERTREE_INTERNAL_Madd_720
    SLICE_X11Y26.A       Tilo                  0.259   t/weightIn1<3>
                                                       mM_sig/Mram_output1411
    SLICE_X11Y26.C2      net (fanout=11)       0.553   mMOut<4>
    SLICE_X11Y26.C       Tilo                  0.259   t/weightIn1<3>
                                                       t/weight1/Mmux_o421
    SLICE_X12Y21.B4      net (fanout=1)        1.254   t/weight1/o4<1>
    SLICE_X12Y21.BMUX    Tilo                  0.326   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.C5      net (fanout=2)        0.442   t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.CQ      Tad_logic             0.973   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X10Y18.C5      net (fanout=1)        0.859   t/weight1/ADDERTREE_INTERNAL_Madd_21
    SLICE_X10Y18.CMUX    Tilo                  0.298   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.D3      net (fanout=2)        0.373   t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.DQ      Tad_logic             0.920   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y17.D3      net (fanout=3)        0.592   t/weight1/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y17.D       Tilo                  0.259   t/weightOut1<3>
                                                       t/weight1/Mmux_output4
    SLICE_X10Y14.D4      net (fanout=1)        0.680   t/weightOut1<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)        0.414   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)        0.357   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y11.C1       net (fanout=15)       1.265   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y11.C        Tilo                  0.255   N660
                                                       t_sig/Mram_output5114_SW0
    SLICE_X0Y11.B5       net (fanout=1)        0.542   t_N20
    SLICE_X0Y11.B        Tilo                  0.254   N660
                                                       t_sig/Mram_output5114
    P58.O                net (fanout=10)       4.534   Output_1_OBUF
    P58.PAD              Tioop                 2.342   Output<1>
                                                       Output_1_OBUF
                                                       Output<1>
    -------------------------------------------------  ---------------------------
    Total                                     35.217ns (13.576ns logic, 21.641ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point Output<3> (P61.PAD), 3721493982 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.751ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          Output<3> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      35.015ns (Levels of Logic = 21)
  Clock Path Delay:     4.195ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)        2.042   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (1.246ns logic, 2.949ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Data Path at Slow Process Corner: input_result_0 to Output<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X10Y4.A4       net (fanout=72)       1.068   input_result<0>
    SLICE_X10Y4.AMUX     Topaa                 0.449   mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mM/weight1/Mmux_o411
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X8Y6.A2        net (fanout=1)        0.988   mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X8Y6.BMUX      Topab                 0.532   mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X3Y5.B3        net (fanout=7)        1.377   mM/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X3Y5.B         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4_SW0_SW0
    SLICE_X3Y5.A5        net (fanout=1)        0.230   N70
    SLICE_X3Y5.A         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4
    SLICE_X12Y12.D3      net (fanout=1)        1.871   mM/weightOut1<3>
    SLICE_X12Y12.DMUX    Tilo                  0.326   mM/ADDERTREE_INTERNAL_Madd_316
                                                       mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.A5      net (fanout=2)        0.465   mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.BQ      Tad_logic             1.010   mM/ADDERTREE_INTERNAL_Madd_516
                                                       mM/ADDERTREE_INTERNAL_Madd16_lut<0>4
                                                       mM/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mM/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X12Y16.B5      net (fanout=2)        0.619   mM/ADDERTREE_INTERNAL_Madd_516
    SLICE_X12Y16.DMUX    Topbd                 0.695   mM/ADDERTREE_INTERNAL_Madd_720
                                                       mM/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mM/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X11Y26.A6      net (fanout=12)       1.881   mM/ADDERTREE_INTERNAL_Madd_720
    SLICE_X11Y26.A       Tilo                  0.259   t/weightIn1<3>
                                                       mM_sig/Mram_output1411
    SLICE_X11Y26.C2      net (fanout=11)       0.553   mMOut<4>
    SLICE_X11Y26.C       Tilo                  0.259   t/weightIn1<3>
                                                       t/weight1/Mmux_o421
    SLICE_X12Y21.B4      net (fanout=1)        1.254   t/weight1/o4<1>
    SLICE_X12Y21.BMUX    Tilo                  0.326   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.C5      net (fanout=2)        0.442   t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.CQ      Tad_logic             0.973   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X10Y18.C5      net (fanout=1)        0.859   t/weight1/ADDERTREE_INTERNAL_Madd_21
    SLICE_X10Y18.CMUX    Tilo                  0.298   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.D3      net (fanout=2)        0.373   t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.DQ      Tad_logic             0.920   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y17.D3      net (fanout=3)        0.592   t/weight1/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y17.D       Tilo                  0.259   t/weightOut1<3>
                                                       t/weight1/Mmux_output4
    SLICE_X10Y14.D4      net (fanout=1)        0.680   t/weightOut1<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)        0.414   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)        0.357   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y10.A3       net (fanout=15)       1.083   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y10.A        Tilo                  0.254   t_sig/Mram_output11211
                                                       t_sig/Mram_output11213
    SLICE_X0Y10.B2       net (fanout=1)        0.821   t_sig/Mram_output11212
    SLICE_X0Y10.B        Tilo                  0.254   t_sig/Mram_output11211
                                                       t_sig/Mram_output11214
    P61.O                net (fanout=6)        4.236   Output_3_OBUF
    P61.PAD              Tioop                 2.342   Output<3>
                                                       Output_3_OBUF
                                                       Output<3>
    -------------------------------------------------  ---------------------------
    Total                                     35.015ns (13.575ns logic, 21.440ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.752ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          Output<3> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      35.014ns (Levels of Logic = 21)
  Clock Path Delay:     4.195ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)        2.042   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (1.246ns logic, 2.949ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Data Path at Slow Process Corner: input_result_0 to Output<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X10Y4.A4       net (fanout=72)       1.068   input_result<0>
    SLICE_X10Y4.AMUX     Topaa                 0.449   mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mM/weight1/Mmux_o411
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X8Y6.A2        net (fanout=1)        0.988   mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X8Y6.BMUX      Topab                 0.532   mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X3Y5.B3        net (fanout=7)        1.377   mM/weight1/ADDERTREE_INTERNAL_Madd_13
    SLICE_X3Y5.B         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4_SW0_SW0
    SLICE_X3Y5.A5        net (fanout=1)        0.230   N70
    SLICE_X3Y5.A         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4
    SLICE_X12Y12.D3      net (fanout=1)        1.871   mM/weightOut1<3>
    SLICE_X12Y12.DMUX    Tilo                  0.326   mM/ADDERTREE_INTERNAL_Madd_316
                                                       mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.AX      net (fanout=2)        0.704   mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.BQ      Tito_logic            0.770   mM/ADDERTREE_INTERNAL_Madd_516
                                                       mM/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mM/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X12Y16.B5      net (fanout=2)        0.619   mM/ADDERTREE_INTERNAL_Madd_516
    SLICE_X12Y16.DMUX    Topbd                 0.695   mM/ADDERTREE_INTERNAL_Madd_720
                                                       mM/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mM/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X11Y26.A6      net (fanout=12)       1.881   mM/ADDERTREE_INTERNAL_Madd_720
    SLICE_X11Y26.A       Tilo                  0.259   t/weightIn1<3>
                                                       mM_sig/Mram_output1411
    SLICE_X11Y26.C2      net (fanout=11)       0.553   mMOut<4>
    SLICE_X11Y26.C       Tilo                  0.259   t/weightIn1<3>
                                                       t/weight1/Mmux_o421
    SLICE_X12Y21.B4      net (fanout=1)        1.254   t/weight1/o4<1>
    SLICE_X12Y21.BMUX    Tilo                  0.326   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.C5      net (fanout=2)        0.442   t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.CQ      Tad_logic             0.973   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X10Y18.C5      net (fanout=1)        0.859   t/weight1/ADDERTREE_INTERNAL_Madd_21
    SLICE_X10Y18.CMUX    Tilo                  0.298   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.D3      net (fanout=2)        0.373   t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.DQ      Tad_logic             0.920   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y17.D3      net (fanout=3)        0.592   t/weight1/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y17.D       Tilo                  0.259   t/weightOut1<3>
                                                       t/weight1/Mmux_output4
    SLICE_X10Y14.D4      net (fanout=1)        0.680   t/weightOut1<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)        0.414   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)        0.357   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y10.A3       net (fanout=15)       1.083   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y10.A        Tilo                  0.254   t_sig/Mram_output11211
                                                       t_sig/Mram_output11213
    SLICE_X0Y10.B2       net (fanout=1)        0.821   t_sig/Mram_output11212
    SLICE_X0Y10.B        Tilo                  0.254   t_sig/Mram_output11211
                                                       t_sig/Mram_output11214
    P61.O                net (fanout=6)        4.236   Output_3_OBUF
    P61.PAD              Tioop                 2.342   Output<3>
                                                       Output_3_OBUF
                                                       Output<3>
    -------------------------------------------------  ---------------------------
    Total                                     35.014ns (13.335ns logic, 21.679ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.830ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               input_result_0 (FF)
  Destination:          Output<3> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      34.936ns (Levels of Logic = 21)
  Clock Path Delay:     4.195ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)        2.042   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (1.246ns logic, 2.949ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Data Path at Slow Process Corner: input_result_0 to Output<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 1.778   input_result<0>
                                                       input_result_0
    SLICE_X10Y4.A4       net (fanout=72)       1.068   input_result<0>
    SLICE_X10Y4.AMUX     Topaa                 0.449   mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mM/weight1/Mmux_o411
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X8Y6.A2        net (fanout=1)        0.988   mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X8Y6.AMUX      Topaa                 0.456   mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>_rt
                                                       mM/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X3Y5.B4        net (fanout=9)        1.374   mM/weight1/ADDERTREE_INTERNAL_Madd_03
    SLICE_X3Y5.B         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4_SW0_SW0
    SLICE_X3Y5.A5        net (fanout=1)        0.230   N70
    SLICE_X3Y5.A         Tilo                  0.259   N70
                                                       mM/weight1/Mmux_output4
    SLICE_X12Y12.D3      net (fanout=1)        1.871   mM/weightOut1<3>
    SLICE_X12Y12.DMUX    Tilo                  0.326   mM/ADDERTREE_INTERNAL_Madd_316
                                                       mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.A5      net (fanout=2)        0.465   mM/ADDERTREE_INTERNAL_Madd163
    SLICE_X12Y13.BQ      Tad_logic             1.010   mM/ADDERTREE_INTERNAL_Madd_516
                                                       mM/ADDERTREE_INTERNAL_Madd16_lut<0>4
                                                       mM/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mM/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X12Y16.B5      net (fanout=2)        0.619   mM/ADDERTREE_INTERNAL_Madd_516
    SLICE_X12Y16.DMUX    Topbd                 0.695   mM/ADDERTREE_INTERNAL_Madd_720
                                                       mM/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mM/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X11Y26.A6      net (fanout=12)       1.881   mM/ADDERTREE_INTERNAL_Madd_720
    SLICE_X11Y26.A       Tilo                  0.259   t/weightIn1<3>
                                                       mM_sig/Mram_output1411
    SLICE_X11Y26.C2      net (fanout=11)       0.553   mMOut<4>
    SLICE_X11Y26.C       Tilo                  0.259   t/weightIn1<3>
                                                       t/weight1/Mmux_o421
    SLICE_X12Y21.B4      net (fanout=1)        1.254   t/weight1/o4<1>
    SLICE_X12Y21.BMUX    Tilo                  0.326   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.C5      net (fanout=2)        0.442   t/weight1/ADDERTREE_INTERNAL_Madd11
    SLICE_X12Y21.CQ      Tad_logic             0.973   t/weight1/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X10Y18.C5      net (fanout=1)        0.859   t/weight1/ADDERTREE_INTERNAL_Madd_21
    SLICE_X10Y18.CMUX    Tilo                  0.298   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.D3      net (fanout=2)        0.373   t/weight1/ADDERTREE_INTERNAL_Madd32
    SLICE_X10Y18.DQ      Tad_logic             0.920   t/weight1/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight1/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight1/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y17.D3      net (fanout=3)        0.592   t/weight1/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y17.D       Tilo                  0.259   t/weightOut1<3>
                                                       t/weight1/Mmux_output4
    SLICE_X10Y14.D4      net (fanout=1)        0.680   t/weightOut1<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)        0.414   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)        0.357   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y10.A3       net (fanout=15)       1.083   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y10.A        Tilo                  0.254   t_sig/Mram_output11211
                                                       t_sig/Mram_output11213
    SLICE_X0Y10.B2       net (fanout=1)        0.821   t_sig/Mram_output11212
    SLICE_X0Y10.B        Tilo                  0.254   t_sig/Mram_output11211
                                                       t_sig/Mram_output11214
    P61.O                net (fanout=6)        4.236   Output_3_OBUF
    P61.PAD              Tioop                 2.342   Output<3>
                                                       Output_3_OBUF
                                                       Output<3>
    -------------------------------------------------  ---------------------------
    Total                                     34.936ns (13.499ns logic, 21.437ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "Output" OFFSET = OUT 50 ns AFTER COMP "clk";
--------------------------------------------------------------------------------

Paths for end point Output<0> (P57.PAD), 4123632912 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.464ns (clock arrival + clock path + data path - uncertainty)
  Source:               input_result_1 (FF)
  Destination:          Output<0> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      9.105ns (Levels of Logic = 10)
  Clock Path Delay:     1.398ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to input_result_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y2.CLK0     net (fanout=7)        0.685   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.380ns logic, 1.018ns route)
                                                       (27.2% logic, 72.8% route)

  Minimum Data Path at Fast Process Corner: input_result_1 to Output<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X23Y5.A4       net (fanout=72)       0.965   input_result<1>
    SLICE_X23Y5.A        Tilo                  0.156   N399
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>8_SW1
    SLICE_X22Y5.A6       net (fanout=1)        0.011   N398
    SLICE_X22Y5.AMUX     Topaa                 0.244   mR/ADDERTREE_INTERNAL_Madd_316
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>8
                                                       mR/ADDERTREE_INTERNAL_Madd16_cy<0>_2
    SLICE_X22Y9.AX       net (fanout=2)        0.440   mR/ADDERTREE_INTERNAL_Madd20_lut<0>
    SLICE_X22Y9.DMUX     Taxd                  0.216   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X19Y10.B5      net (fanout=18)       0.521   mR/ADDERTREE_INTERNAL_Madd_320
    SLICE_X19Y10.B       Tilo                  0.156   t/weight2/o4<2>
                                                       mR_sig/Mram_output1411
    SLICE_X9Y10.B5       net (fanout=11)       0.517   mROut<4>
    SLICE_X9Y10.B        Tilo                  0.156   t/ADDERTREE_INTERNAL_Madd2
                                                       t/weight2/PWR_19_o_activationVal[4]_equal_10_o<4>1
    SLICE_X6Y10.A1       net (fanout=9)        0.432   t/weight2/PWR_19_o_activationVal[4]_equal_10_o
    SLICE_X6Y10.COUT     Topcya                0.265   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>8
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)        0.001   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)        0.136   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.CMUX     Topcc                 0.282   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X3Y11.B6       net (fanout=9)        0.352   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X3Y11.B        Tilo                  0.156   N657
                                                       t_sig/Mram_output211
    P57.O                net (fanout=10)       2.256   Output_0_OBUF
    P57.PAD              Tioop                 1.038   Output<0>
                                                       Output_0_OBUF
                                                       Output<0>
    -------------------------------------------------  ---------------------------
    Total                                      9.105ns (3.474ns logic, 5.631ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  10.435ns (clock arrival + clock path + data path - uncertainty)
  Source:               input_result_0 (FF)
  Destination:          Output<0> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      9.076ns (Levels of Logic = 10)
  Clock Path Delay:     1.398ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)        0.685   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.380ns logic, 1.018ns route)
                                                       (27.2% logic, 72.8% route)

  Minimum Data Path at Fast Process Corner: input_result_0 to Output<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.656   input_result<0>
                                                       input_result_0
    SLICE_X19Y5.A6       net (fanout=72)       0.463   input_result<0>
    SLICE_X19Y5.A        Tilo                  0.156   N400
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>8_SW3
    SLICE_X22Y5.A5       net (fanout=1)        0.439   N400
    SLICE_X22Y5.AMUX     Topaa                 0.244   mR/ADDERTREE_INTERNAL_Madd_316
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>8
                                                       mR/ADDERTREE_INTERNAL_Madd16_cy<0>_2
    SLICE_X22Y9.AX       net (fanout=2)        0.440   mR/ADDERTREE_INTERNAL_Madd20_lut<0>
    SLICE_X22Y9.DMUX     Taxd                  0.216   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X19Y10.B5      net (fanout=18)       0.521   mR/ADDERTREE_INTERNAL_Madd_320
    SLICE_X19Y10.B       Tilo                  0.156   t/weight2/o4<2>
                                                       mR_sig/Mram_output1411
    SLICE_X9Y10.B5       net (fanout=11)       0.517   mROut<4>
    SLICE_X9Y10.B        Tilo                  0.156   t/ADDERTREE_INTERNAL_Madd2
                                                       t/weight2/PWR_19_o_activationVal[4]_equal_10_o<4>1
    SLICE_X6Y10.A1       net (fanout=9)        0.432   t/weight2/PWR_19_o_activationVal[4]_equal_10_o
    SLICE_X6Y10.COUT     Topcya                0.265   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>8
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)        0.001   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)        0.136   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X3Y11.B5       net (fanout=9)        0.394   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X3Y11.B        Tilo                  0.156   N657
                                                       t_sig/Mram_output211
    P57.O                net (fanout=10)       2.256   Output_0_OBUF
    P57.PAD              Tioop                 1.038   Output<0>
                                                       Output_0_OBUF
                                                       Output<0>
    -------------------------------------------------  ---------------------------
    Total                                      9.076ns (3.477ns logic, 5.599ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  10.390ns (clock arrival + clock path + data path - uncertainty)
  Source:               input_result_0 (FF)
  Destination:          Output<0> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      9.031ns (Levels of Logic = 10)
  Clock Path Delay:     1.398ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)        0.685   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.380ns logic, 1.018ns route)
                                                       (27.2% logic, 72.8% route)

  Minimum Data Path at Fast Process Corner: input_result_0 to Output<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.656   input_result<0>
                                                       input_result_0
    SLICE_X19Y5.A6       net (fanout=72)       0.463   input_result<0>
    SLICE_X19Y5.A        Tilo                  0.156   N400
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>8_SW3
    SLICE_X22Y5.A5       net (fanout=1)        0.439   N400
    SLICE_X22Y5.AMUX     Topaa                 0.244   mR/ADDERTREE_INTERNAL_Madd_316
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>8
                                                       mR/ADDERTREE_INTERNAL_Madd16_cy<0>_2
    SLICE_X22Y9.AX       net (fanout=2)        0.440   mR/ADDERTREE_INTERNAL_Madd20_lut<0>
    SLICE_X22Y9.DMUX     Taxd                  0.216   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X19Y10.B5      net (fanout=18)       0.521   mR/ADDERTREE_INTERNAL_Madd_320
    SLICE_X19Y10.B       Tilo                  0.156   t/weight2/o4<2>
                                                       mR_sig/Mram_output1411
    SLICE_X9Y10.B5       net (fanout=11)       0.517   mROut<4>
    SLICE_X9Y10.B        Tilo                  0.156   t/ADDERTREE_INTERNAL_Madd2
                                                       t/weight2/PWR_19_o_activationVal[4]_equal_10_o<4>1
    SLICE_X6Y10.A1       net (fanout=9)        0.432   t/weight2/PWR_19_o_activationVal[4]_equal_10_o
    SLICE_X6Y10.COUT     Topcya                0.265   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>8
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)        0.001   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)        0.136   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.CMUX     Topcc                 0.282   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X3Y11.B6       net (fanout=9)        0.352   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X3Y11.B        Tilo                  0.156   N657
                                                       t_sig/Mram_output211
    P57.O                net (fanout=10)       2.256   Output_0_OBUF
    P57.PAD              Tioop                 1.038   Output<0>
                                                       Output_0_OBUF
                                                       Output<0>
    -------------------------------------------------  ---------------------------
    Total                                      9.031ns (3.474ns logic, 5.557ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point Output<3> (P61.PAD), 3721493982 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.716ns (clock arrival + clock path + data path - uncertainty)
  Source:               input_result_0 (FF)
  Destination:          Output<3> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      9.357ns (Levels of Logic = 10)
  Clock Path Delay:     1.398ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)        0.685   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.380ns logic, 1.018ns route)
                                                       (27.2% logic, 72.8% route)

  Minimum Data Path at Fast Process Corner: input_result_0 to Output<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.656   input_result<0>
                                                       input_result_0
    SLICE_X19Y5.A6       net (fanout=72)       0.463   input_result<0>
    SLICE_X19Y5.A        Tilo                  0.156   N400
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>8_SW3
    SLICE_X22Y5.A5       net (fanout=1)        0.439   N400
    SLICE_X22Y5.BQ       Tad_logic             0.469   mR/ADDERTREE_INTERNAL_Madd_316
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>8
                                                       mR/ADDERTREE_INTERNAL_Madd16_cy<0>_2
                                                       mR/ADDERTREE_INTERNAL_Madd_116_rt
    SLICE_X22Y9.BX       net (fanout=2)        0.358   mR/ADDERTREE_INTERNAL_Madd_116
    SLICE_X22Y9.DMUX     Tbxd                  0.184   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X19Y10.B5      net (fanout=18)       0.521   mR/ADDERTREE_INTERNAL_Madd_320
    SLICE_X19Y10.B       Tilo                  0.156   t/weight2/o4<2>
                                                       mR_sig/Mram_output1411
    SLICE_X9Y10.B5       net (fanout=11)       0.517   mROut<4>
    SLICE_X9Y10.B        Tilo                  0.156   t/ADDERTREE_INTERNAL_Madd2
                                                       t/weight2/PWR_19_o_activationVal[4]_equal_10_o<4>1
    SLICE_X6Y10.A1       net (fanout=9)        0.432   t/weight2/PWR_19_o_activationVal[4]_equal_10_o
    SLICE_X6Y10.COUT     Topcya                0.265   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>8
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)        0.001   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)        0.136   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.CMUX     Topcc                 0.282   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y10.B6       net (fanout=9)        0.489   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X0Y10.B        Tilo                  0.156   t_sig/Mram_output11211
                                                       t_sig/Mram_output11214
    P61.O                net (fanout=6)        2.334   Output_3_OBUF
    P61.PAD              Tioop                 1.038   Output<3>
                                                       Output_3_OBUF
                                                       Output<3>
    -------------------------------------------------  ---------------------------
    Total                                      9.357ns (3.667ns logic, 5.690ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  10.679ns (clock arrival + clock path + data path - uncertainty)
  Source:               input_result_1 (FF)
  Destination:          Output<3> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      9.320ns (Levels of Logic = 10)
  Clock Path Delay:     1.398ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to input_result_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y2.CLK0     net (fanout=7)        0.685   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.380ns logic, 1.018ns route)
                                                       (27.2% logic, 72.8% route)

  Minimum Data Path at Fast Process Corner: input_result_1 to Output<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X23Y5.A4       net (fanout=72)       0.965   input_result<1>
    SLICE_X23Y5.A        Tilo                  0.156   N399
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>8_SW1
    SLICE_X22Y5.A6       net (fanout=1)        0.011   N398
    SLICE_X22Y5.AMUX     Topaa                 0.244   mR/ADDERTREE_INTERNAL_Madd_316
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>8
                                                       mR/ADDERTREE_INTERNAL_Madd16_cy<0>_2
    SLICE_X22Y9.AX       net (fanout=2)        0.440   mR/ADDERTREE_INTERNAL_Madd20_lut<0>
    SLICE_X22Y9.DMUX     Taxd                  0.216   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X19Y10.B5      net (fanout=18)       0.521   mR/ADDERTREE_INTERNAL_Madd_320
    SLICE_X19Y10.B       Tilo                  0.156   t/weight2/o4<2>
                                                       mR_sig/Mram_output1411
    SLICE_X9Y10.B5       net (fanout=11)       0.517   mROut<4>
    SLICE_X9Y10.B        Tilo                  0.156   t/ADDERTREE_INTERNAL_Madd2
                                                       t/weight2/PWR_19_o_activationVal[4]_equal_10_o<4>1
    SLICE_X6Y10.A1       net (fanout=9)        0.432   t/weight2/PWR_19_o_activationVal[4]_equal_10_o
    SLICE_X6Y10.COUT     Topcya                0.265   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>8
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)        0.001   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)        0.136   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.CMUX     Topcc                 0.282   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y10.B6       net (fanout=9)        0.489   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X0Y10.B        Tilo                  0.156   t_sig/Mram_output11211
                                                       t_sig/Mram_output11214
    P61.O                net (fanout=6)        2.334   Output_3_OBUF
    P61.PAD              Tioop                 1.038   Output<3>
                                                       Output_3_OBUF
                                                       Output<3>
    -------------------------------------------------  ---------------------------
    Total                                      9.320ns (3.474ns logic, 5.846ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  10.605ns (clock arrival + clock path + data path - uncertainty)
  Source:               input_result_0 (FF)
  Destination:          Output<3> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      9.246ns (Levels of Logic = 10)
  Clock Path Delay:     1.398ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)        0.685   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.380ns logic, 1.018ns route)
                                                       (27.2% logic, 72.8% route)

  Minimum Data Path at Fast Process Corner: input_result_0 to Output<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.656   input_result<0>
                                                       input_result_0
    SLICE_X19Y5.A6       net (fanout=72)       0.463   input_result<0>
    SLICE_X19Y5.A        Tilo                  0.156   N400
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>8_SW3
    SLICE_X22Y5.A5       net (fanout=1)        0.439   N400
    SLICE_X22Y5.AMUX     Topaa                 0.244   mR/ADDERTREE_INTERNAL_Madd_316
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>8
                                                       mR/ADDERTREE_INTERNAL_Madd16_cy<0>_2
    SLICE_X22Y9.AX       net (fanout=2)        0.440   mR/ADDERTREE_INTERNAL_Madd20_lut<0>
    SLICE_X22Y9.DMUX     Taxd                  0.216   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X19Y10.B5      net (fanout=18)       0.521   mR/ADDERTREE_INTERNAL_Madd_320
    SLICE_X19Y10.B       Tilo                  0.156   t/weight2/o4<2>
                                                       mR_sig/Mram_output1411
    SLICE_X9Y10.B5       net (fanout=11)       0.517   mROut<4>
    SLICE_X9Y10.B        Tilo                  0.156   t/ADDERTREE_INTERNAL_Madd2
                                                       t/weight2/PWR_19_o_activationVal[4]_equal_10_o<4>1
    SLICE_X6Y10.A1       net (fanout=9)        0.432   t/weight2/PWR_19_o_activationVal[4]_equal_10_o
    SLICE_X6Y10.COUT     Topcya                0.265   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>8
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)        0.001   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)        0.136   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.CMUX     Topcc                 0.282   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y10.B6       net (fanout=9)        0.489   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X0Y10.B        Tilo                  0.156   t_sig/Mram_output11211
                                                       t_sig/Mram_output11214
    P61.O                net (fanout=6)        2.334   Output_3_OBUF
    P61.PAD              Tioop                 1.038   Output<3>
                                                       Output_3_OBUF
                                                       Output<3>
    -------------------------------------------------  ---------------------------
    Total                                      9.246ns (3.474ns logic, 5.772ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point Output<2> (P59.PAD), 3877618896 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.724ns (clock arrival + clock path + data path - uncertainty)
  Source:               input_result_1 (FF)
  Destination:          Output<2> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      9.365ns (Levels of Logic = 10)
  Clock Path Delay:     1.398ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to input_result_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y2.CLK0     net (fanout=7)        0.685   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.380ns logic, 1.018ns route)
                                                       (27.2% logic, 72.8% route)

  Minimum Data Path at Fast Process Corner: input_result_1 to Output<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 0.656   input_result<1>
                                                       input_result_1
    SLICE_X23Y5.A4       net (fanout=72)       0.965   input_result<1>
    SLICE_X23Y5.A        Tilo                  0.156   N399
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>8_SW1
    SLICE_X22Y5.A6       net (fanout=1)        0.011   N398
    SLICE_X22Y5.AMUX     Topaa                 0.244   mR/ADDERTREE_INTERNAL_Madd_316
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>8
                                                       mR/ADDERTREE_INTERNAL_Madd16_cy<0>_2
    SLICE_X22Y9.AX       net (fanout=2)        0.440   mR/ADDERTREE_INTERNAL_Madd20_lut<0>
    SLICE_X22Y9.DMUX     Taxd                  0.216   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X19Y10.B5      net (fanout=18)       0.521   mR/ADDERTREE_INTERNAL_Madd_320
    SLICE_X19Y10.B       Tilo                  0.156   t/weight2/o4<2>
                                                       mR_sig/Mram_output1411
    SLICE_X9Y10.B5       net (fanout=11)       0.517   mROut<4>
    SLICE_X9Y10.B        Tilo                  0.156   t/ADDERTREE_INTERNAL_Madd2
                                                       t/weight2/PWR_19_o_activationVal[4]_equal_10_o<4>1
    SLICE_X6Y10.A1       net (fanout=9)        0.432   t/weight2/PWR_19_o_activationVal[4]_equal_10_o
    SLICE_X6Y10.COUT     Topcya                0.265   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>8
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)        0.001   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)        0.136   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.A5       net (fanout=9)        0.540   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X0Y12.A        Tilo                  0.156   N557
                                                       t_sig/Mram_output8113
    P59.O                net (fanout=11)       2.325   Output_2_OBUF
    P59.PAD              Tioop                 1.038   Output<2>
                                                       Output_2_OBUF
                                                       Output<2>
    -------------------------------------------------  ---------------------------
    Total                                      9.365ns (3.477ns logic, 5.888ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  10.722ns (clock arrival + clock path + data path - uncertainty)
  Source:               input_result_0 (FF)
  Destination:          Output<2> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      9.363ns (Levels of Logic = 10)
  Clock Path Delay:     1.398ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)        0.685   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.380ns logic, 1.018ns route)
                                                       (27.2% logic, 72.8% route)

  Minimum Data Path at Fast Process Corner: input_result_0 to Output<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.656   input_result<0>
                                                       input_result_0
    SLICE_X19Y5.A6       net (fanout=72)       0.463   input_result<0>
    SLICE_X19Y5.A        Tilo                  0.156   N400
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>8_SW3
    SLICE_X22Y5.A5       net (fanout=1)        0.439   N400
    SLICE_X22Y5.AMUX     Topaa                 0.244   mR/ADDERTREE_INTERNAL_Madd_316
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>8
                                                       mR/ADDERTREE_INTERNAL_Madd16_cy<0>_2
    SLICE_X22Y9.AX       net (fanout=2)        0.440   mR/ADDERTREE_INTERNAL_Madd20_lut<0>
    SLICE_X22Y9.DMUX     Taxd                  0.216   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X19Y10.B5      net (fanout=18)       0.521   mR/ADDERTREE_INTERNAL_Madd_320
    SLICE_X19Y10.B       Tilo                  0.156   t/weight2/o4<2>
                                                       mR_sig/Mram_output1411
    SLICE_X9Y10.B5       net (fanout=11)       0.517   mROut<4>
    SLICE_X9Y10.B        Tilo                  0.156   t/ADDERTREE_INTERNAL_Madd2
                                                       t/weight2/PWR_19_o_activationVal[4]_equal_10_o<4>1
    SLICE_X6Y10.A1       net (fanout=9)        0.432   t/weight2/PWR_19_o_activationVal[4]_equal_10_o
    SLICE_X6Y10.COUT     Topcya                0.265   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>8
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)        0.001   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.DMUX     Tcind                 0.154   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.D4       net (fanout=1)        0.217   t/ADDERTREE_INTERNAL_Madd_72
    SLICE_X4Y11.DMUX     Topdd                 0.271   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<7>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.A5       net (fanout=9)        0.540   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X0Y12.A        Tilo                  0.156   N557
                                                       t_sig/Mram_output8113
    P59.O                net (fanout=11)       2.325   Output_2_OBUF
    P59.PAD              Tioop                 1.038   Output<2>
                                                       Output_2_OBUF
                                                       Output<2>
    -------------------------------------------------  ---------------------------
    Total                                      9.363ns (3.468ns logic, 5.895ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  10.650ns (clock arrival + clock path + data path - uncertainty)
  Source:               input_result_0 (FF)
  Destination:          Output<2> (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      9.291ns (Levels of Logic = 10)
  Clock Path Delay:     1.398ns (Levels of Logic = 2)
  Clock Uncertainty:    0.039ns

  Clock Uncertainty:          0.039ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.060ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to input_result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp73.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    ILOGIC_X7Y3.CLK0     net (fanout=7)        0.685   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.380ns logic, 1.018ns route)
                                                       (27.2% logic, 72.8% route)

  Minimum Data Path at Fast Process Corner: input_result_0 to Output<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.656   input_result<0>
                                                       input_result_0
    SLICE_X19Y5.A6       net (fanout=72)       0.463   input_result<0>
    SLICE_X19Y5.A        Tilo                  0.156   N400
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>8_SW3
    SLICE_X22Y5.A5       net (fanout=1)        0.439   N400
    SLICE_X22Y5.AMUX     Topaa                 0.244   mR/ADDERTREE_INTERNAL_Madd_316
                                                       mR/ADDERTREE_INTERNAL_Madd16_lut<0>8
                                                       mR/ADDERTREE_INTERNAL_Madd16_cy<0>_2
    SLICE_X22Y9.AX       net (fanout=2)        0.440   mR/ADDERTREE_INTERNAL_Madd20_lut<0>
    SLICE_X22Y9.DMUX     Taxd                  0.216   mR/ADDERTREE_INTERNAL_Madd20_cy<3>
                                                       mR/ADDERTREE_INTERNAL_Madd20_cy<3>
    SLICE_X19Y10.B5      net (fanout=18)       0.521   mR/ADDERTREE_INTERNAL_Madd_320
    SLICE_X19Y10.B       Tilo                  0.156   t/weight2/o4<2>
                                                       mR_sig/Mram_output1411
    SLICE_X9Y10.B5       net (fanout=11)       0.517   mROut<4>
    SLICE_X9Y10.B        Tilo                  0.156   t/ADDERTREE_INTERNAL_Madd2
                                                       t/weight2/PWR_19_o_activationVal[4]_equal_10_o<4>1
    SLICE_X6Y10.A1       net (fanout=9)        0.432   t/weight2/PWR_19_o_activationVal[4]_equal_10_o
    SLICE_X6Y10.COUT     Topcya                0.265   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>8
                                                       t/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X6Y11.CIN      net (fanout=1)        0.001   t/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X6Y11.CMUX     Tcinc                 0.149   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)        0.136   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.A5       net (fanout=9)        0.540   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X0Y12.A        Tilo                  0.156   N557
                                                       t_sig/Mram_output8113
    P59.O                net (fanout=11)       2.325   Output_2_OBUF
    P59.PAD              Tioop                 1.038   Output<2>
                                                       Output_2_OBUF
                                                       Output<2>
    -------------------------------------------------  ---------------------------
    Total                                      9.291ns (3.477ns logic, 5.814ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 100 ns BEFORE COMP "update" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 100 ns BEFORE COMP "update" 
"FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 72 paths analyzed, 72 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.714ns.
--------------------------------------------------------------------------------

Paths for end point mM/weightIn0_2 (SLICE_X7Y15.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.286ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               update (PAD)
  Destination:          mM/weightIn0_2 (FF)
  Destination Clock:    update_IBUF_BUFG falling at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      8.354ns (Levels of Logic = 2)
  Clock Path Delay:     2.696ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: update to mM/weightIn0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    SLICE_X17Y30.D6      net (fanout=2)        4.189   update_IBUF
    SLICE_X17Y30.D       Tilo                  0.259   mL/update_inv
                                                       mL/update_inv1_INV_0
    SLICE_X7Y15.CE       net (fanout=18)       2.461   mL/update_inv
    SLICE_X7Y15.CLK      Tceck                 0.408   mM/weightIn0<3>
                                                       mM/weightIn0_2
    -------------------------------------------------  ---------------------------
    Total                                      8.354ns (1.704ns logic, 6.650ns route)
                                                       (20.4% logic, 79.6% route)

  Minimum Clock Path at Slow Process Corner: update to mM/weightIn0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.902   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.680   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X7Y15.CLK      net (fanout=36)       0.917   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (1.099ns logic, 1.597ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point mM/weightIn0_1 (SLICE_X7Y15.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.304ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               update (PAD)
  Destination:          mM/weightIn0_1 (FF)
  Destination Clock:    update_IBUF_BUFG falling at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      8.336ns (Levels of Logic = 2)
  Clock Path Delay:     2.696ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: update to mM/weightIn0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    SLICE_X17Y30.D6      net (fanout=2)        4.189   update_IBUF
    SLICE_X17Y30.D       Tilo                  0.259   mL/update_inv
                                                       mL/update_inv1_INV_0
    SLICE_X7Y15.CE       net (fanout=18)       2.461   mL/update_inv
    SLICE_X7Y15.CLK      Tceck                 0.390   mM/weightIn0<3>
                                                       mM/weightIn0_1
    -------------------------------------------------  ---------------------------
    Total                                      8.336ns (1.686ns logic, 6.650ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Clock Path at Slow Process Corner: update to mM/weightIn0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.902   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.680   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X7Y15.CLK      net (fanout=36)       0.917   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (1.099ns logic, 1.597ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point mM/weightIn0_3 (SLICE_X7Y15.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.312ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               update (PAD)
  Destination:          mM/weightIn0_3 (FF)
  Destination Clock:    update_IBUF_BUFG falling at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      8.328ns (Levels of Logic = 2)
  Clock Path Delay:     2.696ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: update to mM/weightIn0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    SLICE_X17Y30.D6      net (fanout=2)        4.189   update_IBUF
    SLICE_X17Y30.D       Tilo                  0.259   mL/update_inv
                                                       mL/update_inv1_INV_0
    SLICE_X7Y15.CE       net (fanout=18)       2.461   mL/update_inv
    SLICE_X7Y15.CLK      Tceck                 0.382   mM/weightIn0<3>
                                                       mM/weightIn0_3
    -------------------------------------------------  ---------------------------
    Total                                      8.328ns (1.678ns logic, 6.650ns route)
                                                       (20.1% logic, 79.9% route)

  Minimum Clock Path at Slow Process Corner: update to mM/weightIn0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.902   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.680   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X7Y15.CLK      net (fanout=36)       0.917   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (1.099ns logic, 1.597ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 100 ns BEFORE COMP "update" "FALLING";
--------------------------------------------------------------------------------

Paths for end point t/weightIn0_3 (SLICE_X12Y32.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      95.463ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               update (PAD)
  Destination:          t/weightIn0_3 (FF)
  Destination Clock:    update_IBUF_BUFG falling at 0.000ns
  Requirement:          94.000ns
  Data Path Delay:      2.950ns (Levels of Logic = 2)
  Clock Path Delay:     1.431ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: update to t/weightIn0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    SLICE_X17Y30.D6      net (fanout=2)        2.125   update_IBUF
    SLICE_X17Y30.D       Tilo                  0.156   mL/update_inv
                                                       mL/update_inv1_INV_0
    SLICE_X12Y32.CE      net (fanout=18)       0.456   mL/update_inv
    SLICE_X12Y32.CLK     Tckce       (-Th)     0.108   t/weightIn0<3>
                                                       t/weightIn0_3
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (0.369ns logic, 2.581ns route)
                                                       (12.5% logic, 87.5% route)

  Maximum Clock Path at Fast Process Corner: update to t/weightIn0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.367   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.240   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X12Y32.CLK     net (fanout=36)       0.761   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.431ns (0.430ns logic, 1.001ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point t/weightIn0_2 (SLICE_X12Y32.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      95.467ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               update (PAD)
  Destination:          t/weightIn0_2 (FF)
  Destination Clock:    update_IBUF_BUFG falling at 0.000ns
  Requirement:          94.000ns
  Data Path Delay:      2.954ns (Levels of Logic = 2)
  Clock Path Delay:     1.431ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: update to t/weightIn0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    SLICE_X17Y30.D6      net (fanout=2)        2.125   update_IBUF
    SLICE_X17Y30.D       Tilo                  0.156   mL/update_inv
                                                       mL/update_inv1_INV_0
    SLICE_X12Y32.CE      net (fanout=18)       0.456   mL/update_inv
    SLICE_X12Y32.CLK     Tckce       (-Th)     0.104   t/weightIn0<3>
                                                       t/weightIn0_2
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (0.373ns logic, 2.581ns route)
                                                       (12.6% logic, 87.4% route)

  Maximum Clock Path at Fast Process Corner: update to t/weightIn0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.367   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.240   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X12Y32.CLK     net (fanout=36)       0.761   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.431ns (0.430ns logic, 1.001ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point t/weightIn0_1 (SLICE_X12Y32.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      95.469ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               update (PAD)
  Destination:          t/weightIn0_1 (FF)
  Destination Clock:    update_IBUF_BUFG falling at 0.000ns
  Requirement:          94.000ns
  Data Path Delay:      2.956ns (Levels of Logic = 2)
  Clock Path Delay:     1.431ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: update to t/weightIn0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    SLICE_X17Y30.D6      net (fanout=2)        2.125   update_IBUF
    SLICE_X17Y30.D       Tilo                  0.156   mL/update_inv
                                                       mL/update_inv1_INV_0
    SLICE_X12Y32.CE      net (fanout=18)       0.456   mL/update_inv
    SLICE_X12Y32.CLK     Tckce       (-Th)     0.102   t/weightIn0<3>
                                                       t/weightIn0_1
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (0.375ns logic, 2.581ns route)
                                                       (12.7% logic, 87.3% route)

  Maximum Clock Path at Fast Process Corner: update to t/weightIn0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.367   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.240   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X12Y32.CLK     net (fanout=36)       0.761   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.431ns (0.430ns logic, 1.001ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 50 ns AFTER COMP "update";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 50 ns AFTER COMP "update" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 50 ns AFTER COMP "update" "FALLING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 22763060661 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  40.501ns.
--------------------------------------------------------------------------------

Paths for end point Output<0> (P57.PAD), 4853426733 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.499ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mL/weightIn0_2 (FF)
  Destination:          Output<0> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      36.884ns (Levels of Logic = 21)
  Clock Path Delay:     3.561ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: update to mL/weightIn0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)       1.458   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.561ns (1.246ns logic, 2.315ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Data Path at Slow Process Corner: mL/weightIn0_2 to Output<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.CQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_2
    SLICE_X14Y3.C1       net (fanout=4)        4.342   mL/weightIn0<2>
    SLICE_X14Y3.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o431
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.C3       net (fanout=1)        0.627   mL/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X14Y1.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd_21_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B1       net (fanout=6)        1.298   mL/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)        0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A4       net (fanout=1)        1.100   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B4       net (fanout=2)        0.334   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B5      net (fanout=2)        0.698   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A3      net (fanout=11)       2.351   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X17Y15.B5      net (fanout=11)       1.756   mLOut<4>
    SLICE_X17Y15.B       Tilo                  0.259   t/weight0/o0<2>
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.B3      net (fanout=2)        1.017   t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.BQ      Tad_logic             0.902   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>1
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_11_rt
    SLICE_X16Y15.B4      net (fanout=1)        0.517   t/weight0/ADDERTREE_INTERNAL_Madd_11
    SLICE_X16Y15.BMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.C5      net (fanout=2)        0.442   t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.CQ      Tad_logic             0.973   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_23_rt
    SLICE_X13Y14.A5      net (fanout=5)        0.685   t/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X13Y14.A       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output511_SW0
    SLICE_X13Y14.B5      net (fanout=1)        0.440   N439
    SLICE_X13Y14.B       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output52
    SLICE_X10Y15.A2      net (fanout=2)        0.982   t/weightOut0<4>
    SLICE_X10Y15.AMUX    Topaa                 0.449   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.A3       net (fanout=1)        1.080   t/ADDERTREE_INTERNAL_Madd_4
    SLICE_X6Y11.AMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.B4       net (fanout=2)        0.334   t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.BQ       Tad_logic             0.902   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.BMUX     Topbb                 0.464   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X3Y11.A1       net (fanout=14)       1.150   t/ADDERTREE_INTERNAL_Madd_56
    SLICE_X3Y11.A        Tilo                  0.259   N657
                                                       t_sig/Mram_output211_SW5
    SLICE_X3Y11.B3       net (fanout=1)        0.961   t_N18
    SLICE_X3Y11.B        Tilo                  0.259   N657
                                                       t_sig/Mram_output211
    P57.O                net (fanout=10)       4.113   Output_0_OBUF
    P57.PAD              Tioop                 2.342   Output<0>
                                                       Output_0_OBUF
                                                       Output<0>
    -------------------------------------------------  ---------------------------
    Total                                     36.884ns (11.904ns logic, 24.980ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.506ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          Output<0> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      36.877ns (Levels of Logic = 21)
  Clock Path Delay:     3.561ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: update to mL/weightIn0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)       1.458   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.561ns (1.246ns logic, 2.315ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to Output<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A2       net (fanout=11)       4.127   mL/weightIn0<0>
    SLICE_X14Y3.BMUX     Topab                 0.519   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.B3       net (fanout=1)        0.641   mL/weight0/ADDERTREE_INTERNAL_Madd_11
    SLICE_X14Y1.CMUX     Topbc                 0.613   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd_11_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B1       net (fanout=6)        1.298   mL/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)        0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A4       net (fanout=1)        1.100   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B4       net (fanout=2)        0.334   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B5      net (fanout=2)        0.698   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A3      net (fanout=11)       2.351   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X17Y15.B5      net (fanout=11)       1.756   mLOut<4>
    SLICE_X17Y15.B       Tilo                  0.259   t/weight0/o0<2>
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.B3      net (fanout=2)        1.017   t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.BQ      Tad_logic             0.902   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>1
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_11_rt
    SLICE_X16Y15.B4      net (fanout=1)        0.517   t/weight0/ADDERTREE_INTERNAL_Madd_11
    SLICE_X16Y15.BMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.C5      net (fanout=2)        0.442   t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.CQ      Tad_logic             0.973   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_23_rt
    SLICE_X13Y14.A5      net (fanout=5)        0.685   t/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X13Y14.A       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output511_SW0
    SLICE_X13Y14.B5      net (fanout=1)        0.440   N439
    SLICE_X13Y14.B       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output52
    SLICE_X10Y15.A2      net (fanout=2)        0.982   t/weightOut0<4>
    SLICE_X10Y15.AMUX    Topaa                 0.449   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.A3       net (fanout=1)        1.080   t/ADDERTREE_INTERNAL_Madd_4
    SLICE_X6Y11.AMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.B4       net (fanout=2)        0.334   t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.BQ       Tad_logic             0.902   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.BMUX     Topbb                 0.464   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X3Y11.A1       net (fanout=14)       1.150   t/ADDERTREE_INTERNAL_Madd_56
    SLICE_X3Y11.A        Tilo                  0.259   N657
                                                       t_sig/Mram_output211_SW5
    SLICE_X3Y11.B3       net (fanout=1)        0.961   t_N18
    SLICE_X3Y11.B        Tilo                  0.259   N657
                                                       t_sig/Mram_output211
    P57.O                net (fanout=10)       4.113   Output_0_OBUF
    P57.PAD              Tioop                 2.342   Output<0>
                                                       Output_0_OBUF
                                                       Output<0>
    -------------------------------------------------  ---------------------------
    Total                                     36.877ns (12.098ns logic, 24.779ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.547ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          Output<0> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      36.836ns (Levels of Logic = 21)
  Clock Path Delay:     3.561ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: update to mL/weightIn0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)       1.458   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.561ns (1.246ns logic, 2.315ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to Output<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A2       net (fanout=11)       4.127   mL/weightIn0<0>
    SLICE_X14Y3.CMUX     Topac                 0.636   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.C3       net (fanout=1)        0.627   mL/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X14Y1.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd_21_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B1       net (fanout=6)        1.298   mL/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)        0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A4       net (fanout=1)        1.100   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B4       net (fanout=2)        0.334   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B5      net (fanout=2)        0.698   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A3      net (fanout=11)       2.351   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X17Y15.B5      net (fanout=11)       1.756   mLOut<4>
    SLICE_X17Y15.B       Tilo                  0.259   t/weight0/o0<2>
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.B3      net (fanout=2)        1.017   t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.BQ      Tad_logic             0.902   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>1
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_11_rt
    SLICE_X16Y15.B4      net (fanout=1)        0.517   t/weight0/ADDERTREE_INTERNAL_Madd_11
    SLICE_X16Y15.BMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.C5      net (fanout=2)        0.442   t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.CQ      Tad_logic             0.973   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_23_rt
    SLICE_X13Y14.A5      net (fanout=5)        0.685   t/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X13Y14.A       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output511_SW0
    SLICE_X13Y14.B5      net (fanout=1)        0.440   N439
    SLICE_X13Y14.B       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output52
    SLICE_X10Y15.A2      net (fanout=2)        0.982   t/weightOut0<4>
    SLICE_X10Y15.AMUX    Topaa                 0.449   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.A3       net (fanout=1)        1.080   t/ADDERTREE_INTERNAL_Madd_4
    SLICE_X6Y11.AMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.B4       net (fanout=2)        0.334   t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.BQ       Tad_logic             0.902   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.BMUX     Topbb                 0.464   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X3Y11.A1       net (fanout=14)       1.150   t/ADDERTREE_INTERNAL_Madd_56
    SLICE_X3Y11.A        Tilo                  0.259   N657
                                                       t_sig/Mram_output211_SW5
    SLICE_X3Y11.B3       net (fanout=1)        0.961   t_N18
    SLICE_X3Y11.B        Tilo                  0.259   N657
                                                       t_sig/Mram_output211
    P57.O                net (fanout=10)       4.113   Output_0_OBUF
    P57.PAD              Tioop                 2.342   Output<0>
                                                       Output_0_OBUF
                                                       Output<0>
    -------------------------------------------------  ---------------------------
    Total                                     36.836ns (12.071ns logic, 24.765ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point Output<1> (P58.PAD), 4852965288 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.685ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mL/weightIn0_2 (FF)
  Destination:          Output<1> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      36.698ns (Levels of Logic = 21)
  Clock Path Delay:     3.561ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: update to mL/weightIn0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)       1.458   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.561ns (1.246ns logic, 2.315ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Data Path at Slow Process Corner: mL/weightIn0_2 to Output<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.CQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_2
    SLICE_X14Y3.C1       net (fanout=4)        4.342   mL/weightIn0<2>
    SLICE_X14Y3.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o431
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.C3       net (fanout=1)        0.627   mL/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X14Y1.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd_21_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B1       net (fanout=6)        1.298   mL/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)        0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A4       net (fanout=1)        1.100   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B4       net (fanout=2)        0.334   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B5      net (fanout=2)        0.698   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A3      net (fanout=11)       2.351   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X17Y15.B5      net (fanout=11)       1.756   mLOut<4>
    SLICE_X17Y15.B       Tilo                  0.259   t/weight0/o0<2>
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.B3      net (fanout=2)        1.017   t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.BQ      Tad_logic             0.902   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>1
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_11_rt
    SLICE_X16Y15.B4      net (fanout=1)        0.517   t/weight0/ADDERTREE_INTERNAL_Madd_11
    SLICE_X16Y15.BMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.C5      net (fanout=2)        0.442   t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.CQ      Tad_logic             0.973   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_23_rt
    SLICE_X13Y14.A5      net (fanout=5)        0.685   t/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X13Y14.A       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output511_SW0
    SLICE_X13Y14.B5      net (fanout=1)        0.440   N439
    SLICE_X13Y14.B       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output52
    SLICE_X10Y15.A2      net (fanout=2)        0.982   t/weightOut0<4>
    SLICE_X10Y15.AMUX    Topaa                 0.449   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.A3       net (fanout=1)        1.080   t/ADDERTREE_INTERNAL_Madd_4
    SLICE_X6Y11.AMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.B4       net (fanout=2)        0.334   t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.BQ       Tad_logic             0.902   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.BMUX     Topbb                 0.464   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y11.C6       net (fanout=14)       0.971   t/ADDERTREE_INTERNAL_Madd_56
    SLICE_X0Y11.C        Tilo                  0.255   N660
                                                       t_sig/Mram_output5114_SW0
    SLICE_X0Y11.B5       net (fanout=1)        0.542   t_N20
    SLICE_X0Y11.B        Tilo                  0.254   N660
                                                       t_sig/Mram_output5114
    P58.O                net (fanout=10)       4.534   Output_1_OBUF
    P58.PAD              Tioop                 2.342   Output<1>
                                                       Output_1_OBUF
                                                       Output<1>
    -------------------------------------------------  ---------------------------
    Total                                     36.698ns (11.895ns logic, 24.803ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.692ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          Output<1> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      36.691ns (Levels of Logic = 21)
  Clock Path Delay:     3.561ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: update to mL/weightIn0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)       1.458   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.561ns (1.246ns logic, 2.315ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to Output<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A2       net (fanout=11)       4.127   mL/weightIn0<0>
    SLICE_X14Y3.BMUX     Topab                 0.519   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.B3       net (fanout=1)        0.641   mL/weight0/ADDERTREE_INTERNAL_Madd_11
    SLICE_X14Y1.CMUX     Topbc                 0.613   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd_11_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B1       net (fanout=6)        1.298   mL/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)        0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A4       net (fanout=1)        1.100   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B4       net (fanout=2)        0.334   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B5      net (fanout=2)        0.698   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A3      net (fanout=11)       2.351   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X17Y15.B5      net (fanout=11)       1.756   mLOut<4>
    SLICE_X17Y15.B       Tilo                  0.259   t/weight0/o0<2>
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.B3      net (fanout=2)        1.017   t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.BQ      Tad_logic             0.902   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>1
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_11_rt
    SLICE_X16Y15.B4      net (fanout=1)        0.517   t/weight0/ADDERTREE_INTERNAL_Madd_11
    SLICE_X16Y15.BMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.C5      net (fanout=2)        0.442   t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.CQ      Tad_logic             0.973   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_23_rt
    SLICE_X13Y14.A5      net (fanout=5)        0.685   t/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X13Y14.A       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output511_SW0
    SLICE_X13Y14.B5      net (fanout=1)        0.440   N439
    SLICE_X13Y14.B       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output52
    SLICE_X10Y15.A2      net (fanout=2)        0.982   t/weightOut0<4>
    SLICE_X10Y15.AMUX    Topaa                 0.449   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.A3       net (fanout=1)        1.080   t/ADDERTREE_INTERNAL_Madd_4
    SLICE_X6Y11.AMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.B4       net (fanout=2)        0.334   t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.BQ       Tad_logic             0.902   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.BMUX     Topbb                 0.464   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y11.C6       net (fanout=14)       0.971   t/ADDERTREE_INTERNAL_Madd_56
    SLICE_X0Y11.C        Tilo                  0.255   N660
                                                       t_sig/Mram_output5114_SW0
    SLICE_X0Y11.B5       net (fanout=1)        0.542   t_N20
    SLICE_X0Y11.B        Tilo                  0.254   N660
                                                       t_sig/Mram_output5114
    P58.O                net (fanout=10)       4.534   Output_1_OBUF
    P58.PAD              Tioop                 2.342   Output<1>
                                                       Output_1_OBUF
                                                       Output<1>
    -------------------------------------------------  ---------------------------
    Total                                     36.691ns (12.089ns logic, 24.602ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.733ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          Output<1> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      36.650ns (Levels of Logic = 21)
  Clock Path Delay:     3.561ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: update to mL/weightIn0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)       1.458   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.561ns (1.246ns logic, 2.315ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to Output<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A2       net (fanout=11)       4.127   mL/weightIn0<0>
    SLICE_X14Y3.CMUX     Topac                 0.636   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.C3       net (fanout=1)        0.627   mL/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X14Y1.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd_21_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B1       net (fanout=6)        1.298   mL/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)        0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A4       net (fanout=1)        1.100   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B4       net (fanout=2)        0.334   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B5      net (fanout=2)        0.698   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A3      net (fanout=11)       2.351   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X17Y15.B5      net (fanout=11)       1.756   mLOut<4>
    SLICE_X17Y15.B       Tilo                  0.259   t/weight0/o0<2>
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.B3      net (fanout=2)        1.017   t/weight0/ADDERTREE_INTERNAL_Madd1
    SLICE_X18Y15.BQ      Tad_logic             0.902   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>1
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_11_rt
    SLICE_X16Y15.B4      net (fanout=1)        0.517   t/weight0/ADDERTREE_INTERNAL_Madd_11
    SLICE_X16Y15.BMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.C5      net (fanout=2)        0.442   t/weight0/ADDERTREE_INTERNAL_Madd31
    SLICE_X16Y15.CQ      Tad_logic             0.973   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_23_rt
    SLICE_X13Y14.A5      net (fanout=5)        0.685   t/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X13Y14.A       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output511_SW0
    SLICE_X13Y14.B5      net (fanout=1)        0.440   N439
    SLICE_X13Y14.B       Tilo                  0.259   t/weightOut0<4>
                                                       t/weight0/Mmux_output52
    SLICE_X10Y15.A2      net (fanout=2)        0.982   t/weightOut0<4>
    SLICE_X10Y15.AMUX    Topaa                 0.449   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.A3       net (fanout=1)        1.080   t/ADDERTREE_INTERNAL_Madd_4
    SLICE_X6Y11.AMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.B4       net (fanout=2)        0.334   t/ADDERTREE_INTERNAL_Madd24
    SLICE_X6Y11.BQ       Tad_logic             0.902   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_52_rt
    SLICE_X4Y11.B4       net (fanout=2)        0.523   t/ADDERTREE_INTERNAL_Madd_52
    SLICE_X4Y11.BMUX     Topbb                 0.464   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y11.C6       net (fanout=14)       0.971   t/ADDERTREE_INTERNAL_Madd_56
    SLICE_X0Y11.C        Tilo                  0.255   N660
                                                       t_sig/Mram_output5114_SW0
    SLICE_X0Y11.B5       net (fanout=1)        0.542   t_N20
    SLICE_X0Y11.B        Tilo                  0.254   N660
                                                       t_sig/Mram_output5114
    P58.O                net (fanout=10)       4.534   Output_1_OBUF
    P58.PAD              Tioop                 2.342   Output<1>
                                                       Output_1_OBUF
                                                       Output<1>
    -------------------------------------------------  ---------------------------
    Total                                     36.650ns (12.062ns logic, 24.588ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point Output<3> (P61.PAD), 4380046326 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.988ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mL/weightIn0_2 (FF)
  Destination:          Output<3> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      36.395ns (Levels of Logic = 21)
  Clock Path Delay:     3.561ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: update to mL/weightIn0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)       1.458   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.561ns (1.246ns logic, 2.315ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Data Path at Slow Process Corner: mL/weightIn0_2 to Output<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.CQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_2
    SLICE_X14Y3.C1       net (fanout=4)        4.342   mL/weightIn0<2>
    SLICE_X14Y3.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o431
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.C3       net (fanout=1)        0.627   mL/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X14Y1.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd_21_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B1       net (fanout=6)        1.298   mL/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)        0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A4       net (fanout=1)        1.100   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B4       net (fanout=2)        0.334   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B5      net (fanout=2)        0.698   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A3      net (fanout=11)       2.351   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C1      net (fanout=11)       0.555   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B4      net (fanout=1)        1.746   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)        0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C2      net (fanout=1)        0.719   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D3      net (fanout=2)        0.392   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B4      net (fanout=4)        1.079   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)        0.333   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)        0.414   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)        0.357   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y10.A3       net (fanout=15)       1.083   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y10.A        Tilo                  0.254   t_sig/Mram_output11211
                                                       t_sig/Mram_output11213
    SLICE_X0Y10.B2       net (fanout=1)        0.821   t_sig/Mram_output11212
    SLICE_X0Y10.B        Tilo                  0.254   t_sig/Mram_output11211
                                                       t_sig/Mram_output11214
    P61.O                net (fanout=6)        4.236   Output_3_OBUF
    P61.PAD              Tioop                 2.342   Output<3>
                                                       Output_3_OBUF
                                                       Output<3>
    -------------------------------------------------  ---------------------------
    Total                                     36.395ns (11.948ns logic, 24.447ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.995ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          Output<3> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      36.388ns (Levels of Logic = 21)
  Clock Path Delay:     3.561ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: update to mL/weightIn0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)       1.458   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.561ns (1.246ns logic, 2.315ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to Output<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A2       net (fanout=11)       4.127   mL/weightIn0<0>
    SLICE_X14Y3.BMUX     Topab                 0.519   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.B3       net (fanout=1)        0.641   mL/weight0/ADDERTREE_INTERNAL_Madd_11
    SLICE_X14Y1.CMUX     Topbc                 0.613   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd_11_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B1       net (fanout=6)        1.298   mL/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)        0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A4       net (fanout=1)        1.100   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B4       net (fanout=2)        0.334   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B5      net (fanout=2)        0.698   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A3      net (fanout=11)       2.351   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C1      net (fanout=11)       0.555   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B4      net (fanout=1)        1.746   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)        0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C2      net (fanout=1)        0.719   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D3      net (fanout=2)        0.392   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B4      net (fanout=4)        1.079   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)        0.333   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)        0.414   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)        0.357   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y10.A3       net (fanout=15)       1.083   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y10.A        Tilo                  0.254   t_sig/Mram_output11211
                                                       t_sig/Mram_output11213
    SLICE_X0Y10.B2       net (fanout=1)        0.821   t_sig/Mram_output11212
    SLICE_X0Y10.B        Tilo                  0.254   t_sig/Mram_output11211
                                                       t_sig/Mram_output11214
    P61.O                net (fanout=6)        4.236   Output_3_OBUF
    P61.PAD              Tioop                 2.342   Output<3>
                                                       Output_3_OBUF
                                                       Output<3>
    -------------------------------------------------  ---------------------------
    Total                                     36.388ns (12.142ns logic, 24.246ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.036ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mL/weightIn0_0 (FF)
  Destination:          Output<3> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Requirement:          50.000ns
  Data Path Delay:      36.347ns (Levels of Logic = 21)
  Clock Path Delay:     3.561ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: update to mL/weightIn0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 1.037   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.857   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X17Y58.CLK     net (fanout=36)       1.458   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.561ns (1.246ns logic, 2.315ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Data Path at Slow Process Corner: mL/weightIn0_0 to Output<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.430   mL/weightIn0<3>
                                                       mL/weightIn0_0
    SLICE_X14Y3.A2       net (fanout=11)       4.127   mL/weightIn0<0>
    SLICE_X14Y3.CMUX     Topac                 0.636   mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>3
                                                       mL/weight0/Mmux_o411
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
    SLICE_X14Y1.C3       net (fanout=1)        0.627   mL/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X14Y1.CMUX     Topcc                 0.469   mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>3
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd_21_rt
                                                       mL/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
    SLICE_X11Y2.B1       net (fanout=6)        1.298   mL/weight0/ADDERTREE_INTERNAL_Madd_23
    SLICE_X11Y2.B        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output511_SW0
    SLICE_X11Y2.A5       net (fanout=1)        0.230   N412
    SLICE_X11Y2.A        Tilo                  0.259   N412
                                                       mL/weight0/Mmux_output51
    SLICE_X14Y7.A4       net (fanout=1)        1.100   mL/weightOut0<4>
    SLICE_X14Y7.AMUX     Tilo                  0.298   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.B4       net (fanout=2)        0.334   mL/ADDERTREE_INTERNAL_Madd164
    SLICE_X14Y7.BQ       Tad_logic             0.902   mL/ADDERTREE_INTERNAL_Madd_516
                                                       mL/ADDERTREE_INTERNAL_Madd16_lut<0>5
                                                       mL/ADDERTREE_INTERNAL_Madd16_xor<0>_6
                                                       mL/ADDERTREE_INTERNAL_Madd_516_rt
    SLICE_X14Y11.B5      net (fanout=2)        0.698   mL/ADDERTREE_INTERNAL_Madd_516
    SLICE_X14Y11.CMUX    Topbc                 0.613   mL/ADDERTREE_INTERNAL_Madd_720
                                                       mL/ADDERTREE_INTERNAL_Madd20_lut<5>
                                                       mL/ADDERTREE_INTERNAL_Madd20_xor<7>
    SLICE_X12Y32.A3      net (fanout=11)       2.351   mL/ADDERTREE_INTERNAL_Madd_620
    SLICE_X12Y32.A       Tilo                  0.254   t/weightIn0<3>
                                                       mL_sig/Mram_output1411
    SLICE_X12Y32.C1      net (fanout=11)       0.555   mLOut<4>
    SLICE_X12Y32.C       Tilo                  0.255   t/weightIn0<3>
                                                       t/weight0/Mmux_o421
    SLICE_X18Y15.B4      net (fanout=1)        1.746   t/weight0/o4<1>
    SLICE_X18Y15.BMUX    Tilo                  0.298   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.C5      net (fanout=2)        0.455   t/weight0/ADDERTREE_INTERNAL_Madd11
    SLICE_X18Y15.CQ      Tad_logic             0.943   t/weight0/ADDERTREE_INTERNAL_Madd_31
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_lut<0>2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd1_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_21_rt
    SLICE_X16Y15.C2      net (fanout=1)        0.719   t/weight0/ADDERTREE_INTERNAL_Madd_21
    SLICE_X16Y15.CMUX    Tilo                  0.326   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.D3      net (fanout=2)        0.392   t/weight0/ADDERTREE_INTERNAL_Madd32
    SLICE_X16Y15.DQ      Tad_logic             0.941   t/weight0/ADDERTREE_INTERNAL_Madd_33
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_lut<0>3
                                                       t/weight0/ADDERTREE_INTERNAL_Madd3_cy<0>_2
                                                       t/weight0/ADDERTREE_INTERNAL_Madd_33_rt
    SLICE_X11Y15.B4      net (fanout=4)        1.079   t/weight0/ADDERTREE_INTERNAL_Madd_33
    SLICE_X11Y15.B       Tilo                  0.259   t/weightOut0<3>
                                                       t/weight0/Mmux_output4
    SLICE_X10Y14.D6      net (fanout=2)        0.333   t/weightOut0<3>
    SLICE_X10Y14.DMUX    Topdd                 0.446   t/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       t/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       t/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X6Y10.D2       net (fanout=1)        1.277   t/ADDERTREE_INTERNAL_Madd_3
    SLICE_X6Y10.DMUX     Tilo                  0.298   t/ADDERTREE_INTERNAL_Madd_32
                                                       t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.A5       net (fanout=2)        0.414   t/ADDERTREE_INTERNAL_Madd23
    SLICE_X6Y11.AQ       Tad_logic             0.923   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
                                                       t/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X4Y11.A6       net (fanout=2)        0.357   t/ADDERTREE_INTERNAL_Madd_42
    SLICE_X4Y11.AMUX     Topaa                 0.456   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y10.A3       net (fanout=15)       1.083   t/ADDERTREE_INTERNAL_Madd_46
    SLICE_X0Y10.A        Tilo                  0.254   t_sig/Mram_output11211
                                                       t_sig/Mram_output11213
    SLICE_X0Y10.B2       net (fanout=1)        0.821   t_sig/Mram_output11212
    SLICE_X0Y10.B        Tilo                  0.254   t_sig/Mram_output11211
                                                       t_sig/Mram_output11214
    P61.O                net (fanout=6)        4.236   Output_3_OBUF
    P61.PAD              Tioop                 2.342   Output<3>
                                                       Output_3_OBUF
                                                       Output<3>
    -------------------------------------------------  ---------------------------
    Total                                     36.347ns (12.115ns logic, 24.232ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 50 ns AFTER COMP "update" "FALLING";
--------------------------------------------------------------------------------

Paths for end point Output<0> (P57.PAD), 4853426733 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  7.191ns (clock arrival + clock path + data path - uncertainty)
  Source:               t/weightIn1_7 (FF)
  Destination:          Output<0> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Data Path Delay:      6.187ns (Levels of Logic = 5)
  Clock Path Delay:     1.060ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: update to t/weightIn1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.230   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X13Y22.CLK     net (fanout=36)       0.450   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.380ns logic, 0.680ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Data Path at Fast Process Corner: t/weightIn1_7 to Output<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.DQ      Tcko                  0.198   t/weightIn1<7>
                                                       t/weightIn1_7
    SLICE_X10Y15.C6      net (fanout=31)       0.700   t/weightIn1<7>
    SLICE_X10Y15.CMUX    Topcc                 0.272   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.C5       net (fanout=2)        0.480   t/ADDERTREE_INTERNAL_Madd_6
    SLICE_X6Y11.CMUX     Topcc                 0.272   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>6
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)        0.136   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X3Y11.B5       net (fanout=9)        0.394   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X3Y11.B        Tilo                  0.156   N657
                                                       t_sig/Mram_output211
    P57.O                net (fanout=10)       2.256   Output_0_OBUF
    P57.PAD              Tioop                 1.038   Output<0>
                                                       Output_0_OBUF
                                                       Output<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.187ns (2.221ns logic, 3.966ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  7.188ns (clock arrival + clock path + data path - uncertainty)
  Source:               t/weightIn1_7 (FF)
  Destination:          Output<0> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Data Path Delay:      6.184ns (Levels of Logic = 5)
  Clock Path Delay:     1.060ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: update to t/weightIn1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.230   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X13Y22.CLK     net (fanout=36)       0.450   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.380ns logic, 0.680ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Data Path at Fast Process Corner: t/weightIn1_7 to Output<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.DQ      Tcko                  0.198   t/weightIn1<7>
                                                       t/weightIn1_7
    SLICE_X10Y15.C6      net (fanout=31)       0.700   t/weightIn1<7>
    SLICE_X10Y15.DMUX    Topcd                 0.279   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.D6       net (fanout=1)        0.432   t/ADDERTREE_INTERNAL_Madd_7
    SLICE_X6Y11.DMUX     Topdd                 0.243   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>7
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.D4       net (fanout=1)        0.217   t/ADDERTREE_INTERNAL_Madd_72
    SLICE_X4Y11.DMUX     Topdd                 0.271   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<7>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X3Y11.B5       net (fanout=9)        0.394   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X3Y11.B        Tilo                  0.156   N657
                                                       t_sig/Mram_output211
    P57.O                net (fanout=10)       2.256   Output_0_OBUF
    P57.PAD              Tioop                 1.038   Output<0>
                                                       Output_0_OBUF
                                                       Output<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.184ns (2.185ns logic, 3.999ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  7.146ns (clock arrival + clock path + data path - uncertainty)
  Source:               t/weightIn1_7 (FF)
  Destination:          Output<0> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Data Path Delay:      6.142ns (Levels of Logic = 5)
  Clock Path Delay:     1.060ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: update to t/weightIn1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.230   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X13Y22.CLK     net (fanout=36)       0.450   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.380ns logic, 0.680ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Data Path at Fast Process Corner: t/weightIn1_7 to Output<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.DQ      Tcko                  0.198   t/weightIn1<7>
                                                       t/weightIn1_7
    SLICE_X10Y15.C6      net (fanout=31)       0.700   t/weightIn1<7>
    SLICE_X10Y15.CMUX    Topcc                 0.272   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.C5       net (fanout=2)        0.480   t/ADDERTREE_INTERNAL_Madd_6
    SLICE_X6Y11.CMUX     Topcc                 0.272   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>6
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)        0.136   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.CMUX     Topcc                 0.282   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X3Y11.B6       net (fanout=9)        0.352   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X3Y11.B        Tilo                  0.156   N657
                                                       t_sig/Mram_output211
    P57.O                net (fanout=10)       2.256   Output_0_OBUF
    P57.PAD              Tioop                 1.038   Output<0>
                                                       Output_0_OBUF
                                                       Output<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.142ns (2.218ns logic, 3.924ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point Output<3> (P61.PAD), 4380046326 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  7.562ns (clock arrival + clock path + data path - uncertainty)
  Source:               t/weightIn1_4 (FF)
  Destination:          Output<3> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Data Path Delay:      6.558ns (Levels of Logic = 5)
  Clock Path Delay:     1.060ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: update to t/weightIn1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.230   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X13Y22.CLK     net (fanout=36)       0.450   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.380ns logic, 0.680ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Data Path at Fast Process Corner: t/weightIn1_4 to Output<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.198   t/weightIn1<7>
                                                       t/weightIn1_4
    SLICE_X10Y15.A3      net (fanout=12)       0.850   t/weightIn1<4>
    SLICE_X10Y15.CMUX    Topac                 0.323   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.C5       net (fanout=2)        0.480   t/ADDERTREE_INTERNAL_Madd_6
    SLICE_X6Y11.CMUX     Topcc                 0.272   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>6
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)        0.136   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.CMUX     Topcc                 0.282   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y10.B6       net (fanout=9)        0.489   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X0Y10.B        Tilo                  0.156   t_sig/Mram_output11211
                                                       t_sig/Mram_output11214
    P61.O                net (fanout=6)        2.334   Output_3_OBUF
    P61.PAD              Tioop                 1.038   Output<3>
                                                       Output_3_OBUF
                                                       Output<3>
    -------------------------------------------------  ---------------------------
    Total                                      6.558ns (2.269ns logic, 4.289ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  7.556ns (clock arrival + clock path + data path - uncertainty)
  Source:               t/weightIn1_4 (FF)
  Destination:          Output<3> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Data Path Delay:      6.552ns (Levels of Logic = 5)
  Clock Path Delay:     1.060ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: update to t/weightIn1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.230   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X13Y22.CLK     net (fanout=36)       0.450   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.380ns logic, 0.680ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Data Path at Fast Process Corner: t/weightIn1_4 to Output<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.198   t/weightIn1<7>
                                                       t/weightIn1_4
    SLICE_X10Y15.A3      net (fanout=12)       0.850   t/weightIn1<4>
    SLICE_X10Y15.BMUX    Topab                 0.267   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<4>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.B5       net (fanout=1)        0.485   t/ADDERTREE_INTERNAL_Madd_5
    SLICE_X6Y11.CMUX     Topbc                 0.317   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)        0.136   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.CMUX     Topcc                 0.282   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y10.B6       net (fanout=9)        0.489   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X0Y10.B        Tilo                  0.156   t_sig/Mram_output11211
                                                       t_sig/Mram_output11214
    P61.O                net (fanout=6)        2.334   Output_3_OBUF
    P61.PAD              Tioop                 1.038   Output<3>
                                                       Output_3_OBUF
                                                       Output<3>
    -------------------------------------------------  ---------------------------
    Total                                      6.552ns (2.258ns logic, 4.294ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  7.361ns (clock arrival + clock path + data path - uncertainty)
  Source:               t/weightIn1_7 (FF)
  Destination:          Output<3> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Data Path Delay:      6.357ns (Levels of Logic = 5)
  Clock Path Delay:     1.060ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: update to t/weightIn1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.230   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X13Y22.CLK     net (fanout=36)       0.450   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.380ns logic, 0.680ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Data Path at Fast Process Corner: t/weightIn1_7 to Output<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.DQ      Tcko                  0.198   t/weightIn1<7>
                                                       t/weightIn1_7
    SLICE_X10Y15.C6      net (fanout=31)       0.700   t/weightIn1<7>
    SLICE_X10Y15.CMUX    Topcc                 0.272   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.C5       net (fanout=2)        0.480   t/ADDERTREE_INTERNAL_Madd_6
    SLICE_X6Y11.CMUX     Topcc                 0.272   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>6
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)        0.136   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.CMUX     Topcc                 0.282   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y10.B6       net (fanout=9)        0.489   t/ADDERTREE_INTERNAL_Madd_66
    SLICE_X0Y10.B        Tilo                  0.156   t_sig/Mram_output11211
                                                       t_sig/Mram_output11214
    P61.O                net (fanout=6)        2.334   Output_3_OBUF
    P61.PAD              Tioop                 1.038   Output<3>
                                                       Output_3_OBUF
                                                       Output<3>
    -------------------------------------------------  ---------------------------
    Total                                      6.357ns (2.218ns logic, 4.139ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point Output<2> (P59.PAD), 4563864681 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  7.446ns (clock arrival + clock path + data path - uncertainty)
  Source:               t/weightIn1_7 (FF)
  Destination:          Output<2> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Data Path Delay:      6.442ns (Levels of Logic = 5)
  Clock Path Delay:     1.060ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: update to t/weightIn1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.230   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X13Y22.CLK     net (fanout=36)       0.450   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.380ns logic, 0.680ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Data Path at Fast Process Corner: t/weightIn1_7 to Output<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.DQ      Tcko                  0.198   t/weightIn1<7>
                                                       t/weightIn1_7
    SLICE_X10Y15.C6      net (fanout=31)       0.700   t/weightIn1<7>
    SLICE_X10Y15.CMUX    Topcc                 0.272   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.D5       net (fanout=2)        0.482   t/ADDERTREE_INTERNAL_Madd_6
    SLICE_X6Y11.DMUX     Topdd                 0.243   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>7
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.D4       net (fanout=1)        0.217   t/ADDERTREE_INTERNAL_Madd_72
    SLICE_X4Y11.DMUX     Topdd                 0.271   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<7>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.A5       net (fanout=9)        0.540   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X0Y12.A        Tilo                  0.156   N557
                                                       t_sig/Mram_output8113
    P59.O                net (fanout=11)       2.325   Output_2_OBUF
    P59.PAD              Tioop                 1.038   Output<2>
                                                       Output_2_OBUF
                                                       Output<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.442ns (2.178ns logic, 4.264ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  7.406ns (clock arrival + clock path + data path - uncertainty)
  Source:               t/weightIn1_7 (FF)
  Destination:          Output<2> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Data Path Delay:      6.402ns (Levels of Logic = 5)
  Clock Path Delay:     1.060ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: update to t/weightIn1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.230   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X13Y22.CLK     net (fanout=36)       0.450   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.380ns logic, 0.680ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Data Path at Fast Process Corner: t/weightIn1_7 to Output<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.DQ      Tcko                  0.198   t/weightIn1<7>
                                                       t/weightIn1_7
    SLICE_X10Y15.C6      net (fanout=31)       0.700   t/weightIn1<7>
    SLICE_X10Y15.CMUX    Topcc                 0.272   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.C5       net (fanout=2)        0.480   t/ADDERTREE_INTERNAL_Madd_6
    SLICE_X6Y11.CMUX     Topcc                 0.272   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>6
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.C6       net (fanout=2)        0.136   t/ADDERTREE_INTERNAL_Madd_62
    SLICE_X4Y11.DMUX     Topcd                 0.285   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.A5       net (fanout=9)        0.540   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X0Y12.A        Tilo                  0.156   N557
                                                       t_sig/Mram_output8113
    P59.O                net (fanout=11)       2.325   Output_2_OBUF
    P59.PAD              Tioop                 1.038   Output<2>
                                                       Output_2_OBUF
                                                       Output<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.402ns (2.221ns logic, 4.181ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  7.403ns (clock arrival + clock path + data path - uncertainty)
  Source:               t/weightIn1_7 (FF)
  Destination:          Output<2> (PAD)
  Source Clock:         update_IBUF_BUFG falling at 0.000ns
  Data Path Delay:      6.399ns (Levels of Logic = 5)
  Clock Path Delay:     1.060ns (Levels of Logic = 2)
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: update to t/weightIn1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.321   update
                                                       update
                                                       update_IBUF
                                                       ProtoComp73.IMUX.8
    BUFGMUX_X2Y12.I0     net (fanout=2)        0.230   update_IBUF
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   update_IBUF_BUFG
                                                       update_IBUF_BUFG
    SLICE_X13Y22.CLK     net (fanout=36)       0.450   update_IBUF_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.380ns logic, 0.680ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Data Path at Fast Process Corner: t/weightIn1_7 to Output<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.DQ      Tcko                  0.198   t/weightIn1<7>
                                                       t/weightIn1_7
    SLICE_X10Y15.C6      net (fanout=31)       0.700   t/weightIn1<7>
    SLICE_X10Y15.DMUX    Topcd                 0.279   t/ADDERTREE_INTERNAL_Madd_7
                                                       t/ADDERTREE_INTERNAL_Madd_lut<6>
                                                       t/ADDERTREE_INTERNAL_Madd_xor<7>
    SLICE_X6Y11.D6       net (fanout=1)        0.432   t/ADDERTREE_INTERNAL_Madd_7
    SLICE_X6Y11.DMUX     Topdd                 0.243   t/ADDERTREE_INTERNAL_Madd_52
                                                       t/ADDERTREE_INTERNAL_Madd2_lut<0>7
                                                       t/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X4Y11.D4       net (fanout=1)        0.217   t/ADDERTREE_INTERNAL_Madd_72
    SLICE_X4Y11.DMUX     Topdd                 0.271   t/ADDERTREE_INTERNAL_Madd_76
                                                       t/ADDERTREE_INTERNAL_Madd6_lut<7>
                                                       t/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X0Y12.A5       net (fanout=9)        0.540   t/ADDERTREE_INTERNAL_Madd_76
    SLICE_X0Y12.A        Tilo                  0.156   N557
                                                       t_sig/Mram_output8113
    P59.O                net (fanout=11)       2.325   Output_2_OBUF
    P59.PAD              Tioop                 1.038   Output<2>
                                                       Output_2_OBUF
                                                       Output<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.399ns (2.185ns logic, 4.214ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Input<0>    |   -0.106(R)|      FAST  |    1.723(R)|      SLOW  |clk_BUFGP         |   0.000|
Input<1>    |   -0.137(R)|      FAST  |    1.789(R)|      SLOW  |clk_BUFGP         |   0.000|
corrOut<0>  |   -0.121(R)|      FAST  |    1.773(R)|      SLOW  |clk_BUFGP         |   0.000|
corrOut<1>  |   -0.091(R)|      FAST  |    1.708(R)|      SLOW  |clk_BUFGP         |   0.000|
corrOut<2>  |   -0.122(R)|      FAST  |    1.774(R)|      SLOW  |clk_BUFGP         |   0.000|
corrOut<3>  |   -0.152(R)|      FAST  |    1.769(R)|      SLOW  |clk_BUFGP         |   0.000|
corrOut<4>  |   -0.183(R)|      FAST  |    1.835(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Output<0>   |        39.641(R)|      SLOW  |        10.390(R)|      FAST  |clk_BUFGP         |   0.000|
Output<1>   |        39.455(R)|      SLOW  |        10.839(R)|      FAST  |clk_BUFGP         |   0.000|
Output<2>   |        38.979(R)|      SLOW  |        10.650(R)|      FAST  |clk_BUFGP         |   0.000|
Output<3>   |        39.249(R)|      SLOW  |        10.605(R)|      FAST  |clk_BUFGP         |   0.000|
Output<4>   |        38.982(R)|      SLOW  |        10.774(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock update to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Output<0>   |        40.501(F)|      SLOW  |         7.146(F)|      FAST  |update_IBUF_BUFG  |   0.000|
Output<1>   |        40.315(F)|      SLOW  |         7.595(F)|      FAST  |update_IBUF_BUFG  |   0.000|
Output<2>   |        39.758(F)|      SLOW  |         7.403(F)|      FAST  |update_IBUF_BUFG  |   0.000|
Output<3>   |        40.012(F)|      SLOW  |         7.361(F)|      FAST  |update_IBUF_BUFG  |   0.000|
Output<4>   |        39.842(F)|      SLOW  |         7.527(F)|      FAST  |update_IBUF_BUFG  |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock update
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   65.349|         |         |         |
update         |         |   65.306|    2.936|  -94.286|
---------------+---------+---------+---------+---------+

TIMEGRP "corrOut" OFFSET = IN 10 ns VALID 100 ns BEFORE COMP "clk" "RISING";
Worst Case Data Window 1.744; Ideal Clock Offset To Actual Clock 39.037; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
corrOut<0>        |   -0.121(R)|      FAST  |    1.773(R)|      SLOW  |   10.121|   88.227|      -39.053|
corrOut<1>        |   -0.091(R)|      FAST  |    1.708(R)|      SLOW  |   10.091|   88.292|      -39.101|
corrOut<2>        |   -0.122(R)|      FAST  |    1.774(R)|      SLOW  |   10.122|   88.226|      -39.052|
corrOut<3>        |   -0.152(R)|      FAST  |    1.769(R)|      SLOW  |   10.152|   88.231|      -39.039|
corrOut<4>        |   -0.183(R)|      FAST  |    1.835(R)|      SLOW  |   10.183|   88.165|      -38.991|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.091|         -  |       1.835|         -  |   10.091|   88.165|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "Input" OFFSET = IN 10 ns VALID 100 ns BEFORE COMP "clk" "RISING";
Worst Case Data Window 1.683; Ideal Clock Offset To Actual Clock 39.053; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
Input<0>          |   -0.106(R)|      FAST  |    1.723(R)|      SLOW  |   10.106|   88.277|      -39.086|
Input<1>          |   -0.137(R)|      FAST  |    1.789(R)|      SLOW  |   10.137|   88.211|      -39.037|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.106|         -  |       1.789|         -  |   10.106|   88.211|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 100 ns BEFORE COMP "update" "FALLING";
Worst Case Data Window 4.251; Ideal Clock Offset To Actual Clock 47.588; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
update            |  -94.286(F)|      SLOW  |   98.537(F)|      FAST  |    0.286|   95.463|      -47.588|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|     -94.286|         -  |      98.537|         -  |    0.286|   95.463|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "Output" OFFSET = OUT 50 ns AFTER COMP "clk";
Bus Skew: 0.662 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Output<0>                                      |       39.641|      SLOW  |       10.390|      FAST  |         0.662|
Output<1>                                      |       39.455|      SLOW  |       10.839|      FAST  |         0.476|
Output<2>                                      |       38.979|      SLOW  |       10.650|      FAST  |         0.000|
Output<3>                                      |       39.249|      SLOW  |       10.605|      FAST  |         0.270|
Output<4>                                      |       38.982|      SLOW  |       10.774|      FAST  |         0.003|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 50 ns AFTER COMP "update" "FALLING";
Bus Skew: 0.743 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Output<0>                                      |       40.501|      SLOW  |        7.146|      FAST  |         0.743|
Output<1>                                      |       40.315|      SLOW  |        7.595|      FAST  |         0.557|
Output<2>                                      |       39.758|      SLOW  |        7.403|      FAST  |         0.000|
Output<3>                                      |       40.012|      SLOW  |        7.361|      FAST  |         0.254|
Output<4>                                      |       39.842|      SLOW  |        7.527|      FAST  |         0.084|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 905372395958374590000000 paths, 0 nets, and 7614 connections

Design statistics:
   Minimum period: 130.612ns{1}   (Maximum frequency:   7.656MHz)
   Maximum path delay from/to any node:  65.349ns
   Minimum input required time before clock:   5.714ns
   Minimum output required time after clock:  40.501ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 14 21:50:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 255 MB



