#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000026eb728ca90 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000026eb7323ee0_0 .net "PC", 31 0, L_0000026eb73aacf0;  1 drivers
v0000026eb73236c0_0 .net "cycles_consumed", 31 0, v0000026eb7323e40_0;  1 drivers
v0000026eb7323760_0 .var "input_clk", 0 0;
v0000026eb7322720_0 .var "rst", 0 0;
S_0000026eb70b9f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000026eb728ca90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000026eb7261000 .functor NOR 1, v0000026eb7323760_0, v0000026eb730ddd0_0, C4<0>, C4<0>;
L_0000026eb7262340 .functor AND 1, v0000026eb72f40d0_0, v0000026eb72f2230_0, C4<1>, C4<1>;
L_0000026eb7260f90 .functor AND 1, L_0000026eb7262340, L_0000026eb7324520, C4<1>, C4<1>;
L_0000026eb72613f0 .functor AND 1, v0000026eb72e4750_0, v0000026eb72e5330_0, C4<1>, C4<1>;
L_0000026eb7260900 .functor AND 1, L_0000026eb72613f0, L_0000026eb73243e0, C4<1>, C4<1>;
L_0000026eb7261bd0 .functor AND 1, v0000026eb730ef50_0, v0000026eb730da10_0, C4<1>, C4<1>;
L_0000026eb72619a0 .functor AND 1, L_0000026eb7261bd0, L_0000026eb7323800, C4<1>, C4<1>;
L_0000026eb7261ee0 .functor AND 1, v0000026eb72f40d0_0, v0000026eb72f2230_0, C4<1>, C4<1>;
L_0000026eb7261690 .functor AND 1, L_0000026eb7261ee0, L_0000026eb7322680, C4<1>, C4<1>;
L_0000026eb7260a50 .functor AND 1, v0000026eb72e4750_0, v0000026eb72e5330_0, C4<1>, C4<1>;
L_0000026eb7261850 .functor AND 1, L_0000026eb7260a50, L_0000026eb7324480, C4<1>, C4<1>;
L_0000026eb7261f50 .functor AND 1, v0000026eb730ef50_0, v0000026eb730da10_0, C4<1>, C4<1>;
L_0000026eb7261a80 .functor AND 1, L_0000026eb7261f50, L_0000026eb7323c60, C4<1>, C4<1>;
L_0000026eb7326e70 .functor NOT 1, L_0000026eb7261000, C4<0>, C4<0>, C4<0>;
L_0000026eb7326a10 .functor NOT 1, L_0000026eb7261000, C4<0>, C4<0>, C4<0>;
L_0000026eb738fd50 .functor NOT 1, L_0000026eb7261000, C4<0>, C4<0>, C4<0>;
L_0000026eb738ff80 .functor NOT 1, L_0000026eb7261000, C4<0>, C4<0>, C4<0>;
L_0000026eb738fff0 .functor NOT 1, L_0000026eb7261000, C4<0>, C4<0>, C4<0>;
L_0000026eb73aacf0 .functor BUFZ 32, v0000026eb730d0b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026eb7312010_0 .net "EX1_ALU_OPER1", 31 0, L_0000026eb73270a0;  1 drivers
v0000026eb7311ed0_0 .net "EX1_ALU_OPER2", 31 0, L_0000026eb738f880;  1 drivers
v0000026eb7311a70_0 .net "EX1_PC", 31 0, v0000026eb72f4530_0;  1 drivers
v0000026eb7310e90_0 .net "EX1_PFC", 31 0, v0000026eb72f4990_0;  1 drivers
v0000026eb7311b10_0 .net "EX1_PFC_to_IF", 31 0, L_0000026eb7320e20;  1 drivers
v0000026eb7311f70_0 .net "EX1_forward_to_B", 31 0, v0000026eb72f5750_0;  1 drivers
v0000026eb73112f0_0 .net "EX1_is_beq", 0 0, v0000026eb72f47b0_0;  1 drivers
v0000026eb73102b0_0 .net "EX1_is_bne", 0 0, v0000026eb72f5070_0;  1 drivers
v0000026eb7310f30_0 .net "EX1_is_jal", 0 0, v0000026eb72f4ad0_0;  1 drivers
v0000026eb7310490_0 .net "EX1_is_jr", 0 0, v0000026eb72f5110_0;  1 drivers
v0000026eb7310cb0_0 .net "EX1_is_oper2_immed", 0 0, v0000026eb72f4cb0_0;  1 drivers
v0000026eb7311cf0_0 .net "EX1_memread", 0 0, v0000026eb72f5890_0;  1 drivers
v0000026eb73120b0_0 .net "EX1_memwrite", 0 0, v0000026eb72f4df0_0;  1 drivers
v0000026eb7311d90_0 .net "EX1_opcode", 11 0, v0000026eb72f5930_0;  1 drivers
v0000026eb7312510_0 .net "EX1_predicted", 0 0, v0000026eb72f59d0_0;  1 drivers
v0000026eb7311bb0_0 .net "EX1_rd_ind", 4 0, v0000026eb72f5390_0;  1 drivers
v0000026eb7310fd0_0 .net "EX1_rd_indzero", 0 0, v0000026eb72f45d0_0;  1 drivers
v0000026eb730ff90_0 .net "EX1_regwrite", 0 0, v0000026eb72f51b0_0;  1 drivers
v0000026eb73117f0_0 .net "EX1_rs1", 31 0, v0000026eb72f5b10_0;  1 drivers
v0000026eb7310530_0 .net "EX1_rs1_ind", 4 0, v0000026eb72f5a70_0;  1 drivers
v0000026eb7310030_0 .net "EX1_rs2", 31 0, v0000026eb72f5bb0_0;  1 drivers
v0000026eb7311390_0 .net "EX1_rs2_ind", 4 0, v0000026eb72f4670_0;  1 drivers
v0000026eb730fef0_0 .net "EX1_rs2_out", 31 0, L_0000026eb738fa40;  1 drivers
v0000026eb7310850_0 .net "EX2_ALU_OPER1", 31 0, v0000026eb72f2af0_0;  1 drivers
v0000026eb7312150_0 .net "EX2_ALU_OPER2", 31 0, v0000026eb72f3090_0;  1 drivers
v0000026eb7311e30_0 .net "EX2_ALU_OUT", 31 0, L_0000026eb7321280;  1 drivers
v0000026eb73121f0_0 .net "EX2_PC", 31 0, v0000026eb72f2eb0_0;  1 drivers
v0000026eb7311890_0 .net "EX2_PFC_to_IF", 31 0, v0000026eb72f22d0_0;  1 drivers
v0000026eb7311070_0 .net "EX2_forward_to_B", 31 0, v0000026eb72f2ff0_0;  1 drivers
v0000026eb73108f0_0 .net "EX2_is_beq", 0 0, v0000026eb72f3130_0;  1 drivers
v0000026eb7312290_0 .net "EX2_is_bne", 0 0, v0000026eb72f4030_0;  1 drivers
v0000026eb7311430_0 .net "EX2_is_jal", 0 0, v0000026eb72f2a50_0;  1 drivers
v0000026eb73125b0_0 .net "EX2_is_jr", 0 0, v0000026eb72f3c70_0;  1 drivers
v0000026eb7311750_0 .net "EX2_is_oper2_immed", 0 0, v0000026eb72f3270_0;  1 drivers
v0000026eb7312650_0 .net "EX2_memread", 0 0, v0000026eb72f2b90_0;  1 drivers
v0000026eb73114d0_0 .net "EX2_memwrite", 0 0, v0000026eb72f4350_0;  1 drivers
v0000026eb7311250_0 .net "EX2_opcode", 11 0, v0000026eb72f3310_0;  1 drivers
v0000026eb7310170_0 .net "EX2_predicted", 0 0, v0000026eb72f3450_0;  1 drivers
v0000026eb7312330_0 .net "EX2_rd_ind", 4 0, v0000026eb72f3590_0;  1 drivers
v0000026eb7311930_0 .net "EX2_rd_indzero", 0 0, v0000026eb72f2230_0;  1 drivers
v0000026eb7310350_0 .net "EX2_regwrite", 0 0, v0000026eb72f40d0_0;  1 drivers
v0000026eb7311570_0 .net "EX2_rs1", 31 0, v0000026eb72f42b0_0;  1 drivers
v0000026eb7311c50_0 .net "EX2_rs1_ind", 4 0, v0000026eb72f4490_0;  1 drivers
v0000026eb73123d0_0 .net "EX2_rs2_ind", 4 0, v0000026eb72f1fb0_0;  1 drivers
v0000026eb7310ad0_0 .net "EX2_rs2_out", 31 0, v0000026eb72f2050_0;  1 drivers
v0000026eb7311110_0 .net "ID_INST", 31 0, v0000026eb72fe400_0;  1 drivers
v0000026eb73111b0_0 .net "ID_PC", 31 0, v0000026eb72fe720_0;  1 drivers
v0000026eb7311610_0 .net "ID_PFC_to_EX", 31 0, L_0000026eb731f2a0;  1 drivers
v0000026eb73116b0_0 .net "ID_PFC_to_IF", 31 0, L_0000026eb731ec60;  1 drivers
v0000026eb73103f0_0 .net "ID_forward_to_B", 31 0, L_0000026eb731dcc0;  1 drivers
v0000026eb7312470_0 .net "ID_is_beq", 0 0, L_0000026eb731ebc0;  1 drivers
v0000026eb73100d0_0 .net "ID_is_bne", 0 0, L_0000026eb731fc00;  1 drivers
v0000026eb7310c10_0 .net "ID_is_j", 0 0, L_0000026eb731f0c0;  1 drivers
v0000026eb7310210_0 .net "ID_is_jal", 0 0, L_0000026eb731ee40;  1 drivers
v0000026eb73105d0_0 .net "ID_is_jr", 0 0, L_0000026eb731ed00;  1 drivers
v0000026eb7310710_0 .net "ID_is_oper2_immed", 0 0, L_0000026eb73262a0;  1 drivers
v0000026eb7310990_0 .net "ID_memread", 0 0, L_0000026eb731d4a0;  1 drivers
v0000026eb7310a30_0 .net "ID_memwrite", 0 0, L_0000026eb731da40;  1 drivers
v0000026eb7310d50_0 .net "ID_opcode", 11 0, v0000026eb730b3f0_0;  1 drivers
v0000026eb7310df0_0 .net "ID_predicted", 0 0, v0000026eb72f6e80_0;  1 drivers
v0000026eb7312970_0 .net "ID_rd_ind", 4 0, v0000026eb730c430_0;  1 drivers
v0000026eb7312a10_0 .net "ID_regwrite", 0 0, L_0000026eb731f660;  1 drivers
v0000026eb7312dd0_0 .net "ID_rs1", 31 0, v0000026eb72fd000_0;  1 drivers
v0000026eb73126f0_0 .net "ID_rs1_ind", 4 0, v0000026eb730bfd0_0;  1 drivers
v0000026eb73128d0_0 .net "ID_rs2", 31 0, v0000026eb72fc6a0_0;  1 drivers
v0000026eb7312790_0 .net "ID_rs2_ind", 4 0, v0000026eb730cf70_0;  1 drivers
v0000026eb7312830_0 .net "IF_INST", 31 0, L_0000026eb7325cf0;  1 drivers
v0000026eb7312b50_0 .net "IF_pc", 31 0, v0000026eb730d0b0_0;  1 drivers
v0000026eb7312ab0_0 .net "MEM_ALU_OUT", 31 0, v0000026eb72e5dd0_0;  1 drivers
v0000026eb7312c90_0 .net "MEM_Data_mem_out", 31 0, v0000026eb730d6f0_0;  1 drivers
v0000026eb7312bf0_0 .net "MEM_memread", 0 0, v0000026eb72e5470_0;  1 drivers
v0000026eb7312d30_0 .net "MEM_memwrite", 0 0, v0000026eb72e5c90_0;  1 drivers
v0000026eb7322ae0_0 .net "MEM_opcode", 11 0, v0000026eb72e58d0_0;  1 drivers
v0000026eb73245c0_0 .net "MEM_rd_ind", 4 0, v0000026eb72e56f0_0;  1 drivers
v0000026eb73231c0_0 .net "MEM_rd_indzero", 0 0, v0000026eb72e5330_0;  1 drivers
v0000026eb7324980_0 .net "MEM_regwrite", 0 0, v0000026eb72e4750_0;  1 drivers
v0000026eb7322f40_0 .net "MEM_rs2", 31 0, v0000026eb72e5970_0;  1 drivers
v0000026eb7323080_0 .net "PC", 31 0, L_0000026eb73aacf0;  alias, 1 drivers
v0000026eb7323260_0 .net "STALL_ID1_FLUSH", 0 0, v0000026eb72f8640_0;  1 drivers
v0000026eb73229a0_0 .net "STALL_ID2_FLUSH", 0 0, v0000026eb72f8140_0;  1 drivers
v0000026eb7323f80_0 .net "STALL_IF_FLUSH", 0 0, v0000026eb72f9c20_0;  1 drivers
v0000026eb7322cc0_0 .net "WB_ALU_OUT", 31 0, v0000026eb730dab0_0;  1 drivers
v0000026eb7322d60_0 .net "WB_Data_mem_out", 31 0, v0000026eb730d8d0_0;  1 drivers
v0000026eb73239e0_0 .net "WB_memread", 0 0, v0000026eb730d970_0;  1 drivers
v0000026eb7323da0_0 .net "WB_rd_ind", 4 0, v0000026eb730e230_0;  1 drivers
v0000026eb7322fe0_0 .net "WB_rd_indzero", 0 0, v0000026eb730da10_0;  1 drivers
v0000026eb73247a0_0 .net "WB_regwrite", 0 0, v0000026eb730ef50_0;  1 drivers
v0000026eb7324700_0 .net "Wrong_prediction", 0 0, L_0000026eb73901b0;  1 drivers
v0000026eb7324660_0 .net *"_ivl_1", 0 0, L_0000026eb7262340;  1 drivers
v0000026eb7324a20_0 .net *"_ivl_13", 0 0, L_0000026eb7261bd0;  1 drivers
v0000026eb7323d00_0 .net *"_ivl_14", 0 0, L_0000026eb7323800;  1 drivers
v0000026eb7322540_0 .net *"_ivl_19", 0 0, L_0000026eb7261ee0;  1 drivers
v0000026eb7323bc0_0 .net *"_ivl_2", 0 0, L_0000026eb7324520;  1 drivers
v0000026eb7322860_0 .net *"_ivl_20", 0 0, L_0000026eb7322680;  1 drivers
v0000026eb7324020_0 .net *"_ivl_25", 0 0, L_0000026eb7260a50;  1 drivers
v0000026eb73224a0_0 .net *"_ivl_26", 0 0, L_0000026eb7324480;  1 drivers
v0000026eb7324840_0 .net *"_ivl_31", 0 0, L_0000026eb7261f50;  1 drivers
v0000026eb7322b80_0 .net *"_ivl_32", 0 0, L_0000026eb7323c60;  1 drivers
v0000026eb7323120_0 .net *"_ivl_40", 31 0, L_0000026eb731dae0;  1 drivers
L_0000026eb7340c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026eb7322e00_0 .net *"_ivl_43", 26 0, L_0000026eb7340c58;  1 drivers
L_0000026eb7340ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026eb73225e0_0 .net/2u *"_ivl_44", 31 0, L_0000026eb7340ca0;  1 drivers
v0000026eb7322c20_0 .net *"_ivl_52", 31 0, L_0000026eb7394a70;  1 drivers
L_0000026eb7340d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026eb7322ea0_0 .net *"_ivl_55", 26 0, L_0000026eb7340d30;  1 drivers
L_0000026eb7340d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026eb73240c0_0 .net/2u *"_ivl_56", 31 0, L_0000026eb7340d78;  1 drivers
v0000026eb7323300_0 .net *"_ivl_7", 0 0, L_0000026eb72613f0;  1 drivers
v0000026eb7324200_0 .net *"_ivl_8", 0 0, L_0000026eb73243e0;  1 drivers
v0000026eb73233a0_0 .net "alu_selA", 1 0, L_0000026eb7323a80;  1 drivers
v0000026eb7323440_0 .net "alu_selB", 1 0, L_0000026eb73251a0;  1 drivers
v0000026eb73248e0_0 .net "clk", 0 0, L_0000026eb7261000;  1 drivers
v0000026eb7323e40_0 .var "cycles_consumed", 31 0;
v0000026eb7323940_0 .net "exhaz", 0 0, L_0000026eb7260900;  1 drivers
v0000026eb7324160_0 .net "exhaz2", 0 0, L_0000026eb7261850;  1 drivers
v0000026eb7324ac0_0 .net "hlt", 0 0, v0000026eb730ddd0_0;  1 drivers
v0000026eb73227c0_0 .net "idhaz", 0 0, L_0000026eb7260f90;  1 drivers
v0000026eb73242a0_0 .net "idhaz2", 0 0, L_0000026eb7261690;  1 drivers
v0000026eb7323b20_0 .net "if_id_write", 0 0, v0000026eb72f9ae0_0;  1 drivers
v0000026eb7324b60_0 .net "input_clk", 0 0, v0000026eb7323760_0;  1 drivers
v0000026eb73234e0_0 .net "is_branch_and_taken", 0 0, L_0000026eb73265b0;  1 drivers
v0000026eb73238a0_0 .net "memhaz", 0 0, L_0000026eb72619a0;  1 drivers
v0000026eb7322900_0 .net "memhaz2", 0 0, L_0000026eb7261a80;  1 drivers
v0000026eb7323580_0 .net "pc_src", 2 0, L_0000026eb731f200;  1 drivers
v0000026eb7322a40_0 .net "pc_write", 0 0, v0000026eb72fa3a0_0;  1 drivers
v0000026eb7324340_0 .net "rst", 0 0, v0000026eb7322720_0;  1 drivers
v0000026eb7323620_0 .net "store_rs2_forward", 1 0, L_0000026eb7324f20;  1 drivers
v0000026eb7324c00_0 .net "wdata_to_reg_file", 31 0, L_0000026eb73aaac0;  1 drivers
E_0000026eb72691a0/0 .event negedge, v0000026eb72f68e0_0;
E_0000026eb72691a0/1 .event posedge, v0000026eb72e5ab0_0;
E_0000026eb72691a0 .event/or E_0000026eb72691a0/0, E_0000026eb72691a0/1;
L_0000026eb7324520 .cmp/eq 5, v0000026eb72f3590_0, v0000026eb72f5a70_0;
L_0000026eb73243e0 .cmp/eq 5, v0000026eb72e56f0_0, v0000026eb72f5a70_0;
L_0000026eb7323800 .cmp/eq 5, v0000026eb730e230_0, v0000026eb72f5a70_0;
L_0000026eb7322680 .cmp/eq 5, v0000026eb72f3590_0, v0000026eb72f4670_0;
L_0000026eb7324480 .cmp/eq 5, v0000026eb72e56f0_0, v0000026eb72f4670_0;
L_0000026eb7323c60 .cmp/eq 5, v0000026eb730e230_0, v0000026eb72f4670_0;
L_0000026eb731dae0 .concat [ 5 27 0 0], v0000026eb730c430_0, L_0000026eb7340c58;
L_0000026eb731db80 .cmp/ne 32, L_0000026eb731dae0, L_0000026eb7340ca0;
L_0000026eb7394a70 .concat [ 5 27 0 0], v0000026eb72f3590_0, L_0000026eb7340d30;
L_0000026eb7394430 .cmp/ne 32, L_0000026eb7394a70, L_0000026eb7340d78;
S_0000026eb703d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000026eb70b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000026eb7260970 .functor NOT 1, L_0000026eb7260900, C4<0>, C4<0>, C4<0>;
L_0000026eb7261070 .functor AND 1, L_0000026eb72619a0, L_0000026eb7260970, C4<1>, C4<1>;
L_0000026eb72614d0 .functor OR 1, L_0000026eb7260f90, L_0000026eb7261070, C4<0>, C4<0>;
L_0000026eb7261d20 .functor OR 1, L_0000026eb7260f90, L_0000026eb7260900, C4<0>, C4<0>;
v0000026eb728c1b0_0 .net *"_ivl_12", 0 0, L_0000026eb7261d20;  1 drivers
v0000026eb728b710_0 .net *"_ivl_2", 0 0, L_0000026eb7260970;  1 drivers
v0000026eb728a8b0_0 .net *"_ivl_5", 0 0, L_0000026eb7261070;  1 drivers
v0000026eb728a950_0 .net *"_ivl_7", 0 0, L_0000026eb72614d0;  1 drivers
v0000026eb728c570_0 .net "alu_selA", 1 0, L_0000026eb7323a80;  alias, 1 drivers
v0000026eb728b490_0 .net "exhaz", 0 0, L_0000026eb7260900;  alias, 1 drivers
v0000026eb728b850_0 .net "idhaz", 0 0, L_0000026eb7260f90;  alias, 1 drivers
v0000026eb728be90_0 .net "memhaz", 0 0, L_0000026eb72619a0;  alias, 1 drivers
L_0000026eb7323a80 .concat8 [ 1 1 0 0], L_0000026eb72614d0, L_0000026eb7261d20;
S_0000026eb703d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000026eb70b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000026eb72610e0 .functor NOT 1, L_0000026eb7261850, C4<0>, C4<0>, C4<0>;
L_0000026eb72615b0 .functor AND 1, L_0000026eb7261a80, L_0000026eb72610e0, C4<1>, C4<1>;
L_0000026eb7261770 .functor OR 1, L_0000026eb7261690, L_0000026eb72615b0, C4<0>, C4<0>;
L_0000026eb7261a10 .functor NOT 1, v0000026eb72f4cb0_0, C4<0>, C4<0>, C4<0>;
L_0000026eb7261af0 .functor AND 1, L_0000026eb7261770, L_0000026eb7261a10, C4<1>, C4<1>;
L_0000026eb7260ac0 .functor OR 1, L_0000026eb7261690, L_0000026eb7261850, C4<0>, C4<0>;
L_0000026eb7260ba0 .functor NOT 1, v0000026eb72f4cb0_0, C4<0>, C4<0>, C4<0>;
L_0000026eb72623b0 .functor AND 1, L_0000026eb7260ac0, L_0000026eb7260ba0, C4<1>, C4<1>;
v0000026eb728c110_0 .net "EX1_is_oper2_immed", 0 0, v0000026eb72f4cb0_0;  alias, 1 drivers
v0000026eb728b990_0 .net *"_ivl_11", 0 0, L_0000026eb7261af0;  1 drivers
v0000026eb728ba30_0 .net *"_ivl_16", 0 0, L_0000026eb7260ac0;  1 drivers
v0000026eb728b0d0_0 .net *"_ivl_17", 0 0, L_0000026eb7260ba0;  1 drivers
v0000026eb728c390_0 .net *"_ivl_2", 0 0, L_0000026eb72610e0;  1 drivers
v0000026eb728c4d0_0 .net *"_ivl_20", 0 0, L_0000026eb72623b0;  1 drivers
v0000026eb728bb70_0 .net *"_ivl_5", 0 0, L_0000026eb72615b0;  1 drivers
v0000026eb728c610_0 .net *"_ivl_7", 0 0, L_0000026eb7261770;  1 drivers
v0000026eb728c6b0_0 .net *"_ivl_8", 0 0, L_0000026eb7261a10;  1 drivers
v0000026eb728aa90_0 .net "alu_selB", 1 0, L_0000026eb73251a0;  alias, 1 drivers
v0000026eb728ab30_0 .net "exhaz", 0 0, L_0000026eb7261850;  alias, 1 drivers
v0000026eb728bc10_0 .net "idhaz", 0 0, L_0000026eb7261690;  alias, 1 drivers
v0000026eb728ad10_0 .net "memhaz", 0 0, L_0000026eb7261a80;  alias, 1 drivers
L_0000026eb73251a0 .concat8 [ 1 1 0 0], L_0000026eb7261af0, L_0000026eb72623b0;
S_0000026eb7086030 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000026eb70b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000026eb72626c0 .functor NOT 1, L_0000026eb7261850, C4<0>, C4<0>, C4<0>;
L_0000026eb7262650 .functor AND 1, L_0000026eb7261a80, L_0000026eb72626c0, C4<1>, C4<1>;
L_0000026eb7262570 .functor OR 1, L_0000026eb7261690, L_0000026eb7262650, C4<0>, C4<0>;
L_0000026eb7262420 .functor OR 1, L_0000026eb7261690, L_0000026eb7261850, C4<0>, C4<0>;
v0000026eb728adb0_0 .net *"_ivl_12", 0 0, L_0000026eb7262420;  1 drivers
v0000026eb728ae50_0 .net *"_ivl_2", 0 0, L_0000026eb72626c0;  1 drivers
v0000026eb728b170_0 .net *"_ivl_5", 0 0, L_0000026eb7262650;  1 drivers
v0000026eb728bad0_0 .net *"_ivl_7", 0 0, L_0000026eb7262570;  1 drivers
v0000026eb728bcb0_0 .net "exhaz", 0 0, L_0000026eb7261850;  alias, 1 drivers
v0000026eb728bd50_0 .net "idhaz", 0 0, L_0000026eb7261690;  alias, 1 drivers
v0000026eb72050d0_0 .net "memhaz", 0 0, L_0000026eb7261a80;  alias, 1 drivers
v0000026eb7204130_0 .net "store_rs2_forward", 1 0, L_0000026eb7324f20;  alias, 1 drivers
L_0000026eb7324f20 .concat8 [ 1 1 0 0], L_0000026eb7262570, L_0000026eb7262420;
S_0000026eb70861c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_0000026eb70b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000026eb7204a90_0 .net "EX_ALU_OUT", 31 0, L_0000026eb7321280;  alias, 1 drivers
v0000026eb7204c70_0 .net "EX_memread", 0 0, v0000026eb72f2b90_0;  alias, 1 drivers
v0000026eb71efd00_0 .net "EX_memwrite", 0 0, v0000026eb72f4350_0;  alias, 1 drivers
v0000026eb71f0ac0_0 .net "EX_opcode", 11 0, v0000026eb72f3310_0;  alias, 1 drivers
v0000026eb72e4890_0 .net "EX_rd_ind", 4 0, v0000026eb72f3590_0;  alias, 1 drivers
v0000026eb72e5a10_0 .net "EX_rd_indzero", 0 0, L_0000026eb7394430;  1 drivers
v0000026eb72e47f0_0 .net "EX_regwrite", 0 0, v0000026eb72f40d0_0;  alias, 1 drivers
v0000026eb72e5d30_0 .net "EX_rs2_out", 31 0, v0000026eb72f2050_0;  alias, 1 drivers
v0000026eb72e5dd0_0 .var "MEM_ALU_OUT", 31 0;
v0000026eb72e5470_0 .var "MEM_memread", 0 0;
v0000026eb72e5c90_0 .var "MEM_memwrite", 0 0;
v0000026eb72e58d0_0 .var "MEM_opcode", 11 0;
v0000026eb72e56f0_0 .var "MEM_rd_ind", 4 0;
v0000026eb72e5330_0 .var "MEM_rd_indzero", 0 0;
v0000026eb72e4750_0 .var "MEM_regwrite", 0 0;
v0000026eb72e5970_0 .var "MEM_rs2", 31 0;
v0000026eb72e5650_0 .net "clk", 0 0, L_0000026eb738ff80;  1 drivers
v0000026eb72e5ab0_0 .net "rst", 0 0, v0000026eb7322720_0;  alias, 1 drivers
E_0000026eb72691e0 .event posedge, v0000026eb72e5ab0_0, v0000026eb72e5650_0;
S_0000026eb70369c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000026eb70b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000026eb7091490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026eb70914c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026eb7091500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026eb7091538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026eb7091570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026eb70915a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026eb70915e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026eb7091618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026eb7091650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026eb7091688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026eb70916c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026eb70916f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026eb7091730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026eb7091768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026eb70917a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026eb70917d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026eb7091810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026eb7091848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026eb7091880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026eb70918b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026eb70918f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026eb7091928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026eb7091960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026eb7091998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026eb70919d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026eb738e460 .functor XOR 1, L_0000026eb738fdc0, v0000026eb72f3450_0, C4<0>, C4<0>;
L_0000026eb73900d0 .functor NOT 1, L_0000026eb738e460, C4<0>, C4<0>, C4<0>;
L_0000026eb7390220 .functor OR 1, v0000026eb7322720_0, L_0000026eb73900d0, C4<0>, C4<0>;
L_0000026eb73901b0 .functor NOT 1, L_0000026eb7390220, C4<0>, C4<0>, C4<0>;
v0000026eb72e8440_0 .net "ALU_OP", 3 0, v0000026eb72e7ea0_0;  1 drivers
v0000026eb72e6780_0 .net "BranchDecision", 0 0, L_0000026eb738fdc0;  1 drivers
v0000026eb72e6dc0_0 .net "CF", 0 0, v0000026eb72e6500_0;  1 drivers
v0000026eb72e6460_0 .net "EX_opcode", 11 0, v0000026eb72f3310_0;  alias, 1 drivers
v0000026eb72e7720_0 .net "Wrong_prediction", 0 0, L_0000026eb73901b0;  alias, 1 drivers
v0000026eb72e6140_0 .net "ZF", 0 0, L_0000026eb738e700;  1 drivers
L_0000026eb7340ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026eb72e7d60_0 .net/2u *"_ivl_0", 31 0, L_0000026eb7340ce8;  1 drivers
v0000026eb72e6c80_0 .net *"_ivl_11", 0 0, L_0000026eb7390220;  1 drivers
v0000026eb72e6640_0 .net *"_ivl_2", 31 0, L_0000026eb73220e0;  1 drivers
v0000026eb72e7e00_0 .net *"_ivl_6", 0 0, L_0000026eb738e460;  1 drivers
v0000026eb72e6a00_0 .net *"_ivl_8", 0 0, L_0000026eb73900d0;  1 drivers
v0000026eb72e81c0_0 .net "alu_out", 31 0, L_0000026eb7321280;  alias, 1 drivers
v0000026eb72e68c0_0 .net "alu_outw", 31 0, v0000026eb72e7c20_0;  1 drivers
v0000026eb72e6000_0 .net "is_beq", 0 0, v0000026eb72f3130_0;  alias, 1 drivers
v0000026eb72e6960_0 .net "is_bne", 0 0, v0000026eb72f4030_0;  alias, 1 drivers
v0000026eb72e8260_0 .net "is_jal", 0 0, v0000026eb72f2a50_0;  alias, 1 drivers
v0000026eb72e84e0_0 .net "oper1", 31 0, v0000026eb72f2af0_0;  alias, 1 drivers
v0000026eb72e6e60_0 .net "oper2", 31 0, v0000026eb72f3090_0;  alias, 1 drivers
v0000026eb72e8300_0 .net "pc", 31 0, v0000026eb72f2eb0_0;  alias, 1 drivers
v0000026eb72e6f00_0 .net "predicted", 0 0, v0000026eb72f3450_0;  alias, 1 drivers
v0000026eb72e6fa0_0 .net "rst", 0 0, v0000026eb7322720_0;  alias, 1 drivers
L_0000026eb73220e0 .arith/sum 32, v0000026eb72f2eb0_0, L_0000026eb7340ce8;
L_0000026eb7321280 .functor MUXZ 32, v0000026eb72e7c20_0, L_0000026eb73220e0, v0000026eb72f2a50_0, C4<>;
S_0000026eb7036b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000026eb70369c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000026eb738e5b0 .functor AND 1, v0000026eb72f3130_0, L_0000026eb738efc0, C4<1>, C4<1>;
L_0000026eb738fce0 .functor NOT 1, L_0000026eb738efc0, C4<0>, C4<0>, C4<0>;
L_0000026eb738f0a0 .functor AND 1, v0000026eb72f4030_0, L_0000026eb738fce0, C4<1>, C4<1>;
L_0000026eb738fdc0 .functor OR 1, L_0000026eb738e5b0, L_0000026eb738f0a0, C4<0>, C4<0>;
v0000026eb72e79a0_0 .net "BranchDecision", 0 0, L_0000026eb738fdc0;  alias, 1 drivers
v0000026eb72e6aa0_0 .net *"_ivl_2", 0 0, L_0000026eb738fce0;  1 drivers
v0000026eb72e7900_0 .net "is_beq", 0 0, v0000026eb72f3130_0;  alias, 1 drivers
v0000026eb72e7b80_0 .net "is_beq_taken", 0 0, L_0000026eb738e5b0;  1 drivers
v0000026eb72e66e0_0 .net "is_bne", 0 0, v0000026eb72f4030_0;  alias, 1 drivers
v0000026eb72e6820_0 .net "is_bne_taken", 0 0, L_0000026eb738f0a0;  1 drivers
v0000026eb72e65a0_0 .net "is_eq", 0 0, L_0000026eb738efc0;  1 drivers
v0000026eb72e7180_0 .net "oper1", 31 0, v0000026eb72f2af0_0;  alias, 1 drivers
v0000026eb72e6b40_0 .net "oper2", 31 0, v0000026eb72f3090_0;  alias, 1 drivers
S_0000026eb70a9aa0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000026eb7036b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000026eb738f3b0 .functor XOR 1, L_0000026eb73213c0, L_0000026eb7321960, C4<0>, C4<0>;
L_0000026eb738e9a0 .functor XOR 1, L_0000026eb7321a00, L_0000026eb731ff20, C4<0>, C4<0>;
L_0000026eb738e770 .functor XOR 1, L_0000026eb7321c80, L_0000026eb7321e60, C4<0>, C4<0>;
L_0000026eb738ed90 .functor XOR 1, L_0000026eb7322220, L_0000026eb731ffc0, C4<0>, C4<0>;
L_0000026eb738e7e0 .functor XOR 1, L_0000026eb7321f00, L_0000026eb7322400, C4<0>, C4<0>;
L_0000026eb738e930 .functor XOR 1, L_0000026eb731fde0, L_0000026eb731fe80, C4<0>, C4<0>;
L_0000026eb738e380 .functor XOR 1, L_0000026eb7398b70, L_0000026eb7398e90, C4<0>, C4<0>;
L_0000026eb738ee70 .functor XOR 1, L_0000026eb73985d0, L_0000026eb7398490, C4<0>, C4<0>;
L_0000026eb738f030 .functor XOR 1, L_0000026eb73982b0, L_0000026eb7399430, C4<0>, C4<0>;
L_0000026eb738f420 .functor XOR 1, L_0000026eb73979f0, L_0000026eb73994d0, C4<0>, C4<0>;
L_0000026eb738f340 .functor XOR 1, L_0000026eb7398710, L_0000026eb7398350, C4<0>, C4<0>;
L_0000026eb738f8f0 .functor XOR 1, L_0000026eb7399570, L_0000026eb7398670, C4<0>, C4<0>;
L_0000026eb738fea0 .functor XOR 1, L_0000026eb7397770, L_0000026eb7397c70, C4<0>, C4<0>;
L_0000026eb738f810 .functor XOR 1, L_0000026eb73974f0, L_0000026eb73996b0, C4<0>, C4<0>;
L_0000026eb738f7a0 .functor XOR 1, L_0000026eb7397f90, L_0000026eb7397d10, C4<0>, C4<0>;
L_0000026eb738ff10 .functor XOR 1, L_0000026eb7397bd0, L_0000026eb73976d0, C4<0>, C4<0>;
L_0000026eb738f1f0 .functor XOR 1, L_0000026eb73992f0, L_0000026eb7398fd0, C4<0>, C4<0>;
L_0000026eb738fab0 .functor XOR 1, L_0000026eb7398d50, L_0000026eb7398c10, C4<0>, C4<0>;
L_0000026eb738e3f0 .functor XOR 1, L_0000026eb7397590, L_0000026eb7398030, C4<0>, C4<0>;
L_0000026eb738e850 .functor XOR 1, L_0000026eb7397810, L_0000026eb7398530, C4<0>, C4<0>;
L_0000026eb738e8c0 .functor XOR 1, L_0000026eb73987b0, L_0000026eb7398850, C4<0>, C4<0>;
L_0000026eb738f960 .functor XOR 1, L_0000026eb7399a70, L_0000026eb73983f0, C4<0>, C4<0>;
L_0000026eb738fc70 .functor XOR 1, L_0000026eb7398170, L_0000026eb7397db0, C4<0>, C4<0>;
L_0000026eb738eee0 .functor XOR 1, L_0000026eb7398cb0, L_0000026eb7398f30, C4<0>, C4<0>;
L_0000026eb738e4d0 .functor XOR 1, L_0000026eb7397450, L_0000026eb7398df0, C4<0>, C4<0>;
L_0000026eb738ef50 .functor XOR 1, L_0000026eb7397e50, L_0000026eb73980d0, C4<0>, C4<0>;
L_0000026eb738f2d0 .functor XOR 1, L_0000026eb7397630, L_0000026eb73988f0, C4<0>, C4<0>;
L_0000026eb738fb20 .functor XOR 1, L_0000026eb7398990, L_0000026eb7397ef0, C4<0>, C4<0>;
L_0000026eb738ecb0 .functor XOR 1, L_0000026eb7399070, L_0000026eb73978b0, C4<0>, C4<0>;
L_0000026eb738ea10 .functor XOR 1, L_0000026eb7398a30, L_0000026eb7399110, C4<0>, C4<0>;
L_0000026eb738eb60 .functor XOR 1, L_0000026eb73997f0, L_0000026eb73991b0, C4<0>, C4<0>;
L_0000026eb738fb90 .functor XOR 1, L_0000026eb7397950, L_0000026eb7399250, C4<0>, C4<0>;
L_0000026eb738efc0/0/0 .functor OR 1, L_0000026eb7399890, L_0000026eb7397a90, L_0000026eb7398ad0, L_0000026eb7397b30;
L_0000026eb738efc0/0/4 .functor OR 1, L_0000026eb7399390, L_0000026eb7399610, L_0000026eb7399750, L_0000026eb73999d0;
L_0000026eb738efc0/0/8 .functor OR 1, L_0000026eb7398210, L_0000026eb7399b10, L_0000026eb73973b0, L_0000026eb7399cf0;
L_0000026eb738efc0/0/12 .functor OR 1, L_0000026eb739a010, L_0000026eb7399d90, L_0000026eb7399bb0, L_0000026eb7399c50;
L_0000026eb738efc0/0/16 .functor OR 1, L_0000026eb7399e30, L_0000026eb7399ed0, L_0000026eb7399f70, L_0000026eb739a0b0;
L_0000026eb738efc0/0/20 .functor OR 1, L_0000026eb739a150, L_0000026eb739a1f0, L_0000026eb739a290, L_0000026eb7393cb0;
L_0000026eb738efc0/0/24 .functor OR 1, L_0000026eb73937b0, L_0000026eb7392bd0, L_0000026eb73926d0, L_0000026eb7393710;
L_0000026eb738efc0/0/28 .functor OR 1, L_0000026eb73924f0, L_0000026eb7394110, L_0000026eb73942f0, L_0000026eb7393850;
L_0000026eb738efc0/1/0 .functor OR 1, L_0000026eb738efc0/0/0, L_0000026eb738efc0/0/4, L_0000026eb738efc0/0/8, L_0000026eb738efc0/0/12;
L_0000026eb738efc0/1/4 .functor OR 1, L_0000026eb738efc0/0/16, L_0000026eb738efc0/0/20, L_0000026eb738efc0/0/24, L_0000026eb738efc0/0/28;
L_0000026eb738efc0 .functor NOR 1, L_0000026eb738efc0/1/0, L_0000026eb738efc0/1/4, C4<0>, C4<0>;
v0000026eb72e5790_0 .net *"_ivl_0", 0 0, L_0000026eb738f3b0;  1 drivers
v0000026eb72e4930_0 .net *"_ivl_101", 0 0, L_0000026eb7398fd0;  1 drivers
v0000026eb72e5830_0 .net *"_ivl_102", 0 0, L_0000026eb738fab0;  1 drivers
v0000026eb72e5b50_0 .net *"_ivl_105", 0 0, L_0000026eb7398d50;  1 drivers
v0000026eb72e49d0_0 .net *"_ivl_107", 0 0, L_0000026eb7398c10;  1 drivers
v0000026eb72e55b0_0 .net *"_ivl_108", 0 0, L_0000026eb738e3f0;  1 drivers
v0000026eb72e4e30_0 .net *"_ivl_11", 0 0, L_0000026eb731ff20;  1 drivers
v0000026eb72e5010_0 .net *"_ivl_111", 0 0, L_0000026eb7397590;  1 drivers
v0000026eb72e5bf0_0 .net *"_ivl_113", 0 0, L_0000026eb7398030;  1 drivers
v0000026eb72e5290_0 .net *"_ivl_114", 0 0, L_0000026eb738e850;  1 drivers
v0000026eb72e4a70_0 .net *"_ivl_117", 0 0, L_0000026eb7397810;  1 drivers
v0000026eb72e4ed0_0 .net *"_ivl_119", 0 0, L_0000026eb7398530;  1 drivers
v0000026eb72e50b0_0 .net *"_ivl_12", 0 0, L_0000026eb738e770;  1 drivers
v0000026eb72e4b10_0 .net *"_ivl_120", 0 0, L_0000026eb738e8c0;  1 drivers
v0000026eb72e53d0_0 .net *"_ivl_123", 0 0, L_0000026eb73987b0;  1 drivers
v0000026eb72e4bb0_0 .net *"_ivl_125", 0 0, L_0000026eb7398850;  1 drivers
v0000026eb72e4c50_0 .net *"_ivl_126", 0 0, L_0000026eb738f960;  1 drivers
v0000026eb72e4cf0_0 .net *"_ivl_129", 0 0, L_0000026eb7399a70;  1 drivers
v0000026eb72e4d90_0 .net *"_ivl_131", 0 0, L_0000026eb73983f0;  1 drivers
v0000026eb72e4f70_0 .net *"_ivl_132", 0 0, L_0000026eb738fc70;  1 drivers
v0000026eb72e5150_0 .net *"_ivl_135", 0 0, L_0000026eb7398170;  1 drivers
v0000026eb72e51f0_0 .net *"_ivl_137", 0 0, L_0000026eb7397db0;  1 drivers
v0000026eb72e3fd0_0 .net *"_ivl_138", 0 0, L_0000026eb738eee0;  1 drivers
v0000026eb72e3d50_0 .net *"_ivl_141", 0 0, L_0000026eb7398cb0;  1 drivers
v0000026eb72e3cb0_0 .net *"_ivl_143", 0 0, L_0000026eb7398f30;  1 drivers
v0000026eb72e38f0_0 .net *"_ivl_144", 0 0, L_0000026eb738e4d0;  1 drivers
v0000026eb72e4110_0 .net *"_ivl_147", 0 0, L_0000026eb7397450;  1 drivers
v0000026eb72e3ad0_0 .net *"_ivl_149", 0 0, L_0000026eb7398df0;  1 drivers
v0000026eb72e2f90_0 .net *"_ivl_15", 0 0, L_0000026eb7321c80;  1 drivers
v0000026eb72e1ff0_0 .net *"_ivl_150", 0 0, L_0000026eb738ef50;  1 drivers
v0000026eb72e44d0_0 .net *"_ivl_153", 0 0, L_0000026eb7397e50;  1 drivers
v0000026eb72e2d10_0 .net *"_ivl_155", 0 0, L_0000026eb73980d0;  1 drivers
v0000026eb72e33f0_0 .net *"_ivl_156", 0 0, L_0000026eb738f2d0;  1 drivers
v0000026eb72e4430_0 .net *"_ivl_159", 0 0, L_0000026eb7397630;  1 drivers
v0000026eb72e2810_0 .net *"_ivl_161", 0 0, L_0000026eb73988f0;  1 drivers
v0000026eb72e30d0_0 .net *"_ivl_162", 0 0, L_0000026eb738fb20;  1 drivers
v0000026eb72e3990_0 .net *"_ivl_165", 0 0, L_0000026eb7398990;  1 drivers
v0000026eb72e4610_0 .net *"_ivl_167", 0 0, L_0000026eb7397ef0;  1 drivers
v0000026eb72e2590_0 .net *"_ivl_168", 0 0, L_0000026eb738ecb0;  1 drivers
v0000026eb72e3df0_0 .net *"_ivl_17", 0 0, L_0000026eb7321e60;  1 drivers
v0000026eb72e21d0_0 .net *"_ivl_171", 0 0, L_0000026eb7399070;  1 drivers
v0000026eb72e3a30_0 .net *"_ivl_173", 0 0, L_0000026eb73978b0;  1 drivers
v0000026eb72e2e50_0 .net *"_ivl_174", 0 0, L_0000026eb738ea10;  1 drivers
v0000026eb72e2270_0 .net *"_ivl_177", 0 0, L_0000026eb7398a30;  1 drivers
v0000026eb72e3b70_0 .net *"_ivl_179", 0 0, L_0000026eb7399110;  1 drivers
v0000026eb72e4250_0 .net *"_ivl_18", 0 0, L_0000026eb738ed90;  1 drivers
v0000026eb72e4390_0 .net *"_ivl_180", 0 0, L_0000026eb738eb60;  1 drivers
v0000026eb72e2310_0 .net *"_ivl_183", 0 0, L_0000026eb73997f0;  1 drivers
v0000026eb72e41b0_0 .net *"_ivl_185", 0 0, L_0000026eb73991b0;  1 drivers
v0000026eb72e2db0_0 .net *"_ivl_186", 0 0, L_0000026eb738fb90;  1 drivers
v0000026eb72e2ef0_0 .net *"_ivl_190", 0 0, L_0000026eb7397950;  1 drivers
v0000026eb72e3c10_0 .net *"_ivl_192", 0 0, L_0000026eb7399250;  1 drivers
v0000026eb72e2b30_0 .net *"_ivl_194", 0 0, L_0000026eb7399890;  1 drivers
v0000026eb72e26d0_0 .net *"_ivl_196", 0 0, L_0000026eb7397a90;  1 drivers
v0000026eb72e2950_0 .net *"_ivl_198", 0 0, L_0000026eb7398ad0;  1 drivers
v0000026eb72e29f0_0 .net *"_ivl_200", 0 0, L_0000026eb7397b30;  1 drivers
v0000026eb72e2450_0 .net *"_ivl_202", 0 0, L_0000026eb7399390;  1 drivers
v0000026eb72e3170_0 .net *"_ivl_204", 0 0, L_0000026eb7399610;  1 drivers
v0000026eb72e23b0_0 .net *"_ivl_206", 0 0, L_0000026eb7399750;  1 drivers
v0000026eb72e4570_0 .net *"_ivl_208", 0 0, L_0000026eb73999d0;  1 drivers
v0000026eb72e2bd0_0 .net *"_ivl_21", 0 0, L_0000026eb7322220;  1 drivers
v0000026eb72e3350_0 .net *"_ivl_210", 0 0, L_0000026eb7398210;  1 drivers
v0000026eb72e46b0_0 .net *"_ivl_212", 0 0, L_0000026eb7399b10;  1 drivers
v0000026eb72e3030_0 .net *"_ivl_214", 0 0, L_0000026eb73973b0;  1 drivers
v0000026eb72e28b0_0 .net *"_ivl_216", 0 0, L_0000026eb7399cf0;  1 drivers
v0000026eb72e3f30_0 .net *"_ivl_218", 0 0, L_0000026eb739a010;  1 drivers
v0000026eb72e42f0_0 .net *"_ivl_220", 0 0, L_0000026eb7399d90;  1 drivers
v0000026eb72e2130_0 .net *"_ivl_222", 0 0, L_0000026eb7399bb0;  1 drivers
v0000026eb72e4070_0 .net *"_ivl_224", 0 0, L_0000026eb7399c50;  1 drivers
v0000026eb72e3e90_0 .net *"_ivl_226", 0 0, L_0000026eb7399e30;  1 drivers
v0000026eb72e2a90_0 .net *"_ivl_228", 0 0, L_0000026eb7399ed0;  1 drivers
v0000026eb72e1f50_0 .net *"_ivl_23", 0 0, L_0000026eb731ffc0;  1 drivers
v0000026eb72e3710_0 .net *"_ivl_230", 0 0, L_0000026eb7399f70;  1 drivers
v0000026eb72e2090_0 .net *"_ivl_232", 0 0, L_0000026eb739a0b0;  1 drivers
v0000026eb72e24f0_0 .net *"_ivl_234", 0 0, L_0000026eb739a150;  1 drivers
v0000026eb72e2c70_0 .net *"_ivl_236", 0 0, L_0000026eb739a1f0;  1 drivers
v0000026eb72e3210_0 .net *"_ivl_238", 0 0, L_0000026eb739a290;  1 drivers
v0000026eb72e2630_0 .net *"_ivl_24", 0 0, L_0000026eb738e7e0;  1 drivers
v0000026eb72e2770_0 .net *"_ivl_240", 0 0, L_0000026eb7393cb0;  1 drivers
v0000026eb72e32b0_0 .net *"_ivl_242", 0 0, L_0000026eb73937b0;  1 drivers
v0000026eb72e3490_0 .net *"_ivl_244", 0 0, L_0000026eb7392bd0;  1 drivers
v0000026eb72e3530_0 .net *"_ivl_246", 0 0, L_0000026eb73926d0;  1 drivers
v0000026eb72e35d0_0 .net *"_ivl_248", 0 0, L_0000026eb7393710;  1 drivers
v0000026eb72e3670_0 .net *"_ivl_250", 0 0, L_0000026eb73924f0;  1 drivers
v0000026eb72e37b0_0 .net *"_ivl_252", 0 0, L_0000026eb7394110;  1 drivers
v0000026eb72e3850_0 .net *"_ivl_254", 0 0, L_0000026eb73942f0;  1 drivers
v0000026eb72046d0_0 .net *"_ivl_256", 0 0, L_0000026eb7393850;  1 drivers
v0000026eb72e8760_0 .net *"_ivl_27", 0 0, L_0000026eb7321f00;  1 drivers
v0000026eb72e9de0_0 .net *"_ivl_29", 0 0, L_0000026eb7322400;  1 drivers
v0000026eb72e95c0_0 .net *"_ivl_3", 0 0, L_0000026eb73213c0;  1 drivers
v0000026eb72e8b20_0 .net *"_ivl_30", 0 0, L_0000026eb738e930;  1 drivers
v0000026eb72e9980_0 .net *"_ivl_33", 0 0, L_0000026eb731fde0;  1 drivers
v0000026eb72e8f80_0 .net *"_ivl_35", 0 0, L_0000026eb731fe80;  1 drivers
v0000026eb72e9660_0 .net *"_ivl_36", 0 0, L_0000026eb738e380;  1 drivers
v0000026eb72e98e0_0 .net *"_ivl_39", 0 0, L_0000026eb7398b70;  1 drivers
v0000026eb72e8da0_0 .net *"_ivl_41", 0 0, L_0000026eb7398e90;  1 drivers
v0000026eb72e9a20_0 .net *"_ivl_42", 0 0, L_0000026eb738ee70;  1 drivers
v0000026eb72e8a80_0 .net *"_ivl_45", 0 0, L_0000026eb73985d0;  1 drivers
v0000026eb72e88a0_0 .net *"_ivl_47", 0 0, L_0000026eb7398490;  1 drivers
v0000026eb72e9340_0 .net *"_ivl_48", 0 0, L_0000026eb738f030;  1 drivers
v0000026eb72e9ca0_0 .net *"_ivl_5", 0 0, L_0000026eb7321960;  1 drivers
v0000026eb72e8e40_0 .net *"_ivl_51", 0 0, L_0000026eb73982b0;  1 drivers
v0000026eb72e9c00_0 .net *"_ivl_53", 0 0, L_0000026eb7399430;  1 drivers
v0000026eb72e9160_0 .net *"_ivl_54", 0 0, L_0000026eb738f420;  1 drivers
v0000026eb72e97a0_0 .net *"_ivl_57", 0 0, L_0000026eb73979f0;  1 drivers
v0000026eb72e9020_0 .net *"_ivl_59", 0 0, L_0000026eb73994d0;  1 drivers
v0000026eb72e8ee0_0 .net *"_ivl_6", 0 0, L_0000026eb738e9a0;  1 drivers
v0000026eb72e9ac0_0 .net *"_ivl_60", 0 0, L_0000026eb738f340;  1 drivers
v0000026eb72e9b60_0 .net *"_ivl_63", 0 0, L_0000026eb7398710;  1 drivers
v0000026eb72e89e0_0 .net *"_ivl_65", 0 0, L_0000026eb7398350;  1 drivers
v0000026eb72e9840_0 .net *"_ivl_66", 0 0, L_0000026eb738f8f0;  1 drivers
v0000026eb72e9700_0 .net *"_ivl_69", 0 0, L_0000026eb7399570;  1 drivers
v0000026eb72e9200_0 .net *"_ivl_71", 0 0, L_0000026eb7398670;  1 drivers
v0000026eb72e8bc0_0 .net *"_ivl_72", 0 0, L_0000026eb738fea0;  1 drivers
v0000026eb72e8800_0 .net *"_ivl_75", 0 0, L_0000026eb7397770;  1 drivers
v0000026eb72e9d40_0 .net *"_ivl_77", 0 0, L_0000026eb7397c70;  1 drivers
v0000026eb72e8940_0 .net *"_ivl_78", 0 0, L_0000026eb738f810;  1 drivers
v0000026eb72e8c60_0 .net *"_ivl_81", 0 0, L_0000026eb73974f0;  1 drivers
v0000026eb72e8d00_0 .net *"_ivl_83", 0 0, L_0000026eb73996b0;  1 drivers
v0000026eb72e90c0_0 .net *"_ivl_84", 0 0, L_0000026eb738f7a0;  1 drivers
v0000026eb72e92a0_0 .net *"_ivl_87", 0 0, L_0000026eb7397f90;  1 drivers
v0000026eb72e93e0_0 .net *"_ivl_89", 0 0, L_0000026eb7397d10;  1 drivers
v0000026eb72e9480_0 .net *"_ivl_9", 0 0, L_0000026eb7321a00;  1 drivers
v0000026eb72e9520_0 .net *"_ivl_90", 0 0, L_0000026eb738ff10;  1 drivers
v0000026eb72e6be0_0 .net *"_ivl_93", 0 0, L_0000026eb7397bd0;  1 drivers
v0000026eb72e8080_0 .net *"_ivl_95", 0 0, L_0000026eb73976d0;  1 drivers
v0000026eb72e7f40_0 .net *"_ivl_96", 0 0, L_0000026eb738f1f0;  1 drivers
v0000026eb72e8120_0 .net *"_ivl_99", 0 0, L_0000026eb73992f0;  1 drivers
v0000026eb72e7ae0_0 .net "a", 31 0, v0000026eb72f2af0_0;  alias, 1 drivers
v0000026eb72e6320_0 .net "b", 31 0, v0000026eb72f3090_0;  alias, 1 drivers
v0000026eb72e7680_0 .net "out", 0 0, L_0000026eb738efc0;  alias, 1 drivers
v0000026eb72e63c0_0 .net "temp", 31 0, L_0000026eb7399930;  1 drivers
L_0000026eb73213c0 .part v0000026eb72f2af0_0, 0, 1;
L_0000026eb7321960 .part v0000026eb72f3090_0, 0, 1;
L_0000026eb7321a00 .part v0000026eb72f2af0_0, 1, 1;
L_0000026eb731ff20 .part v0000026eb72f3090_0, 1, 1;
L_0000026eb7321c80 .part v0000026eb72f2af0_0, 2, 1;
L_0000026eb7321e60 .part v0000026eb72f3090_0, 2, 1;
L_0000026eb7322220 .part v0000026eb72f2af0_0, 3, 1;
L_0000026eb731ffc0 .part v0000026eb72f3090_0, 3, 1;
L_0000026eb7321f00 .part v0000026eb72f2af0_0, 4, 1;
L_0000026eb7322400 .part v0000026eb72f3090_0, 4, 1;
L_0000026eb731fde0 .part v0000026eb72f2af0_0, 5, 1;
L_0000026eb731fe80 .part v0000026eb72f3090_0, 5, 1;
L_0000026eb7398b70 .part v0000026eb72f2af0_0, 6, 1;
L_0000026eb7398e90 .part v0000026eb72f3090_0, 6, 1;
L_0000026eb73985d0 .part v0000026eb72f2af0_0, 7, 1;
L_0000026eb7398490 .part v0000026eb72f3090_0, 7, 1;
L_0000026eb73982b0 .part v0000026eb72f2af0_0, 8, 1;
L_0000026eb7399430 .part v0000026eb72f3090_0, 8, 1;
L_0000026eb73979f0 .part v0000026eb72f2af0_0, 9, 1;
L_0000026eb73994d0 .part v0000026eb72f3090_0, 9, 1;
L_0000026eb7398710 .part v0000026eb72f2af0_0, 10, 1;
L_0000026eb7398350 .part v0000026eb72f3090_0, 10, 1;
L_0000026eb7399570 .part v0000026eb72f2af0_0, 11, 1;
L_0000026eb7398670 .part v0000026eb72f3090_0, 11, 1;
L_0000026eb7397770 .part v0000026eb72f2af0_0, 12, 1;
L_0000026eb7397c70 .part v0000026eb72f3090_0, 12, 1;
L_0000026eb73974f0 .part v0000026eb72f2af0_0, 13, 1;
L_0000026eb73996b0 .part v0000026eb72f3090_0, 13, 1;
L_0000026eb7397f90 .part v0000026eb72f2af0_0, 14, 1;
L_0000026eb7397d10 .part v0000026eb72f3090_0, 14, 1;
L_0000026eb7397bd0 .part v0000026eb72f2af0_0, 15, 1;
L_0000026eb73976d0 .part v0000026eb72f3090_0, 15, 1;
L_0000026eb73992f0 .part v0000026eb72f2af0_0, 16, 1;
L_0000026eb7398fd0 .part v0000026eb72f3090_0, 16, 1;
L_0000026eb7398d50 .part v0000026eb72f2af0_0, 17, 1;
L_0000026eb7398c10 .part v0000026eb72f3090_0, 17, 1;
L_0000026eb7397590 .part v0000026eb72f2af0_0, 18, 1;
L_0000026eb7398030 .part v0000026eb72f3090_0, 18, 1;
L_0000026eb7397810 .part v0000026eb72f2af0_0, 19, 1;
L_0000026eb7398530 .part v0000026eb72f3090_0, 19, 1;
L_0000026eb73987b0 .part v0000026eb72f2af0_0, 20, 1;
L_0000026eb7398850 .part v0000026eb72f3090_0, 20, 1;
L_0000026eb7399a70 .part v0000026eb72f2af0_0, 21, 1;
L_0000026eb73983f0 .part v0000026eb72f3090_0, 21, 1;
L_0000026eb7398170 .part v0000026eb72f2af0_0, 22, 1;
L_0000026eb7397db0 .part v0000026eb72f3090_0, 22, 1;
L_0000026eb7398cb0 .part v0000026eb72f2af0_0, 23, 1;
L_0000026eb7398f30 .part v0000026eb72f3090_0, 23, 1;
L_0000026eb7397450 .part v0000026eb72f2af0_0, 24, 1;
L_0000026eb7398df0 .part v0000026eb72f3090_0, 24, 1;
L_0000026eb7397e50 .part v0000026eb72f2af0_0, 25, 1;
L_0000026eb73980d0 .part v0000026eb72f3090_0, 25, 1;
L_0000026eb7397630 .part v0000026eb72f2af0_0, 26, 1;
L_0000026eb73988f0 .part v0000026eb72f3090_0, 26, 1;
L_0000026eb7398990 .part v0000026eb72f2af0_0, 27, 1;
L_0000026eb7397ef0 .part v0000026eb72f3090_0, 27, 1;
L_0000026eb7399070 .part v0000026eb72f2af0_0, 28, 1;
L_0000026eb73978b0 .part v0000026eb72f3090_0, 28, 1;
L_0000026eb7398a30 .part v0000026eb72f2af0_0, 29, 1;
L_0000026eb7399110 .part v0000026eb72f3090_0, 29, 1;
L_0000026eb73997f0 .part v0000026eb72f2af0_0, 30, 1;
L_0000026eb73991b0 .part v0000026eb72f3090_0, 30, 1;
LS_0000026eb7399930_0_0 .concat8 [ 1 1 1 1], L_0000026eb738f3b0, L_0000026eb738e9a0, L_0000026eb738e770, L_0000026eb738ed90;
LS_0000026eb7399930_0_4 .concat8 [ 1 1 1 1], L_0000026eb738e7e0, L_0000026eb738e930, L_0000026eb738e380, L_0000026eb738ee70;
LS_0000026eb7399930_0_8 .concat8 [ 1 1 1 1], L_0000026eb738f030, L_0000026eb738f420, L_0000026eb738f340, L_0000026eb738f8f0;
LS_0000026eb7399930_0_12 .concat8 [ 1 1 1 1], L_0000026eb738fea0, L_0000026eb738f810, L_0000026eb738f7a0, L_0000026eb738ff10;
LS_0000026eb7399930_0_16 .concat8 [ 1 1 1 1], L_0000026eb738f1f0, L_0000026eb738fab0, L_0000026eb738e3f0, L_0000026eb738e850;
LS_0000026eb7399930_0_20 .concat8 [ 1 1 1 1], L_0000026eb738e8c0, L_0000026eb738f960, L_0000026eb738fc70, L_0000026eb738eee0;
LS_0000026eb7399930_0_24 .concat8 [ 1 1 1 1], L_0000026eb738e4d0, L_0000026eb738ef50, L_0000026eb738f2d0, L_0000026eb738fb20;
LS_0000026eb7399930_0_28 .concat8 [ 1 1 1 1], L_0000026eb738ecb0, L_0000026eb738ea10, L_0000026eb738eb60, L_0000026eb738fb90;
LS_0000026eb7399930_1_0 .concat8 [ 4 4 4 4], LS_0000026eb7399930_0_0, LS_0000026eb7399930_0_4, LS_0000026eb7399930_0_8, LS_0000026eb7399930_0_12;
LS_0000026eb7399930_1_4 .concat8 [ 4 4 4 4], LS_0000026eb7399930_0_16, LS_0000026eb7399930_0_20, LS_0000026eb7399930_0_24, LS_0000026eb7399930_0_28;
L_0000026eb7399930 .concat8 [ 16 16 0 0], LS_0000026eb7399930_1_0, LS_0000026eb7399930_1_4;
L_0000026eb7397950 .part v0000026eb72f2af0_0, 31, 1;
L_0000026eb7399250 .part v0000026eb72f3090_0, 31, 1;
L_0000026eb7399890 .part L_0000026eb7399930, 0, 1;
L_0000026eb7397a90 .part L_0000026eb7399930, 1, 1;
L_0000026eb7398ad0 .part L_0000026eb7399930, 2, 1;
L_0000026eb7397b30 .part L_0000026eb7399930, 3, 1;
L_0000026eb7399390 .part L_0000026eb7399930, 4, 1;
L_0000026eb7399610 .part L_0000026eb7399930, 5, 1;
L_0000026eb7399750 .part L_0000026eb7399930, 6, 1;
L_0000026eb73999d0 .part L_0000026eb7399930, 7, 1;
L_0000026eb7398210 .part L_0000026eb7399930, 8, 1;
L_0000026eb7399b10 .part L_0000026eb7399930, 9, 1;
L_0000026eb73973b0 .part L_0000026eb7399930, 10, 1;
L_0000026eb7399cf0 .part L_0000026eb7399930, 11, 1;
L_0000026eb739a010 .part L_0000026eb7399930, 12, 1;
L_0000026eb7399d90 .part L_0000026eb7399930, 13, 1;
L_0000026eb7399bb0 .part L_0000026eb7399930, 14, 1;
L_0000026eb7399c50 .part L_0000026eb7399930, 15, 1;
L_0000026eb7399e30 .part L_0000026eb7399930, 16, 1;
L_0000026eb7399ed0 .part L_0000026eb7399930, 17, 1;
L_0000026eb7399f70 .part L_0000026eb7399930, 18, 1;
L_0000026eb739a0b0 .part L_0000026eb7399930, 19, 1;
L_0000026eb739a150 .part L_0000026eb7399930, 20, 1;
L_0000026eb739a1f0 .part L_0000026eb7399930, 21, 1;
L_0000026eb739a290 .part L_0000026eb7399930, 22, 1;
L_0000026eb7393cb0 .part L_0000026eb7399930, 23, 1;
L_0000026eb73937b0 .part L_0000026eb7399930, 24, 1;
L_0000026eb7392bd0 .part L_0000026eb7399930, 25, 1;
L_0000026eb73926d0 .part L_0000026eb7399930, 26, 1;
L_0000026eb7393710 .part L_0000026eb7399930, 27, 1;
L_0000026eb73924f0 .part L_0000026eb7399930, 28, 1;
L_0000026eb7394110 .part L_0000026eb7399930, 29, 1;
L_0000026eb73942f0 .part L_0000026eb7399930, 30, 1;
L_0000026eb7393850 .part L_0000026eb7399930, 31, 1;
S_0000026eb70a9c30 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000026eb70369c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000026eb7269660 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000026eb738e700 .functor NOT 1, L_0000026eb731fd40, C4<0>, C4<0>, C4<0>;
v0000026eb72e75e0_0 .net "A", 31 0, v0000026eb72f2af0_0;  alias, 1 drivers
v0000026eb72e83a0_0 .net "ALUOP", 3 0, v0000026eb72e7ea0_0;  alias, 1 drivers
v0000026eb72e7fe0_0 .net "B", 31 0, v0000026eb72f3090_0;  alias, 1 drivers
v0000026eb72e6500_0 .var "CF", 0 0;
v0000026eb72e7cc0_0 .net "ZF", 0 0, L_0000026eb738e700;  alias, 1 drivers
v0000026eb72e7a40_0 .net *"_ivl_1", 0 0, L_0000026eb731fd40;  1 drivers
v0000026eb72e7c20_0 .var "res", 31 0;
E_0000026eb7268860 .event anyedge, v0000026eb72e83a0_0, v0000026eb72e7ae0_0, v0000026eb72e6320_0, v0000026eb72e6500_0;
L_0000026eb731fd40 .reduce/or v0000026eb72e7c20_0;
S_0000026eb70f0140 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000026eb70369c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000026eb72ea720 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026eb72ea758 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026eb72ea790 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026eb72ea7c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026eb72ea800 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026eb72ea838 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026eb72ea870 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026eb72ea8a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026eb72ea8e0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026eb72ea918 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026eb72ea950 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026eb72ea988 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026eb72ea9c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026eb72ea9f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026eb72eaa30 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026eb72eaa68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026eb72eaaa0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026eb72eaad8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026eb72eab10 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026eb72eab48 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026eb72eab80 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026eb72eabb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026eb72eabf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026eb72eac28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026eb72eac60 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026eb72e7ea0_0 .var "ALU_OP", 3 0;
v0000026eb72e6d20_0 .net "opcode", 11 0, v0000026eb72f3310_0;  alias, 1 drivers
E_0000026eb7269760 .event anyedge, v0000026eb71f0ac0_0;
S_0000026eb70f02d0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000026eb70b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000026eb72f57f0_0 .net "EX1_forward_to_B", 31 0, v0000026eb72f5750_0;  alias, 1 drivers
v0000026eb72f4850_0 .net "EX_PFC", 31 0, v0000026eb72f4990_0;  alias, 1 drivers
v0000026eb72f5570_0 .net "EX_PFC_to_IF", 31 0, L_0000026eb7320e20;  alias, 1 drivers
v0000026eb72f4710_0 .net "alu_selA", 1 0, L_0000026eb7323a80;  alias, 1 drivers
v0000026eb72f5250_0 .net "alu_selB", 1 0, L_0000026eb73251a0;  alias, 1 drivers
v0000026eb72f54d0_0 .net "ex_haz", 31 0, v0000026eb72e5dd0_0;  alias, 1 drivers
v0000026eb72f4f30_0 .net "id_haz", 31 0, L_0000026eb7321280;  alias, 1 drivers
v0000026eb72f5430_0 .net "is_jr", 0 0, v0000026eb72f5110_0;  alias, 1 drivers
v0000026eb72f56b0_0 .net "mem_haz", 31 0, L_0000026eb73aaac0;  alias, 1 drivers
v0000026eb72f4e90_0 .net "oper1", 31 0, L_0000026eb73270a0;  alias, 1 drivers
v0000026eb72f52f0_0 .net "oper2", 31 0, L_0000026eb738f880;  alias, 1 drivers
v0000026eb72f4d50_0 .net "pc", 31 0, v0000026eb72f4530_0;  alias, 1 drivers
v0000026eb72f4fd0_0 .net "rs1", 31 0, v0000026eb72f5b10_0;  alias, 1 drivers
v0000026eb72f48f0_0 .net "rs2_in", 31 0, v0000026eb72f5bb0_0;  alias, 1 drivers
v0000026eb72f4a30_0 .net "rs2_out", 31 0, L_0000026eb738fa40;  alias, 1 drivers
v0000026eb72f5610_0 .net "store_rs2_forward", 1 0, L_0000026eb7324f20;  alias, 1 drivers
L_0000026eb7320e20 .functor MUXZ 32, v0000026eb72f4990_0, L_0000026eb73270a0, v0000026eb72f5110_0, C4<>;
S_0000026eb70ed8a0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000026eb70f02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000026eb7268da0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000026eb7326d90 .functor NOT 1, L_0000026eb7320a60, C4<0>, C4<0>, C4<0>;
L_0000026eb7326a80 .functor NOT 1, L_0000026eb73206a0, C4<0>, C4<0>, C4<0>;
L_0000026eb7326af0 .functor NOT 1, L_0000026eb7320560, C4<0>, C4<0>, C4<0>;
L_0000026eb7326b60 .functor NOT 1, L_0000026eb7321be0, C4<0>, C4<0>, C4<0>;
L_0000026eb73254a0 .functor AND 32, L_0000026eb7325970, v0000026eb72f5b10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026eb73255f0 .functor AND 32, L_0000026eb7326e00, L_0000026eb73aaac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026eb7325660 .functor OR 32, L_0000026eb73254a0, L_0000026eb73255f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026eb73259e0 .functor AND 32, L_0000026eb7326ee0, v0000026eb72e5dd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026eb73271f0 .functor OR 32, L_0000026eb7325660, L_0000026eb73259e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026eb73273b0 .functor AND 32, L_0000026eb7325580, L_0000026eb7321280, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026eb73270a0 .functor OR 32, L_0000026eb73271f0, L_0000026eb73273b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026eb72e77c0_0 .net *"_ivl_1", 0 0, L_0000026eb7320a60;  1 drivers
v0000026eb72e5f60_0 .net *"_ivl_13", 0 0, L_0000026eb7320560;  1 drivers
v0000026eb72e60a0_0 .net *"_ivl_14", 0 0, L_0000026eb7326af0;  1 drivers
v0000026eb72e61e0_0 .net *"_ivl_19", 0 0, L_0000026eb73218c0;  1 drivers
v0000026eb72e6280_0 .net *"_ivl_2", 0 0, L_0000026eb7326d90;  1 drivers
v0000026eb72ebdb0_0 .net *"_ivl_23", 0 0, L_0000026eb7320100;  1 drivers
v0000026eb72ed930_0 .net *"_ivl_27", 0 0, L_0000026eb7321be0;  1 drivers
v0000026eb72ed4d0_0 .net *"_ivl_28", 0 0, L_0000026eb7326b60;  1 drivers
v0000026eb72edbb0_0 .net *"_ivl_33", 0 0, L_0000026eb7320060;  1 drivers
v0000026eb72eda70_0 .net *"_ivl_37", 0 0, L_0000026eb7320600;  1 drivers
v0000026eb72ebf90_0 .net *"_ivl_40", 31 0, L_0000026eb73254a0;  1 drivers
v0000026eb72ee290_0 .net *"_ivl_42", 31 0, L_0000026eb73255f0;  1 drivers
v0000026eb72ed070_0 .net *"_ivl_44", 31 0, L_0000026eb7325660;  1 drivers
v0000026eb72ec170_0 .net *"_ivl_46", 31 0, L_0000026eb73259e0;  1 drivers
v0000026eb72ee010_0 .net *"_ivl_48", 31 0, L_0000026eb73271f0;  1 drivers
v0000026eb72ecfd0_0 .net *"_ivl_50", 31 0, L_0000026eb73273b0;  1 drivers
v0000026eb72ee330_0 .net *"_ivl_7", 0 0, L_0000026eb73206a0;  1 drivers
v0000026eb72edc50_0 .net *"_ivl_8", 0 0, L_0000026eb7326a80;  1 drivers
v0000026eb72ec5d0_0 .net "ina", 31 0, v0000026eb72f5b10_0;  alias, 1 drivers
v0000026eb72ee0b0_0 .net "inb", 31 0, L_0000026eb73aaac0;  alias, 1 drivers
v0000026eb72edd90_0 .net "inc", 31 0, v0000026eb72e5dd0_0;  alias, 1 drivers
v0000026eb72ec530_0 .net "ind", 31 0, L_0000026eb7321280;  alias, 1 drivers
v0000026eb72ecad0_0 .net "out", 31 0, L_0000026eb73270a0;  alias, 1 drivers
v0000026eb72ec0d0_0 .net "s0", 31 0, L_0000026eb7325970;  1 drivers
v0000026eb72ed570_0 .net "s1", 31 0, L_0000026eb7326e00;  1 drivers
v0000026eb72ebef0_0 .net "s2", 31 0, L_0000026eb7326ee0;  1 drivers
v0000026eb72ed610_0 .net "s3", 31 0, L_0000026eb7325580;  1 drivers
v0000026eb72ec670_0 .net "sel", 1 0, L_0000026eb7323a80;  alias, 1 drivers
L_0000026eb7320a60 .part L_0000026eb7323a80, 1, 1;
LS_0000026eb73222c0_0_0 .concat [ 1 1 1 1], L_0000026eb7326d90, L_0000026eb7326d90, L_0000026eb7326d90, L_0000026eb7326d90;
LS_0000026eb73222c0_0_4 .concat [ 1 1 1 1], L_0000026eb7326d90, L_0000026eb7326d90, L_0000026eb7326d90, L_0000026eb7326d90;
LS_0000026eb73222c0_0_8 .concat [ 1 1 1 1], L_0000026eb7326d90, L_0000026eb7326d90, L_0000026eb7326d90, L_0000026eb7326d90;
LS_0000026eb73222c0_0_12 .concat [ 1 1 1 1], L_0000026eb7326d90, L_0000026eb7326d90, L_0000026eb7326d90, L_0000026eb7326d90;
LS_0000026eb73222c0_0_16 .concat [ 1 1 1 1], L_0000026eb7326d90, L_0000026eb7326d90, L_0000026eb7326d90, L_0000026eb7326d90;
LS_0000026eb73222c0_0_20 .concat [ 1 1 1 1], L_0000026eb7326d90, L_0000026eb7326d90, L_0000026eb7326d90, L_0000026eb7326d90;
LS_0000026eb73222c0_0_24 .concat [ 1 1 1 1], L_0000026eb7326d90, L_0000026eb7326d90, L_0000026eb7326d90, L_0000026eb7326d90;
LS_0000026eb73222c0_0_28 .concat [ 1 1 1 1], L_0000026eb7326d90, L_0000026eb7326d90, L_0000026eb7326d90, L_0000026eb7326d90;
LS_0000026eb73222c0_1_0 .concat [ 4 4 4 4], LS_0000026eb73222c0_0_0, LS_0000026eb73222c0_0_4, LS_0000026eb73222c0_0_8, LS_0000026eb73222c0_0_12;
LS_0000026eb73222c0_1_4 .concat [ 4 4 4 4], LS_0000026eb73222c0_0_16, LS_0000026eb73222c0_0_20, LS_0000026eb73222c0_0_24, LS_0000026eb73222c0_0_28;
L_0000026eb73222c0 .concat [ 16 16 0 0], LS_0000026eb73222c0_1_0, LS_0000026eb73222c0_1_4;
L_0000026eb73206a0 .part L_0000026eb7323a80, 0, 1;
LS_0000026eb7320880_0_0 .concat [ 1 1 1 1], L_0000026eb7326a80, L_0000026eb7326a80, L_0000026eb7326a80, L_0000026eb7326a80;
LS_0000026eb7320880_0_4 .concat [ 1 1 1 1], L_0000026eb7326a80, L_0000026eb7326a80, L_0000026eb7326a80, L_0000026eb7326a80;
LS_0000026eb7320880_0_8 .concat [ 1 1 1 1], L_0000026eb7326a80, L_0000026eb7326a80, L_0000026eb7326a80, L_0000026eb7326a80;
LS_0000026eb7320880_0_12 .concat [ 1 1 1 1], L_0000026eb7326a80, L_0000026eb7326a80, L_0000026eb7326a80, L_0000026eb7326a80;
LS_0000026eb7320880_0_16 .concat [ 1 1 1 1], L_0000026eb7326a80, L_0000026eb7326a80, L_0000026eb7326a80, L_0000026eb7326a80;
LS_0000026eb7320880_0_20 .concat [ 1 1 1 1], L_0000026eb7326a80, L_0000026eb7326a80, L_0000026eb7326a80, L_0000026eb7326a80;
LS_0000026eb7320880_0_24 .concat [ 1 1 1 1], L_0000026eb7326a80, L_0000026eb7326a80, L_0000026eb7326a80, L_0000026eb7326a80;
LS_0000026eb7320880_0_28 .concat [ 1 1 1 1], L_0000026eb7326a80, L_0000026eb7326a80, L_0000026eb7326a80, L_0000026eb7326a80;
LS_0000026eb7320880_1_0 .concat [ 4 4 4 4], LS_0000026eb7320880_0_0, LS_0000026eb7320880_0_4, LS_0000026eb7320880_0_8, LS_0000026eb7320880_0_12;
LS_0000026eb7320880_1_4 .concat [ 4 4 4 4], LS_0000026eb7320880_0_16, LS_0000026eb7320880_0_20, LS_0000026eb7320880_0_24, LS_0000026eb7320880_0_28;
L_0000026eb7320880 .concat [ 16 16 0 0], LS_0000026eb7320880_1_0, LS_0000026eb7320880_1_4;
L_0000026eb7320560 .part L_0000026eb7323a80, 1, 1;
LS_0000026eb7321500_0_0 .concat [ 1 1 1 1], L_0000026eb7326af0, L_0000026eb7326af0, L_0000026eb7326af0, L_0000026eb7326af0;
LS_0000026eb7321500_0_4 .concat [ 1 1 1 1], L_0000026eb7326af0, L_0000026eb7326af0, L_0000026eb7326af0, L_0000026eb7326af0;
LS_0000026eb7321500_0_8 .concat [ 1 1 1 1], L_0000026eb7326af0, L_0000026eb7326af0, L_0000026eb7326af0, L_0000026eb7326af0;
LS_0000026eb7321500_0_12 .concat [ 1 1 1 1], L_0000026eb7326af0, L_0000026eb7326af0, L_0000026eb7326af0, L_0000026eb7326af0;
LS_0000026eb7321500_0_16 .concat [ 1 1 1 1], L_0000026eb7326af0, L_0000026eb7326af0, L_0000026eb7326af0, L_0000026eb7326af0;
LS_0000026eb7321500_0_20 .concat [ 1 1 1 1], L_0000026eb7326af0, L_0000026eb7326af0, L_0000026eb7326af0, L_0000026eb7326af0;
LS_0000026eb7321500_0_24 .concat [ 1 1 1 1], L_0000026eb7326af0, L_0000026eb7326af0, L_0000026eb7326af0, L_0000026eb7326af0;
LS_0000026eb7321500_0_28 .concat [ 1 1 1 1], L_0000026eb7326af0, L_0000026eb7326af0, L_0000026eb7326af0, L_0000026eb7326af0;
LS_0000026eb7321500_1_0 .concat [ 4 4 4 4], LS_0000026eb7321500_0_0, LS_0000026eb7321500_0_4, LS_0000026eb7321500_0_8, LS_0000026eb7321500_0_12;
LS_0000026eb7321500_1_4 .concat [ 4 4 4 4], LS_0000026eb7321500_0_16, LS_0000026eb7321500_0_20, LS_0000026eb7321500_0_24, LS_0000026eb7321500_0_28;
L_0000026eb7321500 .concat [ 16 16 0 0], LS_0000026eb7321500_1_0, LS_0000026eb7321500_1_4;
L_0000026eb73218c0 .part L_0000026eb7323a80, 0, 1;
LS_0000026eb73201a0_0_0 .concat [ 1 1 1 1], L_0000026eb73218c0, L_0000026eb73218c0, L_0000026eb73218c0, L_0000026eb73218c0;
LS_0000026eb73201a0_0_4 .concat [ 1 1 1 1], L_0000026eb73218c0, L_0000026eb73218c0, L_0000026eb73218c0, L_0000026eb73218c0;
LS_0000026eb73201a0_0_8 .concat [ 1 1 1 1], L_0000026eb73218c0, L_0000026eb73218c0, L_0000026eb73218c0, L_0000026eb73218c0;
LS_0000026eb73201a0_0_12 .concat [ 1 1 1 1], L_0000026eb73218c0, L_0000026eb73218c0, L_0000026eb73218c0, L_0000026eb73218c0;
LS_0000026eb73201a0_0_16 .concat [ 1 1 1 1], L_0000026eb73218c0, L_0000026eb73218c0, L_0000026eb73218c0, L_0000026eb73218c0;
LS_0000026eb73201a0_0_20 .concat [ 1 1 1 1], L_0000026eb73218c0, L_0000026eb73218c0, L_0000026eb73218c0, L_0000026eb73218c0;
LS_0000026eb73201a0_0_24 .concat [ 1 1 1 1], L_0000026eb73218c0, L_0000026eb73218c0, L_0000026eb73218c0, L_0000026eb73218c0;
LS_0000026eb73201a0_0_28 .concat [ 1 1 1 1], L_0000026eb73218c0, L_0000026eb73218c0, L_0000026eb73218c0, L_0000026eb73218c0;
LS_0000026eb73201a0_1_0 .concat [ 4 4 4 4], LS_0000026eb73201a0_0_0, LS_0000026eb73201a0_0_4, LS_0000026eb73201a0_0_8, LS_0000026eb73201a0_0_12;
LS_0000026eb73201a0_1_4 .concat [ 4 4 4 4], LS_0000026eb73201a0_0_16, LS_0000026eb73201a0_0_20, LS_0000026eb73201a0_0_24, LS_0000026eb73201a0_0_28;
L_0000026eb73201a0 .concat [ 16 16 0 0], LS_0000026eb73201a0_1_0, LS_0000026eb73201a0_1_4;
L_0000026eb7320100 .part L_0000026eb7323a80, 1, 1;
LS_0000026eb7321fa0_0_0 .concat [ 1 1 1 1], L_0000026eb7320100, L_0000026eb7320100, L_0000026eb7320100, L_0000026eb7320100;
LS_0000026eb7321fa0_0_4 .concat [ 1 1 1 1], L_0000026eb7320100, L_0000026eb7320100, L_0000026eb7320100, L_0000026eb7320100;
LS_0000026eb7321fa0_0_8 .concat [ 1 1 1 1], L_0000026eb7320100, L_0000026eb7320100, L_0000026eb7320100, L_0000026eb7320100;
LS_0000026eb7321fa0_0_12 .concat [ 1 1 1 1], L_0000026eb7320100, L_0000026eb7320100, L_0000026eb7320100, L_0000026eb7320100;
LS_0000026eb7321fa0_0_16 .concat [ 1 1 1 1], L_0000026eb7320100, L_0000026eb7320100, L_0000026eb7320100, L_0000026eb7320100;
LS_0000026eb7321fa0_0_20 .concat [ 1 1 1 1], L_0000026eb7320100, L_0000026eb7320100, L_0000026eb7320100, L_0000026eb7320100;
LS_0000026eb7321fa0_0_24 .concat [ 1 1 1 1], L_0000026eb7320100, L_0000026eb7320100, L_0000026eb7320100, L_0000026eb7320100;
LS_0000026eb7321fa0_0_28 .concat [ 1 1 1 1], L_0000026eb7320100, L_0000026eb7320100, L_0000026eb7320100, L_0000026eb7320100;
LS_0000026eb7321fa0_1_0 .concat [ 4 4 4 4], LS_0000026eb7321fa0_0_0, LS_0000026eb7321fa0_0_4, LS_0000026eb7321fa0_0_8, LS_0000026eb7321fa0_0_12;
LS_0000026eb7321fa0_1_4 .concat [ 4 4 4 4], LS_0000026eb7321fa0_0_16, LS_0000026eb7321fa0_0_20, LS_0000026eb7321fa0_0_24, LS_0000026eb7321fa0_0_28;
L_0000026eb7321fa0 .concat [ 16 16 0 0], LS_0000026eb7321fa0_1_0, LS_0000026eb7321fa0_1_4;
L_0000026eb7321be0 .part L_0000026eb7323a80, 0, 1;
LS_0000026eb7321140_0_0 .concat [ 1 1 1 1], L_0000026eb7326b60, L_0000026eb7326b60, L_0000026eb7326b60, L_0000026eb7326b60;
LS_0000026eb7321140_0_4 .concat [ 1 1 1 1], L_0000026eb7326b60, L_0000026eb7326b60, L_0000026eb7326b60, L_0000026eb7326b60;
LS_0000026eb7321140_0_8 .concat [ 1 1 1 1], L_0000026eb7326b60, L_0000026eb7326b60, L_0000026eb7326b60, L_0000026eb7326b60;
LS_0000026eb7321140_0_12 .concat [ 1 1 1 1], L_0000026eb7326b60, L_0000026eb7326b60, L_0000026eb7326b60, L_0000026eb7326b60;
LS_0000026eb7321140_0_16 .concat [ 1 1 1 1], L_0000026eb7326b60, L_0000026eb7326b60, L_0000026eb7326b60, L_0000026eb7326b60;
LS_0000026eb7321140_0_20 .concat [ 1 1 1 1], L_0000026eb7326b60, L_0000026eb7326b60, L_0000026eb7326b60, L_0000026eb7326b60;
LS_0000026eb7321140_0_24 .concat [ 1 1 1 1], L_0000026eb7326b60, L_0000026eb7326b60, L_0000026eb7326b60, L_0000026eb7326b60;
LS_0000026eb7321140_0_28 .concat [ 1 1 1 1], L_0000026eb7326b60, L_0000026eb7326b60, L_0000026eb7326b60, L_0000026eb7326b60;
LS_0000026eb7321140_1_0 .concat [ 4 4 4 4], LS_0000026eb7321140_0_0, LS_0000026eb7321140_0_4, LS_0000026eb7321140_0_8, LS_0000026eb7321140_0_12;
LS_0000026eb7321140_1_4 .concat [ 4 4 4 4], LS_0000026eb7321140_0_16, LS_0000026eb7321140_0_20, LS_0000026eb7321140_0_24, LS_0000026eb7321140_0_28;
L_0000026eb7321140 .concat [ 16 16 0 0], LS_0000026eb7321140_1_0, LS_0000026eb7321140_1_4;
L_0000026eb7320060 .part L_0000026eb7323a80, 1, 1;
LS_0000026eb7321460_0_0 .concat [ 1 1 1 1], L_0000026eb7320060, L_0000026eb7320060, L_0000026eb7320060, L_0000026eb7320060;
LS_0000026eb7321460_0_4 .concat [ 1 1 1 1], L_0000026eb7320060, L_0000026eb7320060, L_0000026eb7320060, L_0000026eb7320060;
LS_0000026eb7321460_0_8 .concat [ 1 1 1 1], L_0000026eb7320060, L_0000026eb7320060, L_0000026eb7320060, L_0000026eb7320060;
LS_0000026eb7321460_0_12 .concat [ 1 1 1 1], L_0000026eb7320060, L_0000026eb7320060, L_0000026eb7320060, L_0000026eb7320060;
LS_0000026eb7321460_0_16 .concat [ 1 1 1 1], L_0000026eb7320060, L_0000026eb7320060, L_0000026eb7320060, L_0000026eb7320060;
LS_0000026eb7321460_0_20 .concat [ 1 1 1 1], L_0000026eb7320060, L_0000026eb7320060, L_0000026eb7320060, L_0000026eb7320060;
LS_0000026eb7321460_0_24 .concat [ 1 1 1 1], L_0000026eb7320060, L_0000026eb7320060, L_0000026eb7320060, L_0000026eb7320060;
LS_0000026eb7321460_0_28 .concat [ 1 1 1 1], L_0000026eb7320060, L_0000026eb7320060, L_0000026eb7320060, L_0000026eb7320060;
LS_0000026eb7321460_1_0 .concat [ 4 4 4 4], LS_0000026eb7321460_0_0, LS_0000026eb7321460_0_4, LS_0000026eb7321460_0_8, LS_0000026eb7321460_0_12;
LS_0000026eb7321460_1_4 .concat [ 4 4 4 4], LS_0000026eb7321460_0_16, LS_0000026eb7321460_0_20, LS_0000026eb7321460_0_24, LS_0000026eb7321460_0_28;
L_0000026eb7321460 .concat [ 16 16 0 0], LS_0000026eb7321460_1_0, LS_0000026eb7321460_1_4;
L_0000026eb7320600 .part L_0000026eb7323a80, 0, 1;
LS_0000026eb73216e0_0_0 .concat [ 1 1 1 1], L_0000026eb7320600, L_0000026eb7320600, L_0000026eb7320600, L_0000026eb7320600;
LS_0000026eb73216e0_0_4 .concat [ 1 1 1 1], L_0000026eb7320600, L_0000026eb7320600, L_0000026eb7320600, L_0000026eb7320600;
LS_0000026eb73216e0_0_8 .concat [ 1 1 1 1], L_0000026eb7320600, L_0000026eb7320600, L_0000026eb7320600, L_0000026eb7320600;
LS_0000026eb73216e0_0_12 .concat [ 1 1 1 1], L_0000026eb7320600, L_0000026eb7320600, L_0000026eb7320600, L_0000026eb7320600;
LS_0000026eb73216e0_0_16 .concat [ 1 1 1 1], L_0000026eb7320600, L_0000026eb7320600, L_0000026eb7320600, L_0000026eb7320600;
LS_0000026eb73216e0_0_20 .concat [ 1 1 1 1], L_0000026eb7320600, L_0000026eb7320600, L_0000026eb7320600, L_0000026eb7320600;
LS_0000026eb73216e0_0_24 .concat [ 1 1 1 1], L_0000026eb7320600, L_0000026eb7320600, L_0000026eb7320600, L_0000026eb7320600;
LS_0000026eb73216e0_0_28 .concat [ 1 1 1 1], L_0000026eb7320600, L_0000026eb7320600, L_0000026eb7320600, L_0000026eb7320600;
LS_0000026eb73216e0_1_0 .concat [ 4 4 4 4], LS_0000026eb73216e0_0_0, LS_0000026eb73216e0_0_4, LS_0000026eb73216e0_0_8, LS_0000026eb73216e0_0_12;
LS_0000026eb73216e0_1_4 .concat [ 4 4 4 4], LS_0000026eb73216e0_0_16, LS_0000026eb73216e0_0_20, LS_0000026eb73216e0_0_24, LS_0000026eb73216e0_0_28;
L_0000026eb73216e0 .concat [ 16 16 0 0], LS_0000026eb73216e0_1_0, LS_0000026eb73216e0_1_4;
S_0000026eb70eda30 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000026eb70ed8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026eb7325970 .functor AND 32, L_0000026eb73222c0, L_0000026eb7320880, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026eb72e7040_0 .net "in1", 31 0, L_0000026eb73222c0;  1 drivers
v0000026eb72e70e0_0 .net "in2", 31 0, L_0000026eb7320880;  1 drivers
v0000026eb72e7860_0 .net "out", 31 0, L_0000026eb7325970;  alias, 1 drivers
S_0000026eb70a8200 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000026eb70ed8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026eb7326e00 .functor AND 32, L_0000026eb7321500, L_0000026eb73201a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026eb72e7220_0 .net "in1", 31 0, L_0000026eb7321500;  1 drivers
v0000026eb72e72c0_0 .net "in2", 31 0, L_0000026eb73201a0;  1 drivers
v0000026eb72e7360_0 .net "out", 31 0, L_0000026eb7326e00;  alias, 1 drivers
S_0000026eb70a8390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000026eb70ed8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026eb7326ee0 .functor AND 32, L_0000026eb7321fa0, L_0000026eb7321140, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026eb72e8580_0 .net "in1", 31 0, L_0000026eb7321fa0;  1 drivers
v0000026eb72e8620_0 .net "in2", 31 0, L_0000026eb7321140;  1 drivers
v0000026eb72e7400_0 .net "out", 31 0, L_0000026eb7326ee0;  alias, 1 drivers
S_0000026eb72eb1a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000026eb70ed8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026eb7325580 .functor AND 32, L_0000026eb7321460, L_0000026eb73216e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026eb72e74a0_0 .net "in1", 31 0, L_0000026eb7321460;  1 drivers
v0000026eb72e7540_0 .net "in2", 31 0, L_0000026eb73216e0;  1 drivers
v0000026eb72e86c0_0 .net "out", 31 0, L_0000026eb7325580;  alias, 1 drivers
S_0000026eb72eb330 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000026eb70f02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000026eb7268de0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000026eb7327180 .functor NOT 1, L_0000026eb7320240, C4<0>, C4<0>, C4<0>;
L_0000026eb7327260 .functor NOT 1, L_0000026eb7321780, C4<0>, C4<0>, C4<0>;
L_0000026eb7327340 .functor NOT 1, L_0000026eb7320d80, C4<0>, C4<0>, C4<0>;
L_0000026eb738ec40 .functor NOT 1, L_0000026eb7320ec0, C4<0>, C4<0>, C4<0>;
L_0000026eb738f490 .functor AND 32, L_0000026eb7327110, v0000026eb72f5750_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026eb738f260 .functor AND 32, L_0000026eb73272d0, L_0000026eb73aaac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026eb738e540 .functor OR 32, L_0000026eb738f490, L_0000026eb738f260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026eb738e620 .functor AND 32, L_0000026eb7260b30, v0000026eb72e5dd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026eb738e690 .functor OR 32, L_0000026eb738e540, L_0000026eb738e620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026eb738ed20 .functor AND 32, L_0000026eb738ebd0, L_0000026eb7321280, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026eb738f880 .functor OR 32, L_0000026eb738e690, L_0000026eb738ed20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026eb72edb10_0 .net *"_ivl_1", 0 0, L_0000026eb7320240;  1 drivers
v0000026eb72ec710_0 .net *"_ivl_13", 0 0, L_0000026eb7320d80;  1 drivers
v0000026eb72ec990_0 .net *"_ivl_14", 0 0, L_0000026eb7327340;  1 drivers
v0000026eb72ec7b0_0 .net *"_ivl_19", 0 0, L_0000026eb7321320;  1 drivers
v0000026eb72edcf0_0 .net *"_ivl_2", 0 0, L_0000026eb7327180;  1 drivers
v0000026eb72ed7f0_0 .net *"_ivl_23", 0 0, L_0000026eb7321d20;  1 drivers
v0000026eb72edf70_0 .net *"_ivl_27", 0 0, L_0000026eb7320ec0;  1 drivers
v0000026eb72eded0_0 .net *"_ivl_28", 0 0, L_0000026eb738ec40;  1 drivers
v0000026eb72ed750_0 .net *"_ivl_33", 0 0, L_0000026eb731fca0;  1 drivers
v0000026eb72ee1f0_0 .net *"_ivl_37", 0 0, L_0000026eb73215a0;  1 drivers
v0000026eb72ecc10_0 .net *"_ivl_40", 31 0, L_0000026eb738f490;  1 drivers
v0000026eb72ec350_0 .net *"_ivl_42", 31 0, L_0000026eb738f260;  1 drivers
v0000026eb72ed2f0_0 .net *"_ivl_44", 31 0, L_0000026eb738e540;  1 drivers
v0000026eb72ec850_0 .net *"_ivl_46", 31 0, L_0000026eb738e620;  1 drivers
v0000026eb72ee3d0_0 .net *"_ivl_48", 31 0, L_0000026eb738e690;  1 drivers
v0000026eb72ec490_0 .net *"_ivl_50", 31 0, L_0000026eb738ed20;  1 drivers
v0000026eb72ec8f0_0 .net *"_ivl_7", 0 0, L_0000026eb7321780;  1 drivers
v0000026eb72ee470_0 .net *"_ivl_8", 0 0, L_0000026eb7327260;  1 drivers
v0000026eb72ed890_0 .net "ina", 31 0, v0000026eb72f5750_0;  alias, 1 drivers
v0000026eb72ece90_0 .net "inb", 31 0, L_0000026eb73aaac0;  alias, 1 drivers
v0000026eb72eca30_0 .net "inc", 31 0, v0000026eb72e5dd0_0;  alias, 1 drivers
v0000026eb72ecb70_0 .net "ind", 31 0, L_0000026eb7321280;  alias, 1 drivers
v0000026eb72ecf30_0 .net "out", 31 0, L_0000026eb738f880;  alias, 1 drivers
v0000026eb72eccb0_0 .net "s0", 31 0, L_0000026eb7327110;  1 drivers
v0000026eb72ed110_0 .net "s1", 31 0, L_0000026eb73272d0;  1 drivers
v0000026eb72ed1b0_0 .net "s2", 31 0, L_0000026eb7260b30;  1 drivers
v0000026eb72ed250_0 .net "s3", 31 0, L_0000026eb738ebd0;  1 drivers
v0000026eb72ed390_0 .net "sel", 1 0, L_0000026eb73251a0;  alias, 1 drivers
L_0000026eb7320240 .part L_0000026eb73251a0, 1, 1;
LS_0000026eb73202e0_0_0 .concat [ 1 1 1 1], L_0000026eb7327180, L_0000026eb7327180, L_0000026eb7327180, L_0000026eb7327180;
LS_0000026eb73202e0_0_4 .concat [ 1 1 1 1], L_0000026eb7327180, L_0000026eb7327180, L_0000026eb7327180, L_0000026eb7327180;
LS_0000026eb73202e0_0_8 .concat [ 1 1 1 1], L_0000026eb7327180, L_0000026eb7327180, L_0000026eb7327180, L_0000026eb7327180;
LS_0000026eb73202e0_0_12 .concat [ 1 1 1 1], L_0000026eb7327180, L_0000026eb7327180, L_0000026eb7327180, L_0000026eb7327180;
LS_0000026eb73202e0_0_16 .concat [ 1 1 1 1], L_0000026eb7327180, L_0000026eb7327180, L_0000026eb7327180, L_0000026eb7327180;
LS_0000026eb73202e0_0_20 .concat [ 1 1 1 1], L_0000026eb7327180, L_0000026eb7327180, L_0000026eb7327180, L_0000026eb7327180;
LS_0000026eb73202e0_0_24 .concat [ 1 1 1 1], L_0000026eb7327180, L_0000026eb7327180, L_0000026eb7327180, L_0000026eb7327180;
LS_0000026eb73202e0_0_28 .concat [ 1 1 1 1], L_0000026eb7327180, L_0000026eb7327180, L_0000026eb7327180, L_0000026eb7327180;
LS_0000026eb73202e0_1_0 .concat [ 4 4 4 4], LS_0000026eb73202e0_0_0, LS_0000026eb73202e0_0_4, LS_0000026eb73202e0_0_8, LS_0000026eb73202e0_0_12;
LS_0000026eb73202e0_1_4 .concat [ 4 4 4 4], LS_0000026eb73202e0_0_16, LS_0000026eb73202e0_0_20, LS_0000026eb73202e0_0_24, LS_0000026eb73202e0_0_28;
L_0000026eb73202e0 .concat [ 16 16 0 0], LS_0000026eb73202e0_1_0, LS_0000026eb73202e0_1_4;
L_0000026eb7321780 .part L_0000026eb73251a0, 0, 1;
LS_0000026eb73207e0_0_0 .concat [ 1 1 1 1], L_0000026eb7327260, L_0000026eb7327260, L_0000026eb7327260, L_0000026eb7327260;
LS_0000026eb73207e0_0_4 .concat [ 1 1 1 1], L_0000026eb7327260, L_0000026eb7327260, L_0000026eb7327260, L_0000026eb7327260;
LS_0000026eb73207e0_0_8 .concat [ 1 1 1 1], L_0000026eb7327260, L_0000026eb7327260, L_0000026eb7327260, L_0000026eb7327260;
LS_0000026eb73207e0_0_12 .concat [ 1 1 1 1], L_0000026eb7327260, L_0000026eb7327260, L_0000026eb7327260, L_0000026eb7327260;
LS_0000026eb73207e0_0_16 .concat [ 1 1 1 1], L_0000026eb7327260, L_0000026eb7327260, L_0000026eb7327260, L_0000026eb7327260;
LS_0000026eb73207e0_0_20 .concat [ 1 1 1 1], L_0000026eb7327260, L_0000026eb7327260, L_0000026eb7327260, L_0000026eb7327260;
LS_0000026eb73207e0_0_24 .concat [ 1 1 1 1], L_0000026eb7327260, L_0000026eb7327260, L_0000026eb7327260, L_0000026eb7327260;
LS_0000026eb73207e0_0_28 .concat [ 1 1 1 1], L_0000026eb7327260, L_0000026eb7327260, L_0000026eb7327260, L_0000026eb7327260;
LS_0000026eb73207e0_1_0 .concat [ 4 4 4 4], LS_0000026eb73207e0_0_0, LS_0000026eb73207e0_0_4, LS_0000026eb73207e0_0_8, LS_0000026eb73207e0_0_12;
LS_0000026eb73207e0_1_4 .concat [ 4 4 4 4], LS_0000026eb73207e0_0_16, LS_0000026eb73207e0_0_20, LS_0000026eb73207e0_0_24, LS_0000026eb73207e0_0_28;
L_0000026eb73207e0 .concat [ 16 16 0 0], LS_0000026eb73207e0_1_0, LS_0000026eb73207e0_1_4;
L_0000026eb7320d80 .part L_0000026eb73251a0, 1, 1;
LS_0000026eb7320ce0_0_0 .concat [ 1 1 1 1], L_0000026eb7327340, L_0000026eb7327340, L_0000026eb7327340, L_0000026eb7327340;
LS_0000026eb7320ce0_0_4 .concat [ 1 1 1 1], L_0000026eb7327340, L_0000026eb7327340, L_0000026eb7327340, L_0000026eb7327340;
LS_0000026eb7320ce0_0_8 .concat [ 1 1 1 1], L_0000026eb7327340, L_0000026eb7327340, L_0000026eb7327340, L_0000026eb7327340;
LS_0000026eb7320ce0_0_12 .concat [ 1 1 1 1], L_0000026eb7327340, L_0000026eb7327340, L_0000026eb7327340, L_0000026eb7327340;
LS_0000026eb7320ce0_0_16 .concat [ 1 1 1 1], L_0000026eb7327340, L_0000026eb7327340, L_0000026eb7327340, L_0000026eb7327340;
LS_0000026eb7320ce0_0_20 .concat [ 1 1 1 1], L_0000026eb7327340, L_0000026eb7327340, L_0000026eb7327340, L_0000026eb7327340;
LS_0000026eb7320ce0_0_24 .concat [ 1 1 1 1], L_0000026eb7327340, L_0000026eb7327340, L_0000026eb7327340, L_0000026eb7327340;
LS_0000026eb7320ce0_0_28 .concat [ 1 1 1 1], L_0000026eb7327340, L_0000026eb7327340, L_0000026eb7327340, L_0000026eb7327340;
LS_0000026eb7320ce0_1_0 .concat [ 4 4 4 4], LS_0000026eb7320ce0_0_0, LS_0000026eb7320ce0_0_4, LS_0000026eb7320ce0_0_8, LS_0000026eb7320ce0_0_12;
LS_0000026eb7320ce0_1_4 .concat [ 4 4 4 4], LS_0000026eb7320ce0_0_16, LS_0000026eb7320ce0_0_20, LS_0000026eb7320ce0_0_24, LS_0000026eb7320ce0_0_28;
L_0000026eb7320ce0 .concat [ 16 16 0 0], LS_0000026eb7320ce0_1_0, LS_0000026eb7320ce0_1_4;
L_0000026eb7321320 .part L_0000026eb73251a0, 0, 1;
LS_0000026eb7320380_0_0 .concat [ 1 1 1 1], L_0000026eb7321320, L_0000026eb7321320, L_0000026eb7321320, L_0000026eb7321320;
LS_0000026eb7320380_0_4 .concat [ 1 1 1 1], L_0000026eb7321320, L_0000026eb7321320, L_0000026eb7321320, L_0000026eb7321320;
LS_0000026eb7320380_0_8 .concat [ 1 1 1 1], L_0000026eb7321320, L_0000026eb7321320, L_0000026eb7321320, L_0000026eb7321320;
LS_0000026eb7320380_0_12 .concat [ 1 1 1 1], L_0000026eb7321320, L_0000026eb7321320, L_0000026eb7321320, L_0000026eb7321320;
LS_0000026eb7320380_0_16 .concat [ 1 1 1 1], L_0000026eb7321320, L_0000026eb7321320, L_0000026eb7321320, L_0000026eb7321320;
LS_0000026eb7320380_0_20 .concat [ 1 1 1 1], L_0000026eb7321320, L_0000026eb7321320, L_0000026eb7321320, L_0000026eb7321320;
LS_0000026eb7320380_0_24 .concat [ 1 1 1 1], L_0000026eb7321320, L_0000026eb7321320, L_0000026eb7321320, L_0000026eb7321320;
LS_0000026eb7320380_0_28 .concat [ 1 1 1 1], L_0000026eb7321320, L_0000026eb7321320, L_0000026eb7321320, L_0000026eb7321320;
LS_0000026eb7320380_1_0 .concat [ 4 4 4 4], LS_0000026eb7320380_0_0, LS_0000026eb7320380_0_4, LS_0000026eb7320380_0_8, LS_0000026eb7320380_0_12;
LS_0000026eb7320380_1_4 .concat [ 4 4 4 4], LS_0000026eb7320380_0_16, LS_0000026eb7320380_0_20, LS_0000026eb7320380_0_24, LS_0000026eb7320380_0_28;
L_0000026eb7320380 .concat [ 16 16 0 0], LS_0000026eb7320380_1_0, LS_0000026eb7320380_1_4;
L_0000026eb7321d20 .part L_0000026eb73251a0, 1, 1;
LS_0000026eb7321aa0_0_0 .concat [ 1 1 1 1], L_0000026eb7321d20, L_0000026eb7321d20, L_0000026eb7321d20, L_0000026eb7321d20;
LS_0000026eb7321aa0_0_4 .concat [ 1 1 1 1], L_0000026eb7321d20, L_0000026eb7321d20, L_0000026eb7321d20, L_0000026eb7321d20;
LS_0000026eb7321aa0_0_8 .concat [ 1 1 1 1], L_0000026eb7321d20, L_0000026eb7321d20, L_0000026eb7321d20, L_0000026eb7321d20;
LS_0000026eb7321aa0_0_12 .concat [ 1 1 1 1], L_0000026eb7321d20, L_0000026eb7321d20, L_0000026eb7321d20, L_0000026eb7321d20;
LS_0000026eb7321aa0_0_16 .concat [ 1 1 1 1], L_0000026eb7321d20, L_0000026eb7321d20, L_0000026eb7321d20, L_0000026eb7321d20;
LS_0000026eb7321aa0_0_20 .concat [ 1 1 1 1], L_0000026eb7321d20, L_0000026eb7321d20, L_0000026eb7321d20, L_0000026eb7321d20;
LS_0000026eb7321aa0_0_24 .concat [ 1 1 1 1], L_0000026eb7321d20, L_0000026eb7321d20, L_0000026eb7321d20, L_0000026eb7321d20;
LS_0000026eb7321aa0_0_28 .concat [ 1 1 1 1], L_0000026eb7321d20, L_0000026eb7321d20, L_0000026eb7321d20, L_0000026eb7321d20;
LS_0000026eb7321aa0_1_0 .concat [ 4 4 4 4], LS_0000026eb7321aa0_0_0, LS_0000026eb7321aa0_0_4, LS_0000026eb7321aa0_0_8, LS_0000026eb7321aa0_0_12;
LS_0000026eb7321aa0_1_4 .concat [ 4 4 4 4], LS_0000026eb7321aa0_0_16, LS_0000026eb7321aa0_0_20, LS_0000026eb7321aa0_0_24, LS_0000026eb7321aa0_0_28;
L_0000026eb7321aa0 .concat [ 16 16 0 0], LS_0000026eb7321aa0_1_0, LS_0000026eb7321aa0_1_4;
L_0000026eb7320ec0 .part L_0000026eb73251a0, 0, 1;
LS_0000026eb73204c0_0_0 .concat [ 1 1 1 1], L_0000026eb738ec40, L_0000026eb738ec40, L_0000026eb738ec40, L_0000026eb738ec40;
LS_0000026eb73204c0_0_4 .concat [ 1 1 1 1], L_0000026eb738ec40, L_0000026eb738ec40, L_0000026eb738ec40, L_0000026eb738ec40;
LS_0000026eb73204c0_0_8 .concat [ 1 1 1 1], L_0000026eb738ec40, L_0000026eb738ec40, L_0000026eb738ec40, L_0000026eb738ec40;
LS_0000026eb73204c0_0_12 .concat [ 1 1 1 1], L_0000026eb738ec40, L_0000026eb738ec40, L_0000026eb738ec40, L_0000026eb738ec40;
LS_0000026eb73204c0_0_16 .concat [ 1 1 1 1], L_0000026eb738ec40, L_0000026eb738ec40, L_0000026eb738ec40, L_0000026eb738ec40;
LS_0000026eb73204c0_0_20 .concat [ 1 1 1 1], L_0000026eb738ec40, L_0000026eb738ec40, L_0000026eb738ec40, L_0000026eb738ec40;
LS_0000026eb73204c0_0_24 .concat [ 1 1 1 1], L_0000026eb738ec40, L_0000026eb738ec40, L_0000026eb738ec40, L_0000026eb738ec40;
LS_0000026eb73204c0_0_28 .concat [ 1 1 1 1], L_0000026eb738ec40, L_0000026eb738ec40, L_0000026eb738ec40, L_0000026eb738ec40;
LS_0000026eb73204c0_1_0 .concat [ 4 4 4 4], LS_0000026eb73204c0_0_0, LS_0000026eb73204c0_0_4, LS_0000026eb73204c0_0_8, LS_0000026eb73204c0_0_12;
LS_0000026eb73204c0_1_4 .concat [ 4 4 4 4], LS_0000026eb73204c0_0_16, LS_0000026eb73204c0_0_20, LS_0000026eb73204c0_0_24, LS_0000026eb73204c0_0_28;
L_0000026eb73204c0 .concat [ 16 16 0 0], LS_0000026eb73204c0_1_0, LS_0000026eb73204c0_1_4;
L_0000026eb731fca0 .part L_0000026eb73251a0, 1, 1;
LS_0000026eb7320420_0_0 .concat [ 1 1 1 1], L_0000026eb731fca0, L_0000026eb731fca0, L_0000026eb731fca0, L_0000026eb731fca0;
LS_0000026eb7320420_0_4 .concat [ 1 1 1 1], L_0000026eb731fca0, L_0000026eb731fca0, L_0000026eb731fca0, L_0000026eb731fca0;
LS_0000026eb7320420_0_8 .concat [ 1 1 1 1], L_0000026eb731fca0, L_0000026eb731fca0, L_0000026eb731fca0, L_0000026eb731fca0;
LS_0000026eb7320420_0_12 .concat [ 1 1 1 1], L_0000026eb731fca0, L_0000026eb731fca0, L_0000026eb731fca0, L_0000026eb731fca0;
LS_0000026eb7320420_0_16 .concat [ 1 1 1 1], L_0000026eb731fca0, L_0000026eb731fca0, L_0000026eb731fca0, L_0000026eb731fca0;
LS_0000026eb7320420_0_20 .concat [ 1 1 1 1], L_0000026eb731fca0, L_0000026eb731fca0, L_0000026eb731fca0, L_0000026eb731fca0;
LS_0000026eb7320420_0_24 .concat [ 1 1 1 1], L_0000026eb731fca0, L_0000026eb731fca0, L_0000026eb731fca0, L_0000026eb731fca0;
LS_0000026eb7320420_0_28 .concat [ 1 1 1 1], L_0000026eb731fca0, L_0000026eb731fca0, L_0000026eb731fca0, L_0000026eb731fca0;
LS_0000026eb7320420_1_0 .concat [ 4 4 4 4], LS_0000026eb7320420_0_0, LS_0000026eb7320420_0_4, LS_0000026eb7320420_0_8, LS_0000026eb7320420_0_12;
LS_0000026eb7320420_1_4 .concat [ 4 4 4 4], LS_0000026eb7320420_0_16, LS_0000026eb7320420_0_20, LS_0000026eb7320420_0_24, LS_0000026eb7320420_0_28;
L_0000026eb7320420 .concat [ 16 16 0 0], LS_0000026eb7320420_1_0, LS_0000026eb7320420_1_4;
L_0000026eb73215a0 .part L_0000026eb73251a0, 0, 1;
LS_0000026eb7320920_0_0 .concat [ 1 1 1 1], L_0000026eb73215a0, L_0000026eb73215a0, L_0000026eb73215a0, L_0000026eb73215a0;
LS_0000026eb7320920_0_4 .concat [ 1 1 1 1], L_0000026eb73215a0, L_0000026eb73215a0, L_0000026eb73215a0, L_0000026eb73215a0;
LS_0000026eb7320920_0_8 .concat [ 1 1 1 1], L_0000026eb73215a0, L_0000026eb73215a0, L_0000026eb73215a0, L_0000026eb73215a0;
LS_0000026eb7320920_0_12 .concat [ 1 1 1 1], L_0000026eb73215a0, L_0000026eb73215a0, L_0000026eb73215a0, L_0000026eb73215a0;
LS_0000026eb7320920_0_16 .concat [ 1 1 1 1], L_0000026eb73215a0, L_0000026eb73215a0, L_0000026eb73215a0, L_0000026eb73215a0;
LS_0000026eb7320920_0_20 .concat [ 1 1 1 1], L_0000026eb73215a0, L_0000026eb73215a0, L_0000026eb73215a0, L_0000026eb73215a0;
LS_0000026eb7320920_0_24 .concat [ 1 1 1 1], L_0000026eb73215a0, L_0000026eb73215a0, L_0000026eb73215a0, L_0000026eb73215a0;
LS_0000026eb7320920_0_28 .concat [ 1 1 1 1], L_0000026eb73215a0, L_0000026eb73215a0, L_0000026eb73215a0, L_0000026eb73215a0;
LS_0000026eb7320920_1_0 .concat [ 4 4 4 4], LS_0000026eb7320920_0_0, LS_0000026eb7320920_0_4, LS_0000026eb7320920_0_8, LS_0000026eb7320920_0_12;
LS_0000026eb7320920_1_4 .concat [ 4 4 4 4], LS_0000026eb7320920_0_16, LS_0000026eb7320920_0_20, LS_0000026eb7320920_0_24, LS_0000026eb7320920_0_28;
L_0000026eb7320920 .concat [ 16 16 0 0], LS_0000026eb7320920_1_0, LS_0000026eb7320920_1_4;
S_0000026eb72eb010 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000026eb72eb330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026eb7327110 .functor AND 32, L_0000026eb73202e0, L_0000026eb73207e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026eb72ed6b0_0 .net "in1", 31 0, L_0000026eb73202e0;  1 drivers
v0000026eb72ee150_0 .net "in2", 31 0, L_0000026eb73207e0;  1 drivers
v0000026eb72ecdf0_0 .net "out", 31 0, L_0000026eb7327110;  alias, 1 drivers
S_0000026eb72eb4c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000026eb72eb330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026eb73272d0 .functor AND 32, L_0000026eb7320ce0, L_0000026eb7320380, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026eb72ede30_0 .net "in1", 31 0, L_0000026eb7320ce0;  1 drivers
v0000026eb72ec2b0_0 .net "in2", 31 0, L_0000026eb7320380;  1 drivers
v0000026eb72ed9d0_0 .net "out", 31 0, L_0000026eb73272d0;  alias, 1 drivers
S_0000026eb72eae80 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000026eb72eb330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026eb7260b30 .functor AND 32, L_0000026eb7321aa0, L_0000026eb73204c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026eb72ebd10_0 .net "in1", 31 0, L_0000026eb7321aa0;  1 drivers
v0000026eb72ec3f0_0 .net "in2", 31 0, L_0000026eb73204c0;  1 drivers
v0000026eb72ecd50_0 .net "out", 31 0, L_0000026eb7260b30;  alias, 1 drivers
S_0000026eb72eb650 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000026eb72eb330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026eb738ebd0 .functor AND 32, L_0000026eb7320420, L_0000026eb7320920, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026eb72ec030_0 .net "in1", 31 0, L_0000026eb7320420;  1 drivers
v0000026eb72ebe50_0 .net "in2", 31 0, L_0000026eb7320920;  1 drivers
v0000026eb72ec210_0 .net "out", 31 0, L_0000026eb738ebd0;  alias, 1 drivers
S_0000026eb72eb7e0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000026eb70f02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000026eb7269d60 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000026eb738ea80 .functor NOT 1, L_0000026eb7322360, C4<0>, C4<0>, C4<0>;
L_0000026eb738f9d0 .functor NOT 1, L_0000026eb73209c0, C4<0>, C4<0>, C4<0>;
L_0000026eb738f570 .functor NOT 1, L_0000026eb7321000, C4<0>, C4<0>, C4<0>;
L_0000026eb738ee00 .functor NOT 1, L_0000026eb7320b00, C4<0>, C4<0>, C4<0>;
L_0000026eb738f650 .functor AND 32, L_0000026eb738fc00, v0000026eb72f5bb0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026eb738f180 .functor AND 32, L_0000026eb738f500, L_0000026eb73aaac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026eb738f5e0 .functor OR 32, L_0000026eb738f650, L_0000026eb738f180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026eb738f6c0 .functor AND 32, L_0000026eb738f110, v0000026eb72e5dd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026eb738f730 .functor OR 32, L_0000026eb738f5e0, L_0000026eb738f6c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026eb738eaf0 .functor AND 32, L_0000026eb738fe30, L_0000026eb7321280, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026eb738fa40 .functor OR 32, L_0000026eb738f730, L_0000026eb738eaf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026eb72ef410_0 .net *"_ivl_1", 0 0, L_0000026eb7322360;  1 drivers
v0000026eb72ef870_0 .net *"_ivl_13", 0 0, L_0000026eb7321000;  1 drivers
v0000026eb72ef2d0_0 .net *"_ivl_14", 0 0, L_0000026eb738f570;  1 drivers
v0000026eb72ef910_0 .net *"_ivl_19", 0 0, L_0000026eb7322180;  1 drivers
v0000026eb72ef9b0_0 .net *"_ivl_2", 0 0, L_0000026eb738ea80;  1 drivers
v0000026eb72ee790_0 .net *"_ivl_23", 0 0, L_0000026eb7322040;  1 drivers
v0000026eb72efaf0_0 .net *"_ivl_27", 0 0, L_0000026eb7320b00;  1 drivers
v0000026eb72ef0f0_0 .net *"_ivl_28", 0 0, L_0000026eb738ee00;  1 drivers
v0000026eb72ee830_0 .net *"_ivl_33", 0 0, L_0000026eb7320ba0;  1 drivers
v0000026eb72efa50_0 .net *"_ivl_37", 0 0, L_0000026eb7321820;  1 drivers
v0000026eb72efb90_0 .net *"_ivl_40", 31 0, L_0000026eb738f650;  1 drivers
v0000026eb72ee5b0_0 .net *"_ivl_42", 31 0, L_0000026eb738f180;  1 drivers
v0000026eb72ee650_0 .net *"_ivl_44", 31 0, L_0000026eb738f5e0;  1 drivers
v0000026eb72eedd0_0 .net *"_ivl_46", 31 0, L_0000026eb738f6c0;  1 drivers
v0000026eb72ee8d0_0 .net *"_ivl_48", 31 0, L_0000026eb738f730;  1 drivers
v0000026eb72ee970_0 .net *"_ivl_50", 31 0, L_0000026eb738eaf0;  1 drivers
v0000026eb72eee70_0 .net *"_ivl_7", 0 0, L_0000026eb73209c0;  1 drivers
v0000026eb72eeab0_0 .net *"_ivl_8", 0 0, L_0000026eb738f9d0;  1 drivers
v0000026eb72ef190_0 .net "ina", 31 0, v0000026eb72f5bb0_0;  alias, 1 drivers
v0000026eb72eeb50_0 .net "inb", 31 0, L_0000026eb73aaac0;  alias, 1 drivers
v0000026eb72eefb0_0 .net "inc", 31 0, v0000026eb72e5dd0_0;  alias, 1 drivers
v0000026eb72ef230_0 .net "ind", 31 0, L_0000026eb7321280;  alias, 1 drivers
v0000026eb72ef370_0 .net "out", 31 0, L_0000026eb738fa40;  alias, 1 drivers
v0000026eb72eec90_0 .net "s0", 31 0, L_0000026eb738fc00;  1 drivers
v0000026eb72eed30_0 .net "s1", 31 0, L_0000026eb738f500;  1 drivers
v0000026eb72ef050_0 .net "s2", 31 0, L_0000026eb738f110;  1 drivers
v0000026eb72f4b70_0 .net "s3", 31 0, L_0000026eb738fe30;  1 drivers
v0000026eb72f4c10_0 .net "sel", 1 0, L_0000026eb7324f20;  alias, 1 drivers
L_0000026eb7322360 .part L_0000026eb7324f20, 1, 1;
LS_0000026eb73211e0_0_0 .concat [ 1 1 1 1], L_0000026eb738ea80, L_0000026eb738ea80, L_0000026eb738ea80, L_0000026eb738ea80;
LS_0000026eb73211e0_0_4 .concat [ 1 1 1 1], L_0000026eb738ea80, L_0000026eb738ea80, L_0000026eb738ea80, L_0000026eb738ea80;
LS_0000026eb73211e0_0_8 .concat [ 1 1 1 1], L_0000026eb738ea80, L_0000026eb738ea80, L_0000026eb738ea80, L_0000026eb738ea80;
LS_0000026eb73211e0_0_12 .concat [ 1 1 1 1], L_0000026eb738ea80, L_0000026eb738ea80, L_0000026eb738ea80, L_0000026eb738ea80;
LS_0000026eb73211e0_0_16 .concat [ 1 1 1 1], L_0000026eb738ea80, L_0000026eb738ea80, L_0000026eb738ea80, L_0000026eb738ea80;
LS_0000026eb73211e0_0_20 .concat [ 1 1 1 1], L_0000026eb738ea80, L_0000026eb738ea80, L_0000026eb738ea80, L_0000026eb738ea80;
LS_0000026eb73211e0_0_24 .concat [ 1 1 1 1], L_0000026eb738ea80, L_0000026eb738ea80, L_0000026eb738ea80, L_0000026eb738ea80;
LS_0000026eb73211e0_0_28 .concat [ 1 1 1 1], L_0000026eb738ea80, L_0000026eb738ea80, L_0000026eb738ea80, L_0000026eb738ea80;
LS_0000026eb73211e0_1_0 .concat [ 4 4 4 4], LS_0000026eb73211e0_0_0, LS_0000026eb73211e0_0_4, LS_0000026eb73211e0_0_8, LS_0000026eb73211e0_0_12;
LS_0000026eb73211e0_1_4 .concat [ 4 4 4 4], LS_0000026eb73211e0_0_16, LS_0000026eb73211e0_0_20, LS_0000026eb73211e0_0_24, LS_0000026eb73211e0_0_28;
L_0000026eb73211e0 .concat [ 16 16 0 0], LS_0000026eb73211e0_1_0, LS_0000026eb73211e0_1_4;
L_0000026eb73209c0 .part L_0000026eb7324f20, 0, 1;
LS_0000026eb7320f60_0_0 .concat [ 1 1 1 1], L_0000026eb738f9d0, L_0000026eb738f9d0, L_0000026eb738f9d0, L_0000026eb738f9d0;
LS_0000026eb7320f60_0_4 .concat [ 1 1 1 1], L_0000026eb738f9d0, L_0000026eb738f9d0, L_0000026eb738f9d0, L_0000026eb738f9d0;
LS_0000026eb7320f60_0_8 .concat [ 1 1 1 1], L_0000026eb738f9d0, L_0000026eb738f9d0, L_0000026eb738f9d0, L_0000026eb738f9d0;
LS_0000026eb7320f60_0_12 .concat [ 1 1 1 1], L_0000026eb738f9d0, L_0000026eb738f9d0, L_0000026eb738f9d0, L_0000026eb738f9d0;
LS_0000026eb7320f60_0_16 .concat [ 1 1 1 1], L_0000026eb738f9d0, L_0000026eb738f9d0, L_0000026eb738f9d0, L_0000026eb738f9d0;
LS_0000026eb7320f60_0_20 .concat [ 1 1 1 1], L_0000026eb738f9d0, L_0000026eb738f9d0, L_0000026eb738f9d0, L_0000026eb738f9d0;
LS_0000026eb7320f60_0_24 .concat [ 1 1 1 1], L_0000026eb738f9d0, L_0000026eb738f9d0, L_0000026eb738f9d0, L_0000026eb738f9d0;
LS_0000026eb7320f60_0_28 .concat [ 1 1 1 1], L_0000026eb738f9d0, L_0000026eb738f9d0, L_0000026eb738f9d0, L_0000026eb738f9d0;
LS_0000026eb7320f60_1_0 .concat [ 4 4 4 4], LS_0000026eb7320f60_0_0, LS_0000026eb7320f60_0_4, LS_0000026eb7320f60_0_8, LS_0000026eb7320f60_0_12;
LS_0000026eb7320f60_1_4 .concat [ 4 4 4 4], LS_0000026eb7320f60_0_16, LS_0000026eb7320f60_0_20, LS_0000026eb7320f60_0_24, LS_0000026eb7320f60_0_28;
L_0000026eb7320f60 .concat [ 16 16 0 0], LS_0000026eb7320f60_1_0, LS_0000026eb7320f60_1_4;
L_0000026eb7321000 .part L_0000026eb7324f20, 1, 1;
LS_0000026eb7320740_0_0 .concat [ 1 1 1 1], L_0000026eb738f570, L_0000026eb738f570, L_0000026eb738f570, L_0000026eb738f570;
LS_0000026eb7320740_0_4 .concat [ 1 1 1 1], L_0000026eb738f570, L_0000026eb738f570, L_0000026eb738f570, L_0000026eb738f570;
LS_0000026eb7320740_0_8 .concat [ 1 1 1 1], L_0000026eb738f570, L_0000026eb738f570, L_0000026eb738f570, L_0000026eb738f570;
LS_0000026eb7320740_0_12 .concat [ 1 1 1 1], L_0000026eb738f570, L_0000026eb738f570, L_0000026eb738f570, L_0000026eb738f570;
LS_0000026eb7320740_0_16 .concat [ 1 1 1 1], L_0000026eb738f570, L_0000026eb738f570, L_0000026eb738f570, L_0000026eb738f570;
LS_0000026eb7320740_0_20 .concat [ 1 1 1 1], L_0000026eb738f570, L_0000026eb738f570, L_0000026eb738f570, L_0000026eb738f570;
LS_0000026eb7320740_0_24 .concat [ 1 1 1 1], L_0000026eb738f570, L_0000026eb738f570, L_0000026eb738f570, L_0000026eb738f570;
LS_0000026eb7320740_0_28 .concat [ 1 1 1 1], L_0000026eb738f570, L_0000026eb738f570, L_0000026eb738f570, L_0000026eb738f570;
LS_0000026eb7320740_1_0 .concat [ 4 4 4 4], LS_0000026eb7320740_0_0, LS_0000026eb7320740_0_4, LS_0000026eb7320740_0_8, LS_0000026eb7320740_0_12;
LS_0000026eb7320740_1_4 .concat [ 4 4 4 4], LS_0000026eb7320740_0_16, LS_0000026eb7320740_0_20, LS_0000026eb7320740_0_24, LS_0000026eb7320740_0_28;
L_0000026eb7320740 .concat [ 16 16 0 0], LS_0000026eb7320740_1_0, LS_0000026eb7320740_1_4;
L_0000026eb7322180 .part L_0000026eb7324f20, 0, 1;
LS_0000026eb7321640_0_0 .concat [ 1 1 1 1], L_0000026eb7322180, L_0000026eb7322180, L_0000026eb7322180, L_0000026eb7322180;
LS_0000026eb7321640_0_4 .concat [ 1 1 1 1], L_0000026eb7322180, L_0000026eb7322180, L_0000026eb7322180, L_0000026eb7322180;
LS_0000026eb7321640_0_8 .concat [ 1 1 1 1], L_0000026eb7322180, L_0000026eb7322180, L_0000026eb7322180, L_0000026eb7322180;
LS_0000026eb7321640_0_12 .concat [ 1 1 1 1], L_0000026eb7322180, L_0000026eb7322180, L_0000026eb7322180, L_0000026eb7322180;
LS_0000026eb7321640_0_16 .concat [ 1 1 1 1], L_0000026eb7322180, L_0000026eb7322180, L_0000026eb7322180, L_0000026eb7322180;
LS_0000026eb7321640_0_20 .concat [ 1 1 1 1], L_0000026eb7322180, L_0000026eb7322180, L_0000026eb7322180, L_0000026eb7322180;
LS_0000026eb7321640_0_24 .concat [ 1 1 1 1], L_0000026eb7322180, L_0000026eb7322180, L_0000026eb7322180, L_0000026eb7322180;
LS_0000026eb7321640_0_28 .concat [ 1 1 1 1], L_0000026eb7322180, L_0000026eb7322180, L_0000026eb7322180, L_0000026eb7322180;
LS_0000026eb7321640_1_0 .concat [ 4 4 4 4], LS_0000026eb7321640_0_0, LS_0000026eb7321640_0_4, LS_0000026eb7321640_0_8, LS_0000026eb7321640_0_12;
LS_0000026eb7321640_1_4 .concat [ 4 4 4 4], LS_0000026eb7321640_0_16, LS_0000026eb7321640_0_20, LS_0000026eb7321640_0_24, LS_0000026eb7321640_0_28;
L_0000026eb7321640 .concat [ 16 16 0 0], LS_0000026eb7321640_1_0, LS_0000026eb7321640_1_4;
L_0000026eb7322040 .part L_0000026eb7324f20, 1, 1;
LS_0000026eb73210a0_0_0 .concat [ 1 1 1 1], L_0000026eb7322040, L_0000026eb7322040, L_0000026eb7322040, L_0000026eb7322040;
LS_0000026eb73210a0_0_4 .concat [ 1 1 1 1], L_0000026eb7322040, L_0000026eb7322040, L_0000026eb7322040, L_0000026eb7322040;
LS_0000026eb73210a0_0_8 .concat [ 1 1 1 1], L_0000026eb7322040, L_0000026eb7322040, L_0000026eb7322040, L_0000026eb7322040;
LS_0000026eb73210a0_0_12 .concat [ 1 1 1 1], L_0000026eb7322040, L_0000026eb7322040, L_0000026eb7322040, L_0000026eb7322040;
LS_0000026eb73210a0_0_16 .concat [ 1 1 1 1], L_0000026eb7322040, L_0000026eb7322040, L_0000026eb7322040, L_0000026eb7322040;
LS_0000026eb73210a0_0_20 .concat [ 1 1 1 1], L_0000026eb7322040, L_0000026eb7322040, L_0000026eb7322040, L_0000026eb7322040;
LS_0000026eb73210a0_0_24 .concat [ 1 1 1 1], L_0000026eb7322040, L_0000026eb7322040, L_0000026eb7322040, L_0000026eb7322040;
LS_0000026eb73210a0_0_28 .concat [ 1 1 1 1], L_0000026eb7322040, L_0000026eb7322040, L_0000026eb7322040, L_0000026eb7322040;
LS_0000026eb73210a0_1_0 .concat [ 4 4 4 4], LS_0000026eb73210a0_0_0, LS_0000026eb73210a0_0_4, LS_0000026eb73210a0_0_8, LS_0000026eb73210a0_0_12;
LS_0000026eb73210a0_1_4 .concat [ 4 4 4 4], LS_0000026eb73210a0_0_16, LS_0000026eb73210a0_0_20, LS_0000026eb73210a0_0_24, LS_0000026eb73210a0_0_28;
L_0000026eb73210a0 .concat [ 16 16 0 0], LS_0000026eb73210a0_1_0, LS_0000026eb73210a0_1_4;
L_0000026eb7320b00 .part L_0000026eb7324f20, 0, 1;
LS_0000026eb7321dc0_0_0 .concat [ 1 1 1 1], L_0000026eb738ee00, L_0000026eb738ee00, L_0000026eb738ee00, L_0000026eb738ee00;
LS_0000026eb7321dc0_0_4 .concat [ 1 1 1 1], L_0000026eb738ee00, L_0000026eb738ee00, L_0000026eb738ee00, L_0000026eb738ee00;
LS_0000026eb7321dc0_0_8 .concat [ 1 1 1 1], L_0000026eb738ee00, L_0000026eb738ee00, L_0000026eb738ee00, L_0000026eb738ee00;
LS_0000026eb7321dc0_0_12 .concat [ 1 1 1 1], L_0000026eb738ee00, L_0000026eb738ee00, L_0000026eb738ee00, L_0000026eb738ee00;
LS_0000026eb7321dc0_0_16 .concat [ 1 1 1 1], L_0000026eb738ee00, L_0000026eb738ee00, L_0000026eb738ee00, L_0000026eb738ee00;
LS_0000026eb7321dc0_0_20 .concat [ 1 1 1 1], L_0000026eb738ee00, L_0000026eb738ee00, L_0000026eb738ee00, L_0000026eb738ee00;
LS_0000026eb7321dc0_0_24 .concat [ 1 1 1 1], L_0000026eb738ee00, L_0000026eb738ee00, L_0000026eb738ee00, L_0000026eb738ee00;
LS_0000026eb7321dc0_0_28 .concat [ 1 1 1 1], L_0000026eb738ee00, L_0000026eb738ee00, L_0000026eb738ee00, L_0000026eb738ee00;
LS_0000026eb7321dc0_1_0 .concat [ 4 4 4 4], LS_0000026eb7321dc0_0_0, LS_0000026eb7321dc0_0_4, LS_0000026eb7321dc0_0_8, LS_0000026eb7321dc0_0_12;
LS_0000026eb7321dc0_1_4 .concat [ 4 4 4 4], LS_0000026eb7321dc0_0_16, LS_0000026eb7321dc0_0_20, LS_0000026eb7321dc0_0_24, LS_0000026eb7321dc0_0_28;
L_0000026eb7321dc0 .concat [ 16 16 0 0], LS_0000026eb7321dc0_1_0, LS_0000026eb7321dc0_1_4;
L_0000026eb7320ba0 .part L_0000026eb7324f20, 1, 1;
LS_0000026eb7321b40_0_0 .concat [ 1 1 1 1], L_0000026eb7320ba0, L_0000026eb7320ba0, L_0000026eb7320ba0, L_0000026eb7320ba0;
LS_0000026eb7321b40_0_4 .concat [ 1 1 1 1], L_0000026eb7320ba0, L_0000026eb7320ba0, L_0000026eb7320ba0, L_0000026eb7320ba0;
LS_0000026eb7321b40_0_8 .concat [ 1 1 1 1], L_0000026eb7320ba0, L_0000026eb7320ba0, L_0000026eb7320ba0, L_0000026eb7320ba0;
LS_0000026eb7321b40_0_12 .concat [ 1 1 1 1], L_0000026eb7320ba0, L_0000026eb7320ba0, L_0000026eb7320ba0, L_0000026eb7320ba0;
LS_0000026eb7321b40_0_16 .concat [ 1 1 1 1], L_0000026eb7320ba0, L_0000026eb7320ba0, L_0000026eb7320ba0, L_0000026eb7320ba0;
LS_0000026eb7321b40_0_20 .concat [ 1 1 1 1], L_0000026eb7320ba0, L_0000026eb7320ba0, L_0000026eb7320ba0, L_0000026eb7320ba0;
LS_0000026eb7321b40_0_24 .concat [ 1 1 1 1], L_0000026eb7320ba0, L_0000026eb7320ba0, L_0000026eb7320ba0, L_0000026eb7320ba0;
LS_0000026eb7321b40_0_28 .concat [ 1 1 1 1], L_0000026eb7320ba0, L_0000026eb7320ba0, L_0000026eb7320ba0, L_0000026eb7320ba0;
LS_0000026eb7321b40_1_0 .concat [ 4 4 4 4], LS_0000026eb7321b40_0_0, LS_0000026eb7321b40_0_4, LS_0000026eb7321b40_0_8, LS_0000026eb7321b40_0_12;
LS_0000026eb7321b40_1_4 .concat [ 4 4 4 4], LS_0000026eb7321b40_0_16, LS_0000026eb7321b40_0_20, LS_0000026eb7321b40_0_24, LS_0000026eb7321b40_0_28;
L_0000026eb7321b40 .concat [ 16 16 0 0], LS_0000026eb7321b40_1_0, LS_0000026eb7321b40_1_4;
L_0000026eb7321820 .part L_0000026eb7324f20, 0, 1;
LS_0000026eb7320c40_0_0 .concat [ 1 1 1 1], L_0000026eb7321820, L_0000026eb7321820, L_0000026eb7321820, L_0000026eb7321820;
LS_0000026eb7320c40_0_4 .concat [ 1 1 1 1], L_0000026eb7321820, L_0000026eb7321820, L_0000026eb7321820, L_0000026eb7321820;
LS_0000026eb7320c40_0_8 .concat [ 1 1 1 1], L_0000026eb7321820, L_0000026eb7321820, L_0000026eb7321820, L_0000026eb7321820;
LS_0000026eb7320c40_0_12 .concat [ 1 1 1 1], L_0000026eb7321820, L_0000026eb7321820, L_0000026eb7321820, L_0000026eb7321820;
LS_0000026eb7320c40_0_16 .concat [ 1 1 1 1], L_0000026eb7321820, L_0000026eb7321820, L_0000026eb7321820, L_0000026eb7321820;
LS_0000026eb7320c40_0_20 .concat [ 1 1 1 1], L_0000026eb7321820, L_0000026eb7321820, L_0000026eb7321820, L_0000026eb7321820;
LS_0000026eb7320c40_0_24 .concat [ 1 1 1 1], L_0000026eb7321820, L_0000026eb7321820, L_0000026eb7321820, L_0000026eb7321820;
LS_0000026eb7320c40_0_28 .concat [ 1 1 1 1], L_0000026eb7321820, L_0000026eb7321820, L_0000026eb7321820, L_0000026eb7321820;
LS_0000026eb7320c40_1_0 .concat [ 4 4 4 4], LS_0000026eb7320c40_0_0, LS_0000026eb7320c40_0_4, LS_0000026eb7320c40_0_8, LS_0000026eb7320c40_0_12;
LS_0000026eb7320c40_1_4 .concat [ 4 4 4 4], LS_0000026eb7320c40_0_16, LS_0000026eb7320c40_0_20, LS_0000026eb7320c40_0_24, LS_0000026eb7320c40_0_28;
L_0000026eb7320c40 .concat [ 16 16 0 0], LS_0000026eb7320c40_1_0, LS_0000026eb7320c40_1_4;
S_0000026eb72eb970 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000026eb72eb7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026eb738fc00 .functor AND 32, L_0000026eb73211e0, L_0000026eb7320f60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026eb72ed430_0 .net "in1", 31 0, L_0000026eb73211e0;  1 drivers
v0000026eb72ef4b0_0 .net "in2", 31 0, L_0000026eb7320f60;  1 drivers
v0000026eb72ef730_0 .net "out", 31 0, L_0000026eb738fc00;  alias, 1 drivers
S_0000026eb72ebb00 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000026eb72eb7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026eb738f500 .functor AND 32, L_0000026eb7320740, L_0000026eb7321640, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026eb72eef10_0 .net "in1", 31 0, L_0000026eb7320740;  1 drivers
v0000026eb72ef5f0_0 .net "in2", 31 0, L_0000026eb7321640;  1 drivers
v0000026eb72ef550_0 .net "out", 31 0, L_0000026eb738f500;  alias, 1 drivers
S_0000026eb72eacf0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000026eb72eb7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026eb738f110 .functor AND 32, L_0000026eb73210a0, L_0000026eb7321dc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026eb72eebf0_0 .net "in1", 31 0, L_0000026eb73210a0;  1 drivers
v0000026eb72ee6f0_0 .net "in2", 31 0, L_0000026eb7321dc0;  1 drivers
v0000026eb72eea10_0 .net "out", 31 0, L_0000026eb738f110;  alias, 1 drivers
S_0000026eb72f0fd0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000026eb72eb7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026eb738fe30 .functor AND 32, L_0000026eb7321b40, L_0000026eb7320c40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026eb72ee510_0 .net "in1", 31 0, L_0000026eb7321b40;  1 drivers
v0000026eb72ef7d0_0 .net "in2", 31 0, L_0000026eb7320c40;  1 drivers
v0000026eb72ef690_0 .net "out", 31 0, L_0000026eb738fe30;  alias, 1 drivers
S_0000026eb72f0e40 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000026eb70b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000026eb72f5ce0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026eb72f5d18 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026eb72f5d50 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026eb72f5d88 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026eb72f5dc0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026eb72f5df8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026eb72f5e30 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026eb72f5e68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026eb72f5ea0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026eb72f5ed8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026eb72f5f10 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026eb72f5f48 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026eb72f5f80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026eb72f5fb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026eb72f5ff0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026eb72f6028 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026eb72f6060 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026eb72f6098 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026eb72f60d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026eb72f6108 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026eb72f6140 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026eb72f6178 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026eb72f61b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026eb72f61e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026eb72f6220 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026eb72f4530_0 .var "EX1_PC", 31 0;
v0000026eb72f4990_0 .var "EX1_PFC", 31 0;
v0000026eb72f5750_0 .var "EX1_forward_to_B", 31 0;
v0000026eb72f47b0_0 .var "EX1_is_beq", 0 0;
v0000026eb72f5070_0 .var "EX1_is_bne", 0 0;
v0000026eb72f4ad0_0 .var "EX1_is_jal", 0 0;
v0000026eb72f5110_0 .var "EX1_is_jr", 0 0;
v0000026eb72f4cb0_0 .var "EX1_is_oper2_immed", 0 0;
v0000026eb72f5890_0 .var "EX1_memread", 0 0;
v0000026eb72f4df0_0 .var "EX1_memwrite", 0 0;
v0000026eb72f5930_0 .var "EX1_opcode", 11 0;
v0000026eb72f59d0_0 .var "EX1_predicted", 0 0;
v0000026eb72f5390_0 .var "EX1_rd_ind", 4 0;
v0000026eb72f45d0_0 .var "EX1_rd_indzero", 0 0;
v0000026eb72f51b0_0 .var "EX1_regwrite", 0 0;
v0000026eb72f5b10_0 .var "EX1_rs1", 31 0;
v0000026eb72f5a70_0 .var "EX1_rs1_ind", 4 0;
v0000026eb72f5bb0_0 .var "EX1_rs2", 31 0;
v0000026eb72f4670_0 .var "EX1_rs2_ind", 4 0;
v0000026eb72f3810_0 .net "FLUSH", 0 0, v0000026eb72f8640_0;  alias, 1 drivers
v0000026eb72f34f0_0 .net "ID_PC", 31 0, v0000026eb72fe720_0;  alias, 1 drivers
v0000026eb72f1f10_0 .net "ID_PFC_to_EX", 31 0, L_0000026eb731f2a0;  alias, 1 drivers
v0000026eb72f3630_0 .net "ID_forward_to_B", 31 0, L_0000026eb731dcc0;  alias, 1 drivers
v0000026eb72f31d0_0 .net "ID_is_beq", 0 0, L_0000026eb731ebc0;  alias, 1 drivers
v0000026eb72f4210_0 .net "ID_is_bne", 0 0, L_0000026eb731fc00;  alias, 1 drivers
v0000026eb72f4170_0 .net "ID_is_jal", 0 0, L_0000026eb731ee40;  alias, 1 drivers
v0000026eb72f24b0_0 .net "ID_is_jr", 0 0, L_0000026eb731ed00;  alias, 1 drivers
v0000026eb72f2910_0 .net "ID_is_oper2_immed", 0 0, L_0000026eb73262a0;  alias, 1 drivers
v0000026eb72f25f0_0 .net "ID_memread", 0 0, L_0000026eb731d4a0;  alias, 1 drivers
v0000026eb72f43f0_0 .net "ID_memwrite", 0 0, L_0000026eb731da40;  alias, 1 drivers
v0000026eb72f36d0_0 .net "ID_opcode", 11 0, v0000026eb730b3f0_0;  alias, 1 drivers
v0000026eb72f2370_0 .net "ID_predicted", 0 0, v0000026eb72f6e80_0;  alias, 1 drivers
v0000026eb72f2690_0 .net "ID_rd_ind", 4 0, v0000026eb730c430_0;  alias, 1 drivers
v0000026eb72f3d10_0 .net "ID_rd_indzero", 0 0, L_0000026eb731db80;  1 drivers
v0000026eb72f2550_0 .net "ID_regwrite", 0 0, L_0000026eb731f660;  alias, 1 drivers
v0000026eb72f3770_0 .net "ID_rs1", 31 0, v0000026eb72fd000_0;  alias, 1 drivers
v0000026eb72f2c30_0 .net "ID_rs1_ind", 4 0, v0000026eb730bfd0_0;  alias, 1 drivers
v0000026eb72f3db0_0 .net "ID_rs2", 31 0, v0000026eb72fc6a0_0;  alias, 1 drivers
v0000026eb72f3ef0_0 .net "ID_rs2_ind", 4 0, v0000026eb730cf70_0;  alias, 1 drivers
v0000026eb72f38b0_0 .net "clk", 0 0, L_0000026eb7326a10;  1 drivers
v0000026eb72f3950_0 .net "rst", 0 0, v0000026eb7322720_0;  alias, 1 drivers
E_0000026eb726a2a0 .event posedge, v0000026eb72e5ab0_0, v0000026eb72f38b0_0;
S_0000026eb72f1930 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000026eb70b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000026eb72f6260 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026eb72f6298 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026eb72f62d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026eb72f6308 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026eb72f6340 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026eb72f6378 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026eb72f63b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026eb72f63e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026eb72f6420 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026eb72f6458 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026eb72f6490 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026eb72f64c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026eb72f6500 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026eb72f6538 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026eb72f6570 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026eb72f65a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026eb72f65e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026eb72f6618 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026eb72f6650 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026eb72f6688 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026eb72f66c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026eb72f66f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026eb72f6730 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026eb72f6768 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026eb72f67a0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026eb72f1dd0_0 .net "EX1_ALU_OPER1", 31 0, L_0000026eb73270a0;  alias, 1 drivers
v0000026eb72f20f0_0 .net "EX1_ALU_OPER2", 31 0, L_0000026eb738f880;  alias, 1 drivers
v0000026eb72f1d30_0 .net "EX1_PC", 31 0, v0000026eb72f4530_0;  alias, 1 drivers
v0000026eb72f2410_0 .net "EX1_PFC_to_IF", 31 0, L_0000026eb7320e20;  alias, 1 drivers
v0000026eb72f2730_0 .net "EX1_forward_to_B", 31 0, v0000026eb72f5750_0;  alias, 1 drivers
v0000026eb72f39f0_0 .net "EX1_is_beq", 0 0, v0000026eb72f47b0_0;  alias, 1 drivers
v0000026eb72f1e70_0 .net "EX1_is_bne", 0 0, v0000026eb72f5070_0;  alias, 1 drivers
v0000026eb72f2cd0_0 .net "EX1_is_jal", 0 0, v0000026eb72f4ad0_0;  alias, 1 drivers
v0000026eb72f2f50_0 .net "EX1_is_jr", 0 0, v0000026eb72f5110_0;  alias, 1 drivers
v0000026eb72f2e10_0 .net "EX1_is_oper2_immed", 0 0, v0000026eb72f4cb0_0;  alias, 1 drivers
v0000026eb72f3a90_0 .net "EX1_memread", 0 0, v0000026eb72f5890_0;  alias, 1 drivers
v0000026eb72f27d0_0 .net "EX1_memwrite", 0 0, v0000026eb72f4df0_0;  alias, 1 drivers
v0000026eb72f2870_0 .net "EX1_opcode", 11 0, v0000026eb72f5930_0;  alias, 1 drivers
v0000026eb72f2d70_0 .net "EX1_predicted", 0 0, v0000026eb72f59d0_0;  alias, 1 drivers
v0000026eb72f29b0_0 .net "EX1_rd_ind", 4 0, v0000026eb72f5390_0;  alias, 1 drivers
v0000026eb72f3b30_0 .net "EX1_rd_indzero", 0 0, v0000026eb72f45d0_0;  alias, 1 drivers
v0000026eb72f3e50_0 .net "EX1_regwrite", 0 0, v0000026eb72f51b0_0;  alias, 1 drivers
v0000026eb72f3f90_0 .net "EX1_rs1", 31 0, v0000026eb72f5b10_0;  alias, 1 drivers
v0000026eb72f2190_0 .net "EX1_rs1_ind", 4 0, v0000026eb72f5a70_0;  alias, 1 drivers
v0000026eb72f3bd0_0 .net "EX1_rs2_ind", 4 0, v0000026eb72f4670_0;  alias, 1 drivers
v0000026eb72f33b0_0 .net "EX1_rs2_out", 31 0, L_0000026eb738fa40;  alias, 1 drivers
v0000026eb72f2af0_0 .var "EX2_ALU_OPER1", 31 0;
v0000026eb72f3090_0 .var "EX2_ALU_OPER2", 31 0;
v0000026eb72f2eb0_0 .var "EX2_PC", 31 0;
v0000026eb72f22d0_0 .var "EX2_PFC_to_IF", 31 0;
v0000026eb72f2ff0_0 .var "EX2_forward_to_B", 31 0;
v0000026eb72f3130_0 .var "EX2_is_beq", 0 0;
v0000026eb72f4030_0 .var "EX2_is_bne", 0 0;
v0000026eb72f2a50_0 .var "EX2_is_jal", 0 0;
v0000026eb72f3c70_0 .var "EX2_is_jr", 0 0;
v0000026eb72f3270_0 .var "EX2_is_oper2_immed", 0 0;
v0000026eb72f2b90_0 .var "EX2_memread", 0 0;
v0000026eb72f4350_0 .var "EX2_memwrite", 0 0;
v0000026eb72f3310_0 .var "EX2_opcode", 11 0;
v0000026eb72f3450_0 .var "EX2_predicted", 0 0;
v0000026eb72f3590_0 .var "EX2_rd_ind", 4 0;
v0000026eb72f2230_0 .var "EX2_rd_indzero", 0 0;
v0000026eb72f40d0_0 .var "EX2_regwrite", 0 0;
v0000026eb72f42b0_0 .var "EX2_rs1", 31 0;
v0000026eb72f4490_0 .var "EX2_rs1_ind", 4 0;
v0000026eb72f1fb0_0 .var "EX2_rs2_ind", 4 0;
v0000026eb72f2050_0 .var "EX2_rs2_out", 31 0;
v0000026eb72f8500_0 .net "FLUSH", 0 0, v0000026eb72f8140_0;  alias, 1 drivers
v0000026eb72f8aa0_0 .net "clk", 0 0, L_0000026eb738fd50;  1 drivers
v0000026eb72f8000_0 .net "rst", 0 0, v0000026eb7322720_0;  alias, 1 drivers
E_0000026eb7269fa0 .event posedge, v0000026eb72e5ab0_0, v0000026eb72f8aa0_0;
S_0000026eb72f01c0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000026eb70b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000026eb72fe7f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026eb72fe828 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026eb72fe860 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026eb72fe898 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026eb72fe8d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026eb72fe908 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026eb72fe940 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026eb72fe978 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026eb72fe9b0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026eb72fe9e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026eb72fea20 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026eb72fea58 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026eb72fea90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026eb72feac8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026eb72feb00 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026eb72feb38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026eb72feb70 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026eb72feba8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026eb72febe0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026eb72fec18 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026eb72fec50 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026eb72fec88 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026eb72fecc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026eb72fecf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026eb72fed30 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026eb7326fc0 .functor OR 1, L_0000026eb731ebc0, L_0000026eb731fc00, C4<0>, C4<0>;
L_0000026eb73265b0 .functor AND 1, L_0000026eb7326fc0, L_0000026eb7326d20, C4<1>, C4<1>;
L_0000026eb7326f50 .functor OR 1, L_0000026eb731ebc0, L_0000026eb731fc00, C4<0>, C4<0>;
L_0000026eb7327030 .functor AND 1, L_0000026eb7326f50, L_0000026eb7326d20, C4<1>, C4<1>;
L_0000026eb7326380 .functor OR 1, L_0000026eb731ebc0, L_0000026eb731fc00, C4<0>, C4<0>;
L_0000026eb7326cb0 .functor AND 1, L_0000026eb7326380, v0000026eb72f6e80_0, C4<1>, C4<1>;
v0000026eb72fd0a0_0 .net "EX1_memread", 0 0, v0000026eb72f5890_0;  alias, 1 drivers
v0000026eb72fd3c0_0 .net "EX1_opcode", 11 0, v0000026eb72f5930_0;  alias, 1 drivers
v0000026eb72fcb00_0 .net "EX1_rd_ind", 4 0, v0000026eb72f5390_0;  alias, 1 drivers
v0000026eb72fc920_0 .net "EX1_rd_indzero", 0 0, v0000026eb72f45d0_0;  alias, 1 drivers
v0000026eb72fbe80_0 .net "EX2_memread", 0 0, v0000026eb72f2b90_0;  alias, 1 drivers
v0000026eb72fcba0_0 .net "EX2_opcode", 11 0, v0000026eb72f3310_0;  alias, 1 drivers
v0000026eb72fc4c0_0 .net "EX2_rd_ind", 4 0, v0000026eb72f3590_0;  alias, 1 drivers
v0000026eb72fd5a0_0 .net "EX2_rd_indzero", 0 0, v0000026eb72f2230_0;  alias, 1 drivers
v0000026eb72fc740_0 .net "ID_EX1_flush", 0 0, v0000026eb72f8640_0;  alias, 1 drivers
v0000026eb72fddc0_0 .net "ID_EX2_flush", 0 0, v0000026eb72f8140_0;  alias, 1 drivers
v0000026eb72fd140_0 .net "ID_is_beq", 0 0, L_0000026eb731ebc0;  alias, 1 drivers
v0000026eb72fd820_0 .net "ID_is_bne", 0 0, L_0000026eb731fc00;  alias, 1 drivers
v0000026eb72fd6e0_0 .net "ID_is_j", 0 0, L_0000026eb731f0c0;  alias, 1 drivers
v0000026eb72fc7e0_0 .net "ID_is_jal", 0 0, L_0000026eb731ee40;  alias, 1 drivers
v0000026eb72fc880_0 .net "ID_is_jr", 0 0, L_0000026eb731ed00;  alias, 1 drivers
v0000026eb72fb980_0 .net "ID_opcode", 11 0, v0000026eb730b3f0_0;  alias, 1 drivers
v0000026eb72fcc40_0 .net "ID_rs1_ind", 4 0, v0000026eb730bfd0_0;  alias, 1 drivers
v0000026eb72fd8c0_0 .net "ID_rs2_ind", 4 0, v0000026eb730cf70_0;  alias, 1 drivers
v0000026eb72fcce0_0 .net "IF_ID_flush", 0 0, v0000026eb72f9c20_0;  alias, 1 drivers
v0000026eb72fd780_0 .net "IF_ID_write", 0 0, v0000026eb72f9ae0_0;  alias, 1 drivers
v0000026eb72fd1e0_0 .net "PC_src", 2 0, L_0000026eb731f200;  alias, 1 drivers
v0000026eb72fdf00_0 .net "PFC_to_EX", 31 0, L_0000026eb731f2a0;  alias, 1 drivers
v0000026eb72fcd80_0 .net "PFC_to_IF", 31 0, L_0000026eb731ec60;  alias, 1 drivers
v0000026eb72fdd20_0 .net "WB_rd_ind", 4 0, v0000026eb730e230_0;  alias, 1 drivers
v0000026eb72fc600_0 .net "Wrong_prediction", 0 0, L_0000026eb73901b0;  alias, 1 drivers
v0000026eb72fc060_0 .net *"_ivl_11", 0 0, L_0000026eb7327030;  1 drivers
v0000026eb72fc9c0_0 .net *"_ivl_13", 9 0, L_0000026eb731d720;  1 drivers
v0000026eb72fbc00_0 .net *"_ivl_15", 9 0, L_0000026eb731d540;  1 drivers
v0000026eb72fd280_0 .net *"_ivl_16", 9 0, L_0000026eb731ea80;  1 drivers
v0000026eb72fbac0_0 .net *"_ivl_19", 9 0, L_0000026eb731f980;  1 drivers
v0000026eb72fd460_0 .net *"_ivl_20", 9 0, L_0000026eb731e120;  1 drivers
v0000026eb72fc240_0 .net *"_ivl_25", 0 0, L_0000026eb7326380;  1 drivers
v0000026eb72fd640_0 .net *"_ivl_27", 0 0, L_0000026eb7326cb0;  1 drivers
v0000026eb72fc560_0 .net *"_ivl_29", 9 0, L_0000026eb731f340;  1 drivers
v0000026eb72fbd40_0 .net *"_ivl_3", 0 0, L_0000026eb7326fc0;  1 drivers
L_0000026eb73401f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000026eb72fdbe0_0 .net/2u *"_ivl_30", 9 0, L_0000026eb73401f0;  1 drivers
v0000026eb72fce20_0 .net *"_ivl_32", 9 0, L_0000026eb731e8a0;  1 drivers
v0000026eb72fd960_0 .net *"_ivl_35", 9 0, L_0000026eb731e260;  1 drivers
v0000026eb72fdaa0_0 .net *"_ivl_37", 9 0, L_0000026eb731e3a0;  1 drivers
v0000026eb72fda00_0 .net *"_ivl_38", 9 0, L_0000026eb731e6c0;  1 drivers
v0000026eb72fdb40_0 .net *"_ivl_40", 9 0, L_0000026eb731df40;  1 drivers
L_0000026eb7340238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72fcec0_0 .net/2s *"_ivl_45", 21 0, L_0000026eb7340238;  1 drivers
L_0000026eb7340280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72fc2e0_0 .net/2s *"_ivl_50", 21 0, L_0000026eb7340280;  1 drivers
v0000026eb72fdc80_0 .net *"_ivl_9", 0 0, L_0000026eb7326f50;  1 drivers
v0000026eb72fde60_0 .net "clk", 0 0, L_0000026eb7261000;  alias, 1 drivers
v0000026eb72fdfa0_0 .net "forward_to_B", 31 0, L_0000026eb731dcc0;  alias, 1 drivers
v0000026eb72fbf20_0 .net "imm", 31 0, v0000026eb72faf80_0;  1 drivers
v0000026eb72fbfc0_0 .net "inst", 31 0, v0000026eb72fe400_0;  alias, 1 drivers
v0000026eb72fbb60_0 .net "is_branch_and_taken", 0 0, L_0000026eb73265b0;  alias, 1 drivers
v0000026eb72fc100_0 .net "is_oper2_immed", 0 0, L_0000026eb73262a0;  alias, 1 drivers
v0000026eb72fc380_0 .net "mem_read", 0 0, L_0000026eb731d4a0;  alias, 1 drivers
v0000026eb72fc420_0 .net "mem_write", 0 0, L_0000026eb731da40;  alias, 1 drivers
v0000026eb72fe540_0 .net "pc", 31 0, v0000026eb72fe720_0;  alias, 1 drivers
v0000026eb72fe4a0_0 .net "pc_write", 0 0, v0000026eb72fa3a0_0;  alias, 1 drivers
v0000026eb72fe040_0 .net "predicted", 0 0, L_0000026eb7326d20;  1 drivers
v0000026eb72fe5e0_0 .net "predicted_to_EX", 0 0, v0000026eb72f6e80_0;  alias, 1 drivers
v0000026eb72fe180_0 .net "reg_write", 0 0, L_0000026eb731f660;  alias, 1 drivers
v0000026eb72fe0e0_0 .net "reg_write_from_wb", 0 0, v0000026eb730ef50_0;  alias, 1 drivers
v0000026eb72fe220_0 .net "rs1", 31 0, v0000026eb72fd000_0;  alias, 1 drivers
v0000026eb72fe2c0_0 .net "rs2", 31 0, v0000026eb72fc6a0_0;  alias, 1 drivers
v0000026eb72fe360_0 .net "rst", 0 0, v0000026eb7322720_0;  alias, 1 drivers
v0000026eb72fe680_0 .net "wr_reg_data", 31 0, L_0000026eb73aaac0;  alias, 1 drivers
L_0000026eb731dcc0 .functor MUXZ 32, v0000026eb72fc6a0_0, v0000026eb72faf80_0, L_0000026eb73262a0, C4<>;
L_0000026eb731d720 .part v0000026eb72fe720_0, 0, 10;
L_0000026eb731d540 .part v0000026eb72fe400_0, 0, 10;
L_0000026eb731ea80 .arith/sum 10, L_0000026eb731d720, L_0000026eb731d540;
L_0000026eb731f980 .part v0000026eb72fe400_0, 0, 10;
L_0000026eb731e120 .functor MUXZ 10, L_0000026eb731f980, L_0000026eb731ea80, L_0000026eb7327030, C4<>;
L_0000026eb731f340 .part v0000026eb72fe720_0, 0, 10;
L_0000026eb731e8a0 .arith/sum 10, L_0000026eb731f340, L_0000026eb73401f0;
L_0000026eb731e260 .part v0000026eb72fe720_0, 0, 10;
L_0000026eb731e3a0 .part v0000026eb72fe400_0, 0, 10;
L_0000026eb731e6c0 .arith/sum 10, L_0000026eb731e260, L_0000026eb731e3a0;
L_0000026eb731df40 .functor MUXZ 10, L_0000026eb731e6c0, L_0000026eb731e8a0, L_0000026eb7326cb0, C4<>;
L_0000026eb731ec60 .concat8 [ 10 22 0 0], L_0000026eb731e120, L_0000026eb7340238;
L_0000026eb731f2a0 .concat8 [ 10 22 0 0], L_0000026eb731df40, L_0000026eb7340280;
S_0000026eb72f0670 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000026eb72f01c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000026eb72fed70 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026eb72feda8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026eb72fede0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026eb72fee18 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026eb72fee50 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026eb72fee88 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026eb72feec0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026eb72feef8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026eb72fef30 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026eb72fef68 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026eb72fefa0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026eb72fefd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026eb72ff010 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026eb72ff048 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026eb72ff080 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026eb72ff0b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026eb72ff0f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026eb72ff128 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026eb72ff160 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026eb72ff198 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026eb72ff1d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026eb72ff208 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026eb72ff240 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026eb72ff278 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026eb72ff2b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026eb7325dd0 .functor OR 1, L_0000026eb7326d20, L_0000026eb731f3e0, C4<0>, C4<0>;
L_0000026eb73261c0 .functor OR 1, L_0000026eb7325dd0, L_0000026eb731e300, C4<0>, C4<0>;
v0000026eb72f8820_0 .net "EX1_opcode", 11 0, v0000026eb72f5930_0;  alias, 1 drivers
v0000026eb72f8be0_0 .net "EX2_opcode", 11 0, v0000026eb72f3310_0;  alias, 1 drivers
v0000026eb72f6840_0 .net "ID_opcode", 11 0, v0000026eb730b3f0_0;  alias, 1 drivers
v0000026eb72f8c80_0 .net "PC_src", 2 0, L_0000026eb731f200;  alias, 1 drivers
v0000026eb72f8d20_0 .net "Wrong_prediction", 0 0, L_0000026eb73901b0;  alias, 1 drivers
L_0000026eb73403e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000026eb72f6a20_0 .net/2u *"_ivl_0", 2 0, L_0000026eb73403e8;  1 drivers
v0000026eb72f7d80_0 .net *"_ivl_10", 0 0, L_0000026eb731f020;  1 drivers
L_0000026eb7340508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000026eb72f6ac0_0 .net/2u *"_ivl_12", 2 0, L_0000026eb7340508;  1 drivers
L_0000026eb7340550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72f7880_0 .net/2u *"_ivl_14", 11 0, L_0000026eb7340550;  1 drivers
v0000026eb72f8460_0 .net *"_ivl_16", 0 0, L_0000026eb731f3e0;  1 drivers
v0000026eb72f72e0_0 .net *"_ivl_19", 0 0, L_0000026eb7325dd0;  1 drivers
L_0000026eb7340430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72f85a0_0 .net/2u *"_ivl_2", 11 0, L_0000026eb7340430;  1 drivers
L_0000026eb7340598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72f7e20_0 .net/2u *"_ivl_20", 11 0, L_0000026eb7340598;  1 drivers
v0000026eb72f7740_0 .net *"_ivl_22", 0 0, L_0000026eb731e300;  1 drivers
v0000026eb72f6b60_0 .net *"_ivl_25", 0 0, L_0000026eb73261c0;  1 drivers
L_0000026eb73405e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000026eb72f7920_0 .net/2u *"_ivl_26", 2 0, L_0000026eb73405e0;  1 drivers
L_0000026eb7340628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000026eb72f6c00_0 .net/2u *"_ivl_28", 2 0, L_0000026eb7340628;  1 drivers
v0000026eb72f6ca0_0 .net *"_ivl_30", 2 0, L_0000026eb731e4e0;  1 drivers
v0000026eb72f8dc0_0 .net *"_ivl_32", 2 0, L_0000026eb731e440;  1 drivers
v0000026eb72f7ec0_0 .net *"_ivl_34", 2 0, L_0000026eb731e580;  1 drivers
v0000026eb72f8e60_0 .net *"_ivl_4", 0 0, L_0000026eb731d680;  1 drivers
L_0000026eb7340478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000026eb72f6980_0 .net/2u *"_ivl_6", 2 0, L_0000026eb7340478;  1 drivers
L_0000026eb73404c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000026eb72f77e0_0 .net/2u *"_ivl_8", 11 0, L_0000026eb73404c0;  1 drivers
v0000026eb72f7a60_0 .net "clk", 0 0, L_0000026eb7261000;  alias, 1 drivers
v0000026eb72f8f00_0 .net "predicted", 0 0, L_0000026eb7326d20;  alias, 1 drivers
v0000026eb72f8fa0_0 .net "predicted_to_EX", 0 0, v0000026eb72f6e80_0;  alias, 1 drivers
v0000026eb72f6d40_0 .net "rst", 0 0, v0000026eb7322720_0;  alias, 1 drivers
v0000026eb72f7f60_0 .net "state", 1 0, v0000026eb72f7ce0_0;  1 drivers
L_0000026eb731d680 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb7340430;
L_0000026eb731f020 .cmp/eq 12, v0000026eb72f5930_0, L_0000026eb73404c0;
L_0000026eb731f3e0 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb7340550;
L_0000026eb731e300 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb7340598;
L_0000026eb731e4e0 .functor MUXZ 3, L_0000026eb7340628, L_0000026eb73405e0, L_0000026eb73261c0, C4<>;
L_0000026eb731e440 .functor MUXZ 3, L_0000026eb731e4e0, L_0000026eb7340508, L_0000026eb731f020, C4<>;
L_0000026eb731e580 .functor MUXZ 3, L_0000026eb731e440, L_0000026eb7340478, L_0000026eb731d680, C4<>;
L_0000026eb731f200 .functor MUXZ 3, L_0000026eb731e580, L_0000026eb73403e8, L_0000026eb73901b0, C4<>;
S_0000026eb72f0350 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000026eb72f0670;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000026eb72ff2f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026eb72ff328 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026eb72ff360 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026eb72ff398 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026eb72ff3d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026eb72ff408 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026eb72ff440 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026eb72ff478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026eb72ff4b0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026eb72ff4e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026eb72ff520 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026eb72ff558 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026eb72ff590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026eb72ff5c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026eb72ff600 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026eb72ff638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026eb72ff670 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026eb72ff6a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026eb72ff6e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026eb72ff718 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026eb72ff750 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026eb72ff788 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026eb72ff7c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026eb72ff7f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026eb72ff830 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026eb7326150 .functor OR 1, L_0000026eb731ef80, L_0000026eb731f840, C4<0>, C4<0>;
L_0000026eb7325d60 .functor OR 1, L_0000026eb731e940, L_0000026eb731e1c0, C4<0>, C4<0>;
L_0000026eb7326930 .functor AND 1, L_0000026eb7326150, L_0000026eb7325d60, C4<1>, C4<1>;
L_0000026eb7325820 .functor NOT 1, L_0000026eb7326930, C4<0>, C4<0>, C4<0>;
L_0000026eb73269a0 .functor OR 1, v0000026eb7322720_0, L_0000026eb7325820, C4<0>, C4<0>;
L_0000026eb7326d20 .functor NOT 1, L_0000026eb73269a0, C4<0>, C4<0>, C4<0>;
v0000026eb72f6fc0_0 .net "EX_opcode", 11 0, v0000026eb72f3310_0;  alias, 1 drivers
v0000026eb72f7100_0 .net "ID_opcode", 11 0, v0000026eb730b3f0_0;  alias, 1 drivers
v0000026eb72f8960_0 .net "Wrong_prediction", 0 0, L_0000026eb73901b0;  alias, 1 drivers
L_0000026eb73402c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72f83c0_0 .net/2u *"_ivl_0", 11 0, L_0000026eb73402c8;  1 drivers
L_0000026eb7340358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000026eb72f7b00_0 .net/2u *"_ivl_10", 1 0, L_0000026eb7340358;  1 drivers
v0000026eb72f7600_0 .net *"_ivl_12", 0 0, L_0000026eb731e940;  1 drivers
L_0000026eb73403a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000026eb72f7c40_0 .net/2u *"_ivl_14", 1 0, L_0000026eb73403a0;  1 drivers
v0000026eb72f88c0_0 .net *"_ivl_16", 0 0, L_0000026eb731e1c0;  1 drivers
v0000026eb72f8b40_0 .net *"_ivl_19", 0 0, L_0000026eb7325d60;  1 drivers
v0000026eb72f76a0_0 .net *"_ivl_2", 0 0, L_0000026eb731ef80;  1 drivers
v0000026eb72f79c0_0 .net *"_ivl_21", 0 0, L_0000026eb7326930;  1 drivers
v0000026eb72f81e0_0 .net *"_ivl_22", 0 0, L_0000026eb7325820;  1 drivers
v0000026eb72f8a00_0 .net *"_ivl_25", 0 0, L_0000026eb73269a0;  1 drivers
L_0000026eb7340310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72f7420_0 .net/2u *"_ivl_4", 11 0, L_0000026eb7340310;  1 drivers
v0000026eb72f71a0_0 .net *"_ivl_6", 0 0, L_0000026eb731f840;  1 drivers
v0000026eb72f7ba0_0 .net *"_ivl_9", 0 0, L_0000026eb7326150;  1 drivers
v0000026eb72f68e0_0 .net "clk", 0 0, L_0000026eb7261000;  alias, 1 drivers
v0000026eb72f7380_0 .net "predicted", 0 0, L_0000026eb7326d20;  alias, 1 drivers
v0000026eb72f6e80_0 .var "predicted_to_EX", 0 0;
v0000026eb72f74c0_0 .net "rst", 0 0, v0000026eb7322720_0;  alias, 1 drivers
v0000026eb72f7ce0_0 .var "state", 1 0;
E_0000026eb7269ee0 .event posedge, v0000026eb72f68e0_0, v0000026eb72e5ab0_0;
L_0000026eb731ef80 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb73402c8;
L_0000026eb731f840 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb7340310;
L_0000026eb731e940 .cmp/eq 2, v0000026eb72f7ce0_0, L_0000026eb7340358;
L_0000026eb731e1c0 .cmp/eq 2, v0000026eb72f7ce0_0, L_0000026eb73403a0;
S_0000026eb72efea0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000026eb72f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000026eb7309890 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026eb73098c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026eb7309900 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026eb7309938 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026eb7309970 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026eb73099a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026eb73099e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026eb7309a18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026eb7309a50 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026eb7309a88 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026eb7309ac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026eb7309af8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026eb7309b30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026eb7309b68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026eb7309ba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026eb7309bd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026eb7309c10 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026eb7309c48 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026eb7309c80 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026eb7309cb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026eb7309cf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026eb7309d28 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026eb7309d60 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026eb7309d98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026eb7309dd0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026eb72f80a0_0 .net "EX1_memread", 0 0, v0000026eb72f5890_0;  alias, 1 drivers
v0000026eb72f6de0_0 .net "EX1_rd_ind", 4 0, v0000026eb72f5390_0;  alias, 1 drivers
v0000026eb72f6f20_0 .net "EX1_rd_indzero", 0 0, v0000026eb72f45d0_0;  alias, 1 drivers
v0000026eb72f7240_0 .net "EX2_memread", 0 0, v0000026eb72f2b90_0;  alias, 1 drivers
v0000026eb72f8320_0 .net "EX2_rd_ind", 4 0, v0000026eb72f3590_0;  alias, 1 drivers
v0000026eb72f7560_0 .net "EX2_rd_indzero", 0 0, v0000026eb72f2230_0;  alias, 1 drivers
v0000026eb72f8640_0 .var "ID_EX1_flush", 0 0;
v0000026eb72f8140_0 .var "ID_EX2_flush", 0 0;
v0000026eb72f8280_0 .net "ID_opcode", 11 0, v0000026eb730b3f0_0;  alias, 1 drivers
v0000026eb72f86e0_0 .net "ID_rs1_ind", 4 0, v0000026eb730bfd0_0;  alias, 1 drivers
v0000026eb72f8780_0 .net "ID_rs2_ind", 4 0, v0000026eb730cf70_0;  alias, 1 drivers
v0000026eb72f9ae0_0 .var "IF_ID_Write", 0 0;
v0000026eb72f9c20_0 .var "IF_ID_flush", 0 0;
v0000026eb72fa3a0_0 .var "PC_Write", 0 0;
v0000026eb72f9540_0 .net "Wrong_prediction", 0 0, L_0000026eb73901b0;  alias, 1 drivers
E_0000026eb7269e60/0 .event anyedge, v0000026eb72e7720_0, v0000026eb72f5890_0, v0000026eb72f45d0_0, v0000026eb72f2c30_0;
E_0000026eb7269e60/1 .event anyedge, v0000026eb72f5390_0, v0000026eb72f3ef0_0, v0000026eb7204c70_0, v0000026eb72f2230_0;
E_0000026eb7269e60/2 .event anyedge, v0000026eb72e4890_0, v0000026eb72f36d0_0;
E_0000026eb7269e60 .event/or E_0000026eb7269e60/0, E_0000026eb7269e60/1, E_0000026eb7269e60/2;
S_0000026eb72f12f0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000026eb72f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000026eb7309e10 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026eb7309e48 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026eb7309e80 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026eb7309eb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026eb7309ef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026eb7309f28 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026eb7309f60 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026eb7309f98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026eb7309fd0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026eb730a008 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026eb730a040 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026eb730a078 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026eb730a0b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026eb730a0e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026eb730a120 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026eb730a158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026eb730a190 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026eb730a1c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026eb730a200 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026eb730a238 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026eb730a270 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026eb730a2a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026eb730a2e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026eb730a318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026eb730a350 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026eb73263f0 .functor OR 1, L_0000026eb731f480, L_0000026eb731d7c0, C4<0>, C4<0>;
L_0000026eb7325890 .functor OR 1, L_0000026eb73263f0, L_0000026eb731d860, C4<0>, C4<0>;
L_0000026eb7326230 .functor OR 1, L_0000026eb7325890, L_0000026eb731e9e0, C4<0>, C4<0>;
L_0000026eb7326540 .functor OR 1, L_0000026eb7326230, L_0000026eb731eb20, C4<0>, C4<0>;
L_0000026eb73256d0 .functor OR 1, L_0000026eb7326540, L_0000026eb731f8e0, C4<0>, C4<0>;
L_0000026eb7326620 .functor OR 1, L_0000026eb73256d0, L_0000026eb731fac0, C4<0>, C4<0>;
L_0000026eb7325a50 .functor OR 1, L_0000026eb7326620, L_0000026eb731e760, C4<0>, C4<0>;
L_0000026eb73262a0 .functor OR 1, L_0000026eb7325a50, L_0000026eb731fa20, C4<0>, C4<0>;
L_0000026eb73264d0 .functor OR 1, L_0000026eb731d900, L_0000026eb731f5c0, C4<0>, C4<0>;
L_0000026eb7325900 .functor OR 1, L_0000026eb73264d0, L_0000026eb731d9a0, C4<0>, C4<0>;
L_0000026eb7326690 .functor OR 1, L_0000026eb7325900, L_0000026eb731f160, C4<0>, C4<0>;
L_0000026eb7326700 .functor OR 1, L_0000026eb7326690, L_0000026eb731f7a0, C4<0>, C4<0>;
v0000026eb72fa300_0 .net "ID_opcode", 11 0, v0000026eb730b3f0_0;  alias, 1 drivers
L_0000026eb7340670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72f9e00_0 .net/2u *"_ivl_0", 11 0, L_0000026eb7340670;  1 drivers
L_0000026eb7340700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72f9400_0 .net/2u *"_ivl_10", 11 0, L_0000026eb7340700;  1 drivers
L_0000026eb7340bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72fae40_0 .net/2u *"_ivl_102", 11 0, L_0000026eb7340bc8;  1 drivers
L_0000026eb7340c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72fada0_0 .net/2u *"_ivl_106", 11 0, L_0000026eb7340c10;  1 drivers
v0000026eb72fa080_0 .net *"_ivl_12", 0 0, L_0000026eb731d860;  1 drivers
v0000026eb72fb200_0 .net *"_ivl_15", 0 0, L_0000026eb7325890;  1 drivers
L_0000026eb7340748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72f9cc0_0 .net/2u *"_ivl_16", 11 0, L_0000026eb7340748;  1 drivers
v0000026eb72f97c0_0 .net *"_ivl_18", 0 0, L_0000026eb731e9e0;  1 drivers
v0000026eb72f9a40_0 .net *"_ivl_2", 0 0, L_0000026eb731f480;  1 drivers
v0000026eb72fb660_0 .net *"_ivl_21", 0 0, L_0000026eb7326230;  1 drivers
L_0000026eb7340790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72f9b80_0 .net/2u *"_ivl_22", 11 0, L_0000026eb7340790;  1 drivers
v0000026eb72f92c0_0 .net *"_ivl_24", 0 0, L_0000026eb731eb20;  1 drivers
v0000026eb72f9180_0 .net *"_ivl_27", 0 0, L_0000026eb7326540;  1 drivers
L_0000026eb73407d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72fa4e0_0 .net/2u *"_ivl_28", 11 0, L_0000026eb73407d8;  1 drivers
v0000026eb72f9040_0 .net *"_ivl_30", 0 0, L_0000026eb731f8e0;  1 drivers
v0000026eb72f9900_0 .net *"_ivl_33", 0 0, L_0000026eb73256d0;  1 drivers
L_0000026eb7340820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72f9d60_0 .net/2u *"_ivl_34", 11 0, L_0000026eb7340820;  1 drivers
v0000026eb72fb020_0 .net *"_ivl_36", 0 0, L_0000026eb731fac0;  1 drivers
v0000026eb72fa1c0_0 .net *"_ivl_39", 0 0, L_0000026eb7326620;  1 drivers
L_0000026eb73406b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72fb3e0_0 .net/2u *"_ivl_4", 11 0, L_0000026eb73406b8;  1 drivers
L_0000026eb7340868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000026eb72f90e0_0 .net/2u *"_ivl_40", 11 0, L_0000026eb7340868;  1 drivers
v0000026eb72fa580_0 .net *"_ivl_42", 0 0, L_0000026eb731e760;  1 drivers
v0000026eb72f9360_0 .net *"_ivl_45", 0 0, L_0000026eb7325a50;  1 drivers
L_0000026eb73408b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72fb2a0_0 .net/2u *"_ivl_46", 11 0, L_0000026eb73408b0;  1 drivers
v0000026eb72f9220_0 .net *"_ivl_48", 0 0, L_0000026eb731fa20;  1 drivers
L_0000026eb73408f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72f9ea0_0 .net/2u *"_ivl_52", 11 0, L_0000026eb73408f8;  1 drivers
L_0000026eb7340940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72f94a0_0 .net/2u *"_ivl_56", 11 0, L_0000026eb7340940;  1 drivers
v0000026eb72fa120_0 .net *"_ivl_6", 0 0, L_0000026eb731d7c0;  1 drivers
L_0000026eb7340988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000026eb72fa9e0_0 .net/2u *"_ivl_60", 11 0, L_0000026eb7340988;  1 drivers
L_0000026eb73409d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72fa620_0 .net/2u *"_ivl_64", 11 0, L_0000026eb73409d0;  1 drivers
L_0000026eb7340a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72faa80_0 .net/2u *"_ivl_68", 11 0, L_0000026eb7340a18;  1 drivers
L_0000026eb7340a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000026eb72fa800_0 .net/2u *"_ivl_72", 11 0, L_0000026eb7340a60;  1 drivers
v0000026eb72fa440_0 .net *"_ivl_74", 0 0, L_0000026eb731d900;  1 drivers
L_0000026eb7340aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72f95e0_0 .net/2u *"_ivl_76", 11 0, L_0000026eb7340aa8;  1 drivers
v0000026eb72fb340_0 .net *"_ivl_78", 0 0, L_0000026eb731f5c0;  1 drivers
v0000026eb72f9680_0 .net *"_ivl_81", 0 0, L_0000026eb73264d0;  1 drivers
L_0000026eb7340af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72faee0_0 .net/2u *"_ivl_82", 11 0, L_0000026eb7340af0;  1 drivers
v0000026eb72fab20_0 .net *"_ivl_84", 0 0, L_0000026eb731d9a0;  1 drivers
v0000026eb72fad00_0 .net *"_ivl_87", 0 0, L_0000026eb7325900;  1 drivers
L_0000026eb7340b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72fa260_0 .net/2u *"_ivl_88", 11 0, L_0000026eb7340b38;  1 drivers
v0000026eb72fabc0_0 .net *"_ivl_9", 0 0, L_0000026eb73263f0;  1 drivers
v0000026eb72fa6c0_0 .net *"_ivl_90", 0 0, L_0000026eb731f160;  1 drivers
v0000026eb72f9f40_0 .net *"_ivl_93", 0 0, L_0000026eb7326690;  1 drivers
L_0000026eb7340b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000026eb72fb700_0 .net/2u *"_ivl_94", 11 0, L_0000026eb7340b80;  1 drivers
v0000026eb72f9fe0_0 .net *"_ivl_96", 0 0, L_0000026eb731f7a0;  1 drivers
v0000026eb72f9720_0 .net *"_ivl_99", 0 0, L_0000026eb7326700;  1 drivers
v0000026eb72f9860_0 .net "is_beq", 0 0, L_0000026eb731ebc0;  alias, 1 drivers
v0000026eb72fa760_0 .net "is_bne", 0 0, L_0000026eb731fc00;  alias, 1 drivers
v0000026eb72fb520_0 .net "is_j", 0 0, L_0000026eb731f0c0;  alias, 1 drivers
v0000026eb72fb480_0 .net "is_jal", 0 0, L_0000026eb731ee40;  alias, 1 drivers
v0000026eb72f99a0_0 .net "is_jr", 0 0, L_0000026eb731ed00;  alias, 1 drivers
v0000026eb72fa8a0_0 .net "is_oper2_immed", 0 0, L_0000026eb73262a0;  alias, 1 drivers
v0000026eb72fa940_0 .net "memread", 0 0, L_0000026eb731d4a0;  alias, 1 drivers
v0000026eb72fb7a0_0 .net "memwrite", 0 0, L_0000026eb731da40;  alias, 1 drivers
v0000026eb72fac60_0 .net "regwrite", 0 0, L_0000026eb731f660;  alias, 1 drivers
L_0000026eb731f480 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb7340670;
L_0000026eb731d7c0 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb73406b8;
L_0000026eb731d860 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb7340700;
L_0000026eb731e9e0 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb7340748;
L_0000026eb731eb20 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb7340790;
L_0000026eb731f8e0 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb73407d8;
L_0000026eb731fac0 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb7340820;
L_0000026eb731e760 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb7340868;
L_0000026eb731fa20 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb73408b0;
L_0000026eb731ebc0 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb73408f8;
L_0000026eb731fc00 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb7340940;
L_0000026eb731ed00 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb7340988;
L_0000026eb731ee40 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb73409d0;
L_0000026eb731f0c0 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb7340a18;
L_0000026eb731d900 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb7340a60;
L_0000026eb731f5c0 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb7340aa8;
L_0000026eb731d9a0 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb7340af0;
L_0000026eb731f160 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb7340b38;
L_0000026eb731f7a0 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb7340b80;
L_0000026eb731f660 .reduce/nor L_0000026eb7326700;
L_0000026eb731d4a0 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb7340bc8;
L_0000026eb731da40 .cmp/eq 12, v0000026eb730b3f0_0, L_0000026eb7340c10;
S_0000026eb72f0030 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000026eb72f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000026eb730a390 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026eb730a3c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026eb730a400 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026eb730a438 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026eb730a470 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026eb730a4a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026eb730a4e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026eb730a518 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026eb730a550 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026eb730a588 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026eb730a5c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026eb730a5f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026eb730a630 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026eb730a668 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026eb730a6a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026eb730a6d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026eb730a710 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026eb730a748 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026eb730a780 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026eb730a7b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026eb730a7f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026eb730a828 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026eb730a860 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026eb730a898 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026eb730a8d0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026eb72faf80_0 .var "Immed", 31 0;
v0000026eb72fb0c0_0 .net "Inst", 31 0, v0000026eb72fe400_0;  alias, 1 drivers
v0000026eb72fb160_0 .net "opcode", 11 0, v0000026eb730b3f0_0;  alias, 1 drivers
E_0000026eb7269aa0 .event anyedge, v0000026eb72f36d0_0, v0000026eb72fb0c0_0;
S_0000026eb72f04e0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000026eb72f01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000026eb72fd000_0 .var "Read_data1", 31 0;
v0000026eb72fc6a0_0 .var "Read_data2", 31 0;
v0000026eb72fbca0_0 .net "Read_reg1", 4 0, v0000026eb730bfd0_0;  alias, 1 drivers
v0000026eb72fba20_0 .net "Read_reg2", 4 0, v0000026eb730cf70_0;  alias, 1 drivers
v0000026eb72fbde0_0 .net "Write_data", 31 0, L_0000026eb73aaac0;  alias, 1 drivers
v0000026eb72fd500_0 .net "Write_en", 0 0, v0000026eb730ef50_0;  alias, 1 drivers
v0000026eb72fca60_0 .net "Write_reg", 4 0, v0000026eb730e230_0;  alias, 1 drivers
v0000026eb72fb8e0_0 .net "clk", 0 0, L_0000026eb7261000;  alias, 1 drivers
v0000026eb72fcf60_0 .var/i "i", 31 0;
v0000026eb72fd320 .array "reg_file", 0 31, 31 0;
v0000026eb72fb840_0 .net "rst", 0 0, v0000026eb7322720_0;  alias, 1 drivers
E_0000026eb726a260 .event posedge, v0000026eb72f68e0_0;
S_0000026eb72f0990 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000026eb72f04e0;
 .timescale 0 0;
v0000026eb72fc1a0_0 .var/i "i", 31 0;
S_0000026eb72f0800 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000026eb70b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000026eb730a910 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026eb730a948 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026eb730a980 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026eb730a9b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026eb730a9f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026eb730aa28 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026eb730aa60 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026eb730aa98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026eb730aad0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026eb730ab08 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026eb730ab40 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026eb730ab78 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026eb730abb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026eb730abe8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026eb730ac20 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026eb730ac58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026eb730ac90 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026eb730acc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026eb730ad00 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026eb730ad38 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026eb730ad70 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026eb730ada8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026eb730ade0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026eb730ae18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026eb730ae50 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026eb72fe400_0 .var "ID_INST", 31 0;
v0000026eb72fe720_0 .var "ID_PC", 31 0;
v0000026eb730b3f0_0 .var "ID_opcode", 11 0;
v0000026eb730c430_0 .var "ID_rd_ind", 4 0;
v0000026eb730bfd0_0 .var "ID_rs1_ind", 4 0;
v0000026eb730cf70_0 .var "ID_rs2_ind", 4 0;
v0000026eb730bb70_0 .net "IF_FLUSH", 0 0, v0000026eb72f9c20_0;  alias, 1 drivers
v0000026eb730ce30_0 .net "IF_INST", 31 0, L_0000026eb7325cf0;  alias, 1 drivers
v0000026eb730b7b0_0 .net "IF_PC", 31 0, v0000026eb730d0b0_0;  alias, 1 drivers
v0000026eb730c070_0 .net "clk", 0 0, L_0000026eb7326e70;  1 drivers
v0000026eb730d010_0 .net "if_id_Write", 0 0, v0000026eb72f9ae0_0;  alias, 1 drivers
v0000026eb730bcb0_0 .net "rst", 0 0, v0000026eb7322720_0;  alias, 1 drivers
E_0000026eb726a7e0 .event posedge, v0000026eb72e5ab0_0, v0000026eb730c070_0;
S_0000026eb72f1480 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000026eb70b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000026eb730fa90_0 .net "EX1_PFC", 31 0, L_0000026eb7320e20;  alias, 1 drivers
v0000026eb730fb30_0 .net "EX2_PFC", 31 0, v0000026eb72f22d0_0;  alias, 1 drivers
v0000026eb730f770_0 .net "ID_PFC", 31 0, L_0000026eb731ec60;  alias, 1 drivers
v0000026eb730dc90_0 .net "PC_src", 2 0, L_0000026eb731f200;  alias, 1 drivers
v0000026eb730f4f0_0 .net "PC_write", 0 0, v0000026eb72fa3a0_0;  alias, 1 drivers
L_0000026eb7340088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026eb730f810_0 .net/2u *"_ivl_0", 31 0, L_0000026eb7340088;  1 drivers
v0000026eb730e910_0 .net "clk", 0 0, L_0000026eb7261000;  alias, 1 drivers
v0000026eb730fdb0_0 .net "inst", 31 0, L_0000026eb7325cf0;  alias, 1 drivers
v0000026eb730f310_0 .net "inst_mem_in", 31 0, v0000026eb730d0b0_0;  alias, 1 drivers
v0000026eb730eaf0_0 .net "pc_reg_in", 31 0, L_0000026eb7326000;  1 drivers
v0000026eb730fe50_0 .net "rst", 0 0, v0000026eb7322720_0;  alias, 1 drivers
L_0000026eb731f700 .arith/sum 32, v0000026eb730d0b0_0, L_0000026eb7340088;
S_0000026eb72f0b20 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000026eb72f1480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000026eb7325cf0 .functor BUFZ 32, L_0000026eb731fb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026eb730cc50_0 .net "Data_Out", 31 0, L_0000026eb7325cf0;  alias, 1 drivers
v0000026eb730d290 .array "InstMem", 0 1023, 31 0;
v0000026eb730c250_0 .net *"_ivl_0", 31 0, L_0000026eb731fb60;  1 drivers
v0000026eb730b710_0 .net *"_ivl_3", 9 0, L_0000026eb731eee0;  1 drivers
v0000026eb730b850_0 .net *"_ivl_4", 11 0, L_0000026eb731dea0;  1 drivers
L_0000026eb73401a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026eb730d330_0 .net *"_ivl_7", 1 0, L_0000026eb73401a8;  1 drivers
v0000026eb730b990_0 .net "addr", 31 0, v0000026eb730d0b0_0;  alias, 1 drivers
v0000026eb730d150_0 .net "clk", 0 0, L_0000026eb7261000;  alias, 1 drivers
v0000026eb730cbb0_0 .var/i "i", 31 0;
L_0000026eb731fb60 .array/port v0000026eb730d290, L_0000026eb731dea0;
L_0000026eb731eee0 .part v0000026eb730d0b0_0, 0, 10;
L_0000026eb731dea0 .concat [ 10 2 0 0], L_0000026eb731eee0, L_0000026eb73401a8;
S_0000026eb72f0cb0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000026eb72f1480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000026eb7269a20 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000026eb730c7f0_0 .net "DataIn", 31 0, L_0000026eb7326000;  alias, 1 drivers
v0000026eb730d0b0_0 .var "DataOut", 31 0;
v0000026eb730c750_0 .net "PC_Write", 0 0, v0000026eb72fa3a0_0;  alias, 1 drivers
v0000026eb730c110_0 .net "clk", 0 0, L_0000026eb7261000;  alias, 1 drivers
v0000026eb730c610_0 .net "rst", 0 0, v0000026eb7322720_0;  alias, 1 drivers
S_0000026eb72f17a0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000026eb72f1480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000026eb726a4a0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000026eb7262500 .functor NOT 1, L_0000026eb7325380, C4<0>, C4<0>, C4<0>;
L_0000026eb7262490 .functor NOT 1, L_0000026eb7324e80, C4<0>, C4<0>, C4<0>;
L_0000026eb72625e0 .functor AND 1, L_0000026eb7262500, L_0000026eb7262490, C4<1>, C4<1>;
L_0000026eb71fe250 .functor NOT 1, L_0000026eb7324fc0, C4<0>, C4<0>, C4<0>;
L_0000026eb71fef00 .functor AND 1, L_0000026eb72625e0, L_0000026eb71fe250, C4<1>, C4<1>;
L_0000026eb71fe560 .functor AND 32, L_0000026eb7325060, L_0000026eb731f700, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026eb71fefe0 .functor NOT 1, L_0000026eb7325100, C4<0>, C4<0>, C4<0>;
L_0000026eb7325e40 .functor NOT 1, L_0000026eb7325240, C4<0>, C4<0>, C4<0>;
L_0000026eb7325c10 .functor AND 1, L_0000026eb71fefe0, L_0000026eb7325e40, C4<1>, C4<1>;
L_0000026eb7325510 .functor AND 1, L_0000026eb7325c10, L_0000026eb7324d40, C4<1>, C4<1>;
L_0000026eb7325b30 .functor AND 32, L_0000026eb73252e0, L_0000026eb731ec60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026eb7326850 .functor OR 32, L_0000026eb71fe560, L_0000026eb7325b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026eb7326bd0 .functor NOT 1, L_0000026eb7324de0, C4<0>, C4<0>, C4<0>;
L_0000026eb73268c0 .functor AND 1, L_0000026eb7326bd0, L_0000026eb7324ca0, C4<1>, C4<1>;
L_0000026eb7325740 .functor NOT 1, L_0000026eb731e620, C4<0>, C4<0>, C4<0>;
L_0000026eb73260e0 .functor AND 1, L_0000026eb73268c0, L_0000026eb7325740, C4<1>, C4<1>;
L_0000026eb7325f20 .functor AND 32, L_0000026eb731de00, v0000026eb730d0b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026eb7326070 .functor OR 32, L_0000026eb7326850, L_0000026eb7325f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026eb7325f90 .functor NOT 1, L_0000026eb731dfe0, C4<0>, C4<0>, C4<0>;
L_0000026eb7326310 .functor AND 1, L_0000026eb7325f90, L_0000026eb731eda0, C4<1>, C4<1>;
L_0000026eb7326460 .functor AND 1, L_0000026eb7326310, L_0000026eb731f520, C4<1>, C4<1>;
L_0000026eb7325eb0 .functor AND 32, L_0000026eb731e800, L_0000026eb7320e20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026eb7326c40 .functor OR 32, L_0000026eb7326070, L_0000026eb7325eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026eb7325ba0 .functor NOT 1, L_0000026eb731dc20, C4<0>, C4<0>, C4<0>;
L_0000026eb7325c80 .functor AND 1, L_0000026eb731e080, L_0000026eb7325ba0, C4<1>, C4<1>;
L_0000026eb73257b0 .functor NOT 1, L_0000026eb731d5e0, C4<0>, C4<0>, C4<0>;
L_0000026eb7325ac0 .functor AND 1, L_0000026eb7325c80, L_0000026eb73257b0, C4<1>, C4<1>;
L_0000026eb7326770 .functor AND 32, L_0000026eb731dd60, v0000026eb72f22d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026eb7326000 .functor OR 32, L_0000026eb7326c40, L_0000026eb7326770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026eb730c6b0_0 .net *"_ivl_1", 0 0, L_0000026eb7325380;  1 drivers
v0000026eb730b670_0 .net *"_ivl_11", 0 0, L_0000026eb7324fc0;  1 drivers
v0000026eb730c1b0_0 .net *"_ivl_12", 0 0, L_0000026eb71fe250;  1 drivers
v0000026eb730b8f0_0 .net *"_ivl_14", 0 0, L_0000026eb71fef00;  1 drivers
v0000026eb730ccf0_0 .net *"_ivl_16", 31 0, L_0000026eb7325060;  1 drivers
v0000026eb730ba30_0 .net *"_ivl_18", 31 0, L_0000026eb71fe560;  1 drivers
v0000026eb730c890_0 .net *"_ivl_2", 0 0, L_0000026eb7262500;  1 drivers
v0000026eb730c390_0 .net *"_ivl_21", 0 0, L_0000026eb7325100;  1 drivers
v0000026eb730bd50_0 .net *"_ivl_22", 0 0, L_0000026eb71fefe0;  1 drivers
v0000026eb730af90_0 .net *"_ivl_25", 0 0, L_0000026eb7325240;  1 drivers
v0000026eb730c570_0 .net *"_ivl_26", 0 0, L_0000026eb7325e40;  1 drivers
v0000026eb730bdf0_0 .net *"_ivl_28", 0 0, L_0000026eb7325c10;  1 drivers
v0000026eb730c2f0_0 .net *"_ivl_31", 0 0, L_0000026eb7324d40;  1 drivers
v0000026eb730be90_0 .net *"_ivl_32", 0 0, L_0000026eb7325510;  1 drivers
v0000026eb730b490_0 .net *"_ivl_34", 31 0, L_0000026eb73252e0;  1 drivers
v0000026eb730c4d0_0 .net *"_ivl_36", 31 0, L_0000026eb7325b30;  1 drivers
v0000026eb730bf30_0 .net *"_ivl_38", 31 0, L_0000026eb7326850;  1 drivers
v0000026eb730ca70_0 .net *"_ivl_41", 0 0, L_0000026eb7324de0;  1 drivers
v0000026eb730c930_0 .net *"_ivl_42", 0 0, L_0000026eb7326bd0;  1 drivers
v0000026eb730b030_0 .net *"_ivl_45", 0 0, L_0000026eb7324ca0;  1 drivers
v0000026eb730bad0_0 .net *"_ivl_46", 0 0, L_0000026eb73268c0;  1 drivers
v0000026eb730b170_0 .net *"_ivl_49", 0 0, L_0000026eb731e620;  1 drivers
v0000026eb730c9d0_0 .net *"_ivl_5", 0 0, L_0000026eb7324e80;  1 drivers
v0000026eb730d3d0_0 .net *"_ivl_50", 0 0, L_0000026eb7325740;  1 drivers
v0000026eb730cb10_0 .net *"_ivl_52", 0 0, L_0000026eb73260e0;  1 drivers
v0000026eb730cd90_0 .net *"_ivl_54", 31 0, L_0000026eb731de00;  1 drivers
v0000026eb730ced0_0 .net *"_ivl_56", 31 0, L_0000026eb7325f20;  1 drivers
v0000026eb730d1f0_0 .net *"_ivl_58", 31 0, L_0000026eb7326070;  1 drivers
v0000026eb730b530_0 .net *"_ivl_6", 0 0, L_0000026eb7262490;  1 drivers
v0000026eb730d470_0 .net *"_ivl_61", 0 0, L_0000026eb731dfe0;  1 drivers
v0000026eb730b210_0 .net *"_ivl_62", 0 0, L_0000026eb7325f90;  1 drivers
v0000026eb730d510_0 .net *"_ivl_65", 0 0, L_0000026eb731eda0;  1 drivers
v0000026eb730d5b0_0 .net *"_ivl_66", 0 0, L_0000026eb7326310;  1 drivers
v0000026eb730d650_0 .net *"_ivl_69", 0 0, L_0000026eb731f520;  1 drivers
v0000026eb730aef0_0 .net *"_ivl_70", 0 0, L_0000026eb7326460;  1 drivers
v0000026eb730b0d0_0 .net *"_ivl_72", 31 0, L_0000026eb731e800;  1 drivers
v0000026eb730b2b0_0 .net *"_ivl_74", 31 0, L_0000026eb7325eb0;  1 drivers
v0000026eb730b350_0 .net *"_ivl_76", 31 0, L_0000026eb7326c40;  1 drivers
v0000026eb730b5d0_0 .net *"_ivl_79", 0 0, L_0000026eb731e080;  1 drivers
v0000026eb730e690_0 .net *"_ivl_8", 0 0, L_0000026eb72625e0;  1 drivers
v0000026eb730ec30_0 .net *"_ivl_81", 0 0, L_0000026eb731dc20;  1 drivers
v0000026eb730fc70_0 .net *"_ivl_82", 0 0, L_0000026eb7325ba0;  1 drivers
v0000026eb730ea50_0 .net *"_ivl_84", 0 0, L_0000026eb7325c80;  1 drivers
v0000026eb730db50_0 .net *"_ivl_87", 0 0, L_0000026eb731d5e0;  1 drivers
v0000026eb730f9f0_0 .net *"_ivl_88", 0 0, L_0000026eb73257b0;  1 drivers
v0000026eb730e9b0_0 .net *"_ivl_90", 0 0, L_0000026eb7325ac0;  1 drivers
v0000026eb730fd10_0 .net *"_ivl_92", 31 0, L_0000026eb731dd60;  1 drivers
v0000026eb730eeb0_0 .net *"_ivl_94", 31 0, L_0000026eb7326770;  1 drivers
v0000026eb730e050_0 .net "ina", 31 0, L_0000026eb731f700;  1 drivers
v0000026eb730f090_0 .net "inb", 31 0, L_0000026eb731ec60;  alias, 1 drivers
v0000026eb730f270_0 .net "inc", 31 0, v0000026eb730d0b0_0;  alias, 1 drivers
v0000026eb730de70_0 .net "ind", 31 0, L_0000026eb7320e20;  alias, 1 drivers
v0000026eb730dfb0_0 .net "ine", 31 0, v0000026eb72f22d0_0;  alias, 1 drivers
L_0000026eb73400d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026eb730f1d0_0 .net "inf", 31 0, L_0000026eb73400d0;  1 drivers
L_0000026eb7340118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026eb730e370_0 .net "ing", 31 0, L_0000026eb7340118;  1 drivers
L_0000026eb7340160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026eb730e730_0 .net "inh", 31 0, L_0000026eb7340160;  1 drivers
v0000026eb730df10_0 .net "out", 31 0, L_0000026eb7326000;  alias, 1 drivers
v0000026eb730eff0_0 .net "sel", 2 0, L_0000026eb731f200;  alias, 1 drivers
L_0000026eb7325380 .part L_0000026eb731f200, 2, 1;
L_0000026eb7324e80 .part L_0000026eb731f200, 1, 1;
L_0000026eb7324fc0 .part L_0000026eb731f200, 0, 1;
LS_0000026eb7325060_0_0 .concat [ 1 1 1 1], L_0000026eb71fef00, L_0000026eb71fef00, L_0000026eb71fef00, L_0000026eb71fef00;
LS_0000026eb7325060_0_4 .concat [ 1 1 1 1], L_0000026eb71fef00, L_0000026eb71fef00, L_0000026eb71fef00, L_0000026eb71fef00;
LS_0000026eb7325060_0_8 .concat [ 1 1 1 1], L_0000026eb71fef00, L_0000026eb71fef00, L_0000026eb71fef00, L_0000026eb71fef00;
LS_0000026eb7325060_0_12 .concat [ 1 1 1 1], L_0000026eb71fef00, L_0000026eb71fef00, L_0000026eb71fef00, L_0000026eb71fef00;
LS_0000026eb7325060_0_16 .concat [ 1 1 1 1], L_0000026eb71fef00, L_0000026eb71fef00, L_0000026eb71fef00, L_0000026eb71fef00;
LS_0000026eb7325060_0_20 .concat [ 1 1 1 1], L_0000026eb71fef00, L_0000026eb71fef00, L_0000026eb71fef00, L_0000026eb71fef00;
LS_0000026eb7325060_0_24 .concat [ 1 1 1 1], L_0000026eb71fef00, L_0000026eb71fef00, L_0000026eb71fef00, L_0000026eb71fef00;
LS_0000026eb7325060_0_28 .concat [ 1 1 1 1], L_0000026eb71fef00, L_0000026eb71fef00, L_0000026eb71fef00, L_0000026eb71fef00;
LS_0000026eb7325060_1_0 .concat [ 4 4 4 4], LS_0000026eb7325060_0_0, LS_0000026eb7325060_0_4, LS_0000026eb7325060_0_8, LS_0000026eb7325060_0_12;
LS_0000026eb7325060_1_4 .concat [ 4 4 4 4], LS_0000026eb7325060_0_16, LS_0000026eb7325060_0_20, LS_0000026eb7325060_0_24, LS_0000026eb7325060_0_28;
L_0000026eb7325060 .concat [ 16 16 0 0], LS_0000026eb7325060_1_0, LS_0000026eb7325060_1_4;
L_0000026eb7325100 .part L_0000026eb731f200, 2, 1;
L_0000026eb7325240 .part L_0000026eb731f200, 1, 1;
L_0000026eb7324d40 .part L_0000026eb731f200, 0, 1;
LS_0000026eb73252e0_0_0 .concat [ 1 1 1 1], L_0000026eb7325510, L_0000026eb7325510, L_0000026eb7325510, L_0000026eb7325510;
LS_0000026eb73252e0_0_4 .concat [ 1 1 1 1], L_0000026eb7325510, L_0000026eb7325510, L_0000026eb7325510, L_0000026eb7325510;
LS_0000026eb73252e0_0_8 .concat [ 1 1 1 1], L_0000026eb7325510, L_0000026eb7325510, L_0000026eb7325510, L_0000026eb7325510;
LS_0000026eb73252e0_0_12 .concat [ 1 1 1 1], L_0000026eb7325510, L_0000026eb7325510, L_0000026eb7325510, L_0000026eb7325510;
LS_0000026eb73252e0_0_16 .concat [ 1 1 1 1], L_0000026eb7325510, L_0000026eb7325510, L_0000026eb7325510, L_0000026eb7325510;
LS_0000026eb73252e0_0_20 .concat [ 1 1 1 1], L_0000026eb7325510, L_0000026eb7325510, L_0000026eb7325510, L_0000026eb7325510;
LS_0000026eb73252e0_0_24 .concat [ 1 1 1 1], L_0000026eb7325510, L_0000026eb7325510, L_0000026eb7325510, L_0000026eb7325510;
LS_0000026eb73252e0_0_28 .concat [ 1 1 1 1], L_0000026eb7325510, L_0000026eb7325510, L_0000026eb7325510, L_0000026eb7325510;
LS_0000026eb73252e0_1_0 .concat [ 4 4 4 4], LS_0000026eb73252e0_0_0, LS_0000026eb73252e0_0_4, LS_0000026eb73252e0_0_8, LS_0000026eb73252e0_0_12;
LS_0000026eb73252e0_1_4 .concat [ 4 4 4 4], LS_0000026eb73252e0_0_16, LS_0000026eb73252e0_0_20, LS_0000026eb73252e0_0_24, LS_0000026eb73252e0_0_28;
L_0000026eb73252e0 .concat [ 16 16 0 0], LS_0000026eb73252e0_1_0, LS_0000026eb73252e0_1_4;
L_0000026eb7324de0 .part L_0000026eb731f200, 2, 1;
L_0000026eb7324ca0 .part L_0000026eb731f200, 1, 1;
L_0000026eb731e620 .part L_0000026eb731f200, 0, 1;
LS_0000026eb731de00_0_0 .concat [ 1 1 1 1], L_0000026eb73260e0, L_0000026eb73260e0, L_0000026eb73260e0, L_0000026eb73260e0;
LS_0000026eb731de00_0_4 .concat [ 1 1 1 1], L_0000026eb73260e0, L_0000026eb73260e0, L_0000026eb73260e0, L_0000026eb73260e0;
LS_0000026eb731de00_0_8 .concat [ 1 1 1 1], L_0000026eb73260e0, L_0000026eb73260e0, L_0000026eb73260e0, L_0000026eb73260e0;
LS_0000026eb731de00_0_12 .concat [ 1 1 1 1], L_0000026eb73260e0, L_0000026eb73260e0, L_0000026eb73260e0, L_0000026eb73260e0;
LS_0000026eb731de00_0_16 .concat [ 1 1 1 1], L_0000026eb73260e0, L_0000026eb73260e0, L_0000026eb73260e0, L_0000026eb73260e0;
LS_0000026eb731de00_0_20 .concat [ 1 1 1 1], L_0000026eb73260e0, L_0000026eb73260e0, L_0000026eb73260e0, L_0000026eb73260e0;
LS_0000026eb731de00_0_24 .concat [ 1 1 1 1], L_0000026eb73260e0, L_0000026eb73260e0, L_0000026eb73260e0, L_0000026eb73260e0;
LS_0000026eb731de00_0_28 .concat [ 1 1 1 1], L_0000026eb73260e0, L_0000026eb73260e0, L_0000026eb73260e0, L_0000026eb73260e0;
LS_0000026eb731de00_1_0 .concat [ 4 4 4 4], LS_0000026eb731de00_0_0, LS_0000026eb731de00_0_4, LS_0000026eb731de00_0_8, LS_0000026eb731de00_0_12;
LS_0000026eb731de00_1_4 .concat [ 4 4 4 4], LS_0000026eb731de00_0_16, LS_0000026eb731de00_0_20, LS_0000026eb731de00_0_24, LS_0000026eb731de00_0_28;
L_0000026eb731de00 .concat [ 16 16 0 0], LS_0000026eb731de00_1_0, LS_0000026eb731de00_1_4;
L_0000026eb731dfe0 .part L_0000026eb731f200, 2, 1;
L_0000026eb731eda0 .part L_0000026eb731f200, 1, 1;
L_0000026eb731f520 .part L_0000026eb731f200, 0, 1;
LS_0000026eb731e800_0_0 .concat [ 1 1 1 1], L_0000026eb7326460, L_0000026eb7326460, L_0000026eb7326460, L_0000026eb7326460;
LS_0000026eb731e800_0_4 .concat [ 1 1 1 1], L_0000026eb7326460, L_0000026eb7326460, L_0000026eb7326460, L_0000026eb7326460;
LS_0000026eb731e800_0_8 .concat [ 1 1 1 1], L_0000026eb7326460, L_0000026eb7326460, L_0000026eb7326460, L_0000026eb7326460;
LS_0000026eb731e800_0_12 .concat [ 1 1 1 1], L_0000026eb7326460, L_0000026eb7326460, L_0000026eb7326460, L_0000026eb7326460;
LS_0000026eb731e800_0_16 .concat [ 1 1 1 1], L_0000026eb7326460, L_0000026eb7326460, L_0000026eb7326460, L_0000026eb7326460;
LS_0000026eb731e800_0_20 .concat [ 1 1 1 1], L_0000026eb7326460, L_0000026eb7326460, L_0000026eb7326460, L_0000026eb7326460;
LS_0000026eb731e800_0_24 .concat [ 1 1 1 1], L_0000026eb7326460, L_0000026eb7326460, L_0000026eb7326460, L_0000026eb7326460;
LS_0000026eb731e800_0_28 .concat [ 1 1 1 1], L_0000026eb7326460, L_0000026eb7326460, L_0000026eb7326460, L_0000026eb7326460;
LS_0000026eb731e800_1_0 .concat [ 4 4 4 4], LS_0000026eb731e800_0_0, LS_0000026eb731e800_0_4, LS_0000026eb731e800_0_8, LS_0000026eb731e800_0_12;
LS_0000026eb731e800_1_4 .concat [ 4 4 4 4], LS_0000026eb731e800_0_16, LS_0000026eb731e800_0_20, LS_0000026eb731e800_0_24, LS_0000026eb731e800_0_28;
L_0000026eb731e800 .concat [ 16 16 0 0], LS_0000026eb731e800_1_0, LS_0000026eb731e800_1_4;
L_0000026eb731e080 .part L_0000026eb731f200, 2, 1;
L_0000026eb731dc20 .part L_0000026eb731f200, 1, 1;
L_0000026eb731d5e0 .part L_0000026eb731f200, 0, 1;
LS_0000026eb731dd60_0_0 .concat [ 1 1 1 1], L_0000026eb7325ac0, L_0000026eb7325ac0, L_0000026eb7325ac0, L_0000026eb7325ac0;
LS_0000026eb731dd60_0_4 .concat [ 1 1 1 1], L_0000026eb7325ac0, L_0000026eb7325ac0, L_0000026eb7325ac0, L_0000026eb7325ac0;
LS_0000026eb731dd60_0_8 .concat [ 1 1 1 1], L_0000026eb7325ac0, L_0000026eb7325ac0, L_0000026eb7325ac0, L_0000026eb7325ac0;
LS_0000026eb731dd60_0_12 .concat [ 1 1 1 1], L_0000026eb7325ac0, L_0000026eb7325ac0, L_0000026eb7325ac0, L_0000026eb7325ac0;
LS_0000026eb731dd60_0_16 .concat [ 1 1 1 1], L_0000026eb7325ac0, L_0000026eb7325ac0, L_0000026eb7325ac0, L_0000026eb7325ac0;
LS_0000026eb731dd60_0_20 .concat [ 1 1 1 1], L_0000026eb7325ac0, L_0000026eb7325ac0, L_0000026eb7325ac0, L_0000026eb7325ac0;
LS_0000026eb731dd60_0_24 .concat [ 1 1 1 1], L_0000026eb7325ac0, L_0000026eb7325ac0, L_0000026eb7325ac0, L_0000026eb7325ac0;
LS_0000026eb731dd60_0_28 .concat [ 1 1 1 1], L_0000026eb7325ac0, L_0000026eb7325ac0, L_0000026eb7325ac0, L_0000026eb7325ac0;
LS_0000026eb731dd60_1_0 .concat [ 4 4 4 4], LS_0000026eb731dd60_0_0, LS_0000026eb731dd60_0_4, LS_0000026eb731dd60_0_8, LS_0000026eb731dd60_0_12;
LS_0000026eb731dd60_1_4 .concat [ 4 4 4 4], LS_0000026eb731dd60_0_16, LS_0000026eb731dd60_0_20, LS_0000026eb731dd60_0_24, LS_0000026eb731dd60_0_28;
L_0000026eb731dd60 .concat [ 16 16 0 0], LS_0000026eb731dd60_1_0, LS_0000026eb731dd60_1_4;
S_0000026eb72f1ac0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_0000026eb70b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000026eb730f3b0_0 .net "Write_Data", 31 0, v0000026eb72e5970_0;  alias, 1 drivers
v0000026eb730d790_0 .net "addr", 31 0, v0000026eb72e5dd0_0;  alias, 1 drivers
v0000026eb730f450_0 .net "clk", 0 0, L_0000026eb7261000;  alias, 1 drivers
v0000026eb730dbf0_0 .net "mem_out", 31 0, v0000026eb730d6f0_0;  alias, 1 drivers
v0000026eb730dd30_0 .net "mem_read", 0 0, v0000026eb72e5470_0;  alias, 1 drivers
v0000026eb730e7d0_0 .net "mem_write", 0 0, v0000026eb72e5c90_0;  alias, 1 drivers
S_0000026eb72f1160 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000026eb72f1ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000026eb730f6d0 .array "DataMem", 1023 0, 31 0;
v0000026eb730f130_0 .net "Data_In", 31 0, v0000026eb72e5970_0;  alias, 1 drivers
v0000026eb730d6f0_0 .var "Data_Out", 31 0;
v0000026eb730f8b0_0 .net "Write_en", 0 0, v0000026eb72e5c90_0;  alias, 1 drivers
v0000026eb730e0f0_0 .net "addr", 31 0, v0000026eb72e5dd0_0;  alias, 1 drivers
v0000026eb730f630_0 .net "clk", 0 0, L_0000026eb7261000;  alias, 1 drivers
v0000026eb730ecd0_0 .var/i "i", 31 0;
S_0000026eb72f1610 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_0000026eb70b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000026eb731cec0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026eb731cef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026eb731cf30 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026eb731cf68 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026eb731cfa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026eb731cfd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026eb731d010 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026eb731d048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026eb731d080 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026eb731d0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026eb731d0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026eb731d128 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026eb731d160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026eb731d198 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026eb731d1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026eb731d208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026eb731d240 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026eb731d278 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026eb731d2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026eb731d2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026eb731d320 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026eb731d358 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026eb731d390 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026eb731d3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026eb731d400 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026eb730e2d0_0 .net "MEM_ALU_OUT", 31 0, v0000026eb72e5dd0_0;  alias, 1 drivers
v0000026eb730f950_0 .net "MEM_Data_mem_out", 31 0, v0000026eb730d6f0_0;  alias, 1 drivers
v0000026eb730f590_0 .net "MEM_memread", 0 0, v0000026eb72e5470_0;  alias, 1 drivers
v0000026eb730e190_0 .net "MEM_opcode", 11 0, v0000026eb72e58d0_0;  alias, 1 drivers
v0000026eb730fbd0_0 .net "MEM_rd_ind", 4 0, v0000026eb72e56f0_0;  alias, 1 drivers
v0000026eb730d830_0 .net "MEM_rd_indzero", 0 0, v0000026eb72e5330_0;  alias, 1 drivers
v0000026eb730ee10_0 .net "MEM_regwrite", 0 0, v0000026eb72e4750_0;  alias, 1 drivers
v0000026eb730dab0_0 .var "WB_ALU_OUT", 31 0;
v0000026eb730d8d0_0 .var "WB_Data_mem_out", 31 0;
v0000026eb730d970_0 .var "WB_memread", 0 0;
v0000026eb730e230_0 .var "WB_rd_ind", 4 0;
v0000026eb730da10_0 .var "WB_rd_indzero", 0 0;
v0000026eb730ef50_0 .var "WB_regwrite", 0 0;
v0000026eb730eb90_0 .net "clk", 0 0, L_0000026eb738fff0;  1 drivers
v0000026eb730ddd0_0 .var "hlt", 0 0;
v0000026eb730e410_0 .net "rst", 0 0, v0000026eb7322720_0;  alias, 1 drivers
E_0000026eb7269ea0 .event posedge, v0000026eb72e5ab0_0, v0000026eb730eb90_0;
S_0000026eb72efd10 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_0000026eb70b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000026eb7390060 .functor AND 32, v0000026eb730d8d0_0, L_0000026eb7394890, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026eb7390140 .functor NOT 1, v0000026eb730d970_0, C4<0>, C4<0>, C4<0>;
L_0000026eb7390290 .functor AND 32, v0000026eb730dab0_0, L_0000026eb7392c70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026eb73aaac0 .functor OR 32, L_0000026eb7390060, L_0000026eb7390290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026eb730e4b0_0 .net "Write_Data_RegFile", 31 0, L_0000026eb73aaac0;  alias, 1 drivers
v0000026eb730e550_0 .net *"_ivl_0", 31 0, L_0000026eb7394890;  1 drivers
v0000026eb730e5f0_0 .net *"_ivl_2", 31 0, L_0000026eb7390060;  1 drivers
v0000026eb730e870_0 .net *"_ivl_4", 0 0, L_0000026eb7390140;  1 drivers
v0000026eb730ed70_0 .net *"_ivl_6", 31 0, L_0000026eb7392c70;  1 drivers
v0000026eb7310670_0 .net *"_ivl_8", 31 0, L_0000026eb7390290;  1 drivers
v0000026eb73107b0_0 .net "alu_out", 31 0, v0000026eb730dab0_0;  alias, 1 drivers
v0000026eb73119d0_0 .net "mem_out", 31 0, v0000026eb730d8d0_0;  alias, 1 drivers
v0000026eb7310b70_0 .net "mem_read", 0 0, v0000026eb730d970_0;  alias, 1 drivers
LS_0000026eb7394890_0_0 .concat [ 1 1 1 1], v0000026eb730d970_0, v0000026eb730d970_0, v0000026eb730d970_0, v0000026eb730d970_0;
LS_0000026eb7394890_0_4 .concat [ 1 1 1 1], v0000026eb730d970_0, v0000026eb730d970_0, v0000026eb730d970_0, v0000026eb730d970_0;
LS_0000026eb7394890_0_8 .concat [ 1 1 1 1], v0000026eb730d970_0, v0000026eb730d970_0, v0000026eb730d970_0, v0000026eb730d970_0;
LS_0000026eb7394890_0_12 .concat [ 1 1 1 1], v0000026eb730d970_0, v0000026eb730d970_0, v0000026eb730d970_0, v0000026eb730d970_0;
LS_0000026eb7394890_0_16 .concat [ 1 1 1 1], v0000026eb730d970_0, v0000026eb730d970_0, v0000026eb730d970_0, v0000026eb730d970_0;
LS_0000026eb7394890_0_20 .concat [ 1 1 1 1], v0000026eb730d970_0, v0000026eb730d970_0, v0000026eb730d970_0, v0000026eb730d970_0;
LS_0000026eb7394890_0_24 .concat [ 1 1 1 1], v0000026eb730d970_0, v0000026eb730d970_0, v0000026eb730d970_0, v0000026eb730d970_0;
LS_0000026eb7394890_0_28 .concat [ 1 1 1 1], v0000026eb730d970_0, v0000026eb730d970_0, v0000026eb730d970_0, v0000026eb730d970_0;
LS_0000026eb7394890_1_0 .concat [ 4 4 4 4], LS_0000026eb7394890_0_0, LS_0000026eb7394890_0_4, LS_0000026eb7394890_0_8, LS_0000026eb7394890_0_12;
LS_0000026eb7394890_1_4 .concat [ 4 4 4 4], LS_0000026eb7394890_0_16, LS_0000026eb7394890_0_20, LS_0000026eb7394890_0_24, LS_0000026eb7394890_0_28;
L_0000026eb7394890 .concat [ 16 16 0 0], LS_0000026eb7394890_1_0, LS_0000026eb7394890_1_4;
LS_0000026eb7392c70_0_0 .concat [ 1 1 1 1], L_0000026eb7390140, L_0000026eb7390140, L_0000026eb7390140, L_0000026eb7390140;
LS_0000026eb7392c70_0_4 .concat [ 1 1 1 1], L_0000026eb7390140, L_0000026eb7390140, L_0000026eb7390140, L_0000026eb7390140;
LS_0000026eb7392c70_0_8 .concat [ 1 1 1 1], L_0000026eb7390140, L_0000026eb7390140, L_0000026eb7390140, L_0000026eb7390140;
LS_0000026eb7392c70_0_12 .concat [ 1 1 1 1], L_0000026eb7390140, L_0000026eb7390140, L_0000026eb7390140, L_0000026eb7390140;
LS_0000026eb7392c70_0_16 .concat [ 1 1 1 1], L_0000026eb7390140, L_0000026eb7390140, L_0000026eb7390140, L_0000026eb7390140;
LS_0000026eb7392c70_0_20 .concat [ 1 1 1 1], L_0000026eb7390140, L_0000026eb7390140, L_0000026eb7390140, L_0000026eb7390140;
LS_0000026eb7392c70_0_24 .concat [ 1 1 1 1], L_0000026eb7390140, L_0000026eb7390140, L_0000026eb7390140, L_0000026eb7390140;
LS_0000026eb7392c70_0_28 .concat [ 1 1 1 1], L_0000026eb7390140, L_0000026eb7390140, L_0000026eb7390140, L_0000026eb7390140;
LS_0000026eb7392c70_1_0 .concat [ 4 4 4 4], LS_0000026eb7392c70_0_0, LS_0000026eb7392c70_0_4, LS_0000026eb7392c70_0_8, LS_0000026eb7392c70_0_12;
LS_0000026eb7392c70_1_4 .concat [ 4 4 4 4], LS_0000026eb7392c70_0_16, LS_0000026eb7392c70_0_20, LS_0000026eb7392c70_0_24, LS_0000026eb7392c70_0_28;
L_0000026eb7392c70 .concat [ 16 16 0 0], LS_0000026eb7392c70_1_0, LS_0000026eb7392c70_1_4;
    .scope S_0000026eb72f0cb0;
T_0 ;
    %wait E_0000026eb7269ee0;
    %load/vec4 v0000026eb730c610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000026eb730d0b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026eb730c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000026eb730c7f0_0;
    %assign/vec4 v0000026eb730d0b0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026eb72f0b20;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026eb730cbb0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000026eb730cbb0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026eb730cbb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %load/vec4 v0000026eb730cbb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026eb730cbb0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730d290, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000026eb72f0800;
T_2 ;
    %wait E_0000026eb726a7e0;
    %load/vec4 v0000026eb730bcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000026eb72fe720_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72fe400_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026eb730c430_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026eb730cf70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026eb730bfd0_0, 0;
    %assign/vec4 v0000026eb730b3f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026eb730d010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000026eb730bb70_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000026eb72fe720_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72fe400_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026eb730c430_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026eb730cf70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026eb730bfd0_0, 0;
    %assign/vec4 v0000026eb730b3f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000026eb730d010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000026eb730ce30_0;
    %assign/vec4 v0000026eb72fe400_0, 0;
    %load/vec4 v0000026eb730b7b0_0;
    %assign/vec4 v0000026eb72fe720_0, 0;
    %load/vec4 v0000026eb730ce30_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000026eb730cf70_0, 0;
    %load/vec4 v0000026eb730ce30_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026eb730b3f0_0, 4, 5;
    %load/vec4 v0000026eb730ce30_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000026eb730ce30_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026eb730b3f0_0, 4, 5;
    %load/vec4 v0000026eb730ce30_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000026eb730ce30_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026eb730ce30_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000026eb730ce30_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000026eb730ce30_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000026eb730ce30_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000026eb730bfd0_0, 0;
    %load/vec4 v0000026eb730ce30_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000026eb730ce30_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000026eb730c430_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000026eb730ce30_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000026eb730c430_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000026eb730ce30_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000026eb730c430_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026eb72f04e0;
T_3 ;
    %wait E_0000026eb7269ee0;
    %load/vec4 v0000026eb72fb840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026eb72fcf60_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000026eb72fcf60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026eb72fcf60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb72fd320, 0, 4;
    %load/vec4 v0000026eb72fcf60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026eb72fcf60_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000026eb72fca60_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000026eb72fd500_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000026eb72fbde0_0;
    %load/vec4 v0000026eb72fca60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb72fd320, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb72fd320, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026eb72f04e0;
T_4 ;
    %wait E_0000026eb726a260;
    %load/vec4 v0000026eb72fca60_0;
    %load/vec4 v0000026eb72fbca0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000026eb72fca60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000026eb72fd500_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000026eb72fbde0_0;
    %assign/vec4 v0000026eb72fd000_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026eb72fbca0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000026eb72fd320, 4;
    %assign/vec4 v0000026eb72fd000_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026eb72f04e0;
T_5 ;
    %wait E_0000026eb726a260;
    %load/vec4 v0000026eb72fca60_0;
    %load/vec4 v0000026eb72fba20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000026eb72fca60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000026eb72fd500_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000026eb72fbde0_0;
    %assign/vec4 v0000026eb72fc6a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000026eb72fba20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000026eb72fd320, 4;
    %assign/vec4 v0000026eb72fc6a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026eb72f04e0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000026eb72f0990;
    %jmp t_0;
    .scope S_0000026eb72f0990;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026eb72fc1a0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000026eb72fc1a0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000026eb72fc1a0_0;
    %ix/getv/s 4, v0000026eb72fc1a0_0;
    %load/vec4a v0000026eb72fd320, 4;
    %ix/getv/s 4, v0000026eb72fc1a0_0;
    %load/vec4a v0000026eb72fd320, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000026eb72fc1a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026eb72fc1a0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000026eb72f04e0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000026eb72f0030;
T_7 ;
    %wait E_0000026eb7269aa0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026eb72faf80_0, 0, 32;
    %load/vec4 v0000026eb72fb160_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026eb72fb160_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000026eb72fb0c0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000026eb72faf80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000026eb72fb160_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026eb72fb160_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026eb72fb160_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000026eb72fb0c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000026eb72faf80_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000026eb72fb0c0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000026eb72fb0c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000026eb72faf80_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000026eb72f0350;
T_8 ;
    %wait E_0000026eb7269ee0;
    %load/vec4 v0000026eb72f74c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026eb72f7ce0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000026eb72f6fc0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026eb72f6fc0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000026eb72f7ce0_0;
    %load/vec4 v0000026eb72f8960_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026eb72f7ce0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026eb72f7ce0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026eb72f7ce0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000026eb72f7ce0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026eb72f7ce0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026eb72f7ce0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026eb72f0350;
T_9 ;
    %wait E_0000026eb7269ee0;
    %load/vec4 v0000026eb72f74c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026eb72f6e80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000026eb72f7380_0;
    %assign/vec4 v0000026eb72f6e80_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026eb72efea0;
T_10 ;
    %wait E_0000026eb7269e60;
    %load/vec4 v0000026eb72f9540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026eb72fa3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026eb72f9ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026eb72f9c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026eb72f8640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026eb72f8140_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000026eb72f80a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000026eb72f6f20_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000026eb72f86e0_0;
    %load/vec4 v0000026eb72f6de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000026eb72f8780_0;
    %load/vec4 v0000026eb72f6de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000026eb72f7240_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000026eb72f7560_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000026eb72f86e0_0;
    %load/vec4 v0000026eb72f8320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000026eb72f8780_0;
    %load/vec4 v0000026eb72f8320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026eb72fa3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026eb72f9ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026eb72f9c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026eb72f8640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026eb72f8140_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000026eb72f8280_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026eb72fa3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026eb72f9ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026eb72f9c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026eb72f8640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026eb72f8140_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026eb72fa3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026eb72f9ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026eb72f9c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026eb72f8640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026eb72f8140_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000026eb72f0e40;
T_11 ;
    %wait E_0000026eb726a2a0;
    %load/vec4 v0000026eb72f3950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f45d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f5750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f4ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f5110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f5070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f47b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f4cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f59d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f4990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f4df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f5890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f51b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f5bb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f5b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f4530_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026eb72f5390_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026eb72f4670_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026eb72f5a70_0, 0;
    %assign/vec4 v0000026eb72f5930_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000026eb72f3810_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000026eb72f36d0_0;
    %assign/vec4 v0000026eb72f5930_0, 0;
    %load/vec4 v0000026eb72f2c30_0;
    %assign/vec4 v0000026eb72f5a70_0, 0;
    %load/vec4 v0000026eb72f3ef0_0;
    %assign/vec4 v0000026eb72f4670_0, 0;
    %load/vec4 v0000026eb72f2690_0;
    %assign/vec4 v0000026eb72f5390_0, 0;
    %load/vec4 v0000026eb72f34f0_0;
    %assign/vec4 v0000026eb72f4530_0, 0;
    %load/vec4 v0000026eb72f3770_0;
    %assign/vec4 v0000026eb72f5b10_0, 0;
    %load/vec4 v0000026eb72f3db0_0;
    %assign/vec4 v0000026eb72f5bb0_0, 0;
    %load/vec4 v0000026eb72f2550_0;
    %assign/vec4 v0000026eb72f51b0_0, 0;
    %load/vec4 v0000026eb72f25f0_0;
    %assign/vec4 v0000026eb72f5890_0, 0;
    %load/vec4 v0000026eb72f43f0_0;
    %assign/vec4 v0000026eb72f4df0_0, 0;
    %load/vec4 v0000026eb72f1f10_0;
    %assign/vec4 v0000026eb72f4990_0, 0;
    %load/vec4 v0000026eb72f2370_0;
    %assign/vec4 v0000026eb72f59d0_0, 0;
    %load/vec4 v0000026eb72f2910_0;
    %assign/vec4 v0000026eb72f4cb0_0, 0;
    %load/vec4 v0000026eb72f31d0_0;
    %assign/vec4 v0000026eb72f47b0_0, 0;
    %load/vec4 v0000026eb72f4210_0;
    %assign/vec4 v0000026eb72f5070_0, 0;
    %load/vec4 v0000026eb72f24b0_0;
    %assign/vec4 v0000026eb72f5110_0, 0;
    %load/vec4 v0000026eb72f4170_0;
    %assign/vec4 v0000026eb72f4ad0_0, 0;
    %load/vec4 v0000026eb72f3630_0;
    %assign/vec4 v0000026eb72f5750_0, 0;
    %load/vec4 v0000026eb72f3d10_0;
    %assign/vec4 v0000026eb72f45d0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f45d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f5750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f4ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f5110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f5070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f47b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f4cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f59d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f4990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f4df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f5890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f51b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f5bb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f5b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f4530_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026eb72f5390_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026eb72f4670_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026eb72f5a70_0, 0;
    %assign/vec4 v0000026eb72f5930_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000026eb72f1930;
T_12 ;
    %wait E_0000026eb7269fa0;
    %load/vec4 v0000026eb72f8000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f2230_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f22d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f2ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f2a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f3c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f4030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f3130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f3270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f3450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f4350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f2b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f40d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f2050_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f42b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f2eb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026eb72f3590_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026eb72f1fb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026eb72f4490_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000026eb72f3310_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f3090_0, 0;
    %assign/vec4 v0000026eb72f2af0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000026eb72f8500_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000026eb72f1dd0_0;
    %assign/vec4 v0000026eb72f2af0_0, 0;
    %load/vec4 v0000026eb72f20f0_0;
    %assign/vec4 v0000026eb72f3090_0, 0;
    %load/vec4 v0000026eb72f2870_0;
    %assign/vec4 v0000026eb72f3310_0, 0;
    %load/vec4 v0000026eb72f2190_0;
    %assign/vec4 v0000026eb72f4490_0, 0;
    %load/vec4 v0000026eb72f3bd0_0;
    %assign/vec4 v0000026eb72f1fb0_0, 0;
    %load/vec4 v0000026eb72f29b0_0;
    %assign/vec4 v0000026eb72f3590_0, 0;
    %load/vec4 v0000026eb72f1d30_0;
    %assign/vec4 v0000026eb72f2eb0_0, 0;
    %load/vec4 v0000026eb72f3f90_0;
    %assign/vec4 v0000026eb72f42b0_0, 0;
    %load/vec4 v0000026eb72f33b0_0;
    %assign/vec4 v0000026eb72f2050_0, 0;
    %load/vec4 v0000026eb72f3e50_0;
    %assign/vec4 v0000026eb72f40d0_0, 0;
    %load/vec4 v0000026eb72f3a90_0;
    %assign/vec4 v0000026eb72f2b90_0, 0;
    %load/vec4 v0000026eb72f27d0_0;
    %assign/vec4 v0000026eb72f4350_0, 0;
    %load/vec4 v0000026eb72f2d70_0;
    %assign/vec4 v0000026eb72f3450_0, 0;
    %load/vec4 v0000026eb72f2e10_0;
    %assign/vec4 v0000026eb72f3270_0, 0;
    %load/vec4 v0000026eb72f39f0_0;
    %assign/vec4 v0000026eb72f3130_0, 0;
    %load/vec4 v0000026eb72f1e70_0;
    %assign/vec4 v0000026eb72f4030_0, 0;
    %load/vec4 v0000026eb72f2f50_0;
    %assign/vec4 v0000026eb72f3c70_0, 0;
    %load/vec4 v0000026eb72f2cd0_0;
    %assign/vec4 v0000026eb72f2a50_0, 0;
    %load/vec4 v0000026eb72f2730_0;
    %assign/vec4 v0000026eb72f2ff0_0, 0;
    %load/vec4 v0000026eb72f2410_0;
    %assign/vec4 v0000026eb72f22d0_0, 0;
    %load/vec4 v0000026eb72f3b30_0;
    %assign/vec4 v0000026eb72f2230_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f2230_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f22d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f2ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f2a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f3c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f4030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f3130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f3270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f3450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f4350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f2b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72f40d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f2050_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f42b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f2eb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026eb72f3590_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026eb72f1fb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026eb72f4490_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000026eb72f3310_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72f3090_0, 0;
    %assign/vec4 v0000026eb72f2af0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026eb70f0140;
T_13 ;
    %wait E_0000026eb7269760;
    %load/vec4 v0000026eb72e6d20_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000026eb72e7ea0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000026eb70a9c30;
T_14 ;
    %wait E_0000026eb7268860;
    %load/vec4 v0000026eb72e83a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000026eb72e75e0_0;
    %pad/u 33;
    %load/vec4 v0000026eb72e7fe0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000026eb72e7c20_0, 0;
    %assign/vec4 v0000026eb72e6500_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000026eb72e75e0_0;
    %pad/u 33;
    %load/vec4 v0000026eb72e7fe0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000026eb72e7c20_0, 0;
    %assign/vec4 v0000026eb72e6500_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000026eb72e75e0_0;
    %pad/u 33;
    %load/vec4 v0000026eb72e7fe0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000026eb72e7c20_0, 0;
    %assign/vec4 v0000026eb72e6500_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000026eb72e75e0_0;
    %pad/u 33;
    %load/vec4 v0000026eb72e7fe0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000026eb72e7c20_0, 0;
    %assign/vec4 v0000026eb72e6500_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000026eb72e75e0_0;
    %pad/u 33;
    %load/vec4 v0000026eb72e7fe0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000026eb72e7c20_0, 0;
    %assign/vec4 v0000026eb72e6500_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000026eb72e75e0_0;
    %pad/u 33;
    %load/vec4 v0000026eb72e7fe0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000026eb72e7c20_0, 0;
    %assign/vec4 v0000026eb72e6500_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000026eb72e7fe0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000026eb72e6500_0;
    %load/vec4 v0000026eb72e7fe0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000026eb72e75e0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000026eb72e7fe0_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000026eb72e7fe0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000026eb72e6500_0, 0;
    %load/vec4 v0000026eb72e75e0_0;
    %ix/getv 4, v0000026eb72e7fe0_0;
    %shiftl 4;
    %assign/vec4 v0000026eb72e7c20_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000026eb72e7fe0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000026eb72e6500_0;
    %load/vec4 v0000026eb72e7fe0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000026eb72e75e0_0;
    %load/vec4 v0000026eb72e7fe0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000026eb72e7fe0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000026eb72e6500_0, 0;
    %load/vec4 v0000026eb72e75e0_0;
    %ix/getv 4, v0000026eb72e7fe0_0;
    %shiftr 4;
    %assign/vec4 v0000026eb72e7c20_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026eb72e6500_0, 0;
    %load/vec4 v0000026eb72e75e0_0;
    %load/vec4 v0000026eb72e7fe0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000026eb72e7c20_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026eb72e6500_0, 0;
    %load/vec4 v0000026eb72e7fe0_0;
    %load/vec4 v0000026eb72e75e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000026eb72e7c20_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000026eb70861c0;
T_15 ;
    %wait E_0000026eb72691e0;
    %load/vec4 v0000026eb72e5ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000026eb72e5330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72e4750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72e5c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb72e5470_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000026eb72e58d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026eb72e56f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb72e5970_0, 0;
    %assign/vec4 v0000026eb72e5dd0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000026eb7204a90_0;
    %assign/vec4 v0000026eb72e5dd0_0, 0;
    %load/vec4 v0000026eb72e5d30_0;
    %assign/vec4 v0000026eb72e5970_0, 0;
    %load/vec4 v0000026eb72e4890_0;
    %assign/vec4 v0000026eb72e56f0_0, 0;
    %load/vec4 v0000026eb71f0ac0_0;
    %assign/vec4 v0000026eb72e58d0_0, 0;
    %load/vec4 v0000026eb7204c70_0;
    %assign/vec4 v0000026eb72e5470_0, 0;
    %load/vec4 v0000026eb71efd00_0;
    %assign/vec4 v0000026eb72e5c90_0, 0;
    %load/vec4 v0000026eb72e47f0_0;
    %assign/vec4 v0000026eb72e4750_0, 0;
    %load/vec4 v0000026eb72e5a10_0;
    %assign/vec4 v0000026eb72e5330_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000026eb72f1160;
T_16 ;
    %wait E_0000026eb726a260;
    %load/vec4 v0000026eb730f8b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000026eb730f130_0;
    %load/vec4 v0000026eb730e0f0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730f6d0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000026eb72f1160;
T_17 ;
    %wait E_0000026eb726a260;
    %load/vec4 v0000026eb730e0f0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000026eb730f6d0, 4;
    %assign/vec4 v0000026eb730d6f0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000026eb72f1160;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026eb730ecd0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000026eb730ecd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026eb730ecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730f6d0, 0, 4;
    %load/vec4 v0000026eb730ecd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026eb730ecd0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730f6d0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730f6d0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730f6d0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730f6d0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730f6d0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730f6d0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730f6d0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730f6d0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730f6d0, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730f6d0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730f6d0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026eb730f6d0, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000026eb72f1160;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026eb730ecd0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000026eb730ecd0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000026eb730ecd0_0;
    %load/vec4a v0000026eb730f6d0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000026eb730ecd0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000026eb730ecd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026eb730ecd0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000026eb72f1610;
T_20 ;
    %wait E_0000026eb7269ea0;
    %load/vec4 v0000026eb730e410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000026eb730da10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb730ddd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb730ef50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026eb730d970_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026eb730e230_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026eb730d8d0_0, 0;
    %assign/vec4 v0000026eb730dab0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000026eb730e2d0_0;
    %assign/vec4 v0000026eb730dab0_0, 0;
    %load/vec4 v0000026eb730f950_0;
    %assign/vec4 v0000026eb730d8d0_0, 0;
    %load/vec4 v0000026eb730f590_0;
    %assign/vec4 v0000026eb730d970_0, 0;
    %load/vec4 v0000026eb730fbd0_0;
    %assign/vec4 v0000026eb730e230_0, 0;
    %load/vec4 v0000026eb730ee10_0;
    %assign/vec4 v0000026eb730ef50_0, 0;
    %load/vec4 v0000026eb730d830_0;
    %assign/vec4 v0000026eb730da10_0, 0;
    %load/vec4 v0000026eb730e190_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000026eb730ddd0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000026eb70b9f50;
T_21 ;
    %wait E_0000026eb72691a0;
    %load/vec4 v0000026eb7324340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026eb7323e40_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000026eb7323e40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000026eb7323e40_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000026eb728ca90;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026eb7323760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026eb7322720_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000026eb728ca90;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000026eb7323760_0;
    %inv;
    %assign/vec4 v0000026eb7323760_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000026eb728ca90;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BinarySearch/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026eb7322720_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026eb7322720_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000026eb73236c0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
