{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690399038397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690399038402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 26 16:17:18 2023 " "Processing started: Wed Jul 26 16:17:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690399038402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399038402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PIPELINE -c PIPELINE " "Command: quartus_map --read_settings_files=on --write_settings_files=off PIPELINE -c PIPELINE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399038402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690399038748 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690399038748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPELINE-behavioral " "Found design unit 1: PIPELINE-behavioral" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047124 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPELINE " "Found entity 1: PIPELINE" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399047124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file x_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X_REG-main " "Found design unit 1: X_REG-main" {  } { { "X_REG.vhd" "" { Text "D:/projects/Pipeline_RISCV/X_REG.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047126 ""} { "Info" "ISGN_ENTITY_NAME" "1 X_REG " "Found entity 1: X_REG" {  } { { "X_REG.vhd" "" { Text "D:/projects/Pipeline_RISCV/X_REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399047126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32-a " "Found design unit 1: genImm32-a" {  } { { "genImm32.vhd" "" { Text "D:/projects/Pipeline_RISCV/genImm32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047127 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32 " "Found entity 1: genImm32" {  } { { "genImm32.vhd" "" { Text "D:/projects/Pipeline_RISCV/genImm32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399047127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavioral " "Found design unit 1: PC-Behavioral" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline_RISCV/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047129 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline_RISCV/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399047129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md.vhd 2 1 " "Found 2 design units, including 1 entities, in source file md.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MD-RTL " "Found design unit 1: MD-RTL" {  } { { "MD.vhd" "" { Text "D:/projects/Pipeline_RISCV/MD.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047130 ""} { "Info" "ISGN_ENTITY_NAME" "1 MD " "Found entity 1: MD" {  } { { "MD.vhd" "" { Text "D:/projects/Pipeline_RISCV/MD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399047130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MI-RTL " "Found design unit 1: MI-RTL" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline_RISCV/MI.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047132 ""} { "Info" "ISGN_ENTITY_NAME" "1 MI " "Found entity 1: MI" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline_RISCV/MI.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399047132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux21-Behavioral " "Found design unit 1: Mux21-Behavioral" {  } { { "Mux21.vhd" "" { Text "D:/projects/Pipeline_RISCV/Mux21.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047134 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux21 " "Found entity 1: Mux21" {  } { { "Mux21.vhd" "" { Text "D:/projects/Pipeline_RISCV/Mux21.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399047134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle-behavioral " "Found design unit 1: Controle-behavioral" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline_RISCV/Controle.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047135 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline_RISCV/Controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399047135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULA_arch " "Found design unit 1: ULA-ULA_arch" {  } { { "ULA.vhd" "" { Text "D:/projects/Pipeline_RISCV/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047137 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/projects/Pipeline_RISCV/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399047137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPELINE_TB-behavior " "Found design unit 1: PIPELINE_TB-behavior" {  } { { "PIPELINE_TB.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047139 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPELINE_TB " "Found entity 1: PIPELINE_TB" {  } { { "PIPELINE_TB.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399047139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador8bits-Behavioral " "Found design unit 1: Somador8bits-Behavioral" {  } { { "Somador8bits.vhd" "" { Text "D:/projects/Pipeline_RISCV/Somador8bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047140 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador8bits " "Found entity 1: Somador8bits" {  } { { "Somador8bits.vhd" "" { Text "D:/projects/Pipeline_RISCV/Somador8bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399047140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux21PC-Behavioral " "Found design unit 1: Mux21PC-Behavioral" {  } { { "Mux21PC.vhd" "" { Text "D:/projects/Pipeline_RISCV/Mux21PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047142 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux21PC " "Found entity 1: Mux21PC" {  } { { "Mux21PC.vhd" "" { Text "D:/projects/Pipeline_RISCV/Mux21PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399047142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_id-main " "Found design unit 1: if_id-main" {  } { { "PIPE_IF_ID.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPE_IF_ID.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047143 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "PIPE_IF_ID.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPE_IF_ID.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399047143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_id_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_id_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_ex-main " "Found design unit 1: id_ex-main" {  } { { "PIPE_ID_EX.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPE_ID_EX.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047144 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "PIPE_ID_EX.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPE_ID_EX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399047144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_mem-main " "Found design unit 1: ex_mem-main" {  } { { "PIPE_EX_MEM.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPE_EX_MEM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047146 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "PIPE_EX_MEM.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPE_EX_MEM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399047146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_wb-main " "Found design unit 1: mem_wb-main" {  } { { "PIPE_MEM_WB.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPE_MEM_WB.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047147 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "PIPE_MEM_WB.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPE_MEM_WB.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399047147 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PIPELINE " "Elaborating entity \"PIPELINE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690399047184 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemRead_md PIPELINE.vhd(114) " "Verilog HDL or VHDL warning at PIPELINE.vhd(114): object \"MemRead_md\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690399047187 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemWrite_md PIPELINE.vhd(114) " "Verilog HDL or VHDL warning at PIPELINE.vhd(114): object \"MemWrite_md\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690399047187 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUSrc_WB PIPELINE.vhd(118) " "Verilog HDL or VHDL warning at PIPELINE.vhd(118): object \"ALUSrc_WB\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690399047187 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Branch_WB PIPELINE.vhd(118) " "Verilog HDL or VHDL warning at PIPELINE.vhd(118): object \"Branch_WB\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690399047187 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemRead_WB PIPELINE.vhd(118) " "Verilog HDL or VHDL warning at PIPELINE.vhd(118): object \"MemRead_WB\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690399047188 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemWrite_WB PIPELINE.vhd(118) " "Verilog HDL or VHDL warning at PIPELINE.vhd(118): object \"MemWrite_WB\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690399047188 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FETCH PIPELINE.vhd(121) " "VHDL Signal Declaration warning at PIPELINE.vhd(121): used explicit default value for signal \"FETCH\" because signal was never assigned a value" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 121 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1690399047188 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_ula_WB PIPELINE.vhd(123) " "Verilog HDL or VHDL warning at PIPELINE.vhd(123): object \"opcode_ula_WB\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690399047188 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data PIPELINE.vhd(125) " "VHDL Signal Declaration warning at PIPELINE.vhd(125): used implicit default value for signal \"data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690399047188 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output3 PIPELINE.vhd(125) " "Verilog HDL or VHDL warning at PIPELINE.vhd(125): object \"output3\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690399047188 "|PIPELINE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:Controle_inst " "Elaborating entity \"Controle\" for hierarchy \"Controle:Controle_inst\"" {  } { { "PIPELINE.vhd" "Controle_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690399047188 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOp Controle.vhd(15) " "Verilog HDL or VHDL warning at Controle.vhd(15): object \"ALUOp\" assigned a value but never read" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline_RISCV/Controle.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690399047189 "|PIPELINE|Controle:Controle_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem2Reg Controle.vhd(20) " "VHDL Process Statement warning at Controle.vhd(20): inferring latch(es) for signal or variable \"Mem2Reg\", which holds its previous value in one or more paths through the process" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline_RISCV/Controle.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1690399047189 "|PIPELINE|Controle:Controle_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem2Reg Controle.vhd(20) " "Inferred latch for \"Mem2Reg\" at Controle.vhd(20)" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline_RISCV/Controle.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399047189 "|PIPELINE|Controle:Controle_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_inst " "Elaborating entity \"PC\" for hierarchy \"PC:PC_inst\"" {  } { { "PIPELINE.vhd" "PC_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690399047190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MI MI:MI_inst " "Elaborating entity \"MI\" for hierarchy \"MI:MI_inst\"" {  } { { "PIPELINE.vhd" "MI_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690399047191 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem.raddr_b MI.vhd(43) " "Using initial value X (don't care) for net \"mem.raddr_b\" at MI.vhd(43)" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline_RISCV/MI.vhd" 43 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399047288 "|PIPELINE|MI:MI_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador8bits Somador8bits:SUM1_inst " "Elaborating entity \"Somador8bits\" for hierarchy \"Somador8bits:SUM1_inst\"" {  } { { "PIPELINE.vhd" "SUM1_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690399047326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21 Mux21:MUX1_inst " "Elaborating entity \"Mux21\" for hierarchy \"Mux21:MUX1_inst\"" {  } { { "PIPELINE.vhd" "MUX1_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690399047327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA_inst " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA_inst\"" {  } { { "PIPELINE.vhd" "ULA_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690399047329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genImm32 genImm32:IMM_inst " "Elaborating entity \"genImm32\" for hierarchy \"genImm32:IMM_inst\"" {  } { { "PIPELINE.vhd" "IMM_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690399047331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X_REG X_REG:X_REG_inst " "Elaborating entity \"X_REG\" for hierarchy \"X_REG:X_REG_inst\"" {  } { { "PIPELINE.vhd" "X_REG_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690399047333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690399047374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690399047375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1 " "Instantiated megafunction \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690399047375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690399047375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690399047375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690399047375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690399047375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690399047375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690399047375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690399047375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690399047375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690399047375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690399047375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690399047375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690399047375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690399047375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690399047375 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690399047375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2n1 " "Found entity 1: altsyncram_u2n1" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690399047421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399047421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u2n1 X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated " "Elaborating entity \"altsyncram_u2n1\" for hierarchy \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690399047421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MD MD:MD_inst " "Elaborating entity \"MD\" for hierarchy \"MD:MD_inst\"" {  } { { "PIPELINE.vhd" "MD_inst" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690399047437 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[0\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[1\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[2\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[3\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[4\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[5\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[6\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[7\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[8\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[9\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[10\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[11\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[12\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[13\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[14\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[15\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[16\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[17\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 513 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[18\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[19\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 569 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[20\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[21\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 625 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[22\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[23\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[24\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[25\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[26\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[27\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 793 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[28\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[29\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[30\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[31\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__2\|altsyncram_u2n1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__2|altsyncram_u2n1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[0\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[1\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[2\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[3\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[4\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[5\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[6\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[7\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[8\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[9\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[10\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[11\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[12\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[13\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[14\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[15\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[16\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[17\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 513 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[18\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[19\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 569 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[20\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[21\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 625 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[22\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[23\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[24\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[25\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[26\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[27\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 793 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[28\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[29\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[30\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[31\] " "Synthesized away node \"X_REG:X_REG_inst\|altsyncram:x_Regs\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/projects/Pipeline_RISCV/db/altsyncram_u2n1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399047580 "|PIPELINE|X_REG:X_REG_inst|altsyncram:x_Regs[0][31]__1|altsyncram_u2n1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1690399047580 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1690399047580 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "464 " "464 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690399047923 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1690399048037 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690399048037 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399048065 "|PIPELINE|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline_RISCV/PIPELINE.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690399048065 "|PIPELINE|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1690399048065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690399048065 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690399048065 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690399048065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690399048080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 26 16:17:28 2023 " "Processing ended: Wed Jul 26 16:17:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690399048080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690399048080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690399048080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690399048080 ""}
