{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716387335410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716387335411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 23:15:35 2024 " "Processing started: Wed May 22 23:15:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716387335411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716387335411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fourBitParallelAdder -c fourBitParallelAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off fourBitParallelAdder -c fourBitParallelAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716387335411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1716387336027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_2digit.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_2digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_2digit " "Found entity 1: seg_2digit" {  } { { "seg_2digit.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/seg_2digit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716387336083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716387336083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_adder " "Found entity 1: parallel_adder" {  } { { "parallel_adder.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/parallel_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716387336090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716387336090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.v 1 1 " "Found 1 design units, including 1 entities, in source file converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 converter " "Found entity 1: converter" {  } { { "converter.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716387336095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716387336095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitparalleladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fourbitparalleladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourBitParallelAdder " "Found entity 1: fourBitParallelAdder" {  } { { "fourBitParallelAdder.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/fourBitParallelAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716387336101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716387336101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fourBitParallelAdder " "Elaborating entity \"fourBitParallelAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716387336152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_adder parallel_adder:PA " "Elaborating entity \"parallel_adder\" for hierarchy \"parallel_adder:PA\"" {  } { { "fourBitParallelAdder.v" "PA" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/fourBitParallelAdder.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716387336155 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.v 1 1 " "Using design file full_adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716387336175 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1716387336175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder parallel_adder:PA\|full_adder:FA1 " "Elaborating entity \"full_adder\" for hierarchy \"parallel_adder:PA\|full_adder:FA1\"" {  } { { "parallel_adder.v" "FA1" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/parallel_adder.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716387336177 ""}
{ "Warning" "WSGN_SEARCH_FILE" "half_adder.v 1 1 " "Using design file half_adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716387336197 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1716387336197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder parallel_adder:PA\|full_adder:FA1\|half_adder:ha1 " "Elaborating entity \"half_adder\" for hierarchy \"parallel_adder:PA\|full_adder:FA1\|half_adder:ha1\"" {  } { { "full_adder.v" "ha1" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/full_adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716387336198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter converter:CV " "Elaborating entity \"converter\" for hierarchy \"converter:CV\"" {  } { { "fourBitParallelAdder.v" "CV" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/fourBitParallelAdder.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716387336213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_2digit seg_2digit:DS " "Elaborating entity \"seg_2digit\" for hierarchy \"seg_2digit:DS\"" {  } { { "fourBitParallelAdder.v" "DS" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/fourBitParallelAdder.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716387336215 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cnt.v 1 1 " "Using design file cnt.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "cnt.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716387336234 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1716387336234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt seg_2digit:DS\|cnt:C1 " "Elaborating entity \"cnt\" for hierarchy \"seg_2digit:DS\|cnt:C1\"" {  } { { "seg_2digit.v" "C1" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/seg_2digit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716387336235 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cnt8.v 1 1 " "Using design file cnt8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cnt8 " "Found entity 1: cnt8" {  } { { "cnt8.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/cnt8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716387336255 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1716387336255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt8 seg_2digit:DS\|cnt:C1\|cnt8:U0 " "Elaborating entity \"cnt8\" for hierarchy \"seg_2digit:DS\|cnt:C1\|cnt8:U0\"" {  } { { "cnt.v" "U0" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/cnt.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716387336256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a segment7.v(3) " "Verilog HDL Declaration information at segment7.v(3): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "segment7.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/segment7.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716387336279 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segment7.v 1 1 " "Using design file segment7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "segment7.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/segment7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716387336279 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1716387336279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7 seg_2digit:DS\|segment7:LSD " "Elaborating entity \"segment7\" for hierarchy \"seg_2digit:DS\|segment7:LSD\"" {  } { { "seg_2digit.v" "LSD" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/seg_2digit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716387336281 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2to1.v 1 1 " "Using design file mux2to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716387336300 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1716387336300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 seg_2digit:DS\|mux2to1:M1 " "Elaborating entity \"mux2to1\" for hierarchy \"seg_2digit:DS\|mux2to1:M1\"" {  } { { "seg_2digit.v" "M1" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/seg_2digit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716387336301 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1716387336827 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "com\[0\] GND " "Pin \"com\[0\]\" is stuck at GND" {  } { { "fourBitParallelAdder.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/fourBitParallelAdder.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716387337001 "|fourBitParallelAdder|com[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "com\[1\] GND " "Pin \"com\[1\]\" is stuck at GND" {  } { { "fourBitParallelAdder.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/fourBitParallelAdder.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716387337001 "|fourBitParallelAdder|com[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p GND " "Pin \"p\" is stuck at GND" {  } { { "fourBitParallelAdder.v" "" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/fourBitParallelAdder.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716387337001 "|fourBitParallelAdder|p"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1716387337001 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1716387337116 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg_2digit:DS\|cnt:C1\|cnt8:U3\|LessThan0 " "Logic cell \"seg_2digit:DS\|cnt:C1\|cnt8:U3\|LessThan0\"" {  } { { "cnt8.v" "LessThan0" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/cnt8.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716387337272 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_2digit:DS\|cnt:C1\|cnt8:U2\|LessThan0 " "Logic cell \"seg_2digit:DS\|cnt:C1\|cnt8:U2\|LessThan0\"" {  } { { "cnt8.v" "LessThan0" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/cnt8.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716387337272 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_2digit:DS\|cnt:C1\|cnt8:U1\|LessThan0 " "Logic cell \"seg_2digit:DS\|cnt:C1\|cnt8:U1\|LessThan0\"" {  } { { "cnt8.v" "LessThan0" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/cnt8.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716387337272 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_2digit:DS\|cnt:C1\|cnt8:U0\|LessThan0 " "Logic cell \"seg_2digit:DS\|cnt:C1\|cnt8:U0\|LessThan0\"" {  } { { "cnt8.v" "LessThan0" { Text "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/cnt8.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716387337272 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1716387337272 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/output_files/fourBitParallelAdder.map.smsg " "Generated suppressed messages file C:/Users/FreshSider/Desktop/Young/FourBitParallelAdder/output_files/fourBitParallelAdder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1716387337342 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1716387337485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716387337485 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1716387337551 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1716387337551 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1716387337551 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1716387337551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716387337611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 23:15:37 2024 " "Processing ended: Wed May 22 23:15:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716387337611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716387337611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716387337611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716387337611 ""}
