-- SMV description generated by Yosys 0.51+101 (git sha1 a726634e9, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
MODULE main
  IVAR
    _Q : unsigned word[3]; -- Q
  DEFINE
    _$flatten#dac##dec_i#$not$maurice2022_r_string_dac#sv#48$69_Y := !resize(_Q[2:2], 1);
    _$flatten#dac##dec_i#$not$maurice2022_r_string_dac#sv#48$70_Y := !resize(_Q[1:1], 1);
    _$flatten#dac##dec_i#$and$maurice2022_r_string_dac#sv#48$71_Y := resize(_$flatten#dac##dec_i#$not$maurice2022_r_string_dac#sv#48$69_Y, 1) & resize(_$flatten#dac##dec_i#$not$maurice2022_r_string_dac#sv#48$70_Y, 1);
    _dac#dec_i#D1 := resize(_$flatten#dac##dec_i#$and$maurice2022_r_string_dac#sv#48$71_Y, 1) & resize(_Q[0:0], 1);
    _$flatten#dac##sw_i#$7#VOUT_A#0#0# := bool(_dac#dec_i#D1) ? 0.12500000000000000 : 0.00000000000000000;
    _$flatten#dac##dec_i#$not$maurice2022_r_string_dac#sv#49$75_Y := !resize(_Q[0:0], 1);
    _$flatten#dac##dec_i#$and$maurice2022_r_string_dac#sv#49$74_Y := resize(_$flatten#dac##dec_i#$not$maurice2022_r_string_dac#sv#48$69_Y, 1) & resize(_Q[1:1], 1);
    _dac#dec_i#D2 := resize(_$flatten#dac##dec_i#$and$maurice2022_r_string_dac#sv#49$74_Y, 1) & resize(_$flatten#dac##dec_i#$not$maurice2022_r_string_dac#sv#49$75_Y, 1);
    _$flatten#dac##sw_i#$6#VOUT_A#0#0# := bool(_dac#dec_i#D2) ? 0.25000000000000000 : _$flatten#dac##sw_i#$7#VOUT_A#0#0#;
    _dac#dec_i#D3 := resize(_$flatten#dac##dec_i#$and$maurice2022_r_string_dac#sv#49$74_Y, 1) & resize(_Q[0:0], 1);
    _$flatten#dac##sw_i#$5#VOUT_A#0#0# := bool(_dac#dec_i#D3) ? 0.37500000000000000 : _$flatten#dac##sw_i#$6#VOUT_A#0#0#;
    _$flatten#dac##dec_i#$and$maurice2022_r_string_dac#sv#51$81_Y := resize(_Q[2:2], 1) & resize(_$flatten#dac##dec_i#$not$maurice2022_r_string_dac#sv#48$70_Y, 1);
    _dac#dec_i#D4 := resize(_$flatten#dac##dec_i#$and$maurice2022_r_string_dac#sv#51$81_Y, 1) & resize(_$flatten#dac##dec_i#$not$maurice2022_r_string_dac#sv#49$75_Y, 1);
    _$flatten#dac##sw_i#$4#VOUT_A#0#0# := bool(_dac#dec_i#D4) ? 0.50000000000000000 : _$flatten#dac##sw_i#$5#VOUT_A#0#0#;
    _dac#dec_i#D5 := resize(_$flatten#dac##dec_i#$and$maurice2022_r_string_dac#sv#51$81_Y, 1) & resize(_Q[0:0], 1);
    _$flatten#dac##sw_i#$3#VOUT_A#0#0# := bool(_dac#dec_i#D5) ? 0.62500000000000000 : _$flatten#dac##sw_i#$4#VOUT_A#0#0#;
    _$flatten#dac##dec_i#$and$maurice2022_r_string_dac#sv#53$87_Y := resize(_Q[2:2], 1) & resize(_Q[1:1], 1);
    _dac#dec_i#D6 := resize(_$flatten#dac##dec_i#$and$maurice2022_r_string_dac#sv#53$87_Y, 1) & resize(_$flatten#dac##dec_i#$not$maurice2022_r_string_dac#sv#49$75_Y, 1);
    _$flatten#dac##sw_i#$2#VOUT_A#0#0# := bool(_dac#dec_i#D6) ? 0.75000000000000000 : _$flatten#dac##sw_i#$3#VOUT_A#0#0#;
    _dac#dec_i#D7 := resize(_$flatten#dac##dec_i#$and$maurice2022_r_string_dac#sv#53$87_Y, 1) & resize(_Q[0:0], 1);
    _dac#sw_i#VOUT_A := bool(_dac#dec_i#D7) ? 0.87500000000000000 : _$flatten#dac##sw_i#$2#VOUT_A#0#0#;
    _$flatten#adc##comp_i#$le$maurice2022_flash_adc#sv#60$53_Y := resize(word1(_dac#sw_i#VOUT_A <= 1.00000000000000000), 1);
    _$flatten#adc##comp_i#$le$maurice2022_flash_adc#sv#60$52_Y := resize(word1(0.87500000000000000 <= _dac#sw_i#VOUT_A), 1);
    _$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#60$54_Y := resize(word1((_$flatten#adc##comp_i#$le$maurice2022_flash_adc#sv#60$52_Y != 0ub1_0) & (_$flatten#adc##comp_i#$le$maurice2022_flash_adc#sv#60$53_Y != 0ub1_0)), 1);
    _$flatten#adc##comp_i#$8#D7#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#60$54_Y) ? 0ub1_1 : 0ub1_0;
    _$flatten#adc##comp_i#$lt$maurice2022_flash_adc#sv#58$50_Y := resize(word1(_dac#sw_i#VOUT_A < 0.87500000000000000), 1);
    _$flatten#adc##comp_i#$le$maurice2022_flash_adc#sv#58$49_Y := resize(word1(0.75000000000000000 <= _dac#sw_i#VOUT_A), 1);
    _$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#58$51_Y := resize(word1((_$flatten#adc##comp_i#$le$maurice2022_flash_adc#sv#58$49_Y != 0ub1_0) & (_$flatten#adc##comp_i#$lt$maurice2022_flash_adc#sv#58$50_Y != 0ub1_0)), 1);
    _$flatten#adc##comp_i#$7#D7#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#58$51_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$8#D7#0#0#;
    _$flatten#adc##comp_i#$lt$maurice2022_flash_adc#sv#56$47_Y := resize(word1(_dac#sw_i#VOUT_A < 0.75000000000000000), 1);
    _$flatten#adc##comp_i#$le$maurice2022_flash_adc#sv#56$46_Y := resize(word1(0.62500000000000000 <= _dac#sw_i#VOUT_A), 1);
    _$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#56$48_Y := resize(word1((_$flatten#adc##comp_i#$le$maurice2022_flash_adc#sv#56$46_Y != 0ub1_0) & (_$flatten#adc##comp_i#$lt$maurice2022_flash_adc#sv#56$47_Y != 0ub1_0)), 1);
    _$flatten#adc##comp_i#$6#D7#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#56$48_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$7#D7#0#0#;
    _$flatten#adc##comp_i#$lt$maurice2022_flash_adc#sv#54$44_Y := resize(word1(_dac#sw_i#VOUT_A < 0.62500000000000000), 1);
    _$flatten#adc##comp_i#$le$maurice2022_flash_adc#sv#54$43_Y := resize(word1(0.50000000000000000 <= _dac#sw_i#VOUT_A), 1);
    _$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#54$45_Y := resize(word1((_$flatten#adc##comp_i#$le$maurice2022_flash_adc#sv#54$43_Y != 0ub1_0) & (_$flatten#adc##comp_i#$lt$maurice2022_flash_adc#sv#54$44_Y != 0ub1_0)), 1);
    _$flatten#adc##comp_i#$5#D7#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#54$45_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$6#D7#0#0#;
    _$flatten#adc##comp_i#$lt$maurice2022_flash_adc#sv#52$41_Y := resize(word1(_dac#sw_i#VOUT_A < 0.50000000000000000), 1);
    _$flatten#adc##comp_i#$le$maurice2022_flash_adc#sv#52$40_Y := resize(word1(0.37500000000000000 <= _dac#sw_i#VOUT_A), 1);
    _$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#52$42_Y := resize(word1((_$flatten#adc##comp_i#$le$maurice2022_flash_adc#sv#52$40_Y != 0ub1_0) & (_$flatten#adc##comp_i#$lt$maurice2022_flash_adc#sv#52$41_Y != 0ub1_0)), 1);
    _$flatten#adc##comp_i#$4#D7#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#52$42_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$5#D7#0#0#;
    _$flatten#adc##comp_i#$lt$maurice2022_flash_adc#sv#50$38_Y := resize(word1(_dac#sw_i#VOUT_A < 0.37500000000000000), 1);
    _$flatten#adc##comp_i#$le$maurice2022_flash_adc#sv#50$37_Y := resize(word1(0.25000000000000000 <= _dac#sw_i#VOUT_A), 1);
    _$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#50$39_Y := resize(word1((_$flatten#adc##comp_i#$le$maurice2022_flash_adc#sv#50$37_Y != 0ub1_0) & (_$flatten#adc##comp_i#$lt$maurice2022_flash_adc#sv#50$38_Y != 0ub1_0)), 1);
    _$flatten#adc##comp_i#$3#D7#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#50$39_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$4#D7#0#0#;
    _$flatten#adc##comp_i#$lt$maurice2022_flash_adc#sv#48$35_Y := resize(word1(_dac#sw_i#VOUT_A < 0.25000000000000000), 1);
    _$flatten#adc##comp_i#$le$maurice2022_flash_adc#sv#48$34_Y := resize(word1(0.12500000000000000 <= _dac#sw_i#VOUT_A), 1);
    _$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#48$36_Y := resize(word1((_$flatten#adc##comp_i#$le$maurice2022_flash_adc#sv#48$34_Y != 0ub1_0) & (_$flatten#adc##comp_i#$lt$maurice2022_flash_adc#sv#48$35_Y != 0ub1_0)), 1);
    _$flatten#adc##comp_i#$2#D7#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#48$36_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$3#D7#0#0#;
    _$flatten#adc##comp_i#$lt$maurice2022_flash_adc#sv#46$32_Y := resize(word1(_dac#sw_i#VOUT_A < 0.12500000000000000), 1);
    _$flatten#adc##comp_i#$le$maurice2022_flash_adc#sv#46$31_Y := resize(word1(0.00000000000000000 <= _dac#sw_i#VOUT_A), 1);
    _$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#46$33_Y := resize(word1((_$flatten#adc##comp_i#$le$maurice2022_flash_adc#sv#46$31_Y != 0ub1_0) & (_$flatten#adc##comp_i#$lt$maurice2022_flash_adc#sv#46$32_Y != 0ub1_0)), 1);
    _adc#comp_i#D7 := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#46$33_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$2#D7#0#0#;
    _$flatten#adc##comp_i#$7#D6#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#58$51_Y) ? 0ub1_1 : 0ub1_0;
    _$flatten#adc##comp_i#$6#D6#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#56$48_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$7#D6#0#0#;
    _$flatten#adc##comp_i#$5#D6#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#54$45_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$6#D6#0#0#;
    _$flatten#adc##comp_i#$4#D6#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#52$42_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$5#D6#0#0#;
    _$flatten#adc##comp_i#$3#D6#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#50$39_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$4#D6#0#0#;
    _$flatten#adc##comp_i#$2#D6#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#48$36_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$3#D6#0#0#;
    _adc#comp_i#D6 := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#46$33_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$2#D6#0#0#;
    _$flatten#adc##comp_i#$4#D3#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#52$42_Y) ? 0ub1_1 : 0ub1_0;
    _$flatten#adc##comp_i#$3#D3#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#50$39_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$4#D3#0#0#;
    _$flatten#adc##comp_i#$2#D3#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#48$36_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$3#D3#0#0#;
    _adc#comp_i#D3 := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#46$33_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$2#D3#0#0#;
    _$flatten#adc##comp_i#$3#D2#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#50$39_Y) ? 0ub1_1 : 0ub1_0;
    _$flatten#adc##comp_i#$2#D2#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#48$36_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$3#D2#0#0#;
    _adc#comp_i#D2 := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#46$33_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$2#D2#0#0#;
    _$flatten#adc##enc_i#$or$maurice2022_flash_adc#sv#86$97_Y := resize(_adc#comp_i#D2, 1) | resize(_adc#comp_i#D3, 1);
    _$flatten#adc##enc_i#$or$maurice2022_flash_adc#sv#86$98_Y := resize(_$flatten#adc##enc_i#$or$maurice2022_flash_adc#sv#86$97_Y, 1) | resize(_adc#comp_i#D6, 1);
    _0 := resize(_$flatten#adc##enc_i#$or$maurice2022_flash_adc#sv#86$98_Y, 1) | resize(_adc#comp_i#D7, 1);
    _$flatten#adc##comp_i#$5#D4#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#54$45_Y) ? 0ub1_1 : 0ub1_0;
    _$flatten#adc##comp_i#$4#D4#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#52$42_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$5#D4#0#0#;
    _$flatten#adc##comp_i#$3#D4#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#50$39_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$4#D4#0#0#;
    _$flatten#adc##comp_i#$2#D4#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#48$36_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$3#D4#0#0#;
    _adc#comp_i#D4 := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#46$33_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$2#D4#0#0#;
    _$flatten#adc##comp_i#$6#D5#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#56$48_Y) ? 0ub1_1 : 0ub1_0;
    _$flatten#adc##comp_i#$5#D5#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#54$45_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$6#D5#0#0#;
    _$flatten#adc##comp_i#$4#D5#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#52$42_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$5#D5#0#0#;
    _$flatten#adc##comp_i#$3#D5#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#50$39_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$4#D5#0#0#;
    _$flatten#adc##comp_i#$2#D5#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#48$36_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$3#D5#0#0#;
    _adc#comp_i#D5 := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#46$33_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$2#D5#0#0#;
    _$flatten#adc##enc_i#$or$maurice2022_flash_adc#sv#85$94_Y := resize(_adc#comp_i#D4, 1) | resize(_adc#comp_i#D5, 1);
    _$flatten#adc##enc_i#$or$maurice2022_flash_adc#sv#85$95_Y := resize(_$flatten#adc##enc_i#$or$maurice2022_flash_adc#sv#85$94_Y, 1) | resize(_adc#comp_i#D6, 1);
    _1 := resize(_$flatten#adc##enc_i#$or$maurice2022_flash_adc#sv#85$95_Y, 1) | resize(_adc#comp_i#D7, 1);
    _$flatten#adc##comp_i#$2#D1#0#0# := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#48$36_Y) ? 0ub1_1 : 0ub1_0;
    _adc#comp_i#D1 := bool(_$flatten#adc##comp_i#$logic_and$maurice2022_flash_adc#sv#46$33_Y) ? 0ub1_0 : _$flatten#adc##comp_i#$2#D1#0#0#;
    _$flatten#adc##enc_i#$or$maurice2022_flash_adc#sv#87$100_Y := resize(_adc#comp_i#D1, 1) | resize(_adc#comp_i#D3, 1);
    _$flatten#adc##enc_i#$or$maurice2022_flash_adc#sv#87$101_Y := resize(_$flatten#adc##enc_i#$or$maurice2022_flash_adc#sv#87$100_Y, 1) | resize(_adc#comp_i#D5, 1);
    _2 := resize(_$flatten#adc##enc_i#$or$maurice2022_flash_adc#sv#87$101_Y, 1) | resize(_adc#comp_i#D7, 1);
    _$eq$dac_adc#sv#13$1_Y := resize(word1(resize(_Q, 3) = resize((((_1[0:0]) :: _0[0:0]) :: _2[0:0]), 3)), 1);
    _$auto$rtlil#cc#2837#Not$554 := !resize(_$eq$dac_adc#sv#13$1_Y, 1);
    _$auto$rtlil#cc#2884#And$556 := resize(_$auto$rtlil#cc#2837#Not$554, 1) & resize(0ub1_1, 1);
    _adc#enc_i#Q := _1[0:0] :: _0[0:0] :: _2[0:0];
    _VSUP := 1.00000000000000000;
    _VOUT_A := 0.00000000000000000;
    _Q_out := _1[0:0] :: _0[0:0] :: _2[0:0];
    _dac#dec_i#Q := _Q;
    _dac#resis_div_i#vref8 := 1.00000000000000000;
    _dac#resis_div_i#vref7 := 0.87500000000000000;
    _dac#resis_div_i#vref6 := 0.75000000000000000;
    _dac#resis_div_i#vref5 := 0.62500000000000000;
    _dac#resis_div_i#vref4 := 0.50000000000000000;
    _dac#resis_div_i#vref3 := 0.37500000000000000;
    _dac#resis_div_i#vref2 := 0.25000000000000000;
    _dac#resis_div_i#vref1 := 0.12500000000000000;
    _dac#resis_div_i#vref := 1.00000000000000000;
    _dac#resis_div_i#GND := 0.00000000000000000;
    _dac#sw_i#vref8 := 1.00000000000000000;
    _dac#sw_i#vref7 := 0.87500000000000000;
    _dac#sw_i#vref6 := 0.75000000000000000;
    _dac#sw_i#vref5 := 0.62500000000000000;
    _dac#sw_i#vref4 := 0.50000000000000000;
    _dac#sw_i#vref3 := 0.37500000000000000;
    _dac#sw_i#vref2 := 0.25000000000000000;
    _dac#sw_i#vref1 := 0.12500000000000000;
    _dac#sw_i#D7 := _dac#dec_i#D7;
    _dac#sw_i#D6 := _dac#dec_i#D6;
    _dac#sw_i#D5 := _dac#dec_i#D5;
    _dac#sw_i#D4 := _dac#dec_i#D4;
    _dac#sw_i#D3 := _dac#dec_i#D3;
    _dac#sw_i#D2 := _dac#dec_i#D2;
    _dac#sw_i#D1 := _dac#dec_i#D1;
    _dac#D1 := _dac#dec_i#D1;
    _dac#D2 := _dac#dec_i#D2;
    _dac#D3 := _dac#dec_i#D3;
    _dac#D4 := _dac#dec_i#D4;
    _dac#D5 := _dac#dec_i#D5;
    _dac#D6 := _dac#dec_i#D6;
    _dac#D7 := _dac#dec_i#D7;
    _dac#Q := _Q;
    _dac#VOUT_A := 0.00000000000000000;
    _dac#vref := 1.00000000000000000;
    _dac#vref1 := 0.12500000000000000;
    _dac#vref2 := 0.25000000000000000;
    _dac#vref3 := 0.37500000000000000;
    _dac#vref4 := 0.50000000000000000;
    _dac#vref5 := 0.62500000000000000;
    _dac#vref6 := 0.75000000000000000;
    _dac#vref7 := 0.87500000000000000;
    _dac#vref8 := 1.00000000000000000;
    _adc#comp_i#vref8 := 1.00000000000000000;
    _adc#comp_i#vref7 := 0.87500000000000000;
    _adc#comp_i#vref6 := 0.75000000000000000;
    _adc#comp_i#vref5 := 0.62500000000000000;
    _adc#comp_i#vref4 := 0.50000000000000000;
    _adc#comp_i#vref3 := 0.37500000000000000;
    _adc#comp_i#vref2 := 0.25000000000000000;
    _adc#comp_i#vref1 := 0.12500000000000000;
    _adc#comp_i#vref := 1.00000000000000000;
    _adc#comp_i#VIN := 0.00000000000000000;
    _adc#enc_i#Q_a := _1[0:0] :: _0[0:0] :: _2[0:0];
    _adc#enc_i#D7 := _adc#comp_i#D7;
    _adc#enc_i#D6 := _adc#comp_i#D6;
    _adc#enc_i#D5 := _adc#comp_i#D5;
    _adc#enc_i#D4 := _adc#comp_i#D4;
    _adc#enc_i#D3 := _adc#comp_i#D3;
    _adc#enc_i#D2 := _adc#comp_i#D2;
    _adc#enc_i#D1 := _adc#comp_i#D1;
    _adc#resis_div_i#vref8 := 1.00000000000000000;
    _adc#resis_div_i#vref7 := 0.87500000000000000;
    _adc#resis_div_i#vref6 := 0.75000000000000000;
    _adc#resis_div_i#vref5 := 0.62500000000000000;
    _adc#resis_div_i#vref4 := 0.50000000000000000;
    _adc#resis_div_i#vref3 := 0.37500000000000000;
    _adc#resis_div_i#vref2 := 0.25000000000000000;
    _adc#resis_div_i#vref1 := 0.12500000000000000;
    _adc#resis_div_i#vref := 1.00000000000000000;
    _adc#resis_div_i#GND := 0.00000000000000000;
    _adc#D1 := _adc#comp_i#D1;
    _adc#D2 := _adc#comp_i#D2;
    _adc#D3 := _adc#comp_i#D3;
    _adc#D4 := _adc#comp_i#D4;
    _adc#D5 := _adc#comp_i#D5;
    _adc#D6 := _adc#comp_i#D6;
    _adc#D7 := _adc#comp_i#D7;
    _adc#Q := _1[0:0] :: _0[0:0] :: _2[0:0];
    _adc#VIN := 0.00000000000000000;
    _adc#vref := 1.00000000000000000;
    _adc#vref1 := 0.12500000000000000;
    _adc#vref2 := 0.25000000000000000;
    _adc#vref3 := 0.37500000000000000;
    _adc#vref4 := 0.50000000000000000;
    _adc#vref5 := 0.62500000000000000;
    _adc#vref6 := 0.75000000000000000;
    _adc#vref7 := 0.87500000000000000;
    _adc#vref8 := 1.00000000000000000;
  INVARSPEC !bool(0ub1_1) | bool(_$eq$dac_adc#sv#13$1_Y);
-- end of yosys output
