#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                            14.960    14.960
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.393    16.352
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.487    18.840
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.909    19.749
mux_counter_dff_Q_3.QD[0] (Q_FRAG)                                                                              0.000    19.749
data arrival time                                                                                                        19.749

clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                            14.960    14.960
clock uncertainty                                                                                               0.000    14.960
cell hold time                                                                                                  0.571    15.531
data required time                                                                                                       15.531
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -15.531
data arrival time                                                                                                        19.749
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               4.218


#Path 2
Startpoint: mux_counter_dff_Q_17.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_17.QCK[0] (Q_FRAG)                                                                             13.959    13.959
mux_counter_dff_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.393    15.352
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.t_frag.XSL[0] (T_FRAG)                       2.386    17.737
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                        1.041    18.778
mux_counter_dff_Q_17.QD[0] (Q_FRAG)                                                                               0.000    18.778
data arrival time                                                                                                          18.778

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_17.QCK[0] (Q_FRAG)                                                                             13.959    13.959
clock uncertainty                                                                                                 0.000    13.959
cell hold time                                                                                                    0.571    14.530
data required time                                                                                                         14.530
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        -14.530
data arrival time                                                                                                          18.778
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 4.248


#Path 3
Startpoint: mux_index_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_index_dffe_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
mux_index_dffe_Q_1.QCK[0] (Q_FRAG)                                      12.336    12.336
mux_index_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    13.729
mux_index_dffe_Q_D_LUT3_O_1.t_frag.XSL[0] (T_FRAG)                       2.386    16.114
mux_index_dffe_Q_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                        1.041    17.155
mux_index_dffe_Q_1.QD[0] (Q_FRAG)                                        0.000    17.155
data arrival time                                                                 17.155

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
mux_index_dffe_Q_1.QCK[0] (Q_FRAG)                                      12.336    12.336
clock uncertainty                                                        0.000    12.336
cell hold time                                                           0.571    12.907
data required time                                                                12.907
----------------------------------------------------------------------------------------
data required time                                                               -12.907
data arrival time                                                                 17.155
----------------------------------------------------------------------------------------
slack (MET)                                                                        4.248


#Path 4
Startpoint: mux_index_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_index_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
mux_index_dffe_Q.QCK[0] (Q_FRAG)                                      11.441    11.441
mux_index_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    12.833
mux_index_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    15.219
mux_index_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    16.260
mux_index_dffe_Q.QD[0] (Q_FRAG)                                        0.000    16.260
data arrival time                                                               16.260

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
mux_index_dffe_Q.QCK[0] (Q_FRAG)                                      11.441    11.441
clock uncertainty                                                      0.000    11.441
cell hold time                                                         0.571    12.011
data required time                                                              12.011
--------------------------------------------------------------------------------------
data required time                                                             -12.011
data arrival time                                                               16.260
--------------------------------------------------------------------------------------
slack (MET)                                                                      4.248


#Path 5
Startpoint: mux_counter_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_1.QCK[0] (Q_FRAG)                                                                            14.099    14.099
mux_counter_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.393    15.492
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.c_frag.BSL[0] (C_FRAG)                       3.208    18.700
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.041    19.741
mux_counter_dff_Q.QD[0] (Q_FRAG)                                                                                0.000    19.741
data arrival time                                                                                                        19.741

clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q.QCK[0] (Q_FRAG)                                                                              14.896    14.896
clock uncertainty                                                                                               0.000    14.896
cell hold time                                                                                                  0.571    15.467
data required time                                                                                                       15.467
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -15.467
data arrival time                                                                                                        19.741
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               4.274


#Path 6
Startpoint: mux_counter_dff_Q_19.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_19.QCK[0] (Q_FRAG)                                                                             14.063    14.063
mux_counter_dff_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.393    15.456
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.t_frag.XSL[0] (T_FRAG)                       2.498    17.954
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                        1.041    18.995
mux_counter_dff_Q_19.QD[0] (Q_FRAG)                                                                               0.000    18.995
data arrival time                                                                                                          18.995

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_19.QCK[0] (Q_FRAG)                                                                             14.063    14.063
clock uncertainty                                                                                                 0.000    14.063
cell hold time                                                                                                    0.571    14.634
data required time                                                                                                         14.634
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        -14.634
data arrival time                                                                                                          18.995
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 4.361


#Path 7
Startpoint: mux_counter_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                             13.947    13.947
mux_counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.393    15.339
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.t_frag.XSL[0] (T_FRAG)                       2.508    17.847
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                        1.041    18.889
mux_counter_dff_Q_21.QD[0] (Q_FRAG)                                                                               0.000    18.889
data arrival time                                                                                                          18.889

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                             13.947    13.947
clock uncertainty                                                                                                 0.000    13.947
cell hold time                                                                                                    0.571    14.518
data required time                                                                                                         14.518
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        -14.518
data arrival time                                                                                                          18.889
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 4.371


#Path 8
Startpoint: mux_counter_dff_Q_22.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_22.QCK[0] (Q_FRAG)                                                                             14.762    14.762
mux_counter_dff_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.393    16.155
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.t_frag.XSL[0] (T_FRAG)                       2.508    18.663
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                        1.041    19.704
mux_counter_dff_Q_22.QD[0] (Q_FRAG)                                                                               0.000    19.704
data arrival time                                                                                                          19.704

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_22.QCK[0] (Q_FRAG)                                                                             14.762    14.762
clock uncertainty                                                                                                 0.000    14.762
cell hold time                                                                                                    0.571    15.333
data required time                                                                                                         15.333
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        -15.333
data arrival time                                                                                                          19.704
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 4.371


#Path 9
Startpoint: mux_counter_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_14.QCK[0] (Q_FRAG)                                                                             14.928    14.928
mux_counter_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.393    16.321
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.t_frag.XSL[0] (T_FRAG)                       2.508    18.829
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                        1.041    19.870
mux_counter_dff_Q_14.QD[0] (Q_FRAG)                                                                               0.000    19.870
data arrival time                                                                                                          19.870

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_14.QCK[0] (Q_FRAG)                                                                             14.928    14.928
clock uncertainty                                                                                                 0.000    14.928
cell hold time                                                                                                    0.571    15.499
data required time                                                                                                         15.499
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        -15.499
data arrival time                                                                                                          19.870
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 4.371


#Path 10
Startpoint: mux_counter_dff_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_4.QCK[0] (Q_FRAG)                                                                              13.203    13.203
mux_counter_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    14.596
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.t_frag.XB2[0] (T_FRAG)                       2.288    16.884
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                        1.378    18.263
mux_counter_dff_Q_4.QD[0] (Q_FRAG)                                                                                0.000    18.263
data arrival time                                                                                                          18.263

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_4.QCK[0] (Q_FRAG)                                                                              13.203    13.203
clock uncertainty                                                                                                 0.000    13.203
cell hold time                                                                                                    0.571    13.774
data required time                                                                                                         13.774
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        -13.774
data arrival time                                                                                                          18.263
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 4.489


#Path 11
Startpoint: mux_counter_dff_Q_13.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_13.QCK[0] (Q_FRAG)                                                                             15.846    15.846
mux_counter_dff_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.393    17.238
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.t_frag.XB2[0] (T_FRAG)                       2.288    19.527
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                        1.378    20.905
mux_counter_dff_Q_13.QD[0] (Q_FRAG)                                                                               0.000    20.905
data arrival time                                                                                                          20.905

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_13.QCK[0] (Q_FRAG)                                                                             15.846    15.846
clock uncertainty                                                                                                 0.000    15.846
cell hold time                                                                                                    0.571    16.416
data required time                                                                                                         16.416
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        -16.416
data arrival time                                                                                                          20.905
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 4.489


#Path 12
Startpoint: mux_counter_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_2.QCK[0] (Q_FRAG)                                                                            14.066    14.066
mux_counter_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.393    15.459
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.t_frag.XA1[0] (T_FRAG)                       2.280    17.739
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.392    19.130
mux_counter_dff_Q_2.QD[0] (Q_FRAG)                                                                              0.000    19.130
data arrival time                                                                                                        19.130

clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_2.QCK[0] (Q_FRAG)                                                                            14.066    14.066
clock uncertainty                                                                                               0.000    14.066
cell hold time                                                                                                  0.571    14.637
data required time                                                                                                       14.637
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -14.637
data arrival time                                                                                                        19.130
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               4.493


#Path 13
Startpoint: mux_counter_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_1.QCK[0] (Q_FRAG)                                                                              14.099    14.099
mux_counter_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    15.492
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.c_frag.BA1[0] (C_FRAG)                       2.280    17.772
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                        1.392    19.163
mux_counter_dff_Q_1.QD[0] (Q_FRAG)                                                                                0.000    19.163
data arrival time                                                                                                          19.163

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_1.QCK[0] (Q_FRAG)                                                                              14.099    14.099
clock uncertainty                                                                                                 0.000    14.099
cell hold time                                                                                                    0.571    14.670
data required time                                                                                                         14.670
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        -14.670
data arrival time                                                                                                          19.163
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 4.493


#Path 14
Startpoint: mux_counter_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                               0.000     0.000
mux_counter_dff_Q_10.QCK[0] (Q_FRAG)                                                                  14.908    14.908
mux_counter_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                  1.393    16.301
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.t_frag.XA1[0] (T_FRAG)                       2.280    18.581
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.392    19.973
mux_counter_dff_Q_10.QD[0] (Q_FRAG)                                                                    0.000    19.973
data arrival time                                                                                               19.973

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                               0.000     0.000
mux_counter_dff_Q_10.QCK[0] (Q_FRAG)                                                                  14.908    14.908
clock uncertainty                                                                                      0.000    14.908
cell hold time                                                                                         0.571    15.479
data required time                                                                                              15.479
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -15.479
data arrival time                                                                                               19.973
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      4.493


#Path 15
Startpoint: mux_counter_dff_Q_9.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                               0.000     0.000
mux_counter_dff_Q_9.QCK[0] (Q_FRAG)                                                                   15.855    15.855
mux_counter_dff_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                                                   1.393    17.248
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.t_frag.XA1[0] (T_FRAG)                       2.280    19.528
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.392    20.919
mux_counter_dff_Q_9.QD[0] (Q_FRAG)                                                                     0.000    20.919
data arrival time                                                                                               20.919

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                               0.000     0.000
mux_counter_dff_Q_9.QCK[0] (Q_FRAG)                                                                   15.855    15.855
clock uncertainty                                                                                      0.000    15.855
cell hold time                                                                                         0.571    16.426
data required time                                                                                              16.426
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -16.426
data arrival time                                                                                               20.919
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      4.493


#Path 16
Startpoint: mux_counter_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                               0.000     0.000
mux_counter_dff_Q_8.QCK[0] (Q_FRAG)                                                                   14.981    14.981
mux_counter_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                   1.393    16.373
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.t_frag.XA1[0] (T_FRAG)                       2.280    18.653
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.392    20.045
mux_counter_dff_Q_8.QD[0] (Q_FRAG)                                                                     0.000    20.045
data arrival time                                                                                               20.045

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                               0.000     0.000
mux_counter_dff_Q_8.QCK[0] (Q_FRAG)                                                                   14.981    14.981
clock uncertainty                                                                                      0.000    14.981
cell hold time                                                                                         0.571    15.552
data required time                                                                                              15.552
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -15.552
data arrival time                                                                                               20.045
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      4.493


#Path 17
Startpoint: mux_counter_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_5.QCK[0] (Q_FRAG)                                                                              14.926    14.926
mux_counter_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    16.319
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.t_frag.XA1[0] (T_FRAG)                       2.280    18.599
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                        1.392    19.991
mux_counter_dff_Q_5.QD[0] (Q_FRAG)                                                                                0.000    19.991
data arrival time                                                                                                          19.991

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_5.QCK[0] (Q_FRAG)                                                                              14.926    14.926
clock uncertainty                                                                                                 0.000    14.926
cell hold time                                                                                                    0.571    15.497
data required time                                                                                                         15.497
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        -15.497
data arrival time                                                                                                          19.991
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 4.493


#Path 18
Startpoint: mux_counter_dff_Q_12.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_12.QCK[0] (Q_FRAG)                                                                             15.756    15.756
mux_counter_dff_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.393    17.149
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.t_frag.XA1[0] (T_FRAG)                       2.280    19.429
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                        1.392    20.820
mux_counter_dff_Q_12.QD[0] (Q_FRAG)                                                                               0.000    20.820
data arrival time                                                                                                          20.820

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_12.QCK[0] (Q_FRAG)                                                                             15.756    15.756
clock uncertainty                                                                                                 0.000    15.756
cell hold time                                                                                                    0.571    16.327
data required time                                                                                                         16.327
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        -16.327
data arrival time                                                                                                          20.820
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 4.493


#Path 19
Startpoint: mux_counter_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_15.QCK[0] (Q_FRAG)                                                                             15.841    15.841
mux_counter_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.393    17.234
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.t_frag.XA1[0] (T_FRAG)                       2.280    19.514
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                        1.392    20.905
mux_counter_dff_Q_15.QD[0] (Q_FRAG)                                                                               0.000    20.905
data arrival time                                                                                                          20.905

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_15.QCK[0] (Q_FRAG)                                                                             15.841    15.841
clock uncertainty                                                                                                 0.000    15.841
cell hold time                                                                                                    0.571    16.412
data required time                                                                                                         16.412
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        -16.412
data arrival time                                                                                                          20.905
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 4.493


#Path 20
Startpoint: mux_counter_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_16.QCK[0] (Q_FRAG)                                                                             13.006    13.006
mux_counter_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.393    14.399
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.t_frag.XA1[0] (T_FRAG)                       2.280    16.679
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                        1.392    18.070
mux_counter_dff_Q_16.QD[0] (Q_FRAG)                                                                               0.000    18.070
data arrival time                                                                                                          18.070

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_16.QCK[0] (Q_FRAG)                                                                             13.006    13.006
clock uncertainty                                                                                                 0.000    13.006
cell hold time                                                                                                    0.571    13.577
data required time                                                                                                         13.577
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        -13.577
data arrival time                                                                                                          18.070
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 4.493


#Path 21
Startpoint: mux_counter_dff_Q_18.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_18.QCK[0] (Q_FRAG)                                                                             13.835    13.835
mux_counter_dff_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.393    15.227
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.t_frag.XA2[0] (T_FRAG)                       2.277    17.505
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                        1.435    18.939
mux_counter_dff_Q_18.QD[0] (Q_FRAG)                                                                               0.000    18.939
data arrival time                                                                                                          18.939

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_18.QCK[0] (Q_FRAG)                                                                             13.835    13.835
clock uncertainty                                                                                                 0.000    13.835
cell hold time                                                                                                    0.571    14.406
data required time                                                                                                         14.406
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        -14.406
data arrival time                                                                                                          18.939
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 4.534


#Path 22
Startpoint: mux_counter_dff_Q_7.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_7.QCK[0] (Q_FRAG)                                                                              14.120    14.120
mux_counter_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    15.513
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.t_frag.XA2[0] (T_FRAG)                       2.277    17.790
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                        1.435    19.225
mux_counter_dff_Q_7.QD[0] (Q_FRAG)                                                                                0.000    19.225
data arrival time                                                                                                          19.225

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_7.QCK[0] (Q_FRAG)                                                                              14.120    14.120
clock uncertainty                                                                                                 0.000    14.120
cell hold time                                                                                                    0.571    14.691
data required time                                                                                                         14.691
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        -14.691
data arrival time                                                                                                          19.225
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 4.534


#Path 23
Startpoint: b4.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : b4_prev_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
b4.inpad[0] (.input)                                               0.000     0.000
$iopadmap$main.b4.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$main.b4.I_DAT[0] (BIDIR_CELL)                           10.153    10.153
b4_prev_dff_Q.QD[0] (Q_FRAG)                                       4.879    15.032
data arrival time                                                           15.032

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
b4_prev_dff_Q.QCK[0] (Q_FRAG)                                      9.560     9.560
clock uncertainty                                                  0.000     9.560
cell hold time                                                     0.571    10.131
data required time                                                          10.131
----------------------------------------------------------------------------------
data required time                                                         -10.131
data arrival time                                                           15.032
----------------------------------------------------------------------------------
slack (MET)                                                                  4.901


#Path 24
Startpoint: paused_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
paused_dffe_Q.QCK[0] (Q_FRAG)                                                         12.114    12.114
paused_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                         1.393    13.506
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.t_frag.XAB[0] (T_FRAG)                       3.238    16.744
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        0.909    17.653
pulse_remain_dff_Q_4.QD[0] (Q_FRAG)                                                    0.000    17.653
data arrival time                                                                               17.653

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
pulse_remain_dff_Q_4.QCK[0] (Q_FRAG)                                                  12.109    12.109
clock uncertainty                                                                      0.000    12.109
cell hold time                                                                         0.571    12.680
data required time                                                                              12.680
------------------------------------------------------------------------------------------------------
data required time                                                                             -12.680
data arrival time                                                                               17.653
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      4.973


#Path 25
Startpoint: paused_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
paused_dffe_Q.QCK[0] (Q_FRAG)                                                                    12.114    12.114
paused_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.393    13.506
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                       4.302    17.809
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                        0.909    18.718
pulse_remain_dff_Q_1.QD[0] (Q_FRAG)                                                               0.000    18.718
data arrival time                                                                                          18.718

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
pulse_remain_dff_Q_1.QCK[0] (Q_FRAG)                                                             13.086    13.086
clock uncertainty                                                                                 0.000    13.086
cell hold time                                                                                    0.571    13.657
data required time                                                                                         13.657
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -13.657
data arrival time                                                                                          18.718
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 5.061


#Path 26
Startpoint: mux_index_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : power_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
mux_index_dffe_Q.QCK[0] (Q_FRAG)                                   11.441    11.441
mux_index_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                   1.393    12.833
power_dff_Q_D_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                       4.338    17.171
power_dff_Q_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                        0.909    18.080
power_dff_Q_2.QD[0] (Q_FRAG)                                        0.000    18.080
data arrival time                                                            18.080

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
power_dff_Q_2.QCK[0] (Q_FRAG)                                      12.036    12.036
clock uncertainty                                                   0.000    12.036
cell hold time                                                      0.571    12.607
data required time                                                           12.607
-----------------------------------------------------------------------------------
data required time                                                          -12.607
data arrival time                                                            18.080
-----------------------------------------------------------------------------------
slack (MET)                                                                   5.473


#Path 27
Startpoint: mux_index_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : power_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
mux_index_dffe_Q_1.QCK[0] (Q_FRAG)                                 12.336    12.336
mux_index_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                 1.393    13.729
power_dff_Q_D_LUT3_O_3.t_frag.XA1[0] (T_FRAG)                       3.938    17.667
power_dff_Q_D_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                        1.392    19.059
power_dff_Q_3.QD[0] (Q_FRAG)                                        0.000    19.059
data arrival time                                                            19.059

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
power_dff_Q_3.QCK[0] (Q_FRAG)                                      12.974    12.974
clock uncertainty                                                   0.000    12.974
cell hold time                                                      0.571    13.545
data required time                                                           13.545
-----------------------------------------------------------------------------------
data required time                                                          -13.545
data arrival time                                                            19.059
-----------------------------------------------------------------------------------
slack (MET)                                                                   5.514


#Path 28
Startpoint: mux_index_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : power_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
mux_index_dffe_Q.QCK[0] (Q_FRAG)                                   11.441    11.441
mux_index_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                   1.393    12.833
power_dff_Q_D_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                       3.687    16.520
power_dff_Q_D_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                        0.909    17.430
power_dff_Q_5.QD[0] (Q_FRAG)                                        0.000    17.430
data arrival time                                                            17.430

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
power_dff_Q_5.QCK[0] (Q_FRAG)                                      11.306    11.306
clock uncertainty                                                   0.000    11.306
cell hold time                                                      0.571    11.877
data required time                                                           11.877
-----------------------------------------------------------------------------------
data required time                                                          -11.877
data arrival time                                                            17.430
-----------------------------------------------------------------------------------
slack (MET)                                                                   5.552


#Path 29
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : b3_prev_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
b3.inpad[0] (.input)                                               0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                           10.153    10.153
b3_prev_dff_Q.QD[0] (Q_FRAG)                                       6.712    16.865
data arrival time                                                           16.865

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
b3_prev_dff_Q.QCK[0] (Q_FRAG)                                     10.658    10.658
clock uncertainty                                                  0.000    10.658
cell hold time                                                     0.571    11.229
data required time                                                          11.229
----------------------------------------------------------------------------------
data required time                                                         -11.229
data arrival time                                                           16.865
----------------------------------------------------------------------------------
slack (MET)                                                                  5.636


#Path 30
Startpoint: mainclock.e_dff_Q_2.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.e_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.e_dff_Q_2.QCK[0] (Q_FRAG)                                       5.310     5.310
mainclock.e_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.703
mainclock.e_dff_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.829     9.532
mainclock.e_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975    10.507
mainclock.e_dff_Q_1.QD[0] (Q_FRAG)                                        3.079    13.586
data arrival time                                                                  13.586

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.e_dff_Q_1.QCK[0] (Q_FRAG)                                       6.929     6.929
clock uncertainty                                                         0.000     6.929
cell hold time                                                            0.571     7.500
data required time                                                                  7.500
-----------------------------------------------------------------------------------------
data required time                                                                 -7.500
data arrival time                                                                  13.586
-----------------------------------------------------------------------------------------
slack (MET)                                                                         6.086


#Path 31
Startpoint: mux_index_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : power_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
mux_index_dffe_Q.QCK[0] (Q_FRAG)                                   11.441    11.441
mux_index_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                   1.393    12.833
power_dff_Q_D_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                       4.269    17.102
power_dff_Q_D_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                        0.909    18.011
power_dff_Q_4.QD[0] (Q_FRAG)                                        0.000    18.011
data arrival time                                                            18.011

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
power_dff_Q_4.QCK[0] (Q_FRAG)                                      11.257    11.257
clock uncertainty                                                   0.000    11.257
cell hold time                                                      0.571    11.828
data required time                                                           11.828
-----------------------------------------------------------------------------------
data required time                                                          -11.828
data arrival time                                                            18.011
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.184


#Path 32
Startpoint: mux_index_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : power_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
mux_index_dffe_Q_1.QCK[0] (Q_FRAG)                                 12.336    12.336
mux_index_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                 1.393    13.729
power_dff_Q_D_LUT3_O_1.t_frag.XSL[0] (T_FRAG)                       5.027    18.755
power_dff_Q_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                        1.041    19.797
power_dff_Q_1.QD[0] (Q_FRAG)                                        0.000    19.797
data arrival time                                                            19.797

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
power_dff_Q_1.QCK[0] (Q_FRAG)                                      12.869    12.869
clock uncertainty                                                   0.000    12.869
cell hold time                                                      0.571    13.440
data required time                                                           13.440
-----------------------------------------------------------------------------------
data required time                                                          -13.440
data arrival time                                                            19.797
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.357


#Path 33
Startpoint: mainclock.e_dff_Q_2.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.e_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.e_dff_Q_2.QCK[0] (Q_FRAG)                                       5.310     5.310
mainclock.e_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.703
mainclock.e_dff_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.383     9.086
mainclock.e_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975    10.061
mainclock.e_dff_Q_2.QD[0] (Q_FRAG)                                        2.427    12.488
data arrival time                                                                  12.488

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.e_dff_Q_2.QCK[0] (Q_FRAG)                                       5.310     5.310
clock uncertainty                                                         0.000     5.310
cell hold time                                                            0.571     5.881
data required time                                                                  5.881
-----------------------------------------------------------------------------------------
data required time                                                                 -5.881
data arrival time                                                                  12.488
-----------------------------------------------------------------------------------------
slack (MET)                                                                         6.606


#Path 34
Startpoint: paused_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
paused_dffe_Q.QCK[0] (Q_FRAG)                                                                    12.114    12.114
paused_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.393    13.506
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.t_frag.XAB[0] (T_FRAG)                       4.284    17.790
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                        0.909    18.699
pulse_remain_dff_Q_7.QD[0] (Q_FRAG)                                                               0.000    18.699
data arrival time                                                                                          18.699

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
pulse_remain_dff_Q_7.QCK[0] (Q_FRAG)                                                             11.521    11.521
clock uncertainty                                                                                 0.000    11.521
cell hold time                                                                                    0.571    12.092
data required time                                                                                         12.092
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -12.092
data arrival time                                                                                          18.699
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 6.608


#Path 35
Startpoint: mux_index_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : power_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                          0.000     0.000
mux_index_dffe_Q.QCK[0] (Q_FRAG)                                 11.441    11.441
mux_index_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                 1.393    12.833
power_dff_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.339    15.172
power_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.346    16.518
power_dff_Q.QD[0] (Q_FRAG)                                        3.012    19.530
data arrival time                                                          19.530

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                          0.000     0.000
power_dff_Q.QCK[0] (Q_FRAG)                                      12.203    12.203
clock uncertainty                                                 0.000    12.203
cell hold time                                                    0.571    12.774
data required time                                                         12.774
---------------------------------------------------------------------------------
data required time                                                        -12.774
data arrival time                                                          19.530
---------------------------------------------------------------------------------
slack (MET)                                                                 6.757


#Path 36
Startpoint: paused_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
paused_dffe_Q.QCK[0] (Q_FRAG)                                                                    12.114    12.114
paused_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.393    13.506
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                       5.232    18.738
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                        0.909    19.647
pulse_remain_dff_Q_2.QD[0] (Q_FRAG)                                                               0.000    19.647
data arrival time                                                                                          19.647

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
pulse_remain_dff_Q_2.QCK[0] (Q_FRAG)                                                             12.306    12.306
clock uncertainty                                                                                 0.000    12.306
cell hold time                                                                                    0.571    12.877
data required time                                                                                         12.877
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -12.877
data arrival time                                                                                          19.647
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 6.770


#Path 37
Startpoint: mainclock.e_dff_Q_2.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.s2_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.e_dff_Q_2.QCK[0] (Q_FRAG)                                       5.310     5.310
mainclock.e_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.703
mainclock.e_dff_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.383     9.086
mainclock.e_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975    10.061
mainclock.s2_dff_Q_2.QD[0] (Q_FRAG)                                       3.474    13.535
data arrival time                                                                  13.535

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.s2_dff_Q_2.QCK[0] (Q_FRAG)                                      6.146     6.146
clock uncertainty                                                         0.000     6.146
cell hold time                                                            0.571     6.717
data required time                                                                  6.717
-----------------------------------------------------------------------------------------
data required time                                                                 -6.717
data arrival time                                                                  13.535
-----------------------------------------------------------------------------------------
slack (MET)                                                                         6.818


#Path 38
Startpoint: b2.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : b2_prev_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
b2.inpad[0] (.input)                                               0.000     0.000
$iopadmap$main.b2.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$main.b2.I_DAT[0] (BIDIR_CELL)                           10.153    10.153
b2_prev_dff_Q.QD[0] (Q_FRAG)                                       6.897    17.050
data arrival time                                                           17.050

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
b2_prev_dff_Q.QCK[0] (Q_FRAG)                                      9.638     9.638
clock uncertainty                                                  0.000     9.638
cell hold time                                                     0.571    10.209
data required time                                                          10.209
----------------------------------------------------------------------------------
data required time                                                         -10.209
data arrival time                                                           17.050
----------------------------------------------------------------------------------
slack (MET)                                                                  6.841


#Path 39
Startpoint: b1.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : b1_prev_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
b1.inpad[0] (.input)                                               0.000     0.000
$iopadmap$main.b1.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$main.b1.I_DAT[0] (BIDIR_CELL)                           10.153    10.153
b1_prev_dff_Q.QD[0] (Q_FRAG)                                      10.141    20.294
data arrival time                                                           20.294

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
b1_prev_dff_Q.QCK[0] (Q_FRAG)                                     12.594    12.594
clock uncertainty                                                  0.000    12.594
cell hold time                                                     0.571    13.165
data required time                                                          13.165
----------------------------------------------------------------------------------
data required time                                                         -13.165
data arrival time                                                           20.294
----------------------------------------------------------------------------------
slack (MET)                                                                  7.129


#Path 40
Startpoint: mainclock.b_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.b_dff_Q_1.QCK[0] (Q_FRAG)                                       5.627     5.627
mainclock.b_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     7.020
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.705     9.725
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.434    11.159
mainclock.h1_dff_Q_1.QD[0] (Q_FRAG)                                       2.478    13.637
data arrival time                                                                  13.637

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.h1_dff_Q_1.QCK[0] (Q_FRAG)                                      5.691     5.691
clock uncertainty                                                         0.000     5.691
cell hold time                                                            0.571     6.262
data required time                                                                  6.262
-----------------------------------------------------------------------------------------
data required time                                                                 -6.262
data arrival time                                                                  13.637
-----------------------------------------------------------------------------------------
slack (MET)                                                                         7.375


#Path 41
Startpoint: pulse_active_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_active_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                             0.000     0.000
pulse_active_dff_Q.QCK[0] (Q_FRAG)                                                  12.283    12.283
pulse_active_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    13.676
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.t_frag.XAB[0] (T_FRAG)                       2.294    15.970
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        0.852    16.822
pulse_active_dff_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   2.486    19.308
pulse_active_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.041    20.349
pulse_active_dff_Q.QD[0] (Q_FRAG)                                                    0.000    20.349
data arrival time                                                                             20.349

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                             0.000     0.000
pulse_active_dff_Q.QCK[0] (Q_FRAG)                                                  12.283    12.283
clock uncertainty                                                                    0.000    12.283
cell hold time                                                                       0.571    12.854
data required time                                                                            12.854
----------------------------------------------------------------------------------------------------
data required time                                                                           -12.854
data arrival time                                                                             20.349
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    7.495


#Path 42
Startpoint: mainclock.e_dff_Q_2.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.s2_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.e_dff_Q_2.QCK[0] (Q_FRAG)                                       5.310     5.310
mainclock.e_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.703
mainclock.e_dff_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.829     9.532
mainclock.e_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975    10.507
mainclock.s2_dff_Q_1.QD[0] (Q_FRAG)                                       4.021    14.528
data arrival time                                                                  14.528

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.s2_dff_Q_1.QCK[0] (Q_FRAG)                                      6.205     6.205
clock uncertainty                                                         0.000     6.205
cell hold time                                                            0.571     6.776
data required time                                                                  6.776
-----------------------------------------------------------------------------------------
data required time                                                                 -6.776
data arrival time                                                                  14.528
-----------------------------------------------------------------------------------------
slack (MET)                                                                         7.752


#Path 43
Startpoint: mux_counter_dff_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_6.QCK[0] (Q_FRAG)                                                                              14.048    14.048
mux_counter_dff_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.393    15.441
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.t_frag.XA2[0] (T_FRAG)                        2.276    17.716
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                         1.346    19.062
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                       2.400    21.462
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                        0.909    22.372
mux_counter_dff_Q_6.QD[0] (Q_FRAG)                                                                                0.000    22.372
data arrival time                                                                                                          22.372

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_6.QCK[0] (Q_FRAG)                                                                              14.048    14.048
clock uncertainty                                                                                                 0.000    14.048
cell hold time                                                                                                    0.571    14.619
data required time                                                                                                         14.619
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        -14.619
data arrival time                                                                                                          22.372
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 7.753


#Path 44
Startpoint: pulse_remain_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
pulse_remain_dff_Q_15.QCK[0] (Q_FRAG)                                                                        10.706    10.706
pulse_remain_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                        1.393    12.099
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.t_frag.XB2[0] (T_FRAG)                       2.306    14.405
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.333    15.738
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.t_frag.XAB[0] (T_FRAG)                                   2.400    18.138
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                    0.909    19.047
pulse_remain_dff_Q_15.QD[0] (Q_FRAG)                                                                          0.000    19.047
data arrival time                                                                                                      19.047

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
pulse_remain_dff_Q_15.QCK[0] (Q_FRAG)                                                                        10.706    10.706
clock uncertainty                                                                                             0.000    10.706
cell hold time                                                                                                0.571    11.277
data required time                                                                                                     11.277
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -11.277
data arrival time                                                                                                      19.047
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             7.770


#Path 45
Startpoint: mainclock.c_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.c_dff_Q_1.QCK[0] (Q_FRAG)                                       5.929     5.929
mainclock.c_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     7.322
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.087    11.408
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    12.318
mainclock.m2_dff_Q_2.QD[0] (Q_FRAG)                                       2.575    14.892
data arrival time                                                                  14.892

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.m2_dff_Q_2.QCK[0] (Q_FRAG)                                      6.538     6.538
clock uncertainty                                                         0.000     6.538
cell hold time                                                            0.571     7.109
data required time                                                                  7.109
-----------------------------------------------------------------------------------------
data required time                                                                 -7.109
data arrival time                                                                  14.892
-----------------------------------------------------------------------------------------
slack (MET)                                                                         7.783


#Path 46
Startpoint: paused_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
paused_dffe_Q.QCK[0] (Q_FRAG)                                                                  12.114    12.114
paused_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                  1.393    13.506
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.232    18.738
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.909    19.648
pulse_remain_dff_Q.QD[0] (Q_FRAG)                                                               0.000    19.648
data arrival time                                                                                        19.648

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
pulse_remain_dff_Q.QCK[0] (Q_FRAG)                                                             11.249    11.249
clock uncertainty                                                                               0.000    11.249
cell hold time                                                                                  0.571    11.820
data required time                                                                                       11.820
---------------------------------------------------------------------------------------------------------------
data required time                                                                                      -11.820
data arrival time                                                                                        19.648
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               7.828


#Path 47
Startpoint: pulse_remain_dff_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
pulse_remain_dff_Q_6.QCK[0] (Q_FRAG)                                                    10.544    10.544
pulse_remain_dff_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                    1.393    11.936
b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.t_frag.XB2[0] (T_FRAG)                                 2.306    14.242
b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                  1.333    15.575
b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       2.486    18.061
b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.041    19.103
pulse_remain_dff_Q_6.QD[0] (Q_FRAG)                                                      0.000    19.103
data arrival time                                                                                 19.103

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
pulse_remain_dff_Q_6.QCK[0] (Q_FRAG)                                                    10.544    10.544
clock uncertainty                                                                        0.000    10.544
cell hold time                                                                           0.571    11.115
data required time                                                                                11.115
--------------------------------------------------------------------------------------------------------
data required time                                                                               -11.115
data arrival time                                                                                 19.103
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        7.988


#Path 48
Startpoint: pulse_remain_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
pulse_remain_dff_Q_3.QCK[0] (Q_FRAG)                                                                         11.194    11.194
pulse_remain_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                         1.393    12.586
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.t_frag.XB2[0] (T_FRAG)                       2.306    14.892
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.333    16.225
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.t_frag.XSL[0] (T_FRAG)                                   2.486    18.711
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                    1.041    19.753
pulse_remain_dff_Q_3.QD[0] (Q_FRAG)                                                                           0.000    19.753
data arrival time                                                                                                      19.753

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
pulse_remain_dff_Q_3.QCK[0] (Q_FRAG)                                                                         11.194    11.194
clock uncertainty                                                                                             0.000    11.194
cell hold time                                                                                                0.571    11.765
data required time                                                                                                     11.765
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -11.765
data arrival time                                                                                                      19.753
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             7.988


#Path 49
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                         11.300    11.300
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                         1.393    12.693
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.t_frag.XB2[0] (T_FRAG)                       2.306    14.999
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.333    16.332
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.t_frag.XSL[0] (T_FRAG)                                   2.486    18.818
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                    1.041    19.859
pulse_remain_dff_Q_8.QD[0] (Q_FRAG)                                                                           0.000    19.859
data arrival time                                                                                                      19.859

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                         11.300    11.300
clock uncertainty                                                                                             0.000    11.300
cell hold time                                                                                                0.571    11.871
data required time                                                                                                     11.871
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -11.871
data arrival time                                                                                                      19.859
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             7.988


#Path 50
Startpoint: pulse_remain_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
pulse_remain_dff_Q_14.QCK[0] (Q_FRAG)                                                                        12.247    12.247
pulse_remain_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                        1.393    13.640
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.t_frag.XB2[0] (T_FRAG)                       2.337    15.977
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.333    17.310
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.t_frag.XSL[0] (T_FRAG)                                   2.486    19.796
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                    1.041    20.837
pulse_remain_dff_Q_14.QD[0] (Q_FRAG)                                                                          0.000    20.837
data arrival time                                                                                                      20.837

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
pulse_remain_dff_Q_14.QCK[0] (Q_FRAG)                                                                        12.247    12.247
clock uncertainty                                                                                             0.000    12.247
cell hold time                                                                                                0.571    12.818
data required time                                                                                                     12.818
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -12.818
data arrival time                                                                                                      20.837
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             8.019


#Path 51
Startpoint: pulse_remain_dff_Q_12.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
pulse_remain_dff_Q_12.QCK[0] (Q_FRAG)                                                    9.585     9.585
pulse_remain_dff_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                                   1.393    10.978
b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.t_frag.XB2[0] (T_FRAG)                                 2.337    13.315
b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                  1.333    14.648
b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       2.486    17.134
b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.041    18.175
pulse_remain_dff_Q_12.QD[0] (Q_FRAG)                                                     0.000    18.175
data arrival time                                                                                 18.175

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
pulse_remain_dff_Q_12.QCK[0] (Q_FRAG)                                                    9.585     9.585
clock uncertainty                                                                        0.000     9.585
cell hold time                                                                           0.571    10.156
data required time                                                                                10.156
--------------------------------------------------------------------------------------------------------
data required time                                                                               -10.156
data arrival time                                                                                 18.175
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        8.019


#Path 52
Startpoint: pulse_remain_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
pulse_remain_dff_Q_11.QCK[0] (Q_FRAG)                                                                        10.624    10.624
pulse_remain_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                        1.393    12.017
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.t_frag.XB2[0] (T_FRAG)                       2.337    14.353
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.333    15.686
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.t_frag.XSL[0] (T_FRAG)                                   2.486    18.173
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                    1.041    19.214
pulse_remain_dff_Q_11.QD[0] (Q_FRAG)                                                                          0.000    19.214
data arrival time                                                                                                      19.214

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
pulse_remain_dff_Q_11.QCK[0] (Q_FRAG)                                                                        10.624    10.624
clock uncertainty                                                                                             0.000    10.624
cell hold time                                                                                                0.571    11.195
data required time                                                                                                     11.195
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -11.195
data arrival time                                                                                                      19.214
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             8.019


#Path 53
Startpoint: pulse_remain_dff_Q_9.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
pulse_remain_dff_Q_9.QCK[0] (Q_FRAG)                                                                         10.527    10.527
pulse_remain_dff_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                                                         1.393    11.919
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.t_frag.XB2[0] (T_FRAG)                       2.337    14.256
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.333    15.589
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.t_frag.XSL[0] (T_FRAG)                                   2.486    18.075
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                    1.041    19.117
pulse_remain_dff_Q_9.QD[0] (Q_FRAG)                                                                           0.000    19.117
data arrival time                                                                                                      19.117

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
pulse_remain_dff_Q_9.QCK[0] (Q_FRAG)                                                                         10.527    10.527
clock uncertainty                                                                                             0.000    10.527
cell hold time                                                                                                0.571    11.098
data required time                                                                                                     11.098
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -11.098
data arrival time                                                                                                      19.117
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             8.019


#Path 54
Startpoint: pulse_remain_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
pulse_remain_dff_Q_5.QCK[0] (Q_FRAG)                                                     9.455     9.455
pulse_remain_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                    1.393    10.848
b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.t_frag.XB2[0] (T_FRAG)                                 2.337    13.185
b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                  1.333    14.518
b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       2.486    17.004
b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.041    18.045
pulse_remain_dff_Q_5.QD[0] (Q_FRAG)                                                      0.000    18.045
data arrival time                                                                                 18.045

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
pulse_remain_dff_Q_5.QCK[0] (Q_FRAG)                                                     9.455     9.455
clock uncertainty                                                                        0.000     9.455
cell hold time                                                                           0.571    10.026
data required time                                                                                10.026
--------------------------------------------------------------------------------------------------------
data required time                                                                               -10.026
data arrival time                                                                                 18.045
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        8.019


#Path 55
Startpoint: mainclock.b_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.b_dff_Q_1.QCK[0] (Q_FRAG)                                       5.627     5.627
mainclock.b_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     7.020
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.705     9.725
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.434    11.159
mainclock.b_dff_Q_1.QD[0] (Q_FRAG)                                        3.091    14.250
data arrival time                                                                  14.250

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.b_dff_Q_1.QCK[0] (Q_FRAG)                                       5.627     5.627
clock uncertainty                                                         0.000     5.627
cell hold time                                                            0.571     6.198
data required time                                                                  6.198
-----------------------------------------------------------------------------------------
data required time                                                                 -6.198
data arrival time                                                                  14.250
-----------------------------------------------------------------------------------------
slack (MET)                                                                         8.052


#Path 56
Startpoint: mainclock.c_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.c_dff_Q_1.QCK[0] (Q_FRAG)                                       5.929     5.929
mainclock.c_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     7.322
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.087    11.408
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    12.318
mainclock.c_dff_Q_2.QD[0] (Q_FRAG)                                        2.478    14.795
data arrival time                                                                  14.795

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.c_dff_Q_2.QCK[0] (Q_FRAG)                                       6.134     6.134
clock uncertainty                                                         0.000     6.134
cell hold time                                                            0.571     6.705
data required time                                                                  6.705
-----------------------------------------------------------------------------------------
data required time                                                                 -6.705
data arrival time                                                                  14.795
-----------------------------------------------------------------------------------------
slack (MET)                                                                         8.090


#Path 57
Startpoint: paused_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
paused_dffe_Q.QCK[0] (Q_FRAG)                                                           12.114    12.114
paused_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.393    13.506
b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.t_frag.XAB[0] (T_FRAG)                       5.728    19.235
b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        0.909    20.144
pulse_remain_dff_Q_13.QD[0] (Q_FRAG)                                                     0.000    20.144
data arrival time                                                                                 20.144

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
pulse_remain_dff_Q_13.QCK[0] (Q_FRAG)                                                   11.430    11.430
clock uncertainty                                                                        0.000    11.430
cell hold time                                                                           0.571    12.001
data required time                                                                                12.001
--------------------------------------------------------------------------------------------------------
data required time                                                                               -12.001
data arrival time                                                                                 20.144
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        8.143


#Path 58
Startpoint: mux_counter_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
mux_counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                       13.947    13.947
mux_counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                       1.393    15.339
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.383    17.722
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975    18.697
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.t_frag.XSL[0] (T_FRAG)                                 3.277    21.974
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                  1.041    23.015
mux_counter_dff_Q_20.QD[0] (Q_FRAG)                                                                                         0.000    23.015
data arrival time                                                                                                                    23.015

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
mux_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                       14.068    14.068
clock uncertainty                                                                                                           0.000    14.068
cell hold time                                                                                                              0.571    14.639
data required time                                                                                                                   14.639
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -14.639
data arrival time                                                                                                                    23.015
-------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                           8.377


#Path 59
Startpoint: mainclock.c_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.c_dff_Q_3.QCK[0] (Q_FRAG)                                       6.757     6.757
mainclock.c_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     8.150
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                       3.174    11.323
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.365    12.689
mainclock.c_dff_Q_3.QD[0] (Q_FRAG)                                        3.095    15.783
data arrival time                                                                  15.783

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.c_dff_Q_3.QCK[0] (Q_FRAG)                                       6.757     6.757
clock uncertainty                                                         0.000     6.757
cell hold time                                                            0.571     7.328
data required time                                                                  7.328
-----------------------------------------------------------------------------------------
data required time                                                                 -7.328
data arrival time                                                                  15.783
-----------------------------------------------------------------------------------------
slack (MET)                                                                         8.455


#Path 60
Startpoint: mainclock.b_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.b_dff_Q_3.QCK[0] (Q_FRAG)                                       3.871     3.871
mainclock.b_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     5.264
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.179    10.443
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    11.352
mainclock.h1_dff_Q_3.QD[0] (Q_FRAG)                                       2.478    13.830
data arrival time                                                                  13.830

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.h1_dff_Q_3.QCK[0] (Q_FRAG)                                      4.802     4.802
clock uncertainty                                                         0.000     4.802
cell hold time                                                            0.571     5.373
data required time                                                                  5.373
-----------------------------------------------------------------------------------------
data required time                                                                 -5.373
data arrival time                                                                  13.830
-----------------------------------------------------------------------------------------
slack (MET)                                                                         8.457


#Path 61
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.f_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                               0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                     5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                    1.393     7.388
mainclock.f_dff_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.964    11.352
mainclock.f_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    12.204
mainclock.f_dff_Q.QD[0] (Q_FRAG)                                        3.512    15.717
data arrival time                                                                15.717

clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                               0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                       6.674     6.674
clock uncertainty                                                       0.000     6.674
cell hold time                                                          0.571     7.245
data required time                                                                7.245
---------------------------------------------------------------------------------------
data required time                                                               -7.245
data arrival time                                                                15.717
---------------------------------------------------------------------------------------
slack (MET)                                                                       8.471


#Path 62
Startpoint: mainclock.a_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                               0.000     0.000
mainclock.a_dff_Q_1.QCK[0] (Q_FRAG)                                     4.989     4.989
mainclock.a_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                    1.393     6.381
mainclock.a_dff_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498     8.879
mainclock.a_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041     9.920
mainclock.a_dff_Q.QD[0] (Q_FRAG)                                        4.014    13.935
data arrival time                                                                13.935

clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                               0.000     0.000
mainclock.a_dff_Q.QCK[0] (Q_FRAG)                                       4.785     4.785
clock uncertainty                                                       0.000     4.785
cell hold time                                                          0.571     5.356
data required time                                                                5.356
---------------------------------------------------------------------------------------
data required time                                                               -5.356
data arrival time                                                                13.935
---------------------------------------------------------------------------------------
slack (MET)                                                                       8.579


#Path 63
Startpoint: mainclock.d_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.d_dff_Q_1.QCK[0] (Q_FRAG)                                       6.406     6.406
mainclock.d_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     7.799
mainclock.d_dff_Q_1_D_LUT3_O.t_frag.XB2[0] (T_FRAG)                       3.359    11.157
mainclock.d_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.378    12.536
mainclock.d_dff_Q_1.QD[0] (Q_FRAG)                                        3.069    15.605
data arrival time                                                                  15.605

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.d_dff_Q_1.QCK[0] (Q_FRAG)                                       6.406     6.406
clock uncertainty                                                         0.000     6.406
cell hold time                                                            0.571     6.977
data required time                                                                  6.977
-----------------------------------------------------------------------------------------
data required time                                                                 -6.977
data arrival time                                                                  15.605
-----------------------------------------------------------------------------------------
slack (MET)                                                                         8.628


#Path 64
Startpoint: mux_index_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : disp_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                     0.000     0.000
mux_index_dffe_Q.QCK[0] (Q_FRAG)                                            11.441    11.441
mux_index_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.393    12.833
mainclock.s1_mux8x0_A_S0_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.911    15.745
mainclock.s1_mux8x0_A_S0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    16.597
mainclock.s1_mux8x0_A_1.c_frag.BSL[0] (C_FRAG)                               5.038    21.635
mainclock.s1_mux8x0_A_1.c_frag.CZ[0] (C_FRAG)                                1.041    22.676
disp_dff_Q_1.QD[0] (Q_FRAG)                                                  0.000    22.676
data arrival time                                                                     22.676

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                     0.000     0.000
disp_dff_Q_1.QCK[0] (Q_FRAG)                                                13.188    13.188
clock uncertainty                                                            0.000    13.188
cell hold time                                                               0.571    13.758
data required time                                                                    13.758
--------------------------------------------------------------------------------------------
data required time                                                                   -13.758
data arrival time                                                                     22.676
--------------------------------------------------------------------------------------------
slack (MET)                                                                            8.918


#Path 65
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.s1_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                         6.674     6.674
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.393     8.067
mainclock.f_dff_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.621    11.688
mainclock.f_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    12.540
mainclock.s1_dff_Q_2.QD[0] (Q_FRAG)                                       2.608    15.148
data arrival time                                                                  15.148

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.s1_dff_Q_2.QCK[0] (Q_FRAG)                                      5.571     5.571
clock uncertainty                                                         0.000     5.571
cell hold time                                                            0.571     6.142
data required time                                                                  6.142
-----------------------------------------------------------------------------------------
data required time                                                                 -6.142
data arrival time                                                                  15.148
-----------------------------------------------------------------------------------------
slack (MET)                                                                         9.006


#Path 66
Startpoint: mainclock.a_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                               0.000     0.000
mainclock.a_dff_Q_1.QCK[0] (Q_FRAG)                                     4.989     4.989
mainclock.a_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                    1.393     6.381
mainclock.a_dff_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498     8.879
mainclock.a_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041     9.920
mainclock.h2_dff_Q.QD[0] (Q_FRAG)                                       4.785    14.706
data arrival time                                                                14.706

clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                               0.000     0.000
mainclock.h2_dff_Q.QCK[0] (Q_FRAG)                                      4.708     4.708
clock uncertainty                                                       0.000     4.708
cell hold time                                                          0.571     5.279
data required time                                                                5.279
---------------------------------------------------------------------------------------
data required time                                                               -5.279
data arrival time                                                                14.706
---------------------------------------------------------------------------------------
slack (MET)                                                                       9.427


#Path 67
Startpoint: mainclock.a_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                              0.000     0.000
clock source latency                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                           0.000     0.000
mainclock.a_dff_Q.QCK[0] (Q_FRAG)                                                   4.785     4.785
mainclock.a_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393     6.177
mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.964    10.141
mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    10.993
mainclock.a_dff_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.400    13.393
mainclock.a_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  0.909    14.302
mainclock.h2_dff_Q_2.QD[0] (Q_FRAG)                                                 2.478    16.780
data arrival time                                                                            16.780

clock aclk (rise edge)                                                              0.000     0.000
clock source latency                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                           0.000     0.000
mainclock.h2_dff_Q_2.QCK[0] (Q_FRAG)                                                6.588     6.588
clock uncertainty                                                                   0.000     6.588
cell hold time                                                                      0.571     7.159
data required time                                                                            7.159
---------------------------------------------------------------------------------------------------
data required time                                                                           -7.159
data arrival time                                                                            16.780
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   9.621


#Path 68
Startpoint: mux_index_dffe_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_index_dffe_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
mux_index_dffe_Q_2.QCK[0] (Q_FRAG)                                   13.509    13.509
mux_index_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                   1.393    14.902
mux_index_dffe_Q_D_LUT1_O.f_frag.FS[0] (F_FRAG)                       5.020    19.922
mux_index_dffe_Q_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                       0.698    20.621
mux_index_dffe_Q_2.QD[0] (Q_FRAG)                                     3.111    23.732
data arrival time                                                              23.732

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
mux_index_dffe_Q_2.QCK[0] (Q_FRAG)                                   13.509    13.509
clock uncertainty                                                     0.000    13.509
cell hold time                                                        0.571    14.080
data required time                                                             14.080
-------------------------------------------------------------------------------------
data required time                                                            -14.080
data arrival time                                                              23.732
-------------------------------------------------------------------------------------
slack (MET)                                                                     9.652


#Path 69
Startpoint: paused_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : paused_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
paused_dffe_Q.QCK[0] (Q_FRAG)                                     12.114    12.114
paused_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                     1.393    13.506
paused_dffe_Q_D_LUT1_O.f_frag.FS[0] (F_FRAG)                       5.158    18.665
paused_dffe_Q_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                       0.698    19.363
paused_dffe_Q.QD[0] (Q_FRAG)                                       2.990    22.353
data arrival time                                                           22.353

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
paused_dffe_Q.QCK[0] (Q_FRAG)                                     12.114    12.114
clock uncertainty                                                  0.000    12.114
cell hold time                                                     0.571    12.685
data required time                                                          12.685
----------------------------------------------------------------------------------
data required time                                                         -12.685
data arrival time                                                           22.353
----------------------------------------------------------------------------------
slack (MET)                                                                  9.669


#Path 70
Startpoint: paused_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : aclk_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
paused_dffe_Q.QCK[0] (Q_FRAG)                                   12.114    12.114
paused_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                   1.393    13.506
aclk_dff_Q_D_LUT3_O.t_frag.XB1[0] (T_FRAG)                       5.216    18.723
aclk_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.418    20.141
aclk_dff_Q.QD[0] (Q_FRAG)                                        0.000    20.141
data arrival time                                                         20.141

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
aclk_dff_Q.QCK[0] (Q_FRAG)                                       9.647     9.647
clock uncertainty                                                0.000     9.647
cell hold time                                                   0.571    10.218
data required time                                                        10.218
--------------------------------------------------------------------------------
data required time                                                       -10.218
data arrival time                                                         20.141
--------------------------------------------------------------------------------
slack (MET)                                                                9.923


#Path 71
Startpoint: mainclock.f_dff_Q_2.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.s1_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.f_dff_Q_2.QCK[0] (Q_FRAG)                                       6.036     6.036
mainclock.f_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     7.429
mainclock.f_dff_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       3.717    11.146
mainclock.f_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975    12.120
mainclock.s1_dff_Q_1.QD[0] (Q_FRAG)                                       3.943    16.063
data arrival time                                                                  16.063

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.s1_dff_Q_1.QCK[0] (Q_FRAG)                                      5.551     5.551
clock uncertainty                                                         0.000     5.551
cell hold time                                                            0.571     6.122
data required time                                                                  6.122
-----------------------------------------------------------------------------------------
data required time                                                                 -6.122
data arrival time                                                                  16.063
-----------------------------------------------------------------------------------------
slack (MET)                                                                         9.942


#Path 72
Startpoint: mainclock.b_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                              0.000     0.000
clock source latency                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                           0.000     0.000
mainclock.b_dff_Q_3.QCK[0] (Q_FRAG)                                                 3.871     3.871
mainclock.b_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                1.393     5.264
mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       5.941    11.205
mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975    12.180
mainclock.b_dff_Q_2_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 2.486    14.666
mainclock.b_dff_Q_2_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.041    15.707
mainclock.h1_dff_Q_2.QD[0] (Q_FRAG)                                                 2.478    18.185
data arrival time                                                                            18.185

clock aclk (rise edge)                                                              0.000     0.000
clock source latency                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                           0.000     0.000
mainclock.h1_dff_Q_2.QCK[0] (Q_FRAG)                                                7.565     7.565
clock uncertainty                                                                   0.000     7.565
cell hold time                                                                      0.571     8.136
data required time                                                                            8.136
---------------------------------------------------------------------------------------------------
data required time                                                                           -8.136
data arrival time                                                                            18.185
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                  10.048


#Path 73
Startpoint: mainclock.c_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                               0.000     0.000
mainclock.c_dff_Q.QCK[0] (Q_FRAG)                                       4.405     4.405
mainclock.c_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     5.797
mainclock.c_dff_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       5.340    11.137
mainclock.c_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    12.112
mainclock.m2_dff_Q.QD[0] (Q_FRAG)                                       3.872    15.984
data arrival time                                                                15.984

clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                               0.000     0.000
mainclock.m2_dff_Q.QCK[0] (Q_FRAG)                                      5.300     5.300
clock uncertainty                                                       0.000     5.300
cell hold time                                                          0.571     5.871
data required time                                                                5.871
---------------------------------------------------------------------------------------
data required time                                                               -5.871
data arrival time                                                                15.984
---------------------------------------------------------------------------------------
slack (MET)                                                                      10.113


#Path 74
Startpoint: mainclock.c_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                               0.000     0.000
mainclock.c_dff_Q.QCK[0] (Q_FRAG)                                       4.405     4.405
mainclock.c_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     5.797
mainclock.c_dff_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       5.340    11.137
mainclock.c_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    12.112
mainclock.c_dff_Q.QD[0] (Q_FRAG)                                        3.027    15.138
data arrival time                                                                15.138

clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                               0.000     0.000
mainclock.c_dff_Q.QCK[0] (Q_FRAG)                                       4.405     4.405
clock uncertainty                                                       0.000     4.405
cell hold time                                                          0.571     4.975
data required time                                                                4.975
---------------------------------------------------------------------------------------
data required time                                                               -4.975
data arrival time                                                                15.138
---------------------------------------------------------------------------------------
slack (MET)                                                                      10.163


#Path 75
Startpoint: mux_counter_dff_Q_12.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                         0.000     0.000
mux_counter_dff_Q_12.QCK[0] (Q_FRAG)                                                                            15.756    15.756
mux_counter_dff_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.393    17.149
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.320    20.469
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.378
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 4.145    25.523
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.041    26.564
mux_counter_dff_Q_11.QD[0] (Q_FRAG)                                                                              0.000    26.564
data arrival time                                                                                                         26.564

clock clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                         0.000     0.000
mux_counter_dff_Q_11.QCK[0] (Q_FRAG)                                                                            15.773    15.773
clock uncertainty                                                                                                0.000    15.773
cell hold time                                                                                                   0.571    16.344
data required time                                                                                                        16.344
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -16.344
data arrival time                                                                                                         26.564
--------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               10.220


#Path 76
Startpoint: mainclock.a_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.a_dff_Q_3.QCK[0] (Q_FRAG)                                       6.061     6.061
mainclock.a_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     7.453
mainclock.a_dff_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.446    11.900
mainclock.a_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.346    13.246
mainclock.h2_dff_Q_3.QD[0] (Q_FRAG)                                       2.371    15.617
data arrival time                                                                  15.617

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.h2_dff_Q_3.QCK[0] (Q_FRAG)                                      4.772     4.772
clock uncertainty                                                         0.000     4.772
cell hold time                                                            0.571     5.343
data required time                                                                  5.343
-----------------------------------------------------------------------------------------
data required time                                                                 -5.343
data arrival time                                                                  15.617
-----------------------------------------------------------------------------------------
slack (MET)                                                                        10.274


#Path 77
Startpoint: paused_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
paused_dffe_Q.QCK[0] (Q_FRAG)                                                           12.114    12.114
paused_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.393    13.506
b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.t_frag.XAB[0] (T_FRAG)                       7.170    20.676
b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        0.909    21.585
pulse_remain_dff_Q_10.QD[0] (Q_FRAG)                                                     0.000    21.585
data arrival time                                                                                 21.585

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
pulse_remain_dff_Q_10.QCK[0] (Q_FRAG)                                                   10.695    10.695
clock uncertainty                                                                        0.000    10.695
cell hold time                                                                           0.571    11.266
data required time                                                                                11.266
--------------------------------------------------------------------------------------------------------
data required time                                                                               -11.266
data arrival time                                                                                 21.585
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       10.319


#Path 78
Startpoint: mainclock.a_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.a_dff_Q_1.QCK[0] (Q_FRAG)                                       4.989     4.989
mainclock.a_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.381
mainclock.a_dff_Q_1_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       6.811    13.192
mainclock.a_dff_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    14.233
mainclock.h2_dff_Q_1.QD[0] (Q_FRAG)                                       2.478    16.711
data arrival time                                                                  16.711

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.h2_dff_Q_1.QCK[0] (Q_FRAG)                                      5.575     5.575
clock uncertainty                                                         0.000     5.575
cell hold time                                                            0.571     6.146
data required time                                                                  6.146
-----------------------------------------------------------------------------------------
data required time                                                                 -6.146
data arrival time                                                                  16.711
-----------------------------------------------------------------------------------------
slack (MET)                                                                        10.565


#Path 79
Startpoint: mux_index_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : disp_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                     0.000     0.000
mux_index_dffe_Q.QCK[0] (Q_FRAG)                                            11.441    11.441
mux_index_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.393    12.833
mainclock.s1_mux8x0_A_S0_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.911    15.745
mainclock.s1_mux8x0_A_S0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    16.597
mainclock.s1_mux8x0_A_3.c_frag.BSL[0] (C_FRAG)                               4.985    21.582
mainclock.s1_mux8x0_A_3.c_frag.CZ[0] (C_FRAG)                                1.041    22.623
disp_dff_Q_3.QD[0] (Q_FRAG)                                                  0.000    22.623
data arrival time                                                                     22.623

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                     0.000     0.000
disp_dff_Q_3.QCK[0] (Q_FRAG)                                                11.418    11.418
clock uncertainty                                                            0.000    11.418
cell hold time                                                               0.571    11.989
data required time                                                                    11.989
--------------------------------------------------------------------------------------------
data required time                                                                   -11.989
data arrival time                                                                     22.623
--------------------------------------------------------------------------------------------
slack (MET)                                                                           10.634


#Path 80
Startpoint: mainclock.f_dff_Q_2.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.f_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.f_dff_Q_2.QCK[0] (Q_FRAG)                                       6.036     6.036
mainclock.f_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     7.429
mainclock.f_dff_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       3.717    11.146
mainclock.f_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975    12.120
mainclock.f_dff_Q_1.QD[0] (Q_FRAG)                                        4.331    16.452
data arrival time                                                                  16.452

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.f_dff_Q_1.QCK[0] (Q_FRAG)                                       5.154     5.154
clock uncertainty                                                         0.000     5.154
cell hold time                                                            0.571     5.725
data required time                                                                  5.725
-----------------------------------------------------------------------------------------
data required time                                                                 -5.725
data arrival time                                                                  16.452
-----------------------------------------------------------------------------------------
slack (MET)                                                                        10.727


#Path 81
Startpoint: mainclock.d_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.d_dff_Q_3.QCK[0] (Q_FRAG)                                       5.354     5.354
mainclock.d_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.747
mainclock.d_dff_Q_3_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                       5.634    12.381
mainclock.d_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.365    13.746
mainclock.m1_dff_Q_3.QD[0] (Q_FRAG)                                       3.921    17.667
data arrival time                                                                  17.667

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.m1_dff_Q_3.QCK[0] (Q_FRAG)                                      6.285     6.285
clock uncertainty                                                         0.000     6.285
cell hold time                                                            0.571     6.856
data required time                                                                  6.856
-----------------------------------------------------------------------------------------
data required time                                                                 -6.856
data arrival time                                                                  17.667
-----------------------------------------------------------------------------------------
slack (MET)                                                                        10.811


#Path 82
Startpoint: mainclock.c_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.c_dff_Q_1.QCK[0] (Q_FRAG)                                       5.929     5.929
mainclock.c_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     7.322
mainclock.c_dff_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.955    13.277
mainclock.c_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    14.186
mainclock.m2_dff_Q_1.QD[0] (Q_FRAG)                                       3.130    17.316
data arrival time                                                                  17.316

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.m2_dff_Q_1.QCK[0] (Q_FRAG)                                      5.773     5.773
clock uncertainty                                                         0.000     5.773
cell hold time                                                            0.571     6.344
data required time                                                                  6.344
-----------------------------------------------------------------------------------------
data required time                                                                 -6.344
data arrival time                                                                  17.316
-----------------------------------------------------------------------------------------
slack (MET)                                                                        10.973


#Path 83
Startpoint: mainclock.c_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.c_dff_Q_3.QCK[0] (Q_FRAG)                                       6.757     6.757
mainclock.c_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     8.150
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                       3.174    11.323
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.365    12.689
mainclock.m2_dff_Q_3.QD[0] (Q_FRAG)                                       4.018    16.707
data arrival time                                                                  16.707

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.m2_dff_Q_3.QCK[0] (Q_FRAG)                                      5.071     5.071
clock uncertainty                                                         0.000     5.071
cell hold time                                                            0.571     5.642
data required time                                                                  5.642
-----------------------------------------------------------------------------------------
data required time                                                                 -5.642
data arrival time                                                                  16.707
-----------------------------------------------------------------------------------------
slack (MET)                                                                        11.065


#Path 84
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.s1_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                               0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                     5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                    1.393     7.388
mainclock.f_dff_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.964    11.352
mainclock.f_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    12.204
mainclock.s1_dff_Q.QD[0] (Q_FRAG)                                       4.816    17.021
data arrival time                                                                17.021

clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                               0.000     0.000
mainclock.s1_dff_Q.QCK[0] (Q_FRAG)                                      5.176     5.176
clock uncertainty                                                       0.000     5.176
cell hold time                                                          0.571     5.747
data required time                                                                5.747
---------------------------------------------------------------------------------------
data required time                                                               -5.747
data arrival time                                                                17.021
---------------------------------------------------------------------------------------
slack (MET)                                                                      11.274


#Path 85
Startpoint: mainclock.d_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.d_dff_Q_3.QCK[0] (Q_FRAG)                                       5.354     5.354
mainclock.d_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.747
mainclock.d_dff_Q_3_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                       5.634    12.381
mainclock.d_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.365    13.746
mainclock.d_dff_Q_3.QD[0] (Q_FRAG)                                        3.512    17.258
data arrival time                                                                  17.258

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.d_dff_Q_3.QCK[0] (Q_FRAG)                                       5.354     5.354
clock uncertainty                                                         0.000     5.354
cell hold time                                                            0.571     5.925
data required time                                                                  5.925
-----------------------------------------------------------------------------------------
data required time                                                                 -5.925
data arrival time                                                                  17.258
-----------------------------------------------------------------------------------------
slack (MET)                                                                        11.333


#Path 86
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.f_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                         6.674     6.674
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.393     8.067
mainclock.f_dff_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.621    11.688
mainclock.f_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    12.540
mainclock.f_dff_Q_2.QD[0] (Q_FRAG)                                        5.427    17.967
data arrival time                                                                  17.967

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.f_dff_Q_2.QCK[0] (Q_FRAG)                                       6.036     6.036
clock uncertainty                                                         0.000     6.036
cell hold time                                                            0.571     6.607
data required time                                                                  6.607
-----------------------------------------------------------------------------------------
data required time                                                                 -6.607
data arrival time                                                                  17.967
-----------------------------------------------------------------------------------------
slack (MET)                                                                        11.360


#Path 87
Startpoint: mainclock.a_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.a_dff_Q_1.QCK[0] (Q_FRAG)                                       4.989     4.989
mainclock.a_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.381
mainclock.a_dff_Q_1_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       6.811    13.192
mainclock.a_dff_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    14.233
mainclock.a_dff_Q_1.QD[0] (Q_FRAG)                                        2.690    16.924
data arrival time                                                                  16.924

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.a_dff_Q_1.QCK[0] (Q_FRAG)                                       4.989     4.989
clock uncertainty                                                         0.000     4.989
cell hold time                                                            0.571     5.559
data required time                                                                  5.559
-----------------------------------------------------------------------------------------
data required time                                                                 -5.559
data arrival time                                                                  16.924
-----------------------------------------------------------------------------------------
slack (MET)                                                                        11.364


#Path 88
Startpoint: mainclock.a_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.a_dff_Q_3.QCK[0] (Q_FRAG)                                       6.061     6.061
mainclock.a_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     7.453
mainclock.a_dff_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.446    11.900
mainclock.a_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.346    13.246
mainclock.a_dff_Q_3.QD[0] (Q_FRAG)                                        4.816    18.062
data arrival time                                                                  18.062

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.a_dff_Q_3.QCK[0] (Q_FRAG)                                       6.061     6.061
clock uncertainty                                                         0.000     6.061
cell hold time                                                            0.571     6.632
data required time                                                                  6.632
-----------------------------------------------------------------------------------------
data required time                                                                 -6.632
data arrival time                                                                  18.062
-----------------------------------------------------------------------------------------
slack (MET)                                                                        11.430


#Path 89
Startpoint: mux_index_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : disp_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                     0.000     0.000
mux_index_dffe_Q.QCK[0] (Q_FRAG)                                            11.441    11.441
mux_index_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.393    12.833
mainclock.s1_mux8x0_A_S0_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.911    15.745
mainclock.s1_mux8x0_A_S0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    16.597
mainclock.s1_mux8x0_A_2.c_frag.BSL[0] (C_FRAG)                               6.683    23.280
mainclock.s1_mux8x0_A_2.c_frag.CZ[0] (C_FRAG)                                1.041    24.321
disp_dff_Q_2.QD[0] (Q_FRAG)                                                  0.000    24.321
data arrival time                                                                     24.321

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                     0.000     0.000
disp_dff_Q_2.QCK[0] (Q_FRAG)                                                12.291    12.291
clock uncertainty                                                            0.000    12.291
cell hold time                                                               0.571    12.862
data required time                                                                    12.862
--------------------------------------------------------------------------------------------
data required time                                                                   -12.862
data arrival time                                                                     24.321
--------------------------------------------------------------------------------------------
slack (MET)                                                                           11.460


#Path 90
Startpoint: mainclock.e_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.e_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                               0.000     0.000
mainclock.e_dff_Q.QCK[0] (Q_FRAG)                                       5.653     5.653
mainclock.e_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     7.046
mainclock.e_dff_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       4.138    11.184
mainclock.e_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    12.225
mainclock.e_dff_Q.QD[0] (Q_FRAG)                                        5.554    17.779
data arrival time                                                                17.779

clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                               0.000     0.000
mainclock.e_dff_Q.QCK[0] (Q_FRAG)                                       5.653     5.653
clock uncertainty                                                       0.000     5.653
cell hold time                                                          0.571     6.224
data required time                                                                6.224
---------------------------------------------------------------------------------------
data required time                                                               -6.224
data arrival time                                                                17.779
---------------------------------------------------------------------------------------
slack (MET)                                                                      11.555


#Path 91
Startpoint: mainclock.c_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.c_dff_Q_1.QCK[0] (Q_FRAG)                                       5.929     5.929
mainclock.c_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     7.322
mainclock.c_dff_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.955    13.277
mainclock.c_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    14.186
mainclock.c_dff_Q_1.QD[0] (Q_FRAG)                                        4.004    18.190
data arrival time                                                                  18.190

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.c_dff_Q_1.QCK[0] (Q_FRAG)                                       5.929     5.929
clock uncertainty                                                         0.000     5.929
cell hold time                                                            0.571     6.500
data required time                                                                  6.500
-----------------------------------------------------------------------------------------
data required time                                                                 -6.500
data arrival time                                                                  18.190
-----------------------------------------------------------------------------------------
slack (MET)                                                                        11.690


#Path 92
Startpoint: mainclock.b_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.b_dff_Q_3.QCK[0] (Q_FRAG)                                       3.871     3.871
mainclock.b_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     5.264
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.179    10.443
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    11.352
mainclock.b_dff_Q_3.QD[0] (Q_FRAG)                                        4.924    16.276
data arrival time                                                                  16.276

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.b_dff_Q_3.QCK[0] (Q_FRAG)                                       3.871     3.871
clock uncertainty                                                         0.000     3.871
cell hold time                                                            0.571     4.442
data required time                                                                  4.442
-----------------------------------------------------------------------------------------
data required time                                                                 -4.442
data arrival time                                                                  16.276
-----------------------------------------------------------------------------------------
slack (MET)                                                                        11.834


#Path 93
Startpoint: mainclock.e_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.s2_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                               0.000     0.000
mainclock.e_dff_Q.QCK[0] (Q_FRAG)                                       5.653     5.653
mainclock.e_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     7.046
mainclock.e_dff_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       4.138    11.184
mainclock.e_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    12.225
mainclock.s2_dff_Q.QD[0] (Q_FRAG)                                       6.793    19.018
data arrival time                                                                19.018

clock aclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                               0.000     0.000
mainclock.s2_dff_Q.QCK[0] (Q_FRAG)                                      6.413     6.413
clock uncertainty                                                       0.000     6.413
cell hold time                                                          0.571     6.984
data required time                                                                6.984
---------------------------------------------------------------------------------------
data required time                                                               -6.984
data arrival time                                                                19.018
---------------------------------------------------------------------------------------
slack (MET)                                                                      12.034


#Path 94
Startpoint: mainclock.a_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                              0.000     0.000
clock source latency                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                           0.000     0.000
mainclock.a_dff_Q.QCK[0] (Q_FRAG)                                                   4.785     4.785
mainclock.a_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393     6.177
mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.964    10.141
mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    10.993
mainclock.a_dff_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.400    13.393
mainclock.a_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  0.909    14.302
mainclock.a_dff_Q_2.QD[0] (Q_FRAG)                                                  4.912    19.215
data arrival time                                                                            19.215

clock aclk (rise edge)                                                              0.000     0.000
clock source latency                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                           0.000     0.000
mainclock.a_dff_Q_2.QCK[0] (Q_FRAG)                                                 6.373     6.373
clock uncertainty                                                                   0.000     6.373
cell hold time                                                                      0.571     6.944
data required time                                                                            6.944
---------------------------------------------------------------------------------------------------
data required time                                                                           -6.944
data arrival time                                                                            19.215
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                  12.271


#Path 95
Startpoint: mainclock.d_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.d_dff_Q.QCK[0] (Q_FRAG)                                         5.251     5.251
mainclock.d_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.393     6.644
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.566    11.209
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    12.062
mainclock.d_dff_Q_2.QD[0] (Q_FRAG)                                        6.240    18.301
data arrival time                                                                  18.301

clock aclk (rise edge)                                                    0.000     0.000
clock source latency                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
mainclock.d_dff_Q_2.QCK[0] (Q_FRAG)                                       5.223     5.223
clock uncertainty                                                         0.000     5.223
cell hold time                                                            0.571     5.794
data required time                                                                  5.794
-----------------------------------------------------------------------------------------
data required time                                                                 -5.794
data arrival time                                                                  18.301
-----------------------------------------------------------------------------------------
slack (MET)                                                                        12.507


#Path 96
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.s1_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock aclk (rise edge)                                                   0.000     0.000
clock source latency                                                     0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                      5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                     1.393     7.388
mainclock.f_dff_Q_3_D_LUT1_O.f_frag.FS[0] (F_FRAG)                       6.281    13.669
mainclock.f_dff_Q_3_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                       0.698    14.368
mainclock.s1_dff_Q_3.QD[0] (Q_FRAG)                                      3.109    17.477
data arrival time                                                                 17.477

clock aclk (rise edge)                                                   0.000     0.000
clock source latency                                                     0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
mainclock.s1_dff_Q_3.QCK[0] (Q_FRAG)                                     4.216     4.216
clock uncertainty                                                        0.000     4.216
cell hold time                                                           0.571     4.787
data required time                                                                 4.787
----------------------------------------------------------------------------------------
data required time                                                                -4.787
data arrival time                                                                 17.477
----------------------------------------------------------------------------------------
slack (MET)                                                                       12.690


#Path 97
Startpoint: mainclock.d_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                            0.000     0.000
clock source latency                                                              0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                         0.000     0.000
mainclock.d_dff_Q_1.QCK[0] (Q_FRAG)                                               6.406     6.406
mainclock.d_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                              1.393     7.799
mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    10.184
mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    11.225
mainclock.d_dff_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.772    14.998
mainclock.d_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  0.975    15.973
mainclock.m1_dff_Q.QD[0] (Q_FRAG)                                                 3.512    19.485
data arrival time                                                                          19.485

clock aclk (rise edge)                                                            0.000     0.000
clock source latency                                                              0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                         0.000     0.000
mainclock.m1_dff_Q.QCK[0] (Q_FRAG)                                                6.207     6.207
clock uncertainty                                                                 0.000     6.207
cell hold time                                                                    0.571     6.778
data required time                                                                          6.778
-------------------------------------------------------------------------------------------------
data required time                                                                         -6.778
data arrival time                                                                          19.485
-------------------------------------------------------------------------------------------------
slack (MET)                                                                                12.707


#Path 98
Startpoint: mainclock.d_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : hold

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                            0.000     0.000
clock source latency                                                              0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                         0.000     0.000
mainclock.d_dff_Q_1.QCK[0] (Q_FRAG)                                               6.406     6.406
mainclock.d_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                              1.393     7.799
mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    10.184
mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    11.225
mainclock.d_dff_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.772    14.998
mainclock.d_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  0.975    15.973
mainclock.d_dff_Q.QD[0] (Q_FRAG)                                                  3.098    19.070
data arrival time                                                                          19.070

clock aclk (rise edge)                                                            0.000     0.000
clock source latency                                                              0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                         0.000     0.000
mainclock.d_dff_Q.QCK[0] (Q_FRAG)                                                 5.251     5.251
clock uncertainty                                                                 0.000     5.251
cell hold time                                                                    0.571     5.822
data required time                                                                          5.822
-------------------------------------------------------------------------------------------------
data required time                                                                         -5.822
data arrival time                                                                          19.070
-------------------------------------------------------------------------------------------------
slack (MET)                                                                                13.248


#Path 99
Startpoint: mux_index_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : disp_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                     0.000     0.000
mux_index_dffe_Q.QCK[0] (Q_FRAG)                                            11.441    11.441
mux_index_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.393    12.833
mainclock.s1_mux8x0_A_S1_LUT3_O.t_frag.XB1[0] (T_FRAG)                       4.156    16.989
mainclock.s1_mux8x0_A_S1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    18.322
mainclock.s1_mux8x0_A.c_frag.BAB[0] (C_FRAG)                                 5.115    23.437
mainclock.s1_mux8x0_A.c_frag.CZ[0] (C_FRAG)                                  0.909    24.346
disp_dff_Q.QD[0] (Q_FRAG)                                                    0.000    24.346
data arrival time                                                                     24.346

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                     0.000     0.000
disp_dff_Q.QCK[0] (Q_FRAG)                                                  10.315    10.315
clock uncertainty                                                            0.000    10.315
cell hold time                                                               0.571    10.886
data required time                                                                    10.886
--------------------------------------------------------------------------------------------
data required time                                                                   -10.886
data arrival time                                                                     24.346
--------------------------------------------------------------------------------------------
slack (MET)                                                                           13.460


#Path 100
Startpoint: b1.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : paused_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
b1.inpad[0] (.input)                                               0.000     0.000
$iopadmap$main.b1.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$main.b1.I_DAT[0] (BIDIR_CELL)                           10.153    10.153
b1_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                  8.990    19.143
b1_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                   0.909    20.053
paused_dffe_Q.QEN[0] (Q_FRAG)                                      5.417    25.469
data arrival time                                                           25.469

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
paused_dffe_Q.QCK[0] (Q_FRAG)                                     12.114    12.114
clock uncertainty                                                  0.000    12.114
cell hold time                                                    -0.394    11.719
data required time                                                          11.719
----------------------------------------------------------------------------------
data required time                                                         -11.719
data arrival time                                                           25.469
----------------------------------------------------------------------------------
slack (MET)                                                                 13.750


#End of timing report
