
---------- Begin Simulation Statistics ----------
simSeconds                                   0.096229                       # Number of seconds simulated (Second)
simTicks                                  96229093500                       # Number of ticks simulated (Tick)
finalTick                                 96229093500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   5698.32                       # Real time elapsed on the host (Second)
hostTickRate                                 16887267                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8917572                       # Number of bytes of host memory used (Byte)
simInsts                                    600000002                       # Number of instructions simulated (Count)
simOps                                     1084935414                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   105294                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     190396                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           250                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        384916375                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.641527                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.558780                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1181996272                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                  2359354                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1130044936                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued               11038568                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             99420002                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         193672315                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved             1572904                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           384766520                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.936963                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.742515                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  96502007     25.08%     25.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   5093249      1.32%     26.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2744629      0.71%     27.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2244111      0.58%     27.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                 278182524     72.30%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 4                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             384766520                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0                       # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass     24880996      2.20%      2.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     767411040     67.91%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult     11713490      1.04%     71.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1483      0.00%     71.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     17957352      1.59%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          378      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu     11720420      1.04%     73.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           12      0.00%     73.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          963      0.00%     73.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc     17776685      1.57%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          168      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt     17561783      1.55%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv      5853927      0.52%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    169145726     14.97%     92.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     62578674      5.54%     97.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      5860921      0.52%     98.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite     17580886      1.56%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1130044936                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.935819                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   0                       # FU busy when requested (Count)
system.cpu.fuBusyRate                               0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               2455331506                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1177639420                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1026618159                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 200563450                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                106202570                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        100174576                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1004982680                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    100181260                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   1200045                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             633                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          149855                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      184216589                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      84259006                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     15424686                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2130501                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          232      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return      20670181     17.09%     17.09% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect     19217769     15.88%     32.97% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        84774      0.07%     33.04% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     68081529     56.27%     89.31% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      6515916      5.39%     94.70% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     94.70% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      6412200      5.30%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      120982601                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          218      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return      2338768     18.90%     18.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       970882      7.85%     26.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          245      0.00%     26.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      8004948     64.69%     91.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       651178      5.26%     96.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     96.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond       408051      3.30%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      12374290                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch           23      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            1      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          294      0.07%      0.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           69      0.02%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       391343     99.78%     99.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          295      0.08%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          166      0.04%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       392191                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           14      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return     18331407     16.88%     16.88% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect     18246884     16.80%     33.68% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect        84529      0.08%     33.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     60076568     55.31%     89.07% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      5864736      5.40%     94.47% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     94.47% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      6004148      5.53%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    108608286                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           14      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          191      0.10%      0.11% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           66      0.03%      0.14% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       192055     99.72%     99.87% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          114      0.06%     99.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          145      0.08%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       192585                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     45984152     38.01%     38.01% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     47832356     39.54%     77.55% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS     20670172     17.09%     94.63% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      6495921      5.37%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    120982601                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       389904     99.45%     99.45% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         2151      0.55%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            1      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            8      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       392064                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          68081761                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     22099432                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            392191                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            486                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       390133                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          2058                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            120982601                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               389874                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                57380994                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.474291                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1063                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         6496974                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            6495921                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1053                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          232      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return     20670181     17.09%     17.09% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect     19217769     15.88%     32.97% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        84774      0.07%     33.04% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     68081529     56.27%     89.31% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      6515916      5.39%     94.70% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     94.70% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      6412200      5.30%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    120982601                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           46      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return     20670179     32.50%     32.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          379      0.00%     32.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        84774      0.13%     32.63% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     36433709     57.28%     89.92% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          320      0.00%     89.92% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     89.92% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      6412200     10.08%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      63601607                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          294      0.08%      0.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       389285     99.85%     99.92% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          295      0.08%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       389874                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          294      0.08%      0.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       389285     99.85%     99.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          295      0.08%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       389874                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  96229093500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      6496974                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      6495921                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1053                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          235                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      6497209                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes             21641311                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops               21641308                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            3309895                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used               18331407                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct            18331407                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect     30876124                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect         1074                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          261                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect     29007067                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong       190615                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong          510                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           98                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong          833                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit          351                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit          346                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1     12847609                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2      1021023                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       806195                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       984844                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5      5306136                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6      1268045                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7      8834471                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0     14073204                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       241663                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       366617                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3      1207014                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4      5698068                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5      1337887                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6      8143870                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts        80749153                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          786450                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            824906                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    371829614                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.917829                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.333945                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       127067337     34.17%     34.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        20448000      5.50%     39.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         9637314      2.59%     42.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         9375593      2.52%     44.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         9420843      2.53%     47.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5       195880527     52.68%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            5                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    371829614                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      524288                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls              18331413                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass     24185562      2.23%      2.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    731568394     67.43%     69.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult     11707988      1.08%     70.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1317      0.00%     70.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     17562758      1.62%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          324      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu     11708515      1.08%     73.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     73.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          734      0.00%     73.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc     17563213      1.62%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           71      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt     17561781      1.62%     76.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv      5853927      0.54%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    162977047     15.02%     92.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     60825454      5.61%     97.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      5854772      0.54%     98.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite     17563513      1.62%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1084935414                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples     195880527                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            600000002                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1084935414                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      600000002                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       1084935414                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.641527                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.558780                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          247220786                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           99524184                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1001597432                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        168831819                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        78388967                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass     24185562      2.23%      2.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    731568394     67.43%     69.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult     11707988      1.08%     70.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1317      0.00%     70.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     17562758      1.62%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           32      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          324      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu     11708515      1.08%     73.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           12      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          734      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc     17563213      1.62%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           71      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt     17561781      1.62%     76.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv      5853927      0.54%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    162977047     15.02%     92.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     60825454      5.61%     97.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      5854772      0.54%     98.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite     17563513      1.62%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1084935414                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    108608288                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     84188190                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl     24420084                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     60076570                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     48531704                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall     18331413                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn     18331407                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      187787040                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         187787040                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     187787040                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        187787040                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       802333                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          802333                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       802333                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         802333                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  61128704500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  61128704500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  61128704500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  61128704500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    188589373                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     188589373                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    188589373                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    188589373                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.004254                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.004254                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.004254                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.004254                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 76188.695342                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 76188.695342                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 76188.695342                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 76188.695342                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          211                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         1502                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            8                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      35.166667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   187.750000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       534986                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            534986                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       264557                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        264557                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       264557                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       264557                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       537776                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       537776                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       537776                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       537776                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  42438723750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  42438723750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  42438723750                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  42438723750                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002852                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002852                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002852                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002852                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 78915.243057                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 78915.243057                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 78915.243057                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 78915.243057                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 537261                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data       262144                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total       262144                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data       262144                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total       262144                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data    491526500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total    491526500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data       262144                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total       262144                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data       262144                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total       262144                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    110195489                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       110195489                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       267061                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        267061                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  18721432750                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  18721432750                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    110462550                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    110462550                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.002418                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002418                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 70101.709909                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 70101.709909                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       264554                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       264554                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         2507                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         2507                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    165417500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    165417500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 65982.249701                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 65982.249701                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     77591551                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       77591551                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       535272                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       535272                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  42407271750                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  42407271750                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     78126823                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     78126823                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.006851                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.006851                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 79225.649296                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 79225.649296                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            3                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            3                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       535269                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       535269                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  42273306250                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  42273306250                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.006851                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.006851                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 78975.816365                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 78975.816365                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  96229093500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.859428                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            188849104                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             537773                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             351.168809                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              219750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.859428                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999725                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999725                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           53                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          449                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1513447061                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1513447061                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  96229093500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 28170178                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             151276142                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 156352641                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              47770214                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1197345                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             47168702                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   680                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1195193250                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2785                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtlb.rdAccesses                          0                       # TLB accesses on read requests (Count)
system.cpu.dtlb.wrAccesses                          0                       # TLB accesses on write requests (Count)
system.cpu.dtlb.rdMisses                            0                       # TLB misses on read requests (Count)
system.cpu.dtlb.wrMisses                            0                       # TLB misses on write requests (Count)
system.cpu.dtlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  96229093500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts          1128844887                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        112298050                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       174761331                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       80060910                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.932702                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      411231419                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     400166955                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads      123223354                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      82598979                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    1194009092                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    764689201                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         254822241                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    491414201                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           74998449                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     379473369                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 2395918                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles               433345                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles       2916899                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  92843989                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   661                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          384766520                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.149660                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.647343                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                139290970     36.20%     36.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  6566288      1.71%     37.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 23365984      6.07%     43.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 13028794      3.39%     47.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 28641606      7.44%     54.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 38304452      9.96%     64.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                135568426     35.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            384766520                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             665320602                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.728481                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          120982601                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.314309                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       744948                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       92842601                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          92842601                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      92842601                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         92842601                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1388                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1388                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1388                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1388                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    107902000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    107902000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    107902000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    107902000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     92843989                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      92843989                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     92843989                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     92843989                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000015                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000015                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000015                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000015                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 77739.193084                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 77739.193084                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 77739.193084                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 77739.193084                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          462                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            154                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          349                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           349                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          349                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          349                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1039                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1039                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1039                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1039                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     81167500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     81167500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     81167500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     81167500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 78120.789220                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 78120.789220                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 78120.789220                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 78120.789220                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    527                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     92842601                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        92842601                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1388                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1388                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    107902000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    107902000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     92843989                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     92843989                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000015                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000015                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 77739.193084                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 77739.193084                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          349                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          349                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1039                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1039                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     81167500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     81167500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 78120.789220                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 78120.789220                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  96229093500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.892724                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             92843640                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1039                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           89358.652551                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              125500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.892724                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999790                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999790                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          742752951                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         742752951                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  96229093500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1197345                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   34943566                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   496032                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1184355626                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  155                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                184216589                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                84259006                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                786464                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    131390                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1118                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         150600                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           2236                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       935306                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               937542                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1128689128                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1126792735                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 846556401                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1431542836                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.927370                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.591359                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks (Tick)
system.cpu.itlb.rdAccesses                          0                       # TLB accesses on read requests (Count)
system.cpu.itlb.wrAccesses                          0                       # TLB accesses on write requests (Count)
system.cpu.itlb.rdMisses                            0                       # TLB misses on read requests (Count)
system.cpu.itlb.wrMisses                            0                       # TLB misses on write requests (Count)
system.cpu.itlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  96229093500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    64036046                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                15384736                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   18                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              150600                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                5870024                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     10                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          168831819                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.593081                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            12.864286                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              168654447     99.89%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  503      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   73      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   97      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   73      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   62      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   44      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   85      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  102      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   60      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              37834      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 47      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              37820      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 29      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 39      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 88      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                121      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                265      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                288      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                741      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               2683      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                670      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                216      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 53      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 41      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 32      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              14782      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 11      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              14775      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 29      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            65709      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             3105                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            168831819                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               174761270                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                80060911                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       621                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    492503                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  96229093500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                93285534                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                    441654                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  96229093500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  96229093500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1197345                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 50147396                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                42378259                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           6681                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 181851394                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             109185445                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1191586128                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 28858                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               35075008                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents               32154931                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents        22463846                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          2019046183                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  3771128985                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               1269371897                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 127060931                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            1855128853                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                163916962                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      75                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  41                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 176052077                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       1337654601                       # The number of ROB reads (Count)
system.cpu.rob.writes                      2344312752                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                600000002                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1084935414                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                150032                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 3546                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty        1066166                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict             475757                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  3                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 3                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              535266                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             535266                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            3546                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         2605                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      1612813                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  1615418                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        66496                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     68656576                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  68723072                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           1004135                       # Total snoops (Count)
system.l2bus.snoopTraffic                    33995520                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             1542950                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.270717                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.444330                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   1125247     72.93%     72.93% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                    417703     27.07%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               1542950                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  96229093500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            536643750                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy              779250                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           403330500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         1076603                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       537791                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops            417703                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops       417703                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                24                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data               485                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                  509                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               24                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data              485                       # number of overall hits (Count)
system.l2cache.overallHits::total                 509                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1015                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          537288                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             538303                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1015                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         537288                       # number of overall misses (Count)
system.l2cache.overallMisses::total            538303                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     80578250                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data  42163229750                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   42243808000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     80578250                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data  42163229750                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  42243808000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1039                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        537773                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           538812                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1039                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       537773                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          538812                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.976901                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.999098                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.999055                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.976901                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.999098                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.999055                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 79387.438424                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 78474.169812                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 78475.891830                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 79387.438424                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 78474.169812                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 78475.891830                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          531179                       # number of writebacks (Count)
system.l2cache.writebacks::total               531179                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         1015                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       537288                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         538303                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1015                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       537288                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        538303                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     78040750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data  40820009750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total  40898050500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     78040750                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data  40820009750                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total  40898050500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.976901                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.999098                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.999055                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.976901                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.999098                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.999055                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 76887.438424                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 75974.169812                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 75975.891830                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 76887.438424                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 75974.169812                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 75975.891830                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                    545422                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks           44                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total           44                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data            39                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total               39                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data       535227                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         535227                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data  42000344500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  42000344500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data       535266                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       535266                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.999927                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.999927                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 78472.021217                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 78472.021217                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data       535227                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       535227                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data  40662277000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  40662277000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.999927                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.999927                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 75972.021217                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 75972.021217                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           24                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data          446                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total          470                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1015                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         2061                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         3076                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     80578250                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data    162885250                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    243463500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1039                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data         2507                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         3546                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.976901                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.822098                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.867456                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 79387.438424                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 79032.144590                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 79149.382315                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1015                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         2061                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         3076                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     78040750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    157732750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    235773500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.976901                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.822098                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.867456                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 76887.438424                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 76532.144590                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 76649.382315                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            3                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               3                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks       534986                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       534986                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       534986                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       534986                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  96229093500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4086.469894                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 1076559                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                549518                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.959097                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 122750                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    67.528033                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    28.022065                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  3990.919796                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.016486                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.006841                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.974346                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.997673                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              53                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             473                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            3570                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               9162342                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              9162342                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  96229093500                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp                 3076                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty         997448                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict             463689                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq              535227                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp             535227                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq            3076                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache.cpu_side_port      1610294                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache.cpu_side_port     68446848                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                            927449                       # Total snoops (Count)
system.l3bus.snoopTraffic                    29841216                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples             1465752                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.312954                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.463696                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                   1007039     68.70%     68.70% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                    458713     31.30%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total               1465752                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED  96229093500                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy            533587250                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy           403727250                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests         1071991                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests       533688                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops            458713                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops       458713                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.demandHits::cpu.data                14                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total                   14                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.data               14                       # number of overall hits (Count)
system.l3cache.overallHits::total                  14                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst            1015                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data          537274                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total             538289                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst           1015                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data         537274                       # number of overall misses (Count)
system.l3cache.overallMisses::total            538289                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst     74995500                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data  39208106750                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total   39283102250                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst     74995500                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data  39208106750                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total  39283102250                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst          1015                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data        537288                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total           538303                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst         1015                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data       537288                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total          538303                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.999974                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.999974                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.999974                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.999974                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 73887.192118                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.data 72975.998746                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 72977.716896                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 73887.192118                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.data 72975.998746                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 72977.716896                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks          466269                       # number of writebacks (Count)
system.l3cache.writebacks::total               466269                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst         1015                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data       537274                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total         538289                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst         1015                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data       537274                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total        538289                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst     72458000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data  37864921750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total  37937379750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst     72458000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data  37864921750                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total  37937379750                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.999974                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.999974                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.999974                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.999974                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 71387.192118                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 70475.998746                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 70477.716896                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 71387.192118                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 70475.998746                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 70477.716896                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                    927449                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks           22                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total           22                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.ReadExReq.hits::cpu.data             3                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total                3                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data       535224                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total         535224                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data  39056587750                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total  39056587750                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data       535227                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total       535227                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.999994                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.999994                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 72972.414821                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 72972.414821                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data       535224                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total       535224                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data  37718527750                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total  37718527750                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.999994                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.999994                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 70472.414821                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 70472.414821                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.data           11                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total           11                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst         1015                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data         2050                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total         3065                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst     74995500                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data    151519000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total    226514500                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst         1015                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data         2061                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total         3076                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.994663                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.996424                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 73887.192118                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 73911.707317                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 73903.588907                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst         1015                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data         2050                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total         3065                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst     72458000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data    146394000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total    218852000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.994663                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.996424                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 71387.192118                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 71411.707317                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 71403.588907                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks       531179                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total       531179                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks       531179                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total       531179                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED  96229093500                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse            55824.091434                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 1071969                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                992985                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  1.079542                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                 120000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks  7747.893636                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst   270.660150                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data 47805.537648                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.118223                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.004130                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.729455                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.851808                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1024        65536                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1024::0              56                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             560                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2            3673                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3            2893                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4           58354                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses              18144841                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses             18144841                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  96229093500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    466269.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1015.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    537274.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001970910992                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         26802                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         26802                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1540305                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              439998                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       538289                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      466269                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     538289                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    466269                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       57.06                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 538289                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                466269                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   536538                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      992                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      394                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      224                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       99                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       29                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       11                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                   17434                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                   18494                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                   26397                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                   26970                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                   26861                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                   26888                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                   26887                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                   27138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                   26959                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                   26915                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                   26866                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                   26852                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                   26850                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                   26922                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                   26956                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                   27137                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                   26883                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                   26803                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        26802                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       20.083650                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      17.235648                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      49.416174                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127          26736     99.75%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           17      0.06%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            1      0.00%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            5      0.02%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639            3      0.01%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767            3      0.01%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895            8      0.03%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-1023            2      0.01%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1151           23      0.09%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1279            3      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4736-4863            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          26802                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        26802                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.394859                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.366603                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.980961                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              8298     30.96%     30.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              1004      3.75%     34.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             16130     60.18%     94.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              1362      5.08%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 5      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          26802                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 34450496                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              29841216                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               358004993.57296759                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               310105966.02990967                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    96229026000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       95792.40                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        64960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     34385536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     29837888                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 675055.720025046263                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 357329937.852942585945                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 310071381.894499480724                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1015                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       537274                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       466269                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     46804544                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  24292579646                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 5383557640332                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     46112.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     45214.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  11546033.81                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        64960                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     34385536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        34450496                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        64960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        64960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     29841216                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     29841216                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1015                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        537274                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           538289                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       466269                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          466269                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          675056                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       357329938                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          358004994                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       675056                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         675056                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    310105966                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         310105966                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    310105966                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         675056                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      357329938                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         668110960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                538289                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               466217                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         67275                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         67317                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         67422                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         67317                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         67241                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         67236                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         67250                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         67231                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         58258                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         58187                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         58299                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         58275                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         58411                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         58295                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         58204                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         58288                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              14923633002                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1793578948                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         24339384190                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 27724.20                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            45216.20                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               396806                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              341294                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             73.72                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            73.20                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       266405                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   241.316552                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   145.073204                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   300.109158                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        93031     34.92%     34.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       117003     43.92%     78.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         7560      2.84%     81.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         4462      1.67%     83.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         6246      2.34%     85.70% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         5175      1.94%     87.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         5190      1.95%     89.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         5212      1.96%     91.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        22526      8.46%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       266405                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           34450496                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        29837888                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               358.004994                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               310.071382                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.86                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.61                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                73.48                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  96229093500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     415427122.656020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     2070736653.888136                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    1476474189.993388                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   1099832011.152081                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 8380608815.038091                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 44433564623.937309                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 734228047.257573                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   58610871463.922318                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    609.076417                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    537827016                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   4340000000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  91351266484                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  96229093500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3065                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        466269                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2490                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             535224                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            535224                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3065                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port      1545337                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache.mem_side_port::total      1545337                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1545337                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port     64291712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache.mem_side_port::total     64291712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 64291712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             538289                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   538289    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               538289                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  96229093500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           718031000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          679059560                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1007048                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       468759                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
