var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[20.4582, 11.6715, 9.66438, 7.18762, 0], "total":[98761, 165145, 195, 0, 48], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[65540, 131080, 176, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[2338, 4125, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 1 global load and 1 global store."}, {"type":"brief", "text":"For 1 global load and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"double_add_2", "compute_units":1, "type":"function", "total_percent":[5.06109, 3.72694, 1.74819, 0.626613, 0], "total_kernel_resources":[30883, 29873, 17, 0, 48], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (acc_opt.cl:10)", "type":"resource", "data":[14, 45, 0, 0, 0], "debug":[[{"filename":"acc_opt.cl", "line":10}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5 bits and depth 1"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (acc_opt.cl:16)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"acc_opt.cl", "line":16}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"text", "text":"1 register of width 33 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'shift_reg\' (acc_opt.cl:7)", "type":"resource", "data":[498, 2922, 0, 0, 0], "debug":[[{"filename":"acc_opt.cl", "line":7}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"24 registers of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n24 regs, 64 width by 1 depth"}]}, {"name":"double_add_2.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}]}, {"name":"double_add_2.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3, 34, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"acc_opt.cl:16", "type":"resource", "data":[3, 34, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"acc_opt.cl:16", "type":"resource", "data":[86, 2, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"double_add_2.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 771, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 3, 0, 0, 0]}, {"name":"acc_opt.cl:12", "type":"resource", "data":[0, 768, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":12}]]}]}, {"name":"Feedback", "type":"resource", "data":[53, 35, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"acc_opt.cl:10", "type":"resource", "data":[40, 35, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":10}]]}, {"name":"acc_opt.cl:7", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":7}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"acc_opt.cl:10", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":10}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"acc_opt.cl:12", "type":"resource", "data":[744, 0, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":12}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":12, "data":[132, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":12, "data":[612, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"double_add_2.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[60, 835, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[60, 835, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"acc_opt.cl:40", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":40}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 10, 4, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"acc_opt.cl:36", "type":"resource", "data":[24600, 17976, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":36}]], "children":[{"name":"64-bit Floating-point Add", "type":"resource", "count":12, "data":[23988, 17976, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":12, "data":[612, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"acc_opt.cl:39", "type":"resource", "data":[291, 1710, 0, 0, 31], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":39}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[291, 1710, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"double_add_2.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[39, 928, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[39, 160, 0, 0, 1]}, {"name":"acc_opt.cl:20", "type":"resource", "data":[0, 64, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]]}, {"name":"acc_opt.cl:26", "type":"resource", "data":[0, 704, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]]}]}, {"name":"Feedback", "type":"resource", "data":[53, 35, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"acc_opt.cl:16", "type":"resource", "data":[40, 35, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]]}, {"name":"acc_opt.cl:20", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]]}, {"name":"acc_opt.cl:26", "type":"resource", "data":[12, 0, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"acc_opt.cl:16", "type":"resource", "data":[18.6667, 0, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"acc_opt.cl:20", "type":"resource", "data":[2426.33, 2058, 13, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"64-bit Floating-point Add", "type":"resource", "count":1, "data":[1999, 1498, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":1, "data":[51, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[376, 560, 13, 0, 0], "details":[{"type":"text", "text":"Load uses a Prefetching LSU"}, {"type":"brief", "text":"Prefetching LSU"}]}], "replace_name":"true"}, {"name":"acc_opt.cl:26", "type":"resource", "data":[588, 0, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":11, "data":[561, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[65540,131080,176,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[2338,4125,0,0,0],"details":[{"text":"Global interconnect for 1 global load and 1 global store.","type":"text"},{"text":"For 1 global load and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[155,108,4,0,6],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (acc_opt.cl:10)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"1 register of width 33 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (acc_opt.cl:16)","type":"resource"},{"data":[498,2922,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"24 registers of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n24 regs, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'shift_reg\' (acc_opt.cl:7)","type":"resource"},{"children":[{"count":"1","data":[3,34,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"4-bit Select","type":"resource"}],"data":[107.66667,36,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":16}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:16","type":"resource"},{"children":[{"count":3,"data":[99,998,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[99,998,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,768,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"12"}]],"name":"State","type":"resource"},{"count":12,"data":[132,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"12"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":12,"data":[612,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"12"}]],"name":"64-bit Select","type":"resource"}],"data":[744,768,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":12}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:12","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"10"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"10"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"10"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"10"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[8,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":10}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:10","replace_name":"true","type":"resource"},{"children":[{"count":12,"data":[23988,17976,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"36"}]],"name":"64-bit Floating-point Add","type":"resource"},{"count":12,"data":[612,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"36"}]],"name":"64-bit Select","type":"resource"}],"data":[24600,17976,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":36}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:36","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[291,1710,0,0,31],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"39"}]],"name":"Store","type":"resource"}],"data":[291,1710,0,0,31],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":39}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:39","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[0,64,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"20"}]],"name":"State","type":"resource"},{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"20"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1999,1498,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"20"}]],"name":"64-bit Floating-point Add","type":"resource"},{"count":1,"data":[51,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"20"}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[376,560,13,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"20"}]],"name":"Load","type":"resource"}],"data":[2426.333333,2122,13,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":20}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:20","type":"resource"},{"children":[{"count":"1","data":[0,704,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"26"}]],"name":"State","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"26"}]],"name":"33-bit Select","type":"resource"},{"count":11,"data":[561,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"26"}]],"name":"64-bit Select","type":"resource"}],"data":[588,704,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":26}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:26","type":"resource"}],"compute_units":1,"data":[30883.000003,29873,17,0,48],"debug":[[{"filename":"acc_opt.cl","line":7}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"double_add_2","total_kernel_resources":[30883,29873,17,0,48],"total_percent":[5.06109,3.72694,1.74819,0.626613,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[33221.000003,34065,19,0,48],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[98761,165145,195,0,48],"total_percent":[20.4582,11.6715,9.66438,7.18762,0],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"double_add_2", "children":[{"type":"bb", "id":3, "name":"double_add_2.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"double_add_2.B1", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":5, "name":"double_add_2.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"", "Loops To":"5"}]}, {"type":"bb", "id":6, "name":"double_add_2.B3", "children":[{"type":"inst", "id":8, "name":"Store", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":39}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"135", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":10, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":11, "name":"End", "details":[{"type":"table", "Start Cycle":"136", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"136"}]}, {"type":"bb", "id":7, "name":"double_add_2.B4", "children":[{"type":"inst", "id":9, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Prefetching", "Stall-free":"No", "Start Cycle":"5", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":12, "name":"Loop Input", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"13"}]}, {"type":"inst", "id":13, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"22", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"22", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":14, "name":"DDR", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":5, "to":4}, {"from":5, "to":5}, {"from":3, "to":5}, {"from":13, "to":10}, {"from":8, "to":11}, {"from":13, "to":12}, {"from":4, "to":12}, {"from":9, "to":13}, {"from":10, "to":8}, {"from":12, "to":9}, {"from":8, "to":14}, {"from":14, "to":9}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: double_add_2", "data":["", "", ""], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":4}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: double_add_2.B4"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"double_add_2.B2", "data":["Yes", "1", "3"], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":10}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}, {"name":"double_add_2.B4", "data":["Yes", "~1", "3"], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":"20"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"acc_opt.cl", "line":24}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"acc_opt.cl", "line":34}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"double_add_2", "id":3283082688, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":5}]], "type":"kernel", "children":[{"name":"double_add_2.B0", "id":3282648896, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"double_add_2.B2", "id":3282678368, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"5.000000", "mi":"1", "pl":"Yes", "tc":"13", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":10}]], "type":"loop"}, {"name":"double_add_2.B1", "id":3282678816, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"double_add_2.B4", "id":3282678528, "af":"174.96", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"22.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"loop"}, {"name":"double_add_2.B3", "id":3282678448, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"137.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"double_add_2", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":4}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"double_add_2", "data":[30883, 29873, 17, 0, 48], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":4}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[2338, 4125, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[65540, 131080, 176, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[98761, 165145, 195, 0, 48], "data_percent":[11.5591, 9.66438, 7.18762, 0]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[{"debug":[[{"filename":"acc_opt.cl","line":"4"}]],"details":[{"text":"Compiler Warning: acc_opt.cl:4: declaring global arguments \'arr\' and \'result\' with no \'restrict\' may lead to low performance for kernel \'double_add_2\'"}],"name":"acc_opt.cl:4: declaring global arguments \'arr\' and \'result\' with no \'restrict\' may lead to low performance for kernel \'double_add_2\'"}]};
var fileJSON=[{"path":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "name":"acc_opt.cl", "has_active_debug_locs":false, "absName":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "content":"//Shift register size must be statically determinable\012#define II_CYCLES 12\012\012__kernel void double_add_2 (__global double *arr, int N, __global double *result)\012{\012	//Create shift register with II_CYCLE+1 elements\012	double shift_reg[II_CYCLES+1];\012\012	//Initialize all elements of the register to 0\012	for (int i = 0; i < II_CYCLES + 1; i++)\012	{\012		shift_reg[i] = 0;\012	}\012\012	//Iterate through every element of input array\012	for(int i = 0; i < N; ++i)\012	{\012		//Load ith element into end of shift register\012		//if N > II_CYCLE, add to shift_reg[0] to preserve values\012		shift_reg[II_CYCLES] = shift_reg[0] + arr[i];\012\012		#pragma unroll\012		//Shift every element of shift register\012		for(int j = 0; j < II_CYCLES; ++j)\012		{\012			shift_reg[j] = shift_reg[j + 1];\012		}\012	}\012\012	//Sum every element of shift register\012	double temp_sum = 0;\012\012	#pragma unroll\012	for(int i = 0; i < II_CYCLES; ++i)\012	{\012		temp_sum += shift_reg[i];\012	}\012\012	*result = temp_sum;\012}\012"}];
var alpha_viewer=false;