// Seed: 3901645655
module module_0 (
    input wire id_0,
    input tri0 id_1,
    output supply0 id_2,
    output wire id_3,
    output tri id_4,
    output tri0 id_5,
    output tri id_6,
    output wor id_7,
    output tri id_8
);
  wire id_10;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wor id_4,
    input tri0 id_5,
    output uwire id_6,
    input wand id_7,
    output supply0 id_8,
    input supply1 id_9,
    input supply1 id_10,
    input wire id_11
);
  id_13 :
  assert property (@(posedge 1) id_11)
  else disable id_14;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_6,
      id_13,
      id_8,
      id_8,
      id_6,
      id_14,
      id_13
  );
endmodule
