INFO: [VRFC 10-163] Analyzing VHDL file "/home/btech/cs1210561/project_6/project_6.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AND_gate
INFO: [VRFC 10-307] analyzing entity AND_gate_tb
