package ScalaHDL

import scala.language.dynamics

import scala.collection.Set
import scala.collection.mutable.Stack
import scala.collection.mutable.HashSet
import scala.collection.mutable.HashMap

import scala.reflect.runtime.{universe => ru}

import ScalaHDL.Core.DataType._
import ScalaHDL.Core.DataType.SignalType._
import ScalaHDL.Core.DataType.SignalDirection._

package Core {

  import ScalaHDL.Core.DataType.Edge._

  /*
   * module class.
   */

  class module(val name: Symbol, val sigs: Signal*) {
    def extract(hdl: ScalaHDL) {
      hdl.modules(name).mapArgs(sigs)
      hdl.modules(name).extract()
    }
  }

  /*
   * HDL Operations.
   */

  object HDLPrefixOperator extends Enumeration {
    type HDLPrefixOperator = Value
    val logic_not, negation = Value
  }
  import HDLPrefixOperator._

  object HDLOperation extends Enumeration {
    type HDLOperation = Value
    val add, sub, mul, div, mod,
      bitwise_and, bitwise_or, bitwise_xor,
      logic_and, logic_or,
      shl, shr, concat = Value
  }
  import HDLOperation._

  object HDLLogicOperator extends Enumeration {
    type HDLLogicOperator = Value
    val lt, let, eqt, get, gt = Value
  }
  import HDLLogicOperator._

  object Language extends Enumeration {
    type Language = Value
    val verilog, vhdl = Value
  }
  import Language._

  object HDLBasicTypes extends Enumeration {
    type HDLBasicTypes = Value
    val none, bool, unsigned, signed = Value
  }
  import HDLBasicTypes._

  case class ConvertArg(lang: Language, indents: Int = 0, signed: Boolean = false)

  /*
   * HDL Objects.
   */

  object HDLObject {
    def isHDLObject(x: Any): Boolean = x match {
      case x: HDLObject => true
      case _ => false
    }

    def mkIndents(indent: Int): String =
      (for (i <- 1 to indent) yield "  ").mkString("")
  }

  abstract sealed class HDLObject(hdl: ScalaHDL) {
    protected var _signed: Boolean = false;

    protected var _lowerBound: Int = 0

    def signed = _signed

    def lowerBound = _lowerBound

    def convert(arg: ConvertArg): String

    def exec(sigMap: HashMap[Symbol, Signal]): Signal = {
      new Bool("", 0)
    }

    def apply(idx: Int): HDLIndex =
      HDLIndex(hdl, this, idx)

    def apply(hi: Int, lo: Int): HDLSlice =
      HDLSlice(hdl, this, hi, lo)

    def findIds(): HashSet[Symbol]

    def <(other: HDLObject): HDLJudgement =
      HDLJudgement(hdl, lt, this, other)

    def <=(other: HDLObject): HDLJudgement =
      HDLJudgement(hdl, let, this, other)

    def >(other: HDLObject): HDLJudgement =
      HDLJudgement(hdl, gt, this, other)

    def >=(other: HDLObject): HDLJudgement =
      HDLJudgement(hdl, get, this, other)

    def is(other: HDLObject): HDLJudgement =
      HDLJudgement(hdl, eqt, this, other)

    def +(other: HDLObject): HDLFunc2 =
      HDLFunc2(hdl, add, this, other)

    def -(other: HDLObject): HDLFunc2 =
      HDLFunc2(hdl, sub, this, other)

    def *(other: HDLObject): HDLFunc2 =
      HDLFunc2(hdl, mul, this, other)

    def /(other: HDLObject): HDLFunc2 =
      HDLFunc2(hdl, div, this, other)

    def %(other: HDLObject): HDLFunc2 =
      HDLFunc2(hdl, mod, this, other)

    def &(other: HDLObject): HDLFunc2 =
      HDLFunc2(hdl, bitwise_and, this, other)

    def |(other: HDLObject): HDLFunc2 =
      HDLFunc2(hdl, bitwise_or, this, other)

    def ^(other: HDLObject): HDLFunc2 =
      HDLFunc2(hdl, bitwise_xor, this, other)

    def &&(other: HDLObject): HDLFunc2 =
      HDLFunc2(hdl, logic_and, this, other)

    def ||(other: HDLObject): HDLFunc2 =
      HDLFunc2(hdl, logic_or, this, other)

    def <<(other: HDLObject): HDLFunc2 =
      HDLFunc2(hdl, shl, this, other)

    def >>(other: HDLObject): HDLFunc2 =
      HDLFunc2(hdl, shr, this, other)

    def ++(other: HDLObject): HDLFunc2 =
      HDLFunc2(hdl, concat, this, other)

    def unary_!(): HDLFunc1 =
      HDLFunc1(hdl, logic_not, this)

    def unary_~(): HDLFunc1 =
      HDLFunc1(hdl, negation, this)
  }

  abstract sealed class HDLFunc(hdl: ScalaHDL) extends HDLObject(hdl)

  case class HDLFunc1 (hdl: ScalaHDL,
    op: HDLPrefixOperator, a: HDLObject) extends HDLFunc(hdl) {

    override def findIds(): HashSet[Symbol] = {
      a.findIds()
    }

    override def convert(arg: ConvertArg): String = {
      val s = op match {
        case `logic_not` => "!" + a.convert(arg)
        case `negation` =>  "~" + a.convert(arg)
      }
      "("+ s + ")"
    }
    override def exec(sigMap: HashMap[Symbol, Signal]): Signal = op match {
      case `negation` => val b = a.exec(sigMap)
        ~b
      case `logic_not` => val b = a.exec(sigMap)
        !b
      case _ => a.exec(sigMap)
    }
  }

  case class HDLFunc2 (hdl: ScalaHDL,
    op: HDLOperation, a: HDLObject, b: HDLObject) extends HDLFunc(hdl) {

    _signed = if (op == sub) true
    else if (op == mod && !b.signed) false
    else a.signed || b.signed

    private def getLowerBound: Int = {
      val la = a.lowerBound
      val lb = b.lowerBound
      op match {
        case `add` => la + lb
        case `mul` => la * lb
        case `concat` => la * math.pow(10, lb.toString.size).toInt + lb
        case _ => 0
      }
    }

    _lowerBound = getLowerBound

    override def findIds(): HashSet[Symbol] = {
      val ret = new HashSet[Symbol]
      ret ++= a.findIds()
      ret ++= b.findIds()
      ret
    }

    override def convert(arg: ConvertArg): String = {
      val arg2 =
        if (_signed) ConvertArg(arg.lang, arg.indents, true)
        else ConvertArg(arg.lang, arg.indents, arg.signed)
      val sa = a.convert(arg2)
      val sb = b.convert(arg2)
      val st = op match {
        case `add` => sa + " + " + sb
        case `sub` => sa + " - " + sb
        case `mul` => sa + " * " + sb
        case `div` => sa + " / " + sb
        case `mod` => sa + " % " + sb
        case `bitwise_and` => sa + " & " + sb
        case `bitwise_or`  => sa + " | " + sb
        case `bitwise_xor` => sa + " ^ " + sb
        case `logic_and` => sa + " && " + sb
        case `logic_or` => sa + " || " + sb
        case `shl` => sa + " << " + sb
        case `shr` => sa + " >> " + sb
        case `concat` => "{" + findConcatMember().map(
          (x: HDLObject) => x.convert(arg)).mkString(", ") + "}"
      }
      op match {
        case `concat` => st
        case _ => "(" + st + ")"
      }
    }

    override def exec(sigMap: HashMap[Symbol, Signal]): Signal = {
      val sa = a.exec(sigMap)
      val sb = b.exec(sigMap)
      op match {
        case `add` => sa + sb
        case `sub` => sa - sb
        case `mul` => sa * sb
        case `div` => sa / sb
        case `mod` => sa % sb
        case `bitwise_and` => sa & sb
        case `bitwise_or` => sa | sb
        case `bitwise_xor` => sa ^ sb
        case `logic_and` => sa && sb
        case `logic_or` => sa || sb
        case `shl` => sa << sb
        case `shr` => sa >> sb
      }
    }

    private def findConcatMember(): List[HDLObject] = {
      var lst = List[HDLObject]()
      if (op == concat) {
        a match {
          case func: HDLFunc2 =>
            lst ++= func.findConcatMember()
          case id: HDLIdent =>
            lst :+= id
          case _ => null
        }
        b match {
          case func: HDLFunc2 =>
            lst ++= func.findConcatMember()
          case id: HDLIdent =>
            lst :+= id
          case _ => null
        }
      }
      lst
    }
  }

  case class HDLAssignment(hdl: ScalaHDL,
    left: HDLValueHolder, right: HDLObject) extends HDLObject(hdl) {

    private def assignmentOfCase(
      left: String, idx: Int, lst: HDLValueList): String = {
      idx + ": " + left + " <= " + lst.lst(idx) + ";\n"
    }

    private def validate(sigMap: HashMap[Symbol, Signal]): Boolean = {
      val la = if (!hdl.currentBlock.isEmpty)
        hdl.currentBlock.top.argsMap(left.findId).signed
      else left.exec(sigMap) match {
        case _: Signed => true
        case _ => false
      }
      val rs = right.signed
      if (la || !right.signed) true else false
    }

    override def findIds(): HashSet[Symbol] = new HashSet[Symbol]

    private def mkAssignment(arg: ConvertArg, arginfo: ArgInfo): String = {
      // wire
      if (arginfo.tpe == wire)
        HDLObject.mkIndents(arg.indents) +
      "assign " + left.convert(arg) + " = " + right.convert(arg) + ";\n"
      // reg
      else
        HDLObject.mkIndents(arg.indents) +
      left.convert(arg) + " <= " + right.convert(arg) + ";\n"
    }

    override def convert(arg: ConvertArg): String = {
      if (!validate(null)) throw new InvalidAssignmentException
      right match {
        // convert HDLValueListElement to "case" in Verilog
        case elem: HDLValueListElement =>
          val new_arg = ConvertArg(arg.lang, arg.indents + 1, arg.signed)
          HDLObject.mkIndents(arg.indents) +
          "case (" + elem.idx.idt.convert(arg) + ")\n" +
          (for (i <- 0 until elem.lst.size)
          yield assignmentOfCase(left.convert(arg), i, elem.lst)).map(
          HDLObject.mkIndents(arg.indents + 1) + _).mkString("") +
          HDLObject.mkIndents(arg.indents) + "endcase\n"
        // signal
        case sig: HDLSignal =>
          val sigVal = sig.sig()
          val id = left.findId
          val arginfo = hdl.currentBlock.top.argsMap(id)
          if (arginfo.signed) {
            new Signed(id.name, sigVal.value, arginfo.size)
          } else {
            new Unsigned(id.name, sigVal.value, arginfo.size)
          }
          if (arginfo.signed) {
            new Signed(id.name, right.lowerBound, arginfo.size)
          } else {
            new Unsigned(id.name, right.lowerBound, arginfo.size)
          }
          mkAssignment(arg, arginfo)
        // others
        case _ =>
          mkAssignment(arg, hdl.currentBlock.top.argsMap(left.findId))
      }
    }

    override def exec(sigMap: HashMap[Symbol, Signal]): Signal = {
      if (!validate(sigMap)) throw new InvalidAssignmentException
      val sig = left.exec(sigMap)
      sig.setNext(right.exec(sigMap).value)
      hdl.siglist.add(sig)
      sig
    }
  }

  object HDLAssignment {
    def createAssignment(hdl: ScalaHDL, holder: HDLValueHolder, ob: HDLObject) = {
      val a = HDLAssignment(hdl, holder, ob)
      hdl.currentBlock.top.addStmt(a)
      val id = holder.findId()
      if (hdl.currentBlock.top.argsMap.contains(id)) {
        val v = hdl.currentBlock.top.argsMap(id)
        var dir = v.dir
        var tpe = v.tpe
        if (v.dir != middle) {
          dir = output
        }
        hdl.currentBlock.top match {
          case b: HDLCondBlock =>
            if (!b.simpleComb) {
              tpe = reg
            }
          case b =>
            tpe = reg
        }
        hdl.currentBlock.top.argsMap(id) =
          ArgInfo(v.name, tpe, dir, v.signed, v.size, v.lstSize)
      }
      hdl.currentBlock.top.senslist ++= findSenslist(ob)
      a
    }

    def findSenslist(elem: HDLObject): HashSet[Symbol] = {
      val ret = new HashSet[Symbol]
      elem match {
        case HDLIdent(_, name) =>
          ret += name
        case HDLFunc1(_, _, a) =>
          ret ++= findSenslist(a)
        case HDLFunc2(_, _, a, b) =>
          ret ++= findSenslist(a)
          ret ++= findSenslist(b)
        case HDLIndex(_, ob, _) =>
          ret ++= findSenslist(ob)
        case HDLSlice(_, ob, _, _) =>
          ret ++= findSenslist(ob)
        case ob: HDLListElement =>
          null
        case ob: HDLValueListElement =>
          null
        case sig: HDLSignal =>
          null
        case _ =>
          throw new RuntimeException("Not supported!")
      }
      ret
    }
  }

  class HDLType(val idt: HDLIdent, val info: ArgInfo) {
    private val hdl: ScalaHDL = idt.hdl

    def :=(other: HDLObject): HDLAssignment =
      idt := other

    override def toString =
      "HDLType(" + idt.toString + "," + info.toString + ")"
  }

  abstract class HDLValueHolder(hdl:ScalaHDL) extends HDLObject(hdl) {
    def :=(other: HDLObject): HDLAssignment =
      HDLAssignment.createAssignment(hdl, this, other)

    def findId(): Symbol = {
      val ids = findIds()
      if (ids.size == 1) ids.head
      else throw new RuntimeException("Syntax Error!")
    }
  }

  case class HDLIdent(hdl: ScalaHDL, name: Symbol)
      extends HDLValueHolder(hdl) {

    if (!hdl.currentBlock.top.argsMap.contains(name))
      throw new UndeclaredRegisterException(name)

    _signed = hdl.currentBlock.top.argsMap(name).signed

    override def findIds(): HashSet[Symbol] = {
      val ret = new HashSet[Symbol]
      ret += name
      ret
    }

    override def convert(arg: ConvertArg): String =
      if (arg.signed && !hdl.currentBlock.top.argsMap(name).signed)
        "$signed({1'b0, " + name.name + "})"
      else
        name.name

    override def exec(sigMap: HashMap[Symbol, Signal]) = {
      if (!sigMap.contains(name))
        throw new UndeclaredRegisterException(name)
      sigMap(name)
    }
  }

  case class HDLIndex(hdl: ScalaHDL, ob: HDLObject, idx: Int)
      extends HDLValueHolder(hdl) {

    override def findIds(): HashSet[Symbol] =
      ob.findIds()

    override def convert(arg: ConvertArg): String =
      ob.convert(arg) + "[" + idx + "]"

    override def exec(sigMap: HashMap[Symbol, Signal]) =
      new SignalBit(ob.exec(sigMap), idx)
  }

  case class HDLSlice(hdl: ScalaHDL, ob: HDLObject, hi: Int, lo: Int)
      extends HDLObject(hdl) {

    override def findIds(): HashSet[Symbol] =
      ob.findIds()

    override def convert(arg: ConvertArg): String =
      List(ob.convert(arg), "[", hi - 1, ":", lo, "]").mkString("")

    override def exec(sigMap: HashMap[Symbol, Signal]) =
      new Unsigned("", (ob.exec(sigMap).value >> lo) &
        (math.pow(2, hi - lo).toInt - 1))
  }

  class HDLList(hdl: ScalaHDL, val name: Symbol, lst: List[Signal])
      extends HDLObject(hdl) {

    def apply(idx: HDLType): HDLValueHolder =
      new HDLListElement(hdl, this, idx)

    override def convert(arg: ConvertArg): String = name.name

    // TODO: implement (but do we really need it?)
    override def exec(sigMap: HashMap[Symbol, Signal]) = null

    // TODO: implement (but do we really need it?)
    override def findIds(): HashSet[Symbol] = new HashSet[Symbol]
  }

  class HDLListElement(hdl: ScalaHDL, lst: HDLList, val idx: HDLType)
      extends HDLValueHolder(hdl) {

    override def convert(arg: ConvertArg): String = {
      lst.convert(arg) + "[" + idx.idt.convert(arg) + "]"
    }

    override def exec(sigMap: HashMap[Symbol, Signal]) =
      sigMap(Symbol(lst.name.name + "(" + idx.idt.exec(sigMap).value + ")"))

    // TODO: implement (but do we really need it?)
    override def findIds(): HashSet[Symbol] = new HashSet[Symbol]

    override def findId(): Symbol = lst.name
  }

  class HDLValueList(hdl: ScalaHDL, val lst: Seq[Int]) extends HDLObject(hdl) {

    def size = lst.size

    def apply(idx: HDLType): HDLValueHolder =
      new HDLValueListElement(hdl, this, idx)

    override def convert(arg: ConvertArg): String =
      throw new RuntimeException("Syntax Error!")

    override def exec(sigMap: HashMap[Symbol, Signal]) =
      throw new RuntimeException("Syntax Error!")

    override def findIds(): HashSet[Symbol] =
      throw new RuntimeException("Syntax Error!")
  }

  class HDLValueListElement(hdl: ScalaHDL, val lst: HDLValueList, val idx: HDLType)
      extends HDLValueHolder(hdl) {
    override def convert(arg: ConvertArg): String =
      throw new RuntimeException("Syntax Error!")

    override def exec(sigMap: HashMap[Symbol, Signal]) =
      new Signed(" ", lst.lst(idx.idt.exec(sigMap).value))

    override def findIds(): HashSet[Symbol] =
      throw new RuntimeException("Syntax Error!")

    override def findId(): Symbol =
      throw new RuntimeException("Syntax Error!")
  }

  case class HDLSignal(hdl: ScalaHDL, sig: () => Signal) extends HDLObject(hdl) {

    private var firstVal = sig()
    private var firstTime = true

    _lowerBound = firstVal.value

    override def findIds(): HashSet[Symbol] = new HashSet[Symbol]

    override def convert(arg: ConvertArg): String = {
      firstVal.value.toString
    }

    override def exec(sigMap: HashMap[Symbol, Signal]) =
      if (firstTime) {
        firstTime = false
        firstVal
      } else {
        sig()
      }
  }

  abstract class HDLBlock(hdl: ScalaHDL, func: () => Unit)
      extends HDLObject(hdl) {
    protected var _content: List[HDLObject] = List()

    val sigMap = new HashMap[Symbol, Signal]
    val argsMap = new HashMap[Symbol, ArgInfo]
    val senslist = new HashSet[Symbol]

    override def findIds(): HashSet[Symbol] = new HashSet[Symbol]

    def content = {
      if (_content.isEmpty) extract()
      _content.reverse
    }

    def addStmt(stmt: HDLObject) {
      _content = stmt :: _content
    }

    def extract() {
      if (_content.isEmpty) {
        if (!hdl.currentBlock.isEmpty) {
          argsMap ++= hdl.currentBlock.top.argsMap
          sigMap ++= hdl.currentBlock.top.sigMap
        }
        hdl.currentBlock.push(this)
        func()
        hdl.currentBlock.pop()
        if (!hdl.currentBlock.isEmpty) {
          for (pair <- argsMap) {
            hdl.currentBlock.top.argsMap(pair._1) = pair._2
          }
          for (pair <- sigMap) {
            hdl.currentBlock.top.sigMap(pair._1) = pair._2
          }
          hdl.currentBlock.top.senslist ++= senslist
        }
      }
    }
  }

  class HDLCondBlock(hdl: ScalaHDL, val cond: _cond, name: String,
    func: () => Unit)
      extends HDLBlock(hdl, func) {

    private var _simpleComb: Boolean = true
    private var _simpleCombCalc: Boolean = false

    cond match {
      case s: _sync =>
        senslist += 'clk
      case _ => null
    }

    def simpleComb: Boolean = {
      cond match {
        case a: _async =>
          if (_simpleCombCalc) _simpleComb
          else {
            _simpleComb = !content.exists(stmt =>
              stmt match {
                case a: HDLAssignment => false
                case _ => true
              })
            _simpleCombCalc = true
            _simpleComb
          }
        case _ => false
      }
    }

    override def convert(arg: ConvertArg): String = {
      val new_arg = ConvertArg(arg.lang, arg.indents + 1, arg.signed)
      (cond match {
        case _sync(hdl, e) =>
          "always @(" +
          (if (e == posedge) "posedge"  else "negedge") +
          " clk) begin: _" +
          name + "\n" +
          (for (stmt <- content) yield
            stmt.convert(new_arg)).mkString("") +
          "end\n"
        case _async(hdl) =>
          if (simpleComb) {
            (for (stmt <- content) yield
              stmt.convert(arg)).mkString("")
          }
          else {
            "always @(" + senslist.map(_.name).mkString(", ") + ") begin\n" +
              (for (stmt <- content) yield
                stmt.convert(new_arg)).mkString("") +
              "end\n"
          }
      }) + "\n"
    }

    override def exec(sigMap: HashMap[Symbol, Signal]) = null
  }

  class _cond(hdl: ScalaHDL) extends Dynamic {

    def apply(f: => Unit): HDLCondBlock = {
      val b = new HDLCondBlock(hdl, this, "", () => f)
      hdl.currentBlock.top.addStmt(b)
      b.extract()
      b
    }

    def applyDynamic(name: String)(f: => Unit): HDLCondBlock = {
      val b = new HDLCondBlock(hdl, this, name, () => f)
      hdl.currentBlock.top.addStmt(b)
      b.extract()
      b
    }
  }

  case class HDLJudgement(hdl: ScalaHDL, op: HDLLogicOperator,
    a: HDLObject, b: HDLObject) extends HDLObject(hdl) {

    override def findIds(): HashSet[Symbol] = new HashSet[Symbol]

    override def convert(arg: ConvertArg): String = op match {
      case `lt` => a.convert(arg) + " < " + b.convert(arg)
      case `let` => a.convert(arg) + " <= " + b.convert(arg)
      case `eqt` => a.convert(arg) + " == " + b.convert(arg)
      case `gt` => a.convert(arg) + " > " + b.convert(arg)
      case `get` => a.convert(arg) + " >= " + b.convert(arg)
    }

    override def exec(sigMap: HashMap[Symbol, Signal]): Signal = {
      val bool = op match {
        case `lt` => a.exec(sigMap) < b.exec(sigMap)
        case `let` => a.exec(sigMap) <= b.exec(sigMap)
        case `eqt` => a.exec(sigMap) == b.exec(sigMap)
        case `gt` => a.exec(sigMap) > b.exec(sigMap)
        case `get` => a.exec(sigMap) >= b.exec(sigMap)
      }
      if (bool) new Bool("", 1)
      else new Bool("", 0)
    }

    def findSenslist(): HashSet[Symbol] = {
      val res = new HashSet[Symbol]
      a match {
        case id: HDLIdent =>
          res += id.name
        case _ => null
      }
      b match {
        case id: HDLIdent =>
          res += id.name
        case _ => null
      }
      res
    }
  }

  class HDLIf(hdl: ScalaHDL, parent: HDLIf, judge: HDLJudgement, func: () => Unit)
      extends HDLBlock(hdl, func) {
    var child: HDLIf = null

    if (judge != null)
      senslist ++= judge.findSenslist()

    def this(hdl: ScalaHDL, judge: HDLJudgement, func: () => Unit) {
      this(hdl, null, judge, func)
    }

    override def convert(arg: ConvertArg): String = {
      val indents = HDLObject.mkIndents(arg.indents)
      val new_arg = ConvertArg(arg.lang, arg.indents + 1, arg.signed)
      indents + (if (parent != null) "else " else "") +
      (if (judge != null) "if (" + judge.convert(arg) + ") " else "") +
      "begin\n" +
      content.map(_.convert(new_arg)).mkString("") + indents + "end\n" +
      (if (child != null) child.convert(arg) else "")
    }

    override def exec(sigMap: HashMap[Symbol, Signal]): Signal = {
      if (judge == null || judge.exec(sigMap).value > 0) {
        for (stmt <- content) {
          stmt.exec(sigMap)
        }
      }
      else if (child != null) {
        child.exec(sigMap)
      }
      null
    }

    def otherwise(f: => Unit): HDLIf = {
      val b = new HDLIf(hdl, this, null, () => f)
      child = b
      b.extract()
      b
    }

    def elsewhen(judge: HDLJudgement)(f: => Unit): HDLIf = {
      val b = new HDLIf(hdl, this, judge, () => f)
      child = b
      b.extract()
      b
    }
  }

  case class _sync(hdl: ScalaHDL, val e: Edge) extends _cond(hdl)

  case class _async(hdl: ScalaHDL) extends _cond(hdl)

  case class _delay(hdl: ScalaHDL, val time: Int) extends _cond(hdl)

  object HDLModule {
    def createModule(hdl: ScalaHDL, name: Symbol, params: Seq[Symbol],
      f: () => Unit) = {
      val m = new HDLModule(hdl, name, params, f)
      hdl.modules += (name -> m)
      m
    }
  }

  class HDLModule(hdl: ScalaHDL,
    _name: Symbol, val params: Seq[Symbol], func: () => Unit)
      extends HDLBlock(hdl, func) {

    private var m: Map[Symbol, Signal] = null

    def name = _name.name

    def mapArgs(args: Seq[Signal]): Map[Symbol, Signal] = {
      if (params.size != args.size)
        throw new WrongNumberOfArgumentsException(_name, params.size, args.size)
      m = params.zip(args).toMap
      for (param <- params) {
        m(param) match {
          case s: Signal =>
            val signed = s match {
              case s: Signed => true
              case _ => false
            }
            argsMap += (param -> ArgInfo(param.name, wire, input, signed, s.size))
          case _ => throw new IllegalArgumentException(
            "argument must be subclass of Signal")
        }
      }
      m
    }

    private def initialAssignment(k: Symbol, v: Signal): String = {
      "  " + List(k.name.replace('(', '[').replace(')', ']'), "=",
        v.value.toString).mkString(" ") + ";"
    }

    private def shouldHaveInitialValue(s: Symbol): Boolean = {
      if (s.name.contains('(')) {
        argsMap(Symbol(s.name.takeWhile(_ != '('))).tpe == reg
      } else {
        argsMap(s).tpe == reg
      }
    }

    def makeInitialBlock(sigMap: HashMap[Symbol, Signal]): String = {
      "initial begin\n" +
      (for (kv <- sigMap if shouldHaveInitialValue(kv._1))
      yield initialAssignment(kv._1, kv._2)).toList.sorted.mkString("\n") +
      "\nend\n"
    }

    override def convert(arg: ConvertArg): String = {
      if (_content.isEmpty) extract()
      hdl.currentBlock.push(this)
      val s = "module %s (\n".format(name) + params.map(_.name).mkString(",\n") +
      "\n);\n\n" +
        (for (arg <- argsMap) yield arg._2.declaration).toList.sorted.mkString("") + "\n" +
        makeInitialBlock(sigMap ++ m) + "\n" +
        (for (stmt <- content) yield stmt.convert(arg)).mkString("") +
      "\nendmodule\n"
      hdl.currentBlock.pop()
      s
    }

    def convert(args: Seq[Signal]): String = {
      mapArgs(args)
      convert(ConvertArg(verilog))
    }

    override def exec(sigMap: HashMap[Symbol, Signal]): Signal = null
  }

  class ScalaHDL {
    import ScalaHDL.Core.DataType.Signals._

    implicit def string2Symbol(s: String) = Symbol(s)
    implicit def int2Signal(value: => Int) = new Signed(" ", value)
    implicit def int2HDLSignal(value: => Int) = HDLSignal(this, () => int2Signal(value))
    implicit def signal2HDLSignal(s: Signal) = HDLSignal(this, () => s)
    implicit def sym2HDLObj(s: Symbol): HDLObject = HDLIdent(this, s)
    implicit def tpe2HDLIdt(tpe: HDLType): HDLObject = tpe.idt
    implicit def sig2HDLType(sig: Signal): HDLType = toHDLType(sig)
    implicit def sym2HDLType(s: Symbol): HDLType = toHDLType(s)
    implicit def lst2SigLst(lst: List[Signal]): HDLList = toHDLList(lst)

    private val hdl: ScalaHDL = this
    private var tmpNum = 0;

    val modules = new HashMap[Symbol, HDLModule]
    val currentBlock: Stack[HDLBlock] = new Stack()

    val sigs: HashSet[Signal] = new HashSet()
    val siglist: HashSet[Signal] = new HashSet()

    def sync(e: Int): _sync =
      if (e == 1)
        new _sync(this, posedge)
      else
        new _sync(this, negedge)

    def sync(e: Edge): _sync =
      new _sync(this, e)

    def async: _async =
      new _async(this)

    def delay(time: Int): _delay =
      new _delay(this, time)

    def cycle(a: HDLObject): HDLAssignment = a match {
      case id: HDLIdent =>
        HDLAssignment.createAssignment(hdl, id, HDLFunc1(hdl, negation, id))
      case _ =>
        throw new RuntimeException("This parameter must be a HDLIdent!")
    }

    def module(name: Symbol, sigs: Signal*): module =
      new module(name, sigs: _*)

    def when(stmt: HDLJudgement)(f: => Unit): HDLIf = {
      val b = new HDLIf(this, stmt, () => f)
      currentBlock.top.addStmt(b)
      b.extract()
      b
    }

    private def unusedName(set: Set[Symbol]): Symbol = {
      var res = "tmp_" + tmpNum;
      while (set.contains(res)) {
        tmpNum += 1
        res = "tmp_" + tmpNum
      }
      tmpNum += 1
      res
    }

    import ScalaHDL.Core.DataType.ArgInfo

    def wrap(ob: HDLObject, max: Int): HDLObject = {
      if (max <= 0) throw new IllegalArgumentException
      HDLFunc2(this, mod, ob, new Unsigned(" ", math.pow(2, max).toInt))
    }

    def toHDLType(name: Symbol): HDLType = new HDLType(
      HDLIdent(this, name), currentBlock.top.argsMap(name))

    def toHDLType(sig: Signal): HDLType = {
      val name = unusedName(currentBlock.top.argsMap.keySet)
      sig.name = name.name
      val signed = sig match {
        case s: Signed => true
        case _ => false
      }
      val info = ArgInfo(name.name, wire, middle, signed, sig.size)
      hdl.currentBlock.top.argsMap += (name -> info)
      hdl.currentBlock.top.sigMap += (name -> sig)
      new HDLType(HDLIdent(this, name), info)
    }

    def toHDLList(lst: List[Signal]): HDLList = {
      val name = unusedName(currentBlock.top.argsMap.keySet)
      // Check if all elements are of same type
      val signed = lst(0) match {
        case s: Signed => true
        case _ => false
      }
      val info = ArgInfo(name.name, reg, middle, signed, lst(0).size, lst.size)
      hdl.currentBlock.top.argsMap += (name -> info)
      for (i <- 0 until lst.size) {
        hdl.currentBlock.top.sigMap +=
        (Symbol(name.name + "(" + i.toString + ")") -> lst(i))
      }
      new HDLList(this, name, lst)
    }

    object defMod extends Dynamic {
      def applyDynamic(name: String)(params: Symbol*)(f: => Unit): HDLModule = {
        HDLModule.createModule(hdl, name, params, () => f)
      }
    }

    def convert(name: Symbol, args: Signal*) = {
      if (!modules.contains(name))
        throw new NoSuchModuleException(name)
      val m = modules(name)
      m.convert(args)
    }

    /*
     * Simulator class sugar.
     */
    def Simulator(hdl: ScalaHDL, mods: module*): ScalaHDL.Simulation.Simulator =
      new ScalaHDL.Simulation.Simulator(hdl, mods)

    def HDLValueList(nums: Int*): HDLValueList = {
      new HDLValueList(this, nums)
    }
  }
}
