//
// Generated by Bluespec Compiler, version 2021.07 (build 4cac6eba)
//
// On Sun Mar 16 14:52:06 IST 2025
//
//
// Ports:
// Name                         I/O  size props
// master_d_awvalid               O     1 reg
// master_d_awaddr                O    32 reg
// master_d_awprot                O     3 reg
// master_d_awsize                O     2 reg
// master_d_wvalid                O     1 reg
// master_d_wdata                 O    64 reg
// master_d_wstrb                 O     8 reg
// master_d_bready                O     1 reg
// master_d_arvalid               O     1 reg
// master_d_araddr                O    32 reg
// master_d_arprot                O     3 reg
// master_d_arsize                O     2 reg
// master_d_rready                O     1 reg
// master_i_awvalid               O     1 reg
// master_i_awaddr                O    32 reg
// master_i_awprot                O     3 reg
// master_i_awsize                O     2 reg
// master_i_wvalid                O     1 reg
// master_i_wdata                 O    64 reg
// master_i_wstrb                 O     8 reg
// master_i_bready                O     1 reg
// master_i_arvalid               O     1 reg
// master_i_araddr                O    32 reg
// master_i_arprot                O     3 reg
// master_i_arsize                O     2 reg
// master_i_rready                O     1 reg
// RDY_sb_clint_msip_put          O     1 const
// RDY_sb_clint_mtip_put          O     1 const
// RDY_sb_clint_mtime_put         O     1 const
// RDY_sb_ext_interrupt_put       O     1 const
// io_dump_get                    O   167 reg
// RDY_io_dump_get                O     1 reg
// resetpc                        I    64
// CLK                            I     1 clock
// RST_N                          I     1 reset
// master_d_m_awready_awready     I     1
// master_d_m_wready_wready       I     1
// master_d_m_bvalid_bvalid       I     1
// master_d_m_bvalid_bresp        I     2 reg
// master_d_m_arready_arready     I     1
// master_d_m_rvalid_rvalid       I     1
// master_d_m_rvalid_rresp        I     2 reg
// master_d_m_rvalid_rdata        I    64 reg
// master_i_m_awready_awready     I     1
// master_i_m_wready_wready       I     1
// master_i_m_bvalid_bvalid       I     1
// master_i_m_bvalid_bresp        I     2 reg
// master_i_m_arready_arready     I     1
// master_i_m_rvalid_rvalid       I     1
// master_i_m_rvalid_rresp        I     2 reg
// master_i_m_rvalid_rdata        I    64 reg
// sb_clint_msip_put              I     1 reg
// sb_clint_mtip_put              I     1 reg
// sb_clint_mtime_put             I    64 reg
// sb_ext_interrupt_put           I     1 reg
// EN_sb_clint_msip_put           I     1
// EN_sb_clint_mtip_put           I     1
// EN_sb_clint_mtime_put          I     1
// EN_sb_ext_interrupt_put        I     1
// EN_io_dump_get                 I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkeclass_axi4lite(resetpc,
			 CLK,
			 RST_N,

			 master_d_awvalid,

			 master_d_awaddr,

			 master_d_awprot,

			 master_d_awsize,

			 master_d_m_awready_awready,

			 master_d_wvalid,

			 master_d_wdata,

			 master_d_wstrb,

			 master_d_m_wready_wready,

			 master_d_m_bvalid_bvalid,
			 master_d_m_bvalid_bresp,

			 master_d_bready,

			 master_d_arvalid,

			 master_d_araddr,

			 master_d_arprot,

			 master_d_arsize,

			 master_d_m_arready_arready,

			 master_d_m_rvalid_rvalid,
			 master_d_m_rvalid_rresp,
			 master_d_m_rvalid_rdata,

			 master_d_rready,

			 master_i_awvalid,

			 master_i_awaddr,

			 master_i_awprot,

			 master_i_awsize,

			 master_i_m_awready_awready,

			 master_i_wvalid,

			 master_i_wdata,

			 master_i_wstrb,

			 master_i_m_wready_wready,

			 master_i_m_bvalid_bvalid,
			 master_i_m_bvalid_bresp,

			 master_i_bready,

			 master_i_arvalid,

			 master_i_araddr,

			 master_i_arprot,

			 master_i_arsize,

			 master_i_m_arready_arready,

			 master_i_m_rvalid_rvalid,
			 master_i_m_rvalid_rresp,
			 master_i_m_rvalid_rdata,

			 master_i_rready,

			 sb_clint_msip_put,
			 EN_sb_clint_msip_put,
			 RDY_sb_clint_msip_put,

			 sb_clint_mtip_put,
			 EN_sb_clint_mtip_put,
			 RDY_sb_clint_mtip_put,

			 sb_clint_mtime_put,
			 EN_sb_clint_mtime_put,
			 RDY_sb_clint_mtime_put,

			 sb_ext_interrupt_put,
			 EN_sb_ext_interrupt_put,
			 RDY_sb_ext_interrupt_put,

			 EN_io_dump_get,
			 io_dump_get,
			 RDY_io_dump_get);
  input  [63 : 0] resetpc;
  input  CLK;
  input  RST_N;

  // value method master_d_m_awvalid
  output master_d_awvalid;

  // value method master_d_m_awaddr
  output [31 : 0] master_d_awaddr;

  // value method master_d_m_awuser

  // value method master_d_m_awprot
  output [2 : 0] master_d_awprot;

  // value method master_d_m_awsize
  output [1 : 0] master_d_awsize;

  // action method master_d_m_awready
  input  master_d_m_awready_awready;

  // value method master_d_m_wvalid
  output master_d_wvalid;

  // value method master_d_m_wdata
  output [63 : 0] master_d_wdata;

  // value method master_d_m_wstrb
  output [7 : 0] master_d_wstrb;

  // action method master_d_m_wready
  input  master_d_m_wready_wready;

  // action method master_d_m_bvalid
  input  master_d_m_bvalid_bvalid;
  input  [1 : 0] master_d_m_bvalid_bresp;

  // value method master_d_m_bready
  output master_d_bready;

  // value method master_d_m_arvalid
  output master_d_arvalid;

  // value method master_d_m_araddr
  output [31 : 0] master_d_araddr;

  // value method master_d_m_aruser

  // value method master_d_m_arprot
  output [2 : 0] master_d_arprot;

  // value method master_d_m_arsize
  output [1 : 0] master_d_arsize;

  // action method master_d_m_arready
  input  master_d_m_arready_arready;

  // action method master_d_m_rvalid
  input  master_d_m_rvalid_rvalid;
  input  [1 : 0] master_d_m_rvalid_rresp;
  input  [63 : 0] master_d_m_rvalid_rdata;

  // value method master_d_m_rready
  output master_d_rready;

  // value method master_i_m_awvalid
  output master_i_awvalid;

  // value method master_i_m_awaddr
  output [31 : 0] master_i_awaddr;

  // value method master_i_m_awuser

  // value method master_i_m_awprot
  output [2 : 0] master_i_awprot;

  // value method master_i_m_awsize
  output [1 : 0] master_i_awsize;

  // action method master_i_m_awready
  input  master_i_m_awready_awready;

  // value method master_i_m_wvalid
  output master_i_wvalid;

  // value method master_i_m_wdata
  output [63 : 0] master_i_wdata;

  // value method master_i_m_wstrb
  output [7 : 0] master_i_wstrb;

  // action method master_i_m_wready
  input  master_i_m_wready_wready;

  // action method master_i_m_bvalid
  input  master_i_m_bvalid_bvalid;
  input  [1 : 0] master_i_m_bvalid_bresp;

  // value method master_i_m_bready
  output master_i_bready;

  // value method master_i_m_arvalid
  output master_i_arvalid;

  // value method master_i_m_araddr
  output [31 : 0] master_i_araddr;

  // value method master_i_m_aruser

  // value method master_i_m_arprot
  output [2 : 0] master_i_arprot;

  // value method master_i_m_arsize
  output [1 : 0] master_i_arsize;

  // action method master_i_m_arready
  input  master_i_m_arready_arready;

  // action method master_i_m_rvalid
  input  master_i_m_rvalid_rvalid;
  input  [1 : 0] master_i_m_rvalid_rresp;
  input  [63 : 0] master_i_m_rvalid_rdata;

  // value method master_i_m_rready
  output master_i_rready;

  // action method sb_clint_msip_put
  input  sb_clint_msip_put;
  input  EN_sb_clint_msip_put;
  output RDY_sb_clint_msip_put;

  // action method sb_clint_mtip_put
  input  sb_clint_mtip_put;
  input  EN_sb_clint_mtip_put;
  output RDY_sb_clint_mtip_put;

  // action method sb_clint_mtime_put
  input  [63 : 0] sb_clint_mtime_put;
  input  EN_sb_clint_mtime_put;
  output RDY_sb_clint_mtime_put;

  // action method sb_ext_interrupt_put
  input  sb_ext_interrupt_put;
  input  EN_sb_ext_interrupt_put;
  output RDY_sb_ext_interrupt_put;

  // actionvalue method io_dump_get
  input  EN_io_dump_get;
  output [166 : 0] io_dump_get;
  output RDY_io_dump_get;

  // signals for module outputs
  wire [166 : 0] io_dump_get;
  wire [63 : 0] master_d_wdata, master_i_wdata;
  wire [31 : 0] master_d_araddr,
		master_d_awaddr,
		master_i_araddr,
		master_i_awaddr;
  wire [7 : 0] master_d_wstrb, master_i_wstrb;
  wire [2 : 0] master_d_arprot,
	       master_d_awprot,
	       master_i_arprot,
	       master_i_awprot;
  wire [1 : 0] master_d_arsize,
	       master_d_awsize,
	       master_i_arsize,
	       master_i_awsize;
  wire RDY_io_dump_get,
       RDY_sb_clint_msip_put,
       RDY_sb_clint_mtime_put,
       RDY_sb_clint_mtip_put,
       RDY_sb_ext_interrupt_put,
       master_d_arvalid,
       master_d_awvalid,
       master_d_bready,
       master_d_rready,
       master_d_wvalid,
       master_i_arvalid,
       master_i_awvalid,
       master_i_bready,
       master_i_rready,
       master_i_wvalid;

  // register rg_wEpoch
  reg rg_wEpoch;
  wire rg_wEpoch_D_IN, rg_wEpoch_EN;

  // ports of submodule fetch_xactor_f_rd_addr
  wire [36 : 0] fetch_xactor_f_rd_addr_D_IN, fetch_xactor_f_rd_addr_D_OUT;
  wire fetch_xactor_f_rd_addr_CLR,
       fetch_xactor_f_rd_addr_DEQ,
       fetch_xactor_f_rd_addr_EMPTY_N,
       fetch_xactor_f_rd_addr_ENQ,
       fetch_xactor_f_rd_addr_FULL_N;

  // ports of submodule fetch_xactor_f_rd_data
  wire [65 : 0] fetch_xactor_f_rd_data_D_IN, fetch_xactor_f_rd_data_D_OUT;
  wire fetch_xactor_f_rd_data_CLR,
       fetch_xactor_f_rd_data_DEQ,
       fetch_xactor_f_rd_data_EMPTY_N,
       fetch_xactor_f_rd_data_ENQ,
       fetch_xactor_f_rd_data_FULL_N;

  // ports of submodule fetch_xactor_f_wr_addr
  wire [36 : 0] fetch_xactor_f_wr_addr_D_IN, fetch_xactor_f_wr_addr_D_OUT;
  wire fetch_xactor_f_wr_addr_CLR,
       fetch_xactor_f_wr_addr_DEQ,
       fetch_xactor_f_wr_addr_EMPTY_N,
       fetch_xactor_f_wr_addr_ENQ;

  // ports of submodule fetch_xactor_f_wr_data
  wire [71 : 0] fetch_xactor_f_wr_data_D_IN, fetch_xactor_f_wr_data_D_OUT;
  wire fetch_xactor_f_wr_data_CLR,
       fetch_xactor_f_wr_data_DEQ,
       fetch_xactor_f_wr_data_EMPTY_N,
       fetch_xactor_f_wr_data_ENQ;

  // ports of submodule fetch_xactor_f_wr_resp
  wire [1 : 0] fetch_xactor_f_wr_resp_D_IN;
  wire fetch_xactor_f_wr_resp_CLR,
       fetch_xactor_f_wr_resp_DEQ,
       fetch_xactor_f_wr_resp_ENQ,
       fetch_xactor_f_wr_resp_FULL_N;

  // ports of submodule ff_atomic_state
  wire [63 : 0] ff_atomic_state_D_IN, ff_atomic_state_D_OUT;
  wire ff_atomic_state_CLR,
       ff_atomic_state_DEQ,
       ff_atomic_state_EMPTY_N,
       ff_atomic_state_ENQ,
       ff_atomic_state_FULL_N;

  // ports of submodule ff_inst_access_fault
  wire ff_inst_access_fault_CLR,
       ff_inst_access_fault_DEQ,
       ff_inst_access_fault_D_IN,
       ff_inst_access_fault_D_OUT,
       ff_inst_access_fault_EMPTY_N,
       ff_inst_access_fault_ENQ,
       ff_inst_access_fault_FULL_N;

  // ports of submodule ff_inst_request
  wire [65 : 0] ff_inst_request_D_IN, ff_inst_request_D_OUT;
  wire ff_inst_request_CLR,
       ff_inst_request_DEQ,
       ff_inst_request_EMPTY_N,
       ff_inst_request_ENQ,
       ff_inst_request_FULL_N;

  // ports of submodule ff_mem_access_fault
  wire ff_mem_access_fault_CLR,
       ff_mem_access_fault_DEQ,
       ff_mem_access_fault_D_IN,
       ff_mem_access_fault_ENQ;

  // ports of submodule ff_mem_request
  wire [138 : 0] ff_mem_request_D_IN, ff_mem_request_D_OUT;
  wire ff_mem_request_CLR,
       ff_mem_request_DEQ,
       ff_mem_request_EMPTY_N,
       ff_mem_request_ENQ,
       ff_mem_request_FULL_N;

  // ports of submodule memory_xactor_f_rd_addr
  wire [36 : 0] memory_xactor_f_rd_addr_D_IN, memory_xactor_f_rd_addr_D_OUT;
  wire memory_xactor_f_rd_addr_CLR,
       memory_xactor_f_rd_addr_DEQ,
       memory_xactor_f_rd_addr_EMPTY_N,
       memory_xactor_f_rd_addr_ENQ,
       memory_xactor_f_rd_addr_FULL_N;

  // ports of submodule memory_xactor_f_rd_data
  wire [65 : 0] memory_xactor_f_rd_data_D_IN, memory_xactor_f_rd_data_D_OUT;
  wire memory_xactor_f_rd_data_CLR,
       memory_xactor_f_rd_data_DEQ,
       memory_xactor_f_rd_data_EMPTY_N,
       memory_xactor_f_rd_data_ENQ,
       memory_xactor_f_rd_data_FULL_N;

  // ports of submodule memory_xactor_f_wr_addr
  wire [36 : 0] memory_xactor_f_wr_addr_D_IN, memory_xactor_f_wr_addr_D_OUT;
  wire memory_xactor_f_wr_addr_CLR,
       memory_xactor_f_wr_addr_DEQ,
       memory_xactor_f_wr_addr_EMPTY_N,
       memory_xactor_f_wr_addr_ENQ,
       memory_xactor_f_wr_addr_FULL_N;

  // ports of submodule memory_xactor_f_wr_data
  wire [71 : 0] memory_xactor_f_wr_data_D_IN, memory_xactor_f_wr_data_D_OUT;
  wire memory_xactor_f_wr_data_CLR,
       memory_xactor_f_wr_data_DEQ,
       memory_xactor_f_wr_data_EMPTY_N,
       memory_xactor_f_wr_data_ENQ,
       memory_xactor_f_wr_data_FULL_N;

  // ports of submodule memory_xactor_f_wr_resp
  wire [1 : 0] memory_xactor_f_wr_resp_D_IN, memory_xactor_f_wr_resp_D_OUT;
  wire memory_xactor_f_wr_resp_CLR,
       memory_xactor_f_wr_resp_DEQ,
       memory_xactor_f_wr_resp_EMPTY_N,
       memory_xactor_f_wr_resp_ENQ,
       memory_xactor_f_wr_resp_FULL_N;

  // ports of submodule riscv
  reg [65 : 0] riscv_memory_response_put;
  wire [166 : 0] riscv_dump_get;
  wire [138 : 0] riscv_memory_request_get;
  wire [119 : 0] riscv_mv_pmp_addr;
  wire [65 : 0] riscv_inst_request_get;
  wire [63 : 0] riscv_clint_mtime_c_mtime;
  wire [34 : 0] riscv_inst_response_put;
  wire [31 : 0] riscv_mv_pmp_cfg;
  wire [1 : 0] riscv_mv_curr_priv;
  wire riscv_EN_clint_msip,
       riscv_EN_clint_mtime,
       riscv_EN_clint_mtip,
       riscv_EN_dump_get,
       riscv_EN_ext_interrupt,
       riscv_EN_inst_request_get,
       riscv_EN_inst_response_put,
       riscv_EN_memory_request_get,
       riscv_EN_memory_response_put,
       riscv_RDY_dump_get,
       riscv_RDY_inst_request_get,
       riscv_RDY_inst_response_put,
       riscv_RDY_memory_request_get,
       riscv_clint_msip_intrpt,
       riscv_clint_mtip_intrpt,
       riscv_ext_interrupt_intrpt,
       riscv_mv_trap;

  // rule scheduling signals
  wire CAN_FIRE_RL_handle_atomic_readresponse,
       CAN_FIRE_RL_handle_atomic_writeresponse,
       CAN_FIRE_RL_handle_fetch_request,
       CAN_FIRE_RL_handle_fetch_response,
       CAN_FIRE_RL_handle_inst_access_fault,
       CAN_FIRE_RL_handle_memoryRead_response,
       CAN_FIRE_RL_handle_memoryWrite_response,
       CAN_FIRE_RL_handle_memory_request,
       CAN_FIRE_RL_update_epochs,
       CAN_FIRE_io_dump_get,
       CAN_FIRE_master_d_m_arready,
       CAN_FIRE_master_d_m_awready,
       CAN_FIRE_master_d_m_bvalid,
       CAN_FIRE_master_d_m_rvalid,
       CAN_FIRE_master_d_m_wready,
       CAN_FIRE_master_i_m_arready,
       CAN_FIRE_master_i_m_awready,
       CAN_FIRE_master_i_m_bvalid,
       CAN_FIRE_master_i_m_rvalid,
       CAN_FIRE_master_i_m_wready,
       CAN_FIRE_sb_clint_msip_put,
       CAN_FIRE_sb_clint_mtime_put,
       CAN_FIRE_sb_clint_mtip_put,
       CAN_FIRE_sb_ext_interrupt_put,
       WILL_FIRE_RL_handle_atomic_readresponse,
       WILL_FIRE_RL_handle_atomic_writeresponse,
       WILL_FIRE_RL_handle_fetch_request,
       WILL_FIRE_RL_handle_fetch_response,
       WILL_FIRE_RL_handle_inst_access_fault,
       WILL_FIRE_RL_handle_memoryRead_response,
       WILL_FIRE_RL_handle_memoryWrite_response,
       WILL_FIRE_RL_handle_memory_request,
       WILL_FIRE_RL_update_epochs,
       WILL_FIRE_io_dump_get,
       WILL_FIRE_master_d_m_arready,
       WILL_FIRE_master_d_m_awready,
       WILL_FIRE_master_d_m_bvalid,
       WILL_FIRE_master_d_m_rvalid,
       WILL_FIRE_master_d_m_wready,
       WILL_FIRE_master_i_m_arready,
       WILL_FIRE_master_i_m_awready,
       WILL_FIRE_master_i_m_bvalid,
       WILL_FIRE_master_i_m_rvalid,
       WILL_FIRE_master_i_m_wready,
       WILL_FIRE_sb_clint_msip_put,
       WILL_FIRE_sb_clint_mtime_put,
       WILL_FIRE_sb_clint_mtip_put,
       WILL_FIRE_sb_ext_interrupt_put;

  // inputs to muxes for submodule ports
  wire [71 : 0] MUX_memory_xactor_f_wr_data_enq_1__VAL_1,
		MUX_memory_xactor_f_wr_data_enq_1__VAL_2;
  wire [65 : 0] MUX_riscv_memory_response_put_1__VAL_1,
		MUX_riscv_memory_response_put_1__VAL_2,
		MUX_riscv_memory_response_put_1__VAL_3,
		MUX_riscv_memory_response_put_1__VAL_4;
  wire [36 : 0] MUX_memory_xactor_f_wr_addr_enq_1__VAL_1,
		MUX_memory_xactor_f_wr_addr_enq_1__VAL_2;
  wire [34 : 0] MUX_riscv_inst_response_put_1__VAL_1,
		MUX_riscv_inst_response_put_1__VAL_2;
  wire MUX_memory_xactor_f_wr_addr_enq_1__SEL_1,
       MUX_riscv_memory_response_put_1__SEL_1;

  // declarations used by system tasks
  // synopsys translate_off
  reg TASK_testplusargs___d26;
  reg TASK_testplusargs___d27;
  reg TASK_testplusargs___d28;
  reg [63 : 0] v__h3170;
  reg TASK_testplusargs___d35;
  reg TASK_testplusargs___d36;
  reg TASK_testplusargs___d37;
  reg [63 : 0] v__h3327;
  reg TASK_testplusargs___d68;
  reg TASK_testplusargs___d69;
  reg TASK_testplusargs___d70;
  reg [63 : 0] v__h3697;
  reg TASK_testplusargs___d89;
  reg TASK_testplusargs___d90;
  reg TASK_testplusargs___d91;
  reg [63 : 0] v__h3877;
  reg TASK_testplusargs___d152;
  reg TASK_testplusargs___d153;
  reg TASK_testplusargs___d154;
  reg [63 : 0] v__h7172;
  reg TASK_testplusargs___d160;
  reg TASK_testplusargs___d161;
  reg TASK_testplusargs___d162;
  reg [63 : 0] v__h7321;
  reg TASK_testplusargs___d170;
  reg TASK_testplusargs___d171;
  reg TASK_testplusargs___d172;
  reg [63 : 0] v__h4972;
  reg TASK_testplusargs___d220;
  reg TASK_testplusargs___d221;
  reg TASK_testplusargs___d222;
  reg [63 : 0] v__h7961;
  reg TASK_testplusargs___d246;
  reg TASK_testplusargs___d247;
  reg TASK_testplusargs___d248;
  reg [63 : 0] v__h8236;
  reg TASK_testplusargs___d272;
  reg TASK_testplusargs___d273;
  reg TASK_testplusargs___d274;
  reg [63 : 0] v__h8407;
  reg TASK_testplusargs___d339;
  reg TASK_testplusargs___d340;
  reg TASK_testplusargs___d341;
  reg [63 : 0] v__h9660;
  reg riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d157;
  reg riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d165;
  reg NOT_riscv_memory_request_get_05_BITS_10_TO_9_0_ETC___d175;
  reg riscv_inst_request_get_1_BITS_65_TO_34_2_EQ_0__ETC___d31;
  reg NOT_riscv_inst_request_get_1_BITS_65_TO_34_2_E_ETC___d40;
  reg TASK_testplusargs_8_OR_TASK_testplusargs_9_AND_ETC___d74;
  reg TASK_testplusargs_8_OR_TASK_testplusargs_9_AND_ETC___d76;
  reg TASK_testplusargs_8_OR_TASK_testplusargs_9_AND_ETC___d78;
  reg TASK_testplusargs_8_OR_TASK_testplusargs_9_AND_ETC___d83;
  reg TASK_testplusargs_20_OR_TASK_testplusargs_21_A_ETC___d226;
  reg TASK_testplusargs_20_OR_TASK_testplusargs_21_A_ETC___d228;
  reg TASK_testplusargs_20_OR_TASK_testplusargs_21_A_ETC___d230;
  reg TASK_testplusargs_20_OR_TASK_testplusargs_21_A_ETC___d235;
  reg TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d252;
  reg TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d254;
  reg TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d256;
  reg TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d261;
  reg TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d278;
  reg TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d279;
  reg TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d280;
  reg TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d281;
  reg TASK_testplusargs_39_OR_TASK_testplusargs_40_A_ETC___d345;
  reg TASK_testplusargs_39_OR_TASK_testplusargs_40_A_ETC___d346;
  reg TASK_testplusargs_39_OR_TASK_testplusargs_40_A_ETC___d347;
  reg TASK_testplusargs_39_OR_TASK_testplusargs_40_A_ETC___d348;
  // synopsys translate_on

  // remaining internal signals
  reg [63 : 0] IF_ff_mem_request_first__83_BITS_7_TO_6_90_EQ__ETC___d213,
	       w_wdata__h5147,
	       wdata__h8694;
  reg [7 : 0] write_strobe__h3948;
  wire [63 : 0] IF_ff_mem_request_first__83_BITS_7_TO_6_90_EQ__ETC___d211,
		IF_ff_mem_request_first__83_BIT_8_92_THEN_0_CO_ETC___d210,
		lv_data__h3513,
		op1___1__h9124,
		op1__h9066,
		op2___1__h9125,
		op2__h9067,
		put_data__h7548,
		put_data__h8138,
		put_data__h9543,
		rdata__h7528,
		wdata___1__h8788,
		x__h3540,
		x__h4871;
  wire [31 : 0] IF_ff_mem_request_first__83_BITS_7_TO_6_90_EQ__ETC__q3,
		ff_mem_requestD_OUT_BITS_42_TO_11__q1,
		pmpreq_address__h1944,
		pmpreq_address__h3977,
		rdata528_BITS_31_TO_0__q2;
  wire [15 : 0] rdata528_BITS_15_TO_0__q5;
  wire [7 : 0] rdata528_BITS_7_TO_0__q4,
	       w_wstrb__h5148,
	       write_strobe___1__h7045,
	       write_strobe___1__h8787,
	       write_strobe__h8339;
  wire [6 : 0] fn_pmp_lookup___d117, fn_pmp_lookup___d19;
  wire [5 : 0] lv_shift__h3512, lv_shift__h7527, pmpreq_num_bytes__h3978;
  wire [2 : 0] aw_awprot__h8714;
  wire [1 : 0] pmpreq_access_type__h3979;
  wire IF_ff_mem_request_first__83_BIT_4_88_THEN_IF_f_ETC___d305,
       IF_ff_mem_request_first__83_BIT_4_88_THEN_IF_f_ETC___d310,
       rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107,
       x_port1__read__h3963;

  // value method master_d_m_awvalid
  assign master_d_awvalid = memory_xactor_f_wr_addr_EMPTY_N ;

  // value method master_d_m_awaddr
  assign master_d_awaddr = memory_xactor_f_wr_addr_D_OUT[36:5] ;

  // value method master_d_m_awprot
  assign master_d_awprot = memory_xactor_f_wr_addr_D_OUT[4:2] ;

  // value method master_d_m_awsize
  assign master_d_awsize = memory_xactor_f_wr_addr_D_OUT[1:0] ;

  // action method master_d_m_awready
  assign CAN_FIRE_master_d_m_awready = 1'd1 ;
  assign WILL_FIRE_master_d_m_awready = 1'd1 ;

  // value method master_d_m_wvalid
  assign master_d_wvalid = memory_xactor_f_wr_data_EMPTY_N ;

  // value method master_d_m_wdata
  assign master_d_wdata = memory_xactor_f_wr_data_D_OUT[71:8] ;

  // value method master_d_m_wstrb
  assign master_d_wstrb = memory_xactor_f_wr_data_D_OUT[7:0] ;

  // action method master_d_m_wready
  assign CAN_FIRE_master_d_m_wready = 1'd1 ;
  assign WILL_FIRE_master_d_m_wready = 1'd1 ;

  // action method master_d_m_bvalid
  assign CAN_FIRE_master_d_m_bvalid = 1'd1 ;
  assign WILL_FIRE_master_d_m_bvalid = 1'd1 ;

  // value method master_d_m_bready
  assign master_d_bready = memory_xactor_f_wr_resp_FULL_N ;

  // value method master_d_m_arvalid
  assign master_d_arvalid = memory_xactor_f_rd_addr_EMPTY_N ;

  // value method master_d_m_araddr
  assign master_d_araddr = memory_xactor_f_rd_addr_D_OUT[36:5] ;

  // value method master_d_m_arprot
  assign master_d_arprot = memory_xactor_f_rd_addr_D_OUT[4:2] ;

  // value method master_d_m_arsize
  assign master_d_arsize = memory_xactor_f_rd_addr_D_OUT[1:0] ;

  // action method master_d_m_arready
  assign CAN_FIRE_master_d_m_arready = 1'd1 ;
  assign WILL_FIRE_master_d_m_arready = 1'd1 ;

  // action method master_d_m_rvalid
  assign CAN_FIRE_master_d_m_rvalid = 1'd1 ;
  assign WILL_FIRE_master_d_m_rvalid = 1'd1 ;

  // value method master_d_m_rready
  assign master_d_rready = memory_xactor_f_rd_data_FULL_N ;

  // value method master_i_m_awvalid
  assign master_i_awvalid = fetch_xactor_f_wr_addr_EMPTY_N ;

  // value method master_i_m_awaddr
  assign master_i_awaddr = fetch_xactor_f_wr_addr_D_OUT[36:5] ;

  // value method master_i_m_awprot
  assign master_i_awprot = fetch_xactor_f_wr_addr_D_OUT[4:2] ;

  // value method master_i_m_awsize
  assign master_i_awsize = fetch_xactor_f_wr_addr_D_OUT[1:0] ;

  // action method master_i_m_awready
  assign CAN_FIRE_master_i_m_awready = 1'd1 ;
  assign WILL_FIRE_master_i_m_awready = 1'd1 ;

  // value method master_i_m_wvalid
  assign master_i_wvalid = fetch_xactor_f_wr_data_EMPTY_N ;

  // value method master_i_m_wdata
  assign master_i_wdata = fetch_xactor_f_wr_data_D_OUT[71:8] ;

  // value method master_i_m_wstrb
  assign master_i_wstrb = fetch_xactor_f_wr_data_D_OUT[7:0] ;

  // action method master_i_m_wready
  assign CAN_FIRE_master_i_m_wready = 1'd1 ;
  assign WILL_FIRE_master_i_m_wready = 1'd1 ;

  // action method master_i_m_bvalid
  assign CAN_FIRE_master_i_m_bvalid = 1'd1 ;
  assign WILL_FIRE_master_i_m_bvalid = 1'd1 ;

  // value method master_i_m_bready
  assign master_i_bready = fetch_xactor_f_wr_resp_FULL_N ;

  // value method master_i_m_arvalid
  assign master_i_arvalid = fetch_xactor_f_rd_addr_EMPTY_N ;

  // value method master_i_m_araddr
  assign master_i_araddr = fetch_xactor_f_rd_addr_D_OUT[36:5] ;

  // value method master_i_m_arprot
  assign master_i_arprot = fetch_xactor_f_rd_addr_D_OUT[4:2] ;

  // value method master_i_m_arsize
  assign master_i_arsize = fetch_xactor_f_rd_addr_D_OUT[1:0] ;

  // action method master_i_m_arready
  assign CAN_FIRE_master_i_m_arready = 1'd1 ;
  assign WILL_FIRE_master_i_m_arready = 1'd1 ;

  // action method master_i_m_rvalid
  assign CAN_FIRE_master_i_m_rvalid = 1'd1 ;
  assign WILL_FIRE_master_i_m_rvalid = 1'd1 ;

  // value method master_i_m_rready
  assign master_i_rready = fetch_xactor_f_rd_data_FULL_N ;

  // action method sb_clint_msip_put
  assign RDY_sb_clint_msip_put = 1'd1 ;
  assign CAN_FIRE_sb_clint_msip_put = 1'd1 ;
  assign WILL_FIRE_sb_clint_msip_put = EN_sb_clint_msip_put ;

  // action method sb_clint_mtip_put
  assign RDY_sb_clint_mtip_put = 1'd1 ;
  assign CAN_FIRE_sb_clint_mtip_put = 1'd1 ;
  assign WILL_FIRE_sb_clint_mtip_put = EN_sb_clint_mtip_put ;

  // action method sb_clint_mtime_put
  assign RDY_sb_clint_mtime_put = 1'd1 ;
  assign CAN_FIRE_sb_clint_mtime_put = 1'd1 ;
  assign WILL_FIRE_sb_clint_mtime_put = EN_sb_clint_mtime_put ;

  // action method sb_ext_interrupt_put
  assign RDY_sb_ext_interrupt_put = 1'd1 ;
  assign CAN_FIRE_sb_ext_interrupt_put = 1'd1 ;
  assign WILL_FIRE_sb_ext_interrupt_put = EN_sb_ext_interrupt_put ;

  // actionvalue method io_dump_get
  assign io_dump_get = riscv_dump_get ;
  assign RDY_io_dump_get = riscv_RDY_dump_get ;
  assign CAN_FIRE_io_dump_get = riscv_RDY_dump_get ;
  assign WILL_FIRE_io_dump_get = EN_io_dump_get ;

  // submodule fetch_xactor_f_rd_addr
  FIFO2 #(.width(32'd37), .guarded(1'd1)) fetch_xactor_f_rd_addr(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(fetch_xactor_f_rd_addr_D_IN),
								 .ENQ(fetch_xactor_f_rd_addr_ENQ),
								 .DEQ(fetch_xactor_f_rd_addr_DEQ),
								 .CLR(fetch_xactor_f_rd_addr_CLR),
								 .D_OUT(fetch_xactor_f_rd_addr_D_OUT),
								 .FULL_N(fetch_xactor_f_rd_addr_FULL_N),
								 .EMPTY_N(fetch_xactor_f_rd_addr_EMPTY_N));

  // submodule fetch_xactor_f_rd_data
  FIFO2 #(.width(32'd66), .guarded(1'd1)) fetch_xactor_f_rd_data(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(fetch_xactor_f_rd_data_D_IN),
								 .ENQ(fetch_xactor_f_rd_data_ENQ),
								 .DEQ(fetch_xactor_f_rd_data_DEQ),
								 .CLR(fetch_xactor_f_rd_data_CLR),
								 .D_OUT(fetch_xactor_f_rd_data_D_OUT),
								 .FULL_N(fetch_xactor_f_rd_data_FULL_N),
								 .EMPTY_N(fetch_xactor_f_rd_data_EMPTY_N));

  // submodule fetch_xactor_f_wr_addr
  FIFO2 #(.width(32'd37), .guarded(1'd1)) fetch_xactor_f_wr_addr(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(fetch_xactor_f_wr_addr_D_IN),
								 .ENQ(fetch_xactor_f_wr_addr_ENQ),
								 .DEQ(fetch_xactor_f_wr_addr_DEQ),
								 .CLR(fetch_xactor_f_wr_addr_CLR),
								 .D_OUT(fetch_xactor_f_wr_addr_D_OUT),
								 .FULL_N(),
								 .EMPTY_N(fetch_xactor_f_wr_addr_EMPTY_N));

  // submodule fetch_xactor_f_wr_data
  FIFO2 #(.width(32'd72), .guarded(1'd1)) fetch_xactor_f_wr_data(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(fetch_xactor_f_wr_data_D_IN),
								 .ENQ(fetch_xactor_f_wr_data_ENQ),
								 .DEQ(fetch_xactor_f_wr_data_DEQ),
								 .CLR(fetch_xactor_f_wr_data_CLR),
								 .D_OUT(fetch_xactor_f_wr_data_D_OUT),
								 .FULL_N(),
								 .EMPTY_N(fetch_xactor_f_wr_data_EMPTY_N));

  // submodule fetch_xactor_f_wr_resp
  FIFO2 #(.width(32'd2), .guarded(1'd1)) fetch_xactor_f_wr_resp(.RST(RST_N),
								.CLK(CLK),
								.D_IN(fetch_xactor_f_wr_resp_D_IN),
								.ENQ(fetch_xactor_f_wr_resp_ENQ),
								.DEQ(fetch_xactor_f_wr_resp_DEQ),
								.CLR(fetch_xactor_f_wr_resp_CLR),
								.D_OUT(),
								.FULL_N(fetch_xactor_f_wr_resp_FULL_N),
								.EMPTY_N());

  // submodule ff_atomic_state
  FIFO1 #(.width(32'd64), .guarded(1'd1)) ff_atomic_state(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(ff_atomic_state_D_IN),
							  .ENQ(ff_atomic_state_ENQ),
							  .DEQ(ff_atomic_state_DEQ),
							  .CLR(ff_atomic_state_CLR),
							  .D_OUT(ff_atomic_state_D_OUT),
							  .FULL_N(ff_atomic_state_FULL_N),
							  .EMPTY_N(ff_atomic_state_EMPTY_N));

  // submodule ff_inst_access_fault
  FIFO2 #(.width(32'd1), .guarded(1'd1)) ff_inst_access_fault(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ff_inst_access_fault_D_IN),
							      .ENQ(ff_inst_access_fault_ENQ),
							      .DEQ(ff_inst_access_fault_DEQ),
							      .CLR(ff_inst_access_fault_CLR),
							      .D_OUT(ff_inst_access_fault_D_OUT),
							      .FULL_N(ff_inst_access_fault_FULL_N),
							      .EMPTY_N(ff_inst_access_fault_EMPTY_N));

  // submodule ff_inst_request
  FIFO2 #(.width(32'd66), .guarded(1'd1)) ff_inst_request(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(ff_inst_request_D_IN),
							  .ENQ(ff_inst_request_ENQ),
							  .DEQ(ff_inst_request_DEQ),
							  .CLR(ff_inst_request_CLR),
							  .D_OUT(ff_inst_request_D_OUT),
							  .FULL_N(ff_inst_request_FULL_N),
							  .EMPTY_N(ff_inst_request_EMPTY_N));

  // submodule ff_mem_access_fault
  FIFO2 #(.width(32'd1), .guarded(1'd1)) ff_mem_access_fault(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(ff_mem_access_fault_D_IN),
							     .ENQ(ff_mem_access_fault_ENQ),
							     .DEQ(ff_mem_access_fault_DEQ),
							     .CLR(ff_mem_access_fault_CLR),
							     .D_OUT(),
							     .FULL_N(),
							     .EMPTY_N());

  // submodule ff_mem_request
  FIFO2 #(.width(32'd139), .guarded(1'd1)) ff_mem_request(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(ff_mem_request_D_IN),
							  .ENQ(ff_mem_request_ENQ),
							  .DEQ(ff_mem_request_DEQ),
							  .CLR(ff_mem_request_CLR),
							  .D_OUT(ff_mem_request_D_OUT),
							  .FULL_N(ff_mem_request_FULL_N),
							  .EMPTY_N(ff_mem_request_EMPTY_N));

  // submodule memory_xactor_f_rd_addr
  FIFO2 #(.width(32'd37), .guarded(1'd1)) memory_xactor_f_rd_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(memory_xactor_f_rd_addr_D_IN),
								  .ENQ(memory_xactor_f_rd_addr_ENQ),
								  .DEQ(memory_xactor_f_rd_addr_DEQ),
								  .CLR(memory_xactor_f_rd_addr_CLR),
								  .D_OUT(memory_xactor_f_rd_addr_D_OUT),
								  .FULL_N(memory_xactor_f_rd_addr_FULL_N),
								  .EMPTY_N(memory_xactor_f_rd_addr_EMPTY_N));

  // submodule memory_xactor_f_rd_data
  FIFO2 #(.width(32'd66), .guarded(1'd1)) memory_xactor_f_rd_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(memory_xactor_f_rd_data_D_IN),
								  .ENQ(memory_xactor_f_rd_data_ENQ),
								  .DEQ(memory_xactor_f_rd_data_DEQ),
								  .CLR(memory_xactor_f_rd_data_CLR),
								  .D_OUT(memory_xactor_f_rd_data_D_OUT),
								  .FULL_N(memory_xactor_f_rd_data_FULL_N),
								  .EMPTY_N(memory_xactor_f_rd_data_EMPTY_N));

  // submodule memory_xactor_f_wr_addr
  FIFO2 #(.width(32'd37), .guarded(1'd1)) memory_xactor_f_wr_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(memory_xactor_f_wr_addr_D_IN),
								  .ENQ(memory_xactor_f_wr_addr_ENQ),
								  .DEQ(memory_xactor_f_wr_addr_DEQ),
								  .CLR(memory_xactor_f_wr_addr_CLR),
								  .D_OUT(memory_xactor_f_wr_addr_D_OUT),
								  .FULL_N(memory_xactor_f_wr_addr_FULL_N),
								  .EMPTY_N(memory_xactor_f_wr_addr_EMPTY_N));

  // submodule memory_xactor_f_wr_data
  FIFO2 #(.width(32'd72), .guarded(1'd1)) memory_xactor_f_wr_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(memory_xactor_f_wr_data_D_IN),
								  .ENQ(memory_xactor_f_wr_data_ENQ),
								  .DEQ(memory_xactor_f_wr_data_DEQ),
								  .CLR(memory_xactor_f_wr_data_CLR),
								  .D_OUT(memory_xactor_f_wr_data_D_OUT),
								  .FULL_N(memory_xactor_f_wr_data_FULL_N),
								  .EMPTY_N(memory_xactor_f_wr_data_EMPTY_N));

  // submodule memory_xactor_f_wr_resp
  FIFO2 #(.width(32'd2), .guarded(1'd1)) memory_xactor_f_wr_resp(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(memory_xactor_f_wr_resp_D_IN),
								 .ENQ(memory_xactor_f_wr_resp_ENQ),
								 .DEQ(memory_xactor_f_wr_resp_DEQ),
								 .CLR(memory_xactor_f_wr_resp_CLR),
								 .D_OUT(memory_xactor_f_wr_resp_D_OUT),
								 .FULL_N(memory_xactor_f_wr_resp_FULL_N),
								 .EMPTY_N(memory_xactor_f_wr_resp_EMPTY_N));

  // submodule riscv
  mkriscv riscv(.resetpc(resetpc),
		.CLK(CLK),
		.RST_N(RST_N),
		.clint_msip_intrpt(riscv_clint_msip_intrpt),
		.clint_mtime_c_mtime(riscv_clint_mtime_c_mtime),
		.clint_mtip_intrpt(riscv_clint_mtip_intrpt),
		.ext_interrupt_intrpt(riscv_ext_interrupt_intrpt),
		.inst_response_put(riscv_inst_response_put),
		.memory_response_put(riscv_memory_response_put),
		.EN_inst_request_get(riscv_EN_inst_request_get),
		.EN_inst_response_put(riscv_EN_inst_response_put),
		.EN_memory_request_get(riscv_EN_memory_request_get),
		.EN_memory_response_put(riscv_EN_memory_response_put),
		.EN_clint_msip(riscv_EN_clint_msip),
		.EN_clint_mtip(riscv_EN_clint_mtip),
		.EN_clint_mtime(riscv_EN_clint_mtime),
		.EN_ext_interrupt(riscv_EN_ext_interrupt),
		.EN_dump_get(riscv_EN_dump_get),
		.inst_request_get(riscv_inst_request_get),
		.RDY_inst_request_get(riscv_RDY_inst_request_get),
		.RDY_inst_response_put(riscv_RDY_inst_response_put),
		.memory_request_get(riscv_memory_request_get),
		.RDY_memory_request_get(riscv_RDY_memory_request_get),
		.RDY_memory_response_put(),
		.RDY_clint_msip(),
		.RDY_clint_mtip(),
		.RDY_clint_mtime(),
		.RDY_ext_interrupt(),
		.dump_get(riscv_dump_get),
		.RDY_dump_get(riscv_RDY_dump_get),
		.mv_curr_priv(riscv_mv_curr_priv),
		.RDY_mv_curr_priv(),
		.mv_trap(riscv_mv_trap),
		.RDY_mv_trap(),
		.mv_pmp_cfg(riscv_mv_pmp_cfg),
		.RDY_mv_pmp_cfg(),
		.mv_pmp_addr(riscv_mv_pmp_addr),
		.RDY_mv_pmp_addr());

  // rule RL_update_epochs
  assign CAN_FIRE_RL_update_epochs = riscv_mv_trap ;
  assign WILL_FIRE_RL_update_epochs = riscv_mv_trap ;

  // rule RL_handle_fetch_request
  assign CAN_FIRE_RL_handle_fetch_request =
	     riscv_RDY_inst_request_get && ff_inst_access_fault_FULL_N &&
	     ff_inst_request_FULL_N &&
	     fetch_xactor_f_rd_addr_FULL_N ;
  assign WILL_FIRE_RL_handle_fetch_request =
	     CAN_FIRE_RL_handle_fetch_request ;

  // rule RL_handle_fetch_response
  assign CAN_FIRE_RL_handle_fetch_response =
	     riscv_RDY_inst_response_put && ff_inst_access_fault_EMPTY_N &&
	     fetch_xactor_f_rd_data_EMPTY_N &&
	     ff_inst_request_EMPTY_N &&
	     !ff_inst_access_fault_D_OUT ;
  assign WILL_FIRE_RL_handle_fetch_response =
	     CAN_FIRE_RL_handle_fetch_response ;

  // rule RL_handle_inst_access_fault
  assign CAN_FIRE_RL_handle_inst_access_fault =
	     riscv_RDY_inst_response_put && ff_inst_access_fault_EMPTY_N &&
	     ff_inst_request_EMPTY_N &&
	     ff_inst_access_fault_D_OUT ;
  assign WILL_FIRE_RL_handle_inst_access_fault =
	     CAN_FIRE_RL_handle_inst_access_fault ;

  // rule RL_handle_memory_request
  assign CAN_FIRE_RL_handle_memory_request =
	     riscv_RDY_memory_request_get && ff_mem_request_FULL_N &&
	     memory_xactor_f_wr_addr_FULL_N &&
	     memory_xactor_f_wr_data_FULL_N &&
	     memory_xactor_f_rd_addr_FULL_N ;
  assign WILL_FIRE_RL_handle_memory_request =
	     CAN_FIRE_RL_handle_memory_request ;

  // rule RL_handle_memoryRead_response
  assign CAN_FIRE_RL_handle_memoryRead_response =
	     ff_mem_request_EMPTY_N && memory_xactor_f_rd_data_EMPTY_N &&
	     ff_mem_request_D_OUT[10:9] == 2'd0 ;
  assign WILL_FIRE_RL_handle_memoryRead_response =
	     CAN_FIRE_RL_handle_memoryRead_response ;

  // rule RL_handle_memoryWrite_response
  assign CAN_FIRE_RL_handle_memoryWrite_response =
	     ff_mem_request_EMPTY_N && memory_xactor_f_wr_resp_EMPTY_N &&
	     ff_mem_request_D_OUT[10:9] == 2'd1 ;
  assign WILL_FIRE_RL_handle_memoryWrite_response =
	     CAN_FIRE_RL_handle_memoryWrite_response ;

  // rule RL_handle_atomic_readresponse
  assign CAN_FIRE_RL_handle_atomic_readresponse =
	     ff_mem_request_EMPTY_N && memory_xactor_f_rd_data_EMPTY_N &&
	     memory_xactor_f_wr_addr_FULL_N &&
	     memory_xactor_f_wr_data_FULL_N &&
	     ff_atomic_state_FULL_N &&
	     ff_mem_request_D_OUT[10:9] == 2'd2 &&
	     !ff_atomic_state_EMPTY_N ;
  assign WILL_FIRE_RL_handle_atomic_readresponse =
	     CAN_FIRE_RL_handle_atomic_readresponse &&
	     !WILL_FIRE_RL_handle_memory_request ;

  // rule RL_handle_atomic_writeresponse
  assign CAN_FIRE_RL_handle_atomic_writeresponse =
	     ff_mem_request_EMPTY_N && memory_xactor_f_wr_resp_EMPTY_N &&
	     ff_atomic_state_EMPTY_N &&
	     ff_mem_request_D_OUT[10:9] == 2'd2 ;
  assign WILL_FIRE_RL_handle_atomic_writeresponse =
	     CAN_FIRE_RL_handle_atomic_writeresponse ;

  // inputs to muxes for submodule ports
  assign MUX_memory_xactor_f_wr_addr_enq_1__SEL_1 =
	     WILL_FIRE_RL_handle_atomic_readresponse &&
	     memory_xactor_f_rd_data_D_OUT[65:64] == 2'd0 ;
  assign MUX_riscv_memory_response_put_1__SEL_1 =
	     WILL_FIRE_RL_handle_atomic_readresponse &&
	     memory_xactor_f_rd_data_D_OUT[65:64] != 2'd0 ;
  assign MUX_memory_xactor_f_wr_addr_enq_1__VAL_1 =
	     { ff_mem_request_D_OUT[106:75],
	       aw_awprot__h8714,
	       ff_mem_request_D_OUT[7:6] } ;
  assign MUX_memory_xactor_f_wr_addr_enq_1__VAL_2 =
	     { x__h4871[31:0], 3'd1, riscv_memory_request_get[7:6] } ;
  assign MUX_memory_xactor_f_wr_data_enq_1__VAL_1 =
	     (ff_mem_request_D_OUT[8:6] == 3'd3) ?
	       { wdata__h8694, write_strobe__h8339 } :
	       { wdata___1__h8788, write_strobe___1__h8787 } ;
  assign MUX_memory_xactor_f_wr_data_enq_1__VAL_2 =
	     { w_wdata__h5147, w_wstrb__h5148 } ;
  assign MUX_riscv_inst_response_put_1__VAL_1 =
	     { x__h3540[31:0],
	       ff_inst_request_D_OUT[1:0],
	       fetch_xactor_f_rd_data_D_OUT[65:64] != 2'd0 } ;
  assign MUX_riscv_inst_response_put_1__VAL_2 =
	     { ff_inst_request_D_OUT[33:0], 1'd1 } ;
  assign MUX_riscv_memory_response_put_1__VAL_1 =
	     { ff_mem_request_D_OUT[138:75],
	       memory_xactor_f_rd_data_D_OUT[65:64] != 2'd0,
	       ff_mem_request_D_OUT[5] } ;
  assign MUX_riscv_memory_response_put_1__VAL_2 =
	     { put_data__h7548,
	       memory_xactor_f_rd_data_D_OUT[65:64] != 2'd0,
	       ff_mem_request_D_OUT[5] } ;
  assign MUX_riscv_memory_response_put_1__VAL_3 =
	     { put_data__h8138,
	       memory_xactor_f_wr_resp_D_OUT != 2'd0,
	       ff_mem_request_D_OUT[5] } ;
  assign MUX_riscv_memory_response_put_1__VAL_4 =
	     { put_data__h9543,
	       memory_xactor_f_wr_resp_D_OUT != 2'd0,
	       ff_mem_request_D_OUT[5] } ;

  // register rg_wEpoch
  assign rg_wEpoch_D_IN = x_port1__read__h3963 ;
  assign rg_wEpoch_EN = 1'b1 ;

  // submodule fetch_xactor_f_rd_addr
  assign fetch_xactor_f_rd_addr_D_IN =
	     { riscv_inst_request_get[33:2], aw_awprot__h8714, 2'd2 } ;
  assign fetch_xactor_f_rd_addr_ENQ =
	     WILL_FIRE_RL_handle_fetch_request &&
	     riscv_inst_request_get[65:34] == 32'd0 &&
	     !fn_pmp_lookup___d19[6] ;
  assign fetch_xactor_f_rd_addr_DEQ =
	     fetch_xactor_f_rd_addr_EMPTY_N && master_i_m_arready_arready ;
  assign fetch_xactor_f_rd_addr_CLR = 1'b0 ;

  // submodule fetch_xactor_f_rd_data
  assign fetch_xactor_f_rd_data_D_IN =
	     { master_i_m_rvalid_rresp, master_i_m_rvalid_rdata } ;
  assign fetch_xactor_f_rd_data_ENQ =
	     master_i_m_rvalid_rvalid && fetch_xactor_f_rd_data_FULL_N ;
  assign fetch_xactor_f_rd_data_DEQ = CAN_FIRE_RL_handle_fetch_response ;
  assign fetch_xactor_f_rd_data_CLR = 1'b0 ;

  // submodule fetch_xactor_f_wr_addr
  assign fetch_xactor_f_wr_addr_D_IN = 37'h0 ;
  assign fetch_xactor_f_wr_addr_ENQ = 1'b0 ;
  assign fetch_xactor_f_wr_addr_DEQ =
	     fetch_xactor_f_wr_addr_EMPTY_N && master_i_m_awready_awready ;
  assign fetch_xactor_f_wr_addr_CLR = 1'b0 ;

  // submodule fetch_xactor_f_wr_data
  assign fetch_xactor_f_wr_data_D_IN = 72'h0 ;
  assign fetch_xactor_f_wr_data_ENQ = 1'b0 ;
  assign fetch_xactor_f_wr_data_DEQ =
	     fetch_xactor_f_wr_data_EMPTY_N && master_i_m_wready_wready ;
  assign fetch_xactor_f_wr_data_CLR = 1'b0 ;

  // submodule fetch_xactor_f_wr_resp
  assign fetch_xactor_f_wr_resp_D_IN = master_i_m_bvalid_bresp ;
  assign fetch_xactor_f_wr_resp_ENQ =
	     master_i_m_bvalid_bvalid && fetch_xactor_f_wr_resp_FULL_N ;
  assign fetch_xactor_f_wr_resp_DEQ = 1'b0 ;
  assign fetch_xactor_f_wr_resp_CLR = 1'b0 ;

  // submodule ff_atomic_state
  assign ff_atomic_state_D_IN =
	     IF_ff_mem_request_first__83_BITS_7_TO_6_90_EQ__ETC___d211 ;
  assign ff_atomic_state_ENQ = MUX_memory_xactor_f_wr_addr_enq_1__SEL_1 ;
  assign ff_atomic_state_DEQ = CAN_FIRE_RL_handle_atomic_writeresponse ;
  assign ff_atomic_state_CLR = 1'b0 ;

  // submodule ff_inst_access_fault
  assign ff_inst_access_fault_D_IN =
	     riscv_inst_request_get[65:34] != 32'd0 ||
	     fn_pmp_lookup___d19[6] ;
  assign ff_inst_access_fault_ENQ = CAN_FIRE_RL_handle_fetch_request ;
  assign ff_inst_access_fault_DEQ =
	     WILL_FIRE_RL_handle_inst_access_fault ||
	     WILL_FIRE_RL_handle_fetch_response ;
  assign ff_inst_access_fault_CLR = 1'b0 ;

  // submodule ff_inst_request
  assign ff_inst_request_D_IN = riscv_inst_request_get ;
  assign ff_inst_request_ENQ = CAN_FIRE_RL_handle_fetch_request ;
  assign ff_inst_request_DEQ =
	     WILL_FIRE_RL_handle_inst_access_fault ||
	     WILL_FIRE_RL_handle_fetch_response ;
  assign ff_inst_request_CLR = 1'b0 ;

  // submodule ff_mem_access_fault
  assign ff_mem_access_fault_D_IN = 1'b0 ;
  assign ff_mem_access_fault_ENQ = 1'b0 ;
  assign ff_mem_access_fault_DEQ = 1'b0 ;
  assign ff_mem_access_fault_CLR = 1'b0 ;

  // submodule ff_mem_request
  assign ff_mem_request_D_IN =
	     { x__h4871, w_wdata__h5147, riscv_memory_request_get[10:0] } ;
  assign ff_mem_request_ENQ =
	     WILL_FIRE_RL_handle_memory_request &&
	     rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 ;
  assign ff_mem_request_DEQ =
	     WILL_FIRE_RL_handle_atomic_readresponse &&
	     memory_xactor_f_rd_data_D_OUT[65:64] != 2'd0 ||
	     WILL_FIRE_RL_handle_atomic_writeresponse ||
	     WILL_FIRE_RL_handle_memoryWrite_response ||
	     WILL_FIRE_RL_handle_memoryRead_response ;
  assign ff_mem_request_CLR = 1'b0 ;

  // submodule memory_xactor_f_rd_addr
  assign memory_xactor_f_rd_addr_D_IN =
	     MUX_memory_xactor_f_wr_addr_enq_1__VAL_2 ;
  assign memory_xactor_f_rd_addr_ENQ =
	     WILL_FIRE_RL_handle_memory_request &&
	     rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	     riscv_memory_request_get[10:9] != 2'd1 ;
  assign memory_xactor_f_rd_addr_DEQ =
	     memory_xactor_f_rd_addr_EMPTY_N && master_d_m_arready_arready ;
  assign memory_xactor_f_rd_addr_CLR = 1'b0 ;

  // submodule memory_xactor_f_rd_data
  assign memory_xactor_f_rd_data_D_IN =
	     { master_d_m_rvalid_rresp, master_d_m_rvalid_rdata } ;
  assign memory_xactor_f_rd_data_ENQ =
	     master_d_m_rvalid_rvalid && memory_xactor_f_rd_data_FULL_N ;
  assign memory_xactor_f_rd_data_DEQ =
	     WILL_FIRE_RL_handle_atomic_readresponse ||
	     WILL_FIRE_RL_handle_memoryRead_response ;
  assign memory_xactor_f_rd_data_CLR = 1'b0 ;

  // submodule memory_xactor_f_wr_addr
  assign memory_xactor_f_wr_addr_D_IN =
	     MUX_memory_xactor_f_wr_addr_enq_1__SEL_1 ?
	       MUX_memory_xactor_f_wr_addr_enq_1__VAL_1 :
	       MUX_memory_xactor_f_wr_addr_enq_1__VAL_2 ;
  assign memory_xactor_f_wr_addr_ENQ =
	     WILL_FIRE_RL_handle_atomic_readresponse &&
	     memory_xactor_f_rd_data_D_OUT[65:64] == 2'd0 ||
	     WILL_FIRE_RL_handle_memory_request &&
	     rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	     riscv_memory_request_get[10:9] == 2'd1 ;
  assign memory_xactor_f_wr_addr_DEQ =
	     memory_xactor_f_wr_addr_EMPTY_N && master_d_m_awready_awready ;
  assign memory_xactor_f_wr_addr_CLR = 1'b0 ;

  // submodule memory_xactor_f_wr_data
  assign memory_xactor_f_wr_data_D_IN =
	     MUX_memory_xactor_f_wr_addr_enq_1__SEL_1 ?
	       MUX_memory_xactor_f_wr_data_enq_1__VAL_1 :
	       MUX_memory_xactor_f_wr_data_enq_1__VAL_2 ;
  assign memory_xactor_f_wr_data_ENQ =
	     WILL_FIRE_RL_handle_atomic_readresponse &&
	     memory_xactor_f_rd_data_D_OUT[65:64] == 2'd0 ||
	     WILL_FIRE_RL_handle_memory_request &&
	     rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	     riscv_memory_request_get[10:9] == 2'd1 ;
  assign memory_xactor_f_wr_data_DEQ =
	     memory_xactor_f_wr_data_EMPTY_N && master_d_m_wready_wready ;
  assign memory_xactor_f_wr_data_CLR = 1'b0 ;

  // submodule memory_xactor_f_wr_resp
  assign memory_xactor_f_wr_resp_D_IN = master_d_m_bvalid_bresp ;
  assign memory_xactor_f_wr_resp_ENQ =
	     master_d_m_bvalid_bvalid && memory_xactor_f_wr_resp_FULL_N ;
  assign memory_xactor_f_wr_resp_DEQ =
	     WILL_FIRE_RL_handle_atomic_writeresponse ||
	     WILL_FIRE_RL_handle_memoryWrite_response ;
  assign memory_xactor_f_wr_resp_CLR = 1'b0 ;

  // submodule riscv
  assign riscv_clint_msip_intrpt = sb_clint_msip_put ;
  assign riscv_clint_mtime_c_mtime = sb_clint_mtime_put ;
  assign riscv_clint_mtip_intrpt = sb_clint_mtip_put ;
  assign riscv_ext_interrupt_intrpt = sb_ext_interrupt_put ;
  assign riscv_inst_response_put =
	     WILL_FIRE_RL_handle_fetch_response ?
	       MUX_riscv_inst_response_put_1__VAL_1 :
	       MUX_riscv_inst_response_put_1__VAL_2 ;
  always@(MUX_riscv_memory_response_put_1__SEL_1 or
	  MUX_riscv_memory_response_put_1__VAL_1 or
	  WILL_FIRE_RL_handle_memoryRead_response or
	  MUX_riscv_memory_response_put_1__VAL_2 or
	  WILL_FIRE_RL_handle_memoryWrite_response or
	  MUX_riscv_memory_response_put_1__VAL_3 or
	  WILL_FIRE_RL_handle_atomic_writeresponse or
	  MUX_riscv_memory_response_put_1__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_riscv_memory_response_put_1__SEL_1:
	  riscv_memory_response_put = MUX_riscv_memory_response_put_1__VAL_1;
      WILL_FIRE_RL_handle_memoryRead_response:
	  riscv_memory_response_put = MUX_riscv_memory_response_put_1__VAL_2;
      WILL_FIRE_RL_handle_memoryWrite_response:
	  riscv_memory_response_put = MUX_riscv_memory_response_put_1__VAL_3;
      WILL_FIRE_RL_handle_atomic_writeresponse:
	  riscv_memory_response_put = MUX_riscv_memory_response_put_1__VAL_4;
      default: riscv_memory_response_put =
		   66'h2AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign riscv_EN_inst_request_get = CAN_FIRE_RL_handle_fetch_request ;
  assign riscv_EN_inst_response_put =
	     WILL_FIRE_RL_handle_fetch_response ||
	     WILL_FIRE_RL_handle_inst_access_fault ;
  assign riscv_EN_memory_request_get = CAN_FIRE_RL_handle_memory_request ;
  assign riscv_EN_memory_response_put =
	     WILL_FIRE_RL_handle_atomic_readresponse &&
	     memory_xactor_f_rd_data_D_OUT[65:64] != 2'd0 ||
	     WILL_FIRE_RL_handle_memoryRead_response ||
	     WILL_FIRE_RL_handle_memoryWrite_response ||
	     WILL_FIRE_RL_handle_atomic_writeresponse ;
  assign riscv_EN_clint_msip = EN_sb_clint_msip_put ;
  assign riscv_EN_clint_mtip = EN_sb_clint_mtip_put ;
  assign riscv_EN_clint_mtime = EN_sb_clint_mtime_put ;
  assign riscv_EN_ext_interrupt = EN_sb_ext_interrupt_put ;
  assign riscv_EN_dump_get = EN_io_dump_get ;

  // remaining internal signals
  module_fn_pmp_lookup instance_fn_pmp_lookup_1(.fn_pmp_lookup_req({ pmpreq_address__h1944,
								     8'd18 }),
						.fn_pmp_lookup_priv(riscv_mv_curr_priv),
						.fn_pmp_lookup_pmpcfg(riscv_mv_pmp_cfg),
						.fn_pmp_lookup_pmpaddr(riscv_mv_pmp_addr),
						.fn_pmp_lookup(fn_pmp_lookup___d19));
  module_fn_pmp_lookup instance_fn_pmp_lookup_0(.fn_pmp_lookup_req({ pmpreq_address__h3977,
								     pmpreq_num_bytes__h3978,
								     pmpreq_access_type__h3979 }),
						.fn_pmp_lookup_priv(riscv_mv_curr_priv),
						.fn_pmp_lookup_pmpcfg(riscv_mv_pmp_cfg),
						.fn_pmp_lookup_pmpaddr(riscv_mv_pmp_addr),
						.fn_pmp_lookup(fn_pmp_lookup___d117));
  assign IF_ff_mem_request_first__83_BITS_7_TO_6_90_EQ__ETC___d211 =
	     (ff_mem_request_D_OUT[7:6] == 2'd2) ?
	       IF_ff_mem_request_first__83_BIT_8_92_THEN_0_CO_ETC___d210 :
	       rdata__h7528 ;
  assign IF_ff_mem_request_first__83_BITS_7_TO_6_90_EQ__ETC__q3 =
	     IF_ff_mem_request_first__83_BITS_7_TO_6_90_EQ__ETC___d211[31:0] ;
  assign IF_ff_mem_request_first__83_BIT_4_88_THEN_IF_f_ETC___d305 =
	     op1__h9066 <= op2__h9067 ;
  assign IF_ff_mem_request_first__83_BIT_4_88_THEN_IF_f_ETC___d310 =
	     (op1__h9066 ^ 64'h8000000000000000) <=
	     (op2__h9067 ^ 64'h8000000000000000) ;
  assign IF_ff_mem_request_first__83_BIT_8_92_THEN_0_CO_ETC___d210 =
	     ff_mem_request_D_OUT[8] ?
	       { 32'd0, rdata__h7528[31:0] } :
	       { {32{rdata528_BITS_31_TO_0__q2[31]}},
		 rdata528_BITS_31_TO_0__q2 } ;
  assign aw_awprot__h8714 = { 2'd0, riscv_mv_curr_priv[1] } ;
  assign ff_mem_requestD_OUT_BITS_42_TO_11__q1 = ff_mem_request_D_OUT[42:11] ;
  assign lv_data__h3513 =
	     fetch_xactor_f_rd_data_D_OUT[63:0] >> lv_shift__h3512 ;
  assign lv_shift__h3512 = { ff_inst_request_D_OUT[4:2], 3'd0 } ;
  assign lv_shift__h7527 = { ff_mem_request_D_OUT[77:75], 3'd0 } ;
  assign op1___1__h9124 =
	     { {32{IF_ff_mem_request_first__83_BITS_7_TO_6_90_EQ__ETC__q3[31]}},
	       IF_ff_mem_request_first__83_BITS_7_TO_6_90_EQ__ETC__q3 } ;
  assign op1__h9066 =
	     ff_mem_request_D_OUT[4] ?
	       IF_ff_mem_request_first__83_BITS_7_TO_6_90_EQ__ETC___d211 :
	       op1___1__h9124 ;
  assign op2___1__h9125 =
	     { {32{ff_mem_requestD_OUT_BITS_42_TO_11__q1[31]}},
	       ff_mem_requestD_OUT_BITS_42_TO_11__q1 } ;
  assign op2__h9067 =
	     ff_mem_request_D_OUT[4] ?
	       ff_mem_request_D_OUT[74:11] :
	       op2___1__h9125 ;
  assign pmpreq_access_type__h3979 =
	     (riscv_memory_request_get[10:9] == 2'd0) ?
	       riscv_memory_request_get[10:9] :
	       2'd1 ;
  assign pmpreq_address__h1944 = riscv_inst_request_get[33:2] ;
  assign pmpreq_address__h3977 = riscv_memory_request_get[106:75] ;
  assign pmpreq_num_bytes__h3978 = { 4'd0, riscv_memory_request_get[7:6] } ;
  assign put_data__h7548 =
	     (memory_xactor_f_rd_data_D_OUT[65:64] == 2'd0) ?
	       IF_ff_mem_request_first__83_BITS_7_TO_6_90_EQ__ETC___d213 :
	       ff_mem_request_D_OUT[138:75] ;
  assign put_data__h8138 =
	     (memory_xactor_f_wr_resp_D_OUT == 2'd0) ?
	       64'd0 :
	       ff_mem_request_D_OUT[138:75] ;
  assign put_data__h9543 =
	     (memory_xactor_f_wr_resp_D_OUT == 2'd0) ?
	       ff_atomic_state_D_OUT :
	       ff_mem_request_D_OUT[138:75] ;
  assign rdata528_BITS_15_TO_0__q5 = rdata__h7528[15:0] ;
  assign rdata528_BITS_31_TO_0__q2 = rdata__h7528[31:0] ;
  assign rdata528_BITS_7_TO_0__q4 = rdata__h7528[7:0] ;
  assign rdata__h7528 =
	     memory_xactor_f_rd_data_D_OUT[63:0] >> lv_shift__h7527 ;
  assign rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 =
	     x_port1__read__h3963 == riscv_memory_request_get[5] ;
  assign w_wstrb__h5148 =
	     (riscv_memory_request_get[8:6] == 3'd3) ?
	       write_strobe__h3948 :
	       write_strobe___1__h7045 ;
  assign wdata___1__h8788 = {2{wdata__h8694[31:0]}} ;
  assign write_strobe___1__h7045 =
	     write_strobe__h3948 << riscv_memory_request_get[77:75] ;
  assign write_strobe___1__h8787 =
	     write_strobe__h8339 << ff_mem_request_D_OUT[77:75] ;
  assign write_strobe__h8339 =
	     (ff_mem_request_D_OUT[8:6] == 3'd2) ? 8'h0F : 8'd255 ;
  assign x__h3540 =
	     (fetch_xactor_f_rd_data_D_OUT[65:64] == 2'd0) ?
	       lv_data__h3513 :
	       ff_inst_request_D_OUT[65:2] ;
  assign x__h4871 =
	     fn_pmp_lookup___d117[6] ?
	       64'd0 :
	       riscv_memory_request_get[138:75] ;
  assign x_port1__read__h3963 = riscv_mv_trap ? ~rg_wEpoch : rg_wEpoch ;
  always@(riscv_memory_request_get)
  begin
    case (riscv_memory_request_get[7:6])
      2'd0: w_wdata__h5147 = {8{riscv_memory_request_get[18:11]}};
      2'd1: w_wdata__h5147 = {4{riscv_memory_request_get[26:11]}};
      2'd2: w_wdata__h5147 = {2{riscv_memory_request_get[42:11]}};
      2'd3: w_wdata__h5147 = riscv_memory_request_get[74:11];
    endcase
  end
  always@(riscv_memory_request_get)
  begin
    case (riscv_memory_request_get[8:6])
      3'd0: write_strobe__h3948 = 8'b00000001;
      3'd1: write_strobe__h3948 = 8'b00000011;
      3'd2: write_strobe__h3948 = 8'h0F;
      default: write_strobe__h3948 = 8'd255;
    endcase
  end
  always@(ff_mem_request_D_OUT or
	  rdata__h7528 or
	  rdata528_BITS_7_TO_0__q4 or
	  rdata528_BITS_15_TO_0__q5 or
	  IF_ff_mem_request_first__83_BIT_8_92_THEN_0_CO_ETC___d210)
  begin
    case (ff_mem_request_D_OUT[7:6])
      2'd0:
	  IF_ff_mem_request_first__83_BITS_7_TO_6_90_EQ__ETC___d213 =
	      ff_mem_request_D_OUT[8] ?
		{ 56'd0, rdata__h7528[7:0] } :
		{ {56{rdata528_BITS_7_TO_0__q4[7]}},
		  rdata528_BITS_7_TO_0__q4 };
      2'd1:
	  IF_ff_mem_request_first__83_BITS_7_TO_6_90_EQ__ETC___d213 =
	      ff_mem_request_D_OUT[8] ?
		{ 48'd0, rdata__h7528[15:0] } :
		{ {48{rdata528_BITS_15_TO_0__q5[15]}},
		  rdata528_BITS_15_TO_0__q5 };
      2'd2:
	  IF_ff_mem_request_first__83_BITS_7_TO_6_90_EQ__ETC___d213 =
	      IF_ff_mem_request_first__83_BIT_8_92_THEN_0_CO_ETC___d210;
      2'd3:
	  IF_ff_mem_request_first__83_BITS_7_TO_6_90_EQ__ETC___d213 =
	      rdata__h7528;
    endcase
  end
  always@(ff_mem_request_D_OUT or
	  op1__h9066 or
	  op2__h9067 or
	  IF_ff_mem_request_first__83_BIT_4_88_THEN_IF_f_ETC___d310 or
	  IF_ff_mem_request_first__83_BIT_4_88_THEN_IF_f_ETC___d305)
  begin
    case (ff_mem_request_D_OUT[3:0])
      4'b0: wdata__h8694 = op1__h9066 + op2__h9067;
      4'b0010: wdata__h8694 = op1__h9066 ^ op2__h9067;
      4'b0011: wdata__h8694 = op2__h9067;
      4'b0100: wdata__h8694 = op1__h9066 | op2__h9067;
      4'b0110: wdata__h8694 = op1__h9066 & op2__h9067;
      4'b1000:
	  wdata__h8694 =
	      IF_ff_mem_request_first__83_BIT_4_88_THEN_IF_f_ETC___d310 ?
		op1__h9066 :
		op2__h9067;
      4'b1010:
	  wdata__h8694 =
	      IF_ff_mem_request_first__83_BIT_4_88_THEN_IF_f_ETC___d310 ?
		op2__h9067 :
		op1__h9066;
      4'b1100:
	  wdata__h8694 =
	      IF_ff_mem_request_first__83_BIT_4_88_THEN_IF_f_ETC___d305 ?
		op1__h9066 :
		op2__h9067;
      4'b1110:
	  wdata__h8694 =
	      IF_ff_mem_request_first__83_BIT_4_88_THEN_IF_f_ETC___d305 ?
		op2__h9067 :
		op1__h9066;
      default: wdata__h8694 = op1__h9066;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK or `BSV_RESET_EDGE RST_N)
  if (RST_N == `BSV_RESET_VALUE)
    begin
      rg_wEpoch <= `BSV_ASSIGNMENT_DELAY 1'd0;
    end
  else
    begin
      if (rg_wEpoch_EN) rg_wEpoch <= `BSV_ASSIGNMENT_DELAY rg_wEpoch_D_IN;
    end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    rg_wEpoch = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  riscv_inst_request_get[65:34] == 32'd0 &&
	  !fn_pmp_lookup___d19[6])
	begin
	  TASK_testplusargs___d26 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  riscv_inst_request_get[65:34] == 32'd0 &&
	  !fn_pmp_lookup___d19[6])
	begin
	  TASK_testplusargs___d27 = $test$plusargs("meclass");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  riscv_inst_request_get[65:34] == 32'd0 &&
	  !fn_pmp_lookup___d19[6])
	begin
	  TASK_testplusargs___d28 = $test$plusargs("l0");
	  #0;
	end
    riscv_inst_request_get_1_BITS_65_TO_34_2_EQ_0__ETC___d31 =
	riscv_inst_request_get[65:34] == 32'd0 && !fn_pmp_lookup___d19[6] &&
	(TASK_testplusargs___d26 ||
	 TASK_testplusargs___d27 && TASK_testplusargs___d28);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  riscv_inst_request_get[65:34] == 32'd0 &&
	  !fn_pmp_lookup___d19[6])
	begin
	  v__h3170 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  riscv_inst_request_get_1_BITS_65_TO_34_2_EQ_0__ETC___d31)
	$write("[%10d", v__h3170, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  riscv_inst_request_get_1_BITS_65_TO_34_2_EQ_0__ETC___d31)
	$write("CORE : Fetch Request ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  riscv_inst_request_get_1_BITS_65_TO_34_2_EQ_0__ETC___d31)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  riscv_inst_request_get_1_BITS_65_TO_34_2_EQ_0__ETC___d31)
	$write("'h%h", riscv_inst_request_get[33:2]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  riscv_inst_request_get_1_BITS_65_TO_34_2_EQ_0__ETC___d31)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  riscv_inst_request_get_1_BITS_65_TO_34_2_EQ_0__ETC___d31)
	$write("'h%h", 1'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  riscv_inst_request_get_1_BITS_65_TO_34_2_EQ_0__ETC___d31)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  riscv_inst_request_get_1_BITS_65_TO_34_2_EQ_0__ETC___d31)
	$write("'h%h", aw_awprot__h8714);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  riscv_inst_request_get_1_BITS_65_TO_34_2_EQ_0__ETC___d31)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  riscv_inst_request_get_1_BITS_65_TO_34_2_EQ_0__ETC___d31)
	$write("'h%h", 2'd2, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  riscv_inst_request_get_1_BITS_65_TO_34_2_EQ_0__ETC___d31)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  (riscv_inst_request_get[65:34] != 32'd0 || fn_pmp_lookup___d19[6]))
	begin
	  TASK_testplusargs___d35 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  (riscv_inst_request_get[65:34] != 32'd0 || fn_pmp_lookup___d19[6]))
	begin
	  TASK_testplusargs___d36 = $test$plusargs("meclass");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  (riscv_inst_request_get[65:34] != 32'd0 || fn_pmp_lookup___d19[6]))
	begin
	  TASK_testplusargs___d37 = $test$plusargs("l0");
	  #0;
	end
    NOT_riscv_inst_request_get_1_BITS_65_TO_34_2_E_ETC___d40 =
	(riscv_inst_request_get[65:34] != 32'd0 || fn_pmp_lookup___d19[6]) &&
	(TASK_testplusargs___d35 ||
	 TASK_testplusargs___d36 && TASK_testplusargs___d37);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  (riscv_inst_request_get[65:34] != 32'd0 || fn_pmp_lookup___d19[6]))
	begin
	  v__h3327 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  NOT_riscv_inst_request_get_1_BITS_65_TO_34_2_E_ETC___d40)
	$write("[%10d", v__h3327, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  NOT_riscv_inst_request_get_1_BITS_65_TO_34_2_E_ETC___d40)
	$write("CORE : Fetch Request is Faulty: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  NOT_riscv_inst_request_get_1_BITS_65_TO_34_2_E_ETC___d40)
	$write("InstRequest { ", "addr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  NOT_riscv_inst_request_get_1_BITS_65_TO_34_2_E_ETC___d40)
	$write("'h%h", riscv_inst_request_get[65:2]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  NOT_riscv_inst_request_get_1_BITS_65_TO_34_2_E_ETC___d40)
	$write(", ", "epoch: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  NOT_riscv_inst_request_get_1_BITS_65_TO_34_2_E_ETC___d40)
	$write("'h%h", riscv_inst_request_get[1:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_request &&
	  NOT_riscv_inst_request_get_1_BITS_65_TO_34_2_E_ETC___d40)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response)
	begin
	  TASK_testplusargs___d68 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response)
	begin
	  TASK_testplusargs___d69 = $test$plusargs("meclass");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response)
	begin
	  TASK_testplusargs___d70 = $test$plusargs("l0");
	  #0;
	end
    TASK_testplusargs_8_OR_TASK_testplusargs_9_AND_ETC___d74 =
	(TASK_testplusargs___d68 ||
	 TASK_testplusargs___d69 && TASK_testplusargs___d70) &&
	fetch_xactor_f_rd_data_D_OUT[65:64] == 2'd0;
    TASK_testplusargs_8_OR_TASK_testplusargs_9_AND_ETC___d76 =
	(TASK_testplusargs___d68 ||
	 TASK_testplusargs___d69 && TASK_testplusargs___d70) &&
	fetch_xactor_f_rd_data_D_OUT[65:64] == 2'd1;
    TASK_testplusargs_8_OR_TASK_testplusargs_9_AND_ETC___d78 =
	(TASK_testplusargs___d68 ||
	 TASK_testplusargs___d69 && TASK_testplusargs___d70) &&
	fetch_xactor_f_rd_data_D_OUT[65:64] == 2'd2;
    TASK_testplusargs_8_OR_TASK_testplusargs_9_AND_ETC___d83 =
	(TASK_testplusargs___d68 ||
	 TASK_testplusargs___d69 && TASK_testplusargs___d70) &&
	fetch_xactor_f_rd_data_D_OUT[65:64] != 2'd0 &&
	fetch_xactor_f_rd_data_D_OUT[65:64] != 2'd1 &&
	fetch_xactor_f_rd_data_D_OUT[65:64] != 2'd2;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response)
	begin
	  v__h3697 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  (TASK_testplusargs___d68 ||
	   TASK_testplusargs___d69 && TASK_testplusargs___d70))
	$write("[%10d", v__h3697, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  (TASK_testplusargs___d68 ||
	   TASK_testplusargs___d69 && TASK_testplusargs___d70))
	$write("CORE : Fetch Response ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  (TASK_testplusargs___d68 ||
	   TASK_testplusargs___d69 && TASK_testplusargs___d70))
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  TASK_testplusargs_8_OR_TASK_testplusargs_9_AND_ETC___d74)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  TASK_testplusargs_8_OR_TASK_testplusargs_9_AND_ETC___d76)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  TASK_testplusargs_8_OR_TASK_testplusargs_9_AND_ETC___d78)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  TASK_testplusargs_8_OR_TASK_testplusargs_9_AND_ETC___d83)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  (TASK_testplusargs___d68 ||
	   TASK_testplusargs___d69 && TASK_testplusargs___d70))
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  (TASK_testplusargs___d68 ||
	   TASK_testplusargs___d69 && TASK_testplusargs___d70))
	$write("'h%h", fetch_xactor_f_rd_data_D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  (TASK_testplusargs___d68 ||
	   TASK_testplusargs___d69 && TASK_testplusargs___d70))
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  (TASK_testplusargs___d68 ||
	   TASK_testplusargs___d69 && TASK_testplusargs___d70))
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_fetch_response &&
	  (TASK_testplusargs___d68 ||
	   TASK_testplusargs___d69 && TASK_testplusargs___d70))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_inst_access_fault)
	begin
	  TASK_testplusargs___d89 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_inst_access_fault)
	begin
	  TASK_testplusargs___d90 = $test$plusargs("meclass");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_inst_access_fault)
	begin
	  TASK_testplusargs___d91 = $test$plusargs("l0");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_inst_access_fault)
	begin
	  v__h3877 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_inst_access_fault &&
	  (TASK_testplusargs___d89 ||
	   TASK_testplusargs___d90 && TASK_testplusargs___d91))
	$write("[%10d", v__h3877, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_inst_access_fault &&
	  (TASK_testplusargs___d89 ||
	   TASK_testplusargs___d90 && TASK_testplusargs___d91))
	$write("CORE : Fetch Access Fault ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_inst_access_fault &&
	  (TASK_testplusargs___d89 ||
	   TASK_testplusargs___d90 && TASK_testplusargs___d91))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get[10:9] == 2'd1)
	begin
	  TASK_testplusargs___d152 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get[10:9] == 2'd1)
	begin
	  TASK_testplusargs___d153 = $test$plusargs("meclass");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get[10:9] == 2'd1)
	begin
	  TASK_testplusargs___d154 = $test$plusargs("l0 ");
	  #0;
	end
    riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d157 =
	riscv_memory_request_get[10:9] == 2'd1 &&
	(TASK_testplusargs___d152 ||
	 TASK_testplusargs___d153 && TASK_testplusargs___d154);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get[10:9] == 2'd1)
	begin
	  v__h7172 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d157)
	$write("[%10d", v__h7172, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d157)
	$write("CORE : Memory write Request ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d157)
	$write("AXI4_Lite_Wr_Addr { ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d157)
	$write("'h%h", x__h4871[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d157)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d157)
	$write("'h%h", 1'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d157)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d157)
	$write("'h%h", 3'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d157)
	$write(", ", "awsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d157)
	$write("'h%h", riscv_memory_request_get[7:6], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d157)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get[10:9] == 2'd1)
	begin
	  TASK_testplusargs___d160 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get[10:9] == 2'd1)
	begin
	  TASK_testplusargs___d161 = $test$plusargs("meclass");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get[10:9] == 2'd1)
	begin
	  TASK_testplusargs___d162 = $test$plusargs("l0 ");
	  #0;
	end
    riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d165 =
	riscv_memory_request_get[10:9] == 2'd1 &&
	(TASK_testplusargs___d160 ||
	 TASK_testplusargs___d161 && TASK_testplusargs___d162);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get[10:9] == 2'd1)
	begin
	  v__h7321 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d165)
	$write("[%10d", v__h7321, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d165)
	$write("CORE : Memory write Request ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d165)
	$write("AXI4_Lite_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d165)
	$write("'h%h", w_wdata__h5147);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d165)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d165)
	$write("'h%h", w_wstrb__h5148, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get_05_BITS_10_TO_9_08_EQ_ETC___d165)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get[10:9] != 2'd1)
	begin
	  TASK_testplusargs___d170 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get[10:9] != 2'd1)
	begin
	  TASK_testplusargs___d171 = $test$plusargs("meclass");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get[10:9] != 2'd1)
	begin
	  TASK_testplusargs___d172 = $test$plusargs("l0");
	  #0;
	end
    NOT_riscv_memory_request_get_05_BITS_10_TO_9_0_ETC___d175 =
	riscv_memory_request_get[10:9] != 2'd1 &&
	(TASK_testplusargs___d170 ||
	 TASK_testplusargs___d171 && TASK_testplusargs___d172);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  riscv_memory_request_get[10:9] != 2'd1)
	begin
	  v__h4972 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  NOT_riscv_memory_request_get_05_BITS_10_TO_9_0_ETC___d175)
	$write("[%10d", v__h4972, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  NOT_riscv_memory_request_get_05_BITS_10_TO_9_0_ETC___d175)
	$write("CORE : Memory Read Request ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  NOT_riscv_memory_request_get_05_BITS_10_TO_9_0_ETC___d175)
	$write("AXI4_Lite_Rd_Addr { ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  NOT_riscv_memory_request_get_05_BITS_10_TO_9_0_ETC___d175)
	$write("'h%h", x__h4871[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  NOT_riscv_memory_request_get_05_BITS_10_TO_9_0_ETC___d175)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  NOT_riscv_memory_request_get_05_BITS_10_TO_9_0_ETC___d175)
	$write("'h%h", 1'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  NOT_riscv_memory_request_get_05_BITS_10_TO_9_0_ETC___d175)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  NOT_riscv_memory_request_get_05_BITS_10_TO_9_0_ETC___d175)
	$write("'h%h", 3'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  NOT_riscv_memory_request_get_05_BITS_10_TO_9_0_ETC___d175)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  NOT_riscv_memory_request_get_05_BITS_10_TO_9_0_ETC___d175)
	$write("'h%h", riscv_memory_request_get[7:6], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memory_request &&
	  rg_wEpoch_port1__read__04_EQ_riscv_memory_requ_ETC___d107 &&
	  NOT_riscv_memory_request_get_05_BITS_10_TO_9_0_ETC___d175)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response)
	begin
	  TASK_testplusargs___d220 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response)
	begin
	  TASK_testplusargs___d221 = $test$plusargs("meclass");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response)
	begin
	  TASK_testplusargs___d222 = $test$plusargs("l0");
	  #0;
	end
    TASK_testplusargs_20_OR_TASK_testplusargs_21_A_ETC___d226 =
	(TASK_testplusargs___d220 ||
	 TASK_testplusargs___d221 && TASK_testplusargs___d222) &&
	memory_xactor_f_rd_data_D_OUT[65:64] == 2'd0;
    TASK_testplusargs_20_OR_TASK_testplusargs_21_A_ETC___d228 =
	(TASK_testplusargs___d220 ||
	 TASK_testplusargs___d221 && TASK_testplusargs___d222) &&
	memory_xactor_f_rd_data_D_OUT[65:64] == 2'd1;
    TASK_testplusargs_20_OR_TASK_testplusargs_21_A_ETC___d230 =
	(TASK_testplusargs___d220 ||
	 TASK_testplusargs___d221 && TASK_testplusargs___d222) &&
	memory_xactor_f_rd_data_D_OUT[65:64] == 2'd2;
    TASK_testplusargs_20_OR_TASK_testplusargs_21_A_ETC___d235 =
	(TASK_testplusargs___d220 ||
	 TASK_testplusargs___d221 && TASK_testplusargs___d222) &&
	memory_xactor_f_rd_data_D_OUT[65:64] != 2'd0 &&
	memory_xactor_f_rd_data_D_OUT[65:64] != 2'd1 &&
	memory_xactor_f_rd_data_D_OUT[65:64] != 2'd2;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response)
	begin
	  v__h7961 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  (TASK_testplusargs___d220 ||
	   TASK_testplusargs___d221 && TASK_testplusargs___d222))
	$write("[%10d", v__h7961, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  (TASK_testplusargs___d220 ||
	   TASK_testplusargs___d221 && TASK_testplusargs___d222))
	$write("CORE : Memory Read Response ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  (TASK_testplusargs___d220 ||
	   TASK_testplusargs___d221 && TASK_testplusargs___d222))
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  TASK_testplusargs_20_OR_TASK_testplusargs_21_A_ETC___d226)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  TASK_testplusargs_20_OR_TASK_testplusargs_21_A_ETC___d228)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  TASK_testplusargs_20_OR_TASK_testplusargs_21_A_ETC___d230)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  TASK_testplusargs_20_OR_TASK_testplusargs_21_A_ETC___d235)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  (TASK_testplusargs___d220 ||
	   TASK_testplusargs___d221 && TASK_testplusargs___d222))
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  (TASK_testplusargs___d220 ||
	   TASK_testplusargs___d221 && TASK_testplusargs___d222))
	$write("'h%h", memory_xactor_f_rd_data_D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  (TASK_testplusargs___d220 ||
	   TASK_testplusargs___d221 && TASK_testplusargs___d222))
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  (TASK_testplusargs___d220 ||
	   TASK_testplusargs___d221 && TASK_testplusargs___d222))
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryRead_response &&
	  (TASK_testplusargs___d220 ||
	   TASK_testplusargs___d221 && TASK_testplusargs___d222))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response)
	begin
	  TASK_testplusargs___d246 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response)
	begin
	  TASK_testplusargs___d247 = $test$plusargs("meclass");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response)
	begin
	  TASK_testplusargs___d248 = $test$plusargs("l0");
	  #0;
	end
    TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d252 =
	(TASK_testplusargs___d246 ||
	 TASK_testplusargs___d247 && TASK_testplusargs___d248) &&
	memory_xactor_f_wr_resp_D_OUT == 2'd0;
    TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d254 =
	(TASK_testplusargs___d246 ||
	 TASK_testplusargs___d247 && TASK_testplusargs___d248) &&
	memory_xactor_f_wr_resp_D_OUT == 2'd1;
    TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d256 =
	(TASK_testplusargs___d246 ||
	 TASK_testplusargs___d247 && TASK_testplusargs___d248) &&
	memory_xactor_f_wr_resp_D_OUT == 2'd2;
    TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d261 =
	(TASK_testplusargs___d246 ||
	 TASK_testplusargs___d247 && TASK_testplusargs___d248) &&
	memory_xactor_f_wr_resp_D_OUT != 2'd0 &&
	memory_xactor_f_wr_resp_D_OUT != 2'd1 &&
	memory_xactor_f_wr_resp_D_OUT != 2'd2;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response)
	begin
	  v__h8236 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response &&
	  (TASK_testplusargs___d246 ||
	   TASK_testplusargs___d247 && TASK_testplusargs___d248))
	$write("[%10d", v__h8236, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response &&
	  (TASK_testplusargs___d246 ||
	   TASK_testplusargs___d247 && TASK_testplusargs___d248))
	$write("CORE : Memory Write Response ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response &&
	  (TASK_testplusargs___d246 ||
	   TASK_testplusargs___d247 && TASK_testplusargs___d248))
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response &&
	  TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d252)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response &&
	  TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d254)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response &&
	  TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d256)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response &&
	  TASK_testplusargs_46_OR_TASK_testplusargs_47_A_ETC___d261)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response &&
	  (TASK_testplusargs___d246 ||
	   TASK_testplusargs___d247 && TASK_testplusargs___d248))
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response &&
	  (TASK_testplusargs___d246 ||
	   TASK_testplusargs___d247 && TASK_testplusargs___d248))
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_memoryWrite_response &&
	  (TASK_testplusargs___d246 ||
	   TASK_testplusargs___d247 && TASK_testplusargs___d248))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_readresponse)
	begin
	  TASK_testplusargs___d272 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_readresponse)
	begin
	  TASK_testplusargs___d273 = $test$plusargs("meclass");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_readresponse)
	begin
	  TASK_testplusargs___d274 = $test$plusargs("l0");
	  #0;
	end
    TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d278 =
	(TASK_testplusargs___d272 ||
	 TASK_testplusargs___d273 && TASK_testplusargs___d274) &&
	memory_xactor_f_rd_data_D_OUT[65:64] == 2'd0;
    TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d279 =
	(TASK_testplusargs___d272 ||
	 TASK_testplusargs___d273 && TASK_testplusargs___d274) &&
	memory_xactor_f_rd_data_D_OUT[65:64] == 2'd1;
    TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d280 =
	(TASK_testplusargs___d272 ||
	 TASK_testplusargs___d273 && TASK_testplusargs___d274) &&
	memory_xactor_f_rd_data_D_OUT[65:64] == 2'd2;
    TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d281 =
	(TASK_testplusargs___d272 ||
	 TASK_testplusargs___d273 && TASK_testplusargs___d274) &&
	memory_xactor_f_rd_data_D_OUT[65:64] != 2'd0 &&
	memory_xactor_f_rd_data_D_OUT[65:64] != 2'd1 &&
	memory_xactor_f_rd_data_D_OUT[65:64] != 2'd2;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_readresponse)
	begin
	  v__h8407 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_readresponse &&
	  (TASK_testplusargs___d272 ||
	   TASK_testplusargs___d273 && TASK_testplusargs___d274))
	$write("[%10d", v__h8407, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_readresponse &&
	  (TASK_testplusargs___d272 ||
	   TASK_testplusargs___d273 && TASK_testplusargs___d274))
	$write("CORE : Atomic Read Response ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_readresponse &&
	  (TASK_testplusargs___d272 ||
	   TASK_testplusargs___d273 && TASK_testplusargs___d274))
	$write("AXI4_Lite_Rd_Data { ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_readresponse &&
	  TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d278)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_readresponse &&
	  TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d279)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_readresponse &&
	  TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d280)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_readresponse &&
	  TASK_testplusargs_72_OR_TASK_testplusargs_73_A_ETC___d281)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_readresponse &&
	  (TASK_testplusargs___d272 ||
	   TASK_testplusargs___d273 && TASK_testplusargs___d274))
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_readresponse &&
	  (TASK_testplusargs___d272 ||
	   TASK_testplusargs___d273 && TASK_testplusargs___d274))
	$write("'h%h", memory_xactor_f_rd_data_D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_readresponse &&
	  (TASK_testplusargs___d272 ||
	   TASK_testplusargs___d273 && TASK_testplusargs___d274))
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_readresponse &&
	  (TASK_testplusargs___d272 ||
	   TASK_testplusargs___d273 && TASK_testplusargs___d274))
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_readresponse &&
	  (TASK_testplusargs___d272 ||
	   TASK_testplusargs___d273 && TASK_testplusargs___d274))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_writeresponse)
	begin
	  TASK_testplusargs___d339 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_writeresponse)
	begin
	  TASK_testplusargs___d340 = $test$plusargs("meclass");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_writeresponse)
	begin
	  TASK_testplusargs___d341 = $test$plusargs("l0");
	  #0;
	end
    TASK_testplusargs_39_OR_TASK_testplusargs_40_A_ETC___d345 =
	(TASK_testplusargs___d339 ||
	 TASK_testplusargs___d340 && TASK_testplusargs___d341) &&
	memory_xactor_f_wr_resp_D_OUT == 2'd0;
    TASK_testplusargs_39_OR_TASK_testplusargs_40_A_ETC___d346 =
	(TASK_testplusargs___d339 ||
	 TASK_testplusargs___d340 && TASK_testplusargs___d341) &&
	memory_xactor_f_wr_resp_D_OUT == 2'd1;
    TASK_testplusargs_39_OR_TASK_testplusargs_40_A_ETC___d347 =
	(TASK_testplusargs___d339 ||
	 TASK_testplusargs___d340 && TASK_testplusargs___d341) &&
	memory_xactor_f_wr_resp_D_OUT == 2'd2;
    TASK_testplusargs_39_OR_TASK_testplusargs_40_A_ETC___d348 =
	(TASK_testplusargs___d339 ||
	 TASK_testplusargs___d340 && TASK_testplusargs___d341) &&
	memory_xactor_f_wr_resp_D_OUT != 2'd0 &&
	memory_xactor_f_wr_resp_D_OUT != 2'd1 &&
	memory_xactor_f_wr_resp_D_OUT != 2'd2;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_writeresponse)
	begin
	  v__h9660 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_writeresponse &&
	  (TASK_testplusargs___d339 ||
	   TASK_testplusargs___d340 && TASK_testplusargs___d341))
	$write("[%10d", v__h9660, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_writeresponse &&
	  (TASK_testplusargs___d339 ||
	   TASK_testplusargs___d340 && TASK_testplusargs___d341))
	$write("CORE : Atomic Write Response ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_writeresponse &&
	  (TASK_testplusargs___d339 ||
	   TASK_testplusargs___d340 && TASK_testplusargs___d341))
	$write("AXI4_Lite_Wr_Resp { ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_writeresponse &&
	  TASK_testplusargs_39_OR_TASK_testplusargs_40_A_ETC___d345)
	$write("AXI4_LITE_OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_writeresponse &&
	  TASK_testplusargs_39_OR_TASK_testplusargs_40_A_ETC___d346)
	$write("AXI4_LITE_EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_writeresponse &&
	  TASK_testplusargs_39_OR_TASK_testplusargs_40_A_ETC___d347)
	$write("AXI4_LITE_SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_writeresponse &&
	  TASK_testplusargs_39_OR_TASK_testplusargs_40_A_ETC___d348)
	$write("AXI4_LITE_DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_writeresponse &&
	  (TASK_testplusargs___d339 ||
	   TASK_testplusargs___d340 && TASK_testplusargs___d341))
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_writeresponse &&
	  (TASK_testplusargs___d339 ||
	   TASK_testplusargs___d340 && TASK_testplusargs___d341))
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handle_atomic_writeresponse &&
	  (TASK_testplusargs___d339 ||
	   TASK_testplusargs___d340 && TASK_testplusargs___d341))
	$write("\n");
  end
  // synopsys translate_on
endmodule  // mkeclass_axi4lite

