Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Verilog/MyVerilog/XorUsingMux/XORUsingMux_TestBench_isim_beh.exe -prj D:/Verilog/MyVerilog/XorUsingMux/XORUsingMux_TestBench_beh.prj work.XORUsingMux_TestBench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Verilog/MyVerilog/XorUsingMux/MuxM.v" into library work
Analyzing Verilog file "D:/Verilog/MyVerilog/XorUsingMux/XORUsingMux.v" into library work
Analyzing Verilog file "D:/Verilog/MyVerilog/XorUsingMux/XORUsingMux_TestBench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module MuxM(M=0)
Compiling module XORUsingMux
Compiling module XORUsingMux_TestBench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable D:/Verilog/MyVerilog/XorUsingMux/XORUsingMux_TestBench_isim_beh.exe
Fuse Memory Usage: 27948 KB
Fuse CPU Usage: 312 ms
