\hypertarget{core__armv8mbl_8h_source}{}\doxysection{core\+\_\+armv8mbl.\+h}
\label{core__armv8mbl_8h_source}\index{Autodrone32/Libraries/CMSIS/Include/core\_armv8mbl.h@{Autodrone32/Libraries/CMSIS/Include/core\_armv8mbl.h}}
\mbox{\hyperlink{core__armv8mbl_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00001}00001 \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00007}00007 \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00008}00008 \textcolor{comment}{ * Copyright (c) 2009-\/2018 Arm Limited. All rights reserved.}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00009}00009 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00010}00010 \textcolor{comment}{ * SPDX-\/License-\/Identifier: Apache-\/2.0}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00011}00011 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00012}00012 \textcolor{comment}{ * Licensed under the Apache License, Version 2.0 (the License); you may}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00013}00013 \textcolor{comment}{ * not use this file except in compliance with the License.}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00014}00014 \textcolor{comment}{ * You may obtain a copy of the License at}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00015}00015 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00016}00016 \textcolor{comment}{ * www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00017}00017 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00018}00018 \textcolor{comment}{ * Unless required by applicable law or agreed to in writing, software}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00019}00019 \textcolor{comment}{ * distributed under the License is distributed on an AS IS BASIS, WITHOUT}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00020}00020 \textcolor{comment}{ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00021}00021 \textcolor{comment}{ * See the License for the specific language governing permissions and}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00022}00022 \textcolor{comment}{ * limitations under the License.}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00023}00023 \textcolor{comment}{ */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00024}00024 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00025}00025 \textcolor{preprocessor}{\#if   defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00026}00026 \textcolor{preprocessor}{  \#pragma system\_include         }\textcolor{comment}{/* treat file as system include file for MISRA check */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00027}00027 \textcolor{preprocessor}{\#elif defined (\_\_clang\_\_)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00028}00028 \textcolor{preprocessor}{  \#pragma clang system\_header   }\textcolor{comment}{/* treat file as system include file */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00029}00029 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00030}00030 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00031}00031 \textcolor{preprocessor}{\#ifndef \_\_CORE\_ARMV8MBL\_H\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00032}\mbox{\hyperlink{core__armv8mbl_8h_af4942be198906efc77f7ea287a1efd08}{00032}} \textcolor{preprocessor}{\#define \_\_CORE\_ARMV8MBL\_H\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00033}00033 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00034}00034 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00035}00035 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00036}00036 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00037}00037  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00038}00038 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00039}00039 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00055}00055 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00056}00056 \textcolor{comment}{ *                 CMSIS definitions}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00057}00057 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00063}00063 \textcolor{preprocessor}{\#include "{}../../../Libraries/CMSIS/Include/cmsis\_version.h"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00064}00064 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00065}00065 \textcolor{comment}{/*  CMSIS definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00066}\mbox{\hyperlink{core__armv8mbl_8h_ad360c1ab5b1061b28437fa428c2442ad}{00066}} \textcolor{preprocessor}{\#define \_\_ARMv8MBL\_CMSIS\_VERSION\_MAIN  (\_\_CM\_CMSIS\_VERSION\_MAIN)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00067}\mbox{\hyperlink{core__armv8mbl_8h_aaf33addabe421d1792882dc889f449c2}{00067}} \textcolor{preprocessor}{\#define \_\_ARMv8MBL\_CMSIS\_VERSION\_SUB   (\_\_CM\_CMSIS\_VERSION\_SUB)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00068}00068 \textcolor{preprocessor}{\#define \_\_ARMv8MBL\_CMSIS\_VERSION       ((\_\_ARMv8MBL\_CMSIS\_VERSION\_MAIN << 16U) | \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00069}\mbox{\hyperlink{core__armv8mbl_8h_a27f9fea702a532f8aaead620abf2b354}{00069}} \textcolor{preprocessor}{                                         \_\_ARMv8MBL\_CMSIS\_VERSION\_SUB           )  }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00071}\mbox{\hyperlink{core__armv8mbl_8h_a63ea62503c88acab19fcf3d5743009e3}{00071}} \textcolor{preprocessor}{\#define \_\_CORTEX\_M                     ( 2U)                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00076}\mbox{\hyperlink{core__armv8mbl_8h_aa167d0f532a7c2b2e3a6395db2fa0776}{00076}} \textcolor{preprocessor}{\#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00077}00077 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00078}00078 \textcolor{preprocessor}{\#if defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00079}00079 \textcolor{preprocessor}{  \#if defined \_\_TARGET\_FPU\_VFP}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00080}00080 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00081}00081 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00082}00082 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00083}00083 \textcolor{preprocessor}{\#elif defined (\_\_ARMCC\_VERSION) \&\& (\_\_ARMCC\_VERSION >= 6010050)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00084}00084 \textcolor{preprocessor}{  \#if defined \_\_ARM\_PCS\_VFP}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00085}00085 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00086}00086 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00087}00087 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00088}00088 \textcolor{preprocessor}{\#elif defined ( \_\_GNUC\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00089}00089 \textcolor{preprocessor}{  \#if defined (\_\_VFP\_FP\_\_) \&\& !defined(\_\_SOFTFP\_\_)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00090}00090 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00091}00091 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00092}00092 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00093}00093 \textcolor{preprocessor}{\#elif defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00094}00094 \textcolor{preprocessor}{  \#if defined \_\_ARMVFP\_\_}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00095}00095 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00096}00096 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00097}00097 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00098}00098 \textcolor{preprocessor}{\#elif defined ( \_\_TI\_ARM\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00099}00099 \textcolor{preprocessor}{  \#if defined \_\_TI\_VFP\_SUPPORT\_\_}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00100}00100 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00101}00101 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00102}00102 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00103}00103 \textcolor{preprocessor}{\#elif defined ( \_\_TASKING\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00104}00104 \textcolor{preprocessor}{  \#if defined \_\_FPU\_VFP\_\_}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00105}00105 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00106}00106 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00107}00107 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00108}00108 \textcolor{preprocessor}{\#elif defined ( \_\_CSMC\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00109}00109 \textcolor{preprocessor}{  \#if ( \_\_CSMC\_\_ \& 0x400U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00110}00110 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00111}00111 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00112}00112 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00113}00113 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00114}00114 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00115}00115 \textcolor{preprocessor}{\#include "{}../../../Libraries/CMSIS/Include/cmsis\_compiler.h"{}}               \textcolor{comment}{/* CMSIS compiler specific defines */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00116}00116 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00117}00117 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00118}00118 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00119}00119 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00120}00120 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00121}00121 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00122}00122 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_ARMV8MBL\_H\_GENERIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00123}00123 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00124}00124 \textcolor{preprocessor}{\#ifndef \_\_CMSIS\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00125}00125 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00126}00126 \textcolor{preprocessor}{\#ifndef \_\_CORE\_ARMV8MBL\_H\_DEPENDANT}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00127}\mbox{\hyperlink{core__armv8mbl_8h_af3526e1930b24c3d8724b94fd16411e7}{00127}} \textcolor{preprocessor}{\#define \_\_CORE\_ARMV8MBL\_H\_DEPENDANT}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00128}00128 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00129}00129 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00130}00130  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00131}00131 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00132}00132 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00133}00133 \textcolor{comment}{/* check device defines and use defaults */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00134}00134 \textcolor{preprocessor}{\#if defined \_\_CHECK\_DEVICE\_DEFINES}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00135}00135 \textcolor{preprocessor}{  \#ifndef \_\_ARMv8MBL\_REV}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00136}00136 \textcolor{preprocessor}{    \#define \_\_ARMv8MBL\_REV               0x0000U}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00137}00137 \textcolor{preprocessor}{    \#warning "{}\_\_ARMv8MBL\_REV not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00138}00138 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00139}00139 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00140}00140 \textcolor{preprocessor}{  \#ifndef \_\_FPU\_PRESENT}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00141}00141 \textcolor{preprocessor}{    \#define \_\_FPU\_PRESENT             0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00142}00142 \textcolor{preprocessor}{    \#warning "{}\_\_FPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00143}00143 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00144}00144 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00145}00145 \textcolor{preprocessor}{  \#ifndef \_\_MPU\_PRESENT}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00146}00146 \textcolor{preprocessor}{    \#define \_\_MPU\_PRESENT             0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00147}00147 \textcolor{preprocessor}{    \#warning "{}\_\_MPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00148}00148 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00149}00149 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00150}00150 \textcolor{preprocessor}{  \#ifndef \_\_SAUREGION\_PRESENT}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00151}00151 \textcolor{preprocessor}{    \#define \_\_SAUREGION\_PRESENT       0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00152}00152 \textcolor{preprocessor}{    \#warning "{}\_\_SAUREGION\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00153}00153 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00154}00154 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00155}00155 \textcolor{preprocessor}{  \#ifndef \_\_VTOR\_PRESENT}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00156}00156 \textcolor{preprocessor}{    \#define \_\_VTOR\_PRESENT            0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00157}00157 \textcolor{preprocessor}{    \#warning "{}\_\_VTOR\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00158}00158 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00159}00159 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00160}00160 \textcolor{preprocessor}{  \#ifndef \_\_NVIC\_PRIO\_BITS}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00161}00161 \textcolor{preprocessor}{    \#define \_\_NVIC\_PRIO\_BITS          2U}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00162}00162 \textcolor{preprocessor}{    \#warning "{}\_\_NVIC\_PRIO\_BITS not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00163}00163 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00164}00164 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00165}00165 \textcolor{preprocessor}{  \#ifndef \_\_Vendor\_SysTickConfig}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00166}00166 \textcolor{preprocessor}{    \#define \_\_Vendor\_SysTickConfig    0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00167}00167 \textcolor{preprocessor}{    \#warning "{}\_\_Vendor\_SysTickConfig not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00168}00168 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00169}00169 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00170}00170 \textcolor{preprocessor}{  \#ifndef \_\_ETM\_PRESENT}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00171}00171 \textcolor{preprocessor}{    \#define \_\_ETM\_PRESENT             0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00172}00172 \textcolor{preprocessor}{    \#warning "{}\_\_ETM\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00173}00173 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00174}00174 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00175}00175 \textcolor{preprocessor}{  \#ifndef \_\_MTB\_PRESENT}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00176}00176 \textcolor{preprocessor}{    \#define \_\_MTB\_PRESENT             0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00177}00177 \textcolor{preprocessor}{    \#warning "{}\_\_MTB\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00178}00178 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00179}00179 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00180}00180 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00181}00181 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00182}00182 \textcolor{comment}{/* IO definitions (access restrictions to peripheral registers) */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00190}00190 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00191}00191 \textcolor{preprocessor}{  \#define   \_\_I     volatile             }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00192}00192 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00193}\mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{00193}} \textcolor{preprocessor}{  \#define   \_\_I     volatile const       }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00194}00194 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00195}\mbox{\hyperlink{core__armv8mbl_8h_a7e25d9380f9ef903923964322e71f2f6}{00195}} \textcolor{preprocessor}{\#define     \_\_O     volatile             }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00196}\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{00196}} \textcolor{preprocessor}{\#define     \_\_IO    volatile             }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00198}00198 \textcolor{comment}{/* following defines should be used for structure members */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00199}\mbox{\hyperlink{core__armv8mbl_8h_a4cc1649793116d7c2d8afce7a4ffce43}{00199}} \textcolor{preprocessor}{\#define     \_\_IM     volatile const      }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00200}\mbox{\hyperlink{core__armv8mbl_8h_a0ea2009ed8fd9ef35b48708280fdb758}{00200}} \textcolor{preprocessor}{\#define     \_\_OM     volatile            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00201}\mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{00201}} \textcolor{preprocessor}{\#define     \_\_IOM    volatile            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00207}00207 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00208}00208 \textcolor{comment}{ *                 Register Abstraction}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00209}00209 \textcolor{comment}{  Core Register contain:}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00210}00210 \textcolor{comment}{  -\/ Core Register}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00211}00211 \textcolor{comment}{  -\/ Core NVIC Register}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00212}00212 \textcolor{comment}{  -\/ Core SCB Register}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00213}00213 \textcolor{comment}{  -\/ Core SysTick Register}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00214}00214 \textcolor{comment}{  -\/ Core Debug Register}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00215}00215 \textcolor{comment}{  -\/ Core MPU Register}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00216}00216 \textcolor{comment}{  -\/ Core SAU Register}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00217}00217 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00233}\mbox{\hyperlink{union_a_p_s_r___type}{00233}} \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00234}00234 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00235}00235   \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00236}00236   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00237}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{00237}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:28;              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00238}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gacd4a2b64faee91e4a9eef300667fa222}{00238}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00239}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{00239}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00240}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{00240}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00241}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gabae0610bc2a97bbf7f689e953e0b451f}{00241}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00242}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga84de5f534817cdbf8bd9064080effca2}{00242}}   \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00243}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad0fb62e7a08e70fc5e0a76b67809f84b}{00243}}   uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad0fb62e7a08e70fc5e0a76b67809f84b}{w}};                            }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00244}00244 \} \mbox{\hyperlink{union_a_p_s_r___type}{APSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00245}00245 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00246}00246 \textcolor{comment}{/* APSR Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00247}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac469528d210043c7bd3f12f0e6824766}{00247}} \textcolor{preprocessor}{\#define APSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00248}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gadbc2cf55a026f661b53fadfcf822cef1}{00248}} \textcolor{preprocessor}{\#define APSR\_N\_Msk                         (1UL << APSR\_N\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00250}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga3661286d108b1aca308d7445685eae3a}{00250}} \textcolor{preprocessor}{\#define APSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00251}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga1deb4d1aa72bb83d1f79329406f15711}{00251}} \textcolor{preprocessor}{\#define APSR\_Z\_Msk                         (1UL << APSR\_Z\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00253}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga6cf72aa6f09a168f9e5beda1a4a887b9}{00253}} \textcolor{preprocessor}{\#define APSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00254}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga6d47803fbad455bc10bd1ce59f2f335d}{00254}} \textcolor{preprocessor}{\#define APSR\_C\_Msk                         (1UL << APSR\_C\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00256}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac62830f67679ccd11658c4172c3e6ea7}{00256}} \textcolor{preprocessor}{\#define APSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00257}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga33305d6701356bff6890b315fe8b5489}{00257}} \textcolor{preprocessor}{\#define APSR\_V\_Msk                         (1UL << APSR\_V\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00263}\mbox{\hyperlink{union_i_p_s_r___type}{00263}} \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00264}00264 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00265}00265   \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00266}00266   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00267}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad502ba7dbb2aab5f87c782b28f02622d}{00267}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9;                      }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00268}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{00268}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23;              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00269}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga6e920e9d2e9a2738f8face0863888c0e}{00269}}   \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00270}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad0fb62e7a08e70fc5e0a76b67809f84b}{00270}}   uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad0fb62e7a08e70fc5e0a76b67809f84b}{w}};                            }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00271}00271 \} \mbox{\hyperlink{union_i_p_s_r___type}{IPSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00272}00272 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00273}00273 \textcolor{comment}{/* IPSR Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00274}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga0e34027584d02c43811ae908a5ca9adf}{00274}} \textcolor{preprocessor}{\#define IPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00275}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaf013a4579a64d1f21f56ea9f1b33ab56}{00275}} \textcolor{preprocessor}{\#define IPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< IPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00281}\mbox{\hyperlink{unionx_p_s_r___type}{00281}} \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00282}00282 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00283}00283   \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00284}00284   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00285}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad502ba7dbb2aab5f87c782b28f02622d}{00285}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9;                      }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00286}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{00286}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:15;              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00287}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga6e1cf12e53a20224f6f62c001d9be972}{00287}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00288}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga959a73d8faee56599b7e792a7c5a2d16}{00288}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:3;               }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00289}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gacd4a2b64faee91e4a9eef300667fa222}{00289}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00290}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{00290}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00291}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{00291}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00292}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gabae0610bc2a97bbf7f689e953e0b451f}{00292}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00293}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga61873807b9abee3dfa090c036e580d2e}{00293}}   \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00294}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad0fb62e7a08e70fc5e0a76b67809f84b}{00294}}   uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad0fb62e7a08e70fc5e0a76b67809f84b}{w}};                            }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00295}00295 \} \mbox{\hyperlink{unionx_p_s_r___type}{xPSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00296}00296 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00297}00297 \textcolor{comment}{/* xPSR Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00298}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga031eb1b8ebcdb3d602d0b9f2ec82a7ae}{00298}} \textcolor{preprocessor}{\#define xPSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00299}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaf600f4ff41b62cf2f3b0a59b6d2e93d6}{00299}} \textcolor{preprocessor}{\#define xPSR\_N\_Msk                         (1UL << xPSR\_N\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00301}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga5869dd608eea73c80f0567d781d2230b}{00301}} \textcolor{preprocessor}{\#define xPSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00302}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga907599209fba99f579778e662021c4f2}{00302}} \textcolor{preprocessor}{\#define xPSR\_Z\_Msk                         (1UL << xPSR\_Z\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00304}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga14adb79b91f6634b351a1b57394e2db6}{00304}} \textcolor{preprocessor}{\#define xPSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00305}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga21e2497255d380f956ca0f48d11d0775}{00305}} \textcolor{preprocessor}{\#define xPSR\_C\_Msk                         (1UL << xPSR\_C\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00307}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae0cfbb394490db402623d97e6a979e00}{00307}} \textcolor{preprocessor}{\#define xPSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00308}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gab07f94ed3b6ee695f5af719dc27995c2}{00308}} \textcolor{preprocessor}{\#define xPSR\_V\_Msk                         (1UL << xPSR\_V\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00310}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga98d801da9a49cda944f52aeae104dd38}{00310}} \textcolor{preprocessor}{\#define xPSR\_T\_Pos                         24U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00311}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga30ae2111816e82d47636a8d4577eb6ee}{00311}} \textcolor{preprocessor}{\#define xPSR\_T\_Msk                         (1UL << xPSR\_T\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00313}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga21bff245fb1aef9683f693d9d7bb2233}{00313}} \textcolor{preprocessor}{\#define xPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00314}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gadf8eed87e0081dfe1ef1c78a0ea91afd}{00314}} \textcolor{preprocessor}{\#define xPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< xPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00320}\mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{00320}} \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00321}00321 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00322}00322   \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00323}00323   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00324}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga2a6e513e8a6bf4e58db169e312172332}{00324}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1;                    }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00325}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae185aac93686ffc78e998a9daf41415b}{00325}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1;                    }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00326}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga959a73d8faee56599b7e792a7c5a2d16}{00326}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:30;              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00327}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5d690aa9e65fccaa320e1b8613f502c9}{00327}}   \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00328}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad0fb62e7a08e70fc5e0a76b67809f84b}{00328}}   uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad0fb62e7a08e70fc5e0a76b67809f84b}{w}};                            }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00329}00329 \} \mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00330}00330 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00331}00331 \textcolor{comment}{/* CONTROL Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00332}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga07eafc53e609895342c6a530e9d01310}{00332}} \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Pos                   1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00333}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga70b29840969b06909da21369b0b05b53}{00333}} \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Msk                  (1UL << CONTROL\_SPSEL\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00335}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga51b95bc03ec0d815b459bde0b14a5908}{00335}} \textcolor{preprocessor}{\#define CONTROL\_nPRIV\_Pos                   0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00336}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaef3b20d77acb213338f89ce5e7bc36b0}{00336}} \textcolor{preprocessor}{\#define CONTROL\_nPRIV\_Msk                  (1UL }\textcolor{comment}{/*<< CONTROL\_nPRIV\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00351}\mbox{\hyperlink{struct_n_v_i_c___type}{00351}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00352}00352 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00353}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga040b60157eb7348b9325cb804333c48f}{00353}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ISER[16U];              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00354}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga4e715edc749310cecbc19fa91c81fc7f}{00354}}         uint32\_t RESERVED0[16U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00355}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae7aedd01fc75b7b98c6ef887cc21245b}{00355}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ICER[16U];              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00356}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga3323ebb4ecad890dcf5e5dc126205312}{00356}}         uint32\_t RSERVED1[16U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00357}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga19081cde0360514d37cefa9b5fdfc0fe}{00357}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ISPR[16U];              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00358}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga7743c8252af4b0bd8a8440f66d859cf5}{00358}}         uint32\_t RESERVED2[16U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00359}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaf27404125e8333bfac9a13da10f924ca}{00359}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ICPR[16U];              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00360}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaa4bffe09d298bc1210833fde1d290086}{00360}}         uint32\_t RESERVED3[16U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00361}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga12dfc70e0aa06804ff91817c6a3c7d6e}{00361}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t IABR[16U];              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00362}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga0701d75c5b133d8d5a4436097a202236}{00362}}         uint32\_t RESERVED4[16U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00363}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaddfcdde1da9ca4b87b4b8068b5df0dda}{00363}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ITNS[16U];              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00364}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gabd5ef8d9e3caace25094ac684840b270}{00364}}         uint32\_t RESERVED5[16U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00365}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gacd53101944a852be90c412cdbcd7b9cc}{00365}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t IPR[124U];              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00366}00366 \}  \mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00367}00367 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00381}\mbox{\hyperlink{struct_s_c_b___type}{00381}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00382}00382 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00383}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gadbf8292503748ba6421a523bdee6819d}{00383}}   \mbox{\hyperlink{core__armv8mbl_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gadbf8292503748ba6421a523bdee6819d}{CPUID}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00384}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaced895d6aba03d72b0d865fcc5ce44ee}{00384}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaced895d6aba03d72b0d865fcc5ce44ee}{ICSR}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00385}00385 \textcolor{preprocessor}{\#if defined (\_\_VTOR\_PRESENT) \&\& (\_\_VTOR\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00386}00386   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t VTOR;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00387}00387 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00388}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaf86c61a5d38a4fc9cef942a12744486b}{00388}}         uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaf86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00389}00389 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00390}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga9b6ccd9c0c0865f8facad77ea37240b0}{00390}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga9b6ccd9c0c0865f8facad77ea37240b0}{AIRCR}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00391}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gacac65f229cb3fcb5369a0a9e0393b8c0}{00391}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gacac65f229cb3fcb5369a0a9e0393b8c0}{SCR}};                    }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00392}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad68b5c1f2d9845ef4247cf2d9b041336}{00392}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad68b5c1f2d9845ef4247cf2d9b041336}{CCR}};                    }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00393}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac4ac04e673b5b8320d53f7b0947db902}{00393}}         uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00394}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga4b11478e02fe77786479537279482f45}{00394}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SHPR[2U];               }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00395}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga44ad5c292dbd77e72f310902375a8a06}{00395}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga44ad5c292dbd77e72f310902375a8a06}{SHCSR}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00396}00396 \} \mbox{\hyperlink{struct_s_c_b___type}{SCB\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00397}00397 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00398}00398 \textcolor{comment}{/* SCB CPUID Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00399}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga58686b88f94f789d4e6f429fe1ff58cf}{00399}} \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Pos          24U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00400}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0932b31faafd47656a03ced75a31d99b}{00400}} \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Msk          (0xFFUL << SCB\_CPUID\_IMPLEMENTER\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00402}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga104462bd0815391b4044a70bd15d3a71}{00402}} \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Pos              20U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00403}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad358dfbd04300afc1824329d128b99e8}{00403}} \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Msk              (0xFUL << SCB\_CPUID\_VARIANT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00405}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf8b3236b08fb8e840efb682645fb0e98}{00405}} \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Pos         16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00406}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafae4a1f27a927338ae9dc51a0e146213}{00406}} \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Msk         (0xFUL << SCB\_CPUID\_ARCHITECTURE\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00408}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga705f68eaa9afb042ca2407dc4e4629ac}{00408}} \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Pos                4U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00409}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga98e581423ca016680c238c469aba546d}{00409}} \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Msk               (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00411}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3c3d9071e574de11fb27ba57034838b1}{00411}} \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Pos              0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00412}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2ec0448b6483f77e7f5d08b4b81d85df}{00412}} \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Msk             (0xFUL }\textcolor{comment}{/*<< SCB\_CPUID\_REVISION\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00414}00414 \textcolor{comment}{/* SCB Interrupt Control State Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00415}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac180386fac3a5701e6060084dacd003a}{00415}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDNMISET\_Pos            31U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00416}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gadb4dbf66078026dedc24e8cb9a21b2b1}{00416}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDNMISET\_Msk            (1UL << SCB\_ICSR\_PENDNMISET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00418}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga750d4b52624a46d71356db4ea769573b}{00418}} \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Pos            SCB\_ICSR\_PENDNMISET\_Pos                        }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00419}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga340e3f79e9c3607dee9f2c048b6b22e8}{00419}} \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Msk            SCB\_ICSR\_PENDNMISET\_Msk                        }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00421}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad4c1ddde49ff0d3ed1b843d14d38ebf1}{00421}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDNMICLR\_Pos            30U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00422}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gace870429ae27601613da7c6f6e53a18f}{00422}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDNMICLR\_Msk            (1UL << SCB\_ICSR\_PENDNMICLR\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00424}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab5ded23d2ab1d5ff7cc7ce746205e9fe}{00424}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Pos             28U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00425}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga1e40d93efb402763c8c00ddcc56724ff}{00425}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Msk             (1UL << SCB\_ICSR\_PENDSVSET\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00427}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae218d9022288f89faf57187c4d542ecd}{00427}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Pos             27U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00428}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4a901ace381d3c1c74ac82b22fae2e1e}{00428}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Msk             (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00430}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9dbb3358c6167c9c3f85661b90fb2794}{00430}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Pos             26U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00431}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7325b61ea0ec323ef2d5c893b112e546}{00431}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Msk             (1UL << SCB\_ICSR\_PENDSTSET\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00433}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gadbe25e4b333ece1341beb1a740168fdc}{00433}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Pos             25U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00434}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab241827d2a793269d8cd99b9b28c2157}{00434}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Msk             (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00436}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga021591700b2d6a6e332d932efaece42b}{00436}} \textcolor{preprocessor}{\#define SCB\_ICSR\_STTNS\_Pos                 24U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00437}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga70404175bcf7f329758829a9888e48c4}{00437}} \textcolor{preprocessor}{\#define SCB\_ICSR\_STTNS\_Msk                 (1UL << SCB\_ICSR\_STTNS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00439}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga11cb5b1f9ce167b81f31787a77e575df}{00439}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Pos            23U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00440}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa966600396290808d596fe96e92ca2b5}{00440}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Msk            (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00442}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga10749d92b9b744094b845c2eb46d4319}{00442}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Pos            22U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00443}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga056d74fd538e5d36d3be1f28d399c877}{00443}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Msk            (1UL << SCB\_ICSR\_ISRPENDING\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00445}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gada60c92bf88d6fd21a8f49efa4a127b8}{00445}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Pos           12U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00446}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gacb6992e7c7ddc27a370f62878a21ef72}{00446}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Msk           (0x1FFUL << SCB\_ICSR\_VECTPENDING\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00448}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga403d154200242629e6d2764bfc12a7ec}{00448}} \textcolor{preprocessor}{\#define SCB\_ICSR\_RETTOBASE\_Pos             11U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00449}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca6fc3f79bb550f64fd7df782ed4a5f6}{00449}} \textcolor{preprocessor}{\#define SCB\_ICSR\_RETTOBASE\_Msk             (1UL << SCB\_ICSR\_RETTOBASE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00451}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae4f602c7c5c895d5fb687b71b0979fc3}{00451}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00452}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga5533791a4ecf1b9301c883047b3e8396}{00452}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Msk            (0x1FFUL }\textcolor{comment}{/*<< SCB\_ICSR\_VECTACTIVE\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00454}00454 \textcolor{preprocessor}{\#if defined (\_\_VTOR\_PRESENT) \&\& (\_\_VTOR\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00455}00455 \textcolor{comment}{/* SCB Vector Table Offset Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00456}00456 \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Pos                 7U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00457}00457 \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Msk                (0x1FFFFFFUL << SCB\_VTOR\_TBLOFF\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00458}00458 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00459}00459 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00460}00460 \textcolor{comment}{/* SCB Application Interrupt and Reset Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00461}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{00461}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Pos              16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00462}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}{00462}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Msk              (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00464}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaec404750ff5ca07f499a3c06b62051ef}{00464}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Pos          16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00465}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabacedaefeefc73d666bbe59ece904493}{00465}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Msk          (0xFFFFUL << SCB\_AIRCR\_VECTKEYSTAT\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00467}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad31dec98fbc0d33ace63cb1f1a927923}{00467}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Pos            15U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00468}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2f571f93d3d4a6eac9a3040756d3d951}{00468}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Msk            (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00470}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2590e227eedb35a41044d8fb7feb9037}{00470}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIS\_Pos                 14U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00471}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0032bb51f38e103fc34c2a57e59ada6f}{00471}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIS\_Msk                 (1UL << SCB\_AIRCR\_PRIS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00473}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga94e2fc10be4f6065dcb5a7276b40d933}{00473}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_BFHFNMINS\_Pos            13U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00474}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabc24019f3b54b8d2acd23016b2e0c7b9}{00474}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_BFHFNMINS\_Msk            (1UL << SCB\_AIRCR\_BFHFNMINS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00476}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7e6b3da07caee0726c5aab97ecebc2a5}{00476}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQS\_Pos          3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00477}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf4b7fe06aaa2e87cdaf25a720dd282a1}{00477}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQS\_Msk         (1UL << SCB\_AIRCR\_SYSRESETREQS\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00479}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaffb2737eca1eac0fc1c282a76a40953c}{00479}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Pos           2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00480}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{00480}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Msk          (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00482}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa30a12e892bb696e61626d71359a9029}{00482}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Pos         1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00483}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga212c5ab1c1c82c807d30d2307aa8d218}{00483}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Msk        (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00485}00485 \textcolor{comment}{/* SCB System Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00486}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3bddcec40aeaf3d3a998446100fa0e44}{00486}} \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Pos               4U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00487}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}{00487}} \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Msk              (1UL << SCB\_SCR\_SEVONPEND\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00489}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga28a2c6524329e68f073b64d4fbfaba39}{00489}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEPS\_Pos              3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00490}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7bcfa50d03c2b059ea8661f31d46fa06}{00490}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEPS\_Msk             (1UL << SCB\_SCR\_SLEEPDEEPS\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00492}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab304f6258ec03bd9a6e7a360515c3cfe}{00492}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Pos               2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00493}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{00493}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Msk              (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00495}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3680a15114d7fdc1e25043b881308fe9}{00495}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Pos             1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00496}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}{00496}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Msk            (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00498}00498 \textcolor{comment}{/* SCB Configuration Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00499}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2a729c850e865d602bbf25852c7d44fe}{00499}} \textcolor{preprocessor}{\#define SCB\_CCR\_BP\_Pos                     18U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00500}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7fac248cabee94546aa9530d27217772}{00500}} \textcolor{preprocessor}{\#define SCB\_CCR\_BP\_Msk                     (1UL << SCB\_CCR\_BP\_Pos)                        }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00502}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga33f0f2a0818b2570f3e00b7e79501448}{00502}} \textcolor{preprocessor}{\#define SCB\_CCR\_IC\_Pos                     17U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00503}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf2ff8f5957edac919e28b536aa6c0a59}{00503}} \textcolor{preprocessor}{\#define SCB\_CCR\_IC\_Msk                     (1UL << SCB\_CCR\_IC\_Pos)                        }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00505}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa1896a99252649cfb96139b56ba87d9b}{00505}} \textcolor{preprocessor}{\#define SCB\_CCR\_DC\_Pos                     16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00506}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga57b3909dff40a9c28ec50991e4202678}{00506}} \textcolor{preprocessor}{\#define SCB\_CCR\_DC\_Msk                     (1UL << SCB\_CCR\_DC\_Pos)                        }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00508}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga98372e0d55ce8573350ce36c500e0555}{00508}} \textcolor{preprocessor}{\#define SCB\_CCR\_STKOFHFNMIGN\_Pos           10U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00509}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf7004d71376738038e912def01c31fe8}{00509}} \textcolor{preprocessor}{\#define SCB\_CCR\_STKOFHFNMIGN\_Msk           (1UL << SCB\_CCR\_STKOFHFNMIGN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00511}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4010a4f9e2a745af1b58abe1f791ebbf}{00511}} \textcolor{preprocessor}{\#define SCB\_CCR\_BFHFNMIGN\_Pos               8U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00512}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga89a28cc31cfc7d52d9d7a8fcc69c7eac}{00512}} \textcolor{preprocessor}{\#define SCB\_CCR\_BFHFNMIGN\_Msk              (1UL << SCB\_CCR\_BFHFNMIGN\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00514}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac8d512998bb8cd9333fb7627ddf59bba}{00514}} \textcolor{preprocessor}{\#define SCB\_CCR\_DIV\_0\_TRP\_Pos               4U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00515}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabb9aeac71b3abd8586d0297070f61dcb}{00515}} \textcolor{preprocessor}{\#define SCB\_CCR\_DIV\_0\_TRP\_Msk              (1UL << SCB\_CCR\_DIV\_0\_TRP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00517}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac4e4928b864ea10fc24dbbc57d976229}{00517}} \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Pos             3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00518}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga68c96ad594af70c007923979085c99e0}{00518}} \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Msk            (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00520}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga789e41f45f59a8cd455fd59fa7652e5e}{00520}} \textcolor{preprocessor}{\#define SCB\_CCR\_USERSETMPEND\_Pos            1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00521}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4cf59b6343ca962c80e1885710da90aa}{00521}} \textcolor{preprocessor}{\#define SCB\_CCR\_USERSETMPEND\_Msk           (1UL << SCB\_CCR\_USERSETMPEND\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00523}00523 \textcolor{comment}{/* SCB System Handler Control and State Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00524}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2e86fa5b7279235de3a62839e3f147cb}{00524}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_HARDFAULTPENDED\_Pos      21U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00525}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad72747c81f58f73f0610760529697297}{00525}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_HARDFAULTPENDED\_Msk      (1UL << SCB\_SHCSR\_HARDFAULTPENDED\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00527}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2f93ec9b243f94cdd3e94b8f0bf43641}{00527}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Pos         15U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00528}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga6095a7acfbad66f52822b1392be88652}{00528}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Msk         (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00530}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaec9ca3b1213c49e2442373445e1697de}{00530}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SYSTICKACT\_Pos           11U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00531}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafef530088dc6d6bfc9f1893d52853684}{00531}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SYSTICKACT\_Msk           (1UL << SCB\_SHCSR\_SYSTICKACT\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00533}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9b9fa69ce4c5ce7fe0861dbccfb15939}{00533}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_PENDSVACT\_Pos            10U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00534}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae0e837241a515d4cbadaaae1faa8e039}{00534}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_PENDSVACT\_Msk            (1UL << SCB\_SHCSR\_PENDSVACT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00536}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga977f5176be2bc8b123873861b38bc02f}{00536}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLACT\_Pos             7U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00537}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga634c0f69a233475289023ae5cb158fdf}{00537}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLACT\_Msk            (1UL << SCB\_SHCSR\_SVCALLACT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00539}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabab1177d5e9a6ef204b9fd88551b7e53}{00539}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_NMIACT\_Pos                5U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00540}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae5bb28ebc1feed160c9fff1e163d0ee0}{00540}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_NMIACT\_Msk               (1UL << SCB\_SHCSR\_NMIACT\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00542}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga499ec47414b2f668c32ebb28b5889e2c}{00542}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_HARDFAULTACT\_Pos          2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00543}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga5ae1ba2f88b11967bc8ca980fe411b44}{00543}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_HARDFAULTACT\_Msk         (1UL << SCB\_SHCSR\_HARDFAULTACT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00558}\mbox{\hyperlink{struct_sys_tick___type}{00558}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00559}00559 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00560}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac81efc171e9852a36caeb47122bfec5b}{00560}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac81efc171e9852a36caeb47122bfec5b}{CTRL}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00561}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga0c1333686137b7e25a46bd548a5b5bc3}{00561}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga0c1333686137b7e25a46bd548a5b5bc3}{LOAD}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00562}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae7a655a853654127f3dfb7fa32c3f457}{00562}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae7a655a853654127f3dfb7fa32c3f457}{VAL}};                    }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00563}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaedf0dff29a9cacdaa2fb7eec6b116a13}{00563}}   \mbox{\hyperlink{core__armv8mbl_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaedf0dff29a9cacdaa2fb7eec6b116a13}{CALIB}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00564}00564 \} \mbox{\hyperlink{struct_sys_tick___type}{SysTick\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00565}00565 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00566}00566 \textcolor{comment}{/* SysTick Control / Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00567}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gadbb65d4a815759649db41df216ed4d60}{00567}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Pos         16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00568}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga1bf3033ecccf200f59baefe15dbb367c}{00568}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Msk         (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00570}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga24fbc69a5f0b78d67fda2300257baff1}{00570}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Pos          2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00571}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{00571}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Msk         (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00573}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga88f45bbb89ce8df3cd2b2613c7b48214}{00573}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Pos            1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00574}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{00574}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Msk           (1UL << SysTick\_CTRL\_TICKINT\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00576}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga0b48cc1e36d92a92e4bf632890314810}{00576}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00577}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{00577}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Msk            (1UL }\textcolor{comment}{/*<< SysTick\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00579}00579 \textcolor{comment}{/* SysTick Reload Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00580}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaf44d10df359dc5bf5752b0894ae3bad2}{00580}} \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00581}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{00581}} \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_LOAD\_RELOAD\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00583}00583 \textcolor{comment}{/* SysTick Current Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00584}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga3208104c3b019b5de35ae8c21d5c34dd}{00584}} \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00585}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gafc77b56d568930b49a2474debc75ab45}{00585}} \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_VAL\_CURRENT\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00587}00587 \textcolor{comment}{/* SysTick Calibration Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00588}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga534dbe414e7a46a6ce4c1eca1fbff409}{00588}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Pos            31U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00589}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga3af0d891fdd99bcc8d8912d37830edb6}{00589}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Msk            (1UL << SysTick\_CALIB\_NOREF\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00591}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gadd0c9cd6641b9f6a0c618e7982954860}{00591}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Pos             30U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00592}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga8a6a85a87334776f33d77fd147587431}{00592}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Msk             (1UL << SysTick\_CALIB\_SKEW\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00594}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gacae558f6e75a0bed5d826f606d8e695e}{00594}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00595}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaf1e68865c5aece2ad58971225bd3e95e}{00595}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_CALIB\_TENMS\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00610}\mbox{\hyperlink{struct_d_w_t___type}{00610}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00611}00611 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00612}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac81efc171e9852a36caeb47122bfec5b}{00612}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac81efc171e9852a36caeb47122bfec5b}{CTRL}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00613}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga67a4fc1b84d0b73e6db59fadf990f3a4}{00613}}         uint32\_t RESERVED0[6U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00614}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga72e52fffe9ac6af0ee15877e2d5dac41}{00614}}   \mbox{\hyperlink{core__armv8mbl_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga72e52fffe9ac6af0ee15877e2d5dac41}{PCSR}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00615}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5d0c69187f8abc99ecbde49431cf0050}{00615}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5d0c69187f8abc99ecbde49431cf0050}{COMP0}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00616}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaaa45b15c650670f4f84000a1f419ca00}{00616}}         uint32\_t RESERVED1[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00617}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad3c69d206a52a85165eb7bd8077b0608}{00617}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad3c69d206a52a85165eb7bd8077b0608}{FUNCTION0}};              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00618}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga093dc351b7db0476c625f462acb9fd7f}{00618}}         uint32\_t RESERVED2[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00619}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaf9126caaf63b99d6df5d1e040c96e2ab}{00619}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaf9126caaf63b99d6df5d1e040c96e2ab}{COMP1}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00620}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga9cc84ea2573359cd11acd5779e5a1261}{00620}}         uint32\_t RESERVED3[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00621}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae8f02e32e101c4cc61115d271fa12ffb}{00621}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae8f02e32e101c4cc61115d271fa12ffb}{FUNCTION1}};              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00622}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga1defe18fe95571e383d754b13d3f6c51}{00622}}         uint32\_t RESERVED4[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00623}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaeeb1e36001c60a167399683280d6ec39}{00623}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaeeb1e36001c60a167399683280d6ec39}{COMP2}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00624}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga171526446695fcdbfaf7992e567f881d}{00624}}         uint32\_t RESERVED5[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00625}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga8ba3cc103077080ae3c0fc41e87d1197}{00625}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga8ba3cc103077080ae3c0fc41e87d1197}{FUNCTION2}};              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00626}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5009eeafbfdd33771613e8f36c4e6a34}{00626}}         uint32\_t RESERVED6[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00627}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga20b0b62a3576ee88db4a7c065cd988ac}{00627}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga20b0b62a3576ee88db4a7c065cd988ac}{COMP3}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00628}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga0dbbc4810d588e942a16caeea77da414}{00628}}         uint32\_t RESERVED7[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00629}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gafbfaba1d10558329868c6c55f91f82df}{00629}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gafbfaba1d10558329868c6c55f91f82df}{FUNCTION3}};              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00630}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaf6560e8bddb551e45119bc49bcd1c52f}{00630}}         uint32\_t RESERVED8[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00631}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga8ea52ce87f7d0225db1b5ba91313f4b7}{00631}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga8ea52ce87f7d0225db1b5ba91313f4b7}{COMP4}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00632}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gadd96c3a797009b4a2ff376fb8b5ef965}{00632}}         uint32\_t RESERVED9[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00633}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac6e22e104dd39b27e256b2850de70521}{00633}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac6e22e104dd39b27e256b2850de70521}{FUNCTION4}};              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00634}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga41c96adf03a0ce2e5e1b0795b006cec9}{00634}}         uint32\_t RESERVED10[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00635}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga290e024c0b0f35317de6363a4135c3bc}{00635}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga290e024c0b0f35317de6363a4135c3bc}{COMP5}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00636}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gab50f65d78de18f6c1162b71c63ef90cf}{00636}}         uint32\_t RESERVED11[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00637}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga9b7aee338904a0499cdfbc375a1e9f07}{00637}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga9b7aee338904a0499cdfbc375a1e9f07}{FUNCTION5}};              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00638}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae36f3b1c21c12e0c9e76a8bf2146222f}{00638}}         uint32\_t RESERVED12[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00639}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga263131067f0ad2d04a2711962a455bfa}{00639}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga263131067f0ad2d04a2711962a455bfa}{COMP6}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00640}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac6fc010c08497aab8a67940de4cdf947}{00640}}         uint32\_t RESERVED13[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00641}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gab783d2034e8b4ee931a01929aa7f4372}{00641}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gab783d2034e8b4ee931a01929aa7f4372}{FUNCTION6}};              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00642}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga70fcdd25167c77e7fc085a2afa91471a}{00642}}         uint32\_t RESERVED14[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00643}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga26932a20b1cd18331bbe245caf8a6a92}{00643}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga26932a20b1cd18331bbe245caf8a6a92}{COMP7}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00644}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga04bbc458fccb219217113583d8e1cf0d}{00644}}         uint32\_t RESERVED15[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00645}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga16e2f314ca3e2bf3383b81ec9a03a436}{00645}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga16e2f314ca3e2bf3383b81ec9a03a436}{FUNCTION7}};              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00646}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga1c18d707653399d2228813bdf7cf6ffb}{00646}}         uint32\_t RESERVED16[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00647}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga9b9d9bb4b4ecab022a3d88d9cae6b5e0}{00647}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga9b9d9bb4b4ecab022a3d88d9cae6b5e0}{COMP8}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00648}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaba61874f0eac372a611c3163ca61369c}{00648}}         uint32\_t RESERVED17[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00649}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gabe84d144b85c8dae18f7dc6d290a04ea}{00649}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gabe84d144b85c8dae18f7dc6d290a04ea}{FUNCTION8}};              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00650}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga21a175d13003bf8a59534104ad4699fb}{00650}}         uint32\_t RESERVED18[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00651}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga4e090c0e6b818b63724c774f38ccab14}{00651}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga4e090c0e6b818b63724c774f38ccab14}{COMP9}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00652}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaf476d7901cd2a48e4ecd52d471a9c07a}{00652}}         uint32\_t RESERVED19[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00653}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga70ada7a7062083e68edb96698f25ba6e}{00653}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga70ada7a7062083e68edb96698f25ba6e}{FUNCTION9}};              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00654}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaf337378e1922d523d03560693d76ec67}{00654}}         uint32\_t RESERVED20[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00655}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga8d5685c2bd0db66c3adaf19bc10a1150}{00655}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga8d5685c2bd0db66c3adaf19bc10a1150}{COMP10}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00656}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga485451d515c8b75eefaf7e5f4dcc7c3a}{00656}}         uint32\_t RESERVED21[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00657}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga87175ae057853babe4b55c2bf32ff933}{00657}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga87175ae057853babe4b55c2bf32ff933}{FUNCTION10}};             }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00658}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaa681df6cc7c4648ad03416ceb3ad0002}{00658}}         uint32\_t RESERVED22[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00659}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gab5e5be1f4cce832413b02bd6eb8175f6}{00659}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gab5e5be1f4cce832413b02bd6eb8175f6}{COMP11}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00660}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga214d76797c9fe16de56e22f950f55662}{00660}}         uint32\_t RESERVED23[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00661}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga8e6200039c3ad48f811bd3dac9733523}{00661}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga8e6200039c3ad48f811bd3dac9733523}{FUNCTION11}};             }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00662}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga831c72f73ca4a91bc1014ab528a93fc8}{00662}}         uint32\_t RESERVED24[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00663}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga73bbb409205cd8ae8438c8a58998d205}{00663}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga73bbb409205cd8ae8438c8a58998d205}{COMP12}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00664}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga2249e45a0457ba4cb8acf37632535c7a}{00664}}         uint32\_t RESERVED25[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00665}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga46eae26a5823b24ae4211b6b8f27ecf0}{00665}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga46eae26a5823b24ae4211b6b8f27ecf0}{FUNCTION12}};             }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00666}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga32a257dafeefc6d32acbfb46c907cc8b}{00666}}         uint32\_t RESERVED26[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00667}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga8e7c69cbac19ef0b26b0ae0cc928da36}{00667}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga8e7c69cbac19ef0b26b0ae0cc928da36}{COMP13}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00668}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gab2616eeaef16e043f78f8fd70c28343b}{00668}}         uint32\_t RESERVED27[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00669}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga72376480973424928cdc455caf65ff17}{00669}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga72376480973424928cdc455caf65ff17}{FUNCTION13}};             }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00670}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaa01a9b92d0df2a2c48314908696bc327}{00670}}         uint32\_t RESERVED28[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00671}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaf5930659b3107c17fa71e61803d63f97}{00671}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaf5930659b3107c17fa71e61803d63f97}{COMP14}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00672}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga943f635a1ccfae4b50c837b540c1dda7}{00672}}         uint32\_t RESERVED29[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00673}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaa11d2375486524bb0503fb100a5350af}{00673}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaa11d2375486524bb0503fb100a5350af}{FUNCTION14}};             }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00674}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga7d80a58642fbf3d12fd3fe56edcd58be}{00674}}         uint32\_t RESERVED30[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00675}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae55e0087f992cfd56003fc3fe1394cb0}{00675}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae55e0087f992cfd56003fc3fe1394cb0}{COMP15}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00676}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga425a2332a06a717c38a5997b14425eb2}{00676}}         uint32\_t RESERVED31[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00677}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac08524fa409351f1dedf993cc2d3b2b7}{00677}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac08524fa409351f1dedf993cc2d3b2b7}{FUNCTION15}};             }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00678}00678 \} \mbox{\hyperlink{struct_d_w_t___type}{DWT\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00679}00679 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00680}00680 \textcolor{comment}{/* DWT Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00681}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaac44b9b7d5391a7ffef129b7f6c84cd7}{00681}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NUMCOMP\_Pos               28U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00682}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaa3d37d68c2ba73f2026265584c2815e7}{00682}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NUMCOMP\_Msk               (0xFUL << DWT\_CTRL\_NUMCOMP\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00684}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaa82840323a2628e7f4a2b09b74fa73fd}{00684}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOTRCPKT\_Pos              27U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00685}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga04d8bb0a065ca38e2e5f13a97e1f7073}{00685}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOTRCPKT\_Msk              (0x1UL << DWT\_CTRL\_NOTRCPKT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00687}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gad997b9026715d5609b5a3b144eca42d0}{00687}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOEXTTRIG\_Pos             26U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00688}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gacc7d15edf7a27147c422099ab475953e}{00688}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOEXTTRIG\_Msk             (0x1UL << DWT\_CTRL\_NOEXTTRIG\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00690}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga337f6167d960f57f12aa382ffecce522}{00690}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOCYCCNT\_Pos              25U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00691}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaf40c8d7a4fd978034c137e90f714c143}{00691}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOCYCCNT\_Msk              (0x1UL << DWT\_CTRL\_NOCYCCNT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00693}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gad52a0e5be84363ab166cc17beca0d048}{00693}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOPRFCNT\_Pos              24U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00694}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gafd8448d7db4bc51f27f202e6e1f27823}{00694}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOPRFCNT\_Msk              (0x1UL << DWT\_CTRL\_NOPRFCNT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00696}00696 \textcolor{comment}{/* DWT Comparator Function Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00697}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gae5dfe4049c2291e413f8713d7bd2bb1b}{00697}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_ID\_Pos                27U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00698}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga6bc2e15fcc300f511f64dad561c97582}{00698}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_ID\_Msk                (0x1FUL << DWT\_FUNCTION\_ID\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00700}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga22c5787493f74a6bacf6ffb103a190ba}{00700}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCHED\_Pos           24U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00701}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gac8b1a655947490280709037808eec8ac}{00701}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCHED\_Msk           (0x1UL << DWT\_FUNCTION\_MATCHED\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00703}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga0517a186d4d448aa6416440f40fe7a4d}{00703}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVSIZE\_Pos         10U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00704}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaab42cbc1e6084c44d5de70971613ea76}{00704}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVSIZE\_Msk         (0x3UL << DWT\_FUNCTION\_DATAVSIZE\_Pos)       }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00706}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga00893dd43b824ca5be80e0235a237485}{00706}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_ACTION\_Pos             4U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00707}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga4d104412bbadbbfbde1c6da0f9b0fc3e}{00707}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_ACTION\_Msk            (0x3UL << DWT\_FUNCTION\_ACTION\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00709}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga4108994a9eb6b2cd8d8289b1b7824fe5}{00709}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCH\_Pos              0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00710}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gac2fb3e387e405a4b33fc5ba0bea5b21c}{00710}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCH\_Msk             (0xFUL }\textcolor{comment}{/*<< DWT\_FUNCTION\_MATCH\_Pos*/}\textcolor{preprocessor}{)        }\textcolor{comment}{/* end of group CMSIS\_DWT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00713}00713 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00714}00714 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00725}\mbox{\hyperlink{struct_t_p_i___type}{00725}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00726}00726 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00727}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga1585b32a1ab860d0d77803475d08c7c6}{00727}}   \mbox{\hyperlink{core__armv8mbl_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga1585b32a1ab860d0d77803475d08c7c6}{SSPSR}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00728}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gabf4a378b17278d98d2a5f9315fce7a5e}{00728}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gabf4a378b17278d98d2a5f9315fce7a5e}{CSPSR}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00729}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaa57754b8f88bb376d184aaf6fe74f391}{00729}}         uint32\_t RESERVED0[2U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00730}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga49a770cf0b7ec970f919f8ac22634fff}{00730}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga49a770cf0b7ec970f919f8ac22634fff}{ACPR}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00731}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga4d91e8d0f8791a2d137be359e6ca669f}{00731}}         uint32\_t RESERVED1[55U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00732}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae9673e1acb75a46ed9852fd7a557cb7d}{00732}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae9673e1acb75a46ed9852fd7a557cb7d}{SPPR}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00733}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad34dc93fd7d41ef2c3365292cc8a178d}{00733}}         uint32\_t RESERVED2[131U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00734}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga2a049b49e9da6772d38166397ce8fc70}{00734}}   \mbox{\hyperlink{core__armv8mbl_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga2a049b49e9da6772d38166397ce8fc70}{FFSR}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00735}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gafe3ca1410c32188d26be24c4ee9e180c}{00735}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gafe3ca1410c32188d26be24c4ee9e180c}{FFCR}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00736}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga3fbc5c84a2a24bd6195e970ff8898024}{00736}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga3fbc5c84a2a24bd6195e970ff8898024}{PSCR}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00737}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5d2f5426c1c8dfd973687938ed24b45d}{00737}}         uint32\_t RESERVED3[809U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00738}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gacc9e51f871c357a9094105435b150d13}{00738}}   \mbox{\hyperlink{core__armv8mbl_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gacc9e51f871c357a9094105435b150d13}{LAR}};                    }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00739}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga7219432d03f6cd1d220f4fe10aef4880}{00739}}   \mbox{\hyperlink{core__armv8mbl_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga7219432d03f6cd1d220f4fe10aef4880}{LSR}};                    }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00740}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac383eaddb064c33eacf2d60480c3eb71}{00740}}         uint32\_t RESERVED4[4U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00741}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaee6e8f4171b9024d763ba87f3ce92e73}{00741}}   \mbox{\hyperlink{core__armv8mbl_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaee6e8f4171b9024d763ba87f3ce92e73}{TYPE}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00742}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga81f643aff0e4bed2638a618e2b1fd3bb}{00742}}   \mbox{\hyperlink{core__armv8mbl_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga81f643aff0e4bed2638a618e2b1fd3bb}{DEVTYPE}};                }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00743}00743 \} \mbox{\hyperlink{struct_t_p_i___type}{TPI\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00744}00744 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00745}00745 \textcolor{comment}{/* TPI Asynchronous Clock Prescaler Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00746}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga73adc86f1ee60e5b75d963361535ed24}{00746}} \textcolor{preprocessor}{\#define TPI\_ACPR\_SWOSCALER\_Pos              0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00747}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga73da1dbfb935b27bfd5473d3b041fdb5}{00747}} \textcolor{preprocessor}{\#define TPI\_ACPR\_SWOSCALER\_Msk             (0xFFFFUL }\textcolor{comment}{/*<< TPI\_ACPR\_SWOSCALER\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00749}00749 \textcolor{comment}{/* TPI Selected Pin Protocol Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00750}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga0f302797b94bb2da24052082ab630858}{00750}} \textcolor{preprocessor}{\#define TPI\_SPPR\_TXMODE\_Pos                 0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00751}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaca085c8a954393d70dbd7240bb02cc1f}{00751}} \textcolor{preprocessor}{\#define TPI\_SPPR\_TXMODE\_Msk                (0x3UL }\textcolor{comment}{/*<< TPI\_SPPR\_TXMODE\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00753}00753 \textcolor{comment}{/* TPI Formatter and Flush Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00754}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga9537b8a660cc8803f57cbbee320b2fc8}{00754}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FtNonStop\_Pos              3U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00755}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaaa313f980974a8cfc7dac68c4d805ab1}{00755}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FtNonStop\_Msk             (0x1UL << TPI\_FFSR\_FtNonStop\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00757}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gad30fde0c058da2ffb2b0a213be7a1b5c}{00757}} \textcolor{preprocessor}{\#define TPI\_FFSR\_TCPresent\_Pos              2U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00758}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga0d6bfd263ff2fdec72d6ec9415fb1135}{00758}} \textcolor{preprocessor}{\#define TPI\_FFSR\_TCPresent\_Msk             (0x1UL << TPI\_FFSR\_TCPresent\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00760}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaedf31fd453a878021b542b644e2869d2}{00760}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FtStopped\_Pos              1U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00761}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga1ab6c3abe1cf6311ee07e7c479ce5f78}{00761}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FtStopped\_Msk             (0x1UL << TPI\_FFSR\_FtStopped\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00763}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga542ca74a081588273e6d5275ba5da6bf}{00763}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FlInProg\_Pos               0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00764}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga63dfb09259893958962914fc3a9e3824}{00764}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FlInProg\_Msk              (0x1UL }\textcolor{comment}{/*<< TPI\_FFSR\_FlInProg\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00766}00766 \textcolor{comment}{/* TPI Formatter and Flush Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00767}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaa7ea11ba6ea75b541cd82e185c725b5b}{00767}} \textcolor{preprocessor}{\#define TPI\_FFCR\_TrigIn\_Pos                 8U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00768}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga360b413bc5da61f751546a7133c3e4dd}{00768}} \textcolor{preprocessor}{\#define TPI\_FFCR\_TrigIn\_Msk                (0x1UL << TPI\_FFCR\_TrigIn\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00770}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gac57b0b588a37a870573560bc6316cbcc}{00770}} \textcolor{preprocessor}{\#define TPI\_FFCR\_FOnMan\_Pos                 6U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00771}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga7aeb30af62d04e852a55c3bd64c1bd2c}{00771}} \textcolor{preprocessor}{\#define TPI\_FFCR\_FOnMan\_Msk                (0x1UL << TPI\_FFCR\_FOnMan\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00773}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga99e58a0960b275a773b245e2b69b9a64}{00773}} \textcolor{preprocessor}{\#define TPI\_FFCR\_EnFCont\_Pos                1U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00774}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga27d1ecf2e0ff496df03457a2a97cb2c9}{00774}} \textcolor{preprocessor}{\#define TPI\_FFCR\_EnFCont\_Msk               (0x1UL << TPI\_FFCR\_EnFCont\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00776}00776 \textcolor{comment}{/* TPI Periodic Synchronization Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00777}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga4235dcb941b49a9e8c1f7616dc210b38}{00777}} \textcolor{preprocessor}{\#define TPI\_PSCR\_PSCount\_Pos                0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00778}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga017e1a8b42c9fb4c525d41bafaca9262}{00778}} \textcolor{preprocessor}{\#define TPI\_PSCR\_PSCount\_Msk               (0x1FUL }\textcolor{comment}{/*<< TPI\_PSCR\_PSCount\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00780}00780 \textcolor{comment}{/* TPI Software Lock Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00781}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaca9783a5531fde10b57fb9817de37790}{00781}} \textcolor{preprocessor}{\#define TPI\_LSR\_nTT\_Pos                     1U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00782}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaabd6c342674f066772c9d35448a301e1}{00782}} \textcolor{preprocessor}{\#define TPI\_LSR\_nTT\_Msk                    (0x1UL << TPI\_LSR\_nTT\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00784}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga641c06d830dac7e2ff9971d95f2432a0}{00784}} \textcolor{preprocessor}{\#define TPI\_LSR\_SLK\_Pos                     1U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00785}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gab91c42714b86fe5d2b022fc8e5f3d0e6}{00785}} \textcolor{preprocessor}{\#define TPI\_LSR\_SLK\_Msk                    (0x1UL << TPI\_LSR\_SLK\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00787}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga94c8185149817f81a6ca689f89d8193c}{00787}} \textcolor{preprocessor}{\#define TPI\_LSR\_SLI\_Pos                     0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00788}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gace974ad6e051759bafcfea1b8189c606}{00788}} \textcolor{preprocessor}{\#define TPI\_LSR\_SLI\_Msk                    (0x1UL }\textcolor{comment}{/*<< TPI\_LSR\_SLI\_Pos*/}\textcolor{preprocessor}{)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00790}00790 \textcolor{comment}{/* TPI DEVID Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00791}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga9f46cf1a1708575f56d6b827766277f4}{00791}} \textcolor{preprocessor}{\#define TPI\_DEVID\_NRZVALID\_Pos             11U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00792}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gacecc8710a8f6a23a7d1d4f5674daf02a}{00792}} \textcolor{preprocessor}{\#define TPI\_DEVID\_NRZVALID\_Msk             (0x1UL << TPI\_DEVID\_NRZVALID\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00794}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga675534579d9e25477bb38970e3ef973c}{00794}} \textcolor{preprocessor}{\#define TPI\_DEVID\_MANCVALID\_Pos            10U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00795}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga4c3ee4b1a34ad1960a6b2d6e7e0ff942}{00795}} \textcolor{preprocessor}{\#define TPI\_DEVID\_MANCVALID\_Msk            (0x1UL << TPI\_DEVID\_MANCVALID\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00797}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga974cccf4c958b4a45cb71c7b5de39b7b}{00797}} \textcolor{preprocessor}{\#define TPI\_DEVID\_PTINVALID\_Pos             9U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00798}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga1ca84d62243e475836bba02516ba6b97}{00798}} \textcolor{preprocessor}{\#define TPI\_DEVID\_PTINVALID\_Msk            (0x1UL << TPI\_DEVID\_PTINVALID\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00800}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga3c7bb073c7ef96c2c3491c523fcb5bbe}{00800}} \textcolor{preprocessor}{\#define TPI\_DEVID\_FIFOSZ\_Pos                6U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00801}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gac7e718d8f239920d5b65e3eaa1c490df}{00801}} \textcolor{preprocessor}{\#define TPI\_DEVID\_FIFOSZ\_Msk               (0x7UL << TPI\_DEVID\_FIFOSZ\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00803}00803 \textcolor{comment}{/* TPI DEVTYPE Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00804}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga0c799ff892af5eb3162d152abc00af7a}{00804}} \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_SubType\_Pos             4U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00805}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga5b2fd7dddaf5f64855d9c0696acd65c1}{00805}} \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_SubType\_Msk            (0xFUL }\textcolor{comment}{/*<< TPI\_DEVTYPE\_SubType\_Pos*/}\textcolor{preprocessor}{)      }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00807}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga69c4892d332755a9f64c1680497cebdd}{00807}} \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_MajorType\_Pos           0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00808}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaecbceed6d08ec586403b37ad47b38c88}{00808}} \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_MajorType\_Msk          (0xFUL << TPI\_DEVTYPE\_MajorType\_Pos)         }\textcolor{comment}{/* end of group CMSIS\_TPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00811}00811 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00812}00812 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00813}00813 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00824}00824 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00825}00825 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00826}00826   \mbox{\hyperlink{core__armv8mbl_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t TYPE;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00827}00827   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CTRL;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00828}00828   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RNR;                    }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00829}00829   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RBAR;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00830}00830   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RLAR;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00831}00831         uint32\_t RESERVED0[7U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00832}00832   \textcolor{keyword}{union }\{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00833}00833   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t MAIR[2];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00834}00834   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00835}00835   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t MAIR0;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00836}00836   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t MAIR1;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00837}00837   \};}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00838}00838   \};}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00839}00839 \} MPU\_Type;}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00840}00840 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00841}00841 \textcolor{preprocessor}{\#define MPU\_TYPE\_RALIASES                  1U}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00842}00842 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00843}00843 \textcolor{comment}{/* MPU Type Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00844}00844 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Pos               16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00845}00845 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Msk               (0xFFUL << MPU\_TYPE\_IREGION\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00847}00847 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Pos                8U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00848}00848 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Msk               (0xFFUL << MPU\_TYPE\_DREGION\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00850}00850 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Pos               0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00851}00851 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Msk              (1UL }\textcolor{comment}{/*<< MPU\_TYPE\_SEPARATE\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00853}00853 \textcolor{comment}{/* MPU Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00854}00854 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Pos             2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00855}00855 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Msk            (1UL << MPU\_CTRL\_PRIVDEFENA\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00857}00857 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Pos               1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00858}00858 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Msk              (1UL << MPU\_CTRL\_HFNMIENA\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00860}00860 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00861}00861 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< MPU\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00863}00863 \textcolor{comment}{/* MPU Region Number Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00864}00864 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Pos                  0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00865}00865 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Msk                 (0xFFUL }\textcolor{comment}{/*<< MPU\_RNR\_REGION\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00867}00867 \textcolor{comment}{/* MPU Region Base Address Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00868}00868 \textcolor{preprocessor}{\#define MPU\_RBAR\_BASE\_Pos                   5U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00869}00869 \textcolor{preprocessor}{\#define MPU\_RBAR\_BASE\_Msk                  (0x7FFFFFFUL << MPU\_RBAR\_BASE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00871}00871 \textcolor{preprocessor}{\#define MPU\_RBAR\_SH\_Pos                     3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00872}00872 \textcolor{preprocessor}{\#define MPU\_RBAR\_SH\_Msk                    (0x3UL << MPU\_RBAR\_SH\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00874}00874 \textcolor{preprocessor}{\#define MPU\_RBAR\_AP\_Pos                     1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00875}00875 \textcolor{preprocessor}{\#define MPU\_RBAR\_AP\_Msk                    (0x3UL << MPU\_RBAR\_AP\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00877}00877 \textcolor{preprocessor}{\#define MPU\_RBAR\_XN\_Pos                     0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00878}00878 \textcolor{preprocessor}{\#define MPU\_RBAR\_XN\_Msk                    (01UL }\textcolor{comment}{/*<< MPU\_RBAR\_XN\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00880}00880 \textcolor{comment}{/* MPU Region Limit Address Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00881}00881 \textcolor{preprocessor}{\#define MPU\_RLAR\_LIMIT\_Pos                  5U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00882}00882 \textcolor{preprocessor}{\#define MPU\_RLAR\_LIMIT\_Msk                 (0x7FFFFFFUL << MPU\_RLAR\_LIMIT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00884}00884 \textcolor{preprocessor}{\#define MPU\_RLAR\_AttrIndx\_Pos               1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00885}00885 \textcolor{preprocessor}{\#define MPU\_RLAR\_AttrIndx\_Msk              (0x7UL << MPU\_RLAR\_AttrIndx\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00887}00887 \textcolor{preprocessor}{\#define MPU\_RLAR\_EN\_Pos                     0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00888}00888 \textcolor{preprocessor}{\#define MPU\_RLAR\_EN\_Msk                    (1UL }\textcolor{comment}{/*<< MPU\_RLAR\_EN\_Pos*/}\textcolor{preprocessor}{)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00890}00890 \textcolor{comment}{/* MPU Memory Attribute Indirection Register 0 Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00891}00891 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr3\_Pos                24U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00892}00892 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr3\_Msk                (0xFFUL << MPU\_MAIR0\_Attr3\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00894}00894 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr2\_Pos                16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00895}00895 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr2\_Msk                (0xFFUL << MPU\_MAIR0\_Attr2\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00897}00897 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr1\_Pos                 8U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00898}00898 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr1\_Msk                (0xFFUL << MPU\_MAIR0\_Attr1\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00900}00900 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr0\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00901}00901 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr0\_Msk                (0xFFUL }\textcolor{comment}{/*<< MPU\_MAIR0\_Attr0\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00903}00903 \textcolor{comment}{/* MPU Memory Attribute Indirection Register 1 Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00904}00904 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr7\_Pos                24U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00905}00905 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr7\_Msk                (0xFFUL << MPU\_MAIR1\_Attr7\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00907}00907 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr6\_Pos                16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00908}00908 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr6\_Msk                (0xFFUL << MPU\_MAIR1\_Attr6\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00910}00910 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr5\_Pos                 8U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00911}00911 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr5\_Msk                (0xFFUL << MPU\_MAIR1\_Attr5\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00913}00913 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr4\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00914}00914 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr4\_Msk                (0xFFUL }\textcolor{comment}{/*<< MPU\_MAIR1\_Attr4\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00917}00917 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00918}00918 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00919}00919 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00920}00920 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00931}00931 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00932}00932 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00933}00933   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CTRL;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00934}00934   \mbox{\hyperlink{core__armv8mbl_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t TYPE;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00935}00935 \textcolor{preprocessor}{\#if defined (\_\_SAUREGION\_PRESENT) \&\& (\_\_SAUREGION\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00936}00936   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RNR;                    }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00937}00937   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RBAR;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00938}00938   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RLAR;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00939}00939 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00940}00940 \} SAU\_Type;}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00941}00941 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00942}00942 \textcolor{comment}{/* SAU Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00943}00943 \textcolor{preprocessor}{\#define SAU\_CTRL\_ALLNS\_Pos                  1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00944}00944 \textcolor{preprocessor}{\#define SAU\_CTRL\_ALLNS\_Msk                 (1UL << SAU\_CTRL\_ALLNS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00946}00946 \textcolor{preprocessor}{\#define SAU\_CTRL\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00947}00947 \textcolor{preprocessor}{\#define SAU\_CTRL\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< SAU\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00949}00949 \textcolor{comment}{/* SAU Type Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00950}00950 \textcolor{preprocessor}{\#define SAU\_TYPE\_SREGION\_Pos                0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00951}00951 \textcolor{preprocessor}{\#define SAU\_TYPE\_SREGION\_Msk               (0xFFUL }\textcolor{comment}{/*<< SAU\_TYPE\_SREGION\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00953}00953 \textcolor{preprocessor}{\#if defined (\_\_SAUREGION\_PRESENT) \&\& (\_\_SAUREGION\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00954}00954 \textcolor{comment}{/* SAU Region Number Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00955}00955 \textcolor{preprocessor}{\#define SAU\_RNR\_REGION\_Pos                  0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00956}00956 \textcolor{preprocessor}{\#define SAU\_RNR\_REGION\_Msk                 (0xFFUL }\textcolor{comment}{/*<< SAU\_RNR\_REGION\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00958}00958 \textcolor{comment}{/* SAU Region Base Address Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00959}00959 \textcolor{preprocessor}{\#define SAU\_RBAR\_BADDR\_Pos                  5U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00960}00960 \textcolor{preprocessor}{\#define SAU\_RBAR\_BADDR\_Msk                 (0x7FFFFFFUL << SAU\_RBAR\_BADDR\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00962}00962 \textcolor{comment}{/* SAU Region Limit Address Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00963}00963 \textcolor{preprocessor}{\#define SAU\_RLAR\_LADDR\_Pos                  5U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00964}00964 \textcolor{preprocessor}{\#define SAU\_RLAR\_LADDR\_Msk                 (0x7FFFFFFUL << SAU\_RLAR\_LADDR\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00966}00966 \textcolor{preprocessor}{\#define SAU\_RLAR\_NSC\_Pos                    1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00967}00967 \textcolor{preprocessor}{\#define SAU\_RLAR\_NSC\_Msk                   (1UL << SAU\_RLAR\_NSC\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00969}00969 \textcolor{preprocessor}{\#define SAU\_RLAR\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00970}00970 \textcolor{preprocessor}{\#define SAU\_RLAR\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< SAU\_RLAR\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00972}00972 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_SAUREGION\_PRESENT) \&\& (\_\_SAUREGION\_PRESENT == 1U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00973}00973 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00975}00975 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00976}00976 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00977}00977 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00988}\mbox{\hyperlink{struct_core_debug___type}{00988}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00989}00989 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00990}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga94ca828091a9226ab6684fbf30e52909}{00990}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga94ca828091a9226ab6684fbf30e52909}{DHCSR}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00991}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gab74a9ec90ad18e4f7a20362d362b754a}{00991}}   \mbox{\hyperlink{core__armv8mbl_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gab74a9ec90ad18e4f7a20362d362b754a}{DCRSR}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00992}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad1dbd0dd98b6d9327f70545e0081ddbf}{00992}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad1dbd0dd98b6d9327f70545e0081ddbf}{DCRDR}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00993}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaa99de5f8c609f10c25ed51f57b2edd74}{00993}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaa99de5f8c609f10c25ed51f57b2edd74}{DEMCR}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00994}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga1defe18fe95571e383d754b13d3f6c51}{00994}}         uint32\_t RESERVED4[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00995}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga65047e5b8051fa0c84200f8229a155b3}{00995}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga65047e5b8051fa0c84200f8229a155b3}{DAUTHCTRL}};              }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00996}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga2916e1173ded6e0fc26e8445e72a6087}{00996}}   \mbox{\hyperlink{core__armv8mbl_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga2916e1173ded6e0fc26e8445e72a6087}{DSCSR}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00997}00997 \} \mbox{\hyperlink{struct_core_debug___type}{CoreDebug\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00998}00998 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l00999}00999 \textcolor{comment}{/* Debug Halting Control and Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01000}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{01000}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_DBGKEY\_Pos         16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01001}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}{01001}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_DBGKEY\_Msk         (0xFFFFUL << CoreDebug\_DHCSR\_DBGKEY\_Pos)       }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01003}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}{01003}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos   26U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01004}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gabe3254d40aaa482987ff31584d2a3240}{01004}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk   (1UL << CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01006}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{01006}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos     25U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01007}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}{01007}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk     (1UL << CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01009}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{01009}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos    24U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01010}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}{01010}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk    (1UL << CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos)       }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01012}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{01012}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_LOCKUP\_Pos       19U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01013}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}{01013}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_LOCKUP\_Msk       (1UL << CoreDebug\_DHCSR\_S\_LOCKUP\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01015}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{01015}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Pos        18U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01016}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}{01016}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Msk        (1UL << CoreDebug\_DHCSR\_S\_SLEEP\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01018}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{01018}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_HALT\_Pos         17U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01019}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}{01019}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_HALT\_Msk         (1UL << CoreDebug\_DHCSR\_S\_HALT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01021}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{01021}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_REGRDY\_Pos       16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01022}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}{01022}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_REGRDY\_Msk       (1UL << CoreDebug\_DHCSR\_S\_REGRDY\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01024}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{01024}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_MASKINTS\_Pos      3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01025}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}{01025}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_MASKINTS\_Msk     (1UL << CoreDebug\_DHCSR\_C\_MASKINTS\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01027}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{01027}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_STEP\_Pos          2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01028}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}{01028}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_STEP\_Msk         (1UL << CoreDebug\_DHCSR\_C\_STEP\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01030}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{01030}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_HALT\_Pos          1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01031}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}{01031}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_HALT\_Msk         (1UL << CoreDebug\_DHCSR\_C\_HALT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01033}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{01033}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos       0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01034}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}{01034}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk      (1UL }\textcolor{comment}{/*<< CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01036}01036 \textcolor{comment}{/* Debug Core Register Selector Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01037}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{01037}} \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGWnR\_Pos         16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01038}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}{01038}} \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGWnR\_Msk         (1UL << CoreDebug\_DCRSR\_REGWnR\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01040}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{01040}} \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGSEL\_Pos          0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01041}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}{01041}} \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGSEL\_Msk         (0x1FUL }\textcolor{comment}{/*<< CoreDebug\_DCRSR\_REGSEL\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01043}01043 \textcolor{comment}{/* Debug Exception and Monitor Control Register */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01044}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0cde79c4e741e1eed0513c1f985baeb9}{01044}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_DWTENA\_Pos         24U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01045}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2fcc0b8f174e85379d38e1cb74b8c627}{01045}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_DWTENA\_Msk         (1UL << CoreDebug\_DEMCR\_DWTENA\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01047}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{01047}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_HARDERR\_Pos     10U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01048}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}{01048}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_HARDERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_HARDERR\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01050}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{01050}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CORERESET\_Pos    0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01051}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}{01051}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CORERESET\_Msk   (1UL }\textcolor{comment}{/*<< CoreDebug\_DEMCR\_VC\_CORERESET\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01053}01053 \textcolor{comment}{/* Debug Authentication Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01054}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}{01054}} \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos  3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01055}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gadad0bf68d32cba49c1ea7534122c2752}{01055}} \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk (1UL << CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01057}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}{01057}} \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos  2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01058}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaabb5d6c750c9ec50254134ece2111dcd}{01058}} \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk (1UL << CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos)    }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01060}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}{01060}} \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos   1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01061}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1570f149a0f89f70fc2644a5842cbcb4}{01061}} \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk  (1UL << CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos)     }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01063}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}{01063}} \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos   0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01064}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaa043fd13768d57be320c682ca1c9b234}{01064}} \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk  (1UL }\textcolor{comment}{/*<< CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos*/}\textcolor{preprocessor}{) }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01066}01066 \textcolor{comment}{/* Debug Security Control and Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01067}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}{01067}} \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_CDS\_Pos            16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01068}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga083417245e1aa40e84a2b12433a15a6b}{01068}} \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_CDS\_Msk            (1UL << CoreDebug\_DSCSR\_CDS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01070}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}{01070}} \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_SBRSEL\_Pos          1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01071}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaaffe28a24f05446e55ba3d75bb6f4cd0}{01071}} \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_SBRSEL\_Msk         (1UL << CoreDebug\_DSCSR\_SBRSEL\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01073}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}{01073}} \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_SBRSELEN\_Pos        0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01074}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga5e5ed94cac1139165af161c008881805}{01074}} \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_SBRSELEN\_Msk       (1UL }\textcolor{comment}{/*<< CoreDebug\_DSCSR\_SBRSELEN\_Pos*/}\textcolor{preprocessor}{)      }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01092}\mbox{\hyperlink{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}{01092}} \textcolor{preprocessor}{\#define \_VAL2FLD(field, value)    (((uint32\_t)(value) << field \#\# \_Pos) \& field \#\# \_Msk)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01093}01093 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01100}\mbox{\hyperlink{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}{01100}} \textcolor{preprocessor}{\#define \_FLD2VAL(field, value)    (((uint32\_t)(value) \& field \#\# \_Msk) >> field \#\# \_Pos)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01101}01101 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01112}01112 \textcolor{comment}{/* Memory mapping of Core Hardware */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01113}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{01113}} \textcolor{preprocessor}{  \#define SCS\_BASE            (0xE000E000UL)                             }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01114}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gafdab534f961bf8935eb456cb7700dcd2}{01114}} \textcolor{preprocessor}{  \#define DWT\_BASE            (0xE0001000UL)                             }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01115}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga2b1eeff850a7e418844ca847145a1a68}{01115}} \textcolor{preprocessor}{  \#define TPI\_BASE            (0xE0040000UL)                             }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01116}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga680604dbcda9e9b31a1639fcffe5230b}{01116}} \textcolor{preprocessor}{  \#define CoreDebug\_BASE      (0xE000EDF0UL)                             }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01117}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga58effaac0b93006b756d33209e814646}{01117}} \textcolor{preprocessor}{  \#define SysTick\_BASE        (SCS\_BASE +  0x0010UL)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01118}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaa0288691785a5f868238e0468b39523d}{01118}} \textcolor{preprocessor}{  \#define NVIC\_BASE           (SCS\_BASE +  0x0100UL)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01119}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{01119}} \textcolor{preprocessor}{  \#define SCB\_BASE            (SCS\_BASE +  0x0D00UL)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01122}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{01122}} \textcolor{preprocessor}{  \#define SCB                 ((SCB\_Type       *)     SCB\_BASE         ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01123}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{01123}} \textcolor{preprocessor}{  \#define SysTick             ((SysTick\_Type   *)     SysTick\_BASE     ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01124}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{01124}} \textcolor{preprocessor}{  \#define NVIC                ((NVIC\_Type      *)     NVIC\_BASE        ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01125}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabbe5a060185e1d5afa3f85b14e10a6ce}{01125}} \textcolor{preprocessor}{  \#define DWT                 ((DWT\_Type       *)     DWT\_BASE         ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01126}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga8b4dd00016aed25a0ea54e9a9acd1239}{01126}} \textcolor{preprocessor}{  \#define TPI                 ((TPI\_Type       *)     TPI\_BASE         ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01127}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gab6e30a2b802d9021619dbb0be7f5d63d}{01127}} \textcolor{preprocessor}{  \#define CoreDebug           ((CoreDebug\_Type *)     CoreDebug\_BASE   ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01129}01129 \textcolor{preprocessor}{  \#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01130}01130 \textcolor{preprocessor}{    \#define MPU\_BASE          (SCS\_BASE +  0x0D90UL)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01131}01131 \textcolor{preprocessor}{    \#define MPU               ((MPU\_Type       *)     MPU\_BASE         ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01132}01132 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01133}01133 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01134}01134 \textcolor{preprocessor}{  \#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01135}01135 \textcolor{preprocessor}{    \#define SAU\_BASE          (SCS\_BASE +  0x0DD0UL)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01136}01136 \textcolor{preprocessor}{    \#define SAU               ((SAU\_Type       *)     SAU\_BASE         ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01137}01137 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01138}01138 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01139}01139 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01140}01140 \textcolor{preprocessor}{  \#define SCS\_BASE\_NS         (0xE002E000UL)                             }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01141}01141 \textcolor{preprocessor}{  \#define CoreDebug\_BASE\_NS   (0xE002EDF0UL)                             }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01142}01142 \textcolor{preprocessor}{  \#define SysTick\_BASE\_NS     (SCS\_BASE\_NS +  0x0010UL)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01143}01143 \textcolor{preprocessor}{  \#define NVIC\_BASE\_NS        (SCS\_BASE\_NS +  0x0100UL)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01144}01144 \textcolor{preprocessor}{  \#define SCB\_BASE\_NS         (SCS\_BASE\_NS +  0x0D00UL)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01146}01146 \textcolor{preprocessor}{  \#define SCB\_NS              ((SCB\_Type       *)     SCB\_BASE\_NS      ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01147}01147 \textcolor{preprocessor}{  \#define SysTick\_NS          ((SysTick\_Type   *)     SysTick\_BASE\_NS  ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01148}01148 \textcolor{preprocessor}{  \#define NVIC\_NS             ((NVIC\_Type      *)     NVIC\_BASE\_NS     ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01149}01149 \textcolor{preprocessor}{  \#define CoreDebug\_NS        ((CoreDebug\_Type *)     CoreDebug\_BASE\_NS) }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01151}01151 \textcolor{preprocessor}{  \#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01152}01152 \textcolor{preprocessor}{    \#define MPU\_BASE\_NS       (SCS\_BASE\_NS +  0x0D90UL)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01153}01153 \textcolor{preprocessor}{    \#define MPU\_NS            ((MPU\_Type       *)     MPU\_BASE\_NS      ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01154}01154 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01155}01155 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01156}01156 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01161}01161 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01162}01162 \textcolor{comment}{ *                Hardware Abstraction Layer}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01163}01163 \textcolor{comment}{  Core Function Interface contains:}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01164}01164 \textcolor{comment}{  -\/ Core NVIC Functions}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01165}01165 \textcolor{comment}{  -\/ Core SysTick Functions}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01166}01166 \textcolor{comment}{  -\/ Core Register Access Functions}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01167}01167 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01174}01174 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#   NVIC functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01182}01182 \textcolor{preprocessor}{\#ifdef CMSIS\_NVIC\_VIRTUAL}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01183}01183 \textcolor{preprocessor}{  \#ifndef CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01184}01184 \textcolor{preprocessor}{    \#define CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE "{}cmsis\_nvic\_virtual.h"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01185}01185 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01186}01186 \textcolor{preprocessor}{  \#include CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01187}01187 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01188}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0e798d5aec68cdd8263db86a76df788f}{01188}} \textcolor{preprocessor}{  \#define NVIC\_SetPriorityGrouping    \_\_NVIC\_SetPriorityGrouping}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01189}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga4eeb9214f2264fc23c34ad5de2d3fa11}{01189}} \textcolor{preprocessor}{  \#define NVIC\_GetPriorityGrouping    \_\_NVIC\_GetPriorityGrouping}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01190}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga57b3064413dbc7459d9646020fdd8bef}{01190}} \textcolor{preprocessor}{  \#define NVIC\_EnableIRQ              \_\_NVIC\_EnableIRQ}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01191}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga857de13232ec65dd15087eaa15bc4a69}{01191}} \textcolor{preprocessor}{  \#define NVIC\_GetEnableIRQ           \_\_NVIC\_GetEnableIRQ}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01192}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga73b4e251f59cab4e9a5e234aac02ae57}{01192}} \textcolor{preprocessor}{  \#define NVIC\_DisableIRQ             \_\_NVIC\_DisableIRQ}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01193}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gac608957a239466e9e0cbc30aa64feb3b}{01193}} \textcolor{preprocessor}{  \#define NVIC\_GetPendingIRQ          \_\_NVIC\_GetPendingIRQ}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01194}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga2b47e2e52cf5c48a5c3348636434b3ac}{01194}} \textcolor{preprocessor}{  \#define NVIC\_SetPendingIRQ          \_\_NVIC\_SetPendingIRQ}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01195}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga590cf113000a079b1f0ea3dcd5b5316c}{01195}} \textcolor{preprocessor}{  \#define NVIC\_ClearPendingIRQ        \_\_NVIC\_ClearPendingIRQ}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01196}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga58ad3f352f832235ab3b192ff4745320}{01196}} \textcolor{preprocessor}{  \#define NVIC\_GetActive              \_\_NVIC\_GetActive}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01197}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae0e9d0e2f7b6133828c71b57d4941c35}{01197}} \textcolor{preprocessor}{  \#define NVIC\_SetPriority            \_\_NVIC\_SetPriority}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01198}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaf59b9d0a791d2157abb319753953eceb}{01198}} \textcolor{preprocessor}{  \#define NVIC\_GetPriority            \_\_NVIC\_GetPriority}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01199}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga6aa0367d3642575610476bf0366f0c48}{01199}} \textcolor{preprocessor}{  \#define NVIC\_SystemReset            \_\_NVIC\_SystemReset}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01200}01200 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CMSIS\_NVIC\_VIRTUAL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01201}01201 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01202}01202 \textcolor{preprocessor}{\#ifdef CMSIS\_VECTAB\_VIRTUAL}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01203}01203 \textcolor{preprocessor}{  \#ifndef CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01204}01204 \textcolor{preprocessor}{    \#define CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE "{}cmsis\_vectab\_virtual.h"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01205}01205 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01206}01206 \textcolor{preprocessor}{  \#include CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01207}01207 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01208}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga804af63bb4c4c317387897431814775d}{01208}} \textcolor{preprocessor}{  \#define NVIC\_SetVector              \_\_NVIC\_SetVector}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01209}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga955eb1c33a3dcc62af11a8385e8c0fc8}{01209}} \textcolor{preprocessor}{  \#define NVIC\_GetVector              \_\_NVIC\_GetVector}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01210}01210 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* (CMSIS\_VECTAB\_VIRTUAL) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01211}01211 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01212}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga8045d905a5ca57437d8e6f71ffcb6df5}{01212}} \textcolor{preprocessor}{\#define NVIC\_USER\_IRQ\_OFFSET          16}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01213}01213 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01214}01214 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01215}01215 \textcolor{comment}{/* Special LR values for Secure/Non-\/Secure call handling and exception handling                                               */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01216}01216 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01217}01217 \textcolor{comment}{/* Function Return Payload (from ARMv8-\/M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01218}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gabaa62910bf89acc186ae998c611e64ab}{01218}} \textcolor{preprocessor}{\#define FNC\_RETURN                 (0xFEFFFFFFUL)     }\textcolor{comment}{/* bit [0] ignored when processing a branch                             */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01219}01219 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01220}01220 \textcolor{comment}{/* The following EXC\_RETURN mask values are used to evaluate the LR on exception entry */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01221}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga99e0c1c19f050880a8bd827a7f420bec}{01221}} \textcolor{preprocessor}{\#define EXC\_RETURN\_PREFIX          (0xFF000000UL)     }\textcolor{comment}{/* bits [31:24] set to indicate an EXC\_RETURN value                     */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01222}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga88711355d0196b1ffeb18c33e2c95360}{01222}} \textcolor{preprocessor}{\#define EXC\_RETURN\_S               (0x00000040UL)     }\textcolor{comment}{/* bit [6] stack used to push registers: 0=Non-\/secure 1=Secure          */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01223}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0a0f2c03b4aef2c02bdae044bda1324b}{01223}} \textcolor{preprocessor}{\#define EXC\_RETURN\_DCRS            (0x00000020UL)     }\textcolor{comment}{/* bit [5] stacking rules for called registers: 0=skipped 1=saved       */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01224}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga342b51c3eec59822bf206e24ef881a9e}{01224}} \textcolor{preprocessor}{\#define EXC\_RETURN\_FTYPE           (0x00000010UL)     }\textcolor{comment}{/* bit [4] allocate stack for floating-\/point context: 0=done 1=skipped  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01225}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gabb65f847769a7807395b2739cc9702d0}{01225}} \textcolor{preprocessor}{\#define EXC\_RETURN\_MODE            (0x00000008UL)     }\textcolor{comment}{/* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01226}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga686922b26c29eac540f53a6213627466}{01226}} \textcolor{preprocessor}{\#define EXC\_RETURN\_SPSEL           (0x00000002UL)     }\textcolor{comment}{/* bit [1] stack pointer used to restore context: 0=MSP 1=PSP           */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01227}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gac939dbf69d3063c76a28516a4ae84db7}{01227}} \textcolor{preprocessor}{\#define EXC\_RETURN\_ES              (0x00000001UL)     }\textcolor{comment}{/* bit [0] security state exception was taken to: 0=Non-\/secure 1=Secure */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01228}01228 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01229}01229 \textcolor{comment}{/* Integrity Signature (from ARMv8-\/M Architecture Reference Manual) for exception context stacking                            */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01230}01230 \textcolor{preprocessor}{\#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)  }\textcolor{comment}{/* Value for processors with floating-\/point extension:                  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01231}01231 \textcolor{preprocessor}{\#define EXC\_INTEGRITY\_SIGNATURE     (0xFEFA125AUL)     }\textcolor{comment}{/* bit [0] SFTC must match LR bit[4] EXC\_RETURN\_FTYPE                   */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01232}01232 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01233}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga7d1b21b2d863ccd9e23a3295b3173155}{01233}} \textcolor{preprocessor}{\#define EXC\_INTEGRITY\_SIGNATURE     (0xFEFA125BUL)     }\textcolor{comment}{/* Value for processors without floating-\/point extension                */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01234}01234 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01235}01235 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01236}01236 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01237}01237 \textcolor{comment}{/* Interrupt Priorities are WORD accessible only under Armv6-\/M                  */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01238}01238 \textcolor{comment}{/* The following MACROS handle generation of the register offset and byte masks */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01239}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{01239}} \textcolor{preprocessor}{\#define \_BIT\_SHIFT(IRQn)         (  ((((uint32\_t)(int32\_t)(IRQn))         )      \&  0x03UL) * 8UL)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01240}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaee4f7eb5d7e770ad51489dbceabb1755}{01240}} \textcolor{preprocessor}{\#define \_SHP\_IDX(IRQn)           ( (((((uint32\_t)(int32\_t)(IRQn)) \& 0x0FUL)-\/8UL) >>    2UL)      )}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01241}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga370ec4b1751a6a889d849747df3763a9}{01241}} \textcolor{preprocessor}{\#define \_IP\_IDX(IRQn)            (   (((uint32\_t)(int32\_t)(IRQn))                >>    2UL)      )}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01242}01242 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01243}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga6834dd8c9c59394f1b544b57665293a4}{01243}} \textcolor{preprocessor}{\#define \_\_NVIC\_SetPriorityGrouping(X) (void)(X)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01244}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae1de06155d072758b3453edb07d12459}{01244}} \textcolor{preprocessor}{\#define \_\_NVIC\_GetPriorityGrouping()  (0U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01245}01245 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01252}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga71227e1376cde11eda03fcb62f1b33ea}{01252}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga71227e1376cde11eda03fcb62f1b33ea}{\_\_NVIC\_EnableIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01253}01253 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01254}01254   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01255}01255   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01256}01256     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01257}01257   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01258}01258 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01259}01259 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01260}01260 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01269}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaaeb5e7cc0eaad4e2817272e7bf742083}{01269}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaaeb5e7cc0eaad4e2817272e7bf742083}{\_\_NVIC\_GetEnableIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01270}01270 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01271}01271   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01272}01272   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01273}01273     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01274}01274   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01275}01275   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01276}01276   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01277}01277     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01278}01278   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01279}01279 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01280}01280 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01281}01281 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01288}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae016e4c1986312044ee768806537d52f}{01288}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae016e4c1986312044ee768806537d52f}{\_\_NVIC\_DisableIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01289}01289 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01290}01290   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01291}01291   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01292}01292     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICER[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01293}01293     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01294}01294     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gae26c2b3961e702aeabc24d4984ebd369}{\_\_ISB}}();}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01295}01295   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01296}01296 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01297}01297 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01298}01298 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01307}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga5a92ca5fa801ad7adb92be7257ab9694}{01307}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga5a92ca5fa801ad7adb92be7257ab9694}{\_\_NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01308}01308 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01309}01309   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01310}01310   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01311}01311     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01312}01312   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01313}01313   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01314}01314   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01315}01315     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01316}01316   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01317}01317 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01318}01318 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01319}01319 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01326}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaabefdd4b790b9a7308929938c0c1e1ad}{01326}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaabefdd4b790b9a7308929938c0c1e1ad}{\_\_NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01327}01327 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01328}01328   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01329}01329   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01330}01330     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01331}01331   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01332}01332 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01333}01333 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01334}01334 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01341}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga562a86dbdf14827d0fee8fdafb04d191}{01341}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga562a86dbdf14827d0fee8fdafb04d191}{\_\_NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01342}01342 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01343}01343   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01344}01344   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01345}01345     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICPR[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01346}01346   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01347}01347 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01348}01348 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01349}01349 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01358}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaa2837003c28c45abf193fe5e8d27f593}{01358}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaa2837003c28c45abf193fe5e8d27f593}{\_\_NVIC\_GetActive}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01359}01359 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01360}01360   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01361}01361   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01362}01362     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IABR[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01363}01363   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01364}01364   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01365}01365   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01366}01366     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01367}01367   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01368}01368 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01369}01369 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01370}01370 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01371}01371 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01380}01380 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t NVIC\_GetTargetState(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01381}01381 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01382}01382   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01383}01383   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01384}01384     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01385}01385   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01386}01386   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01387}01387   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01388}01388     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01389}01389   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01390}01390 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01391}01391 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01392}01392 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01401}01401 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t NVIC\_SetTargetState(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01402}01402 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01403}01403   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01404}01404   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01405}01405     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn) >> 5UL)] |=  ((uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL)));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01406}01406     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01407}01407   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01408}01408   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01409}01409   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01410}01410     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01411}01411   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01412}01412 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01413}01413 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01414}01414 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01423}01423 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t NVIC\_ClearTargetState(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01424}01424 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01425}01425   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01426}01426   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01427}01427     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn) >> 5UL)] \&= \string~((uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL)));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01428}01428     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01429}01429   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01430}01430   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01431}01431   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01432}01432     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01433}01433   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01434}01434 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01435}01435 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01436}01436 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01437}01437 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01447}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga505338e23563a9c074910fb14e7d45fd}{01447}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga505338e23563a9c074910fb14e7d45fd}{\_\_NVIC\_SetPriority}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t priority)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01448}01448 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01449}01449   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01450}01450   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01451}01451     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IPR[\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga370ec4b1751a6a889d849747df3763a9}{\_IP\_IDX}}(IRQn)]  = ((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IPR[\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga370ec4b1751a6a889d849747df3763a9}{\_IP\_IDX}}(IRQn)]  \& \string~(0xFFUL << \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn))) |}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01452}01452        (((priority << (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL) << \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn)));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01453}01453   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01454}01454   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01455}01455   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01456}01456     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHPR[\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaee4f7eb5d7e770ad51489dbceabb1755}{\_SHP\_IDX}}(IRQn)] = ((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHPR[\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaee4f7eb5d7e770ad51489dbceabb1755}{\_SHP\_IDX}}(IRQn)] \& \string~(0xFFUL << \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn))) |}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01457}01457        (((priority << (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL) << \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn)));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01458}01458   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01459}01459 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01460}01460 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01461}01461 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01471}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaeb9dc99c8e7700668813144261b0bc73}{01471}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaeb9dc99c8e7700668813144261b0bc73}{\_\_NVIC\_GetPriority}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01472}01472 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01473}01473 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01474}01474   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01475}01475   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01476}01476     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IPR[ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga370ec4b1751a6a889d849747df3763a9}{\_IP\_IDX}}(IRQn)] >> \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn) ) \& (uint32\_t)0xFFUL) >> (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01477}01477   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01478}01478   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01479}01479   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01480}01480     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHPR[\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaee4f7eb5d7e770ad51489dbceabb1755}{\_SHP\_IDX}}(IRQn)] >> \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn) ) \& (uint32\_t)0xFFUL) >> (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01481}01481   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01482}01482 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01483}01483 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01484}01484 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01496}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gadb94ac5d892b376e4f3555ae0418ebac}{01496}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gadb94ac5d892b376e4f3555ae0418ebac}{NVIC\_EncodePriority}} (uint32\_t PriorityGroup, uint32\_t PreemptPriority, uint32\_t SubPriority)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01497}01497 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01498}01498   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);   \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01499}01499   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01500}01500   uint32\_t SubPriorityBits;}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01501}01501 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01502}01502   PreemptPriorityBits = ((7UL -\/ PriorityGroupTmp) > (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) ? (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) : (uint32\_t)(7UL -\/ PriorityGroupTmp);}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01503}01503   SubPriorityBits     = ((PriorityGroupTmp + (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) < (uint32\_t)7UL) ? (uint32\_t)0UL : (uint32\_t)((PriorityGroupTmp -\/ 7UL) + (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01504}01504 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01505}01505   \textcolor{keywordflow}{return} (}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01506}01506            ((PreemptPriority \& (uint32\_t)((1UL << (PreemptPriorityBits)) -\/ 1UL)) << SubPriorityBits) |}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01507}01507            ((SubPriority     \& (uint32\_t)((1UL << (SubPriorityBits    )) -\/ 1UL)))}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01508}01508          );}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01509}01509 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01510}01510 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01511}01511 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01523}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga3387607fd8a1a32cccd77d2ac672dd96}{01523}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga3387607fd8a1a32cccd77d2ac672dd96}{NVIC\_DecodePriority}} (uint32\_t Priority, uint32\_t PriorityGroup, uint32\_t* \textcolor{keyword}{const} pPreemptPriority, uint32\_t* \textcolor{keyword}{const} pSubPriority)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01524}01524 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01525}01525   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);   \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01526}01526   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01527}01527   uint32\_t SubPriorityBits;}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01528}01528 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01529}01529   PreemptPriorityBits = ((7UL -\/ PriorityGroupTmp) > (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) ? (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) : (uint32\_t)(7UL -\/ PriorityGroupTmp);}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01530}01530   SubPriorityBits     = ((PriorityGroupTmp + (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) < (uint32\_t)7UL) ? (uint32\_t)0UL : (uint32\_t)((PriorityGroupTmp -\/ 7UL) + (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01531}01531 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01532}01532   *pPreemptPriority = (Priority >> SubPriorityBits) \& (uint32\_t)((1UL << (PreemptPriorityBits)) -\/ 1UL);}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01533}01533   *pSubPriority     = (Priority                   ) \& (uint32\_t)((1UL << (SubPriorityBits    )) -\/ 1UL);}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01534}01534 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01535}01535 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01536}01536 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01547}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0df355460bc1783d58f9d72ee4884208}{01547}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0df355460bc1783d58f9d72ee4884208}{\_\_NVIC\_SetVector}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t vector)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01548}01548 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01549}01549 \textcolor{preprocessor}{\#if defined (\_\_VTOR\_PRESENT) \&\& (\_\_VTOR\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01550}01550   uint32\_t *vectors = (uint32\_t *)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01551}01551 \#\textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01552}01552   uint32\_t *vectors = (uint32\_t *)0x0U;}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01553}01553 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01554}01554   vectors[(int32\_t)IRQn + \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga8045d905a5ca57437d8e6f71ffcb6df5}{NVIC\_USER\_IRQ\_OFFSET}}] = vector;}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01555}01555 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01556}01556 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01557}01557 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01566}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga44b665d2afb708121d9b10c76ff00ee5}{01566}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga44b665d2afb708121d9b10c76ff00ee5}{\_\_NVIC\_GetVector}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01567}01567 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01568}01568 \textcolor{preprocessor}{\#if defined (\_\_VTOR\_PRESENT) \&\& (\_\_VTOR\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01569}01569   uint32\_t *vectors = (uint32\_t *)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01570}01570 \#\textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01571}01571   uint32\_t *vectors = (uint32\_t *)0x0U;}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01572}01572 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01573}01573   \textcolor{keywordflow}{return} vectors[(int32\_t)IRQn + \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga8045d905a5ca57437d8e6f71ffcb6df5}{NVIC\_USER\_IRQ\_OFFSET}}];}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01574}01574 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01575}01575 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01576}01576 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01581}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0d9aa2d30fa54b41eb780c16e35b676c}{01581}} \mbox{\hyperlink{cmsis__armcc_8h_a153a4a31b276a9758959580538720a51}{\_\_NO\_RETURN}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0d9aa2d30fa54b41eb780c16e35b676c}{\_\_NVIC\_SystemReset}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01582}01582 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01583}01583   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure all outstanding memory accesses included}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01584}01584 \textcolor{comment}{                                                                       buffered write are completed before reset */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01585}01585   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR  = ((0x5FAUL << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}}) |}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01586}01586                  \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{SCB\_AIRCR\_SYSRESETREQ\_Msk}});}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01587}01587   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure completion of memory access */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01588}01588 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01589}01589   \textcolor{keywordflow}{for}(;;)                                                           \textcolor{comment}{/* wait until reset */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01590}01590   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01591}01591     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gabd585ddc865fb9b7f2493af1eee1a572}{\_\_NOP}}();}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01592}01592   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01593}01593 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01594}01594 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01595}01595 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01602}01602 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_NVIC\_EnableIRQ\_NS(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01603}01603 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01604}01604   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01605}01605   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01606}01606     NVIC\_NS-\/>ISER[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01607}01607   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01608}01608 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01609}01609 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01610}01610 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01619}01619 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t TZ\_NVIC\_GetEnableIRQ\_NS(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01620}01620 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01621}01621   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01622}01622   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01623}01623     \textcolor{keywordflow}{return}((uint32\_t)(((NVIC\_NS-\/>ISER[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01624}01624   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01625}01625   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01626}01626   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01627}01627     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01628}01628   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01629}01629 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01630}01630 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01631}01631 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01638}01638 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_NVIC\_DisableIRQ\_NS(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01639}01639 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01640}01640   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01641}01641   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01642}01642     NVIC\_NS-\/>ICER[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01643}01643   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01644}01644 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01645}01645 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01646}01646 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01655}01655 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t TZ\_NVIC\_GetPendingIRQ\_NS(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01656}01656 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01657}01657   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01658}01658   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01659}01659     \textcolor{keywordflow}{return}((uint32\_t)(((NVIC\_NS-\/>ISPR[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01660}01660   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01661}01661   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01662}01662   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01663}01663     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01664}01664   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01665}01665 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01666}01666 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01667}01667 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01674}01674 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_NVIC\_SetPendingIRQ\_NS(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01675}01675 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01676}01676   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01677}01677   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01678}01678     NVIC\_NS-\/>ISPR[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01679}01679   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01680}01680 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01681}01681 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01682}01682 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01689}01689 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_NVIC\_ClearPendingIRQ\_NS(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01690}01690 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01691}01691   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01692}01692   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01693}01693     NVIC\_NS-\/>ICPR[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01694}01694   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01695}01695 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01696}01696 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01697}01697 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01706}01706 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t TZ\_NVIC\_GetActive\_NS(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01707}01707 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01708}01708   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01709}01709   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01710}01710     \textcolor{keywordflow}{return}((uint32\_t)(((NVIC\_NS-\/>IABR[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01711}01711   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01712}01712   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01713}01713   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01714}01714     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01715}01715   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01716}01716 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01717}01717 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01718}01718 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01728}01728 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_NVIC\_SetPriority\_NS(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t priority)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01729}01729 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01730}01730   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01731}01731   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01732}01732     NVIC\_NS-\/>IPR[\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga370ec4b1751a6a889d849747df3763a9}{\_IP\_IDX}}(IRQn)]  = ((uint32\_t)(NVIC\_NS-\/>IPR[\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga370ec4b1751a6a889d849747df3763a9}{\_IP\_IDX}}(IRQn)]  \& \string~(0xFFUL << \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn))) |}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01733}01733        (((priority << (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL) << \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn)));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01734}01734   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01735}01735   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01736}01736   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01737}01737     SCB\_NS-\/>SHPR[\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaee4f7eb5d7e770ad51489dbceabb1755}{\_SHP\_IDX}}(IRQn)] = ((uint32\_t)(SCB\_NS-\/>SHPR[\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaee4f7eb5d7e770ad51489dbceabb1755}{\_SHP\_IDX}}(IRQn)] \& \string~(0xFFUL << \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn))) |}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01738}01738        (((priority << (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL) << \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn)));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01739}01739   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01740}01740 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01741}01741 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01742}01742 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01751}01751 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t TZ\_NVIC\_GetPriority\_NS(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01752}01752 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01753}01753 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01754}01754   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01755}01755   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01756}01756     \textcolor{keywordflow}{return}((uint32\_t)(((NVIC\_NS-\/>IPR[ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga370ec4b1751a6a889d849747df3763a9}{\_IP\_IDX}}(IRQn)] >> \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn) ) \& (uint32\_t)0xFFUL) >> (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01757}01757   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01758}01758   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01759}01759   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01760}01760     \textcolor{keywordflow}{return}((uint32\_t)(((SCB\_NS-\/>SHPR[\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaee4f7eb5d7e770ad51489dbceabb1755}{\_SHP\_IDX}}(IRQn)] >> \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn) ) \& (uint32\_t)0xFFUL) >> (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01761}01761   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01762}01762 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01763}01763 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*  defined (\_\_ARM\_FEATURE\_CMSE) \&\&(\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01764}01764 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01767}01767 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  MPU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01768}01768 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01769}01769 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01770}01770 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01771}01771 \textcolor{preprocessor}{\#include "{}../../../Libraries/CMSIS/Include/mpu\_armv8.h"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01772}01772 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01773}01773 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01774}01774 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01775}01775 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  FPU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01791}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga6bcad99ce80a0e7e4ddc6f2379081756}{01791}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga6bcad99ce80a0e7e4ddc6f2379081756}{SCB\_GetFPUType}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01792}01792 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01793}01793     \textcolor{keywordflow}{return} 0U;           \textcolor{comment}{/* No FPU */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01794}01794 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01795}01795 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01796}01796 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01801}01801 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#   SAU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01809}01809 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01810}01810 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01815}01815 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_SAU\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01816}01816 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01817}01817     SAU-\/>CTRL |=  (SAU\_CTRL\_ENABLE\_Msk);}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01818}01818 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01819}01819 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01820}01820 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01821}01821 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01826}01826 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_SAU\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01827}01827 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01828}01828     SAU-\/>CTRL \&= \string~(SAU\_CTRL\_ENABLE\_Msk);}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01829}01829 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01830}01830 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01831}01831 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01832}01832 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01838}01838 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#    SysTick function  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01846}01846 \textcolor{preprocessor}{\#if defined (\_\_Vendor\_SysTickConfig) \&\& (\_\_Vendor\_SysTickConfig == 0U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01847}01847 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01859}01859 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t SysTick\_Config(uint32\_t ticks)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01860}01860 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01861}01861   \textcolor{keywordflow}{if} ((ticks -\/ 1UL) > \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01862}01862   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01863}01863     \textcolor{keywordflow}{return} (1UL);                                                   \textcolor{comment}{/* Reload value impossible */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01864}01864   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01865}01865 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01866}01866   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>LOAD  = (uint32\_t)(ticks -\/ 1UL);                         \textcolor{comment}{/* set reload register */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01867}01867   \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae0e9d0e2f7b6133828c71b57d4941c35}{NVIC\_SetPriority}} (\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}, (1UL << \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) -\/ 1UL); \textcolor{comment}{/* set Priority for Systick Interrupt */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01868}01868   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>VAL   = 0UL;                                             \textcolor{comment}{/* Load the SysTick Counter Value */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01869}01869   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL  = \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}} |}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01870}01870                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}   |}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01871}01871                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};                         \textcolor{comment}{/* Enable SysTick IRQ and SysTick Timer */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01872}01872   \textcolor{keywordflow}{return} (0UL);                                                     \textcolor{comment}{/* Function successful */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01873}01873 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01874}01874 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01875}01875 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01888}01888 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t TZ\_SysTick\_Config\_NS(uint32\_t ticks)}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01889}01889 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01890}01890   \textcolor{keywordflow}{if} ((ticks -\/ 1UL) > \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01891}01891   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01892}01892     \textcolor{keywordflow}{return} (1UL);                                                         \textcolor{comment}{/* Reload value impossible */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01893}01893   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01894}01894 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01895}01895   SysTick\_NS-\/>LOAD  = (uint32\_t)(ticks -\/ 1UL);                            \textcolor{comment}{/* set reload register */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01896}01896   TZ\_NVIC\_SetPriority\_NS (\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}, (1UL << \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) -\/ 1UL); \textcolor{comment}{/* set Priority for Systick Interrupt */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01897}01897   SysTick\_NS-\/>VAL   = 0UL;                                                \textcolor{comment}{/* Load the SysTick Counter Value */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01898}01898   SysTick\_NS-\/>CTRL  = \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}} |}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01899}01899                       \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}   |}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01900}01900                       \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};                            \textcolor{comment}{/* Enable SysTick IRQ and SysTick Timer */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01901}01901   \textcolor{keywordflow}{return} (0UL);                                                           \textcolor{comment}{/* Function successful */}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01902}01902 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01903}01903 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01904}01904 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01905}01905 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01906}01906 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01912}01912 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01913}01913 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01914}01914 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01915}01915 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01916}01916 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_ARMV8MBL\_H\_DEPENDANT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01917}01917 }
\DoxyCodeLine{\Hypertarget{core__armv8mbl_8h_source_l01918}01918 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CMSIS\_GENERIC */}\textcolor{preprocessor}{}}

\end{DoxyCode}
