Protel Design System Design Rule Check
PCB File : C:\Users\Usuario\Desktop\Developments\2024-1S\Digital-Desing\Hardware\Bicycle_Project\Bicycle_Project.PcbDoc
Date     : 3/23/2024
Time     : 10:22:40 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=7mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) ((InNet('D_N') OR InNet('D_P') OR InNet('USB_D_N') OR InNet('USB_D_P'))),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=200mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=12mil) (Max=1000mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=12mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=3mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.28mil < 3mil) Between Pad U300-1(1065.787mil,610.787mil) on Top Layer And Pad U300-2(1085.473mil,598.976mil) on Top Layer [Top Solder] Mask Sliver [0.28mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.28mil < 3mil) Between Pad U300-1(1065.787mil,610.787mil) on Top Layer And Pad U300-20(1053.976mil,630.472mil) on Top Layer [Top Solder] Mask Sliver [0.28mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.28mil < 3mil) Between Pad U300-10(1176.024mil,689.528mil) on Top Layer And Pad U300-11(1164.213mil,709.213mil) on Top Layer [Top Solder] Mask Sliver [0.28mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.494mil < 3mil) Between Pad U300-10(1176.024mil,689.528mil) on Top Layer And Pad U300-21(1115mil,660mil) on Top Layer [Top Solder] Mask Sliver [1.494mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.685mil < 3mil) Between Pad U300-10(1176.024mil,689.528mil) on Top Layer And Pad U300-9(1176.024mil,669.842mil) on Top Layer [Top Solder] Mask Sliver [0.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.28mil < 3mil) Between Pad U300-11(1164.213mil,709.213mil) on Top Layer And Pad U300-12(1144.527mil,721.024mil) on Top Layer [Top Solder] Mask Sliver [0.28mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.685mil < 3mil) Between Pad U300-12(1144.527mil,721.024mil) on Top Layer And Pad U300-13(1124.842mil,721.024mil) on Top Layer [Top Solder] Mask Sliver [0.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.494mil < 3mil) Between Pad U300-12(1144.527mil,721.024mil) on Top Layer And Pad U300-21(1115mil,660mil) on Top Layer [Top Solder] Mask Sliver [1.494mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.685mil < 3mil) Between Pad U300-13(1124.842mil,721.024mil) on Top Layer And Pad U300-14(1105.158mil,721.024mil) on Top Layer [Top Solder] Mask Sliver [0.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mil < 3mil) Between Pad U300-13(1124.842mil,721.024mil) on Top Layer And Pad U300-21(1115mil,660mil) on Top Layer [Top Solder] Mask Sliver [0.091mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.28mil < 3mil) Between Pad U300-14(1105.158mil,721.024mil) on Top Layer And Pad U300-15(1085.473mil,721.024mil) on Top Layer [Top Solder] Mask Sliver [0.28mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mil < 3mil) Between Pad U300-14(1105.158mil,721.024mil) on Top Layer And Pad U300-21(1115mil,660mil) on Top Layer [Top Solder] Mask Sliver [0.091mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.217mil < 3mil) Between Pad U300-15(1085.473mil,721.024mil) on Top Layer And Pad U300-21(1115mil,660mil) on Top Layer [Top Solder] Mask Sliver [1.217mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.28mil < 3mil) Between Pad U300-16(1065.787mil,709.213mil) on Top Layer And Pad U300-17(1053.976mil,689.528mil) on Top Layer [Top Solder] Mask Sliver [0.28mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.685mil < 3mil) Between Pad U300-17(1053.976mil,689.528mil) on Top Layer And Pad U300-18(1053.976mil,669.842mil) on Top Layer [Top Solder] Mask Sliver [0.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.494mil < 3mil) Between Pad U300-17(1053.976mil,689.528mil) on Top Layer And Pad U300-21(1115mil,660mil) on Top Layer [Top Solder] Mask Sliver [1.494mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.685mil < 3mil) Between Pad U300-18(1053.976mil,669.842mil) on Top Layer And Pad U300-19(1053.976mil,650.158mil) on Top Layer [Top Solder] Mask Sliver [0.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mil < 3mil) Between Pad U300-18(1053.976mil,669.842mil) on Top Layer And Pad U300-21(1115mil,660mil) on Top Layer [Top Solder] Mask Sliver [0.091mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.685mil < 3mil) Between Pad U300-19(1053.976mil,650.158mil) on Top Layer And Pad U300-20(1053.976mil,630.472mil) on Top Layer [Top Solder] Mask Sliver [0.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mil < 3mil) Between Pad U300-19(1053.976mil,650.158mil) on Top Layer And Pad U300-21(1115mil,660mil) on Top Layer [Top Solder] Mask Sliver [0.091mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.494mil < 3mil) Between Pad U300-2(1085.473mil,598.976mil) on Top Layer And Pad U300-21(1115mil,660mil) on Top Layer [Top Solder] Mask Sliver [1.494mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.685mil < 3mil) Between Pad U300-2(1085.473mil,598.976mil) on Top Layer And Pad U300-3(1105.158mil,598.976mil) on Top Layer [Top Solder] Mask Sliver [0.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.494mil < 3mil) Between Pad U300-20(1053.976mil,630.472mil) on Top Layer And Pad U300-21(1115mil,660mil) on Top Layer [Top Solder] Mask Sliver [1.494mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mil < 3mil) Between Pad U300-21(1115mil,660mil) on Top Layer And Pad U300-3(1105.158mil,598.976mil) on Top Layer [Top Solder] Mask Sliver [0.091mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mil < 3mil) Between Pad U300-21(1115mil,660mil) on Top Layer And Pad U300-4(1124.842mil,598.976mil) on Top Layer [Top Solder] Mask Sliver [0.091mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.494mil < 3mil) Between Pad U300-21(1115mil,660mil) on Top Layer And Pad U300-5(1144.527mil,598.976mil) on Top Layer [Top Solder] Mask Sliver [1.494mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.494mil < 3mil) Between Pad U300-21(1115mil,660mil) on Top Layer And Pad U300-7(1176.024mil,630.472mil) on Top Layer [Top Solder] Mask Sliver [1.494mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mil < 3mil) Between Pad U300-21(1115mil,660mil) on Top Layer And Pad U300-8(1176.024mil,650.158mil) on Top Layer [Top Solder] Mask Sliver [0.091mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.685mil < 3mil) Between Pad U300-3(1105.158mil,598.976mil) on Top Layer And Pad U300-4(1124.842mil,598.976mil) on Top Layer [Top Solder] Mask Sliver [0.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.685mil < 3mil) Between Pad U300-4(1124.842mil,598.976mil) on Top Layer And Pad U300-5(1144.527mil,598.976mil) on Top Layer [Top Solder] Mask Sliver [0.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.28mil < 3mil) Between Pad U300-5(1144.527mil,598.976mil) on Top Layer And Pad U300-6(1164.213mil,610.787mil) on Top Layer [Top Solder] Mask Sliver [0.28mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.28mil < 3mil) Between Pad U300-6(1164.213mil,610.787mil) on Top Layer And Pad U300-7(1176.024mil,630.472mil) on Top Layer [Top Solder] Mask Sliver [0.28mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.685mil < 3mil) Between Pad U300-7(1176.024mil,630.472mil) on Top Layer And Pad U300-8(1176.024mil,650.158mil) on Top Layer [Top Solder] Mask Sliver [0.685mil]
Rule Violations :33

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.274mil < 10mil) Between Arc (1184.941mil,2237.246mil) on Top Overlay And Pad D400-1(1230.945mil,2231.807mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.274mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1184.941mil,2237.246mil) on Top Overlay And Pad R402-2(1161.5mil,2243.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.182mil < 10mil) Between Arc (1245mil,1090mil) on Top Overlay And Pad C208-1(1282.948mil,1118.112mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.274mil < 10mil) Between Arc (205.059mil,2156.254mil) on Top Overlay And Pad D401-1(159.055mil,2161.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.274mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (205.059mil,2156.254mil) on Top Overlay And Pad R411-1(230.705mil,2146.368mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.877mil < 10mil) Between Arc (880mil,570mil) on Top Overlay And Pad U301-1(879.882mil,542.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.877mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C100-1(652.589mil,947.121mil) on Top Layer And Text "SW100" (589mil,928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C100-1(652.589mil,947.121mil) on Top Layer And Track (677.589mil,927.121mil)(691.589mil,927.121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C100-1(652.589mil,947.121mil) on Top Layer And Track (677.589mil,967.121mil)(691.589mil,967.121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C100-2(715.589mil,947.121mil) on Top Layer And Text "SW100" (589mil,928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C100-2(715.589mil,947.121mil) on Top Layer And Track (677.589mil,927.121mil)(691.589mil,927.121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C100-2(715.589mil,947.121mil) on Top Layer And Track (677.589mil,967.121mil)(691.589mil,967.121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C200-1(1238.5mil,515mil) on Top Layer And Text "FB200" (1221mil,499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C200-1(1238.5mil,515mil) on Top Layer And Track (1263.5mil,495mil)(1277.5mil,495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C200-1(1238.5mil,515mil) on Top Layer And Track (1263.5mil,535mil)(1277.5mil,535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C200-2(1301.5mil,515mil) on Top Layer And Text "FB200" (1221mil,499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C200-2(1301.5mil,515mil) on Top Layer And Track (1263.5mil,495mil)(1277.5mil,495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C200-2(1301.5mil,515mil) on Top Layer And Track (1263.5mil,535mil)(1277.5mil,535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C201-1(1238.5mil,585mil) on Top Layer And Text "C200" (1221mil,564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C201-1(1238.5mil,585mil) on Top Layer And Track (1263.5mil,565mil)(1277.5mil,565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C201-1(1238.5mil,585mil) on Top Layer And Track (1263.5mil,605mil)(1277.5mil,605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C201-2(1301.5mil,585mil) on Top Layer And Text "C200" (1221mil,564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C201-2(1301.5mil,585mil) on Top Layer And Track (1263.5mil,565mil)(1277.5mil,565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C201-2(1301.5mil,585mil) on Top Layer And Track (1263.5mil,605mil)(1277.5mil,605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C202-1(1240mil,650mil) on Top Layer And Text "C201" (1221mil,634mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C202-1(1240mil,650mil) on Top Layer And Track (1265mil,630mil)(1279mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C202-1(1240mil,650mil) on Top Layer And Track (1265mil,670mil)(1279mil,670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C202-2(1303mil,650mil) on Top Layer And Text "C201" (1221mil,634mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C202-2(1303mil,650mil) on Top Layer And Track (1265mil,630mil)(1279mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C202-2(1303mil,650mil) on Top Layer And Track (1265mil,670mil)(1279mil,670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C203-1(423.5mil,1051.5mil) on Top Layer And Track (403.5mil,1012.5mil)(403.5mil,1026.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C203-1(423.5mil,1051.5mil) on Top Layer And Track (443.5mil,1012.5mil)(443.5mil,1026.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C203-2(423.5mil,988.5mil) on Top Layer And Track (403.5mil,1012.5mil)(403.5mil,1026.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C203-2(423.5mil,988.5mil) on Top Layer And Track (443.5mil,1012.5mil)(443.5mil,1026.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C204-1(486.75mil,1050mil) on Top Layer And Track (466.75mil,1011mil)(466.75mil,1025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C204-1(486.75mil,1050mil) on Top Layer And Track (506.75mil,1011mil)(506.75mil,1025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C204-2(486.75mil,987mil) on Top Layer And Track (466.75mil,1011mil)(466.75mil,1025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C204-2(486.75mil,987mil) on Top Layer And Track (506.75mil,1011mil)(506.75mil,1025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C205-1(1282.948mil,1338.112mil) on Top Layer And Text "C206" (1265mil,1312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C205-1(1282.948mil,1338.112mil) on Top Layer And Track (1307.948mil,1318.112mil)(1321.948mil,1318.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C205-1(1282.948mil,1338.112mil) on Top Layer And Track (1307.948mil,1358.112mil)(1321.948mil,1358.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C205-2(1345.948mil,1338.112mil) on Top Layer And Text "C206" (1265mil,1312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C205-2(1345.948mil,1338.112mil) on Top Layer And Track (1307.948mil,1318.112mil)(1321.948mil,1318.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C205-2(1345.948mil,1338.112mil) on Top Layer And Track (1307.948mil,1358.112mil)(1321.948mil,1358.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C206-1(1282.948mil,1263.112mil) on Top Layer And Text "C207" (1265mil,1237mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C206-1(1282.948mil,1263.112mil) on Top Layer And Track (1307.948mil,1243.112mil)(1321.948mil,1243.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C206-1(1282.948mil,1263.112mil) on Top Layer And Track (1307.948mil,1283.112mil)(1321.948mil,1283.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C206-2(1345.948mil,1263.112mil) on Top Layer And Text "C207" (1265mil,1237mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C206-2(1345.948mil,1263.112mil) on Top Layer And Track (1307.948mil,1243.112mil)(1321.948mil,1243.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C206-2(1345.948mil,1263.112mil) on Top Layer And Track (1307.948mil,1283.112mil)(1321.948mil,1283.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C207-1(1282.948mil,1188.112mil) on Top Layer And Text "C208" (1265mil,1167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C207-1(1282.948mil,1188.112mil) on Top Layer And Track (1307.948mil,1168.112mil)(1321.948mil,1168.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C207-1(1282.948mil,1188.112mil) on Top Layer And Track (1307.948mil,1208.112mil)(1321.948mil,1208.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C207-2(1345.948mil,1188.112mil) on Top Layer And Text "C208" (1265mil,1167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C207-2(1345.948mil,1188.112mil) on Top Layer And Track (1307.948mil,1168.112mil)(1321.948mil,1168.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C207-2(1345.948mil,1188.112mil) on Top Layer And Track (1307.948mil,1208.112mil)(1321.948mil,1208.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C208-1(1282.948mil,1118.112mil) on Top Layer And Text "C209" (1265mil,1087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C208-1(1282.948mil,1118.112mil) on Top Layer And Track (1307.948mil,1098.112mil)(1321.948mil,1098.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C208-1(1282.948mil,1118.112mil) on Top Layer And Track (1307.948mil,1138.112mil)(1321.948mil,1138.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C208-2(1345.948mil,1118.112mil) on Top Layer And Text "C209" (1265mil,1087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C208-2(1345.948mil,1118.112mil) on Top Layer And Track (1307.948mil,1098.112mil)(1321.948mil,1098.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C208-2(1345.948mil,1118.112mil) on Top Layer And Track (1307.948mil,1138.112mil)(1321.948mil,1138.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C209-1(1282.948mil,1038.112mil) on Top Layer And Text "R100" (1266mil,1009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C209-1(1282.948mil,1038.112mil) on Top Layer And Track (1307.948mil,1018.112mil)(1321.948mil,1018.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C209-1(1282.948mil,1038.112mil) on Top Layer And Track (1307.948mil,1058.112mil)(1321.948mil,1058.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C209-2(1345.948mil,1038.112mil) on Top Layer And Text "R100" (1266mil,1009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C209-2(1345.948mil,1038.112mil) on Top Layer And Track (1307.948mil,1018.112mil)(1321.948mil,1018.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C209-2(1345.948mil,1038.112mil) on Top Layer And Track (1307.948mil,1058.112mil)(1321.948mil,1058.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C401-1(793.73mil,1573.643mil) on Top Layer And Track (773.73mil,1598.643mil)(773.73mil,1612.643mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C401-1(793.73mil,1573.643mil) on Top Layer And Track (813.73mil,1598.643mil)(813.73mil,1612.643mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C401-2(793.73mil,1636.643mil) on Top Layer And Track (773.73mil,1598.643mil)(773.73mil,1612.643mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C401-2(793.73mil,1636.643mil) on Top Layer And Track (813.73mil,1598.643mil)(813.73mil,1612.643mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C402-1(1116mil,1571.5mil) on Top Layer And Track (1096mil,1596.5mil)(1096mil,1610.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C402-1(1116mil,1571.5mil) on Top Layer And Track (1136mil,1596.5mil)(1136mil,1610.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C402-2(1116mil,1634.5mil) on Top Layer And Track (1096mil,1596.5mil)(1096mil,1610.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C402-2(1116mil,1634.5mil) on Top Layer And Track (1136mil,1596.5mil)(1136mil,1610.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D200-1(152.008mil,680mil) on Top Layer And Text "J202" (23mil,635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad D200-1(152.008mil,680mil) on Top Layer And Track (116.575mil,661.315mil)(116.575mil,698.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.406mil < 10mil) Between Pad D200-1(152.008mil,680mil) on Top Layer And Track (175.63mil,650.472mil)(254.37mil,650.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.377mil < 10mil) Between Pad D200-1(152.008mil,680mil) on Top Layer And Track (175.63mil,709.499mil)(254.37mil,709.499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.406mil < 10mil) Between Pad D200-2(277.992mil,680mil) on Top Layer And Track (175.63mil,650.472mil)(254.37mil,650.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.377mil < 10mil) Between Pad D200-2(277.992mil,680mil) on Top Layer And Track (175.63mil,709.499mil)(254.37mil,709.499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad D201-1(482.008mil,465mil) on Top Layer And Track (446.575mil,446.315mil)(446.575mil,483.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.406mil < 10mil) Between Pad D201-1(482.008mil,465mil) on Top Layer And Track (505.63mil,435.472mil)(584.37mil,435.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.377mil < 10mil) Between Pad D201-1(482.008mil,465mil) on Top Layer And Track (505.63mil,494.499mil)(584.37mil,494.499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.406mil < 10mil) Between Pad D201-2(607.992mil,465mil) on Top Layer And Track (505.63mil,435.472mil)(584.37mil,435.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.377mil < 10mil) Between Pad D201-2(607.992mil,465mil) on Top Layer And Track (505.63mil,494.499mil)(584.37mil,494.499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D202-1(152.008mil,760mil) on Top Layer And Text "D200" (119mil,737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad D202-1(152.008mil,760mil) on Top Layer And Track (116.575mil,741.315mil)(116.575mil,778.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.406mil < 10mil) Between Pad D202-1(152.008mil,760mil) on Top Layer And Track (175.63mil,730.472mil)(254.37mil,730.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.377mil < 10mil) Between Pad D202-1(152.008mil,760mil) on Top Layer And Track (175.63mil,789.499mil)(254.37mil,789.499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.406mil < 10mil) Between Pad D202-2(277.992mil,760mil) on Top Layer And Track (175.63mil,730.472mil)(254.37mil,730.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.377mil < 10mil) Between Pad D202-2(277.992mil,760mil) on Top Layer And Track (175.63mil,789.499mil)(254.37mil,789.499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.473mil < 10mil) Between Pad D300-1(870mil,728.307mil) on Top Layer And Track (832mil,607mil)(832mil,763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.103mil < 10mil) Between Pad D300-1(870mil,728.307mil) on Top Layer And Track (832mil,763mil)(907mil,763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.338mil < 10mil) Between Pad D300-1(870mil,728.307mil) on Top Layer And Track (842.439mil,677.131mil)(842.439mil,692.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.338mil < 10mil) Between Pad D300-1(870mil,728.307mil) on Top Layer And Track (897.557mil,677.131mil)(897.557mil,692.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.473mil < 10mil) Between Pad D300-1(870mil,728.307mil) on Top Layer And Track (907mil,607mil)(907mil,763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D300-2(870mil,641.693mil) on Top Layer And Text "U301" (852mil,604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.473mil < 10mil) Between Pad D300-2(870mil,641.693mil) on Top Layer And Track (832mil,607mil)(832mil,763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.102mil < 10mil) Between Pad D300-2(870mil,641.693mil) on Top Layer And Track (832mil,607mil)(907mil,607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.347mil < 10mil) Between Pad D300-2(870mil,641.693mil) on Top Layer And Track (842.439mil,677.131mil)(842.439mil,692.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.347mil < 10mil) Between Pad D300-2(870mil,641.693mil) on Top Layer And Track (897.557mil,677.131mil)(897.557mil,692.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.473mil < 10mil) Between Pad D300-2(870mil,641.693mil) on Top Layer And Track (907mil,607mil)(907mil,763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D301-1(955mil,728.307mil) on Top Layer And Track (917.142mil,722.032mil)(942.142mil,697.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.473mil < 10mil) Between Pad D301-1(955mil,728.307mil) on Top Layer And Track (917mil,607mil)(917mil,763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.103mil < 10mil) Between Pad D301-1(955mil,728.307mil) on Top Layer And Track (917mil,763mil)(992mil,763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.338mil < 10mil) Between Pad D301-1(955mil,728.307mil) on Top Layer And Track (927.439mil,677.131mil)(927.439mil,692.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D301-1(955mil,728.307mil) on Top Layer And Track (939.898mil,687.702mil)(951.591mil,699.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D301-1(955mil,728.307mil) on Top Layer And Track (951.59mil,687.702mil)(951.591mil,699.95mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.338mil < 10mil) Between Pad D301-1(955mil,728.307mil) on Top Layer And Track (982.557mil,677.131mil)(982.557mil,692.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.473mil < 10mil) Between Pad D301-1(955mil,728.307mil) on Top Layer And Track (992mil,607mil)(992mil,763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.877mil < 10mil) Between Pad D400-1(1230.945mil,2231.807mil) on Top Layer And Track (1217.165mil,2248.5mil)(1217.165mil,2257.398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.877mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.877mil < 10mil) Between Pad D400-4(1349.055mil,2145.193mil) on Top Layer And Track (1362.835mil,2119.602mil)(1362.835mil,2128.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.877mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.877mil < 10mil) Between Pad D401-1(159.055mil,2161.693mil) on Top Layer And Track (172.835mil,2136.102mil)(172.835mil,2145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.877mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.877mil < 10mil) Between Pad D401-6(40.945mil,2161.693mil) on Top Layer And Track (27.165mil,2136.102mil)(27.165mil,2145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.877mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad FB201-1(550mil,1050mil) on Top Layer And Track (530mil,1011mil)(530mil,1025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad FB201-1(550mil,1050mil) on Top Layer And Track (570mil,1011mil)(570mil,1025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad FB201-2(550mil,987mil) on Top Layer And Track (530mil,1011mil)(530mil,1025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad FB201-2(550mil,987mil) on Top Layer And Track (570mil,1011mil)(570mil,1025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad FB202-1(1282.948mil,1408.112mil) on Top Layer And Text "C205" (1265mil,1387mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad FB202-1(1282.948mil,1408.112mil) on Top Layer And Track (1307.948mil,1388.112mil)(1321.948mil,1388.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad FB202-1(1282.948mil,1408.112mil) on Top Layer And Track (1307.948mil,1428.112mil)(1321.948mil,1428.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad FB202-2(1345.948mil,1408.112mil) on Top Layer And Text "C205" (1265mil,1387mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad FB202-2(1345.948mil,1408.112mil) on Top Layer And Track (1307.948mil,1388.112mil)(1321.948mil,1388.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad FB202-2(1345.948mil,1408.112mil) on Top Layer And Track (1307.948mil,1428.112mil)(1321.948mil,1428.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.661mil < 10mil) Between Pad J200-1(1012.008mil,338.268mil) on Top Layer And Track (950mil,377.874mil)(991mil,377.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J401-2(225mil,2625mil) on Multi-Layer And Text "R424" (158mil,2564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J402-2(1655mil,2615mil) on Multi-Layer And Text "Q406" (1552mil,2558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q401-2(925.197mil,2151.099mil) on Top Layer And Text "Q400" (897mil,2137mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q401-2(925.197mil,2151.099mil) on Top Layer And Text "R403" (816mil,2118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.194mil < 10mil) Between Pad Q401-3(1000mil,2188.5mil) on Top Layer And Text "Q400" (897mil,2137mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.194mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q402-2(925.197mil,2301.099mil) on Top Layer And Text "Q401" (890mil,2292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q402-2(925.197mil,2301.099mil) on Top Layer And Text "R404" (816mil,2273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.194mil < 10mil) Between Pad Q402-3(1000mil,2338.5mil) on Top Layer And Text "Q401" (890mil,2292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.194mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q403-1(514.803mil,2312.598mil) on Top Layer And Text "Q404" (405mil,2297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.694mil < 10mil) Between Pad Q403-3(440mil,2350mil) on Top Layer And Text "Q404" (405mil,2297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.694mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q404-1(514.803mil,2162.598mil) on Top Layer And Text "Q405" (402mil,2142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R100-1(1283.5mil,960mil) on Top Layer And Track (1308.5mil,940mil)(1322.5mil,940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R100-1(1283.5mil,960mil) on Top Layer And Track (1308.5mil,980mil)(1322.5mil,980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R100-2(1346.5mil,960mil) on Top Layer And Track (1308.5mil,940mil)(1322.5mil,940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R100-2(1346.5mil,960mil) on Top Layer And Track (1308.5mil,980mil)(1322.5mil,980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R101-1(1546.5mil,2285mil) on Top Layer And Track (1507.5mil,2265mil)(1521.5mil,2265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R101-1(1546.5mil,2285mil) on Top Layer And Track (1507.5mil,2305mil)(1521.5mil,2305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R101-2(1483.5mil,2285mil) on Top Layer And Track (1507.5mil,2265mil)(1521.5mil,2265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R101-2(1483.5mil,2285mil) on Top Layer And Track (1507.5mil,2305mil)(1521.5mil,2305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R102-1(1661.5mil,2285mil) on Top Layer And Track (1622.5mil,2265mil)(1636.5mil,2265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R102-1(1661.5mil,2285mil) on Top Layer And Track (1622.5mil,2305mil)(1636.5mil,2305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R102-2(1598.5mil,2285mil) on Top Layer And Track (1622.5mil,2265mil)(1636.5mil,2265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R102-2(1598.5mil,2285mil) on Top Layer And Track (1622.5mil,2305mil)(1636.5mil,2305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R300-1(870mil,798.5mil) on Top Layer And Text "+" (843mil,798mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R300-1(870mil,798.5mil) on Top Layer And Track (850mil,823.5mil)(850mil,837.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R300-1(870mil,798.5mil) on Top Layer And Track (890mil,823.5mil)(890mil,837.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R300-2(870mil,861.5mil) on Top Layer And Text "D300" (832mil,833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R300-2(870mil,861.5mil) on Top Layer And Track (850mil,823.5mil)(850mil,837.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R300-2(870mil,861.5mil) on Top Layer And Track (890mil,823.5mil)(890mil,837.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R301-1(955mil,798.5mil) on Top Layer And Text "+" (928mil,798mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R301-1(955mil,798.5mil) on Top Layer And Track (935mil,823.5mil)(935mil,837.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R301-1(955mil,798.5mil) on Top Layer And Track (975mil,823.5mil)(975mil,837.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R301-2(955mil,861.5mil) on Top Layer And Text "D300" (832mil,833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R301-2(955mil,861.5mil) on Top Layer And Text "D301" (917mil,833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R301-2(955mil,861.5mil) on Top Layer And Track (935mil,823.5mil)(935mil,837.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R301-2(955mil,861.5mil) on Top Layer And Track (975mil,823.5mil)(975mil,837.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R302-2(1305mil,710mil) on Top Layer And Text "C202" (1222mil,699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R302-2(1305mil,710mil) on Top Layer And Track (1267mil,690mil)(1281mil,690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R302-2(1305mil,710mil) on Top Layer And Track (1267mil,730mil)(1281mil,730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R303-1(1305mil,770mil) on Top Layer And Text "R302" (1224mil,759mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R303-1(1305mil,770mil) on Top Layer And Track (1266mil,750mil)(1280mil,750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R303-1(1305mil,770mil) on Top Layer And Track (1266mil,790mil)(1280mil,790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R303-2(1242mil,770mil) on Top Layer And Text "R302" (1224mil,759mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R303-2(1242mil,770mil) on Top Layer And Track (1266mil,750mil)(1280mil,750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R303-2(1242mil,770mil) on Top Layer And Track (1266mil,790mil)(1280mil,790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R304-1(676.329mil,461.156mil) on Top Layer And Track (656.329mil,486.156mil)(656.329mil,500.156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R304-1(676.329mil,461.156mil) on Top Layer And Track (696.329mil,486.156mil)(696.329mil,500.156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R304-2(676.329mil,524.156mil) on Top Layer And Track (656.329mil,486.156mil)(656.329mil,500.156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R304-2(676.329mil,524.156mil) on Top Layer And Track (696.329mil,486.156mil)(696.329mil,500.156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R305-1(736.329mil,524.156mil) on Top Layer And Track (716.329mil,485.156mil)(716.329mil,499.156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R305-1(736.329mil,524.156mil) on Top Layer And Track (756.329mil,485.156mil)(756.329mil,499.156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R305-2(736.329mil,461.156mil) on Top Layer And Track (716.329mil,485.156mil)(716.329mil,499.156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R305-2(736.329mil,461.156mil) on Top Layer And Track (756.329mil,485.156mil)(756.329mil,499.156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R306-1(638.5mil,1370mil) on Top Layer And Text "U302" (530mil,1366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R306-1(638.5mil,1370mil) on Top Layer And Track (663.5mil,1350mil)(677.5mil,1350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R306-1(638.5mil,1370mil) on Top Layer And Track (663.5mil,1390mil)(677.5mil,1390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R306-2(701.5mil,1370mil) on Top Layer And Track (663.5mil,1350mil)(677.5mil,1350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R306-2(701.5mil,1370mil) on Top Layer And Track (663.5mil,1390mil)(677.5mil,1390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R307-1(486.5mil,1200mil) on Top Layer And Track (447.5mil,1180mil)(461.5mil,1180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R307-1(486.5mil,1200mil) on Top Layer And Track (447.5mil,1220mil)(461.5mil,1220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R307-2(423.5mil,1200mil) on Top Layer And Track (447.5mil,1180mil)(461.5mil,1180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R307-2(423.5mil,1200mil) on Top Layer And Track (447.5mil,1220mil)(461.5mil,1220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R308-1(701.5mil,1430mil) on Top Layer And Text "R306" (621mil,1419mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R308-1(701.5mil,1430mil) on Top Layer And Track (662.5mil,1410mil)(676.5mil,1410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R308-1(701.5mil,1430mil) on Top Layer And Track (662.5mil,1450mil)(676.5mil,1450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R308-2(638.5mil,1430mil) on Top Layer And Text "R306" (621mil,1419mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R308-2(638.5mil,1430mil) on Top Layer And Track (662.5mil,1410mil)(676.5mil,1410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R308-2(638.5mil,1430mil) on Top Layer And Track (662.5mil,1450mil)(676.5mil,1450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R400-1(1096.295mil,2133.5mil) on Top Layer And Track (1121.295mil,2113.5mil)(1135.295mil,2113.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R400-1(1096.295mil,2133.5mil) on Top Layer And Track (1121.295mil,2153.5mil)(1135.295mil,2153.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R400-2(1159.295mil,2133.5mil) on Top Layer And Track (1121.295mil,2113.5mil)(1135.295mil,2113.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R400-2(1159.295mil,2133.5mil) on Top Layer And Track (1121.295mil,2153.5mil)(1135.295mil,2153.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R401-1(1098.5mil,2188.5mil) on Top Layer And Text "R400" (1079mil,2182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R401-1(1098.5mil,2188.5mil) on Top Layer And Track (1123.5mil,2168.5mil)(1137.5mil,2168.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R401-1(1098.5mil,2188.5mil) on Top Layer And Track (1123.5mil,2208.5mil)(1137.5mil,2208.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.01mil < 10mil) Between Pad R402-1(1098.5mil,2243.5mil) on Top Layer And Text "R400" (1079mil,2182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.01mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R402-1(1098.5mil,2243.5mil) on Top Layer And Text "R401" (1081mil,2238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R402-1(1098.5mil,2243.5mil) on Top Layer And Track (1123.5mil,2223.5mil)(1137.5mil,2223.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R402-1(1098.5mil,2243.5mil) on Top Layer And Track (1123.5mil,2263.5mil)(1137.5mil,2263.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.01mil < 10mil) Between Pad R402-2(1161.5mil,2243.5mil) on Top Layer And Text "R400" (1079mil,2182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.01mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R402-2(1161.5mil,2243.5mil) on Top Layer And Text "R401" (1081mil,2238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R402-2(1161.5mil,2243.5mil) on Top Layer And Track (1123.5mil,2223.5mil)(1137.5mil,2223.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R402-2(1161.5mil,2243.5mil) on Top Layer And Track (1123.5mil,2263.5mil)(1137.5mil,2263.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R403-1(835mil,2007.902mil) on Top Layer And Track (815mil,2032.902mil)(815mil,2046.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R403-1(835mil,2007.902mil) on Top Layer And Track (855mil,2032.902mil)(855mil,2046.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R403-2(835mil,2070.902mil) on Top Layer And Track (815mil,2032.902mil)(815mil,2046.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R403-2(835mil,2070.902mil) on Top Layer And Track (855mil,2032.902mil)(855mil,2046.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R404-1(835mil,2162.902mil) on Top Layer And Text "R403" (816mil,2118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R404-1(835mil,2162.902mil) on Top Layer And Text "R406" (741mil,2118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R404-1(835mil,2162.902mil) on Top Layer And Track (815mil,2187.902mil)(815mil,2201.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R404-1(835mil,2162.902mil) on Top Layer And Track (855mil,2187.902mil)(855mil,2201.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R404-2(835mil,2225.902mil) on Top Layer And Track (815mil,2187.902mil)(815mil,2201.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R404-2(835mil,2225.902mil) on Top Layer And Track (855mil,2187.902mil)(855mil,2201.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R405-1(840mil,2312.902mil) on Top Layer And Text "R404" (816mil,2273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R405-1(840mil,2312.902mil) on Top Layer And Text "R407" (741mil,2273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R405-1(840mil,2312.902mil) on Top Layer And Track (820mil,2337.902mil)(820mil,2351.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R405-1(840mil,2312.902mil) on Top Layer And Track (860mil,2337.902mil)(860mil,2351.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R405-2(840mil,2375.902mil) on Top Layer And Track (820mil,2337.902mil)(820mil,2351.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R405-2(840mil,2375.902mil) on Top Layer And Track (860mil,2337.902mil)(860mil,2351.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R406-1(760mil,2007.902mil) on Top Layer And Track (740mil,2032.902mil)(740mil,2046.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R406-1(760mil,2007.902mil) on Top Layer And Track (780mil,2032.902mil)(780mil,2046.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R406-2(760mil,2070.902mil) on Top Layer And Track (740mil,2032.902mil)(740mil,2046.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R406-2(760mil,2070.902mil) on Top Layer And Track (780mil,2032.902mil)(780mil,2046.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R407-1(760mil,2162.902mil) on Top Layer And Text "R406" (741mil,2118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R407-1(760mil,2162.902mil) on Top Layer And Text "R417" (651mil,2118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R407-1(760mil,2162.902mil) on Top Layer And Track (740mil,2187.902mil)(740mil,2201.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R407-1(760mil,2162.902mil) on Top Layer And Track (780mil,2187.902mil)(780mil,2201.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R407-2(760mil,2225.902mil) on Top Layer And Track (740mil,2187.902mil)(740mil,2201.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R407-2(760mil,2225.902mil) on Top Layer And Track (780mil,2187.902mil)(780mil,2201.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R408-1(760mil,2312mil) on Top Layer And Text "R407" (741mil,2273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R408-1(760mil,2312mil) on Top Layer And Text "R416" (656mil,2273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R408-1(760mil,2312mil) on Top Layer And Track (740mil,2337mil)(740mil,2351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R408-1(760mil,2312mil) on Top Layer And Track (780mil,2337mil)(780mil,2351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R408-2(760mil,2375mil) on Top Layer And Track (740mil,2337mil)(740mil,2351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R408-2(760mil,2375mil) on Top Layer And Track (780mil,2337mil)(780mil,2351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R409-1(293mil,2260mil) on Top Layer And Text "R410" (212mil,2254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R409-1(293mil,2260mil) on Top Layer And Track (254mil,2240mil)(268mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R409-1(293mil,2260mil) on Top Layer And Track (254mil,2280mil)(268mil,2280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R409-2(230mil,2260mil) on Top Layer And Text "R410" (212mil,2254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R409-2(230mil,2260mil) on Top Layer And Track (254mil,2240mil)(268mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R409-2(230mil,2260mil) on Top Layer And Track (254mil,2280mil)(268mil,2280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R410-1(293mil,2205mil) on Top Layer And Text "R411" (213mil,2195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R410-1(293mil,2205mil) on Top Layer And Track (254mil,2185mil)(268mil,2185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R410-1(293mil,2205mil) on Top Layer And Track (254mil,2225mil)(268mil,2225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R410-2(230mil,2205mil) on Top Layer And Text "R411" (213mil,2195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R410-2(230mil,2205mil) on Top Layer And Track (254mil,2185mil)(268mil,2185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R410-2(230mil,2205mil) on Top Layer And Track (254mil,2225mil)(268mil,2225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R411-1(230.705mil,2146.368mil) on Top Layer And Track (255.705mil,2126.368mil)(269.705mil,2126.368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R411-1(230.705mil,2146.368mil) on Top Layer And Track (255.705mil,2166.368mil)(269.705mil,2166.368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R411-2(293.705mil,2146.368mil) on Top Layer And Track (255.705mil,2126.368mil)(269.705mil,2126.368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R411-2(293.705mil,2146.368mil) on Top Layer And Track (255.705mil,2166.368mil)(269.705mil,2166.368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R412-1(610mil,2375.598mil) on Top Layer And Track (590mil,2336.598mil)(590mil,2350.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R412-1(610mil,2375.598mil) on Top Layer And Track (630mil,2336.598mil)(630mil,2350.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R412-2(610mil,2312.598mil) on Top Layer And Text "R413" (591mil,2273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R412-2(610mil,2312.598mil) on Top Layer And Track (590mil,2336.598mil)(590mil,2350.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R412-2(610mil,2312.598mil) on Top Layer And Track (630mil,2336.598mil)(630mil,2350.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R413-1(610mil,2225.598mil) on Top Layer And Track (590mil,2186.598mil)(590mil,2200.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R413-1(610mil,2225.598mil) on Top Layer And Track (630mil,2186.598mil)(630mil,2200.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R413-2(610mil,2162.598mil) on Top Layer And Text "R414" (586mil,2118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R413-2(610mil,2162.598mil) on Top Layer And Track (590mil,2186.598mil)(590mil,2200.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R413-2(610mil,2162.598mil) on Top Layer And Track (630mil,2186.598mil)(630mil,2200.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R414-2(605mil,2007.598mil) on Top Layer And Track (585mil,2031.598mil)(585mil,2045.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R414-2(605mil,2007.598mil) on Top Layer And Track (625mil,2031.598mil)(625mil,2045.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R415-1(675mil,2312.598mil) on Top Layer And Text "R413" (591mil,2273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R415-1(675mil,2312.598mil) on Top Layer And Text "R416" (656mil,2273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R415-1(675mil,2312.598mil) on Top Layer And Track (655mil,2337.598mil)(655mil,2351.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R415-1(675mil,2312.598mil) on Top Layer And Track (695mil,2337.598mil)(695mil,2351.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R415-2(675mil,2375.598mil) on Top Layer And Track (655mil,2337.598mil)(655mil,2351.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R415-2(675mil,2375.598mil) on Top Layer And Track (695mil,2337.598mil)(695mil,2351.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R416-1(675mil,2225.598mil) on Top Layer And Track (655mil,2186.598mil)(655mil,2200.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R416-1(675mil,2225.598mil) on Top Layer And Track (695mil,2186.598mil)(695mil,2200.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R416-2(675mil,2162.598mil) on Top Layer And Text "R414" (586mil,2118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R416-2(675mil,2162.598mil) on Top Layer And Text "R417" (651mil,2118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R416-2(675mil,2162.598mil) on Top Layer And Track (655mil,2186.598mil)(655mil,2200.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R416-2(675mil,2162.598mil) on Top Layer And Track (695mil,2186.598mil)(695mil,2200.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R417-1(670mil,2070.598mil) on Top Layer And Track (650mil,2031.598mil)(650mil,2045.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R417-1(670mil,2070.598mil) on Top Layer And Track (690mil,2031.598mil)(690mil,2045.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R417-2(670mil,2007.598mil) on Top Layer And Track (650mil,2031.598mil)(650mil,2045.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R417-2(670mil,2007.598mil) on Top Layer And Track (690mil,2031.598mil)(690mil,2045.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R418-1(360.067mil,1643.945mil) on Top Layer And Track (340.067mil,1604.945mil)(340.067mil,1618.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R418-1(360.067mil,1643.945mil) on Top Layer And Track (380.067mil,1604.945mil)(380.067mil,1618.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R418-2(360.067mil,1580.945mil) on Top Layer And Track (340.067mil,1604.945mil)(340.067mil,1618.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R418-2(360.067mil,1580.945mil) on Top Layer And Track (380.067mil,1604.945mil)(380.067mil,1618.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R419-1(681mil,1575mil) on Top Layer And Track (661mil,1600mil)(661mil,1614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R419-1(681mil,1575mil) on Top Layer And Track (701mil,1600mil)(701mil,1614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R419-2(681mil,1638mil) on Top Layer And Track (661mil,1600mil)(661mil,1614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R419-2(681mil,1638mil) on Top Layer And Track (701mil,1600mil)(701mil,1614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R420-1(1056mil,1571.5mil) on Top Layer And Track (1036mil,1596.5mil)(1036mil,1610.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R420-1(1056mil,1571.5mil) on Top Layer And Track (1076mil,1596.5mil)(1076mil,1610.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R420-2(1056mil,1634.5mil) on Top Layer And Track (1036mil,1596.5mil)(1036mil,1610.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R420-2(1056mil,1634.5mil) on Top Layer And Track (1076mil,1596.5mil)(1076mil,1610.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R421-1(416mil,1580mil) on Top Layer And Track (396mil,1605mil)(396mil,1619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R421-1(416mil,1580mil) on Top Layer And Track (436mil,1605mil)(436mil,1619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R421-2(416mil,1643mil) on Top Layer And Track (396mil,1605mil)(396mil,1619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R421-2(416mil,1643mil) on Top Layer And Track (436mil,1605mil)(436mil,1619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R422-1(736mil,1575mil) on Top Layer And Track (716mil,1600mil)(716mil,1614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R422-1(736mil,1575mil) on Top Layer And Track (756mil,1600mil)(756mil,1614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R422-2(736mil,1638mil) on Top Layer And Track (716mil,1600mil)(716mil,1614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R423-1(996mil,1571.5mil) on Top Layer And Track (1016mil,1596.5mil)(1016mil,1610.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R423-1(996mil,1571.5mil) on Top Layer And Track (976mil,1596.5mil)(976mil,1610.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R423-2(996mil,1634.5mil) on Top Layer And Track (1016mil,1596.5mil)(1016mil,1610.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R423-2(996mil,1634.5mil) on Top Layer And Track (976mil,1596.5mil)(976mil,1610.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R424-1(175mil,2515mil) on Top Layer And Track (200mil,2495mil)(214mil,2495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R424-1(175mil,2515mil) on Top Layer And Track (200mil,2535mil)(214mil,2535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R424-2(238mil,2515mil) on Top Layer And Track (200mil,2495mil)(214mil,2495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R424-2(238mil,2515mil) on Top Layer And Track (200mil,2535mil)(214mil,2535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R425-1(1505mil,2466.5mil) on Top Layer And Track (1485mil,2427.5mil)(1485mil,2441.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R425-1(1505mil,2466.5mil) on Top Layer And Track (1525mil,2427.5mil)(1525mil,2441.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R425-2(1505mil,2403.5mil) on Top Layer And Track (1485mil,2427.5mil)(1485mil,2441.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R425-2(1505mil,2403.5mil) on Top Layer And Track (1525mil,2427.5mil)(1525mil,2441.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R426-1(1440mil,2403.5mil) on Top Layer And Track (1420mil,2428.5mil)(1420mil,2442.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R426-1(1440mil,2403.5mil) on Top Layer And Track (1460mil,2428.5mil)(1460mil,2442.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R426-2(1440mil,2466.5mil) on Top Layer And Track (1420mil,2428.5mil)(1420mil,2442.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R426-2(1440mil,2466.5mil) on Top Layer And Track (1460mil,2428.5mil)(1460mil,2442.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.103mil < 10mil) Between Pad SW100-1(734.644mil,872.278mil) on Top Layer And Track (644.093mil,845.703mil)(707.085mil,845.703mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.781mil < 10mil) Between Pad SW100-1(734.644mil,872.278mil) on Top Layer And Track (764.172mil,668.538mil)(764.172mil,845.703mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.781mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.103mil < 10mil) Between Pad SW100-2(616.534mil,872.278mil) on Top Layer And Track (644.093mil,845.703mil)(707.085mil,845.703mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.781mil < 10mil) Between Pad SW400-1(300.842mil,1718.945mil) on Top Layer And Track (327.417mil,1689.417mil)(504.583mil,1689.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.781mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.103mil < 10mil) Between Pad SW400-1(300.842mil,1718.945mil) on Top Layer And Track (327.417mil,1746.504mil)(327.417mil,1809.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW400-1(531.158mil,1718.945mil) on Top Layer And Text "C400" (452mil,1690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.781mil < 10mil) Between Pad SW400-1(531.158mil,1718.945mil) on Top Layer And Track (327.417mil,1689.417mil)(504.583mil,1689.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.781mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.103mil < 10mil) Between Pad SW400-1(531.158mil,1718.945mil) on Top Layer And Track (504.583mil,1746.504mil)(504.583mil,1809.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.781mil < 10mil) Between Pad SW400-2(531.158mil,1837.055mil) on Top Layer And Track (327.417mil,1866.583mil)(504.583mil,1866.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.781mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.781mil < 10mil) Between Pad SW401-1(620.842mil,1713.945mil) on Top Layer And Track (647.417mil,1684.417mil)(824.583mil,1684.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.781mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.103mil < 10mil) Between Pad SW401-1(620.842mil,1713.945mil) on Top Layer And Track (647.417mil,1741.504mil)(647.417mil,1804.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW401-1(851.158mil,1713.945mil) on Top Layer And Text "C401" (775mil,1684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW401-1(851.158mil,1713.945mil) on Top Layer And Text "R422" (717mil,1686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.781mil < 10mil) Between Pad SW401-1(851.158mil,1713.945mil) on Top Layer And Track (647.417mil,1684.417mil)(824.583mil,1684.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.781mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.103mil < 10mil) Between Pad SW401-1(851.158mil,1713.945mil) on Top Layer And Track (824.583mil,1741.504mil)(824.583mil,1804.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.103mil < 10mil) Between Pad SW401-2(620.842mil,1832.055mil) on Top Layer And Track (647.417mil,1741.504mil)(647.417mil,1804.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.781mil < 10mil) Between Pad SW401-2(620.842mil,1832.055mil) on Top Layer And Track (647.417mil,1861.583mil)(824.583mil,1861.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.781mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.781mil < 10mil) Between Pad SW401-2(851.158mil,1832.055mil) on Top Layer And Track (647.417mil,1861.583mil)(824.583mil,1861.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.781mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.103mil < 10mil) Between Pad SW401-2(851.158mil,1832.055mil) on Top Layer And Track (824.583mil,1741.504mil)(824.583mil,1804.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW402-1(1166.158mil,1708.945mil) on Top Layer And Text "C402" (1097mil,1682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW402-1(1166.158mil,1708.945mil) on Top Layer And Text "R420" (1037mil,1682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.103mil < 10mil) Between Pad SW402-1(1166.158mil,1708.945mil) on Top Layer And Track (1139.583mil,1736.504mil)(1139.583mil,1799.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.781mil < 10mil) Between Pad SW402-1(1166.158mil,1708.945mil) on Top Layer And Track (962.417mil,1679.417mil)(1139.583mil,1679.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.781mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.781mil < 10mil) Between Pad SW402-1(935.842mil,1708.945mil) on Top Layer And Track (962.417mil,1679.417mil)(1139.583mil,1679.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.781mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.103mil < 10mil) Between Pad SW402-1(935.842mil,1708.945mil) on Top Layer And Track (962.417mil,1736.504mil)(962.417mil,1799.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.103mil < 10mil) Between Pad SW402-2(1166.158mil,1827.055mil) on Top Layer And Track (1139.583mil,1736.504mil)(1139.583mil,1799.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.781mil < 10mil) Between Pad SW402-2(1166.158mil,1827.055mil) on Top Layer And Track (962.417mil,1856.583mil)(1139.583mil,1856.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.781mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.103mil < 10mil) Between Pad SW402-2(935.842mil,1827.055mil) on Top Layer And Track (962.417mil,1736.504mil)(962.417mil,1799.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.781mil < 10mil) Between Pad SW402-2(935.842mil,1827.055mil) on Top Layer And Track (962.417mil,1856.583mil)(1139.583mil,1856.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.781mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.306mil < 10mil) Between Pad U200-1(714.173mil,89.449mil) on Top Layer And Track (655.118mil,48.11mil)(655.118mil,311.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.306mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.306mil < 10mil) Between Pad U200-2(714.173mil,180mil) on Top Layer And Track (655.118mil,48.11mil)(655.118mil,311.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.306mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.306mil < 10mil) Between Pad U200-3(714.173mil,270.551mil) on Top Layer And Track (655.118mil,48.11mil)(655.118mil,311.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.306mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.338mil < 10mil) Between Pad U300-1(1065.787mil,610.787mil) on Top Layer And Track (1050.039mil,595.039mil)(1050.039mil,617mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.338mil < 10mil) Between Pad U300-1(1065.787mil,610.787mil) on Top Layer And Track (1050.039mil,595.039mil)(1072mil,595.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.468mil < 10mil) Between Pad U300-10(1176.024mil,689.528mil) on Top Layer And Track (1179.961mil,703mil)(1179.961mil,724.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.338mil < 10mil) Between Pad U300-11(1164.213mil,709.213mil) on Top Layer And Track (1158mil,724.961mil)(1179.961mil,724.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.338mil < 10mil) Between Pad U300-11(1164.213mil,709.213mil) on Top Layer And Track (1179.961mil,703mil)(1179.961mil,724.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.468mil < 10mil) Between Pad U300-12(1144.527mil,721.024mil) on Top Layer And Track (1158mil,724.961mil)(1179.961mil,724.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.062mil < 10mil) Between Pad U300-15(1085.473mil,721.024mil) on Top Layer And Track (1050.039mil,724.961mil)(1072mil,724.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad U300-16(1065.787mil,709.213mil) on Top Layer And Track (1050.039mil,703mil)(1050.039mil,724.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad U300-16(1065.787mil,709.213mil) on Top Layer And Track (1050.039mil,724.961mil)(1072mil,724.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.234mil < 10mil) Between Pad U300-17(1053.976mil,689.528mil) on Top Layer And Track (1002.142mil,722.032mil)(1027.142mil,697.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mil < 10mil) Between Pad U300-17(1053.976mil,689.528mil) on Top Layer And Track (1024.898mil,687.702mil)(1036.591mil,699.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U300-17(1053.976mil,689.528mil) on Top Layer And Track (1024.898mil,687.702mil)(1036.59mil,687.702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U300-17(1053.976mil,689.528mil) on Top Layer And Track (1036.59mil,687.702mil)(1036.591mil,699.95mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.468mil < 10mil) Between Pad U300-17(1053.976mil,689.528mil) on Top Layer And Track (1050.039mil,703mil)(1050.039mil,724.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.163mil < 10mil) Between Pad U300-18(1053.976mil,669.842mil) on Top Layer And Track (1023.323mil,647.544mil)(1035.016mil,659.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.163mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.587mil < 10mil) Between Pad U300-18(1053.976mil,669.842mil) on Top Layer And Track (1024.898mil,687.702mil)(1036.59mil,687.702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.676mil < 10mil) Between Pad U300-18(1053.976mil,669.842mil) on Top Layer And Track (1035.015mil,647.544mil)(1035.016mil,659.793mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.676mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.587mil < 10mil) Between Pad U300-18(1053.976mil,669.842mil) on Top Layer And Track (1036.59mil,687.702mil)(1036.591mil,699.95mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.474mil < 10mil) Between Pad U300-19(1053.976mil,650.158mil) on Top Layer And Track (1000.567mil,681.874mil)(1025.567mil,656.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.474mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U300-19(1053.976mil,650.158mil) on Top Layer And Track (1023.323mil,647.544mil)(1035.015mil,647.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.698mil < 10mil) Between Pad U300-19(1053.976mil,650.158mil) on Top Layer And Track (1023.323mil,647.544mil)(1035.016mil,659.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.698mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U300-19(1053.976mil,650.158mil) on Top Layer And Track (1035.015mil,647.544mil)(1035.016mil,659.793mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.468mil < 10mil) Between Pad U300-2(1085.473mil,598.976mil) on Top Layer And Track (1050.039mil,595.039mil)(1072mil,595.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.178mil < 10mil) Between Pad U300-20(1053.976mil,630.472mil) on Top Layer And Track (1023.323mil,647.544mil)(1035.015mil,647.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.178mil < 10mil) Between Pad U300-20(1053.976mil,630.472mil) on Top Layer And Track (1035.015mil,647.544mil)(1035.016mil,659.793mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.468mil < 10mil) Between Pad U300-20(1053.976mil,630.472mil) on Top Layer And Track (1050.039mil,595.039mil)(1050.039mil,617mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.468mil < 10mil) Between Pad U300-5(1144.527mil,598.976mil) on Top Layer And Track (1158mil,595.039mil)(1179.961mil,595.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.338mil < 10mil) Between Pad U300-6(1164.213mil,610.787mil) on Top Layer And Track (1158mil,595.039mil)(1179.961mil,595.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.338mil < 10mil) Between Pad U300-6(1164.213mil,610.787mil) on Top Layer And Track (1179.961mil,595.039mil)(1179.961mil,617mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.468mil < 10mil) Between Pad U300-7(1176.024mil,630.472mil) on Top Layer And Track (1179.961mil,595.039mil)(1179.961mil,617mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.308mil < 10mil) Between Pad U301-3(879.882mil,467.599mil) on Top Layer And Text "J200" (861mil,416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.308mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.096mil < 10mil) Between Pad U301-4(990.118mil,467.599mil) on Top Layer And Text "J200" (861mil,416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.694mil < 10mil) Between Pad U302-4(557.716mil,1150mil) on Top Layer And Text "C204" (468mil,1098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.694mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.694mil < 10mil) Between Pad U302-4(557.716mil,1150mil) on Top Layer And Text "FB201" (531mil,1098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.694mil]
Rule Violations :387

Processing Rule : Silk to Silk (Clearance=1mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Arc (1184.941mil,2237.246mil) on Top Overlay And Text "R401" (1081mil,2238mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "C200" (1221mil,564mil) on Top Overlay And Track (1263.5mil,565mil)(1277.5mil,565mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "C201" (1221mil,634mil) on Top Overlay And Track (1265mil,630mil)(1279mil,630mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "C202" (1222mil,699mil) on Top Overlay And Track (1267mil,730mil)(1281mil,730mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "C203" (404mil,1099mil) on Top Overlay And Text "C204" (468mil,1098mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "C204" (468mil,1098mil) on Top Overlay And Text "FB201" (531mil,1098mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "C205" (1265mil,1387mil) on Top Overlay And Track (1307.948mil,1388.112mil)(1321.948mil,1388.112mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "C206" (1265mil,1312mil) on Top Overlay And Track (1307.948mil,1318.112mil)(1321.948mil,1318.112mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "C207" (1265mil,1237mil) on Top Overlay And Track (1307.948mil,1243.112mil)(1321.948mil,1243.112mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "C208" (1265mil,1167mil) on Top Overlay And Track (1307.948mil,1168.112mil)(1321.948mil,1168.112mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "C209" (1265mil,1087mil) on Top Overlay And Track (1307.948mil,1098.112mil)(1321.948mil,1098.112mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "C211" (786mil,228mil) on Top Overlay And Text "U200" (820.005mil,259.982mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "C211" (786mil,228mil) on Top Overlay And Track (874mil,183.874mil)(874mil,278.874mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "C400" (452mil,1690mil) on Top Overlay And Text "R421" (397mil,1690mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "C400" (452mil,1690mil) on Top Overlay And Track (327.417mil,1689.417mil)(504.583mil,1689.417mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "C401" (775mil,1684mil) on Top Overlay And Text "R422" (717mil,1686mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "C401" (775mil,1684mil) on Top Overlay And Track (647.417mil,1684.417mil)(824.583mil,1684.417mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "C402" (1097mil,1682mil) on Top Overlay And Text "R420" (1037mil,1682mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "C402" (1097mil,1682mil) on Top Overlay And Track (962.417mil,1679.417mil)(1139.583mil,1679.417mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "D200" (119mil,737mil) on Top Overlay And Track (116.575mil,741.315mil)(116.575mil,778.685mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "D202" (119mil,817mil) on Top Overlay And Track (21.457mil,823.15mil)(328.543mil,823.15mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "D300" (832mil,833mil) on Top Overlay And Text "D301" (917mil,833mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "D300" (832mil,833mil) on Top Overlay And Track (850mil,823.5mil)(850mil,837.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "D300" (832mil,833mil) on Top Overlay And Track (890mil,823.5mil)(890mil,837.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "D300" (832mil,833mil) on Top Overlay And Track (935mil,823.5mil)(935mil,837.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "D301" (917mil,833mil) on Top Overlay And Track (935mil,823.5mil)(935mil,837.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "D301" (917mil,833mil) on Top Overlay And Track (975mil,823.5mil)(975mil,837.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "D400" (1177mil,2285mil) on Top Overlay And Text "R402" (1081mil,2292mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "FB200" (1221mil,499mil) on Top Overlay And Track (1263.5mil,495mil)(1277.5mil,495mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "FB201" (531mil,1098mil) on Top Overlay And Track (602.008mil,1126.575mil)(602.008mil,1323.425mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "FB201" (531mil,1098mil) on Top Overlay And Track (602.008mil,1126.575mil)(727.992mil,1126.575mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "J200" (861mil,416mil) on Top Overlay And Track (915.315mil,443.976mil)(954.685mil,443.976mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "J202" (23mil,635mil) on Top Overlay And Track (116.575mil,661.315mil)(116.575mil,698.685mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "Q400" (897mil,2137mil) on Top Overlay And Text "R403" (816mil,2118mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "Q400" (897mil,2137mil) on Top Overlay And Track (990.158mil,2127.476mil)(990.158mil,2160.941mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "Q401" (890mil,2292mil) on Top Overlay And Text "R404" (816mil,2273mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "Q401" (890mil,2292mil) on Top Overlay And Track (990.158mil,2277.476mil)(990.158mil,2310.941mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "Q402" (890mil,2442mil) on Top Overlay And Text "R405" (821mil,2423mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "Q404" (405mil,2297mil) on Top Overlay And Track (449.842mil,2288.976mil)(449.842mil,2322.441mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "Q405" (402mil,2142mil) on Top Overlay And Track (449.842mil,2138.976mil)(449.842mil,2172.441mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "Q405" (402mil,2142mil) on Top Overlay And Track (449.842mil,2138.976mil)(469.527mil,2138.976mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "Q406" (1552mil,2558mil) on Top Overlay And Track (1605mil,2565mil)(1605mil,2665mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "Q406" (1552mil,2558mil) on Top Overlay And Track (1605mil,2565mil)(1805mil,2565mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R100" (1266mil,1009mil) on Top Overlay And Track (1307.948mil,1018.112mil)(1321.948mil,1018.112mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R300" (851mil,909mil) on Top Overlay And Text "R301" (936mil,909mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R302" (1224mil,759mil) on Top Overlay And Track (1266mil,790mil)(1280mil,790mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R304" (657mil,572mil) on Top Overlay And Text "R305" (717mil,572mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R305" (717mil,572mil) on Top Overlay And Track (832mil,607mil)(832mil,763mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R305" (717mil,572mil) on Top Overlay And Track (832mil,607mil)(907mil,607mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R306" (621mil,1419mil) on Top Overlay And Track (662.5mil,1450mil)(676.5mil,1450mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R400" (1079mil,2182mil) on Top Overlay And Track (1123.5mil,2208.5mil)(1137.5mil,2208.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R401" (1081mil,2238mil) on Top Overlay And Track (1123.5mil,2263.5mil)(1137.5mil,2263.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R403" (816mil,2118mil) on Top Overlay And Text "R406" (741mil,2118mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R404" (816mil,2273mil) on Top Overlay And Text "R407" (741mil,2273mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R405" (821mil,2423mil) on Top Overlay And Text "R408" (741mil,2422mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R406" (741mil,2118mil) on Top Overlay And Text "R417" (651mil,2118mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R407" (741mil,2273mil) on Top Overlay And Text "R416" (656mil,2273mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R408" (741mil,2422mil) on Top Overlay And Text "R415" (656mil,2423mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R410" (212mil,2254mil) on Top Overlay And Track (254mil,2280mil)(268mil,2280mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R411" (213mil,2195mil) on Top Overlay And Track (254mil,2225mil)(268mil,2225mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R412" (591mil,2423mil) on Top Overlay And Text "R415" (656mil,2423mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R413" (591mil,2273mil) on Top Overlay And Text "R416" (656mil,2273mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R414" (586mil,2118mil) on Top Overlay And Text "R417" (651mil,2118mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R418" (341mil,1691mil) on Top Overlay And Text "R421" (397mil,1690mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R418" (341mil,1691mil) on Top Overlay And Track (327.417mil,1689.417mil)(504.583mil,1689.417mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R419" (662mil,1686mil) on Top Overlay And Text "R422" (717mil,1686mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R419" (662mil,1686mil) on Top Overlay And Track (647.417mil,1684.417mil)(824.583mil,1684.417mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R420" (1037mil,1682mil) on Top Overlay And Text "R423" (977mil,1682mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R420" (1037mil,1682mil) on Top Overlay And Track (962.417mil,1679.417mil)(1139.583mil,1679.417mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R421" (397mil,1690mil) on Top Overlay And Track (327.417mil,1689.417mil)(504.583mil,1689.417mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R422" (717mil,1686mil) on Top Overlay And Track (647.417mil,1684.417mil)(824.583mil,1684.417mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R423" (977mil,1682mil) on Top Overlay And Track (962.417mil,1679.417mil)(1139.583mil,1679.417mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R424" (158mil,2564mil) on Top Overlay And Track (75mil,2575mil)(375mil,2575mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "R425" (1486mil,2514mil) on Top Overlay And Text "R426" (1421mil,2514mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "SW100" (589mil,928mil) on Top Overlay And Track (677.589mil,927.121mil)(691.589mil,927.121mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "U200" (820.005mil,259.982mil) on Top Overlay And Track (825mil,141mil)(825mil,155mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "U301" (852mil,604mil) on Top Overlay And Track (832mil,607mil)(907mil,607mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "U301" (852mil,604mil) on Top Overlay And Track (907mil,607mil)(907mil,763mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "U301" (852mil,604mil) on Top Overlay And Track (917mil,607mil)(917mil,763mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 1mil) Between Text "U301" (852mil,604mil) on Top Overlay And Track (917mil,607mil)(992mil,607mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :80

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02