{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 21:19:28 2017 " "Info: Processing started: Thu Sep 28 21:19:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cnt4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt4-beh " "Info: Found design unit 1: cnt4-beh" {  } { { "cnt4.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/cnt4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cnt4 " "Info: Found entity 1: cnt4" {  } { { "cnt4.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/cnt4.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec24.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec24-beh " "Info: Found design unit 1: dec24-beh" {  } { { "dec24.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/dec24.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec24 " "Info: Found entity 1: dec24" {  } { { "dec24.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/dec24.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital47.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file digital47.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital47-beh " "Info: Found design unit 1: digital47-beh" {  } { { "digital47.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/digital47.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 digital47 " "Info: Found entity 1: digital47" {  } { { "digital47.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/digital47.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div-bhv " "Info: Found design unit 1: div-bhv" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/div.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/div.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divDigital.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divDigital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divDigital-bhv " "Info: Found design unit 1: divDigital-bhv" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divDigital " "Info: Found entity 1: divDigital" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41a.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux41a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41a-beh " "Info: Found design unit 1: mux41a-beh" {  } { { "mux41a.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/mux41a.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux41a " "Info: Found entity 1: mux41a" {  } { { "mux41a.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/mux41a.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-beh " "Info: Found design unit 1: control-beh" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Info: Found entity 1: fpga" {  } { { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga " "Info: Elaborating entity \"fpga\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst2 " "Info: Elaborating entity \"control\" for hierarchy \"control:inst2\"" {  } { { "fpga.bdf" "inst2" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 72 248 408 296 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:inst4 " "Info: Elaborating entity \"div\" for hierarchy \"div:inst4\"" {  } { { "fpga.bdf" "inst4" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 72 -112 -16 168 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divDigital divDigital:inst18 " "Info: Elaborating entity \"divDigital\" for hierarchy \"divDigital:inst18\"" {  } { { "fpga.bdf" "inst18" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 320 -280 -184 416 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital47 digital47:inst21 " "Info: Elaborating entity \"digital47\" for hierarchy \"digital47:inst21\"" {  } { { "fpga.bdf" "inst21" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 168 952 1112 264 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41a mux41a:inst6 " "Info: Elaborating entity \"mux41a\" for hierarchy \"mux41a:inst6\"" {  } { { "fpga.bdf" "inst6" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 168 792 920 296 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt4 cnt4:inst " "Info: Elaborating entity \"cnt4\" for hierarchy \"cnt4:inst\"" {  } { { "fpga.bdf" "inst" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 320 296 408 416 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec24 dec24:inst19 " "Info: Elaborating entity \"dec24\" for hierarchy \"dec24:inst19\"" {  } { { "fpga.bdf" "inst19" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 320 608 728 416 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 33 -1 0 } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 27 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "263 " "Info: Implemented 263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "243 " "Info: Implemented 243 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 21:19:31 2017 " "Info: Processing ended: Thu Sep 28 21:19:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 21:19:32 2017 " "Info: Processing started: Thu Sep 28 21:19:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga -c fpga " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"fpga\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 12 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN 12" {  } { { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "div:inst4\|tempQ Global clock " "Info: Automatically promoted some destinations of signal \"div:inst4\|tempQ\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst2\|NSR~2 " "Info: Destination \"control:inst2\|NSR~2\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst2\|EWY~4 " "Info: Destination \"control:inst2\|EWY~4\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst2\|NSY~4 " "Info: Destination \"control:inst2\|NSY~4\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst2\|EWR~2 " "Info: Destination \"control:inst2\|EWR~2\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst2\|EWY~5 " "Info: Destination \"control:inst2\|EWY~5\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/div.vhd" 17 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "divDigital:inst18\|tempQ Global clock " "Info: Automatically promoted signal \"divDigital:inst18\|tempQ\" to use Global clock" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "RST Global clock " "Info: Automatically promoted some destinations of signal \"RST\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst2\|cntLight\[3\] " "Info: Destination \"control:inst2\|cntLight\[3\]\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst2\|cntLight\[0\] " "Info: Destination \"control:inst2\|cntLight\[0\]\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst2\|NStime\[3\]~4 " "Info: Destination \"control:inst2\|NStime\[3\]~4\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst2\|NStime\[2\]~2 " "Info: Destination \"control:inst2\|NStime\[2\]~2\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst2\|cntLight\[1\]~26 " "Info: Destination \"control:inst2\|cntLight\[1\]~26\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst2\|cnt\[0\] " "Info: Destination \"control:inst2\|cnt\[0\]\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst2\|cnt\[2\] " "Info: Destination \"control:inst2\|cnt\[2\]\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst2\|cnt\[3\] " "Info: Destination \"control:inst2\|cnt\[3\]\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst2\|cnt\[1\] " "Info: Destination \"control:inst2\|cnt\[1\]\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "control:inst2\|cnt\[4\] " "Info: Destination \"control:inst2\|cnt\[4\]\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 112 40 208 128 "RST" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "RST " "Info: Pin \"RST\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { RST } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "RST" } } } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 112 40 208 128 "RST" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register divDigital:inst18\|num\[2\] register divDigital:inst18\|tempQ 5.307 ns " "Info: Slack time is 5.307 ns between source register \"divDigital:inst18\|num\[2\]\" and destination register \"divDigital:inst18\|tempQ\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.291 ns + Largest register register " "Info: + Largest register to register requirement is 19.291 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.583 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 3.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK 1 CLK Unassigned 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.918 ns) 3.583 ns divDigital:inst18\|tempQ 2 REG Unassigned 13 " "Info: 2: + IC(1.533 ns) + CELL(0.918 ns) = 3.583 ns; Loc. = Unassigned; Fanout = 13; REG Node = 'divDigital:inst18\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { CLK divDigital:inst18|tempQ } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 57.21 % ) " "Info: Total cell delay = 2.050 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.533 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.533 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.583 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 3.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK 1 CLK Unassigned 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.918 ns) 3.583 ns divDigital:inst18\|tempQ 2 REG Unassigned 13 " "Info: 2: + IC(1.533 ns) + CELL(0.918 ns) = 3.583 ns; Loc. = Unassigned; Fanout = 13; REG Node = 'divDigital:inst18\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { CLK divDigital:inst18|tempQ } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 57.21 % ) " "Info: Total cell delay = 2.050 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.533 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.533 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.583 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 3.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK 1 CLK Unassigned 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.918 ns) 3.583 ns divDigital:inst18\|num\[2\] 2 REG Unassigned 2 " "Info: 2: + IC(1.533 ns) + CELL(0.918 ns) = 3.583 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'divDigital:inst18\|num\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { CLK divDigital:inst18|num[2] } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 57.21 % ) " "Info: Total cell delay = 2.050 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.533 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.533 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.583 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 3.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK 1 CLK Unassigned 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.918 ns) 3.583 ns divDigital:inst18\|num\[2\] 2 REG Unassigned 2 " "Info: 2: + IC(1.533 ns) + CELL(0.918 ns) = 3.583 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'divDigital:inst18\|num\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { CLK divDigital:inst18|num[2] } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 57.21 % ) " "Info: Total cell delay = 2.050 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.533 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.533 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns   " "Info:   Micro clock to output delay of source is 0.376 ns" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns   " "Info:   Micro setup delay of destination is 0.333 ns" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.984 ns - Longest register register " "Info: - Longest register to register delay is 13.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divDigital:inst18\|num\[2\] 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'divDigital:inst18\|num\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { divDigital:inst18|num[2] } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(1.244 ns) 3.297 ns divDigital:inst18\|Add0~66 2 COMB Unassigned 6 " "Info: 2: + IC(2.053 ns) + CELL(1.244 ns) = 3.297 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'divDigital:inst18\|Add0~66'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.297 ns" { divDigital:inst18|num[2] divDigital:inst18|Add0~66 } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 4.531 ns divDigital:inst18\|Add0~67 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(1.234 ns) = 4.531 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'divDigital:inst18\|Add0~67'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { divDigital:inst18|Add0~66 divDigital:inst18|Add0~67 } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.086 ns) + CELL(0.200 ns) 6.817 ns divDigital:inst18\|LessThan1~1 4 COMB Unassigned 1 " "Info: 4: + IC(2.086 ns) + CELL(0.200 ns) = 6.817 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'divDigital:inst18\|LessThan1~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { divDigital:inst18|Add0~67 divDigital:inst18|LessThan1~1 } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 8.000 ns divDigital:inst18\|LessThan1~2 5 COMB Unassigned 1 " "Info: 5: + IC(0.983 ns) + CELL(0.200 ns) = 8.000 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'divDigital:inst18\|LessThan1~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { divDigital:inst18|LessThan1~1 divDigital:inst18|LessThan1~2 } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.740 ns) 10.286 ns divDigital:inst18\|LessThan1~3 6 COMB Unassigned 1 " "Info: 6: + IC(1.546 ns) + CELL(0.740 ns) = 10.286 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'divDigital:inst18\|LessThan1~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { divDigital:inst18|LessThan1~2 divDigital:inst18|LessThan1~3 } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.740 ns) 12.532 ns divDigital:inst18\|LessThan1~4 7 COMB Unassigned 1 " "Info: 7: + IC(1.506 ns) + CELL(0.740 ns) = 12.532 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'divDigital:inst18\|LessThan1~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { divDigital:inst18|LessThan1~3 divDigital:inst18|LessThan1~4 } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(1.183 ns) 13.984 ns divDigital:inst18\|tempQ 8 REG Unassigned 13 " "Info: 8: + IC(0.269 ns) + CELL(1.183 ns) = 13.984 ns; Loc. = Unassigned; Fanout = 13; REG Node = 'divDigital:inst18\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { divDigital:inst18|LessThan1~4 divDigital:inst18|tempQ } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.541 ns ( 39.62 % ) " "Info: Total cell delay = 5.541 ns ( 39.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.443 ns ( 60.38 % ) " "Info: Total interconnect delay = 8.443 ns ( 60.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.984 ns" { divDigital:inst18|num[2] divDigital:inst18|Add0~66 divDigital:inst18|Add0~67 divDigital:inst18|LessThan1~1 divDigital:inst18|LessThan1~2 divDigital:inst18|LessThan1~3 divDigital:inst18|LessThan1~4 divDigital:inst18|tempQ } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.984 ns" { divDigital:inst18|num[2] divDigital:inst18|Add0~66 divDigital:inst18|Add0~67 divDigital:inst18|LessThan1~1 divDigital:inst18|LessThan1~2 divDigital:inst18|LessThan1~3 divDigital:inst18|LessThan1~4 divDigital:inst18|tempQ } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.984 ns register register " "Info: Estimated most critical path is register to register delay of 13.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divDigital:inst18\|num\[2\] 1 REG LAB_X11_Y4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X11_Y4; Fanout = 2; REG Node = 'divDigital:inst18\|num\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { divDigital:inst18|num[2] } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(1.244 ns) 3.297 ns divDigital:inst18\|Add0~66 2 COMB LAB_X11_Y3 6 " "Info: 2: + IC(2.053 ns) + CELL(1.244 ns) = 3.297 ns; Loc. = LAB_X11_Y3; Fanout = 6; COMB Node = 'divDigital:inst18\|Add0~66'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.297 ns" { divDigital:inst18|num[2] divDigital:inst18|Add0~66 } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 4.531 ns divDigital:inst18\|Add0~67 3 COMB LAB_X11_Y3 2 " "Info: 3: + IC(0.000 ns) + CELL(1.234 ns) = 4.531 ns; Loc. = LAB_X11_Y3; Fanout = 2; COMB Node = 'divDigital:inst18\|Add0~67'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { divDigital:inst18|Add0~66 divDigital:inst18|Add0~67 } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.086 ns) + CELL(0.200 ns) 6.817 ns divDigital:inst18\|LessThan1~1 4 COMB LAB_X11_Y4 1 " "Info: 4: + IC(2.086 ns) + CELL(0.200 ns) = 6.817 ns; Loc. = LAB_X11_Y4; Fanout = 1; COMB Node = 'divDigital:inst18\|LessThan1~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { divDigital:inst18|Add0~67 divDigital:inst18|LessThan1~1 } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 8.000 ns divDigital:inst18\|LessThan1~2 5 COMB LAB_X11_Y4 1 " "Info: 5: + IC(0.983 ns) + CELL(0.200 ns) = 8.000 ns; Loc. = LAB_X11_Y4; Fanout = 1; COMB Node = 'divDigital:inst18\|LessThan1~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { divDigital:inst18|LessThan1~1 divDigital:inst18|LessThan1~2 } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.740 ns) 10.286 ns divDigital:inst18\|LessThan1~3 6 COMB LAB_X12_Y3 1 " "Info: 6: + IC(1.546 ns) + CELL(0.740 ns) = 10.286 ns; Loc. = LAB_X12_Y3; Fanout = 1; COMB Node = 'divDigital:inst18\|LessThan1~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { divDigital:inst18|LessThan1~2 divDigital:inst18|LessThan1~3 } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.740 ns) 12.532 ns divDigital:inst18\|LessThan1~4 7 COMB LAB_X10_Y3 1 " "Info: 7: + IC(1.506 ns) + CELL(0.740 ns) = 12.532 ns; Loc. = LAB_X10_Y3; Fanout = 1; COMB Node = 'divDigital:inst18\|LessThan1~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { divDigital:inst18|LessThan1~3 divDigital:inst18|LessThan1~4 } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(1.183 ns) 13.984 ns divDigital:inst18\|tempQ 8 REG LAB_X10_Y3 13 " "Info: 8: + IC(0.269 ns) + CELL(1.183 ns) = 13.984 ns; Loc. = LAB_X10_Y3; Fanout = 13; REG Node = 'divDigital:inst18\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { divDigital:inst18|LessThan1~4 divDigital:inst18|tempQ } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.541 ns ( 39.62 % ) " "Info: Total cell delay = 5.541 ns ( 39.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.443 ns ( 60.38 % ) " "Info: Total interconnect delay = 8.443 ns ( 60.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.984 ns" { divDigital:inst18|num[2] divDigital:inst18|Add0~66 divDigital:inst18|Add0~67 divDigital:inst18|LessThan1~1 divDigital:inst18|LessThan1~2 divDigital:inst18|LessThan1~3 divDigital:inst18|LessThan1~4 divDigital:inst18|tempQ } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Info: Average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 13% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.fit.smsg " "Info: Generated suppressed messages file C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 21:19:33 2017 " "Info: Processing ended: Thu Sep 28 21:19:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 21:19:34 2017 " "Info: Processing started: Thu Sep 28 21:19:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpga -c fpga " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 21:19:36 2017 " "Info: Processing ended: Thu Sep 28 21:19:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 21:19:36 2017 " "Info: Processing started: Thu Sep 28 21:19:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fpga -c fpga " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divDigital:inst18\|tempQ " "Info: Detected ripple clock \"divDigital:inst18\|tempQ\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst18\|tempQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst4\|tempQ " "Info: Detected ripple clock \"div:inst4\|tempQ\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst4\|tempQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK register control:inst2\|state\[2\] register control:inst2\|EWtime\[7\] 5.758 ns " "Info: Slack time is 5.758 ns for clock \"CLK\" between source register \"control:inst2\|state\[2\]\" and destination register \"control:inst2\|EWtime\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "70.21 MHz 14.242 ns " "Info: Fmax is 70.21 MHz (period= 14.242 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.291 ns + Largest register register " "Info: + Largest register to register requirement is 19.291 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 13.417 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 13.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divDigital:inst18\|tempQ 2 REG LC_X10_Y3_N9 13 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 13; REG Node = 'divDigital:inst18\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK divDigital:inst18|tempQ } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(1.294 ns) 8.218 ns div:inst4\|tempQ 3 REG LC_X8_Y4_N6 45 " "Info: 3: + IC(2.867 ns) + CELL(1.294 ns) = 8.218 ns; Loc. = LC_X8_Y4_N6; Fanout = 45; REG Node = 'div:inst4\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { divDigital:inst18|tempQ div:inst4|tempQ } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.918 ns) 13.417 ns control:inst2\|EWtime\[7\] 4 REG LC_X11_Y6_N0 4 " "Info: 4: + IC(4.281 ns) + CELL(0.918 ns) = 13.417 ns; Loc. = LC_X11_Y6_N0; Fanout = 4; REG Node = 'control:inst2\|EWtime\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.199 ns" { div:inst4|tempQ control:inst2|EWtime[7] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 34.80 % ) " "Info: Total cell delay = 4.669 ns ( 34.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.748 ns ( 65.20 % ) " "Info: Total interconnect delay = 8.748 ns ( 65.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|EWtime[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|EWtime[7] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 13.417 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 13.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divDigital:inst18\|tempQ 2 REG LC_X10_Y3_N9 13 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 13; REG Node = 'divDigital:inst18\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK divDigital:inst18|tempQ } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(1.294 ns) 8.218 ns div:inst4\|tempQ 3 REG LC_X8_Y4_N6 45 " "Info: 3: + IC(2.867 ns) + CELL(1.294 ns) = 8.218 ns; Loc. = LC_X8_Y4_N6; Fanout = 45; REG Node = 'div:inst4\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { divDigital:inst18|tempQ div:inst4|tempQ } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.918 ns) 13.417 ns control:inst2\|state\[2\] 4 REG LC_X10_Y6_N8 43 " "Info: 4: + IC(4.281 ns) + CELL(0.918 ns) = 13.417 ns; Loc. = LC_X10_Y6_N8; Fanout = 43; REG Node = 'control:inst2\|state\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.199 ns" { div:inst4|tempQ control:inst2|state[2] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 34.80 % ) " "Info: Total cell delay = 4.669 ns ( 34.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.748 ns ( 65.20 % ) " "Info: Total interconnect delay = 8.748 ns ( 65.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|state[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|state[2] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|EWtime[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|EWtime[7] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|state[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|state[2] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|EWtime[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|EWtime[7] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|state[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|state[2] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.533 ns - Longest register register " "Info: - Longest register to register delay is 13.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst2\|state\[2\] 1 REG LC_X10_Y6_N8 43 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y6_N8; Fanout = 43; REG Node = 'control:inst2\|state\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst2|state[2] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.984 ns) + CELL(0.200 ns) 3.184 ns control:inst2\|Equal1~6 2 COMB LC_X6_Y4_N7 8 " "Info: 2: + IC(2.984 ns) + CELL(0.200 ns) = 3.184 ns; Loc. = LC_X6_Y4_N7; Fanout = 8; COMB Node = 'control:inst2\|Equal1~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { control:inst2|state[2] control:inst2|Equal1~6 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.169 ns) + CELL(0.914 ns) 7.267 ns control:inst2\|EWtime\[7\]~80 3 COMB LC_X10_Y6_N3 6 " "Info: 3: + IC(3.169 ns) + CELL(0.914 ns) = 7.267 ns; Loc. = LC_X10_Y6_N3; Fanout = 6; COMB Node = 'control:inst2\|EWtime\[7\]~80'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.083 ns" { control:inst2|Equal1~6 control:inst2|EWtime[7]~80 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.914 ns) 8.894 ns control:inst2\|EWtime~81 4 COMB LC_X10_Y6_N6 3 " "Info: 4: + IC(0.713 ns) + CELL(0.914 ns) = 8.894 ns; Loc. = LC_X10_Y6_N6; Fanout = 3; COMB Node = 'control:inst2\|EWtime~81'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { control:inst2|EWtime[7]~80 control:inst2|EWtime~81 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.405 ns) + CELL(0.511 ns) 11.810 ns control:inst2\|EWtime~93 5 COMB LC_X12_Y6_N1 1 " "Info: 5: + IC(2.405 ns) + CELL(0.511 ns) = 11.810 ns; Loc. = LC_X12_Y6_N1; Fanout = 1; COMB Node = 'control:inst2\|EWtime~93'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { control:inst2|EWtime~81 control:inst2|EWtime~93 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.591 ns) 13.533 ns control:inst2\|EWtime\[7\] 6 REG LC_X11_Y6_N0 4 " "Info: 6: + IC(1.132 ns) + CELL(0.591 ns) = 13.533 ns; Loc. = LC_X11_Y6_N0; Fanout = 4; REG Node = 'control:inst2\|EWtime\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { control:inst2|EWtime~93 control:inst2|EWtime[7] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.130 ns ( 23.13 % ) " "Info: Total cell delay = 3.130 ns ( 23.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.403 ns ( 76.87 % ) " "Info: Total interconnect delay = 10.403 ns ( 76.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.533 ns" { control:inst2|state[2] control:inst2|Equal1~6 control:inst2|EWtime[7]~80 control:inst2|EWtime~81 control:inst2|EWtime~93 control:inst2|EWtime[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.533 ns" { control:inst2|state[2] {} control:inst2|Equal1~6 {} control:inst2|EWtime[7]~80 {} control:inst2|EWtime~81 {} control:inst2|EWtime~93 {} control:inst2|EWtime[7] {} } { 0.000ns 2.984ns 3.169ns 0.713ns 2.405ns 1.132ns } { 0.000ns 0.200ns 0.914ns 0.914ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|EWtime[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|EWtime[7] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|state[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|state[2] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.533 ns" { control:inst2|state[2] control:inst2|Equal1~6 control:inst2|EWtime[7]~80 control:inst2|EWtime~81 control:inst2|EWtime~93 control:inst2|EWtime[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.533 ns" { control:inst2|state[2] {} control:inst2|Equal1~6 {} control:inst2|EWtime[7]~80 {} control:inst2|EWtime~81 {} control:inst2|EWtime~93 {} control:inst2|EWtime[7] {} } { 0.000ns 2.984ns 3.169ns 0.713ns 2.405ns 1.132ns } { 0.000ns 0.200ns 0.914ns 0.914ns 0.511ns 0.591ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK register control:inst2\|mode\[0\] register control:inst2\|mode\[1\] 1.41 ns " "Info: Minimum slack time is 1.41 ns for clock \"CLK\" between source register \"control:inst2\|mode\[0\]\" and destination register \"control:inst2\|mode\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.255 ns + Shortest register register " "Info: + Shortest register to register delay is 1.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst2\|mode\[0\] 1 REG LC_X6_Y6_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y6_N7; Fanout = 4; REG Node = 'control:inst2\|mode\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst2|mode[0] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.280 ns) 1.255 ns control:inst2\|mode\[1\] 2 REG LC_X6_Y6_N3 4 " "Info: 2: + IC(0.975 ns) + CELL(0.280 ns) = 1.255 ns; Loc. = LC_X6_Y6_N3; Fanout = 4; REG Node = 'control:inst2\|mode\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { control:inst2|mode[0] control:inst2|mode[1] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 22.31 % ) " "Info: Total cell delay = 0.280 ns ( 22.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 77.69 % ) " "Info: Total interconnect delay = 0.975 ns ( 77.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { control:inst2|mode[0] control:inst2|mode[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.255 ns" { control:inst2|mode[0] {} control:inst2|mode[1] {} } { 0.000ns 0.975ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 13.417 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 13.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divDigital:inst18\|tempQ 2 REG LC_X10_Y3_N9 13 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 13; REG Node = 'divDigital:inst18\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK divDigital:inst18|tempQ } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(1.294 ns) 8.218 ns div:inst4\|tempQ 3 REG LC_X8_Y4_N6 45 " "Info: 3: + IC(2.867 ns) + CELL(1.294 ns) = 8.218 ns; Loc. = LC_X8_Y4_N6; Fanout = 45; REG Node = 'div:inst4\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { divDigital:inst18|tempQ div:inst4|tempQ } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.918 ns) 13.417 ns control:inst2\|mode\[1\] 4 REG LC_X6_Y6_N3 4 " "Info: 4: + IC(4.281 ns) + CELL(0.918 ns) = 13.417 ns; Loc. = LC_X6_Y6_N3; Fanout = 4; REG Node = 'control:inst2\|mode\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.199 ns" { div:inst4|tempQ control:inst2|mode[1] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 34.80 % ) " "Info: Total cell delay = 4.669 ns ( 34.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.748 ns ( 65.20 % ) " "Info: Total interconnect delay = 8.748 ns ( 65.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|mode[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|mode[1] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 13.417 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 13.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divDigital:inst18\|tempQ 2 REG LC_X10_Y3_N9 13 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 13; REG Node = 'divDigital:inst18\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK divDigital:inst18|tempQ } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(1.294 ns) 8.218 ns div:inst4\|tempQ 3 REG LC_X8_Y4_N6 45 " "Info: 3: + IC(2.867 ns) + CELL(1.294 ns) = 8.218 ns; Loc. = LC_X8_Y4_N6; Fanout = 45; REG Node = 'div:inst4\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { divDigital:inst18|tempQ div:inst4|tempQ } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.918 ns) 13.417 ns control:inst2\|mode\[0\] 4 REG LC_X6_Y6_N7 4 " "Info: 4: + IC(4.281 ns) + CELL(0.918 ns) = 13.417 ns; Loc. = LC_X6_Y6_N7; Fanout = 4; REG Node = 'control:inst2\|mode\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.199 ns" { div:inst4|tempQ control:inst2|mode[0] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 34.80 % ) " "Info: Total cell delay = 4.669 ns ( 34.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.748 ns ( 65.20 % ) " "Info: Total interconnect delay = 8.748 ns ( 65.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|mode[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|mode[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|mode[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|mode[1] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|mode[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|mode[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|mode[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|mode[1] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|mode[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|mode[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { control:inst2|mode[0] control:inst2|mode[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.255 ns" { control:inst2|mode[0] {} control:inst2|mode[1] {} } { 0.000ns 0.975ns } { 0.000ns 0.280ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|mode[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|mode[1] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|mode[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|mode[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "control:inst2\|state\[0\] flash CLK -2.251 ns register " "Info: tsu for register \"control:inst2\|state\[0\]\" (data pin = \"flash\", clock pin = \"CLK\") is -2.251 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.833 ns + Longest pin register " "Info: + Longest pin to register delay is 10.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns flash 1 PIN PIN_27 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_27; Fanout = 10; PIN Node = 'flash'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { flash } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 160 24 192 176 "flash" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.409 ns) + CELL(0.740 ns) 6.281 ns control:inst2\|state~37 2 COMB LC_X5_Y6_N4 4 " "Info: 2: + IC(4.409 ns) + CELL(0.740 ns) = 6.281 ns; Loc. = LC_X5_Y6_N4; Fanout = 4; COMB Node = 'control:inst2\|state~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.149 ns" { flash control:inst2|state~37 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.511 ns) 7.604 ns control:inst2\|state~47 3 COMB LC_X5_Y6_N2 1 " "Info: 3: + IC(0.812 ns) + CELL(0.511 ns) = 7.604 ns; Loc. = LC_X5_Y6_N2; Fanout = 1; COMB Node = 'control:inst2\|state~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { control:inst2|state~37 control:inst2|state~47 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.200 ns) 8.537 ns control:inst2\|state~48 4 COMB LC_X5_Y6_N8 2 " "Info: 4: + IC(0.733 ns) + CELL(0.200 ns) = 8.537 ns; Loc. = LC_X5_Y6_N8; Fanout = 2; COMB Node = 'control:inst2\|state~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { control:inst2|state~47 control:inst2|state~48 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 9.042 ns control:inst2\|state~49 5 COMB LC_X5_Y6_N9 1 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 9.042 ns; Loc. = LC_X5_Y6_N9; Fanout = 1; COMB Node = 'control:inst2\|state~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { control:inst2|state~48 control:inst2|state~49 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(1.061 ns) 10.833 ns control:inst2\|state\[0\] 6 REG LC_X5_Y6_N0 24 " "Info: 6: + IC(0.730 ns) + CELL(1.061 ns) = 10.833 ns; Loc. = LC_X5_Y6_N0; Fanout = 24; REG Node = 'control:inst2\|state\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { control:inst2|state~49 control:inst2|state[0] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.844 ns ( 35.48 % ) " "Info: Total cell delay = 3.844 ns ( 35.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.989 ns ( 64.52 % ) " "Info: Total interconnect delay = 6.989 ns ( 64.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.833 ns" { flash control:inst2|state~37 control:inst2|state~47 control:inst2|state~48 control:inst2|state~49 control:inst2|state[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.833 ns" { flash {} flash~combout {} control:inst2|state~37 {} control:inst2|state~47 {} control:inst2|state~48 {} control:inst2|state~49 {} control:inst2|state[0] {} } { 0.000ns 0.000ns 4.409ns 0.812ns 0.733ns 0.305ns 0.730ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.200ns 0.200ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 13.417 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 13.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divDigital:inst18\|tempQ 2 REG LC_X10_Y3_N9 13 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 13; REG Node = 'divDigital:inst18\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK divDigital:inst18|tempQ } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(1.294 ns) 8.218 ns div:inst4\|tempQ 3 REG LC_X8_Y4_N6 45 " "Info: 3: + IC(2.867 ns) + CELL(1.294 ns) = 8.218 ns; Loc. = LC_X8_Y4_N6; Fanout = 45; REG Node = 'div:inst4\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { divDigital:inst18|tempQ div:inst4|tempQ } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.918 ns) 13.417 ns control:inst2\|state\[0\] 4 REG LC_X5_Y6_N0 24 " "Info: 4: + IC(4.281 ns) + CELL(0.918 ns) = 13.417 ns; Loc. = LC_X5_Y6_N0; Fanout = 24; REG Node = 'control:inst2\|state\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.199 ns" { div:inst4|tempQ control:inst2|state[0] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 34.80 % ) " "Info: Total cell delay = 4.669 ns ( 34.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.748 ns ( 65.20 % ) " "Info: Total interconnect delay = 8.748 ns ( 65.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|state[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|state[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.833 ns" { flash control:inst2|state~37 control:inst2|state~47 control:inst2|state~48 control:inst2|state~49 control:inst2|state[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.833 ns" { flash {} flash~combout {} control:inst2|state~37 {} control:inst2|state~47 {} control:inst2|state~48 {} control:inst2|state~49 {} control:inst2|state[0] {} } { 0.000ns 0.000ns 4.409ns 0.812ns 0.733ns 0.305ns 0.730ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.200ns 0.200ns 1.061ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|state[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|state[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK D\[1\] control:inst2\|EWtime\[4\] 27.697 ns register " "Info: tco from clock \"CLK\" to destination pin \"D\[1\]\" through register \"control:inst2\|EWtime\[4\]\" is 27.697 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 13.417 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 13.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divDigital:inst18\|tempQ 2 REG LC_X10_Y3_N9 13 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 13; REG Node = 'divDigital:inst18\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK divDigital:inst18|tempQ } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(1.294 ns) 8.218 ns div:inst4\|tempQ 3 REG LC_X8_Y4_N6 45 " "Info: 3: + IC(2.867 ns) + CELL(1.294 ns) = 8.218 ns; Loc. = LC_X8_Y4_N6; Fanout = 45; REG Node = 'div:inst4\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { divDigital:inst18|tempQ div:inst4|tempQ } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.918 ns) 13.417 ns control:inst2\|EWtime\[4\] 4 REG LC_X12_Y6_N4 8 " "Info: 4: + IC(4.281 ns) + CELL(0.918 ns) = 13.417 ns; Loc. = LC_X12_Y6_N4; Fanout = 8; REG Node = 'control:inst2\|EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.199 ns" { div:inst4|tempQ control:inst2|EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 34.80 % ) " "Info: Total cell delay = 4.669 ns ( 34.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.748 ns ( 65.20 % ) " "Info: Total interconnect delay = 8.748 ns ( 65.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|EWtime[4] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.904 ns + Longest register pin " "Info: + Longest register to pin delay is 13.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst2\|EWtime\[4\] 1 REG LC_X12_Y6_N4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y6_N4; Fanout = 8; REG Node = 'control:inst2\|EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst2|EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.730 ns) + CELL(0.200 ns) 4.930 ns mux41a:inst6\|Y\[0\]~16 2 COMB LC_X10_Y5_N7 1 " "Info: 2: + IC(4.730 ns) + CELL(0.200 ns) = 4.930 ns; Loc. = LC_X10_Y5_N7; Fanout = 1; COMB Node = 'mux41a:inst6\|Y\[0\]~16'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { control:inst2|EWtime[4] mux41a:inst6|Y[0]~16 } "NODE_NAME" } } { "mux41a.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/mux41a.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.511 ns) 6.207 ns mux41a:inst6\|Y\[0\] 3 COMB LC_X10_Y5_N8 7 " "Info: 3: + IC(0.766 ns) + CELL(0.511 ns) = 6.207 ns; Loc. = LC_X10_Y5_N8; Fanout = 7; COMB Node = 'mux41a:inst6\|Y\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { mux41a:inst6|Y[0]~16 mux41a:inst6|Y[0] } "NODE_NAME" } } { "mux41a.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/mux41a.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.711 ns) + CELL(0.740 ns) 9.658 ns digital47:inst21\|Mux5~0 4 COMB LC_X12_Y2_N2 1 " "Info: 4: + IC(2.711 ns) + CELL(0.740 ns) = 9.658 ns; Loc. = LC_X12_Y2_N2; Fanout = 1; COMB Node = 'digital47:inst21\|Mux5~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.451 ns" { mux41a:inst6|Y[0] digital47:inst21|Mux5~0 } "NODE_NAME" } } { "digital47.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/digital47.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(2.322 ns) 13.904 ns D\[1\] 5 PIN PIN_53 0 " "Info: 5: + IC(1.924 ns) + CELL(2.322 ns) = 13.904 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'D\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.246 ns" { digital47:inst21|Mux5~0 D[1] } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 192 1128 1304 208 "D\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.773 ns ( 27.14 % ) " "Info: Total cell delay = 3.773 ns ( 27.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.131 ns ( 72.86 % ) " "Info: Total interconnect delay = 10.131 ns ( 72.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.904 ns" { control:inst2|EWtime[4] mux41a:inst6|Y[0]~16 mux41a:inst6|Y[0] digital47:inst21|Mux5~0 D[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.904 ns" { control:inst2|EWtime[4] {} mux41a:inst6|Y[0]~16 {} mux41a:inst6|Y[0] {} digital47:inst21|Mux5~0 {} D[1] {} } { 0.000ns 4.730ns 0.766ns 2.711ns 1.924ns } { 0.000ns 0.200ns 0.511ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|EWtime[4] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.904 ns" { control:inst2|EWtime[4] mux41a:inst6|Y[0]~16 mux41a:inst6|Y[0] digital47:inst21|Mux5~0 D[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.904 ns" { control:inst2|EWtime[4] {} mux41a:inst6|Y[0]~16 {} mux41a:inst6|Y[0] {} digital47:inst21|Mux5~0 {} D[1] {} } { 0.000ns 4.730ns 0.766ns 2.711ns 1.924ns } { 0.000ns 0.200ns 0.511ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:inst2\|cnt\[0\] RST CLK 7.487 ns register " "Info: th for register \"control:inst2\|cnt\[0\]\" (data pin = \"RST\", clock pin = \"CLK\") is 7.487 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 13.417 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 13.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divDigital:inst18\|tempQ 2 REG LC_X10_Y3_N9 13 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 13; REG Node = 'divDigital:inst18\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK divDigital:inst18|tempQ } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(1.294 ns) 8.218 ns div:inst4\|tempQ 3 REG LC_X8_Y4_N6 45 " "Info: 3: + IC(2.867 ns) + CELL(1.294 ns) = 8.218 ns; Loc. = LC_X8_Y4_N6; Fanout = 45; REG Node = 'div:inst4\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { divDigital:inst18|tempQ div:inst4|tempQ } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.918 ns) 13.417 ns control:inst2\|cnt\[0\] 4 REG LC_X5_Y5_N0 3 " "Info: 4: + IC(4.281 ns) + CELL(0.918 ns) = 13.417 ns; Loc. = LC_X5_Y5_N0; Fanout = 3; REG Node = 'control:inst2\|cnt\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.199 ns" { div:inst4|tempQ control:inst2|cnt[0] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 34.80 % ) " "Info: Total cell delay = 4.669 ns ( 34.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.748 ns ( 65.20 % ) " "Info: Total interconnect delay = 8.748 ns ( 65.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|cnt[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|cnt[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.151 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RST 1 PIN PIN_29 25 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_29; Fanout = 25; PIN Node = 'RST'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 112 40 208 128 "RST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.776 ns) + CELL(1.243 ns) 6.151 ns control:inst2\|cnt\[0\] 2 REG LC_X5_Y5_N0 3 " "Info: 2: + IC(3.776 ns) + CELL(1.243 ns) = 6.151 ns; Loc. = LC_X5_Y5_N0; Fanout = 3; REG Node = 'control:inst2\|cnt\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.019 ns" { RST control:inst2|cnt[0] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.375 ns ( 38.61 % ) " "Info: Total cell delay = 2.375 ns ( 38.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.776 ns ( 61.39 % ) " "Info: Total interconnect delay = 3.776 ns ( 61.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.151 ns" { RST control:inst2|cnt[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.151 ns" { RST {} RST~combout {} control:inst2|cnt[0] {} } { 0.000ns 0.000ns 3.776ns } { 0.000ns 1.132ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|cnt[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|cnt[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.151 ns" { RST control:inst2|cnt[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.151 ns" { RST {} RST~combout {} control:inst2|cnt[0] {} } { 0.000ns 0.000ns 3.776ns } { 0.000ns 1.132ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 21:19:37 2017 " "Info: Processing ended: Thu Sep 28 21:19:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1  " "Info: Quartus II Full Compilation was successful. 0 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
