
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: detector_in[1] (input port clocked by __VIRTUAL_CLK__)
Endpoint: phase_map_out[1] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
                      0.004317    0.002010    2.002010 v detector_in[1] (in)
     1    0.002517                                       detector_in[1] (net)
                      0.004318    0.000000    2.002010 v input2/A (sky130_fd_sc_hd__buf_1)
                      0.034716    0.061164    2.063174 v input2/X (sky130_fd_sc_hd__buf_1)
     2    0.007397                                       net2 (net)
                      0.034716    0.000136    2.063310 v _4_/B (sky130_fd_sc_hd__or2_1)
                      0.030261    0.116617    2.179928 v _4_/X (sky130_fd_sc_hd__or2_1)
     1    0.002216                                       _1_ (net)
                      0.030261    0.000009    2.179937 v _5_/A (sky130_fd_sc_hd__clkbuf_1)
                      0.018612    0.056313    2.236250 v _5_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.002837                                       net4 (net)
                      0.018612    0.000033    2.236283 v output4/A (sky130_fd_sc_hd__buf_2)
                      0.062254    0.112902    2.349185 v output4/X (sky130_fd_sc_hd__buf_2)
     1    0.034043                                       phase_map_out[1] (net)
                      0.062255    0.000223    2.349408 v phase_map_out[1] (out)
                                              2.349408   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -2.349408   data arrival time
---------------------------------------------------------------------------------------------
                                              5.400592   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
