Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Aug 12 09:38:30 2024
| Host         : Arif running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file t15_dds_v2_timing_summary_routed.rpt -pb t15_dds_v2_timing_summary_routed.pb -rpx t15_dds_v2_timing_summary_routed.rpx -warn_on_violation
| Design       : t15_dds_v2
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (129)
5. checking no_input_delay (13)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (129)
--------------------------------------------------
 There are 129 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  193          inf        0.000                      0                  193           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           193 Endpoints
Min Delay           193 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sinwave/dout_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Cos_val[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.248ns  (logic 4.531ns (62.510%)  route 2.717ns (37.489%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_0/CLKBWRCLK
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.080     2.080 r  Sinwave/dout_reg_0/DOBDO[1]
                         net (fo=1, routed)           2.717     4.797    Cos_val_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         2.451     7.248 r  Cos_val_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.248    Cos_val[1]
    P18                                                               r  Cos_val[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/dout_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Sin_val[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.130ns  (logic 4.597ns (64.481%)  route 2.532ns (35.519%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_3/CLKARDCLK
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.080     2.080 r  Sinwave/dout_reg_3/DOADO[6]
                         net (fo=1, routed)           2.532     4.612    Sin_val_OBUF[30]
    C21                  OBUF (Prop_obuf_I_O)         2.517     7.130 r  Sin_val_OBUF[30]_inst/O
                         net (fo=0)                   0.000     7.130    Sin_val[30]
    C21                                                               r  Sin_val[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/dout_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Sin_val[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.117ns  (logic 4.588ns (64.465%)  route 2.529ns (35.535%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_2/CLKARDCLK
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.080     2.080 r  Sinwave/dout_reg_2/DOADO[6]
                         net (fo=1, routed)           2.529     4.609    Sin_val_OBUF[22]
    G24                  OBUF (Prop_obuf_I_O)         2.508     7.117 r  Sin_val_OBUF[22]_inst/O
                         net (fo=0)                   0.000     7.117    Sin_val[22]
    G24                                                               r  Sin_val[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/dout_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Cos_val[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.099ns  (logic 4.514ns (63.579%)  route 2.586ns (36.421%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_0/CLKBWRCLK
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.080     2.080 r  Sinwave/dout_reg_0/DOBDO[0]
                         net (fo=1, routed)           2.586     4.666    Cos_val_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         2.434     7.099 r  Cos_val_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.099    Cos_val[0]
    U16                                                               r  Cos_val[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/dout_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Cos_val[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.063ns  (logic 4.540ns (64.284%)  route 2.522ns (35.716%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_0/CLKBWRCLK
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.080     2.080 r  Sinwave/dout_reg_0/DOBDO[6]
                         net (fo=1, routed)           2.522     4.602    Cos_val_OBUF[6]
    N18                  OBUF (Prop_obuf_I_O)         2.460     7.063 r  Cos_val_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.063    Cos_val[6]
    N18                                                               r  Cos_val[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/dout_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Cos_val[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.059ns  (logic 4.521ns (64.037%)  route 2.539ns (35.963%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_0/CLKBWRCLK
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.080     2.080 r  Sinwave/dout_reg_0/DOBDO[7]
                         net (fo=1, routed)           2.539     4.619    Cos_val_OBUF[7]
    R17                  OBUF (Prop_obuf_I_O)         2.441     7.059 r  Cos_val_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.059    Cos_val[7]
    R17                                                               r  Cos_val[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/dout_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Cos_val[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.041ns  (logic 4.499ns (63.898%)  route 2.542ns (36.102%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_0/CLKBWRCLK
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.080     2.080 r  Sinwave/dout_reg_0/DOBDO[3]
                         net (fo=1, routed)           2.542     4.622    Cos_val_OBUF[3]
    T17                  OBUF (Prop_obuf_I_O)         2.419     7.041 r  Cos_val_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.041    Cos_val[3]
    T17                                                               r  Cos_val[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/dout_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Cos_val[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.036ns  (logic 4.497ns (63.919%)  route 2.539ns (36.081%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_0/CLKBWRCLK
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.080     2.080 r  Sinwave/dout_reg_0/DOBDO[4]
                         net (fo=1, routed)           2.539     4.619    Cos_val_OBUF[4]
    U17                  OBUF (Prop_obuf_I_O)         2.417     7.036 r  Cos_val_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.036    Cos_val[4]
    U17                                                               r  Cos_val[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/dout_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Sin_val[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.024ns  (logic 4.612ns (65.660%)  route 2.412ns (34.340%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_2/CLKARDCLK
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.080     2.080 r  Sinwave/dout_reg_2/DOADO[4]
                         net (fo=1, routed)           2.412     4.492    Sin_val_OBUF[20]
    E25                  OBUF (Prop_obuf_I_O)         2.532     7.024 r  Sin_val_OBUF[20]_inst/O
                         net (fo=0)                   0.000     7.024    Sin_val[20]
    E25                                                               r  Sin_val[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sinwave/dout_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            Sin_val[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.011ns  (logic 4.604ns (65.671%)  route 2.407ns (34.329%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1                     0.000     0.000 r  Sinwave/dout_reg_3/CLKARDCLK
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.080     2.080 r  Sinwave/dout_reg_3/DOADO[4]
                         net (fo=1, routed)           2.407     4.487    Sin_val_OBUF[28]
    D23                  OBUF (Prop_obuf_I_O)         2.524     7.011 r  Sin_val_OBUF[28]_inst/O
                         net (fo=0)                   0.000     7.011    Sin_val[28]
    D23                                                               r  Sin_val[28] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACC/accum_value_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC/accum_value_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.177ns (55.550%)  route 0.142ns (44.450%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  ACC/accum_value_reg[11]/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  ACC/accum_value_reg[11]/Q
                         net (fo=6, routed)           0.142     0.242    ACC/addrs[11]
    SLICE_X1Y40          LUT2 (Prop_lut2_I1_O)        0.028     0.270 r  ACC/accum_value[8]_i_2/O
                         net (fo=1, routed)           0.000     0.270    ACC/accum_value[8]_i_2_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.319 r  ACC/accum_value_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.319    ACC/accum_value_reg[8]_i_1_n_4
    SLICE_X1Y40          FDRE                                         r  ACC/accum_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC/accum_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC/accum_value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.177ns (55.396%)  route 0.143ns (44.604%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  ACC/accum_value_reg[3]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  ACC/accum_value_reg[3]/Q
                         net (fo=9, routed)           0.143     0.243    ACC/addrs[3]
    SLICE_X1Y38          LUT2 (Prop_lut2_I1_O)        0.028     0.271 r  ACC/accum_value[0]_i_3/O
                         net (fo=1, routed)           0.000     0.271    ACC/accum_value[0]_i_3_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.320 r  ACC/accum_value_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.320    ACC/accum_value_reg[0]_i_2_n_4
    SLICE_X1Y38          FDRE                                         r  ACC/accum_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC/accum_value_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC/accum_value_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.177ns (55.396%)  route 0.143ns (44.604%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE                         0.000     0.000 r  ACC/accum_value_reg[7]/C
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  ACC/accum_value_reg[7]/Q
                         net (fo=9, routed)           0.143     0.243    ACC/addrs[7]
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.028     0.271 r  ACC/accum_value[4]_i_2/O
                         net (fo=1, routed)           0.000     0.271    ACC/accum_value[4]_i_2_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.320 r  ACC/accum_value_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.320    ACC/accum_value_reg[4]_i_1_n_4
    SLICE_X1Y39          FDRE                                         r  ACC/accum_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC/accum_value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC/accum_value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.183ns (56.546%)  route 0.141ns (43.454%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  ACC/accum_value_reg[0]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  ACC/accum_value_reg[0]/Q
                         net (fo=9, routed)           0.141     0.241    ACC/addrs[0]
    SLICE_X1Y38          LUT2 (Prop_lut2_I1_O)        0.028     0.269 r  ACC/accum_value[0]_i_6/O
                         net (fo=1, routed)           0.000     0.269    ACC/accum_value[0]_i_6_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.324 r  ACC/accum_value_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.324    ACC/accum_value_reg[0]_i_2_n_7
    SLICE_X1Y38          FDRE                                         r  ACC/accum_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC/accum_value_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC/accum_value_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.183ns (56.546%)  route 0.141ns (43.454%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  ACC/accum_value_reg[8]/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  ACC/accum_value_reg[8]/Q
                         net (fo=9, routed)           0.141     0.241    ACC/addrs[8]
    SLICE_X1Y40          LUT2 (Prop_lut2_I1_O)        0.028     0.269 r  ACC/accum_value[8]_i_5/O
                         net (fo=1, routed)           0.000     0.269    ACC/accum_value[8]_i_5_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.324 r  ACC/accum_value_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.324    ACC/accum_value_reg[8]_i_1_n_7
    SLICE_X1Y40          FDRE                                         r  ACC/accum_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC/accum_value_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC/accum_value_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.183ns (56.392%)  route 0.142ns (43.608%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE                         0.000     0.000 r  ACC/accum_value_reg[4]/C
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  ACC/accum_value_reg[4]/Q
                         net (fo=9, routed)           0.142     0.242    ACC/addrs[4]
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.028     0.270 r  ACC/accum_value[4]_i_5/O
                         net (fo=1, routed)           0.000     0.270    ACC/accum_value[4]_i_5_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.325 r  ACC/accum_value_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.325    ACC/accum_value_reg[4]_i_1_n_7
    SLICE_X1Y39          FDRE                                         r  ACC/accum_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC/accum_value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC/accum_value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.210ns (59.892%)  route 0.141ns (40.108%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  ACC/accum_value_reg[0]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  ACC/accum_value_reg[0]/Q
                         net (fo=9, routed)           0.141     0.241    ACC/addrs[0]
    SLICE_X1Y38          LUT2 (Prop_lut2_I1_O)        0.028     0.269 r  ACC/accum_value[0]_i_6/O
                         net (fo=1, routed)           0.000     0.269    ACC/accum_value[0]_i_6_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     0.351 r  ACC/accum_value_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.351    ACC/accum_value_reg[0]_i_2_n_6
    SLICE_X1Y38          FDRE                                         r  ACC/accum_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC/accum_value_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC/accum_value_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.210ns (59.892%)  route 0.141ns (40.108%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  ACC/accum_value_reg[8]/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  ACC/accum_value_reg[8]/Q
                         net (fo=9, routed)           0.141     0.241    ACC/addrs[8]
    SLICE_X1Y40          LUT2 (Prop_lut2_I1_O)        0.028     0.269 r  ACC/accum_value[8]_i_5/O
                         net (fo=1, routed)           0.000     0.269    ACC/accum_value[8]_i_5_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     0.351 r  ACC/accum_value_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.351    ACC/accum_value_reg[8]_i_1_n_6
    SLICE_X1Y40          FDRE                                         r  ACC/accum_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC/accum_value_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC/accum_value_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.210ns (59.741%)  route 0.142ns (40.259%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE                         0.000     0.000 r  ACC/accum_value_reg[4]/C
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  ACC/accum_value_reg[4]/Q
                         net (fo=9, routed)           0.142     0.242    ACC/addrs[4]
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.028     0.270 r  ACC/accum_value[4]_i_5/O
                         net (fo=1, routed)           0.000     0.270    ACC/accum_value[4]_i_5_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     0.352 r  ACC/accum_value_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.352    ACC/accum_value_reg[4]_i_1_n_6
    SLICE_X1Y39          FDRE                                         r  ACC/accum_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC/accum_value_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Sinwave/dout_reg_2/ADDRBWRADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.100ns (27.632%)  route 0.262ns (72.368%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  ACC/accum_value_reg[2]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  ACC/accum_value_reg[2]/Q
                         net (fo=9, routed)           0.262     0.362    Sinwave/addrs[2]
    RAMB36_X0Y7          RAMB36E1                                     r  Sinwave/dout_reg_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------





