INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilieb/Projects/ProjectFull2/ProjectFull2.sim/sim_1/impl/func/xsim/Project2_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project2
INFO: [VRFC 10-311] analyzing module SSD
INFO: [VRFC 10-311] analyzing module glbl
