% Encoding: UTF-8
@online{wang17,
  author={Wang, Chao and Lou, Wenqi and Gong, Lei and Jin, Lihui and Tan, Luchao and Hu, Yahui and Li, Xi and Zhou, Xuehai},
  title={{Reconfigurable Hardware Accelerators: Opportunities, Trends, and Challenges}},
  url="arXiv:1712.04771",
  year={2017},
  month={Dec}
}

@INPROCEEDINGS{shields00,
  author={J. Shields},
  booktitle={Proceedings VHDL International Users Forum Fall Workshop},
  title={{Modeling foreign architectures with VHPI}},
  year={2000},
  pages={100-107},
  doi={10.1109/VIUF.2000.890278},
  month={Oct}
}

@ARTICLE{vhdl,
  journal={IEEE Std 1076-2008 (Revision of IEEE Std 1076-2002)},
  title={{IEEE Standard VHDL Language Reference Manual}},
  year={2009},
  pages={c1-626},
  doi={10.1109/IEEESTD.2009.4772740},
  month={Jan}
}

@ARTICLE{teich12,
  author={J. Teich},
  journal={Proceedings of the IEEE},
  title={{Hardware/Software Codesign: The Past, the Present, and Predicting the Future}},
  year={2012},
  volume={100},
  number={Special Centennial Issue},
  pages={1411-1430},
  doi={10.1109/JPROC.2011.2182009},
  ISSN={0018-9219},
  month={May}
}

@INPROCEEDINGS{mawer17,
  author={J. Mawer and O. Palomar and C. Gorgovan and A. Nisbet and W. Toms and M. Luján},
  booktitle={2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)},
  title={{The Potential of Dynamic Binary Modification and CPU-FPGA SoCs for Simulation}},
  year={2017},
  pages={144-151},
  doi={10.1109/FCCM.2017.36},
  month={Apr}
}

@online{ldso,
  author = {Michael Kerrisk},
  year = {2018},
  title = {{Linux Programmer's Manual LD.SO(8)}},
  url = {http://man7.org/linux/man-pages/man8/ld.so.8.html},
  month = {Apr},
  lastaccessed = {March 30, 2020},
}

@online{codeproject,
  author = {Anthony Shoumikhin},
  year = {2014},
  title = {{Redirecting functions in shared ELF libraries}},
  url = {https://www.apriorit.com/dev-blog/181-elf-hook},
  month = {Apr},
  lastaccessed = {March 30, 2020},
}

@PhdThesis{bruening04,
  author       = {Bruening, Derek L.},
  title        = {{Efficient, Transparent, and Comprehensive Runtime Code Manipulation}},
  url          = {http://www.dynamorio.org},
  address      = {Cambridge, MA, USA},
  lastaccessed = {March 30, 2020},
  publisher    = {Massachusetts Institute of Technology},
  year         = {2004},
}

@Article{luk05,
  author     = {Luk, Chi-Keung and Cohn, Robert and Muth, Robert and Patil, Harish and Klauser, Artur and Lowney, Geoff and Wallace, Steven and Reddi, Vijay Janapa and Hazelwood, Kim},
  title      = {{Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation}},
  doi        = {10.1145/1064978.1065034},
  issn       = {0362-1340},
  number     = {6},
  pages      = {190--200},
  url        = {http://doi.acm.org/10.1145/1064978.1065034},
  volume     = {40},
  acmid      = {1065034},
  address    = {New York, NY, USA},
  issue_date = {June 2005},
  journal    = {SIGPLAN Not.},
  month      = jun,
  numpages   = {11},
  publisher  = {ACM},
  year       = {2005},
}

@online{pinweb,
  author = {Osnat Levi},
  year = {2012},
  title = {{Pin - A Dynamic Binary Instrumentation Tool}},
  url = {https://software.intel.com/en-us/articles/pin-a-dynamic-binary-instrumentation-tool},
  month = {Jun},
  lastaccessed = {March 30, 2020},
}

@article{gorgovan16,
 author = {Gorgovan, Cosmin and d'Antras, Amanieu and Luj\'{a}n, Mikel},
 title = {{MAMBO: A Low-Overhead Dynamic Binary Modification Tool for ARM}},
 journal = {ACM Trans. Archit. Code Optim.},
 issue_date = {April 2016},
 volume = {13},
 number = {1},
 month = apr,
 year = {2016},
 issn = {1544-3566},
 pages = {14:1--14:26},
 articleno = {14},
 numpages = {26},
 url = {http://doi.acm.org/10.1145/2896451},
 doi = {10.1145/2896451},
 acmid = {2896451},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Dynamic binary modification, indirect branch, software code cache},
}

@inproceedings{bellard05,
 author = {Bellard, Fabrice},
 title = {{QEMU, a Fast and Portable Dynamic Translator}},
 booktitle = {Proceedings of the Annual Conference on USENIX Annual Technical Conference},
 series = {ATEC '05},
 year = {2005},
 location = {Anaheim, CA},
 pages = {41--41},
 numpages = {1},
 url = {https://www.qemu.org},
 acmid = {1247401},
 publisher = {USENIX Association},
 address = {Berkeley, CA, USA},
 lastaccessed = {March 30, 2020},
}

@online{gh:mambo-vm,
  author = {Gorgovan, Cosmin},
  year = {2018},
  title = {{Scripts to build an AArch64 QEMU virtual machine image for evaluating MAMBO}},
  url = {https://github.com/beehive-lab/mambo-vm},
  month = {Jan},
  lastaccessed = {March 30, 2020},
}

@online{gh:ghdl,
  author = {Gingold, Tristan},
  title = {{GHDL: VHDL 2008/93/87 simulator}},
  url = {https://github.com/ghdl/ghdl},
  year = {2005},
  month = {Sep},
  lastaccessed = {May 10, 2020},
}

@Online{gh:ghdl-cosim,
  title        = {{Co-simulation with GHDL}},
  url          = {https://github.com/ghdl/ghdl-cosim},
  lastaccessed = {May 10, 2020},
  month        = {Apr},
  year         = {2020},
}

@online{gh:ghdl-systemc,
  author = {Gingold, Tristan},
  year = {2015},
  title = {{GHDL: demo of mixed VHDL and SystemC simulation}},
  url = {https://github.com/ghdl/ghdl-systemc-fosdem16},
  lastaccessed = {May 10, 2020},
}

@online{vunit,
  author = {Asplund, Lars and Kraigher, Olof},
  year = {2014},
  title = {{VUnit: a unit testing framework for VHDL/SystemVerilog}},
  url = {http://vunit.github.io},
  month = {Sep},
  lastaccessed = {March 30, 2020},
}

@online{vunit-vcl,
  author = {Asplund, Lars and Kraigher, Olof},
  year = {2018},
  title = {{VUnit Verification Component Library}},
  url = {https://vunit.github.io/verification_components/user_guide.html\#vc-library},
  lastaccessed = {March 30, 2020},
}

@online{vunit-cosim,
  author = {Martinez-Corral, Unai},
  year = {2020},
  title = {{VUnit/cosim: interfacing VHDL and foreign languages with VUnit}},
  url = {https://vunit.github.io/cosim},
  month = {Feb},
  lastaccessed = {March 30, 2020},
}

@online{gh:spinal,
  author = {Papon, Charles},
  year = {2015},
  title = {{SpinalHDL: A high level hardware description language}},
  url = {https://github.com/SpinalHDL},
  month = {Jan},
  lastaccessed = {March 30, 2020},
}

@online{gh:vexriscv,
  author = {Papon, Charles},
  title = {{VexRiscv: a FPGA friendly 32 bit RISC-V CPU implementation}},
  url = {https://github.com/SpinalHDL/VexRiscv},
  lastaccessed = {March 30, 2020},
}

@online{gh:vexriscvsocsoftware,
  author = {Papon, Charles},
  title = {{VexRiscv SoC software}},
  url = {https://github.com/SpinalHDL/VexRiscvSocSoftware},
  lastaccessed = {March 30, 2020},
}

@online{gh:saxonsoc,
  author = {Papon, Charles},
  title = {{SoC based on VexRiscv and ICE40 UP5K }},
  url = {https://github.com/SpinalHDL/SaxonSoc},
  lastaccessed = {May 10, 2020},
}

@online{cosmin18,
  author = {Gorgovan, Cosmin and Callaghan, Guillermo and Luj\'{a}n, Mikel},
  year = {2018},
  title = {{Balancing Performance and Productivity for the Development of Dynamic Binary Instrumentation Tools: A Case Study for ARM Systems}},
  month = {Sep},
  lastaccessed = {March 30, 2020},
}

@INPROCEEDINGS{rowson94,
  author={J. A. Rowson},
  booktitle={31st Design Automation Conference},
  title={{Hardware/Software Co-Simulation}},
  year={1994},
  pages={439-440},
  doi={10.1109/DAC.1994.204143},
  ISSN={0738-100X},
  month={Jun}
}

@online{verilator,
  author = {Snyder, Wilson},
  year = {2001},
  title = {Verilator},
  url = {https://www.veripool.org/wiki/verilator},
  month = {Sep},
  lastaccessed = {March 30, 2020},
}

@online{fss,
  author = {Dassatti, Alberto and Convers, Anthony and Rigamonti, Roberto and Ruppen, Xavier},
  title = {{FSS - Full System Simulation}},
  url = {https://gitlab.com/reds-public/fss},
  year = {2018},
  lastaccessed = {March 30, 2020}
}

@online{vivadohls,
  author = {Xilinx},
  year = {2018},
  title = {{Vivado High-Level Synthesis}},
  url = {https://www.xilinx.com/products/design-tools/vivado/integration/esl-design.html},
  lastaccessed = {March 30, 2020}
}

@online{xilinx-vitis,
  author = {Xilinx},
  year = {2020},
  title = {{Vitis: unified software platform}},
  url = {https://www.xilinx.com/products/design-tools/vitis.html},
  lastaccessed = {March 30, 2020}
}

@Inbook{nikhil08,
 author = "Nikhil, Rishiyur S.",
 editor = "Coussy, Philippe and Morawiec, Adam",
 title = "Bluespec: A General-Purpose Approach to High-Level Synthesis Based on Parallel Atomic Transactions",
 bookTitle="High-Level Synthesis: From Algorithm to Digital Circuit",
 year="2008",
 publisher="Springer Netherlands",
 address="Dordrecht",
 pages="129--146",
 isbn="978-1-4020-8588-8",
 doi="10.1007/978-1-4020-8588-8_8",
 url="https://doi.org/10.1007/978-1-4020-8588-8_8"
}

@inproceedings{hazelwood2006dynamic,
  title={{A dynamic binary instrumentation engine for the ARM architecture}},
  author={Hazelwood, Kim and Klauser, Artur},
  booktitle={Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems},
  pages={261--270},
  year={2006},
  organization={ACM}
}

@Article{bala99,
  author = {Bala, Vasanth and Duesterwald, Evelyn and Banerjia, Sanjeev},
  title  = {Transparent dynamic optimization: The design and implementation of Dynamo},
  year   = {1999},
}

@article{merkel14,
 author = {Merkel, Dirk},
 title = {Docker: Lightweight Linux Containers for Consistent Development and Deployment},
 journal = {Linux J.},
 issue_date = {March 2014},
 volume = {2014},
 number = {239},
 month = mar,
 year = {2014},
 issn = {1075-3583},
 articleno = {2},
 url = {http://dl.acm.org/citation.cfm?id=2600239.2600241},
 publisher = {Belltown Media},
}

@online{grpc,
  author = {The gRPC Authors},
  year = {2014},
  title = {gRPC: a high performance, open-source universal Remote Procedure Call (RPC) framework},
  url = {https://grpc.io},
  month = nov,
  lastaccessed = {March 30, 2020},
}

@InProceedings{iordanou19,
  author    = {K. {Iordanou} and O. {Palomar} and J. {Mawer} and C. {Gorgovan} and A. {Nisbet} and M. {Luján}},
  booktitle = {IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)},
  title     = {{SimAcc: A Configurable Cycle-Accurate Simulator for Customized Accelerators on CPU-FPGAs SoCs}},
  doi       = {10.1109/FCCM.2019.00031},
  pages     = {163-171},
  month     = {April},
  year      = {2019},
}

@TechReport{scala,
  author = {Martin Odersky},
  title = {An {O}verview of the {S}cala {P}rogramming {L}anguage},
  institution = {EPFL},
  address = {Lausanne, Switzerland},
  year = 2004,
  number = {IC/2004/64}
}

@Standard{wishboneb4,
  title = {{Wishbone B4, WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores}},
  author = {{OpenCores Organization}},
  year = {2010},
}

@online{gh:b-lang,
  author = {Brian Foley},
  year = {2020},
  title = {{Bluespec Compiler (BSC)}},
  url = {https://github.com/B-Lang-org/bsc},
  month = {Feb},
  lastaccessed = {March 30, 2020},
}

@online{amba-spec,
  author = {{ARM Limited}},
  title = {{AMBA Specification (Rev. 4)}},
  url = {https://www.arm.com/products/silicon-ip-system/embedded-system-design/amba-specifications},
  year = 2010,
  lastaccessed = {March 30, 2020},
}

@online{arm-dsm,
  author = {{ARM Limited}},
  title = {{ARM Design Simulation Model User Guide}},
  url = {http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0302d/index.html},
  year = 2005,
  lastaccessed = {March 30, 2020},
}

@online{chisel,
  title = {{Chisel/FIRRTL: Hardware Compiler Framework}},
  url = {https://www.chisel-lang.org/},
  lastaccessed = {March 30, 2020}
}

@online{myhdl,
  title = {{MyHDL: From Python to Silicon!}},
  url = {http://www.myhdl.org/},
  lastaccessed = {March 30, 2020}
}

@online{migen,
  title = {Migen: a Python-based tool that automates further the VLSI design process},
  url = {https://m-labs.hk/gateware/migen/},
  lastaccessed = {March 30, 2020}
}

@online{clash,
  author = {QBayLogic},
  title = {Clash: a modern, functional, hardware description language},
  url = {https://clash-lang.org},
  lastaccessed = {March 30, 2020}
}

@Online{gh:cocotb,
  title        = {Coroutine Co-simulation Test Bench},
  url          = {https://github.com/cocotb/cocotb},
  lastaccessed = {March 30, 2020},
  month        = {Jun},
  year         = {2013},
}

@online{osvvm,
  author = {Lewis, Jim},
  title = {{Open Source VHDL Verification Methodology}},
  url = {https://osvvm.org/},
  lastaccessed = {March 30, 2020}
}

@online{pinea64,
  title = {{PINE A64 Single Board Computer}},
  url = {https://www.pine64.org/devices/single-board-computers/pine-a64-lts/},
  lastaccessed = {April 2, 2020}
}

@online{pynq,
  title = {{PYNQ: Python productivity on ZYNQ}},
  url = {http://www.pynq.io/board.html},
  lastaccessed = {April 2, 2020}
}

@inproceedings{vm-hdl,
author = {Cho, Shenghsun and Patel, Mrunal and Chen, Han and Ferdman, Michael and Milder, Peter},
title = {{A Full-System VM-HDL Co-Simulation Framework for Servers with PCIe-Connected FPGAs}},
year = {2018},
isbn = {9781450356145},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://compas.cs.stonybrook.edu/projects/fpgacloud/vm-hdl-cosim/},
doi = {10.1145/3174243.3174269},
booktitle = {Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
pages = {87–96},
numpages = {10},
location = {Monterey, CALIFORNIA, USA},
series = {FPGA ’18}
}

@online{zynq,
  title = {{Zynq-7000 SoC}},
  url = {https://www.xilinx.com/products/silicon-devices/soc/zynq-7000.html},
  lastaccessed = {April 2, 2020}
}

@online{mpsoc,
  title = {{Zynq UltraScale+ MPSoC}},
  url = {https://www.xilinx.com/products/silicon-devices/soc/zynq-ultrascale-mpsoc.html},
  lastaccessed = {April 2, 2020}
}

@online{stratix,
  title = {{Intel Stratix 10 SX SoC FPGAs}},
  url = {https://www.intel.com/content/www/us/en/products/programmable/soc/stratix-10.html},
  lastaccessed = {April 2, 2020}
}

@online{arria,
  title = {{Intel Arria 10 SoC FPGAs}},
  url = {https://www.intel.com/content/www/us/en/products/programmable/soc/arria-10.html},
  lastaccessed = {April 2, 2020}
}

@online{RapidWright_web,
  author={Xilinx Research Labs},
  title = {{RapidWright: An open source platform from Xilinx Research Labs with a gateway to backend tools in Vivado}},
  url = {http://www.rapidwright.io},
  lastaccessed = {May 10, 2020}
}

@INPROCEEDINGS{RapidWright,
  author={C. {Lavin} and A. {Kaviani}},
  title={{RapidWright: Enabling Custom Crafted Implementations for FPGAs}},
  booktitle={IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)},
  year={2018},
  pages={133-140},
  doi={10.1109/FCCM.2018.00030},
  ISSN={2576-2621},
  month={April}
}

@online{OpenROAD_web,
  title = {{OpenROAD}},
  url = {https://theopenroadproject.org/},
  lastaccessed = {May 10, 2020}
}

@inproceedings{OpenROAD,
  author={Tutu Ajayi and D. Blaauw and T.-B. Chan and CK Cheng and Vidya A. Chhabria and Daniel K. Choo and Matteo Coltella and Ronald Dreslinski and Mateus Fogaça and Seyedpedram Hashemi and Abeba Ibrahim and Andrew B. Kahng and Meesun Kim and Jie Li and Zhengli Liang and Uday Mallappa and Peter Penzes and Geraldo Pradipta and S. Reda and Austin Rovinski and Kambiz Samadi and Sachin S. Sapatnekar and L. Saul and Carl Sechen and Vegi Srinivas and Wendy Swartz and Delyse Sylvester and Danny Urquhart and Ling-song Wang and Maverick Woo and B. Xu},
  title={{OpenROAD: Toward a Self-Driving, Open-Source Digital Layout Implementation Tool Chain}},
  booktitle={Proc. Government Microcircuit Applications and Critical Technology Conference (GOMACTech)},
  year={2019}
}

@INPROCEEDINGS{kulanov18,
  author={V. {Kulanov} and A. {Perepelitsyn} and I. {Zarizenko}},
  title={{Method of development and deployment of reconfigurable FPGA-based projects in cloud infrastructure}},
  booktitle={2018 IEEE 9th International Conference on Dependable Systems, Services and Technologies (DESSERT)},
  year={2018},
  pages={103-106}
}

@Online{gh:ghdl-cross.mk,
  author       = {Strubel, Martin},
  title        = {{Makefiles to build a cross compiling GHDL (gcc ortho)}},
  url          = {https://github.com/hackfin/ghdl-cross.mk},
  lastaccessed = {May 10, 2020},
  month        = {Sep},
  year         = {2018},
}

@Online{gh:JSON-for-VHDL,
  author       = {Lehmann, Patrick},
  title        = {{A JSON library implemented in VHDL}},
  url          = {https://github.com/Paebbels/JSON-for-VHDL},
  lastaccessed = {May 10, 2020},
  month        = {Aug},
  year         = {2015},
}

@Online{gh:cascade,
  author       = {VMware Research},
  title        = {{Cascade: A Just-In-Time Compiler for Verilog}},
  url          = {https://github.com/vmware/cascade},
  lastaccessed = {May 10, 2020},
  month        = {Sep},
  year         = {2018},
}

@inproceedings{cascade,
  author = {Schkufza, Eric and Wei, Michael and Rossbach, Christopher J.},
  title = {Just-In-Time Compilation for Verilog: A New Technique for Improving the FPGA Programming Experience},
  booktitle = {Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems},
  year = {2019},
  isbn = {9781450362405},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  url = {https://doi.org/10.1145/3297858.3304010},
  doi = {10.1145/3297858.3304010},
  pages = {271–286},
  numpages = {16},
  keywords = {cascade, jit, fpga, verilog, just-in-time, compiler},
  location = {Providence, RI, USA},
  series = {ASPLOS ’19}
}

@Online{fomu,
  title        = {{An FPGA in your USB port!}},
  url          = {https://tomu.im/fomu.html},
  lastaccessed = {May 10, 2020}
}

@Online{sifive-core-designer,
  title        = {{SiFive Core Designer}},
  url          = {https://www.sifive.com/core-designer},
  lastaccessed = {May 10, 2020}
}

@Online{pulp,
  title        = {{PULP Platform}},
  url          = {https://www.pulp-platform.org/},
  lastaccessed = {May 10, 2020}
}

@Online{opentitan,
  title        = {{opentitan}},
  url          = {https://opentitan.org/},
  lastaccessed = {May 10, 2020}
}

@Online{lowrisc,
  title        = {{lowrisc}},
  url          = {https://www.lowrisc.org/},
  lastaccessed = {May 10, 2020}
}

@Comment{jabref-meta: databaseType:biblatex;}
