<stg><name>edge_det</name>


<trans_list>

<trans id="2488" from="1" to="2">
<condition id="3052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2985" from="2" to="152">
<condition id="3401">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2986" from="2" to="3">
<condition id="3551">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2836" from="3" to="4">
<condition id="3402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2837" from="4" to="5">
<condition id="3403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2838" from="5" to="6">
<condition id="3404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2839" from="6" to="7">
<condition id="3405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2840" from="7" to="8">
<condition id="3406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2841" from="8" to="9">
<condition id="3407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2842" from="9" to="10">
<condition id="3408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2843" from="10" to="11">
<condition id="3409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2844" from="11" to="12">
<condition id="3410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2845" from="12" to="13">
<condition id="3411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2846" from="13" to="14">
<condition id="3412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2847" from="14" to="15">
<condition id="3413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2848" from="15" to="16">
<condition id="3414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2849" from="16" to="17">
<condition id="3415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2850" from="17" to="18">
<condition id="3416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2851" from="18" to="19">
<condition id="3417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2852" from="19" to="20">
<condition id="3418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2853" from="20" to="21">
<condition id="3419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2854" from="21" to="22">
<condition id="3420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2855" from="22" to="23">
<condition id="3421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2856" from="23" to="24">
<condition id="3422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2857" from="24" to="25">
<condition id="3423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2858" from="25" to="26">
<condition id="3424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2859" from="26" to="27">
<condition id="3425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2860" from="27" to="28">
<condition id="3426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2861" from="28" to="29">
<condition id="3427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2862" from="29" to="30">
<condition id="3428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2863" from="30" to="31">
<condition id="3429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2864" from="31" to="32">
<condition id="3430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2865" from="32" to="33">
<condition id="3431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2866" from="33" to="34">
<condition id="3432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2867" from="34" to="35">
<condition id="3433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2868" from="35" to="36">
<condition id="3434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2869" from="36" to="37">
<condition id="3435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2870" from="37" to="38">
<condition id="3436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2871" from="38" to="39">
<condition id="3437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2872" from="39" to="40">
<condition id="3438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2873" from="40" to="41">
<condition id="3439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2874" from="41" to="42">
<condition id="3440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2875" from="42" to="43">
<condition id="3441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2876" from="43" to="44">
<condition id="3442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2877" from="44" to="45">
<condition id="3443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2878" from="45" to="46">
<condition id="3444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2879" from="46" to="47">
<condition id="3445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2880" from="47" to="48">
<condition id="3446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2881" from="48" to="49">
<condition id="3447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2882" from="49" to="50">
<condition id="3448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2883" from="50" to="51">
<condition id="3449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2884" from="51" to="52">
<condition id="3450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2885" from="52" to="53">
<condition id="3451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2886" from="53" to="54">
<condition id="3452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2887" from="54" to="55">
<condition id="3453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2888" from="55" to="56">
<condition id="3454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2889" from="56" to="57">
<condition id="3455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2890" from="57" to="58">
<condition id="3456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2891" from="58" to="59">
<condition id="3457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2892" from="59" to="60">
<condition id="3458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2893" from="60" to="61">
<condition id="3459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2894" from="61" to="62">
<condition id="3460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2895" from="62" to="63">
<condition id="3461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2896" from="63" to="64">
<condition id="3462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2897" from="64" to="65">
<condition id="3463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2898" from="65" to="66">
<condition id="3464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2899" from="66" to="67">
<condition id="3465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2900" from="67" to="68">
<condition id="3466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2901" from="68" to="69">
<condition id="3467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2902" from="69" to="70">
<condition id="3468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2903" from="70" to="71">
<condition id="3469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2904" from="71" to="72">
<condition id="3470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2905" from="72" to="73">
<condition id="3471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2906" from="73" to="74">
<condition id="3472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2907" from="74" to="75">
<condition id="3473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2908" from="75" to="76">
<condition id="3474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2909" from="76" to="77">
<condition id="3475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2910" from="77" to="78">
<condition id="3476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2911" from="78" to="79">
<condition id="3477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2912" from="79" to="80">
<condition id="3478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2913" from="80" to="81">
<condition id="3479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2914" from="81" to="82">
<condition id="3480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2915" from="82" to="83">
<condition id="3481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2916" from="83" to="84">
<condition id="3482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2917" from="84" to="85">
<condition id="3483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2918" from="85" to="86">
<condition id="3484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2919" from="86" to="87">
<condition id="3485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2920" from="87" to="88">
<condition id="3486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2921" from="88" to="89">
<condition id="3487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2922" from="89" to="90">
<condition id="3488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2923" from="90" to="91">
<condition id="3489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2924" from="91" to="92">
<condition id="3490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2925" from="92" to="93">
<condition id="3491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2926" from="93" to="94">
<condition id="3492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2927" from="94" to="95">
<condition id="3493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2928" from="95" to="96">
<condition id="3494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2929" from="96" to="97">
<condition id="3495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2930" from="97" to="98">
<condition id="3496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2931" from="98" to="99">
<condition id="3497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2932" from="99" to="100">
<condition id="3498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2933" from="100" to="101">
<condition id="3499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2934" from="101" to="102">
<condition id="3500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2935" from="102" to="103">
<condition id="3501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2936" from="103" to="104">
<condition id="3502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2937" from="104" to="105">
<condition id="3503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2938" from="105" to="106">
<condition id="3504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2939" from="106" to="107">
<condition id="3505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2940" from="107" to="108">
<condition id="3506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2941" from="108" to="109">
<condition id="3507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2942" from="109" to="110">
<condition id="3508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2943" from="110" to="111">
<condition id="3509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2944" from="111" to="112">
<condition id="3510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2945" from="112" to="113">
<condition id="3511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2946" from="113" to="114">
<condition id="3512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2947" from="114" to="115">
<condition id="3513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2948" from="115" to="116">
<condition id="3514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2949" from="116" to="117">
<condition id="3515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2950" from="117" to="118">
<condition id="3516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2951" from="118" to="119">
<condition id="3517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2952" from="119" to="120">
<condition id="3518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2953" from="120" to="121">
<condition id="3519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2954" from="121" to="122">
<condition id="3520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2955" from="122" to="123">
<condition id="3521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2956" from="123" to="124">
<condition id="3522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2957" from="124" to="125">
<condition id="3523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2958" from="125" to="126">
<condition id="3524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2959" from="126" to="127">
<condition id="3525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2960" from="127" to="128">
<condition id="3526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2961" from="128" to="129">
<condition id="3527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2962" from="129" to="130">
<condition id="3528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2963" from="130" to="131">
<condition id="3529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2964" from="131" to="132">
<condition id="3530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2965" from="132" to="133">
<condition id="3531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2966" from="133" to="134">
<condition id="3532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2967" from="134" to="135">
<condition id="3533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2968" from="135" to="136">
<condition id="3534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2969" from="136" to="137">
<condition id="3535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2970" from="137" to="138">
<condition id="3536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2971" from="138" to="139">
<condition id="3537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2972" from="139" to="140">
<condition id="3538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2973" from="140" to="141">
<condition id="3539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2974" from="141" to="142">
<condition id="3540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2975" from="142" to="143">
<condition id="3541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2976" from="143" to="144">
<condition id="3542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2977" from="144" to="145">
<condition id="3543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2978" from="145" to="146">
<condition id="3544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2979" from="146" to="147">
<condition id="3545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2980" from="147" to="148">
<condition id="3546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2981" from="148" to="149">
<condition id="3547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2982" from="149" to="150">
<condition id="3548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2983" from="150" to="151">
<condition id="3549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2984" from="151" to="2">
<condition id="3550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %video) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %sob_x1) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %sob_y1) nounwind, !map !23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @edge_det_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %i = phi i7 [ 0, %0 ], [ %i_1, %100 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
:1  %phi_mul = phi i14 [ 0, %0 ], [ %next_mul, %100 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %exitcond3 = icmp eq i7 %i, -28

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_1 = add i7 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3, label %101, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2647">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2647">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %tmp = icmp ugt i7 %i, -31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2647">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="14">
<![CDATA[
:6  %tmp_5 = zext i14 %phi_mul to i64

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2647">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp, label %3, label %.preheader.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.0:0  %tmp_10_0_0_s = or i14 %phi_mul, 1

]]></Node>
<StgValue><ssdm name="tmp_10_0_0_s"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.0:1  %tmp_11_0_0_1 = zext i14 %tmp_10_0_0_s to i64

]]></Node>
<StgValue><ssdm name="tmp_11_0_0_1"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:2  %video_addr = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_0_0_1

]]></Node>
<StgValue><ssdm name="video_addr"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.0:3  %block_1 = load i32* %video_addr, align 4

]]></Node>
<StgValue><ssdm name="block_1"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.0:4  %tmp_10_0_2_1 = add i14 %phi_mul, 201

]]></Node>
<StgValue><ssdm name="tmp_10_0_2_1"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.0:5  %tmp_11_0_2_1 = zext i14 %tmp_10_0_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_0_2_1"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:6  %video_addr_1 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_0_2_1

]]></Node>
<StgValue><ssdm name="video_addr_1"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.0:7  %block_7 = load i32* %video_addr_1, align 4

]]></Node>
<StgValue><ssdm name="block_7"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2853">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sob_x1_addr"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2853">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2853">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sob_y1_addr"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2853">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2853">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_s = or i14 %phi_mul, 1

]]></Node>
<StgValue><ssdm name="tmp_4_s"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2853">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_1 = zext i14 %tmp_4_s to i64

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2853">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_2 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_2"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2853">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2853">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_2 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_2"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2853">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2853">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="186" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.0:3  %block_1 = load i32* %video_addr, align 4

]]></Node>
<StgValue><ssdm name="block_1"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.0:7  %block_7 = load i32* %video_addr_1, align 4

]]></Node>
<StgValue><ssdm name="block_7"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.0:8  %tmp_3 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1, i32 %block_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:9  %sob_x1_addr_1 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sob_x1_addr_1"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.0:10  store i32 %tmp_3, i32* %sob_x1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.0:11  %tmp_4 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1, i32 %block_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:12  %sob_y1_addr_1 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sob_y1_addr_1"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.0:13  store i32 %tmp_4, i32* %sob_y1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="14">
<![CDATA[
.preheader.preheader.0:14  %tmp_2_1_0_cast2 = zext i14 %tmp_10_0_0_s to i15

]]></Node>
<StgValue><ssdm name="tmp_2_1_0_cast2"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:15  %tmp_10_1_0_1 = add i15 %tmp_2_1_0_cast2, 1

]]></Node>
<StgValue><ssdm name="tmp_10_1_0_1"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="15">
<![CDATA[
.preheader.preheader.0:16  %tmp_11_1_0_1 = zext i15 %tmp_10_1_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_1_0_1"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:17  %video_addr_2 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_1_0_1

]]></Node>
<StgValue><ssdm name="video_addr_2"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.0:18  %block_1_1 = load i32* %video_addr_2, align 4

]]></Node>
<StgValue><ssdm name="block_1_1"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.0:19  %tmp_10_1_2_1 = add i14 %phi_mul, 202

]]></Node>
<StgValue><ssdm name="tmp_10_1_2_1"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.0:20  %tmp_11_1_2_1 = zext i14 %tmp_10_1_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_1_2_1"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:21  %video_addr_3 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_1_2_1

]]></Node>
<StgValue><ssdm name="video_addr_3"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.0:22  %block_7_1 = load i32* %video_addr_3, align 4

]]></Node>
<StgValue><ssdm name="block_7_1"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2854">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_1 = or i14 %phi_mul, 2

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2854">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_2 = zext i14 %tmp_4_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2854">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %5, label %.preheader.preheader.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_4 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_2

]]></Node>
<StgValue><ssdm name="sob_x1_addr_4"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_4 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_2

]]></Node>
<StgValue><ssdm name="sob_y1_addr_4"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_2 = or i14 %phi_mul, 3

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_3 = zext i14 %tmp_4_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_6 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_3

]]></Node>
<StgValue><ssdm name="sob_x1_addr_6"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_6 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_3

]]></Node>
<StgValue><ssdm name="sob_y1_addr_6"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2855">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="217" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.0:18  %block_1_1 = load i32* %video_addr_2, align 4

]]></Node>
<StgValue><ssdm name="block_1_1"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.0:22  %block_7_1 = load i32* %video_addr_3, align 4

]]></Node>
<StgValue><ssdm name="block_7_1"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.0:23  %tmp_6 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_1, i32 %block_7_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:24  %sob_x1_addr_3 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_0_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_3"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.0:25  store i32 %tmp_6, i32* %sob_x1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.0:26  %tmp_7 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_1, i32 %block_7_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:27  %sob_y1_addr_3 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_0_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_3"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.0:28  store i32 %tmp_7, i32* %sob_y1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2852">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.0:29  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.2:0  %tmp_10_2_0_s = or i14 %phi_mul, 3

]]></Node>
<StgValue><ssdm name="tmp_10_2_0_s"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.2:1  %tmp_11_2_0_1 = zext i14 %tmp_10_2_0_s to i64

]]></Node>
<StgValue><ssdm name="tmp_11_2_0_1"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.2:2  %video_addr_4 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_2_0_1

]]></Node>
<StgValue><ssdm name="video_addr_4"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.2:3  %block_1_2 = load i32* %video_addr_4, align 4

]]></Node>
<StgValue><ssdm name="block_1_2"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.2:4  %tmp_10_2_2_1 = add i14 %phi_mul, 203

]]></Node>
<StgValue><ssdm name="tmp_10_2_2_1"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.2:5  %tmp_11_2_2_1 = zext i14 %tmp_10_2_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_2_2_1"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.2:6  %video_addr_5 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_2_2_1

]]></Node>
<StgValue><ssdm name="video_addr_5"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.2:7  %block_7_2 = load i32* %video_addr_5, align 4

]]></Node>
<StgValue><ssdm name="block_7_2"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2857">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_4 = add i14 %phi_mul, 4

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2857">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_4 = zext i14 %tmp_4_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2857">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %7, label %.preheader.preheader.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2858">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_8 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_4

]]></Node>
<StgValue><ssdm name="sob_x1_addr_8"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2858">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2858">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_8 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_4

]]></Node>
<StgValue><ssdm name="sob_y1_addr_8"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2858">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2858">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_5 = add i14 %phi_mul, 5

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2858">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_5 = zext i14 %tmp_4_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2858">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_10 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_5

]]></Node>
<StgValue><ssdm name="sob_x1_addr_10"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2858">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2858">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_10 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_5

]]></Node>
<StgValue><ssdm name="sob_y1_addr_10"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2858">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2858">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="248" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.2:3  %block_1_2 = load i32* %video_addr_4, align 4

]]></Node>
<StgValue><ssdm name="block_1_2"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.2:7  %block_7_2 = load i32* %video_addr_5, align 4

]]></Node>
<StgValue><ssdm name="block_7_2"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.2:8  %tmp_8 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_2, i32 %block_7_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.2:9  %sob_x1_addr_5 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_2

]]></Node>
<StgValue><ssdm name="sob_x1_addr_5"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.2:10  store i32 %tmp_8, i32* %sob_x1_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.2:11  %tmp_9 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_2, i32 %block_7_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.2:12  %sob_y1_addr_5 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_2

]]></Node>
<StgValue><ssdm name="sob_y1_addr_5"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.2:13  store i32 %tmp_9, i32* %sob_y1_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="14">
<![CDATA[
.preheader.preheader.2:14  %tmp_2_3_0_cast1 = zext i14 %tmp_10_2_0_s to i15

]]></Node>
<StgValue><ssdm name="tmp_2_3_0_cast1"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.2:15  %tmp_10_3_0_1 = add i15 %tmp_2_3_0_cast1, 1

]]></Node>
<StgValue><ssdm name="tmp_10_3_0_1"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="15">
<![CDATA[
.preheader.preheader.2:16  %tmp_11_3_0_1 = zext i15 %tmp_10_3_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_3_0_1"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.2:17  %video_addr_6 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_3_0_1

]]></Node>
<StgValue><ssdm name="video_addr_6"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.2:18  %block_1_3 = load i32* %video_addr_6, align 4

]]></Node>
<StgValue><ssdm name="block_1_3"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.2:19  %tmp_10_3_2_1 = add i14 %phi_mul, 204

]]></Node>
<StgValue><ssdm name="tmp_10_3_2_1"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.2:20  %tmp_11_3_2_1 = zext i14 %tmp_10_3_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_3_2_1"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.2:21  %video_addr_7 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_3_2_1

]]></Node>
<StgValue><ssdm name="video_addr_7"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.2:22  %block_7_3 = load i32* %video_addr_7, align 4

]]></Node>
<StgValue><ssdm name="block_7_3"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_6 = add i14 %phi_mul, 6

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_6 = zext i14 %tmp_4_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2859">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %9, label %.preheader.preheader.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2860">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_12 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_6

]]></Node>
<StgValue><ssdm name="sob_x1_addr_12"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2860">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2860">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_12 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_6

]]></Node>
<StgValue><ssdm name="sob_y1_addr_12"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2860">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2860">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_7 = add i14 %phi_mul, 7

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2860">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_7 = zext i14 %tmp_4_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2860">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_14 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_7

]]></Node>
<StgValue><ssdm name="sob_x1_addr_14"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2860">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2860">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_14 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_7

]]></Node>
<StgValue><ssdm name="sob_y1_addr_14"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2860">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2860">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="279" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.2:18  %block_1_3 = load i32* %video_addr_6, align 4

]]></Node>
<StgValue><ssdm name="block_1_3"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.2:22  %block_7_3 = load i32* %video_addr_7, align 4

]]></Node>
<StgValue><ssdm name="block_7_3"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.2:23  %tmp_s = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_3, i32 %block_7_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.2:24  %sob_x1_addr_7 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_2_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_7"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.2:25  store i32 %tmp_s, i32* %sob_x1_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.2:26  %tmp_1 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_3, i32 %block_7_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.2:27  %sob_y1_addr_7 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_2_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_7"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.2:28  store i32 %tmp_1, i32* %sob_y1_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2856">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.2:29  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.4:0  %tmp_10_4_0_1 = add i14 %phi_mul, 5

]]></Node>
<StgValue><ssdm name="tmp_10_4_0_1"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.4:1  %tmp_11_4_0_1 = zext i14 %tmp_10_4_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_4_0_1"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.4:2  %video_addr_8 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_4_0_1

]]></Node>
<StgValue><ssdm name="video_addr_8"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.4:3  %block_1_4 = load i32* %video_addr_8, align 4

]]></Node>
<StgValue><ssdm name="block_1_4"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.4:4  %tmp_10_4_2_1 = add i14 %phi_mul, 205

]]></Node>
<StgValue><ssdm name="tmp_10_4_2_1"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.4:5  %tmp_11_4_2_1 = zext i14 %tmp_10_4_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_4_2_1"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.4:6  %video_addr_9 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_4_2_1

]]></Node>
<StgValue><ssdm name="video_addr_9"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.4:7  %block_7_4 = load i32* %video_addr_9, align 4

]]></Node>
<StgValue><ssdm name="block_7_4"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2862">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_8 = add i14 %phi_mul, 8

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2862">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_8 = zext i14 %tmp_4_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2862">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %11, label %.preheader.preheader.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2863">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_16 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_8

]]></Node>
<StgValue><ssdm name="sob_x1_addr_16"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2863">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2863">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_16 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_8

]]></Node>
<StgValue><ssdm name="sob_y1_addr_16"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2863">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2863">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_9 = add i14 %phi_mul, 9

]]></Node>
<StgValue><ssdm name="tmp_4_9"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2863">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_9 = zext i14 %tmp_4_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2863">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_18 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_9

]]></Node>
<StgValue><ssdm name="sob_x1_addr_18"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2863">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2863">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_18 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_9

]]></Node>
<StgValue><ssdm name="sob_y1_addr_18"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2863">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2863">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="310" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.4:3  %block_1_4 = load i32* %video_addr_8, align 4

]]></Node>
<StgValue><ssdm name="block_1_4"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.4:7  %block_7_4 = load i32* %video_addr_9, align 4

]]></Node>
<StgValue><ssdm name="block_7_4"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.4:8  %tmp_10 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_4, i32 %block_7_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.4:9  %sob_x1_addr_9 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_4

]]></Node>
<StgValue><ssdm name="sob_x1_addr_9"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.4:10  store i32 %tmp_10, i32* %sob_x1_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.4:11  %tmp_11 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_4, i32 %block_7_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.4:12  %sob_y1_addr_9 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_4

]]></Node>
<StgValue><ssdm name="sob_y1_addr_9"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.4:13  store i32 %tmp_11, i32* %sob_y1_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.4:14  %tmp_10_5_0_1 = add i14 %phi_mul, 6

]]></Node>
<StgValue><ssdm name="tmp_10_5_0_1"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.4:15  %tmp_11_5_0_1 = zext i14 %tmp_10_5_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_5_0_1"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.4:16  %video_addr_10 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_5_0_1

]]></Node>
<StgValue><ssdm name="video_addr_10"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.4:17  %block_1_5 = load i32* %video_addr_10, align 4

]]></Node>
<StgValue><ssdm name="block_1_5"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.4:18  %tmp_10_5_2_1 = add i14 %phi_mul, 206

]]></Node>
<StgValue><ssdm name="tmp_10_5_2_1"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.4:19  %tmp_11_5_2_1 = zext i14 %tmp_10_5_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_5_2_1"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.4:20  %video_addr_11 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_5_2_1

]]></Node>
<StgValue><ssdm name="video_addr_11"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.4:21  %block_7_5 = load i32* %video_addr_11, align 4

]]></Node>
<StgValue><ssdm name="block_7_5"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2864">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_3 = add i14 %phi_mul, 10

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2864">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_s = zext i14 %tmp_4_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_s"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2864">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %13, label %.preheader.preheader.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2865">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_20 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_s

]]></Node>
<StgValue><ssdm name="sob_x1_addr_20"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2865">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2865">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_20 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_s

]]></Node>
<StgValue><ssdm name="sob_y1_addr_20"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2865">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2865">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_10 = add i14 %phi_mul, 11

]]></Node>
<StgValue><ssdm name="tmp_4_10"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2865">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_10 = zext i14 %tmp_4_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_10"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2865">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_22 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_10

]]></Node>
<StgValue><ssdm name="sob_x1_addr_22"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2865">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2865">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_22 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_10

]]></Node>
<StgValue><ssdm name="sob_y1_addr_22"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2865">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2865">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="340" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.4:17  %block_1_5 = load i32* %video_addr_10, align 4

]]></Node>
<StgValue><ssdm name="block_1_5"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.4:21  %block_7_5 = load i32* %video_addr_11, align 4

]]></Node>
<StgValue><ssdm name="block_7_5"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.4:22  %tmp_12 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_5, i32 %block_7_5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.4:23  %sob_x1_addr_11 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_4_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_11"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.4:24  store i32 %tmp_12, i32* %sob_x1_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.4:25  %tmp_13 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_5, i32 %block_7_5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.4:26  %sob_y1_addr_11 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_4_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_11"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.4:27  store i32 %tmp_13, i32* %sob_y1_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2861">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.4:28  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.6:0  %tmp_10_6_0_1 = add i14 %phi_mul, 7

]]></Node>
<StgValue><ssdm name="tmp_10_6_0_1"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.6:1  %tmp_11_6_0_1 = zext i14 %tmp_10_6_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_6_0_1"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.6:2  %video_addr_12 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_6_0_1

]]></Node>
<StgValue><ssdm name="video_addr_12"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.6:3  %block_1_6 = load i32* %video_addr_12, align 4

]]></Node>
<StgValue><ssdm name="block_1_6"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.6:4  %tmp_10_6_2_1 = add i14 %phi_mul, 207

]]></Node>
<StgValue><ssdm name="tmp_10_6_2_1"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.6:5  %tmp_11_6_2_1 = zext i14 %tmp_10_6_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_6_2_1"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.6:6  %video_addr_13 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_6_2_1

]]></Node>
<StgValue><ssdm name="video_addr_13"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.6:7  %block_7_6 = load i32* %video_addr_13, align 4

]]></Node>
<StgValue><ssdm name="block_7_6"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2867">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_11 = add i14 %phi_mul, 12

]]></Node>
<StgValue><ssdm name="tmp_4_11"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2867">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_11 = zext i14 %tmp_4_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_11"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2867">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %15, label %.preheader.preheader.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2868">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_24 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_11

]]></Node>
<StgValue><ssdm name="sob_x1_addr_24"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2868">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2868">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_24 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_11

]]></Node>
<StgValue><ssdm name="sob_y1_addr_24"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2868">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2868">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_12 = add i14 %phi_mul, 13

]]></Node>
<StgValue><ssdm name="tmp_4_12"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2868">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_12 = zext i14 %tmp_4_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_12"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2868">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_26 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_12

]]></Node>
<StgValue><ssdm name="sob_x1_addr_26"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2868">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2868">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_26 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_12

]]></Node>
<StgValue><ssdm name="sob_y1_addr_26"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2868">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2868">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="371" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.6:3  %block_1_6 = load i32* %video_addr_12, align 4

]]></Node>
<StgValue><ssdm name="block_1_6"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.6:7  %block_7_6 = load i32* %video_addr_13, align 4

]]></Node>
<StgValue><ssdm name="block_7_6"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.6:8  %tmp_14 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_6, i32 %block_7_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.6:9  %sob_x1_addr_13 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_6

]]></Node>
<StgValue><ssdm name="sob_x1_addr_13"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.6:10  store i32 %tmp_14, i32* %sob_x1_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.6:11  %tmp_15 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_6, i32 %block_7_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.6:12  %sob_y1_addr_13 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_6

]]></Node>
<StgValue><ssdm name="sob_y1_addr_13"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.6:13  store i32 %tmp_15, i32* %sob_y1_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.6:14  %tmp_10_7_0_1 = add i14 %phi_mul, 8

]]></Node>
<StgValue><ssdm name="tmp_10_7_0_1"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.6:15  %tmp_11_7_0_1 = zext i14 %tmp_10_7_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_7_0_1"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.6:16  %video_addr_14 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_7_0_1

]]></Node>
<StgValue><ssdm name="video_addr_14"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.6:17  %block_1_7 = load i32* %video_addr_14, align 4

]]></Node>
<StgValue><ssdm name="block_1_7"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.6:18  %tmp_10_7_2_1 = add i14 %phi_mul, 208

]]></Node>
<StgValue><ssdm name="tmp_10_7_2_1"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.6:19  %tmp_11_7_2_1 = zext i14 %tmp_10_7_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_7_2_1"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.6:20  %video_addr_15 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_7_2_1

]]></Node>
<StgValue><ssdm name="video_addr_15"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.6:21  %block_7_7 = load i32* %video_addr_15, align 4

]]></Node>
<StgValue><ssdm name="block_7_7"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2869">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_13 = add i14 %phi_mul, 14

]]></Node>
<StgValue><ssdm name="tmp_4_13"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2869">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_13 = zext i14 %tmp_4_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_13"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2869">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %17, label %.preheader.preheader.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2870">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_28 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_13

]]></Node>
<StgValue><ssdm name="sob_x1_addr_28"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2870">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2870">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_28 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_13

]]></Node>
<StgValue><ssdm name="sob_y1_addr_28"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2870">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2870">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_14 = add i14 %phi_mul, 15

]]></Node>
<StgValue><ssdm name="tmp_4_14"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2870">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_14 = zext i14 %tmp_4_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_14"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2870">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_30 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_14

]]></Node>
<StgValue><ssdm name="sob_x1_addr_30"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2870">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2870">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_30 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_14

]]></Node>
<StgValue><ssdm name="sob_y1_addr_30"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2870">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2870">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="401" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.6:17  %block_1_7 = load i32* %video_addr_14, align 4

]]></Node>
<StgValue><ssdm name="block_1_7"/></StgValue>
</operation>

<operation id="402" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.6:21  %block_7_7 = load i32* %video_addr_15, align 4

]]></Node>
<StgValue><ssdm name="block_7_7"/></StgValue>
</operation>

<operation id="403" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.6:22  %tmp_16 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_7, i32 %block_7_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="404" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.6:23  %sob_x1_addr_15 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_6_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_15"/></StgValue>
</operation>

<operation id="405" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.6:24  store i32 %tmp_16, i32* %sob_x1_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.6:25  %tmp_17 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_7, i32 %block_7_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="407" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.6:26  %sob_y1_addr_15 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_6_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_15"/></StgValue>
</operation>

<operation id="408" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.6:27  store i32 %tmp_17, i32* %sob_y1_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.6:28  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.8:0  %tmp_10_8_0_1 = add i14 %phi_mul, 9

]]></Node>
<StgValue><ssdm name="tmp_10_8_0_1"/></StgValue>
</operation>

<operation id="411" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.8:1  %tmp_11_8_0_1 = zext i14 %tmp_10_8_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_8_0_1"/></StgValue>
</operation>

<operation id="412" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.8:2  %video_addr_16 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_8_0_1

]]></Node>
<StgValue><ssdm name="video_addr_16"/></StgValue>
</operation>

<operation id="413" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.8:3  %block_1_8 = load i32* %video_addr_16, align 4

]]></Node>
<StgValue><ssdm name="block_1_8"/></StgValue>
</operation>

<operation id="414" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.8:4  %tmp_10_8_2_1 = add i14 %phi_mul, 209

]]></Node>
<StgValue><ssdm name="tmp_10_8_2_1"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.8:5  %tmp_11_8_2_1 = zext i14 %tmp_10_8_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_8_2_1"/></StgValue>
</operation>

<operation id="416" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.8:6  %video_addr_17 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_8_2_1

]]></Node>
<StgValue><ssdm name="video_addr_17"/></StgValue>
</operation>

<operation id="417" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.8:7  %block_7_8 = load i32* %video_addr_17, align 4

]]></Node>
<StgValue><ssdm name="block_7_8"/></StgValue>
</operation>

<operation id="418" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2872">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_15 = add i14 %phi_mul, 16

]]></Node>
<StgValue><ssdm name="tmp_4_15"/></StgValue>
</operation>

<operation id="419" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2872">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_15 = zext i14 %tmp_4_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_15"/></StgValue>
</operation>

<operation id="420" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2872">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %19, label %.preheader.preheader.16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2873">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_32 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_15

]]></Node>
<StgValue><ssdm name="sob_x1_addr_32"/></StgValue>
</operation>

<operation id="422" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2873">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2873">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_32 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_15

]]></Node>
<StgValue><ssdm name="sob_y1_addr_32"/></StgValue>
</operation>

<operation id="424" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2873">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2873">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_16 = add i14 %phi_mul, 17

]]></Node>
<StgValue><ssdm name="tmp_4_16"/></StgValue>
</operation>

<operation id="426" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2873">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_16 = zext i14 %tmp_4_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_16"/></StgValue>
</operation>

<operation id="427" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2873">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_34 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_16

]]></Node>
<StgValue><ssdm name="sob_x1_addr_34"/></StgValue>
</operation>

<operation id="428" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2873">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2873">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_34 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_16

]]></Node>
<StgValue><ssdm name="sob_y1_addr_34"/></StgValue>
</operation>

<operation id="430" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2873">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2873">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="432" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.8:3  %block_1_8 = load i32* %video_addr_16, align 4

]]></Node>
<StgValue><ssdm name="block_1_8"/></StgValue>
</operation>

<operation id="433" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.8:7  %block_7_8 = load i32* %video_addr_17, align 4

]]></Node>
<StgValue><ssdm name="block_7_8"/></StgValue>
</operation>

<operation id="434" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.8:8  %tmp_18 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_8, i32 %block_7_8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="435" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.8:9  %sob_x1_addr_17 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_8

]]></Node>
<StgValue><ssdm name="sob_x1_addr_17"/></StgValue>
</operation>

<operation id="436" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.8:10  store i32 %tmp_18, i32* %sob_x1_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.8:11  %tmp_19 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_8, i32 %block_7_8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="438" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.8:12  %sob_y1_addr_17 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_8

]]></Node>
<StgValue><ssdm name="sob_y1_addr_17"/></StgValue>
</operation>

<operation id="439" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.8:13  store i32 %tmp_19, i32* %sob_y1_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.8:14  %tmp_10_9_0_1 = add i14 %phi_mul, 10

]]></Node>
<StgValue><ssdm name="tmp_10_9_0_1"/></StgValue>
</operation>

<operation id="441" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.8:15  %tmp_11_9_0_1 = zext i14 %tmp_10_9_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_9_0_1"/></StgValue>
</operation>

<operation id="442" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.8:16  %video_addr_18 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_9_0_1

]]></Node>
<StgValue><ssdm name="video_addr_18"/></StgValue>
</operation>

<operation id="443" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.8:17  %block_1_9 = load i32* %video_addr_18, align 4

]]></Node>
<StgValue><ssdm name="block_1_9"/></StgValue>
</operation>

<operation id="444" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.8:18  %tmp_10_9_2_1 = add i14 %phi_mul, 210

]]></Node>
<StgValue><ssdm name="tmp_10_9_2_1"/></StgValue>
</operation>

<operation id="445" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.8:19  %tmp_11_9_2_1 = zext i14 %tmp_10_9_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_9_2_1"/></StgValue>
</operation>

<operation id="446" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.8:20  %video_addr_19 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_9_2_1

]]></Node>
<StgValue><ssdm name="video_addr_19"/></StgValue>
</operation>

<operation id="447" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.8:21  %block_7_9 = load i32* %video_addr_19, align 4

]]></Node>
<StgValue><ssdm name="block_7_9"/></StgValue>
</operation>

<operation id="448" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2874">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_17 = add i14 %phi_mul, 18

]]></Node>
<StgValue><ssdm name="tmp_4_17"/></StgValue>
</operation>

<operation id="449" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2874">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_17 = zext i14 %tmp_4_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_17"/></StgValue>
</operation>

<operation id="450" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2874">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %21, label %.preheader.preheader.18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2875">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_36 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_17

]]></Node>
<StgValue><ssdm name="sob_x1_addr_36"/></StgValue>
</operation>

<operation id="452" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2875">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2875">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_36 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_17

]]></Node>
<StgValue><ssdm name="sob_y1_addr_36"/></StgValue>
</operation>

<operation id="454" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2875">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2875">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_18 = add i14 %phi_mul, 19

]]></Node>
<StgValue><ssdm name="tmp_4_18"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2875">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_18 = zext i14 %tmp_4_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_18"/></StgValue>
</operation>

<operation id="457" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2875">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_38 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_18

]]></Node>
<StgValue><ssdm name="sob_x1_addr_38"/></StgValue>
</operation>

<operation id="458" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2875">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2875">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_38 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_18

]]></Node>
<StgValue><ssdm name="sob_y1_addr_38"/></StgValue>
</operation>

<operation id="460" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2875">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2875">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="462" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.8:17  %block_1_9 = load i32* %video_addr_18, align 4

]]></Node>
<StgValue><ssdm name="block_1_9"/></StgValue>
</operation>

<operation id="463" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.8:21  %block_7_9 = load i32* %video_addr_19, align 4

]]></Node>
<StgValue><ssdm name="block_7_9"/></StgValue>
</operation>

<operation id="464" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.8:22  %tmp_20 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_9, i32 %block_7_9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="465" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.8:23  %sob_x1_addr_19 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_8_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_19"/></StgValue>
</operation>

<operation id="466" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.8:24  store i32 %tmp_20, i32* %sob_x1_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.8:25  %tmp_21 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_9, i32 %block_7_9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="468" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.8:26  %sob_y1_addr_19 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_8_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_19"/></StgValue>
</operation>

<operation id="469" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.8:27  store i32 %tmp_21, i32* %sob_y1_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.8:28  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.10:0  %tmp_10_10_0_1 = add i14 %phi_mul, 11

]]></Node>
<StgValue><ssdm name="tmp_10_10_0_1"/></StgValue>
</operation>

<operation id="472" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.10:1  %tmp_11_10_0_1 = zext i14 %tmp_10_10_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_10_0_1"/></StgValue>
</operation>

<operation id="473" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.10:2  %video_addr_20 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_10_0_1

]]></Node>
<StgValue><ssdm name="video_addr_20"/></StgValue>
</operation>

<operation id="474" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.10:3  %block_1_10 = load i32* %video_addr_20, align 4

]]></Node>
<StgValue><ssdm name="block_1_10"/></StgValue>
</operation>

<operation id="475" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.10:4  %tmp_10_10_2_1 = add i14 %phi_mul, 211

]]></Node>
<StgValue><ssdm name="tmp_10_10_2_1"/></StgValue>
</operation>

<operation id="476" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.10:5  %tmp_11_10_2_1 = zext i14 %tmp_10_10_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_10_2_1"/></StgValue>
</operation>

<operation id="477" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.10:6  %video_addr_21 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_10_2_1

]]></Node>
<StgValue><ssdm name="video_addr_21"/></StgValue>
</operation>

<operation id="478" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.10:7  %block_7_10 = load i32* %video_addr_21, align 4

]]></Node>
<StgValue><ssdm name="block_7_10"/></StgValue>
</operation>

<operation id="479" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2877">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_19 = add i14 %phi_mul, 20

]]></Node>
<StgValue><ssdm name="tmp_4_19"/></StgValue>
</operation>

<operation id="480" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2877">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_19 = zext i14 %tmp_4_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_19"/></StgValue>
</operation>

<operation id="481" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2877">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %23, label %.preheader.preheader.20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2878">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_40 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_19

]]></Node>
<StgValue><ssdm name="sob_x1_addr_40"/></StgValue>
</operation>

<operation id="483" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2878">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2878">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_40 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_19

]]></Node>
<StgValue><ssdm name="sob_y1_addr_40"/></StgValue>
</operation>

<operation id="485" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2878">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2878">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_20 = add i14 %phi_mul, 21

]]></Node>
<StgValue><ssdm name="tmp_4_20"/></StgValue>
</operation>

<operation id="487" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2878">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_20 = zext i14 %tmp_4_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_20"/></StgValue>
</operation>

<operation id="488" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2878">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_42 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_20

]]></Node>
<StgValue><ssdm name="sob_x1_addr_42"/></StgValue>
</operation>

<operation id="489" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2878">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2878">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_42 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_20

]]></Node>
<StgValue><ssdm name="sob_y1_addr_42"/></StgValue>
</operation>

<operation id="491" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2878">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2878">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="493" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.10:3  %block_1_10 = load i32* %video_addr_20, align 4

]]></Node>
<StgValue><ssdm name="block_1_10"/></StgValue>
</operation>

<operation id="494" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.10:7  %block_7_10 = load i32* %video_addr_21, align 4

]]></Node>
<StgValue><ssdm name="block_7_10"/></StgValue>
</operation>

<operation id="495" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.10:8  %tmp_22 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_10, i32 %block_7_10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="496" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.10:9  %sob_x1_addr_21 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_s

]]></Node>
<StgValue><ssdm name="sob_x1_addr_21"/></StgValue>
</operation>

<operation id="497" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.10:10  store i32 %tmp_22, i32* %sob_x1_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.10:11  %tmp_23 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_10, i32 %block_7_10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="499" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.10:12  %sob_y1_addr_21 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_s

]]></Node>
<StgValue><ssdm name="sob_y1_addr_21"/></StgValue>
</operation>

<operation id="500" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.10:13  store i32 %tmp_23, i32* %sob_y1_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.10:14  %tmp_10_11_0_1 = add i14 %phi_mul, 12

]]></Node>
<StgValue><ssdm name="tmp_10_11_0_1"/></StgValue>
</operation>

<operation id="502" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.10:15  %tmp_11_11_0_1 = zext i14 %tmp_10_11_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_11_0_1"/></StgValue>
</operation>

<operation id="503" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.10:16  %video_addr_22 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_11_0_1

]]></Node>
<StgValue><ssdm name="video_addr_22"/></StgValue>
</operation>

<operation id="504" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.10:17  %block_1_11 = load i32* %video_addr_22, align 4

]]></Node>
<StgValue><ssdm name="block_1_11"/></StgValue>
</operation>

<operation id="505" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.10:18  %tmp_10_11_2_1 = add i14 %phi_mul, 212

]]></Node>
<StgValue><ssdm name="tmp_10_11_2_1"/></StgValue>
</operation>

<operation id="506" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.10:19  %tmp_11_11_2_1 = zext i14 %tmp_10_11_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_11_2_1"/></StgValue>
</operation>

<operation id="507" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.10:20  %video_addr_23 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_11_2_1

]]></Node>
<StgValue><ssdm name="video_addr_23"/></StgValue>
</operation>

<operation id="508" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.10:21  %block_7_11 = load i32* %video_addr_23, align 4

]]></Node>
<StgValue><ssdm name="block_7_11"/></StgValue>
</operation>

<operation id="509" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2879">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_21 = add i14 %phi_mul, 22

]]></Node>
<StgValue><ssdm name="tmp_4_21"/></StgValue>
</operation>

<operation id="510" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2879">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_21 = zext i14 %tmp_4_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_21"/></StgValue>
</operation>

<operation id="511" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2879">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %25, label %.preheader.preheader.22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2880">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_44 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_21

]]></Node>
<StgValue><ssdm name="sob_x1_addr_44"/></StgValue>
</operation>

<operation id="513" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2880">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2880">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_44 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_21

]]></Node>
<StgValue><ssdm name="sob_y1_addr_44"/></StgValue>
</operation>

<operation id="515" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2880">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2880">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_22 = add i14 %phi_mul, 23

]]></Node>
<StgValue><ssdm name="tmp_4_22"/></StgValue>
</operation>

<operation id="517" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2880">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_22 = zext i14 %tmp_4_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_22"/></StgValue>
</operation>

<operation id="518" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2880">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_46 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_22

]]></Node>
<StgValue><ssdm name="sob_x1_addr_46"/></StgValue>
</operation>

<operation id="519" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2880">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2880">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_46 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_22

]]></Node>
<StgValue><ssdm name="sob_y1_addr_46"/></StgValue>
</operation>

<operation id="521" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2880">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2880">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="523" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.10:17  %block_1_11 = load i32* %video_addr_22, align 4

]]></Node>
<StgValue><ssdm name="block_1_11"/></StgValue>
</operation>

<operation id="524" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.10:21  %block_7_11 = load i32* %video_addr_23, align 4

]]></Node>
<StgValue><ssdm name="block_7_11"/></StgValue>
</operation>

<operation id="525" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.10:22  %tmp_24 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_11, i32 %block_7_11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="526" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.10:23  %sob_x1_addr_23 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_10_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_23"/></StgValue>
</operation>

<operation id="527" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.10:24  store i32 %tmp_24, i32* %sob_x1_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.10:25  %tmp_25 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_11, i32 %block_7_11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="529" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.10:26  %sob_y1_addr_23 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_10_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_23"/></StgValue>
</operation>

<operation id="530" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.10:27  store i32 %tmp_25, i32* %sob_y1_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.10:28  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.12:0  %tmp_10_12_0_1 = add i14 %phi_mul, 13

]]></Node>
<StgValue><ssdm name="tmp_10_12_0_1"/></StgValue>
</operation>

<operation id="533" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.12:1  %tmp_11_12_0_1 = zext i14 %tmp_10_12_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_12_0_1"/></StgValue>
</operation>

<operation id="534" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.12:2  %video_addr_24 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_12_0_1

]]></Node>
<StgValue><ssdm name="video_addr_24"/></StgValue>
</operation>

<operation id="535" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.12:3  %block_1_12 = load i32* %video_addr_24, align 4

]]></Node>
<StgValue><ssdm name="block_1_12"/></StgValue>
</operation>

<operation id="536" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.12:4  %tmp_10_12_2_1 = add i14 %phi_mul, 213

]]></Node>
<StgValue><ssdm name="tmp_10_12_2_1"/></StgValue>
</operation>

<operation id="537" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.12:5  %tmp_11_12_2_1 = zext i14 %tmp_10_12_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_12_2_1"/></StgValue>
</operation>

<operation id="538" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.12:6  %video_addr_25 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_12_2_1

]]></Node>
<StgValue><ssdm name="video_addr_25"/></StgValue>
</operation>

<operation id="539" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.12:7  %block_7_12 = load i32* %video_addr_25, align 4

]]></Node>
<StgValue><ssdm name="block_7_12"/></StgValue>
</operation>

<operation id="540" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2882">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_23 = add i14 %phi_mul, 24

]]></Node>
<StgValue><ssdm name="tmp_4_23"/></StgValue>
</operation>

<operation id="541" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2882">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_23 = zext i14 %tmp_4_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_23"/></StgValue>
</operation>

<operation id="542" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2882">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %27, label %.preheader.preheader.24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2883">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_48 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_23

]]></Node>
<StgValue><ssdm name="sob_x1_addr_48"/></StgValue>
</operation>

<operation id="544" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2883">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2883">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_48 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_23

]]></Node>
<StgValue><ssdm name="sob_y1_addr_48"/></StgValue>
</operation>

<operation id="546" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2883">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2883">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_24 = add i14 %phi_mul, 25

]]></Node>
<StgValue><ssdm name="tmp_4_24"/></StgValue>
</operation>

<operation id="548" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2883">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_24 = zext i14 %tmp_4_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_24"/></StgValue>
</operation>

<operation id="549" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2883">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_50 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_24

]]></Node>
<StgValue><ssdm name="sob_x1_addr_50"/></StgValue>
</operation>

<operation id="550" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2883">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2883">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_50 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_24

]]></Node>
<StgValue><ssdm name="sob_y1_addr_50"/></StgValue>
</operation>

<operation id="552" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2883">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2883">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="554" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.12:3  %block_1_12 = load i32* %video_addr_24, align 4

]]></Node>
<StgValue><ssdm name="block_1_12"/></StgValue>
</operation>

<operation id="555" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.12:7  %block_7_12 = load i32* %video_addr_25, align 4

]]></Node>
<StgValue><ssdm name="block_7_12"/></StgValue>
</operation>

<operation id="556" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.12:8  %tmp_26 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_12, i32 %block_7_12) nounwind

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="557" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.12:9  %sob_x1_addr_25 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_11

]]></Node>
<StgValue><ssdm name="sob_x1_addr_25"/></StgValue>
</operation>

<operation id="558" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.12:10  store i32 %tmp_26, i32* %sob_x1_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.12:11  %tmp_27 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_12, i32 %block_7_12) nounwind

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="560" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.12:12  %sob_y1_addr_25 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_11

]]></Node>
<StgValue><ssdm name="sob_y1_addr_25"/></StgValue>
</operation>

<operation id="561" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.12:13  store i32 %tmp_27, i32* %sob_y1_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.12:14  %tmp_10_13_0_1 = add i14 %phi_mul, 14

]]></Node>
<StgValue><ssdm name="tmp_10_13_0_1"/></StgValue>
</operation>

<operation id="563" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.12:15  %tmp_11_13_0_1 = zext i14 %tmp_10_13_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_13_0_1"/></StgValue>
</operation>

<operation id="564" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.12:16  %video_addr_26 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_13_0_1

]]></Node>
<StgValue><ssdm name="video_addr_26"/></StgValue>
</operation>

<operation id="565" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.12:17  %block_1_13 = load i32* %video_addr_26, align 4

]]></Node>
<StgValue><ssdm name="block_1_13"/></StgValue>
</operation>

<operation id="566" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.12:18  %tmp_10_13_2_1 = add i14 %phi_mul, 214

]]></Node>
<StgValue><ssdm name="tmp_10_13_2_1"/></StgValue>
</operation>

<operation id="567" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.12:19  %tmp_11_13_2_1 = zext i14 %tmp_10_13_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_13_2_1"/></StgValue>
</operation>

<operation id="568" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.12:20  %video_addr_27 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_13_2_1

]]></Node>
<StgValue><ssdm name="video_addr_27"/></StgValue>
</operation>

<operation id="569" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.12:21  %block_7_13 = load i32* %video_addr_27, align 4

]]></Node>
<StgValue><ssdm name="block_7_13"/></StgValue>
</operation>

<operation id="570" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2884">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_25 = add i14 %phi_mul, 26

]]></Node>
<StgValue><ssdm name="tmp_4_25"/></StgValue>
</operation>

<operation id="571" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2884">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_25 = zext i14 %tmp_4_25 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_25"/></StgValue>
</operation>

<operation id="572" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2884">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %29, label %.preheader.preheader.26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2885">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_52 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_25

]]></Node>
<StgValue><ssdm name="sob_x1_addr_52"/></StgValue>
</operation>

<operation id="574" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2885">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2885">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_52 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_25

]]></Node>
<StgValue><ssdm name="sob_y1_addr_52"/></StgValue>
</operation>

<operation id="576" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2885">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2885">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_26 = add i14 %phi_mul, 27

]]></Node>
<StgValue><ssdm name="tmp_4_26"/></StgValue>
</operation>

<operation id="578" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2885">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_26 = zext i14 %tmp_4_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_26"/></StgValue>
</operation>

<operation id="579" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2885">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_54 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_26

]]></Node>
<StgValue><ssdm name="sob_x1_addr_54"/></StgValue>
</operation>

<operation id="580" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2885">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2885">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_54 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_26

]]></Node>
<StgValue><ssdm name="sob_y1_addr_54"/></StgValue>
</operation>

<operation id="582" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2885">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2885">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="584" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.12:17  %block_1_13 = load i32* %video_addr_26, align 4

]]></Node>
<StgValue><ssdm name="block_1_13"/></StgValue>
</operation>

<operation id="585" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.12:21  %block_7_13 = load i32* %video_addr_27, align 4

]]></Node>
<StgValue><ssdm name="block_7_13"/></StgValue>
</operation>

<operation id="586" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.12:22  %tmp_28 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_13, i32 %block_7_13) nounwind

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="587" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.12:23  %sob_x1_addr_27 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_12_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_27"/></StgValue>
</operation>

<operation id="588" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.12:24  store i32 %tmp_28, i32* %sob_x1_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.12:25  %tmp_29 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_13, i32 %block_7_13) nounwind

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="590" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.12:26  %sob_y1_addr_27 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_12_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_27"/></StgValue>
</operation>

<operation id="591" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.12:27  store i32 %tmp_29, i32* %sob_y1_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.12:28  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.14:0  %tmp_10_14_0_1 = add i14 %phi_mul, 15

]]></Node>
<StgValue><ssdm name="tmp_10_14_0_1"/></StgValue>
</operation>

<operation id="594" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.14:1  %tmp_11_14_0_1 = zext i14 %tmp_10_14_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_14_0_1"/></StgValue>
</operation>

<operation id="595" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.14:2  %video_addr_28 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_14_0_1

]]></Node>
<StgValue><ssdm name="video_addr_28"/></StgValue>
</operation>

<operation id="596" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.14:3  %block_1_14 = load i32* %video_addr_28, align 4

]]></Node>
<StgValue><ssdm name="block_1_14"/></StgValue>
</operation>

<operation id="597" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.14:4  %tmp_10_14_2_1 = add i14 %phi_mul, 215

]]></Node>
<StgValue><ssdm name="tmp_10_14_2_1"/></StgValue>
</operation>

<operation id="598" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.14:5  %tmp_11_14_2_1 = zext i14 %tmp_10_14_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_14_2_1"/></StgValue>
</operation>

<operation id="599" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.14:6  %video_addr_29 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_14_2_1

]]></Node>
<StgValue><ssdm name="video_addr_29"/></StgValue>
</operation>

<operation id="600" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.14:7  %block_7_14 = load i32* %video_addr_29, align 4

]]></Node>
<StgValue><ssdm name="block_7_14"/></StgValue>
</operation>

<operation id="601" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2887">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_27 = add i14 %phi_mul, 28

]]></Node>
<StgValue><ssdm name="tmp_4_27"/></StgValue>
</operation>

<operation id="602" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2887">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_27 = zext i14 %tmp_4_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_27"/></StgValue>
</operation>

<operation id="603" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2887">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %31, label %.preheader.preheader.28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2888">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_56 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_27

]]></Node>
<StgValue><ssdm name="sob_x1_addr_56"/></StgValue>
</operation>

<operation id="605" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2888">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2888">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_56 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_27

]]></Node>
<StgValue><ssdm name="sob_y1_addr_56"/></StgValue>
</operation>

<operation id="607" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2888">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2888">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_28 = add i14 %phi_mul, 29

]]></Node>
<StgValue><ssdm name="tmp_4_28"/></StgValue>
</operation>

<operation id="609" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2888">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_28 = zext i14 %tmp_4_28 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_28"/></StgValue>
</operation>

<operation id="610" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2888">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_58 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_28

]]></Node>
<StgValue><ssdm name="sob_x1_addr_58"/></StgValue>
</operation>

<operation id="611" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2888">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2888">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_58 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_28

]]></Node>
<StgValue><ssdm name="sob_y1_addr_58"/></StgValue>
</operation>

<operation id="613" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2888">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2888">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="615" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.14:3  %block_1_14 = load i32* %video_addr_28, align 4

]]></Node>
<StgValue><ssdm name="block_1_14"/></StgValue>
</operation>

<operation id="616" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.14:7  %block_7_14 = load i32* %video_addr_29, align 4

]]></Node>
<StgValue><ssdm name="block_7_14"/></StgValue>
</operation>

<operation id="617" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.14:8  %tmp_30 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_14, i32 %block_7_14) nounwind

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="618" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.14:9  %sob_x1_addr_29 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_13

]]></Node>
<StgValue><ssdm name="sob_x1_addr_29"/></StgValue>
</operation>

<operation id="619" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.14:10  store i32 %tmp_30, i32* %sob_x1_addr_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.14:11  %tmp_31 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_14, i32 %block_7_14) nounwind

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="621" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.14:12  %sob_y1_addr_29 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_13

]]></Node>
<StgValue><ssdm name="sob_y1_addr_29"/></StgValue>
</operation>

<operation id="622" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.14:13  store i32 %tmp_31, i32* %sob_y1_addr_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.14:14  %tmp_10_15_0_1 = add i14 %phi_mul, 16

]]></Node>
<StgValue><ssdm name="tmp_10_15_0_1"/></StgValue>
</operation>

<operation id="624" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.14:15  %tmp_11_15_0_1 = zext i14 %tmp_10_15_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_15_0_1"/></StgValue>
</operation>

<operation id="625" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.14:16  %video_addr_30 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_15_0_1

]]></Node>
<StgValue><ssdm name="video_addr_30"/></StgValue>
</operation>

<operation id="626" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.14:17  %block_1_15 = load i32* %video_addr_30, align 4

]]></Node>
<StgValue><ssdm name="block_1_15"/></StgValue>
</operation>

<operation id="627" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.14:18  %tmp_10_15_2_1 = add i14 %phi_mul, 216

]]></Node>
<StgValue><ssdm name="tmp_10_15_2_1"/></StgValue>
</operation>

<operation id="628" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.14:19  %tmp_11_15_2_1 = zext i14 %tmp_10_15_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_15_2_1"/></StgValue>
</operation>

<operation id="629" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.14:20  %video_addr_31 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_15_2_1

]]></Node>
<StgValue><ssdm name="video_addr_31"/></StgValue>
</operation>

<operation id="630" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.14:21  %block_7_15 = load i32* %video_addr_31, align 4

]]></Node>
<StgValue><ssdm name="block_7_15"/></StgValue>
</operation>

<operation id="631" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2889">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_29 = add i14 %phi_mul, 30

]]></Node>
<StgValue><ssdm name="tmp_4_29"/></StgValue>
</operation>

<operation id="632" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2889">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_29 = zext i14 %tmp_4_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_29"/></StgValue>
</operation>

<operation id="633" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2889">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %33, label %.preheader.preheader.30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2890">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_60 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_29

]]></Node>
<StgValue><ssdm name="sob_x1_addr_60"/></StgValue>
</operation>

<operation id="635" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2890">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2890">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_60 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_29

]]></Node>
<StgValue><ssdm name="sob_y1_addr_60"/></StgValue>
</operation>

<operation id="637" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2890">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2890">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_30 = add i14 %phi_mul, 31

]]></Node>
<StgValue><ssdm name="tmp_4_30"/></StgValue>
</operation>

<operation id="639" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2890">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_30 = zext i14 %tmp_4_30 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_30"/></StgValue>
</operation>

<operation id="640" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2890">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_62 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_30

]]></Node>
<StgValue><ssdm name="sob_x1_addr_62"/></StgValue>
</operation>

<operation id="641" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2890">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2890">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_62 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_30

]]></Node>
<StgValue><ssdm name="sob_y1_addr_62"/></StgValue>
</operation>

<operation id="643" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2890">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2890">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="645" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.14:17  %block_1_15 = load i32* %video_addr_30, align 4

]]></Node>
<StgValue><ssdm name="block_1_15"/></StgValue>
</operation>

<operation id="646" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.14:21  %block_7_15 = load i32* %video_addr_31, align 4

]]></Node>
<StgValue><ssdm name="block_7_15"/></StgValue>
</operation>

<operation id="647" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.14:22  %tmp_32 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_15, i32 %block_7_15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="648" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.14:23  %sob_x1_addr_31 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_14_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_31"/></StgValue>
</operation>

<operation id="649" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.14:24  store i32 %tmp_32, i32* %sob_x1_addr_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.14:25  %tmp_33 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_15, i32 %block_7_15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="651" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.14:26  %sob_y1_addr_31 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_14_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_31"/></StgValue>
</operation>

<operation id="652" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.14:27  store i32 %tmp_33, i32* %sob_y1_addr_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.14:28  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.16:0  %tmp_10_16_0_1 = add i14 %phi_mul, 17

]]></Node>
<StgValue><ssdm name="tmp_10_16_0_1"/></StgValue>
</operation>

<operation id="655" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.16:1  %tmp_11_16_0_1 = zext i14 %tmp_10_16_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_16_0_1"/></StgValue>
</operation>

<operation id="656" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.16:2  %video_addr_32 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_16_0_1

]]></Node>
<StgValue><ssdm name="video_addr_32"/></StgValue>
</operation>

<operation id="657" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.16:3  %block_1_16 = load i32* %video_addr_32, align 4

]]></Node>
<StgValue><ssdm name="block_1_16"/></StgValue>
</operation>

<operation id="658" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.16:4  %tmp_10_16_2_1 = add i14 %phi_mul, 217

]]></Node>
<StgValue><ssdm name="tmp_10_16_2_1"/></StgValue>
</operation>

<operation id="659" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.16:5  %tmp_11_16_2_1 = zext i14 %tmp_10_16_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_16_2_1"/></StgValue>
</operation>

<operation id="660" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.16:6  %video_addr_33 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_16_2_1

]]></Node>
<StgValue><ssdm name="video_addr_33"/></StgValue>
</operation>

<operation id="661" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.16:7  %block_7_16 = load i32* %video_addr_33, align 4

]]></Node>
<StgValue><ssdm name="block_7_16"/></StgValue>
</operation>

<operation id="662" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2892">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_31 = add i14 %phi_mul, 32

]]></Node>
<StgValue><ssdm name="tmp_4_31"/></StgValue>
</operation>

<operation id="663" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2892">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_31 = zext i14 %tmp_4_31 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_31"/></StgValue>
</operation>

<operation id="664" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2892">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %35, label %.preheader.preheader.32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="665" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_64 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_31

]]></Node>
<StgValue><ssdm name="sob_x1_addr_64"/></StgValue>
</operation>

<operation id="666" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_64 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_31

]]></Node>
<StgValue><ssdm name="sob_y1_addr_64"/></StgValue>
</operation>

<operation id="668" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_32 = add i14 %phi_mul, 33

]]></Node>
<StgValue><ssdm name="tmp_4_32"/></StgValue>
</operation>

<operation id="670" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_32 = zext i14 %tmp_4_32 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_32"/></StgValue>
</operation>

<operation id="671" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_66 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_32

]]></Node>
<StgValue><ssdm name="sob_x1_addr_66"/></StgValue>
</operation>

<operation id="672" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_66 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_32

]]></Node>
<StgValue><ssdm name="sob_y1_addr_66"/></StgValue>
</operation>

<operation id="674" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2893">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="676" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.16:3  %block_1_16 = load i32* %video_addr_32, align 4

]]></Node>
<StgValue><ssdm name="block_1_16"/></StgValue>
</operation>

<operation id="677" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.16:7  %block_7_16 = load i32* %video_addr_33, align 4

]]></Node>
<StgValue><ssdm name="block_7_16"/></StgValue>
</operation>

<operation id="678" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.16:8  %tmp_34 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_16, i32 %block_7_16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="679" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.16:9  %sob_x1_addr_33 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_15

]]></Node>
<StgValue><ssdm name="sob_x1_addr_33"/></StgValue>
</operation>

<operation id="680" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.16:10  store i32 %tmp_34, i32* %sob_x1_addr_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.16:11  %tmp_35 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_16, i32 %block_7_16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="682" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.16:12  %sob_y1_addr_33 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_15

]]></Node>
<StgValue><ssdm name="sob_y1_addr_33"/></StgValue>
</operation>

<operation id="683" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.16:13  store i32 %tmp_35, i32* %sob_y1_addr_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.16:14  %tmp_10_17_0_1 = add i14 %phi_mul, 18

]]></Node>
<StgValue><ssdm name="tmp_10_17_0_1"/></StgValue>
</operation>

<operation id="685" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.16:15  %tmp_11_17_0_1 = zext i14 %tmp_10_17_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_17_0_1"/></StgValue>
</operation>

<operation id="686" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.16:16  %video_addr_34 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_17_0_1

]]></Node>
<StgValue><ssdm name="video_addr_34"/></StgValue>
</operation>

<operation id="687" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.16:17  %block_1_17 = load i32* %video_addr_34, align 4

]]></Node>
<StgValue><ssdm name="block_1_17"/></StgValue>
</operation>

<operation id="688" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.16:18  %tmp_10_17_2_1 = add i14 %phi_mul, 218

]]></Node>
<StgValue><ssdm name="tmp_10_17_2_1"/></StgValue>
</operation>

<operation id="689" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.16:19  %tmp_11_17_2_1 = zext i14 %tmp_10_17_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_17_2_1"/></StgValue>
</operation>

<operation id="690" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.16:20  %video_addr_35 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_17_2_1

]]></Node>
<StgValue><ssdm name="video_addr_35"/></StgValue>
</operation>

<operation id="691" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.16:21  %block_7_17 = load i32* %video_addr_35, align 4

]]></Node>
<StgValue><ssdm name="block_7_17"/></StgValue>
</operation>

<operation id="692" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2894">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_33 = add i14 %phi_mul, 34

]]></Node>
<StgValue><ssdm name="tmp_4_33"/></StgValue>
</operation>

<operation id="693" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2894">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_33 = zext i14 %tmp_4_33 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_33"/></StgValue>
</operation>

<operation id="694" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2894">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %37, label %.preheader.preheader.34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_68 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_33

]]></Node>
<StgValue><ssdm name="sob_x1_addr_68"/></StgValue>
</operation>

<operation id="696" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_68, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_68 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_33

]]></Node>
<StgValue><ssdm name="sob_y1_addr_68"/></StgValue>
</operation>

<operation id="698" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_68, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_34 = add i14 %phi_mul, 35

]]></Node>
<StgValue><ssdm name="tmp_4_34"/></StgValue>
</operation>

<operation id="700" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_34 = zext i14 %tmp_4_34 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_34"/></StgValue>
</operation>

<operation id="701" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_70 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_34

]]></Node>
<StgValue><ssdm name="sob_x1_addr_70"/></StgValue>
</operation>

<operation id="702" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_70, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_70 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_34

]]></Node>
<StgValue><ssdm name="sob_y1_addr_70"/></StgValue>
</operation>

<operation id="704" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_70, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2895">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="706" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.16:17  %block_1_17 = load i32* %video_addr_34, align 4

]]></Node>
<StgValue><ssdm name="block_1_17"/></StgValue>
</operation>

<operation id="707" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.16:21  %block_7_17 = load i32* %video_addr_35, align 4

]]></Node>
<StgValue><ssdm name="block_7_17"/></StgValue>
</operation>

<operation id="708" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.16:22  %tmp_36 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_17, i32 %block_7_17) nounwind

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="709" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.16:23  %sob_x1_addr_35 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_16_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_35"/></StgValue>
</operation>

<operation id="710" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.16:24  store i32 %tmp_36, i32* %sob_x1_addr_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.16:25  %tmp_37 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_17, i32 %block_7_17) nounwind

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="712" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.16:26  %sob_y1_addr_35 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_16_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_35"/></StgValue>
</operation>

<operation id="713" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.16:27  store i32 %tmp_37, i32* %sob_y1_addr_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.16:28  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.18:0  %tmp_10_18_0_1 = add i14 %phi_mul, 19

]]></Node>
<StgValue><ssdm name="tmp_10_18_0_1"/></StgValue>
</operation>

<operation id="716" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.18:1  %tmp_11_18_0_1 = zext i14 %tmp_10_18_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_18_0_1"/></StgValue>
</operation>

<operation id="717" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.18:2  %video_addr_36 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_18_0_1

]]></Node>
<StgValue><ssdm name="video_addr_36"/></StgValue>
</operation>

<operation id="718" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.18:3  %block_1_18 = load i32* %video_addr_36, align 4

]]></Node>
<StgValue><ssdm name="block_1_18"/></StgValue>
</operation>

<operation id="719" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.18:4  %tmp_10_18_2_1 = add i14 %phi_mul, 219

]]></Node>
<StgValue><ssdm name="tmp_10_18_2_1"/></StgValue>
</operation>

<operation id="720" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.18:5  %tmp_11_18_2_1 = zext i14 %tmp_10_18_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_18_2_1"/></StgValue>
</operation>

<operation id="721" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.18:6  %video_addr_37 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_18_2_1

]]></Node>
<StgValue><ssdm name="video_addr_37"/></StgValue>
</operation>

<operation id="722" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.18:7  %block_7_18 = load i32* %video_addr_37, align 4

]]></Node>
<StgValue><ssdm name="block_7_18"/></StgValue>
</operation>

<operation id="723" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_35 = add i14 %phi_mul, 36

]]></Node>
<StgValue><ssdm name="tmp_4_35"/></StgValue>
</operation>

<operation id="724" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_35 = zext i14 %tmp_4_35 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_35"/></StgValue>
</operation>

<operation id="725" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2897">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %39, label %.preheader.preheader.36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_72 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_35

]]></Node>
<StgValue><ssdm name="sob_x1_addr_72"/></StgValue>
</operation>

<operation id="727" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_72, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_72 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_35

]]></Node>
<StgValue><ssdm name="sob_y1_addr_72"/></StgValue>
</operation>

<operation id="729" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_72, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_36 = add i14 %phi_mul, 37

]]></Node>
<StgValue><ssdm name="tmp_4_36"/></StgValue>
</operation>

<operation id="731" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_36 = zext i14 %tmp_4_36 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_36"/></StgValue>
</operation>

<operation id="732" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_74 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_36

]]></Node>
<StgValue><ssdm name="sob_x1_addr_74"/></StgValue>
</operation>

<operation id="733" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_74, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="734" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_74 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_36

]]></Node>
<StgValue><ssdm name="sob_y1_addr_74"/></StgValue>
</operation>

<operation id="735" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_74, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2898">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="737" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.18:3  %block_1_18 = load i32* %video_addr_36, align 4

]]></Node>
<StgValue><ssdm name="block_1_18"/></StgValue>
</operation>

<operation id="738" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.18:7  %block_7_18 = load i32* %video_addr_37, align 4

]]></Node>
<StgValue><ssdm name="block_7_18"/></StgValue>
</operation>

<operation id="739" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.18:8  %tmp_38 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_18, i32 %block_7_18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="740" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.18:9  %sob_x1_addr_37 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_17

]]></Node>
<StgValue><ssdm name="sob_x1_addr_37"/></StgValue>
</operation>

<operation id="741" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.18:10  store i32 %tmp_38, i32* %sob_x1_addr_37, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="742" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.18:11  %tmp_39 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_18, i32 %block_7_18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="743" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.18:12  %sob_y1_addr_37 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_17

]]></Node>
<StgValue><ssdm name="sob_y1_addr_37"/></StgValue>
</operation>

<operation id="744" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.18:13  store i32 %tmp_39, i32* %sob_y1_addr_37, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.18:14  %tmp_10_19_0_1 = add i14 %phi_mul, 20

]]></Node>
<StgValue><ssdm name="tmp_10_19_0_1"/></StgValue>
</operation>

<operation id="746" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.18:15  %tmp_11_19_0_1 = zext i14 %tmp_10_19_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_19_0_1"/></StgValue>
</operation>

<operation id="747" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.18:16  %video_addr_38 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_19_0_1

]]></Node>
<StgValue><ssdm name="video_addr_38"/></StgValue>
</operation>

<operation id="748" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.18:17  %block_1_19 = load i32* %video_addr_38, align 4

]]></Node>
<StgValue><ssdm name="block_1_19"/></StgValue>
</operation>

<operation id="749" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.18:18  %tmp_10_19_2_1 = add i14 %phi_mul, 220

]]></Node>
<StgValue><ssdm name="tmp_10_19_2_1"/></StgValue>
</operation>

<operation id="750" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.18:19  %tmp_11_19_2_1 = zext i14 %tmp_10_19_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_19_2_1"/></StgValue>
</operation>

<operation id="751" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.18:20  %video_addr_39 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_19_2_1

]]></Node>
<StgValue><ssdm name="video_addr_39"/></StgValue>
</operation>

<operation id="752" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.18:21  %block_7_19 = load i32* %video_addr_39, align 4

]]></Node>
<StgValue><ssdm name="block_7_19"/></StgValue>
</operation>

<operation id="753" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_37 = add i14 %phi_mul, 38

]]></Node>
<StgValue><ssdm name="tmp_4_37"/></StgValue>
</operation>

<operation id="754" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_37 = zext i14 %tmp_4_37 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_37"/></StgValue>
</operation>

<operation id="755" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2899">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %41, label %.preheader.preheader.38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_76 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_37

]]></Node>
<StgValue><ssdm name="sob_x1_addr_76"/></StgValue>
</operation>

<operation id="757" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_76, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_76 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_37

]]></Node>
<StgValue><ssdm name="sob_y1_addr_76"/></StgValue>
</operation>

<operation id="759" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_76, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_38 = add i14 %phi_mul, 39

]]></Node>
<StgValue><ssdm name="tmp_4_38"/></StgValue>
</operation>

<operation id="761" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_38 = zext i14 %tmp_4_38 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_38"/></StgValue>
</operation>

<operation id="762" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_78 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_38

]]></Node>
<StgValue><ssdm name="sob_x1_addr_78"/></StgValue>
</operation>

<operation id="763" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_78, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="764" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_78 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_38

]]></Node>
<StgValue><ssdm name="sob_y1_addr_78"/></StgValue>
</operation>

<operation id="765" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_78, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2900">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="767" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.18:17  %block_1_19 = load i32* %video_addr_38, align 4

]]></Node>
<StgValue><ssdm name="block_1_19"/></StgValue>
</operation>

<operation id="768" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.18:21  %block_7_19 = load i32* %video_addr_39, align 4

]]></Node>
<StgValue><ssdm name="block_7_19"/></StgValue>
</operation>

<operation id="769" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.18:22  %tmp_40 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_19, i32 %block_7_19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="770" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.18:23  %sob_x1_addr_39 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_18_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_39"/></StgValue>
</operation>

<operation id="771" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.18:24  store i32 %tmp_40, i32* %sob_x1_addr_39, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="772" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.18:25  %tmp_41 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_19, i32 %block_7_19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="773" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.18:26  %sob_y1_addr_39 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_18_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_39"/></StgValue>
</operation>

<operation id="774" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.18:27  store i32 %tmp_41, i32* %sob_y1_addr_39, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="775" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.18:28  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.20:0  %tmp_10_20_0_1 = add i14 %phi_mul, 21

]]></Node>
<StgValue><ssdm name="tmp_10_20_0_1"/></StgValue>
</operation>

<operation id="777" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.20:1  %tmp_11_20_0_1 = zext i14 %tmp_10_20_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_20_0_1"/></StgValue>
</operation>

<operation id="778" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.20:2  %video_addr_40 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_20_0_1

]]></Node>
<StgValue><ssdm name="video_addr_40"/></StgValue>
</operation>

<operation id="779" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.20:3  %block_1_20 = load i32* %video_addr_40, align 4

]]></Node>
<StgValue><ssdm name="block_1_20"/></StgValue>
</operation>

<operation id="780" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.20:4  %tmp_10_20_2_1 = add i14 %phi_mul, 221

]]></Node>
<StgValue><ssdm name="tmp_10_20_2_1"/></StgValue>
</operation>

<operation id="781" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.20:5  %tmp_11_20_2_1 = zext i14 %tmp_10_20_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_20_2_1"/></StgValue>
</operation>

<operation id="782" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.20:6  %video_addr_41 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_20_2_1

]]></Node>
<StgValue><ssdm name="video_addr_41"/></StgValue>
</operation>

<operation id="783" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.20:7  %block_7_20 = load i32* %video_addr_41, align 4

]]></Node>
<StgValue><ssdm name="block_7_20"/></StgValue>
</operation>

<operation id="784" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2902">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_39 = add i14 %phi_mul, 40

]]></Node>
<StgValue><ssdm name="tmp_4_39"/></StgValue>
</operation>

<operation id="785" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2902">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_39 = zext i14 %tmp_4_39 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_39"/></StgValue>
</operation>

<operation id="786" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2902">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %43, label %.preheader.preheader.40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_80 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_39

]]></Node>
<StgValue><ssdm name="sob_x1_addr_80"/></StgValue>
</operation>

<operation id="788" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_80, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_80 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_39

]]></Node>
<StgValue><ssdm name="sob_y1_addr_80"/></StgValue>
</operation>

<operation id="790" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_80, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_40 = add i14 %phi_mul, 41

]]></Node>
<StgValue><ssdm name="tmp_4_40"/></StgValue>
</operation>

<operation id="792" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_40 = zext i14 %tmp_4_40 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_40"/></StgValue>
</operation>

<operation id="793" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_82 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_40

]]></Node>
<StgValue><ssdm name="sob_x1_addr_82"/></StgValue>
</operation>

<operation id="794" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_82, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="795" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_82 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_40

]]></Node>
<StgValue><ssdm name="sob_y1_addr_82"/></StgValue>
</operation>

<operation id="796" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_82, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2903">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="798" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.20:3  %block_1_20 = load i32* %video_addr_40, align 4

]]></Node>
<StgValue><ssdm name="block_1_20"/></StgValue>
</operation>

<operation id="799" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.20:7  %block_7_20 = load i32* %video_addr_41, align 4

]]></Node>
<StgValue><ssdm name="block_7_20"/></StgValue>
</operation>

<operation id="800" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.20:8  %tmp_42 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_20, i32 %block_7_20) nounwind

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="801" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.20:9  %sob_x1_addr_41 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_19

]]></Node>
<StgValue><ssdm name="sob_x1_addr_41"/></StgValue>
</operation>

<operation id="802" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.20:10  store i32 %tmp_42, i32* %sob_x1_addr_41, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="803" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.20:11  %tmp_43 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_20, i32 %block_7_20) nounwind

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="804" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.20:12  %sob_y1_addr_41 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_19

]]></Node>
<StgValue><ssdm name="sob_y1_addr_41"/></StgValue>
</operation>

<operation id="805" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.20:13  store i32 %tmp_43, i32* %sob_y1_addr_41, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="806" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.20:14  %tmp_10_21_0_1 = add i14 %phi_mul, 22

]]></Node>
<StgValue><ssdm name="tmp_10_21_0_1"/></StgValue>
</operation>

<operation id="807" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.20:15  %tmp_11_21_0_1 = zext i14 %tmp_10_21_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_21_0_1"/></StgValue>
</operation>

<operation id="808" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.20:16  %video_addr_42 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_21_0_1

]]></Node>
<StgValue><ssdm name="video_addr_42"/></StgValue>
</operation>

<operation id="809" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.20:17  %block_1_21 = load i32* %video_addr_42, align 4

]]></Node>
<StgValue><ssdm name="block_1_21"/></StgValue>
</operation>

<operation id="810" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.20:18  %tmp_10_21_2_1 = add i14 %phi_mul, 222

]]></Node>
<StgValue><ssdm name="tmp_10_21_2_1"/></StgValue>
</operation>

<operation id="811" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.20:19  %tmp_11_21_2_1 = zext i14 %tmp_10_21_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_21_2_1"/></StgValue>
</operation>

<operation id="812" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.20:20  %video_addr_43 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_21_2_1

]]></Node>
<StgValue><ssdm name="video_addr_43"/></StgValue>
</operation>

<operation id="813" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.20:21  %block_7_21 = load i32* %video_addr_43, align 4

]]></Node>
<StgValue><ssdm name="block_7_21"/></StgValue>
</operation>

<operation id="814" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2904">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_41 = add i14 %phi_mul, 42

]]></Node>
<StgValue><ssdm name="tmp_4_41"/></StgValue>
</operation>

<operation id="815" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2904">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_41 = zext i14 %tmp_4_41 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_41"/></StgValue>
</operation>

<operation id="816" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2904">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %45, label %.preheader.preheader.42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="817" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_84 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_41

]]></Node>
<StgValue><ssdm name="sob_x1_addr_84"/></StgValue>
</operation>

<operation id="818" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_84, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="819" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_84 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_41

]]></Node>
<StgValue><ssdm name="sob_y1_addr_84"/></StgValue>
</operation>

<operation id="820" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_84, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="821" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_42 = add i14 %phi_mul, 43

]]></Node>
<StgValue><ssdm name="tmp_4_42"/></StgValue>
</operation>

<operation id="822" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_42 = zext i14 %tmp_4_42 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_42"/></StgValue>
</operation>

<operation id="823" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_86 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_42

]]></Node>
<StgValue><ssdm name="sob_x1_addr_86"/></StgValue>
</operation>

<operation id="824" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_86, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="825" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_86 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_42

]]></Node>
<StgValue><ssdm name="sob_y1_addr_86"/></StgValue>
</operation>

<operation id="826" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_86, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="827" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2905">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="828" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.20:17  %block_1_21 = load i32* %video_addr_42, align 4

]]></Node>
<StgValue><ssdm name="block_1_21"/></StgValue>
</operation>

<operation id="829" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.20:21  %block_7_21 = load i32* %video_addr_43, align 4

]]></Node>
<StgValue><ssdm name="block_7_21"/></StgValue>
</operation>

<operation id="830" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.20:22  %tmp_44 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_21, i32 %block_7_21) nounwind

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="831" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.20:23  %sob_x1_addr_43 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_20_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_43"/></StgValue>
</operation>

<operation id="832" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.20:24  store i32 %tmp_44, i32* %sob_x1_addr_43, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="833" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.20:25  %tmp_45 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_21, i32 %block_7_21) nounwind

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="834" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.20:26  %sob_y1_addr_43 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_20_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_43"/></StgValue>
</operation>

<operation id="835" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.20:27  store i32 %tmp_45, i32* %sob_y1_addr_43, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="836" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.20:28  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="837" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.22:0  %tmp_10_22_0_1 = add i14 %phi_mul, 23

]]></Node>
<StgValue><ssdm name="tmp_10_22_0_1"/></StgValue>
</operation>

<operation id="838" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.22:1  %tmp_11_22_0_1 = zext i14 %tmp_10_22_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_22_0_1"/></StgValue>
</operation>

<operation id="839" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.22:2  %video_addr_44 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_22_0_1

]]></Node>
<StgValue><ssdm name="video_addr_44"/></StgValue>
</operation>

<operation id="840" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.22:3  %block_1_22 = load i32* %video_addr_44, align 4

]]></Node>
<StgValue><ssdm name="block_1_22"/></StgValue>
</operation>

<operation id="841" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.22:4  %tmp_10_22_2_1 = add i14 %phi_mul, 223

]]></Node>
<StgValue><ssdm name="tmp_10_22_2_1"/></StgValue>
</operation>

<operation id="842" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.22:5  %tmp_11_22_2_1 = zext i14 %tmp_10_22_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_22_2_1"/></StgValue>
</operation>

<operation id="843" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.22:6  %video_addr_45 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_22_2_1

]]></Node>
<StgValue><ssdm name="video_addr_45"/></StgValue>
</operation>

<operation id="844" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.22:7  %block_7_22 = load i32* %video_addr_45, align 4

]]></Node>
<StgValue><ssdm name="block_7_22"/></StgValue>
</operation>

<operation id="845" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_43 = add i14 %phi_mul, 44

]]></Node>
<StgValue><ssdm name="tmp_4_43"/></StgValue>
</operation>

<operation id="846" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_43 = zext i14 %tmp_4_43 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_43"/></StgValue>
</operation>

<operation id="847" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2907">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %47, label %.preheader.preheader.44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_88 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_43

]]></Node>
<StgValue><ssdm name="sob_x1_addr_88"/></StgValue>
</operation>

<operation id="849" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_88, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_88 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_43

]]></Node>
<StgValue><ssdm name="sob_y1_addr_88"/></StgValue>
</operation>

<operation id="851" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_88, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_44 = add i14 %phi_mul, 45

]]></Node>
<StgValue><ssdm name="tmp_4_44"/></StgValue>
</operation>

<operation id="853" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_44 = zext i14 %tmp_4_44 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_44"/></StgValue>
</operation>

<operation id="854" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_90 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_44

]]></Node>
<StgValue><ssdm name="sob_x1_addr_90"/></StgValue>
</operation>

<operation id="855" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_90, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="856" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_90 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_44

]]></Node>
<StgValue><ssdm name="sob_y1_addr_90"/></StgValue>
</operation>

<operation id="857" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_90, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2908">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="859" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.22:3  %block_1_22 = load i32* %video_addr_44, align 4

]]></Node>
<StgValue><ssdm name="block_1_22"/></StgValue>
</operation>

<operation id="860" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.22:7  %block_7_22 = load i32* %video_addr_45, align 4

]]></Node>
<StgValue><ssdm name="block_7_22"/></StgValue>
</operation>

<operation id="861" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.22:8  %tmp_46 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_22, i32 %block_7_22) nounwind

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="862" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.22:9  %sob_x1_addr_45 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_21

]]></Node>
<StgValue><ssdm name="sob_x1_addr_45"/></StgValue>
</operation>

<operation id="863" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.22:10  store i32 %tmp_46, i32* %sob_x1_addr_45, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="864" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.22:11  %tmp_47 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_22, i32 %block_7_22) nounwind

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="865" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.22:12  %sob_y1_addr_45 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_21

]]></Node>
<StgValue><ssdm name="sob_y1_addr_45"/></StgValue>
</operation>

<operation id="866" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.22:13  store i32 %tmp_47, i32* %sob_y1_addr_45, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="867" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.22:14  %tmp_10_23_0_1 = add i14 %phi_mul, 24

]]></Node>
<StgValue><ssdm name="tmp_10_23_0_1"/></StgValue>
</operation>

<operation id="868" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.22:15  %tmp_11_23_0_1 = zext i14 %tmp_10_23_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_23_0_1"/></StgValue>
</operation>

<operation id="869" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.22:16  %video_addr_46 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_23_0_1

]]></Node>
<StgValue><ssdm name="video_addr_46"/></StgValue>
</operation>

<operation id="870" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.22:17  %block_1_23 = load i32* %video_addr_46, align 4

]]></Node>
<StgValue><ssdm name="block_1_23"/></StgValue>
</operation>

<operation id="871" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.22:18  %tmp_10_23_2_1 = add i14 %phi_mul, 224

]]></Node>
<StgValue><ssdm name="tmp_10_23_2_1"/></StgValue>
</operation>

<operation id="872" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.22:19  %tmp_11_23_2_1 = zext i14 %tmp_10_23_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_23_2_1"/></StgValue>
</operation>

<operation id="873" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.22:20  %video_addr_47 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_23_2_1

]]></Node>
<StgValue><ssdm name="video_addr_47"/></StgValue>
</operation>

<operation id="874" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.22:21  %block_7_23 = load i32* %video_addr_47, align 4

]]></Node>
<StgValue><ssdm name="block_7_23"/></StgValue>
</operation>

<operation id="875" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2909">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_45 = add i14 %phi_mul, 46

]]></Node>
<StgValue><ssdm name="tmp_4_45"/></StgValue>
</operation>

<operation id="876" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2909">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_45 = zext i14 %tmp_4_45 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_45"/></StgValue>
</operation>

<operation id="877" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2909">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %49, label %.preheader.preheader.46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="878" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_92 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_45

]]></Node>
<StgValue><ssdm name="sob_x1_addr_92"/></StgValue>
</operation>

<operation id="879" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_92, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="880" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_92 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_45

]]></Node>
<StgValue><ssdm name="sob_y1_addr_92"/></StgValue>
</operation>

<operation id="881" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_92, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="882" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_46 = add i14 %phi_mul, 47

]]></Node>
<StgValue><ssdm name="tmp_4_46"/></StgValue>
</operation>

<operation id="883" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_46 = zext i14 %tmp_4_46 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_46"/></StgValue>
</operation>

<operation id="884" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_94 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_46

]]></Node>
<StgValue><ssdm name="sob_x1_addr_94"/></StgValue>
</operation>

<operation id="885" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_94, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="886" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_94 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_46

]]></Node>
<StgValue><ssdm name="sob_y1_addr_94"/></StgValue>
</operation>

<operation id="887" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_94, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="888" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2910">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="889" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.22:17  %block_1_23 = load i32* %video_addr_46, align 4

]]></Node>
<StgValue><ssdm name="block_1_23"/></StgValue>
</operation>

<operation id="890" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.22:21  %block_7_23 = load i32* %video_addr_47, align 4

]]></Node>
<StgValue><ssdm name="block_7_23"/></StgValue>
</operation>

<operation id="891" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.22:22  %tmp_48 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_23, i32 %block_7_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="892" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.22:23  %sob_x1_addr_47 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_22_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_47"/></StgValue>
</operation>

<operation id="893" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.22:24  store i32 %tmp_48, i32* %sob_x1_addr_47, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="894" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.22:25  %tmp_49 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_23, i32 %block_7_23) nounwind

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="895" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.22:26  %sob_y1_addr_47 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_22_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_47"/></StgValue>
</operation>

<operation id="896" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.22:27  store i32 %tmp_49, i32* %sob_y1_addr_47, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="897" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.22:28  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="898" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.24:0  %tmp_10_24_0_1 = add i14 %phi_mul, 25

]]></Node>
<StgValue><ssdm name="tmp_10_24_0_1"/></StgValue>
</operation>

<operation id="899" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.24:1  %tmp_11_24_0_1 = zext i14 %tmp_10_24_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_24_0_1"/></StgValue>
</operation>

<operation id="900" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.24:2  %video_addr_48 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_24_0_1

]]></Node>
<StgValue><ssdm name="video_addr_48"/></StgValue>
</operation>

<operation id="901" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.24:3  %block_1_24 = load i32* %video_addr_48, align 4

]]></Node>
<StgValue><ssdm name="block_1_24"/></StgValue>
</operation>

<operation id="902" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.24:4  %tmp_10_24_2_1 = add i14 %phi_mul, 225

]]></Node>
<StgValue><ssdm name="tmp_10_24_2_1"/></StgValue>
</operation>

<operation id="903" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.24:5  %tmp_11_24_2_1 = zext i14 %tmp_10_24_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_24_2_1"/></StgValue>
</operation>

<operation id="904" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.24:6  %video_addr_49 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_24_2_1

]]></Node>
<StgValue><ssdm name="video_addr_49"/></StgValue>
</operation>

<operation id="905" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.24:7  %block_7_24 = load i32* %video_addr_49, align 4

]]></Node>
<StgValue><ssdm name="block_7_24"/></StgValue>
</operation>

<operation id="906" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2912">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_47 = add i14 %phi_mul, 48

]]></Node>
<StgValue><ssdm name="tmp_4_47"/></StgValue>
</operation>

<operation id="907" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2912">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_47 = zext i14 %tmp_4_47 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_47"/></StgValue>
</operation>

<operation id="908" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2912">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %51, label %.preheader.preheader.48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_96 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_47

]]></Node>
<StgValue><ssdm name="sob_x1_addr_96"/></StgValue>
</operation>

<operation id="910" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_96, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="911" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_96 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_47

]]></Node>
<StgValue><ssdm name="sob_y1_addr_96"/></StgValue>
</operation>

<operation id="912" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_96, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="913" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_48 = add i14 %phi_mul, 49

]]></Node>
<StgValue><ssdm name="tmp_4_48"/></StgValue>
</operation>

<operation id="914" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_48 = zext i14 %tmp_4_48 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_48"/></StgValue>
</operation>

<operation id="915" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_98 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_48

]]></Node>
<StgValue><ssdm name="sob_x1_addr_98"/></StgValue>
</operation>

<operation id="916" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_98, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="917" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_98 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_48

]]></Node>
<StgValue><ssdm name="sob_y1_addr_98"/></StgValue>
</operation>

<operation id="918" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_98, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="919" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2913">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="920" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.24:3  %block_1_24 = load i32* %video_addr_48, align 4

]]></Node>
<StgValue><ssdm name="block_1_24"/></StgValue>
</operation>

<operation id="921" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.24:7  %block_7_24 = load i32* %video_addr_49, align 4

]]></Node>
<StgValue><ssdm name="block_7_24"/></StgValue>
</operation>

<operation id="922" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.24:8  %tmp_50 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_24, i32 %block_7_24) nounwind

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="923" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.24:9  %sob_x1_addr_49 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_23

]]></Node>
<StgValue><ssdm name="sob_x1_addr_49"/></StgValue>
</operation>

<operation id="924" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.24:10  store i32 %tmp_50, i32* %sob_x1_addr_49, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="925" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.24:11  %tmp_51 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_24, i32 %block_7_24) nounwind

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="926" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.24:12  %sob_y1_addr_49 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_23

]]></Node>
<StgValue><ssdm name="sob_y1_addr_49"/></StgValue>
</operation>

<operation id="927" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.24:13  store i32 %tmp_51, i32* %sob_y1_addr_49, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="928" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.24:14  %tmp_10_25_0_1 = add i14 %phi_mul, 26

]]></Node>
<StgValue><ssdm name="tmp_10_25_0_1"/></StgValue>
</operation>

<operation id="929" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.24:15  %tmp_11_25_0_1 = zext i14 %tmp_10_25_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_25_0_1"/></StgValue>
</operation>

<operation id="930" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.24:16  %video_addr_50 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_25_0_1

]]></Node>
<StgValue><ssdm name="video_addr_50"/></StgValue>
</operation>

<operation id="931" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.24:17  %block_1_25 = load i32* %video_addr_50, align 4

]]></Node>
<StgValue><ssdm name="block_1_25"/></StgValue>
</operation>

<operation id="932" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.24:18  %tmp_10_25_2_1 = add i14 %phi_mul, 226

]]></Node>
<StgValue><ssdm name="tmp_10_25_2_1"/></StgValue>
</operation>

<operation id="933" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.24:19  %tmp_11_25_2_1 = zext i14 %tmp_10_25_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_25_2_1"/></StgValue>
</operation>

<operation id="934" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.24:20  %video_addr_51 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_25_2_1

]]></Node>
<StgValue><ssdm name="video_addr_51"/></StgValue>
</operation>

<operation id="935" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.24:21  %block_7_25 = load i32* %video_addr_51, align 4

]]></Node>
<StgValue><ssdm name="block_7_25"/></StgValue>
</operation>

<operation id="936" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2914">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_49 = add i14 %phi_mul, 50

]]></Node>
<StgValue><ssdm name="tmp_4_49"/></StgValue>
</operation>

<operation id="937" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2914">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_49 = zext i14 %tmp_4_49 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_49"/></StgValue>
</operation>

<operation id="938" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2914">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %53, label %.preheader.preheader.50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="939" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_100 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_49

]]></Node>
<StgValue><ssdm name="sob_x1_addr_100"/></StgValue>
</operation>

<operation id="940" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_100, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="941" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_100 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_49

]]></Node>
<StgValue><ssdm name="sob_y1_addr_100"/></StgValue>
</operation>

<operation id="942" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_100, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="943" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_50 = add i14 %phi_mul, 51

]]></Node>
<StgValue><ssdm name="tmp_4_50"/></StgValue>
</operation>

<operation id="944" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_50 = zext i14 %tmp_4_50 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_50"/></StgValue>
</operation>

<operation id="945" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_102 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_50

]]></Node>
<StgValue><ssdm name="sob_x1_addr_102"/></StgValue>
</operation>

<operation id="946" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_102, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="947" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_102 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_50

]]></Node>
<StgValue><ssdm name="sob_y1_addr_102"/></StgValue>
</operation>

<operation id="948" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_102, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="949" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2915">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="950" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.24:17  %block_1_25 = load i32* %video_addr_50, align 4

]]></Node>
<StgValue><ssdm name="block_1_25"/></StgValue>
</operation>

<operation id="951" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.24:21  %block_7_25 = load i32* %video_addr_51, align 4

]]></Node>
<StgValue><ssdm name="block_7_25"/></StgValue>
</operation>

<operation id="952" st_id="28" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.24:22  %tmp_52 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_25, i32 %block_7_25) nounwind

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="953" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.24:23  %sob_x1_addr_51 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_24_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_51"/></StgValue>
</operation>

<operation id="954" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.24:24  store i32 %tmp_52, i32* %sob_x1_addr_51, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="955" st_id="28" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.24:25  %tmp_53 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_25, i32 %block_7_25) nounwind

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="956" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.24:26  %sob_y1_addr_51 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_24_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_51"/></StgValue>
</operation>

<operation id="957" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.24:27  store i32 %tmp_53, i32* %sob_y1_addr_51, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="958" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.24:28  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="959" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.26:0  %tmp_10_26_0_1 = add i14 %phi_mul, 27

]]></Node>
<StgValue><ssdm name="tmp_10_26_0_1"/></StgValue>
</operation>

<operation id="960" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.26:1  %tmp_11_26_0_1 = zext i14 %tmp_10_26_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_26_0_1"/></StgValue>
</operation>

<operation id="961" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.26:2  %video_addr_52 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_26_0_1

]]></Node>
<StgValue><ssdm name="video_addr_52"/></StgValue>
</operation>

<operation id="962" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.26:3  %block_1_26 = load i32* %video_addr_52, align 4

]]></Node>
<StgValue><ssdm name="block_1_26"/></StgValue>
</operation>

<operation id="963" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.26:4  %tmp_10_26_2_1 = add i14 %phi_mul, 227

]]></Node>
<StgValue><ssdm name="tmp_10_26_2_1"/></StgValue>
</operation>

<operation id="964" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.26:5  %tmp_11_26_2_1 = zext i14 %tmp_10_26_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_26_2_1"/></StgValue>
</operation>

<operation id="965" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.26:6  %video_addr_53 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_26_2_1

]]></Node>
<StgValue><ssdm name="video_addr_53"/></StgValue>
</operation>

<operation id="966" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.26:7  %block_7_26 = load i32* %video_addr_53, align 4

]]></Node>
<StgValue><ssdm name="block_7_26"/></StgValue>
</operation>

<operation id="967" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2917">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_51 = add i14 %phi_mul, 52

]]></Node>
<StgValue><ssdm name="tmp_4_51"/></StgValue>
</operation>

<operation id="968" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2917">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_51 = zext i14 %tmp_4_51 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_51"/></StgValue>
</operation>

<operation id="969" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2917">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %55, label %.preheader.preheader.52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="970" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_104 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_51

]]></Node>
<StgValue><ssdm name="sob_x1_addr_104"/></StgValue>
</operation>

<operation id="971" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_104, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="972" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_104 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_51

]]></Node>
<StgValue><ssdm name="sob_y1_addr_104"/></StgValue>
</operation>

<operation id="973" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_104, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="974" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_52 = add i14 %phi_mul, 53

]]></Node>
<StgValue><ssdm name="tmp_4_52"/></StgValue>
</operation>

<operation id="975" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_52 = zext i14 %tmp_4_52 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_52"/></StgValue>
</operation>

<operation id="976" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_106 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_52

]]></Node>
<StgValue><ssdm name="sob_x1_addr_106"/></StgValue>
</operation>

<operation id="977" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_106, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="978" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_106 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_52

]]></Node>
<StgValue><ssdm name="sob_y1_addr_106"/></StgValue>
</operation>

<operation id="979" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_106, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="980" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2918">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="981" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.26:3  %block_1_26 = load i32* %video_addr_52, align 4

]]></Node>
<StgValue><ssdm name="block_1_26"/></StgValue>
</operation>

<operation id="982" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.26:7  %block_7_26 = load i32* %video_addr_53, align 4

]]></Node>
<StgValue><ssdm name="block_7_26"/></StgValue>
</operation>

<operation id="983" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.26:8  %tmp_54 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_26, i32 %block_7_26) nounwind

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="984" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.26:9  %sob_x1_addr_53 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_25

]]></Node>
<StgValue><ssdm name="sob_x1_addr_53"/></StgValue>
</operation>

<operation id="985" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.26:10  store i32 %tmp_54, i32* %sob_x1_addr_53, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="986" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.26:11  %tmp_55 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_26, i32 %block_7_26) nounwind

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="987" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.26:12  %sob_y1_addr_53 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_25

]]></Node>
<StgValue><ssdm name="sob_y1_addr_53"/></StgValue>
</operation>

<operation id="988" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.26:13  store i32 %tmp_55, i32* %sob_y1_addr_53, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="989" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.26:14  %tmp_10_27_0_1 = add i14 %phi_mul, 28

]]></Node>
<StgValue><ssdm name="tmp_10_27_0_1"/></StgValue>
</operation>

<operation id="990" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.26:15  %tmp_11_27_0_1 = zext i14 %tmp_10_27_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_27_0_1"/></StgValue>
</operation>

<operation id="991" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.26:16  %video_addr_54 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_27_0_1

]]></Node>
<StgValue><ssdm name="video_addr_54"/></StgValue>
</operation>

<operation id="992" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.26:17  %block_1_27 = load i32* %video_addr_54, align 4

]]></Node>
<StgValue><ssdm name="block_1_27"/></StgValue>
</operation>

<operation id="993" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.26:18  %tmp_10_27_2_1 = add i14 %phi_mul, 228

]]></Node>
<StgValue><ssdm name="tmp_10_27_2_1"/></StgValue>
</operation>

<operation id="994" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.26:19  %tmp_11_27_2_1 = zext i14 %tmp_10_27_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_27_2_1"/></StgValue>
</operation>

<operation id="995" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.26:20  %video_addr_55 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_27_2_1

]]></Node>
<StgValue><ssdm name="video_addr_55"/></StgValue>
</operation>

<operation id="996" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.26:21  %block_7_27 = load i32* %video_addr_55, align 4

]]></Node>
<StgValue><ssdm name="block_7_27"/></StgValue>
</operation>

<operation id="997" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2919">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_53 = add i14 %phi_mul, 54

]]></Node>
<StgValue><ssdm name="tmp_4_53"/></StgValue>
</operation>

<operation id="998" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2919">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_53 = zext i14 %tmp_4_53 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_53"/></StgValue>
</operation>

<operation id="999" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2919">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %57, label %.preheader.preheader.54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1000" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_108 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_53

]]></Node>
<StgValue><ssdm name="sob_x1_addr_108"/></StgValue>
</operation>

<operation id="1001" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_108, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1002" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_108 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_53

]]></Node>
<StgValue><ssdm name="sob_y1_addr_108"/></StgValue>
</operation>

<operation id="1003" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_108, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1004" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_54 = add i14 %phi_mul, 55

]]></Node>
<StgValue><ssdm name="tmp_4_54"/></StgValue>
</operation>

<operation id="1005" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_54 = zext i14 %tmp_4_54 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_54"/></StgValue>
</operation>

<operation id="1006" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_110 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_54

]]></Node>
<StgValue><ssdm name="sob_x1_addr_110"/></StgValue>
</operation>

<operation id="1007" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_110, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1008" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_110 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_54

]]></Node>
<StgValue><ssdm name="sob_y1_addr_110"/></StgValue>
</operation>

<operation id="1009" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_110, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1010" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2920">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1011" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.26:17  %block_1_27 = load i32* %video_addr_54, align 4

]]></Node>
<StgValue><ssdm name="block_1_27"/></StgValue>
</operation>

<operation id="1012" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.26:21  %block_7_27 = load i32* %video_addr_55, align 4

]]></Node>
<StgValue><ssdm name="block_7_27"/></StgValue>
</operation>

<operation id="1013" st_id="30" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.26:22  %tmp_56 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_27, i32 %block_7_27) nounwind

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1014" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.26:23  %sob_x1_addr_55 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_26_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_55"/></StgValue>
</operation>

<operation id="1015" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.26:24  store i32 %tmp_56, i32* %sob_x1_addr_55, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1016" st_id="30" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.26:25  %tmp_57 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_27, i32 %block_7_27) nounwind

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1017" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.26:26  %sob_y1_addr_55 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_26_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_55"/></StgValue>
</operation>

<operation id="1018" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.26:27  store i32 %tmp_57, i32* %sob_y1_addr_55, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1019" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.26:28  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.28:0  %tmp_10_28_0_1 = add i14 %phi_mul, 29

]]></Node>
<StgValue><ssdm name="tmp_10_28_0_1"/></StgValue>
</operation>

<operation id="1021" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.28:1  %tmp_11_28_0_1 = zext i14 %tmp_10_28_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_28_0_1"/></StgValue>
</operation>

<operation id="1022" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.28:2  %video_addr_56 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_28_0_1

]]></Node>
<StgValue><ssdm name="video_addr_56"/></StgValue>
</operation>

<operation id="1023" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.28:3  %block_1_28 = load i32* %video_addr_56, align 4

]]></Node>
<StgValue><ssdm name="block_1_28"/></StgValue>
</operation>

<operation id="1024" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.28:4  %tmp_10_28_2_1 = add i14 %phi_mul, 229

]]></Node>
<StgValue><ssdm name="tmp_10_28_2_1"/></StgValue>
</operation>

<operation id="1025" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.28:5  %tmp_11_28_2_1 = zext i14 %tmp_10_28_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_28_2_1"/></StgValue>
</operation>

<operation id="1026" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.28:6  %video_addr_57 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_28_2_1

]]></Node>
<StgValue><ssdm name="video_addr_57"/></StgValue>
</operation>

<operation id="1027" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.28:7  %block_7_28 = load i32* %video_addr_57, align 4

]]></Node>
<StgValue><ssdm name="block_7_28"/></StgValue>
</operation>

<operation id="1028" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2922">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_55 = add i14 %phi_mul, 56

]]></Node>
<StgValue><ssdm name="tmp_4_55"/></StgValue>
</operation>

<operation id="1029" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2922">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_55 = zext i14 %tmp_4_55 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_55"/></StgValue>
</operation>

<operation id="1030" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2922">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %59, label %.preheader.preheader.56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1031" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_112 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_55

]]></Node>
<StgValue><ssdm name="sob_x1_addr_112"/></StgValue>
</operation>

<operation id="1032" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_112, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1033" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_112 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_55

]]></Node>
<StgValue><ssdm name="sob_y1_addr_112"/></StgValue>
</operation>

<operation id="1034" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_112, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1035" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_56 = add i14 %phi_mul, 57

]]></Node>
<StgValue><ssdm name="tmp_4_56"/></StgValue>
</operation>

<operation id="1036" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_56 = zext i14 %tmp_4_56 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_56"/></StgValue>
</operation>

<operation id="1037" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_114 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_56

]]></Node>
<StgValue><ssdm name="sob_x1_addr_114"/></StgValue>
</operation>

<operation id="1038" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_114, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1039" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_114 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_56

]]></Node>
<StgValue><ssdm name="sob_y1_addr_114"/></StgValue>
</operation>

<operation id="1040" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_114, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1041" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1042" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.28:3  %block_1_28 = load i32* %video_addr_56, align 4

]]></Node>
<StgValue><ssdm name="block_1_28"/></StgValue>
</operation>

<operation id="1043" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.28:7  %block_7_28 = load i32* %video_addr_57, align 4

]]></Node>
<StgValue><ssdm name="block_7_28"/></StgValue>
</operation>

<operation id="1044" st_id="31" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.28:8  %tmp_58 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_28, i32 %block_7_28) nounwind

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1045" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.28:9  %sob_x1_addr_57 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_27

]]></Node>
<StgValue><ssdm name="sob_x1_addr_57"/></StgValue>
</operation>

<operation id="1046" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.28:10  store i32 %tmp_58, i32* %sob_x1_addr_57, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1047" st_id="31" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.28:11  %tmp_59 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_28, i32 %block_7_28) nounwind

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1048" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.28:12  %sob_y1_addr_57 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_27

]]></Node>
<StgValue><ssdm name="sob_y1_addr_57"/></StgValue>
</operation>

<operation id="1049" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.28:13  store i32 %tmp_59, i32* %sob_y1_addr_57, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1050" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.28:14  %tmp_10_29_0_1 = add i14 %phi_mul, 30

]]></Node>
<StgValue><ssdm name="tmp_10_29_0_1"/></StgValue>
</operation>

<operation id="1051" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.28:15  %tmp_11_29_0_1 = zext i14 %tmp_10_29_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_29_0_1"/></StgValue>
</operation>

<operation id="1052" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.28:16  %video_addr_58 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_29_0_1

]]></Node>
<StgValue><ssdm name="video_addr_58"/></StgValue>
</operation>

<operation id="1053" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.28:17  %block_1_29 = load i32* %video_addr_58, align 4

]]></Node>
<StgValue><ssdm name="block_1_29"/></StgValue>
</operation>

<operation id="1054" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.28:18  %tmp_10_29_2_1 = add i14 %phi_mul, 230

]]></Node>
<StgValue><ssdm name="tmp_10_29_2_1"/></StgValue>
</operation>

<operation id="1055" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.28:19  %tmp_11_29_2_1 = zext i14 %tmp_10_29_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_29_2_1"/></StgValue>
</operation>

<operation id="1056" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.28:20  %video_addr_59 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_29_2_1

]]></Node>
<StgValue><ssdm name="video_addr_59"/></StgValue>
</operation>

<operation id="1057" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.28:21  %block_7_29 = load i32* %video_addr_59, align 4

]]></Node>
<StgValue><ssdm name="block_7_29"/></StgValue>
</operation>

<operation id="1058" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2924">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_57 = add i14 %phi_mul, 58

]]></Node>
<StgValue><ssdm name="tmp_4_57"/></StgValue>
</operation>

<operation id="1059" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2924">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_57 = zext i14 %tmp_4_57 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_57"/></StgValue>
</operation>

<operation id="1060" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2924">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %61, label %.preheader.preheader.58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1061" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2925">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_116 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_57

]]></Node>
<StgValue><ssdm name="sob_x1_addr_116"/></StgValue>
</operation>

<operation id="1062" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2925">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_116, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1063" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2925">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_116 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_57

]]></Node>
<StgValue><ssdm name="sob_y1_addr_116"/></StgValue>
</operation>

<operation id="1064" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2925">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_116, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1065" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2925">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_58 = add i14 %phi_mul, 59

]]></Node>
<StgValue><ssdm name="tmp_4_58"/></StgValue>
</operation>

<operation id="1066" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2925">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_58 = zext i14 %tmp_4_58 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_58"/></StgValue>
</operation>

<operation id="1067" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2925">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_118 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_58

]]></Node>
<StgValue><ssdm name="sob_x1_addr_118"/></StgValue>
</operation>

<operation id="1068" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2925">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_118, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1069" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2925">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_118 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_58

]]></Node>
<StgValue><ssdm name="sob_y1_addr_118"/></StgValue>
</operation>

<operation id="1070" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2925">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_118, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1071" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2925">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1072" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.28:17  %block_1_29 = load i32* %video_addr_58, align 4

]]></Node>
<StgValue><ssdm name="block_1_29"/></StgValue>
</operation>

<operation id="1073" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.28:21  %block_7_29 = load i32* %video_addr_59, align 4

]]></Node>
<StgValue><ssdm name="block_7_29"/></StgValue>
</operation>

<operation id="1074" st_id="32" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.28:22  %tmp_60 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_29, i32 %block_7_29) nounwind

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1075" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.28:23  %sob_x1_addr_59 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_28_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_59"/></StgValue>
</operation>

<operation id="1076" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.28:24  store i32 %tmp_60, i32* %sob_x1_addr_59, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1077" st_id="32" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.28:25  %tmp_61 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_29, i32 %block_7_29) nounwind

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1078" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.28:26  %sob_y1_addr_59 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_28_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_59"/></StgValue>
</operation>

<operation id="1079" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.28:27  store i32 %tmp_61, i32* %sob_y1_addr_59, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1080" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.28:28  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1081" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.30:0  %tmp_10_30_0_1 = add i14 %phi_mul, 31

]]></Node>
<StgValue><ssdm name="tmp_10_30_0_1"/></StgValue>
</operation>

<operation id="1082" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.30:1  %tmp_11_30_0_1 = zext i14 %tmp_10_30_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_30_0_1"/></StgValue>
</operation>

<operation id="1083" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.30:2  %video_addr_60 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_30_0_1

]]></Node>
<StgValue><ssdm name="video_addr_60"/></StgValue>
</operation>

<operation id="1084" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.30:3  %block_1_30 = load i32* %video_addr_60, align 4

]]></Node>
<StgValue><ssdm name="block_1_30"/></StgValue>
</operation>

<operation id="1085" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.30:4  %tmp_10_30_2_1 = add i14 %phi_mul, 231

]]></Node>
<StgValue><ssdm name="tmp_10_30_2_1"/></StgValue>
</operation>

<operation id="1086" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.30:5  %tmp_11_30_2_1 = zext i14 %tmp_10_30_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_30_2_1"/></StgValue>
</operation>

<operation id="1087" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.30:6  %video_addr_61 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_30_2_1

]]></Node>
<StgValue><ssdm name="video_addr_61"/></StgValue>
</operation>

<operation id="1088" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.30:7  %block_7_30 = load i32* %video_addr_61, align 4

]]></Node>
<StgValue><ssdm name="block_7_30"/></StgValue>
</operation>

<operation id="1089" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2927">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_59 = add i14 %phi_mul, 60

]]></Node>
<StgValue><ssdm name="tmp_4_59"/></StgValue>
</operation>

<operation id="1090" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2927">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_59 = zext i14 %tmp_4_59 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_59"/></StgValue>
</operation>

<operation id="1091" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2927">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %63, label %.preheader.preheader.60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1092" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2928">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_120 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_59

]]></Node>
<StgValue><ssdm name="sob_x1_addr_120"/></StgValue>
</operation>

<operation id="1093" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2928">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_120, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1094" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2928">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_120 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_59

]]></Node>
<StgValue><ssdm name="sob_y1_addr_120"/></StgValue>
</operation>

<operation id="1095" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2928">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_120, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1096" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2928">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_60 = add i14 %phi_mul, 61

]]></Node>
<StgValue><ssdm name="tmp_4_60"/></StgValue>
</operation>

<operation id="1097" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2928">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_60 = zext i14 %tmp_4_60 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_60"/></StgValue>
</operation>

<operation id="1098" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2928">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_122 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_60

]]></Node>
<StgValue><ssdm name="sob_x1_addr_122"/></StgValue>
</operation>

<operation id="1099" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2928">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_122, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1100" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2928">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_122 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_60

]]></Node>
<StgValue><ssdm name="sob_y1_addr_122"/></StgValue>
</operation>

<operation id="1101" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2928">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_122, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1102" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2928">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1103" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.30:3  %block_1_30 = load i32* %video_addr_60, align 4

]]></Node>
<StgValue><ssdm name="block_1_30"/></StgValue>
</operation>

<operation id="1104" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.30:7  %block_7_30 = load i32* %video_addr_61, align 4

]]></Node>
<StgValue><ssdm name="block_7_30"/></StgValue>
</operation>

<operation id="1105" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.30:8  %tmp_62 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_30, i32 %block_7_30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1106" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.30:9  %sob_x1_addr_61 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_29

]]></Node>
<StgValue><ssdm name="sob_x1_addr_61"/></StgValue>
</operation>

<operation id="1107" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.30:10  store i32 %tmp_62, i32* %sob_x1_addr_61, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1108" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.30:11  %tmp_63 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_30, i32 %block_7_30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1109" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.30:12  %sob_y1_addr_61 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_29

]]></Node>
<StgValue><ssdm name="sob_y1_addr_61"/></StgValue>
</operation>

<operation id="1110" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.30:13  store i32 %tmp_63, i32* %sob_y1_addr_61, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1111" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.30:14  %tmp_10_31_0_1 = add i14 %phi_mul, 32

]]></Node>
<StgValue><ssdm name="tmp_10_31_0_1"/></StgValue>
</operation>

<operation id="1112" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.30:15  %tmp_11_31_0_1 = zext i14 %tmp_10_31_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_31_0_1"/></StgValue>
</operation>

<operation id="1113" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.30:16  %video_addr_62 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_31_0_1

]]></Node>
<StgValue><ssdm name="video_addr_62"/></StgValue>
</operation>

<operation id="1114" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.30:17  %block_1_31 = load i32* %video_addr_62, align 4

]]></Node>
<StgValue><ssdm name="block_1_31"/></StgValue>
</operation>

<operation id="1115" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.30:18  %tmp_10_31_2_1 = add i14 %phi_mul, 232

]]></Node>
<StgValue><ssdm name="tmp_10_31_2_1"/></StgValue>
</operation>

<operation id="1116" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.30:19  %tmp_11_31_2_1 = zext i14 %tmp_10_31_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_31_2_1"/></StgValue>
</operation>

<operation id="1117" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.30:20  %video_addr_63 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_31_2_1

]]></Node>
<StgValue><ssdm name="video_addr_63"/></StgValue>
</operation>

<operation id="1118" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.30:21  %block_7_31 = load i32* %video_addr_63, align 4

]]></Node>
<StgValue><ssdm name="block_7_31"/></StgValue>
</operation>

<operation id="1119" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2929">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_61 = add i14 %phi_mul, 62

]]></Node>
<StgValue><ssdm name="tmp_4_61"/></StgValue>
</operation>

<operation id="1120" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2929">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_61 = zext i14 %tmp_4_61 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_61"/></StgValue>
</operation>

<operation id="1121" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2929">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %65, label %.preheader.preheader.62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1122" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2930">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_124 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_61

]]></Node>
<StgValue><ssdm name="sob_x1_addr_124"/></StgValue>
</operation>

<operation id="1123" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2930">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_124, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1124" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2930">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_124 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_61

]]></Node>
<StgValue><ssdm name="sob_y1_addr_124"/></StgValue>
</operation>

<operation id="1125" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2930">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_124, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1126" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2930">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_62 = add i14 %phi_mul, 63

]]></Node>
<StgValue><ssdm name="tmp_4_62"/></StgValue>
</operation>

<operation id="1127" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2930">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_62 = zext i14 %tmp_4_62 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_62"/></StgValue>
</operation>

<operation id="1128" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2930">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_126 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_62

]]></Node>
<StgValue><ssdm name="sob_x1_addr_126"/></StgValue>
</operation>

<operation id="1129" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2930">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_126, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1130" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2930">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_126 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_62

]]></Node>
<StgValue><ssdm name="sob_y1_addr_126"/></StgValue>
</operation>

<operation id="1131" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2930">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_126, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1132" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2930">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1133" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.30:17  %block_1_31 = load i32* %video_addr_62, align 4

]]></Node>
<StgValue><ssdm name="block_1_31"/></StgValue>
</operation>

<operation id="1134" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.30:21  %block_7_31 = load i32* %video_addr_63, align 4

]]></Node>
<StgValue><ssdm name="block_7_31"/></StgValue>
</operation>

<operation id="1135" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.30:22  %tmp_64 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_31, i32 %block_7_31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1136" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.30:23  %sob_x1_addr_63 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_30_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_63"/></StgValue>
</operation>

<operation id="1137" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.30:24  store i32 %tmp_64, i32* %sob_x1_addr_63, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1138" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.30:25  %tmp_65 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_31, i32 %block_7_31) nounwind

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1139" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.30:26  %sob_y1_addr_63 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_30_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_63"/></StgValue>
</operation>

<operation id="1140" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.30:27  store i32 %tmp_65, i32* %sob_y1_addr_63, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1141" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.30:28  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1142" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.32:0  %tmp_10_32_0_1 = add i14 %phi_mul, 33

]]></Node>
<StgValue><ssdm name="tmp_10_32_0_1"/></StgValue>
</operation>

<operation id="1143" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.32:1  %tmp_11_32_0_1 = zext i14 %tmp_10_32_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_32_0_1"/></StgValue>
</operation>

<operation id="1144" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.32:2  %video_addr_64 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_32_0_1

]]></Node>
<StgValue><ssdm name="video_addr_64"/></StgValue>
</operation>

<operation id="1145" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.32:3  %block_1_32 = load i32* %video_addr_64, align 4

]]></Node>
<StgValue><ssdm name="block_1_32"/></StgValue>
</operation>

<operation id="1146" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.32:4  %tmp_10_32_2_1 = add i14 %phi_mul, 233

]]></Node>
<StgValue><ssdm name="tmp_10_32_2_1"/></StgValue>
</operation>

<operation id="1147" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.32:5  %tmp_11_32_2_1 = zext i14 %tmp_10_32_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_32_2_1"/></StgValue>
</operation>

<operation id="1148" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.32:6  %video_addr_65 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_32_2_1

]]></Node>
<StgValue><ssdm name="video_addr_65"/></StgValue>
</operation>

<operation id="1149" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.32:7  %block_7_32 = load i32* %video_addr_65, align 4

]]></Node>
<StgValue><ssdm name="block_7_32"/></StgValue>
</operation>

<operation id="1150" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2932">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_63 = add i14 %phi_mul, 64

]]></Node>
<StgValue><ssdm name="tmp_4_63"/></StgValue>
</operation>

<operation id="1151" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2932">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_63 = zext i14 %tmp_4_63 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_63"/></StgValue>
</operation>

<operation id="1152" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2932">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %67, label %.preheader.preheader.64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1153" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2933">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_128 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_63

]]></Node>
<StgValue><ssdm name="sob_x1_addr_128"/></StgValue>
</operation>

<operation id="1154" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2933">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_128, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1155" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2933">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_128 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_63

]]></Node>
<StgValue><ssdm name="sob_y1_addr_128"/></StgValue>
</operation>

<operation id="1156" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2933">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_128, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1157" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2933">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_64 = add i14 %phi_mul, 65

]]></Node>
<StgValue><ssdm name="tmp_4_64"/></StgValue>
</operation>

<operation id="1158" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2933">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_64 = zext i14 %tmp_4_64 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_64"/></StgValue>
</operation>

<operation id="1159" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2933">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_130 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_64

]]></Node>
<StgValue><ssdm name="sob_x1_addr_130"/></StgValue>
</operation>

<operation id="1160" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2933">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_130, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1161" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2933">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_130 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_64

]]></Node>
<StgValue><ssdm name="sob_y1_addr_130"/></StgValue>
</operation>

<operation id="1162" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2933">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_130, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1163" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2933">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1164" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.32:3  %block_1_32 = load i32* %video_addr_64, align 4

]]></Node>
<StgValue><ssdm name="block_1_32"/></StgValue>
</operation>

<operation id="1165" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.32:7  %block_7_32 = load i32* %video_addr_65, align 4

]]></Node>
<StgValue><ssdm name="block_7_32"/></StgValue>
</operation>

<operation id="1166" st_id="35" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.32:8  %tmp_66 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_32, i32 %block_7_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1167" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.32:9  %sob_x1_addr_65 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_31

]]></Node>
<StgValue><ssdm name="sob_x1_addr_65"/></StgValue>
</operation>

<operation id="1168" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.32:10  store i32 %tmp_66, i32* %sob_x1_addr_65, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1169" st_id="35" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.32:11  %tmp_67 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_32, i32 %block_7_32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1170" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.32:12  %sob_y1_addr_65 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_31

]]></Node>
<StgValue><ssdm name="sob_y1_addr_65"/></StgValue>
</operation>

<operation id="1171" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.32:13  store i32 %tmp_67, i32* %sob_y1_addr_65, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1172" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.32:14  %tmp_10_33_0_1 = add i14 %phi_mul, 34

]]></Node>
<StgValue><ssdm name="tmp_10_33_0_1"/></StgValue>
</operation>

<operation id="1173" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.32:15  %tmp_11_33_0_1 = zext i14 %tmp_10_33_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_33_0_1"/></StgValue>
</operation>

<operation id="1174" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.32:16  %video_addr_66 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_33_0_1

]]></Node>
<StgValue><ssdm name="video_addr_66"/></StgValue>
</operation>

<operation id="1175" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.32:17  %block_1_33 = load i32* %video_addr_66, align 4

]]></Node>
<StgValue><ssdm name="block_1_33"/></StgValue>
</operation>

<operation id="1176" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.32:18  %tmp_10_33_2_1 = add i14 %phi_mul, 234

]]></Node>
<StgValue><ssdm name="tmp_10_33_2_1"/></StgValue>
</operation>

<operation id="1177" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.32:19  %tmp_11_33_2_1 = zext i14 %tmp_10_33_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_33_2_1"/></StgValue>
</operation>

<operation id="1178" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.32:20  %video_addr_67 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_33_2_1

]]></Node>
<StgValue><ssdm name="video_addr_67"/></StgValue>
</operation>

<operation id="1179" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.32:21  %block_7_33 = load i32* %video_addr_67, align 4

]]></Node>
<StgValue><ssdm name="block_7_33"/></StgValue>
</operation>

<operation id="1180" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2934">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_65 = add i14 %phi_mul, 66

]]></Node>
<StgValue><ssdm name="tmp_4_65"/></StgValue>
</operation>

<operation id="1181" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2934">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_65 = zext i14 %tmp_4_65 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_65"/></StgValue>
</operation>

<operation id="1182" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2934">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %69, label %.preheader.preheader.66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1183" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2935">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_132 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_65

]]></Node>
<StgValue><ssdm name="sob_x1_addr_132"/></StgValue>
</operation>

<operation id="1184" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2935">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_132, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1185" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2935">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_132 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_65

]]></Node>
<StgValue><ssdm name="sob_y1_addr_132"/></StgValue>
</operation>

<operation id="1186" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2935">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_132, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1187" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2935">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_66 = add i14 %phi_mul, 67

]]></Node>
<StgValue><ssdm name="tmp_4_66"/></StgValue>
</operation>

<operation id="1188" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2935">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_66 = zext i14 %tmp_4_66 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_66"/></StgValue>
</operation>

<operation id="1189" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2935">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_134 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_66

]]></Node>
<StgValue><ssdm name="sob_x1_addr_134"/></StgValue>
</operation>

<operation id="1190" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2935">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_134, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1191" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2935">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_134 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_66

]]></Node>
<StgValue><ssdm name="sob_y1_addr_134"/></StgValue>
</operation>

<operation id="1192" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2935">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_134, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1193" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2935">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1194" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.32:17  %block_1_33 = load i32* %video_addr_66, align 4

]]></Node>
<StgValue><ssdm name="block_1_33"/></StgValue>
</operation>

<operation id="1195" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.32:21  %block_7_33 = load i32* %video_addr_67, align 4

]]></Node>
<StgValue><ssdm name="block_7_33"/></StgValue>
</operation>

<operation id="1196" st_id="36" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.32:22  %tmp_68 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_33, i32 %block_7_33) nounwind

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1197" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.32:23  %sob_x1_addr_67 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_32_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_67"/></StgValue>
</operation>

<operation id="1198" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.32:24  store i32 %tmp_68, i32* %sob_x1_addr_67, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1199" st_id="36" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.32:25  %tmp_69 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_33, i32 %block_7_33) nounwind

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1200" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.32:26  %sob_y1_addr_67 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_32_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_67"/></StgValue>
</operation>

<operation id="1201" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.32:27  store i32 %tmp_69, i32* %sob_y1_addr_67, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1202" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.32:28  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1203" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.34:0  %tmp_10_34_0_1 = add i14 %phi_mul, 35

]]></Node>
<StgValue><ssdm name="tmp_10_34_0_1"/></StgValue>
</operation>

<operation id="1204" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.34:1  %tmp_11_34_0_1 = zext i14 %tmp_10_34_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_34_0_1"/></StgValue>
</operation>

<operation id="1205" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.34:2  %video_addr_68 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_34_0_1

]]></Node>
<StgValue><ssdm name="video_addr_68"/></StgValue>
</operation>

<operation id="1206" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.34:3  %block_1_34 = load i32* %video_addr_68, align 4

]]></Node>
<StgValue><ssdm name="block_1_34"/></StgValue>
</operation>

<operation id="1207" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.34:4  %tmp_10_34_2_1 = add i14 %phi_mul, 235

]]></Node>
<StgValue><ssdm name="tmp_10_34_2_1"/></StgValue>
</operation>

<operation id="1208" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.34:5  %tmp_11_34_2_1 = zext i14 %tmp_10_34_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_34_2_1"/></StgValue>
</operation>

<operation id="1209" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.34:6  %video_addr_69 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_34_2_1

]]></Node>
<StgValue><ssdm name="video_addr_69"/></StgValue>
</operation>

<operation id="1210" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.34:7  %block_7_34 = load i32* %video_addr_69, align 4

]]></Node>
<StgValue><ssdm name="block_7_34"/></StgValue>
</operation>

<operation id="1211" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2937">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_67 = add i14 %phi_mul, 68

]]></Node>
<StgValue><ssdm name="tmp_4_67"/></StgValue>
</operation>

<operation id="1212" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2937">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_67 = zext i14 %tmp_4_67 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_67"/></StgValue>
</operation>

<operation id="1213" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2937">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %71, label %.preheader.preheader.68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1214" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2938">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_136 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_67

]]></Node>
<StgValue><ssdm name="sob_x1_addr_136"/></StgValue>
</operation>

<operation id="1215" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2938">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_136, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1216" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2938">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_136 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_67

]]></Node>
<StgValue><ssdm name="sob_y1_addr_136"/></StgValue>
</operation>

<operation id="1217" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2938">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_136, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1218" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2938">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_68 = add i14 %phi_mul, 69

]]></Node>
<StgValue><ssdm name="tmp_4_68"/></StgValue>
</operation>

<operation id="1219" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2938">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_68 = zext i14 %tmp_4_68 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_68"/></StgValue>
</operation>

<operation id="1220" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2938">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_138 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_68

]]></Node>
<StgValue><ssdm name="sob_x1_addr_138"/></StgValue>
</operation>

<operation id="1221" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2938">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_138, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1222" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2938">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_138 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_68

]]></Node>
<StgValue><ssdm name="sob_y1_addr_138"/></StgValue>
</operation>

<operation id="1223" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2938">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_138, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1224" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2938">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1225" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.34:3  %block_1_34 = load i32* %video_addr_68, align 4

]]></Node>
<StgValue><ssdm name="block_1_34"/></StgValue>
</operation>

<operation id="1226" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.34:7  %block_7_34 = load i32* %video_addr_69, align 4

]]></Node>
<StgValue><ssdm name="block_7_34"/></StgValue>
</operation>

<operation id="1227" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.34:8  %tmp_70 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_34, i32 %block_7_34) nounwind

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1228" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.34:9  %sob_x1_addr_69 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_33

]]></Node>
<StgValue><ssdm name="sob_x1_addr_69"/></StgValue>
</operation>

<operation id="1229" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.34:10  store i32 %tmp_70, i32* %sob_x1_addr_69, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1230" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.34:11  %tmp_71 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_34, i32 %block_7_34) nounwind

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1231" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.34:12  %sob_y1_addr_69 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_33

]]></Node>
<StgValue><ssdm name="sob_y1_addr_69"/></StgValue>
</operation>

<operation id="1232" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.34:13  store i32 %tmp_71, i32* %sob_y1_addr_69, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1233" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.34:14  %tmp_10_35_0_1 = add i14 %phi_mul, 36

]]></Node>
<StgValue><ssdm name="tmp_10_35_0_1"/></StgValue>
</operation>

<operation id="1234" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.34:15  %tmp_11_35_0_1 = zext i14 %tmp_10_35_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_35_0_1"/></StgValue>
</operation>

<operation id="1235" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.34:16  %video_addr_70 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_35_0_1

]]></Node>
<StgValue><ssdm name="video_addr_70"/></StgValue>
</operation>

<operation id="1236" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.34:17  %block_1_35 = load i32* %video_addr_70, align 4

]]></Node>
<StgValue><ssdm name="block_1_35"/></StgValue>
</operation>

<operation id="1237" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.34:18  %tmp_10_35_2_1 = add i14 %phi_mul, 236

]]></Node>
<StgValue><ssdm name="tmp_10_35_2_1"/></StgValue>
</operation>

<operation id="1238" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.34:19  %tmp_11_35_2_1 = zext i14 %tmp_10_35_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_35_2_1"/></StgValue>
</operation>

<operation id="1239" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.34:20  %video_addr_71 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_35_2_1

]]></Node>
<StgValue><ssdm name="video_addr_71"/></StgValue>
</operation>

<operation id="1240" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.34:21  %block_7_35 = load i32* %video_addr_71, align 4

]]></Node>
<StgValue><ssdm name="block_7_35"/></StgValue>
</operation>

<operation id="1241" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2939">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_69 = add i14 %phi_mul, 70

]]></Node>
<StgValue><ssdm name="tmp_4_69"/></StgValue>
</operation>

<operation id="1242" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2939">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_69 = zext i14 %tmp_4_69 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_69"/></StgValue>
</operation>

<operation id="1243" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2939">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %73, label %.preheader.preheader.70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1244" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_140 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_69

]]></Node>
<StgValue><ssdm name="sob_x1_addr_140"/></StgValue>
</operation>

<operation id="1245" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_140, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1246" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_140 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_69

]]></Node>
<StgValue><ssdm name="sob_y1_addr_140"/></StgValue>
</operation>

<operation id="1247" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_140, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1248" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_70 = add i14 %phi_mul, 71

]]></Node>
<StgValue><ssdm name="tmp_4_70"/></StgValue>
</operation>

<operation id="1249" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_70 = zext i14 %tmp_4_70 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_70"/></StgValue>
</operation>

<operation id="1250" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_142 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_70

]]></Node>
<StgValue><ssdm name="sob_x1_addr_142"/></StgValue>
</operation>

<operation id="1251" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_142, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1252" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_142 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_70

]]></Node>
<StgValue><ssdm name="sob_y1_addr_142"/></StgValue>
</operation>

<operation id="1253" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_142, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1254" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1255" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.34:17  %block_1_35 = load i32* %video_addr_70, align 4

]]></Node>
<StgValue><ssdm name="block_1_35"/></StgValue>
</operation>

<operation id="1256" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.34:21  %block_7_35 = load i32* %video_addr_71, align 4

]]></Node>
<StgValue><ssdm name="block_7_35"/></StgValue>
</operation>

<operation id="1257" st_id="38" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.34:22  %tmp_72 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_35, i32 %block_7_35) nounwind

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1258" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.34:23  %sob_x1_addr_71 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_34_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_71"/></StgValue>
</operation>

<operation id="1259" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.34:24  store i32 %tmp_72, i32* %sob_x1_addr_71, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1260" st_id="38" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.34:25  %tmp_73 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_35, i32 %block_7_35) nounwind

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1261" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.34:26  %sob_y1_addr_71 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_34_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_71"/></StgValue>
</operation>

<operation id="1262" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.34:27  store i32 %tmp_73, i32* %sob_y1_addr_71, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1263" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.34:28  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1264" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.36:0  %tmp_10_36_0_1 = add i14 %phi_mul, 37

]]></Node>
<StgValue><ssdm name="tmp_10_36_0_1"/></StgValue>
</operation>

<operation id="1265" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.36:1  %tmp_11_36_0_1 = zext i14 %tmp_10_36_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_36_0_1"/></StgValue>
</operation>

<operation id="1266" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.36:2  %video_addr_72 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_36_0_1

]]></Node>
<StgValue><ssdm name="video_addr_72"/></StgValue>
</operation>

<operation id="1267" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.36:3  %block_1_36 = load i32* %video_addr_72, align 4

]]></Node>
<StgValue><ssdm name="block_1_36"/></StgValue>
</operation>

<operation id="1268" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.36:4  %tmp_10_36_2_1 = add i14 %phi_mul, 237

]]></Node>
<StgValue><ssdm name="tmp_10_36_2_1"/></StgValue>
</operation>

<operation id="1269" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.36:5  %tmp_11_36_2_1 = zext i14 %tmp_10_36_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_36_2_1"/></StgValue>
</operation>

<operation id="1270" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.36:6  %video_addr_73 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_36_2_1

]]></Node>
<StgValue><ssdm name="video_addr_73"/></StgValue>
</operation>

<operation id="1271" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.36:7  %block_7_36 = load i32* %video_addr_73, align 4

]]></Node>
<StgValue><ssdm name="block_7_36"/></StgValue>
</operation>

<operation id="1272" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2942">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_71 = add i14 %phi_mul, 72

]]></Node>
<StgValue><ssdm name="tmp_4_71"/></StgValue>
</operation>

<operation id="1273" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2942">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_71 = zext i14 %tmp_4_71 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_71"/></StgValue>
</operation>

<operation id="1274" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2942">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %75, label %.preheader.preheader.72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1275" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2943">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_144 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_71

]]></Node>
<StgValue><ssdm name="sob_x1_addr_144"/></StgValue>
</operation>

<operation id="1276" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2943">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_144, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1277" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2943">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_144 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_71

]]></Node>
<StgValue><ssdm name="sob_y1_addr_144"/></StgValue>
</operation>

<operation id="1278" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2943">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_144, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1279" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2943">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_72 = add i14 %phi_mul, 73

]]></Node>
<StgValue><ssdm name="tmp_4_72"/></StgValue>
</operation>

<operation id="1280" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2943">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_72 = zext i14 %tmp_4_72 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_72"/></StgValue>
</operation>

<operation id="1281" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2943">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_146 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_72

]]></Node>
<StgValue><ssdm name="sob_x1_addr_146"/></StgValue>
</operation>

<operation id="1282" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2943">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_146, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1283" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2943">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_146 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_72

]]></Node>
<StgValue><ssdm name="sob_y1_addr_146"/></StgValue>
</operation>

<operation id="1284" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2943">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_146, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1285" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2943">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1286" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.36:3  %block_1_36 = load i32* %video_addr_72, align 4

]]></Node>
<StgValue><ssdm name="block_1_36"/></StgValue>
</operation>

<operation id="1287" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.36:7  %block_7_36 = load i32* %video_addr_73, align 4

]]></Node>
<StgValue><ssdm name="block_7_36"/></StgValue>
</operation>

<operation id="1288" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.36:8  %tmp_74 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_36, i32 %block_7_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1289" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.36:9  %sob_x1_addr_73 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_35

]]></Node>
<StgValue><ssdm name="sob_x1_addr_73"/></StgValue>
</operation>

<operation id="1290" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.36:10  store i32 %tmp_74, i32* %sob_x1_addr_73, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1291" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.36:11  %tmp_75 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_36, i32 %block_7_36) nounwind

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1292" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.36:12  %sob_y1_addr_73 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_35

]]></Node>
<StgValue><ssdm name="sob_y1_addr_73"/></StgValue>
</operation>

<operation id="1293" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.36:13  store i32 %tmp_75, i32* %sob_y1_addr_73, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1294" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.36:14  %tmp_10_37_0_1 = add i14 %phi_mul, 38

]]></Node>
<StgValue><ssdm name="tmp_10_37_0_1"/></StgValue>
</operation>

<operation id="1295" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.36:15  %tmp_11_37_0_1 = zext i14 %tmp_10_37_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_37_0_1"/></StgValue>
</operation>

<operation id="1296" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.36:16  %video_addr_74 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_37_0_1

]]></Node>
<StgValue><ssdm name="video_addr_74"/></StgValue>
</operation>

<operation id="1297" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.36:17  %block_1_37 = load i32* %video_addr_74, align 4

]]></Node>
<StgValue><ssdm name="block_1_37"/></StgValue>
</operation>

<operation id="1298" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.36:18  %tmp_10_37_2_1 = add i14 %phi_mul, 238

]]></Node>
<StgValue><ssdm name="tmp_10_37_2_1"/></StgValue>
</operation>

<operation id="1299" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.36:19  %tmp_11_37_2_1 = zext i14 %tmp_10_37_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_37_2_1"/></StgValue>
</operation>

<operation id="1300" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.36:20  %video_addr_75 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_37_2_1

]]></Node>
<StgValue><ssdm name="video_addr_75"/></StgValue>
</operation>

<operation id="1301" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.36:21  %block_7_37 = load i32* %video_addr_75, align 4

]]></Node>
<StgValue><ssdm name="block_7_37"/></StgValue>
</operation>

<operation id="1302" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2944">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_73 = add i14 %phi_mul, 74

]]></Node>
<StgValue><ssdm name="tmp_4_73"/></StgValue>
</operation>

<operation id="1303" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2944">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_73 = zext i14 %tmp_4_73 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_73"/></StgValue>
</operation>

<operation id="1304" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2944">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %77, label %.preheader.preheader.74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1305" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2945">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_148 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_73

]]></Node>
<StgValue><ssdm name="sob_x1_addr_148"/></StgValue>
</operation>

<operation id="1306" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2945">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_148, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1307" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2945">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_148 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_73

]]></Node>
<StgValue><ssdm name="sob_y1_addr_148"/></StgValue>
</operation>

<operation id="1308" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2945">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_148, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1309" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2945">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_74 = add i14 %phi_mul, 75

]]></Node>
<StgValue><ssdm name="tmp_4_74"/></StgValue>
</operation>

<operation id="1310" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2945">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_74 = zext i14 %tmp_4_74 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_74"/></StgValue>
</operation>

<operation id="1311" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2945">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_150 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_74

]]></Node>
<StgValue><ssdm name="sob_x1_addr_150"/></StgValue>
</operation>

<operation id="1312" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2945">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_150, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1313" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2945">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_150 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_74

]]></Node>
<StgValue><ssdm name="sob_y1_addr_150"/></StgValue>
</operation>

<operation id="1314" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2945">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_150, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1315" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2945">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1316" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.36:17  %block_1_37 = load i32* %video_addr_74, align 4

]]></Node>
<StgValue><ssdm name="block_1_37"/></StgValue>
</operation>

<operation id="1317" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.36:21  %block_7_37 = load i32* %video_addr_75, align 4

]]></Node>
<StgValue><ssdm name="block_7_37"/></StgValue>
</operation>

<operation id="1318" st_id="40" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.36:22  %tmp_76 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_37, i32 %block_7_37) nounwind

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1319" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.36:23  %sob_x1_addr_75 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_36_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_75"/></StgValue>
</operation>

<operation id="1320" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.36:24  store i32 %tmp_76, i32* %sob_x1_addr_75, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1321" st_id="40" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.36:25  %tmp_77 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_37, i32 %block_7_37) nounwind

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1322" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.36:26  %sob_y1_addr_75 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_36_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_75"/></StgValue>
</operation>

<operation id="1323" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.36:27  store i32 %tmp_77, i32* %sob_y1_addr_75, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1324" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.36:28  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1325" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.38:0  %tmp_10_38_0_1 = add i14 %phi_mul, 39

]]></Node>
<StgValue><ssdm name="tmp_10_38_0_1"/></StgValue>
</operation>

<operation id="1326" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.38:1  %tmp_11_38_0_1 = zext i14 %tmp_10_38_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_38_0_1"/></StgValue>
</operation>

<operation id="1327" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.38:2  %video_addr_76 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_38_0_1

]]></Node>
<StgValue><ssdm name="video_addr_76"/></StgValue>
</operation>

<operation id="1328" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.38:3  %block_1_38 = load i32* %video_addr_76, align 4

]]></Node>
<StgValue><ssdm name="block_1_38"/></StgValue>
</operation>

<operation id="1329" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.38:4  %tmp_10_38_2_1 = add i14 %phi_mul, 239

]]></Node>
<StgValue><ssdm name="tmp_10_38_2_1"/></StgValue>
</operation>

<operation id="1330" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.38:5  %tmp_11_38_2_1 = zext i14 %tmp_10_38_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_38_2_1"/></StgValue>
</operation>

<operation id="1331" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.38:6  %video_addr_77 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_38_2_1

]]></Node>
<StgValue><ssdm name="video_addr_77"/></StgValue>
</operation>

<operation id="1332" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.38:7  %block_7_38 = load i32* %video_addr_77, align 4

]]></Node>
<StgValue><ssdm name="block_7_38"/></StgValue>
</operation>

<operation id="1333" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2947">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_75 = add i14 %phi_mul, 76

]]></Node>
<StgValue><ssdm name="tmp_4_75"/></StgValue>
</operation>

<operation id="1334" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2947">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_75 = zext i14 %tmp_4_75 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_75"/></StgValue>
</operation>

<operation id="1335" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2947">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %79, label %.preheader.preheader.76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1336" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2948">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_152 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_75

]]></Node>
<StgValue><ssdm name="sob_x1_addr_152"/></StgValue>
</operation>

<operation id="1337" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2948">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_152, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1338" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2948">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_152 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_75

]]></Node>
<StgValue><ssdm name="sob_y1_addr_152"/></StgValue>
</operation>

<operation id="1339" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2948">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_152, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1340" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2948">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_76 = add i14 %phi_mul, 77

]]></Node>
<StgValue><ssdm name="tmp_4_76"/></StgValue>
</operation>

<operation id="1341" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2948">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_76 = zext i14 %tmp_4_76 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_76"/></StgValue>
</operation>

<operation id="1342" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2948">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_154 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_76

]]></Node>
<StgValue><ssdm name="sob_x1_addr_154"/></StgValue>
</operation>

<operation id="1343" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2948">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_154, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1344" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2948">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_154 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_76

]]></Node>
<StgValue><ssdm name="sob_y1_addr_154"/></StgValue>
</operation>

<operation id="1345" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2948">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_154, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1346" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2948">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1347" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.38:3  %block_1_38 = load i32* %video_addr_76, align 4

]]></Node>
<StgValue><ssdm name="block_1_38"/></StgValue>
</operation>

<operation id="1348" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.38:7  %block_7_38 = load i32* %video_addr_77, align 4

]]></Node>
<StgValue><ssdm name="block_7_38"/></StgValue>
</operation>

<operation id="1349" st_id="41" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.38:8  %tmp_78 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_38, i32 %block_7_38) nounwind

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1350" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.38:9  %sob_x1_addr_77 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_37

]]></Node>
<StgValue><ssdm name="sob_x1_addr_77"/></StgValue>
</operation>

<operation id="1351" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.38:10  store i32 %tmp_78, i32* %sob_x1_addr_77, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1352" st_id="41" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.38:11  %tmp_79 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_38, i32 %block_7_38) nounwind

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1353" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.38:12  %sob_y1_addr_77 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_37

]]></Node>
<StgValue><ssdm name="sob_y1_addr_77"/></StgValue>
</operation>

<operation id="1354" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.38:13  store i32 %tmp_79, i32* %sob_y1_addr_77, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1355" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.38:14  %tmp_10_39_0_1 = add i14 %phi_mul, 40

]]></Node>
<StgValue><ssdm name="tmp_10_39_0_1"/></StgValue>
</operation>

<operation id="1356" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.38:15  %tmp_11_39_0_1 = zext i14 %tmp_10_39_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_39_0_1"/></StgValue>
</operation>

<operation id="1357" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.38:16  %video_addr_78 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_39_0_1

]]></Node>
<StgValue><ssdm name="video_addr_78"/></StgValue>
</operation>

<operation id="1358" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.38:17  %block_1_39 = load i32* %video_addr_78, align 4

]]></Node>
<StgValue><ssdm name="block_1_39"/></StgValue>
</operation>

<operation id="1359" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.38:18  %tmp_10_39_2_1 = add i14 %phi_mul, 240

]]></Node>
<StgValue><ssdm name="tmp_10_39_2_1"/></StgValue>
</operation>

<operation id="1360" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.38:19  %tmp_11_39_2_1 = zext i14 %tmp_10_39_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_39_2_1"/></StgValue>
</operation>

<operation id="1361" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.38:20  %video_addr_79 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_39_2_1

]]></Node>
<StgValue><ssdm name="video_addr_79"/></StgValue>
</operation>

<operation id="1362" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.38:21  %block_7_39 = load i32* %video_addr_79, align 4

]]></Node>
<StgValue><ssdm name="block_7_39"/></StgValue>
</operation>

<operation id="1363" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2949">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_77 = add i14 %phi_mul, 78

]]></Node>
<StgValue><ssdm name="tmp_4_77"/></StgValue>
</operation>

<operation id="1364" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2949">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_77 = zext i14 %tmp_4_77 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_77"/></StgValue>
</operation>

<operation id="1365" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2949">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %81, label %.preheader.preheader.78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1366" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_156 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_77

]]></Node>
<StgValue><ssdm name="sob_x1_addr_156"/></StgValue>
</operation>

<operation id="1367" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_156, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1368" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_156 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_77

]]></Node>
<StgValue><ssdm name="sob_y1_addr_156"/></StgValue>
</operation>

<operation id="1369" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_156, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1370" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_78 = add i14 %phi_mul, 79

]]></Node>
<StgValue><ssdm name="tmp_4_78"/></StgValue>
</operation>

<operation id="1371" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_78 = zext i14 %tmp_4_78 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_78"/></StgValue>
</operation>

<operation id="1372" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_158 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_78

]]></Node>
<StgValue><ssdm name="sob_x1_addr_158"/></StgValue>
</operation>

<operation id="1373" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_158, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1374" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_158 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_78

]]></Node>
<StgValue><ssdm name="sob_y1_addr_158"/></StgValue>
</operation>

<operation id="1375" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_158, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1376" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1377" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.38:17  %block_1_39 = load i32* %video_addr_78, align 4

]]></Node>
<StgValue><ssdm name="block_1_39"/></StgValue>
</operation>

<operation id="1378" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.38:21  %block_7_39 = load i32* %video_addr_79, align 4

]]></Node>
<StgValue><ssdm name="block_7_39"/></StgValue>
</operation>

<operation id="1379" st_id="42" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.38:22  %tmp_80 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_39, i32 %block_7_39) nounwind

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1380" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.38:23  %sob_x1_addr_79 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_38_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_79"/></StgValue>
</operation>

<operation id="1381" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.38:24  store i32 %tmp_80, i32* %sob_x1_addr_79, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1382" st_id="42" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.38:25  %tmp_81 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_39, i32 %block_7_39) nounwind

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1383" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.38:26  %sob_y1_addr_79 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_38_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_79"/></StgValue>
</operation>

<operation id="1384" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.38:27  store i32 %tmp_81, i32* %sob_y1_addr_79, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1385" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.38:28  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1386" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.40:0  %tmp_10_40_0_1 = add i14 %phi_mul, 41

]]></Node>
<StgValue><ssdm name="tmp_10_40_0_1"/></StgValue>
</operation>

<operation id="1387" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.40:1  %tmp_11_40_0_1 = zext i14 %tmp_10_40_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_40_0_1"/></StgValue>
</operation>

<operation id="1388" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.40:2  %video_addr_80 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_40_0_1

]]></Node>
<StgValue><ssdm name="video_addr_80"/></StgValue>
</operation>

<operation id="1389" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.40:3  %block_1_40 = load i32* %video_addr_80, align 4

]]></Node>
<StgValue><ssdm name="block_1_40"/></StgValue>
</operation>

<operation id="1390" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.40:4  %tmp_10_40_2_1 = add i14 %phi_mul, 241

]]></Node>
<StgValue><ssdm name="tmp_10_40_2_1"/></StgValue>
</operation>

<operation id="1391" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.40:5  %tmp_11_40_2_1 = zext i14 %tmp_10_40_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_40_2_1"/></StgValue>
</operation>

<operation id="1392" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.40:6  %video_addr_81 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_40_2_1

]]></Node>
<StgValue><ssdm name="video_addr_81"/></StgValue>
</operation>

<operation id="1393" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.40:7  %block_7_40 = load i32* %video_addr_81, align 4

]]></Node>
<StgValue><ssdm name="block_7_40"/></StgValue>
</operation>

<operation id="1394" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2952">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_79 = add i14 %phi_mul, 80

]]></Node>
<StgValue><ssdm name="tmp_4_79"/></StgValue>
</operation>

<operation id="1395" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2952">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_79 = zext i14 %tmp_4_79 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_79"/></StgValue>
</operation>

<operation id="1396" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2952">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %83, label %.preheader.preheader.80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1397" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2953">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_160 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_79

]]></Node>
<StgValue><ssdm name="sob_x1_addr_160"/></StgValue>
</operation>

<operation id="1398" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2953">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_160, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1399" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2953">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_160 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_79

]]></Node>
<StgValue><ssdm name="sob_y1_addr_160"/></StgValue>
</operation>

<operation id="1400" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2953">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_160, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1401" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2953">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_80 = add i14 %phi_mul, 81

]]></Node>
<StgValue><ssdm name="tmp_4_80"/></StgValue>
</operation>

<operation id="1402" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2953">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_80 = zext i14 %tmp_4_80 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_80"/></StgValue>
</operation>

<operation id="1403" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2953">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_162 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_80

]]></Node>
<StgValue><ssdm name="sob_x1_addr_162"/></StgValue>
</operation>

<operation id="1404" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2953">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_162, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1405" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2953">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_162 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_80

]]></Node>
<StgValue><ssdm name="sob_y1_addr_162"/></StgValue>
</operation>

<operation id="1406" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2953">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_162, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1407" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2953">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1408" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.40:3  %block_1_40 = load i32* %video_addr_80, align 4

]]></Node>
<StgValue><ssdm name="block_1_40"/></StgValue>
</operation>

<operation id="1409" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.40:7  %block_7_40 = load i32* %video_addr_81, align 4

]]></Node>
<StgValue><ssdm name="block_7_40"/></StgValue>
</operation>

<operation id="1410" st_id="43" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.40:8  %tmp_82 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_40, i32 %block_7_40) nounwind

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1411" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.40:9  %sob_x1_addr_81 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_39

]]></Node>
<StgValue><ssdm name="sob_x1_addr_81"/></StgValue>
</operation>

<operation id="1412" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.40:10  store i32 %tmp_82, i32* %sob_x1_addr_81, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1413" st_id="43" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.40:11  %tmp_83 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_40, i32 %block_7_40) nounwind

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1414" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.40:12  %sob_y1_addr_81 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_39

]]></Node>
<StgValue><ssdm name="sob_y1_addr_81"/></StgValue>
</operation>

<operation id="1415" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.40:13  store i32 %tmp_83, i32* %sob_y1_addr_81, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1416" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.40:14  %tmp_10_41_0_1 = add i14 %phi_mul, 42

]]></Node>
<StgValue><ssdm name="tmp_10_41_0_1"/></StgValue>
</operation>

<operation id="1417" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.40:15  %tmp_11_41_0_1 = zext i14 %tmp_10_41_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_41_0_1"/></StgValue>
</operation>

<operation id="1418" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.40:16  %video_addr_82 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_41_0_1

]]></Node>
<StgValue><ssdm name="video_addr_82"/></StgValue>
</operation>

<operation id="1419" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.40:17  %block_1_41 = load i32* %video_addr_82, align 4

]]></Node>
<StgValue><ssdm name="block_1_41"/></StgValue>
</operation>

<operation id="1420" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.40:18  %tmp_10_41_2_1 = add i14 %phi_mul, 242

]]></Node>
<StgValue><ssdm name="tmp_10_41_2_1"/></StgValue>
</operation>

<operation id="1421" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.40:19  %tmp_11_41_2_1 = zext i14 %tmp_10_41_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_41_2_1"/></StgValue>
</operation>

<operation id="1422" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.40:20  %video_addr_83 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_41_2_1

]]></Node>
<StgValue><ssdm name="video_addr_83"/></StgValue>
</operation>

<operation id="1423" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.40:21  %block_7_41 = load i32* %video_addr_83, align 4

]]></Node>
<StgValue><ssdm name="block_7_41"/></StgValue>
</operation>

<operation id="1424" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2954">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_81 = add i14 %phi_mul, 82

]]></Node>
<StgValue><ssdm name="tmp_4_81"/></StgValue>
</operation>

<operation id="1425" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2954">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_81 = zext i14 %tmp_4_81 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_81"/></StgValue>
</operation>

<operation id="1426" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2954">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %85, label %.preheader.preheader.82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1427" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2955">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_164 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_81

]]></Node>
<StgValue><ssdm name="sob_x1_addr_164"/></StgValue>
</operation>

<operation id="1428" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2955">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_164, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1429" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2955">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_164 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_81

]]></Node>
<StgValue><ssdm name="sob_y1_addr_164"/></StgValue>
</operation>

<operation id="1430" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2955">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_164, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1431" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2955">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_82 = add i14 %phi_mul, 83

]]></Node>
<StgValue><ssdm name="tmp_4_82"/></StgValue>
</operation>

<operation id="1432" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2955">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_82 = zext i14 %tmp_4_82 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_82"/></StgValue>
</operation>

<operation id="1433" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2955">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_166 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_82

]]></Node>
<StgValue><ssdm name="sob_x1_addr_166"/></StgValue>
</operation>

<operation id="1434" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2955">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_166, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1435" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2955">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_166 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_82

]]></Node>
<StgValue><ssdm name="sob_y1_addr_166"/></StgValue>
</operation>

<operation id="1436" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2955">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_166, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1437" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2955">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1438" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.40:17  %block_1_41 = load i32* %video_addr_82, align 4

]]></Node>
<StgValue><ssdm name="block_1_41"/></StgValue>
</operation>

<operation id="1439" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.40:21  %block_7_41 = load i32* %video_addr_83, align 4

]]></Node>
<StgValue><ssdm name="block_7_41"/></StgValue>
</operation>

<operation id="1440" st_id="44" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.40:22  %tmp_84 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_41, i32 %block_7_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1441" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.40:23  %sob_x1_addr_83 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_40_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_83"/></StgValue>
</operation>

<operation id="1442" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.40:24  store i32 %tmp_84, i32* %sob_x1_addr_83, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1443" st_id="44" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.40:25  %tmp_85 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_41, i32 %block_7_41) nounwind

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1444" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.40:26  %sob_y1_addr_83 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_40_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_83"/></StgValue>
</operation>

<operation id="1445" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.40:27  store i32 %tmp_85, i32* %sob_y1_addr_83, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1446" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.40:28  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1447" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.42:0  %tmp_10_42_0_1 = add i14 %phi_mul, 43

]]></Node>
<StgValue><ssdm name="tmp_10_42_0_1"/></StgValue>
</operation>

<operation id="1448" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.42:1  %tmp_11_42_0_1 = zext i14 %tmp_10_42_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_42_0_1"/></StgValue>
</operation>

<operation id="1449" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.42:2  %video_addr_84 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_42_0_1

]]></Node>
<StgValue><ssdm name="video_addr_84"/></StgValue>
</operation>

<operation id="1450" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.42:3  %block_1_42 = load i32* %video_addr_84, align 4

]]></Node>
<StgValue><ssdm name="block_1_42"/></StgValue>
</operation>

<operation id="1451" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.42:4  %tmp_10_42_2_1 = add i14 %phi_mul, 243

]]></Node>
<StgValue><ssdm name="tmp_10_42_2_1"/></StgValue>
</operation>

<operation id="1452" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.42:5  %tmp_11_42_2_1 = zext i14 %tmp_10_42_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_42_2_1"/></StgValue>
</operation>

<operation id="1453" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.42:6  %video_addr_85 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_42_2_1

]]></Node>
<StgValue><ssdm name="video_addr_85"/></StgValue>
</operation>

<operation id="1454" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.42:7  %block_7_42 = load i32* %video_addr_85, align 4

]]></Node>
<StgValue><ssdm name="block_7_42"/></StgValue>
</operation>

<operation id="1455" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2957">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_83 = add i14 %phi_mul, 84

]]></Node>
<StgValue><ssdm name="tmp_4_83"/></StgValue>
</operation>

<operation id="1456" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2957">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_83 = zext i14 %tmp_4_83 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_83"/></StgValue>
</operation>

<operation id="1457" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2957">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %87, label %.preheader.preheader.84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1458" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2958">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_168 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_83

]]></Node>
<StgValue><ssdm name="sob_x1_addr_168"/></StgValue>
</operation>

<operation id="1459" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2958">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_168, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1460" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2958">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_168 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_83

]]></Node>
<StgValue><ssdm name="sob_y1_addr_168"/></StgValue>
</operation>

<operation id="1461" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2958">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_168, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1462" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2958">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_84 = add i14 %phi_mul, 85

]]></Node>
<StgValue><ssdm name="tmp_4_84"/></StgValue>
</operation>

<operation id="1463" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2958">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_84 = zext i14 %tmp_4_84 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_84"/></StgValue>
</operation>

<operation id="1464" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2958">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_170 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_84

]]></Node>
<StgValue><ssdm name="sob_x1_addr_170"/></StgValue>
</operation>

<operation id="1465" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2958">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_170, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1466" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2958">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_170 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_84

]]></Node>
<StgValue><ssdm name="sob_y1_addr_170"/></StgValue>
</operation>

<operation id="1467" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2958">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_170, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1468" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2958">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1469" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.42:3  %block_1_42 = load i32* %video_addr_84, align 4

]]></Node>
<StgValue><ssdm name="block_1_42"/></StgValue>
</operation>

<operation id="1470" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.42:7  %block_7_42 = load i32* %video_addr_85, align 4

]]></Node>
<StgValue><ssdm name="block_7_42"/></StgValue>
</operation>

<operation id="1471" st_id="45" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.42:8  %tmp_86 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_42, i32 %block_7_42) nounwind

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1472" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.42:9  %sob_x1_addr_85 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_41

]]></Node>
<StgValue><ssdm name="sob_x1_addr_85"/></StgValue>
</operation>

<operation id="1473" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.42:10  store i32 %tmp_86, i32* %sob_x1_addr_85, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1474" st_id="45" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.42:11  %tmp_87 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_42, i32 %block_7_42) nounwind

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1475" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.42:12  %sob_y1_addr_85 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_41

]]></Node>
<StgValue><ssdm name="sob_y1_addr_85"/></StgValue>
</operation>

<operation id="1476" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.42:13  store i32 %tmp_87, i32* %sob_y1_addr_85, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1477" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.42:14  %tmp_10_43_0_1 = add i14 %phi_mul, 44

]]></Node>
<StgValue><ssdm name="tmp_10_43_0_1"/></StgValue>
</operation>

<operation id="1478" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.42:15  %tmp_11_43_0_1 = zext i14 %tmp_10_43_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_43_0_1"/></StgValue>
</operation>

<operation id="1479" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.42:16  %video_addr_86 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_43_0_1

]]></Node>
<StgValue><ssdm name="video_addr_86"/></StgValue>
</operation>

<operation id="1480" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.42:17  %block_1_43 = load i32* %video_addr_86, align 4

]]></Node>
<StgValue><ssdm name="block_1_43"/></StgValue>
</operation>

<operation id="1481" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.42:18  %tmp_10_43_2_1 = add i14 %phi_mul, 244

]]></Node>
<StgValue><ssdm name="tmp_10_43_2_1"/></StgValue>
</operation>

<operation id="1482" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.42:19  %tmp_11_43_2_1 = zext i14 %tmp_10_43_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_43_2_1"/></StgValue>
</operation>

<operation id="1483" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.42:20  %video_addr_87 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_43_2_1

]]></Node>
<StgValue><ssdm name="video_addr_87"/></StgValue>
</operation>

<operation id="1484" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.42:21  %block_7_43 = load i32* %video_addr_87, align 4

]]></Node>
<StgValue><ssdm name="block_7_43"/></StgValue>
</operation>

<operation id="1485" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2959">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_85 = add i14 %phi_mul, 86

]]></Node>
<StgValue><ssdm name="tmp_4_85"/></StgValue>
</operation>

<operation id="1486" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2959">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_85 = zext i14 %tmp_4_85 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_85"/></StgValue>
</operation>

<operation id="1487" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2959">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %89, label %.preheader.preheader.86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1488" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2960">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_172 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_85

]]></Node>
<StgValue><ssdm name="sob_x1_addr_172"/></StgValue>
</operation>

<operation id="1489" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2960">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_172, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1490" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2960">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_172 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_85

]]></Node>
<StgValue><ssdm name="sob_y1_addr_172"/></StgValue>
</operation>

<operation id="1491" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2960">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_172, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1492" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2960">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_86 = add i14 %phi_mul, 87

]]></Node>
<StgValue><ssdm name="tmp_4_86"/></StgValue>
</operation>

<operation id="1493" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2960">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_86 = zext i14 %tmp_4_86 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_86"/></StgValue>
</operation>

<operation id="1494" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2960">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_174 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_86

]]></Node>
<StgValue><ssdm name="sob_x1_addr_174"/></StgValue>
</operation>

<operation id="1495" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2960">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_174, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1496" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2960">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_174 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_86

]]></Node>
<StgValue><ssdm name="sob_y1_addr_174"/></StgValue>
</operation>

<operation id="1497" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2960">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_174, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1498" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2960">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1499" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.42:17  %block_1_43 = load i32* %video_addr_86, align 4

]]></Node>
<StgValue><ssdm name="block_1_43"/></StgValue>
</operation>

<operation id="1500" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.42:21  %block_7_43 = load i32* %video_addr_87, align 4

]]></Node>
<StgValue><ssdm name="block_7_43"/></StgValue>
</operation>

<operation id="1501" st_id="46" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.42:22  %tmp_88 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_43, i32 %block_7_43) nounwind

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1502" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.42:23  %sob_x1_addr_87 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_42_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_87"/></StgValue>
</operation>

<operation id="1503" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.42:24  store i32 %tmp_88, i32* %sob_x1_addr_87, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1504" st_id="46" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.42:25  %tmp_89 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_43, i32 %block_7_43) nounwind

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1505" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.42:26  %sob_y1_addr_87 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_42_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_87"/></StgValue>
</operation>

<operation id="1506" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.42:27  store i32 %tmp_89, i32* %sob_y1_addr_87, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1507" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.42:28  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1508" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.44:0  %tmp_10_44_0_1 = add i14 %phi_mul, 45

]]></Node>
<StgValue><ssdm name="tmp_10_44_0_1"/></StgValue>
</operation>

<operation id="1509" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.44:1  %tmp_11_44_0_1 = zext i14 %tmp_10_44_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_44_0_1"/></StgValue>
</operation>

<operation id="1510" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.44:2  %video_addr_88 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_44_0_1

]]></Node>
<StgValue><ssdm name="video_addr_88"/></StgValue>
</operation>

<operation id="1511" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.44:3  %block_1_44 = load i32* %video_addr_88, align 4

]]></Node>
<StgValue><ssdm name="block_1_44"/></StgValue>
</operation>

<operation id="1512" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.44:4  %tmp_10_44_2_1 = add i14 %phi_mul, 245

]]></Node>
<StgValue><ssdm name="tmp_10_44_2_1"/></StgValue>
</operation>

<operation id="1513" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.44:5  %tmp_11_44_2_1 = zext i14 %tmp_10_44_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_44_2_1"/></StgValue>
</operation>

<operation id="1514" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.44:6  %video_addr_89 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_44_2_1

]]></Node>
<StgValue><ssdm name="video_addr_89"/></StgValue>
</operation>

<operation id="1515" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.44:7  %block_7_44 = load i32* %video_addr_89, align 4

]]></Node>
<StgValue><ssdm name="block_7_44"/></StgValue>
</operation>

<operation id="1516" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2962">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_87 = add i14 %phi_mul, 88

]]></Node>
<StgValue><ssdm name="tmp_4_87"/></StgValue>
</operation>

<operation id="1517" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2962">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_87 = zext i14 %tmp_4_87 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_87"/></StgValue>
</operation>

<operation id="1518" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2962">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %91, label %.preheader.preheader.88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1519" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_176 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_87

]]></Node>
<StgValue><ssdm name="sob_x1_addr_176"/></StgValue>
</operation>

<operation id="1520" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_176, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1521" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_176 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_87

]]></Node>
<StgValue><ssdm name="sob_y1_addr_176"/></StgValue>
</operation>

<operation id="1522" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_176, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1523" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_88 = add i14 %phi_mul, 89

]]></Node>
<StgValue><ssdm name="tmp_4_88"/></StgValue>
</operation>

<operation id="1524" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_88 = zext i14 %tmp_4_88 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_88"/></StgValue>
</operation>

<operation id="1525" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_178 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_88

]]></Node>
<StgValue><ssdm name="sob_x1_addr_178"/></StgValue>
</operation>

<operation id="1526" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_178, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1527" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_178 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_88

]]></Node>
<StgValue><ssdm name="sob_y1_addr_178"/></StgValue>
</operation>

<operation id="1528" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_178, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1529" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1530" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.44:3  %block_1_44 = load i32* %video_addr_88, align 4

]]></Node>
<StgValue><ssdm name="block_1_44"/></StgValue>
</operation>

<operation id="1531" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.44:7  %block_7_44 = load i32* %video_addr_89, align 4

]]></Node>
<StgValue><ssdm name="block_7_44"/></StgValue>
</operation>

<operation id="1532" st_id="47" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.44:8  %tmp_90 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_44, i32 %block_7_44) nounwind

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1533" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.44:9  %sob_x1_addr_89 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_43

]]></Node>
<StgValue><ssdm name="sob_x1_addr_89"/></StgValue>
</operation>

<operation id="1534" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.44:10  store i32 %tmp_90, i32* %sob_x1_addr_89, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1535" st_id="47" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.44:11  %tmp_91 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_44, i32 %block_7_44) nounwind

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1536" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.44:12  %sob_y1_addr_89 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_43

]]></Node>
<StgValue><ssdm name="sob_y1_addr_89"/></StgValue>
</operation>

<operation id="1537" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.44:13  store i32 %tmp_91, i32* %sob_y1_addr_89, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1538" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.44:14  %tmp_10_45_0_1 = add i14 %phi_mul, 46

]]></Node>
<StgValue><ssdm name="tmp_10_45_0_1"/></StgValue>
</operation>

<operation id="1539" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.44:15  %tmp_11_45_0_1 = zext i14 %tmp_10_45_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_45_0_1"/></StgValue>
</operation>

<operation id="1540" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.44:16  %video_addr_90 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_45_0_1

]]></Node>
<StgValue><ssdm name="video_addr_90"/></StgValue>
</operation>

<operation id="1541" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.44:17  %block_1_45 = load i32* %video_addr_90, align 4

]]></Node>
<StgValue><ssdm name="block_1_45"/></StgValue>
</operation>

<operation id="1542" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.44:18  %tmp_10_45_2_1 = add i14 %phi_mul, 246

]]></Node>
<StgValue><ssdm name="tmp_10_45_2_1"/></StgValue>
</operation>

<operation id="1543" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.44:19  %tmp_11_45_2_1 = zext i14 %tmp_10_45_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_45_2_1"/></StgValue>
</operation>

<operation id="1544" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.44:20  %video_addr_91 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_45_2_1

]]></Node>
<StgValue><ssdm name="video_addr_91"/></StgValue>
</operation>

<operation id="1545" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.44:21  %block_7_45 = load i32* %video_addr_91, align 4

]]></Node>
<StgValue><ssdm name="block_7_45"/></StgValue>
</operation>

<operation id="1546" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2964">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_89 = add i14 %phi_mul, 90

]]></Node>
<StgValue><ssdm name="tmp_4_89"/></StgValue>
</operation>

<operation id="1547" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2964">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_89 = zext i14 %tmp_4_89 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_89"/></StgValue>
</operation>

<operation id="1548" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2964">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %93, label %.preheader.preheader.90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1549" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2965">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_180 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_89

]]></Node>
<StgValue><ssdm name="sob_x1_addr_180"/></StgValue>
</operation>

<operation id="1550" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2965">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_180, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1551" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2965">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_180 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_89

]]></Node>
<StgValue><ssdm name="sob_y1_addr_180"/></StgValue>
</operation>

<operation id="1552" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2965">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_180, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1553" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2965">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_90 = add i14 %phi_mul, 91

]]></Node>
<StgValue><ssdm name="tmp_4_90"/></StgValue>
</operation>

<operation id="1554" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2965">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_90 = zext i14 %tmp_4_90 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_90"/></StgValue>
</operation>

<operation id="1555" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2965">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_182 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_90

]]></Node>
<StgValue><ssdm name="sob_x1_addr_182"/></StgValue>
</operation>

<operation id="1556" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2965">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_182, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1557" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2965">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_182 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_90

]]></Node>
<StgValue><ssdm name="sob_y1_addr_182"/></StgValue>
</operation>

<operation id="1558" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2965">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_182, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1559" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2965">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1560" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.44:17  %block_1_45 = load i32* %video_addr_90, align 4

]]></Node>
<StgValue><ssdm name="block_1_45"/></StgValue>
</operation>

<operation id="1561" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.44:21  %block_7_45 = load i32* %video_addr_91, align 4

]]></Node>
<StgValue><ssdm name="block_7_45"/></StgValue>
</operation>

<operation id="1562" st_id="48" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.44:22  %tmp_92 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_45, i32 %block_7_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1563" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.44:23  %sob_x1_addr_91 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_44_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_91"/></StgValue>
</operation>

<operation id="1564" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.44:24  store i32 %tmp_92, i32* %sob_x1_addr_91, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1565" st_id="48" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.44:25  %tmp_93 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_45, i32 %block_7_45) nounwind

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1566" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.44:26  %sob_y1_addr_91 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_44_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_91"/></StgValue>
</operation>

<operation id="1567" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.44:27  store i32 %tmp_93, i32* %sob_y1_addr_91, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1568" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.44:28  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1569" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.46:0  %tmp_10_46_0_1 = add i14 %phi_mul, 47

]]></Node>
<StgValue><ssdm name="tmp_10_46_0_1"/></StgValue>
</operation>

<operation id="1570" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.46:1  %tmp_11_46_0_1 = zext i14 %tmp_10_46_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_46_0_1"/></StgValue>
</operation>

<operation id="1571" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.46:2  %video_addr_92 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_46_0_1

]]></Node>
<StgValue><ssdm name="video_addr_92"/></StgValue>
</operation>

<operation id="1572" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.46:3  %block_1_46 = load i32* %video_addr_92, align 4

]]></Node>
<StgValue><ssdm name="block_1_46"/></StgValue>
</operation>

<operation id="1573" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.46:4  %tmp_10_46_2_1 = add i14 %phi_mul, 247

]]></Node>
<StgValue><ssdm name="tmp_10_46_2_1"/></StgValue>
</operation>

<operation id="1574" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.46:5  %tmp_11_46_2_1 = zext i14 %tmp_10_46_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_46_2_1"/></StgValue>
</operation>

<operation id="1575" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.46:6  %video_addr_93 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_46_2_1

]]></Node>
<StgValue><ssdm name="video_addr_93"/></StgValue>
</operation>

<operation id="1576" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.46:7  %block_7_46 = load i32* %video_addr_93, align 4

]]></Node>
<StgValue><ssdm name="block_7_46"/></StgValue>
</operation>

<operation id="1577" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2967">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_91 = add i14 %phi_mul, 92

]]></Node>
<StgValue><ssdm name="tmp_4_91"/></StgValue>
</operation>

<operation id="1578" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2967">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_91 = zext i14 %tmp_4_91 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_91"/></StgValue>
</operation>

<operation id="1579" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2967">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %95, label %.preheader.preheader.92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1580" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2968">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_184 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_91

]]></Node>
<StgValue><ssdm name="sob_x1_addr_184"/></StgValue>
</operation>

<operation id="1581" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2968">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_184, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1582" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2968">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_184 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_91

]]></Node>
<StgValue><ssdm name="sob_y1_addr_184"/></StgValue>
</operation>

<operation id="1583" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2968">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_184, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1584" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2968">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_92 = add i14 %phi_mul, 93

]]></Node>
<StgValue><ssdm name="tmp_4_92"/></StgValue>
</operation>

<operation id="1585" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2968">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_92 = zext i14 %tmp_4_92 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_92"/></StgValue>
</operation>

<operation id="1586" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2968">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_186 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_92

]]></Node>
<StgValue><ssdm name="sob_x1_addr_186"/></StgValue>
</operation>

<operation id="1587" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2968">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_186, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1588" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2968">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_186 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_92

]]></Node>
<StgValue><ssdm name="sob_y1_addr_186"/></StgValue>
</operation>

<operation id="1589" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2968">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_186, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1590" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2968">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1591" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.46:3  %block_1_46 = load i32* %video_addr_92, align 4

]]></Node>
<StgValue><ssdm name="block_1_46"/></StgValue>
</operation>

<operation id="1592" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.46:7  %block_7_46 = load i32* %video_addr_93, align 4

]]></Node>
<StgValue><ssdm name="block_7_46"/></StgValue>
</operation>

<operation id="1593" st_id="49" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.46:8  %tmp_94 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_46, i32 %block_7_46) nounwind

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1594" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.46:9  %sob_x1_addr_93 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_45

]]></Node>
<StgValue><ssdm name="sob_x1_addr_93"/></StgValue>
</operation>

<operation id="1595" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.46:10  store i32 %tmp_94, i32* %sob_x1_addr_93, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1596" st_id="49" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.46:11  %tmp_95 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_46, i32 %block_7_46) nounwind

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1597" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.46:12  %sob_y1_addr_93 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_45

]]></Node>
<StgValue><ssdm name="sob_y1_addr_93"/></StgValue>
</operation>

<operation id="1598" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.46:13  store i32 %tmp_95, i32* %sob_y1_addr_93, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1599" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.46:14  %tmp_10_47_0_1 = add i14 %phi_mul, 48

]]></Node>
<StgValue><ssdm name="tmp_10_47_0_1"/></StgValue>
</operation>

<operation id="1600" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.46:15  %tmp_11_47_0_1 = zext i14 %tmp_10_47_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_47_0_1"/></StgValue>
</operation>

<operation id="1601" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.46:16  %video_addr_94 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_47_0_1

]]></Node>
<StgValue><ssdm name="video_addr_94"/></StgValue>
</operation>

<operation id="1602" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.46:17  %block_1_47 = load i32* %video_addr_94, align 4

]]></Node>
<StgValue><ssdm name="block_1_47"/></StgValue>
</operation>

<operation id="1603" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.46:18  %tmp_10_47_2_1 = add i14 %phi_mul, 248

]]></Node>
<StgValue><ssdm name="tmp_10_47_2_1"/></StgValue>
</operation>

<operation id="1604" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.46:19  %tmp_11_47_2_1 = zext i14 %tmp_10_47_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_47_2_1"/></StgValue>
</operation>

<operation id="1605" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.46:20  %video_addr_95 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_47_2_1

]]></Node>
<StgValue><ssdm name="video_addr_95"/></StgValue>
</operation>

<operation id="1606" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.46:21  %block_7_47 = load i32* %video_addr_95, align 4

]]></Node>
<StgValue><ssdm name="block_7_47"/></StgValue>
</operation>

<operation id="1607" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2969">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_93 = add i14 %phi_mul, 94

]]></Node>
<StgValue><ssdm name="tmp_4_93"/></StgValue>
</operation>

<operation id="1608" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2969">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_93 = zext i14 %tmp_4_93 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_93"/></StgValue>
</operation>

<operation id="1609" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2969">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %97, label %.preheader.preheader.94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1610" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2970">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_188 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_93

]]></Node>
<StgValue><ssdm name="sob_x1_addr_188"/></StgValue>
</operation>

<operation id="1611" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2970">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_188, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1612" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2970">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_188 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_93

]]></Node>
<StgValue><ssdm name="sob_y1_addr_188"/></StgValue>
</operation>

<operation id="1613" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2970">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_188, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1614" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2970">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_94 = add i14 %phi_mul, 95

]]></Node>
<StgValue><ssdm name="tmp_4_94"/></StgValue>
</operation>

<operation id="1615" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2970">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_94 = zext i14 %tmp_4_94 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_94"/></StgValue>
</operation>

<operation id="1616" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2970">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_190 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_94

]]></Node>
<StgValue><ssdm name="sob_x1_addr_190"/></StgValue>
</operation>

<operation id="1617" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2970">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_190, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1618" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2970">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_190 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_94

]]></Node>
<StgValue><ssdm name="sob_y1_addr_190"/></StgValue>
</operation>

<operation id="1619" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2970">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_190, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1620" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2970">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1621" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.46:17  %block_1_47 = load i32* %video_addr_94, align 4

]]></Node>
<StgValue><ssdm name="block_1_47"/></StgValue>
</operation>

<operation id="1622" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.46:21  %block_7_47 = load i32* %video_addr_95, align 4

]]></Node>
<StgValue><ssdm name="block_7_47"/></StgValue>
</operation>

<operation id="1623" st_id="50" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.46:22  %tmp_96 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_47, i32 %block_7_47) nounwind

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1624" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.46:23  %sob_x1_addr_95 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_46_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_95"/></StgValue>
</operation>

<operation id="1625" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.46:24  store i32 %tmp_96, i32* %sob_x1_addr_95, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1626" st_id="50" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.46:25  %tmp_97 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_47, i32 %block_7_47) nounwind

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1627" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.46:26  %sob_y1_addr_95 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_46_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_95"/></StgValue>
</operation>

<operation id="1628" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.46:27  store i32 %tmp_97, i32* %sob_y1_addr_95, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1629" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.46:28  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1630" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.48:0  %tmp_10_48_0_1 = add i14 %phi_mul, 49

]]></Node>
<StgValue><ssdm name="tmp_10_48_0_1"/></StgValue>
</operation>

<operation id="1631" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.48:1  %tmp_11_48_0_1 = zext i14 %tmp_10_48_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_48_0_1"/></StgValue>
</operation>

<operation id="1632" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.48:2  %video_addr_96 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_48_0_1

]]></Node>
<StgValue><ssdm name="video_addr_96"/></StgValue>
</operation>

<operation id="1633" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.48:3  %block_1_48 = load i32* %video_addr_96, align 4

]]></Node>
<StgValue><ssdm name="block_1_48"/></StgValue>
</operation>

<operation id="1634" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.48:4  %tmp_10_48_2_1 = add i14 %phi_mul, 249

]]></Node>
<StgValue><ssdm name="tmp_10_48_2_1"/></StgValue>
</operation>

<operation id="1635" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.48:5  %tmp_11_48_2_1 = zext i14 %tmp_10_48_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_48_2_1"/></StgValue>
</operation>

<operation id="1636" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.48:6  %video_addr_97 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_48_2_1

]]></Node>
<StgValue><ssdm name="video_addr_97"/></StgValue>
</operation>

<operation id="1637" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.48:7  %block_7_48 = load i32* %video_addr_97, align 4

]]></Node>
<StgValue><ssdm name="block_7_48"/></StgValue>
</operation>

<operation id="1638" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2972">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_95 = add i14 %phi_mul, 96

]]></Node>
<StgValue><ssdm name="tmp_4_95"/></StgValue>
</operation>

<operation id="1639" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2972">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_95 = zext i14 %tmp_4_95 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_95"/></StgValue>
</operation>

<operation id="1640" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2972">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %99, label %.preheader.preheader.96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1641" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sob_x1_addr_192 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_95

]]></Node>
<StgValue><ssdm name="sob_x1_addr_192"/></StgValue>
</operation>

<operation id="1642" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store i32 0, i32* %sob_x1_addr_192, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1643" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_y1_addr_192 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_95

]]></Node>
<StgValue><ssdm name="sob_y1_addr_192"/></StgValue>
</operation>

<operation id="1644" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_y1_addr_192, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1645" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_4_96 = add i14 %phi_mul, 97

]]></Node>
<StgValue><ssdm name="tmp_4_96"/></StgValue>
</operation>

<operation id="1646" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_5_96 = zext i14 %tmp_4_96 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_96"/></StgValue>
</operation>

<operation id="1647" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sob_x1_addr_194 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_96

]]></Node>
<StgValue><ssdm name="sob_x1_addr_194"/></StgValue>
</operation>

<operation id="1648" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:7  store i32 0, i32* %sob_x1_addr_194, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1649" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_y1_addr_194 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_96

]]></Node>
<StgValue><ssdm name="sob_y1_addr_194"/></StgValue>
</operation>

<operation id="1650" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_y1_addr_194, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1651" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1652" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.48:3  %block_1_48 = load i32* %video_addr_96, align 4

]]></Node>
<StgValue><ssdm name="block_1_48"/></StgValue>
</operation>

<operation id="1653" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.48:7  %block_7_48 = load i32* %video_addr_97, align 4

]]></Node>
<StgValue><ssdm name="block_7_48"/></StgValue>
</operation>

<operation id="1654" st_id="51" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.48:8  %tmp_98 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_48, i32 %block_7_48) nounwind

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1655" st_id="51" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.48:11  %tmp_99 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_48, i32 %block_7_48) nounwind

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1656" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.48:14  %tmp_10_49_0_1 = add i14 %phi_mul, 50

]]></Node>
<StgValue><ssdm name="tmp_10_49_0_1"/></StgValue>
</operation>

<operation id="1657" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.48:15  %tmp_11_49_0_1 = zext i14 %tmp_10_49_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_49_0_1"/></StgValue>
</operation>

<operation id="1658" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.48:16  %video_addr_98 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_49_0_1

]]></Node>
<StgValue><ssdm name="video_addr_98"/></StgValue>
</operation>

<operation id="1659" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.48:17  %block_1_49 = load i32* %video_addr_98, align 4

]]></Node>
<StgValue><ssdm name="block_1_49"/></StgValue>
</operation>

<operation id="1660" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.48:18  %tmp_10_49_2_1 = add i14 %phi_mul, 250

]]></Node>
<StgValue><ssdm name="tmp_10_49_2_1"/></StgValue>
</operation>

<operation id="1661" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.48:19  %tmp_11_49_2_1 = zext i14 %tmp_10_49_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_49_2_1"/></StgValue>
</operation>

<operation id="1662" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.48:20  %video_addr_99 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_49_2_1

]]></Node>
<StgValue><ssdm name="video_addr_99"/></StgValue>
</operation>

<operation id="1663" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.48:21  %block_7_49 = load i32* %video_addr_99, align 4

]]></Node>
<StgValue><ssdm name="block_7_49"/></StgValue>
</operation>

<operation id="1664" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_4_97 = add i14 %phi_mul, 98

]]></Node>
<StgValue><ssdm name="tmp_4_97"/></StgValue>
</operation>

<operation id="1665" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_5_97 = zext i14 %tmp_4_97 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_97"/></StgValue>
</operation>

<operation id="1666" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sob_x1_addr_196 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_97

]]></Node>
<StgValue><ssdm name="sob_x1_addr_196"/></StgValue>
</operation>

<operation id="1667" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 0, i32* %sob_x1_addr_196, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1668" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %sob_y1_addr_196 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_97

]]></Node>
<StgValue><ssdm name="sob_y1_addr_196"/></StgValue>
</operation>

<operation id="1669" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:5  store i32 0, i32* %sob_y1_addr_196, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1670" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %tmp_4_98 = add i14 %phi_mul, 99

]]></Node>
<StgValue><ssdm name="tmp_4_98"/></StgValue>
</operation>

<operation id="1671" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="64" op_0_bw="14">
<![CDATA[
:7  %tmp_5_98 = zext i14 %tmp_4_98 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_98"/></StgValue>
</operation>

<operation id="1672" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sob_x1_addr_197 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_98

]]></Node>
<StgValue><ssdm name="sob_x1_addr_197"/></StgValue>
</operation>

<operation id="1673" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 0, i32* %sob_x1_addr_197, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1674" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %sob_y1_addr_197 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_98

]]></Node>
<StgValue><ssdm name="sob_y1_addr_197"/></StgValue>
</operation>

<operation id="1675" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:11  store i32 0, i32* %sob_y1_addr_197, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1676" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:12  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="1677" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1678" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.48:9  %sob_x1_addr_97 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_47

]]></Node>
<StgValue><ssdm name="sob_x1_addr_97"/></StgValue>
</operation>

<operation id="1679" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.48:10  store i32 %tmp_98, i32* %sob_x1_addr_97, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1680" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.48:12  %sob_y1_addr_97 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_47

]]></Node>
<StgValue><ssdm name="sob_y1_addr_97"/></StgValue>
</operation>

<operation id="1681" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.48:13  store i32 %tmp_99, i32* %sob_y1_addr_97, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1682" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.48:17  %block_1_49 = load i32* %video_addr_98, align 4

]]></Node>
<StgValue><ssdm name="block_1_49"/></StgValue>
</operation>

<operation id="1683" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.48:21  %block_7_49 = load i32* %video_addr_99, align 4

]]></Node>
<StgValue><ssdm name="block_7_49"/></StgValue>
</operation>

<operation id="1684" st_id="52" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.48:22  %tmp_100 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_49, i32 %block_7_49) nounwind

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1685" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.48:23  %sob_x1_addr_99 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_48_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_99"/></StgValue>
</operation>

<operation id="1686" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.48:24  store i32 %tmp_100, i32* %sob_x1_addr_99, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1687" st_id="52" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.48:25  %tmp_101 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_49, i32 %block_7_49) nounwind

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1688" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.48:26  %sob_y1_addr_99 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_48_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_99"/></StgValue>
</operation>

<operation id="1689" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.48:27  store i32 %tmp_101, i32* %sob_y1_addr_99, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1690" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.48:28  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1691" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.50:0  %tmp_10_50_0_1 = add i14 %phi_mul, 51

]]></Node>
<StgValue><ssdm name="tmp_10_50_0_1"/></StgValue>
</operation>

<operation id="1692" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.50:1  %tmp_11_50_0_1 = zext i14 %tmp_10_50_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_50_0_1"/></StgValue>
</operation>

<operation id="1693" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.50:2  %video_addr_100 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_50_0_1

]]></Node>
<StgValue><ssdm name="video_addr_100"/></StgValue>
</operation>

<operation id="1694" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.50:3  %block_1_50 = load i32* %video_addr_100, align 4

]]></Node>
<StgValue><ssdm name="block_1_50"/></StgValue>
</operation>

<operation id="1695" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.50:4  %tmp_10_50_2_1 = add i14 %phi_mul, 251

]]></Node>
<StgValue><ssdm name="tmp_10_50_2_1"/></StgValue>
</operation>

<operation id="1696" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.50:5  %tmp_11_50_2_1 = zext i14 %tmp_10_50_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_50_2_1"/></StgValue>
</operation>

<operation id="1697" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.50:6  %video_addr_101 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_50_2_1

]]></Node>
<StgValue><ssdm name="video_addr_101"/></StgValue>
</operation>

<operation id="1698" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.50:7  %block_7_50 = load i32* %video_addr_101, align 4

]]></Node>
<StgValue><ssdm name="block_7_50"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1699" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.50:3  %block_1_50 = load i32* %video_addr_100, align 4

]]></Node>
<StgValue><ssdm name="block_1_50"/></StgValue>
</operation>

<operation id="1700" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.50:7  %block_7_50 = load i32* %video_addr_101, align 4

]]></Node>
<StgValue><ssdm name="block_7_50"/></StgValue>
</operation>

<operation id="1701" st_id="53" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.50:8  %tmp_102 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_50, i32 %block_7_50) nounwind

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1702" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.50:9  %sob_x1_addr_101 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_49

]]></Node>
<StgValue><ssdm name="sob_x1_addr_101"/></StgValue>
</operation>

<operation id="1703" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.50:10  store i32 %tmp_102, i32* %sob_x1_addr_101, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1704" st_id="53" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.50:11  %tmp_103 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_50, i32 %block_7_50) nounwind

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1705" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.50:12  %sob_y1_addr_101 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_49

]]></Node>
<StgValue><ssdm name="sob_y1_addr_101"/></StgValue>
</operation>

<operation id="1706" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.50:13  store i32 %tmp_103, i32* %sob_y1_addr_101, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1707" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.50:14  %tmp_10_51_0_1 = add i14 %phi_mul, 52

]]></Node>
<StgValue><ssdm name="tmp_10_51_0_1"/></StgValue>
</operation>

<operation id="1708" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.50:15  %tmp_11_51_0_1 = zext i14 %tmp_10_51_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_51_0_1"/></StgValue>
</operation>

<operation id="1709" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.50:16  %video_addr_102 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_51_0_1

]]></Node>
<StgValue><ssdm name="video_addr_102"/></StgValue>
</operation>

<operation id="1710" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.50:17  %block_1_51 = load i32* %video_addr_102, align 4

]]></Node>
<StgValue><ssdm name="block_1_51"/></StgValue>
</operation>

<operation id="1711" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.50:18  %tmp_10_51_2_1 = add i14 %phi_mul, 252

]]></Node>
<StgValue><ssdm name="tmp_10_51_2_1"/></StgValue>
</operation>

<operation id="1712" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.50:19  %tmp_11_51_2_1 = zext i14 %tmp_10_51_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_51_2_1"/></StgValue>
</operation>

<operation id="1713" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.50:20  %video_addr_103 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_51_2_1

]]></Node>
<StgValue><ssdm name="video_addr_103"/></StgValue>
</operation>

<operation id="1714" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.50:21  %block_7_51 = load i32* %video_addr_103, align 4

]]></Node>
<StgValue><ssdm name="block_7_51"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1715" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.50:17  %block_1_51 = load i32* %video_addr_102, align 4

]]></Node>
<StgValue><ssdm name="block_1_51"/></StgValue>
</operation>

<operation id="1716" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.50:21  %block_7_51 = load i32* %video_addr_103, align 4

]]></Node>
<StgValue><ssdm name="block_7_51"/></StgValue>
</operation>

<operation id="1717" st_id="54" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.50:22  %tmp_104 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_51, i32 %block_7_51) nounwind

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1718" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.50:23  %sob_x1_addr_103 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_50_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_103"/></StgValue>
</operation>

<operation id="1719" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.50:24  store i32 %tmp_104, i32* %sob_x1_addr_103, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1720" st_id="54" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.50:25  %tmp_105 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_51, i32 %block_7_51) nounwind

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1721" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.50:26  %sob_y1_addr_103 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_50_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_103"/></StgValue>
</operation>

<operation id="1722" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.50:27  store i32 %tmp_105, i32* %sob_y1_addr_103, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1723" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.50:28  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1724" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.52:0  %tmp_10_52_0_1 = add i14 %phi_mul, 53

]]></Node>
<StgValue><ssdm name="tmp_10_52_0_1"/></StgValue>
</operation>

<operation id="1725" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.52:1  %tmp_11_52_0_1 = zext i14 %tmp_10_52_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_52_0_1"/></StgValue>
</operation>

<operation id="1726" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.52:2  %video_addr_104 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_52_0_1

]]></Node>
<StgValue><ssdm name="video_addr_104"/></StgValue>
</operation>

<operation id="1727" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.52:3  %block_1_52 = load i32* %video_addr_104, align 4

]]></Node>
<StgValue><ssdm name="block_1_52"/></StgValue>
</operation>

<operation id="1728" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.52:4  %tmp_10_52_2_1 = add i14 %phi_mul, 253

]]></Node>
<StgValue><ssdm name="tmp_10_52_2_1"/></StgValue>
</operation>

<operation id="1729" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.52:5  %tmp_11_52_2_1 = zext i14 %tmp_10_52_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_52_2_1"/></StgValue>
</operation>

<operation id="1730" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.52:6  %video_addr_105 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_52_2_1

]]></Node>
<StgValue><ssdm name="video_addr_105"/></StgValue>
</operation>

<operation id="1731" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.52:7  %block_7_52 = load i32* %video_addr_105, align 4

]]></Node>
<StgValue><ssdm name="block_7_52"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1732" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.52:3  %block_1_52 = load i32* %video_addr_104, align 4

]]></Node>
<StgValue><ssdm name="block_1_52"/></StgValue>
</operation>

<operation id="1733" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.52:7  %block_7_52 = load i32* %video_addr_105, align 4

]]></Node>
<StgValue><ssdm name="block_7_52"/></StgValue>
</operation>

<operation id="1734" st_id="55" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.52:8  %tmp_106 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_52, i32 %block_7_52) nounwind

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1735" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.52:9  %sob_x1_addr_105 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_51

]]></Node>
<StgValue><ssdm name="sob_x1_addr_105"/></StgValue>
</operation>

<operation id="1736" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.52:10  store i32 %tmp_106, i32* %sob_x1_addr_105, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1737" st_id="55" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.52:11  %tmp_107 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_52, i32 %block_7_52) nounwind

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1738" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.52:12  %sob_y1_addr_105 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_51

]]></Node>
<StgValue><ssdm name="sob_y1_addr_105"/></StgValue>
</operation>

<operation id="1739" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.52:13  store i32 %tmp_107, i32* %sob_y1_addr_105, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1740" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.52:14  %tmp_10_53_0_1 = add i14 %phi_mul, 54

]]></Node>
<StgValue><ssdm name="tmp_10_53_0_1"/></StgValue>
</operation>

<operation id="1741" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.52:15  %tmp_11_53_0_1 = zext i14 %tmp_10_53_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_53_0_1"/></StgValue>
</operation>

<operation id="1742" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.52:16  %video_addr_106 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_53_0_1

]]></Node>
<StgValue><ssdm name="video_addr_106"/></StgValue>
</operation>

<operation id="1743" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.52:17  %block_1_53 = load i32* %video_addr_106, align 4

]]></Node>
<StgValue><ssdm name="block_1_53"/></StgValue>
</operation>

<operation id="1744" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.52:18  %tmp_10_53_2_1 = add i14 %phi_mul, 254

]]></Node>
<StgValue><ssdm name="tmp_10_53_2_1"/></StgValue>
</operation>

<operation id="1745" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.52:19  %tmp_11_53_2_1 = zext i14 %tmp_10_53_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_53_2_1"/></StgValue>
</operation>

<operation id="1746" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.52:20  %video_addr_107 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_53_2_1

]]></Node>
<StgValue><ssdm name="video_addr_107"/></StgValue>
</operation>

<operation id="1747" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.52:21  %block_7_53 = load i32* %video_addr_107, align 4

]]></Node>
<StgValue><ssdm name="block_7_53"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1748" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.52:17  %block_1_53 = load i32* %video_addr_106, align 4

]]></Node>
<StgValue><ssdm name="block_1_53"/></StgValue>
</operation>

<operation id="1749" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.52:21  %block_7_53 = load i32* %video_addr_107, align 4

]]></Node>
<StgValue><ssdm name="block_7_53"/></StgValue>
</operation>

<operation id="1750" st_id="56" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.52:22  %tmp_108 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_53, i32 %block_7_53) nounwind

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1751" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.52:23  %sob_x1_addr_107 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_52_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_107"/></StgValue>
</operation>

<operation id="1752" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.52:24  store i32 %tmp_108, i32* %sob_x1_addr_107, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1753" st_id="56" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.52:25  %tmp_109 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_53, i32 %block_7_53) nounwind

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1754" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.52:26  %sob_y1_addr_107 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_52_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_107"/></StgValue>
</operation>

<operation id="1755" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.52:27  store i32 %tmp_109, i32* %sob_y1_addr_107, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1756" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.52:28  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1757" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.54:0  %tmp_10_54_0_1 = add i14 %phi_mul, 55

]]></Node>
<StgValue><ssdm name="tmp_10_54_0_1"/></StgValue>
</operation>

<operation id="1758" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.54:1  %tmp_11_54_0_1 = zext i14 %tmp_10_54_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_54_0_1"/></StgValue>
</operation>

<operation id="1759" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.54:2  %video_addr_108 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_54_0_1

]]></Node>
<StgValue><ssdm name="video_addr_108"/></StgValue>
</operation>

<operation id="1760" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.54:3  %block_1_54 = load i32* %video_addr_108, align 4

]]></Node>
<StgValue><ssdm name="block_1_54"/></StgValue>
</operation>

<operation id="1761" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.54:4  %tmp_10_54_2_1 = add i14 %phi_mul, 255

]]></Node>
<StgValue><ssdm name="tmp_10_54_2_1"/></StgValue>
</operation>

<operation id="1762" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.54:5  %tmp_11_54_2_1 = zext i14 %tmp_10_54_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_54_2_1"/></StgValue>
</operation>

<operation id="1763" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.54:6  %video_addr_109 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_54_2_1

]]></Node>
<StgValue><ssdm name="video_addr_109"/></StgValue>
</operation>

<operation id="1764" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.54:7  %block_7_54 = load i32* %video_addr_109, align 4

]]></Node>
<StgValue><ssdm name="block_7_54"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1765" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.54:3  %block_1_54 = load i32* %video_addr_108, align 4

]]></Node>
<StgValue><ssdm name="block_1_54"/></StgValue>
</operation>

<operation id="1766" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.54:7  %block_7_54 = load i32* %video_addr_109, align 4

]]></Node>
<StgValue><ssdm name="block_7_54"/></StgValue>
</operation>

<operation id="1767" st_id="57" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.54:8  %tmp_110 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_54, i32 %block_7_54) nounwind

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1768" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.54:9  %sob_x1_addr_109 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_53

]]></Node>
<StgValue><ssdm name="sob_x1_addr_109"/></StgValue>
</operation>

<operation id="1769" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.54:10  store i32 %tmp_110, i32* %sob_x1_addr_109, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1770" st_id="57" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.54:11  %tmp_111 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_54, i32 %block_7_54) nounwind

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1771" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.54:12  %sob_y1_addr_109 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_53

]]></Node>
<StgValue><ssdm name="sob_y1_addr_109"/></StgValue>
</operation>

<operation id="1772" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.54:13  store i32 %tmp_111, i32* %sob_y1_addr_109, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1773" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.54:14  %tmp_10_55_0_1 = add i14 %phi_mul, 56

]]></Node>
<StgValue><ssdm name="tmp_10_55_0_1"/></StgValue>
</operation>

<operation id="1774" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.54:15  %tmp_11_55_0_1 = zext i14 %tmp_10_55_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_55_0_1"/></StgValue>
</operation>

<operation id="1775" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.54:16  %video_addr_110 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_55_0_1

]]></Node>
<StgValue><ssdm name="video_addr_110"/></StgValue>
</operation>

<operation id="1776" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.54:17  %block_1_55 = load i32* %video_addr_110, align 4

]]></Node>
<StgValue><ssdm name="block_1_55"/></StgValue>
</operation>

<operation id="1777" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.54:18  %tmp_10_55_2_1 = add i14 %phi_mul, 256

]]></Node>
<StgValue><ssdm name="tmp_10_55_2_1"/></StgValue>
</operation>

<operation id="1778" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.54:19  %tmp_11_55_2_1 = zext i14 %tmp_10_55_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_55_2_1"/></StgValue>
</operation>

<operation id="1779" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.54:20  %video_addr_111 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_55_2_1

]]></Node>
<StgValue><ssdm name="video_addr_111"/></StgValue>
</operation>

<operation id="1780" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.54:21  %block_7_55 = load i32* %video_addr_111, align 4

]]></Node>
<StgValue><ssdm name="block_7_55"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1781" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.54:17  %block_1_55 = load i32* %video_addr_110, align 4

]]></Node>
<StgValue><ssdm name="block_1_55"/></StgValue>
</operation>

<operation id="1782" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.54:21  %block_7_55 = load i32* %video_addr_111, align 4

]]></Node>
<StgValue><ssdm name="block_7_55"/></StgValue>
</operation>

<operation id="1783" st_id="58" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.54:22  %tmp_112 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_55, i32 %block_7_55) nounwind

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1784" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.54:23  %sob_x1_addr_111 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_54_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_111"/></StgValue>
</operation>

<operation id="1785" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.54:24  store i32 %tmp_112, i32* %sob_x1_addr_111, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1786" st_id="58" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.54:25  %tmp_113 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_55, i32 %block_7_55) nounwind

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1787" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.54:26  %sob_y1_addr_111 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_54_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_111"/></StgValue>
</operation>

<operation id="1788" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.54:27  store i32 %tmp_113, i32* %sob_y1_addr_111, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1789" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.54:28  br label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1790" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.56:0  %tmp_10_56_0_1 = add i14 %phi_mul, 57

]]></Node>
<StgValue><ssdm name="tmp_10_56_0_1"/></StgValue>
</operation>

<operation id="1791" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.56:1  %tmp_11_56_0_1 = zext i14 %tmp_10_56_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_56_0_1"/></StgValue>
</operation>

<operation id="1792" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.56:2  %video_addr_112 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_56_0_1

]]></Node>
<StgValue><ssdm name="video_addr_112"/></StgValue>
</operation>

<operation id="1793" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.56:3  %block_1_56 = load i32* %video_addr_112, align 4

]]></Node>
<StgValue><ssdm name="block_1_56"/></StgValue>
</operation>

<operation id="1794" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.56:4  %tmp_10_56_2_1 = add i14 %phi_mul, 257

]]></Node>
<StgValue><ssdm name="tmp_10_56_2_1"/></StgValue>
</operation>

<operation id="1795" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.56:5  %tmp_11_56_2_1 = zext i14 %tmp_10_56_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_56_2_1"/></StgValue>
</operation>

<operation id="1796" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.56:6  %video_addr_113 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_56_2_1

]]></Node>
<StgValue><ssdm name="video_addr_113"/></StgValue>
</operation>

<operation id="1797" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.56:7  %block_7_56 = load i32* %video_addr_113, align 4

]]></Node>
<StgValue><ssdm name="block_7_56"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1798" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.56:3  %block_1_56 = load i32* %video_addr_112, align 4

]]></Node>
<StgValue><ssdm name="block_1_56"/></StgValue>
</operation>

<operation id="1799" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.56:7  %block_7_56 = load i32* %video_addr_113, align 4

]]></Node>
<StgValue><ssdm name="block_7_56"/></StgValue>
</operation>

<operation id="1800" st_id="59" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.56:8  %tmp_114 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_56, i32 %block_7_56) nounwind

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1801" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.56:9  %sob_x1_addr_113 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_55

]]></Node>
<StgValue><ssdm name="sob_x1_addr_113"/></StgValue>
</operation>

<operation id="1802" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.56:10  store i32 %tmp_114, i32* %sob_x1_addr_113, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1803" st_id="59" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.56:11  %tmp_115 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_56, i32 %block_7_56) nounwind

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1804" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.56:12  %sob_y1_addr_113 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_55

]]></Node>
<StgValue><ssdm name="sob_y1_addr_113"/></StgValue>
</operation>

<operation id="1805" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.56:13  store i32 %tmp_115, i32* %sob_y1_addr_113, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1806" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.56:14  %tmp_10_57_0_1 = add i14 %phi_mul, 58

]]></Node>
<StgValue><ssdm name="tmp_10_57_0_1"/></StgValue>
</operation>

<operation id="1807" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.56:15  %tmp_11_57_0_1 = zext i14 %tmp_10_57_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_57_0_1"/></StgValue>
</operation>

<operation id="1808" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.56:16  %video_addr_114 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_57_0_1

]]></Node>
<StgValue><ssdm name="video_addr_114"/></StgValue>
</operation>

<operation id="1809" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.56:17  %block_1_57 = load i32* %video_addr_114, align 4

]]></Node>
<StgValue><ssdm name="block_1_57"/></StgValue>
</operation>

<operation id="1810" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.56:18  %tmp_10_57_2_1 = add i14 %phi_mul, 258

]]></Node>
<StgValue><ssdm name="tmp_10_57_2_1"/></StgValue>
</operation>

<operation id="1811" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.56:19  %tmp_11_57_2_1 = zext i14 %tmp_10_57_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_57_2_1"/></StgValue>
</operation>

<operation id="1812" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.56:20  %video_addr_115 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_57_2_1

]]></Node>
<StgValue><ssdm name="video_addr_115"/></StgValue>
</operation>

<operation id="1813" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.56:21  %block_7_57 = load i32* %video_addr_115, align 4

]]></Node>
<StgValue><ssdm name="block_7_57"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1814" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.56:17  %block_1_57 = load i32* %video_addr_114, align 4

]]></Node>
<StgValue><ssdm name="block_1_57"/></StgValue>
</operation>

<operation id="1815" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.56:21  %block_7_57 = load i32* %video_addr_115, align 4

]]></Node>
<StgValue><ssdm name="block_7_57"/></StgValue>
</operation>

<operation id="1816" st_id="60" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.56:22  %tmp_116 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_57, i32 %block_7_57) nounwind

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1817" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.56:23  %sob_x1_addr_115 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_56_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_115"/></StgValue>
</operation>

<operation id="1818" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.56:24  store i32 %tmp_116, i32* %sob_x1_addr_115, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1819" st_id="60" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.56:25  %tmp_117 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_57, i32 %block_7_57) nounwind

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1820" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.56:26  %sob_y1_addr_115 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_56_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_115"/></StgValue>
</operation>

<operation id="1821" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.56:27  store i32 %tmp_117, i32* %sob_y1_addr_115, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1822" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.56:28  br label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1823" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.58:0  %tmp_10_58_0_1 = add i14 %phi_mul, 59

]]></Node>
<StgValue><ssdm name="tmp_10_58_0_1"/></StgValue>
</operation>

<operation id="1824" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.58:1  %tmp_11_58_0_1 = zext i14 %tmp_10_58_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_58_0_1"/></StgValue>
</operation>

<operation id="1825" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.58:2  %video_addr_116 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_58_0_1

]]></Node>
<StgValue><ssdm name="video_addr_116"/></StgValue>
</operation>

<operation id="1826" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.58:3  %block_1_58 = load i32* %video_addr_116, align 4

]]></Node>
<StgValue><ssdm name="block_1_58"/></StgValue>
</operation>

<operation id="1827" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.58:4  %tmp_10_58_2_1 = add i14 %phi_mul, 259

]]></Node>
<StgValue><ssdm name="tmp_10_58_2_1"/></StgValue>
</operation>

<operation id="1828" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.58:5  %tmp_11_58_2_1 = zext i14 %tmp_10_58_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_58_2_1"/></StgValue>
</operation>

<operation id="1829" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.58:6  %video_addr_117 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_58_2_1

]]></Node>
<StgValue><ssdm name="video_addr_117"/></StgValue>
</operation>

<operation id="1830" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.58:7  %block_7_58 = load i32* %video_addr_117, align 4

]]></Node>
<StgValue><ssdm name="block_7_58"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1831" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.58:3  %block_1_58 = load i32* %video_addr_116, align 4

]]></Node>
<StgValue><ssdm name="block_1_58"/></StgValue>
</operation>

<operation id="1832" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.58:7  %block_7_58 = load i32* %video_addr_117, align 4

]]></Node>
<StgValue><ssdm name="block_7_58"/></StgValue>
</operation>

<operation id="1833" st_id="61" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.58:8  %tmp_118 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_58, i32 %block_7_58) nounwind

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1834" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.58:9  %sob_x1_addr_117 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_57

]]></Node>
<StgValue><ssdm name="sob_x1_addr_117"/></StgValue>
</operation>

<operation id="1835" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.58:10  store i32 %tmp_118, i32* %sob_x1_addr_117, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1836" st_id="61" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.58:11  %tmp_119 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_58, i32 %block_7_58) nounwind

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1837" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.58:12  %sob_y1_addr_117 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_57

]]></Node>
<StgValue><ssdm name="sob_y1_addr_117"/></StgValue>
</operation>

<operation id="1838" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.58:13  store i32 %tmp_119, i32* %sob_y1_addr_117, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1839" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.58:14  %tmp_10_59_0_1 = add i14 %phi_mul, 60

]]></Node>
<StgValue><ssdm name="tmp_10_59_0_1"/></StgValue>
</operation>

<operation id="1840" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.58:15  %tmp_11_59_0_1 = zext i14 %tmp_10_59_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_59_0_1"/></StgValue>
</operation>

<operation id="1841" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.58:16  %video_addr_118 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_59_0_1

]]></Node>
<StgValue><ssdm name="video_addr_118"/></StgValue>
</operation>

<operation id="1842" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.58:17  %block_1_59 = load i32* %video_addr_118, align 4

]]></Node>
<StgValue><ssdm name="block_1_59"/></StgValue>
</operation>

<operation id="1843" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.58:18  %tmp_10_59_2_1 = add i14 %phi_mul, 260

]]></Node>
<StgValue><ssdm name="tmp_10_59_2_1"/></StgValue>
</operation>

<operation id="1844" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.58:19  %tmp_11_59_2_1 = zext i14 %tmp_10_59_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_59_2_1"/></StgValue>
</operation>

<operation id="1845" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.58:20  %video_addr_119 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_59_2_1

]]></Node>
<StgValue><ssdm name="video_addr_119"/></StgValue>
</operation>

<operation id="1846" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.58:21  %block_7_59 = load i32* %video_addr_119, align 4

]]></Node>
<StgValue><ssdm name="block_7_59"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1847" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.58:17  %block_1_59 = load i32* %video_addr_118, align 4

]]></Node>
<StgValue><ssdm name="block_1_59"/></StgValue>
</operation>

<operation id="1848" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.58:21  %block_7_59 = load i32* %video_addr_119, align 4

]]></Node>
<StgValue><ssdm name="block_7_59"/></StgValue>
</operation>

<operation id="1849" st_id="62" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.58:22  %tmp_120 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_59, i32 %block_7_59) nounwind

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1850" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.58:23  %sob_x1_addr_119 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_58_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_119"/></StgValue>
</operation>

<operation id="1851" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.58:24  store i32 %tmp_120, i32* %sob_x1_addr_119, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1852" st_id="62" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.58:25  %tmp_121 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_59, i32 %block_7_59) nounwind

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1853" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.58:26  %sob_y1_addr_119 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_58_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_119"/></StgValue>
</operation>

<operation id="1854" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.58:27  store i32 %tmp_121, i32* %sob_y1_addr_119, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1855" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.58:28  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1856" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.60:0  %tmp_10_60_0_1 = add i14 %phi_mul, 61

]]></Node>
<StgValue><ssdm name="tmp_10_60_0_1"/></StgValue>
</operation>

<operation id="1857" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.60:1  %tmp_11_60_0_1 = zext i14 %tmp_10_60_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_60_0_1"/></StgValue>
</operation>

<operation id="1858" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.60:2  %video_addr_120 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_60_0_1

]]></Node>
<StgValue><ssdm name="video_addr_120"/></StgValue>
</operation>

<operation id="1859" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.60:3  %block_1_60 = load i32* %video_addr_120, align 4

]]></Node>
<StgValue><ssdm name="block_1_60"/></StgValue>
</operation>

<operation id="1860" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.60:4  %tmp_10_60_2_1 = add i14 %phi_mul, 261

]]></Node>
<StgValue><ssdm name="tmp_10_60_2_1"/></StgValue>
</operation>

<operation id="1861" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.60:5  %tmp_11_60_2_1 = zext i14 %tmp_10_60_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_60_2_1"/></StgValue>
</operation>

<operation id="1862" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.60:6  %video_addr_121 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_60_2_1

]]></Node>
<StgValue><ssdm name="video_addr_121"/></StgValue>
</operation>

<operation id="1863" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.60:7  %block_7_60 = load i32* %video_addr_121, align 4

]]></Node>
<StgValue><ssdm name="block_7_60"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1864" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.60:3  %block_1_60 = load i32* %video_addr_120, align 4

]]></Node>
<StgValue><ssdm name="block_1_60"/></StgValue>
</operation>

<operation id="1865" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.60:7  %block_7_60 = load i32* %video_addr_121, align 4

]]></Node>
<StgValue><ssdm name="block_7_60"/></StgValue>
</operation>

<operation id="1866" st_id="63" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.60:8  %tmp_122 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_60, i32 %block_7_60) nounwind

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1867" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.60:9  %sob_x1_addr_121 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_59

]]></Node>
<StgValue><ssdm name="sob_x1_addr_121"/></StgValue>
</operation>

<operation id="1868" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.60:10  store i32 %tmp_122, i32* %sob_x1_addr_121, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1869" st_id="63" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.60:11  %tmp_123 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_60, i32 %block_7_60) nounwind

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1870" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.60:12  %sob_y1_addr_121 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_59

]]></Node>
<StgValue><ssdm name="sob_y1_addr_121"/></StgValue>
</operation>

<operation id="1871" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.60:13  store i32 %tmp_123, i32* %sob_y1_addr_121, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1872" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.60:14  %tmp_10_61_0_1 = add i14 %phi_mul, 62

]]></Node>
<StgValue><ssdm name="tmp_10_61_0_1"/></StgValue>
</operation>

<operation id="1873" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.60:15  %tmp_11_61_0_1 = zext i14 %tmp_10_61_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_61_0_1"/></StgValue>
</operation>

<operation id="1874" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.60:16  %video_addr_122 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_61_0_1

]]></Node>
<StgValue><ssdm name="video_addr_122"/></StgValue>
</operation>

<operation id="1875" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.60:17  %block_1_61 = load i32* %video_addr_122, align 4

]]></Node>
<StgValue><ssdm name="block_1_61"/></StgValue>
</operation>

<operation id="1876" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.60:18  %tmp_10_61_2_1 = add i14 %phi_mul, 262

]]></Node>
<StgValue><ssdm name="tmp_10_61_2_1"/></StgValue>
</operation>

<operation id="1877" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.60:19  %tmp_11_61_2_1 = zext i14 %tmp_10_61_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_61_2_1"/></StgValue>
</operation>

<operation id="1878" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.60:20  %video_addr_123 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_61_2_1

]]></Node>
<StgValue><ssdm name="video_addr_123"/></StgValue>
</operation>

<operation id="1879" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.60:21  %block_7_61 = load i32* %video_addr_123, align 4

]]></Node>
<StgValue><ssdm name="block_7_61"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1880" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.60:17  %block_1_61 = load i32* %video_addr_122, align 4

]]></Node>
<StgValue><ssdm name="block_1_61"/></StgValue>
</operation>

<operation id="1881" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.60:21  %block_7_61 = load i32* %video_addr_123, align 4

]]></Node>
<StgValue><ssdm name="block_7_61"/></StgValue>
</operation>

<operation id="1882" st_id="64" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.60:22  %tmp_124 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_61, i32 %block_7_61) nounwind

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1883" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.60:23  %sob_x1_addr_123 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_60_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_123"/></StgValue>
</operation>

<operation id="1884" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.60:24  store i32 %tmp_124, i32* %sob_x1_addr_123, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1885" st_id="64" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.60:25  %tmp_125 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_61, i32 %block_7_61) nounwind

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1886" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.60:26  %sob_y1_addr_123 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_60_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_123"/></StgValue>
</operation>

<operation id="1887" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.60:27  store i32 %tmp_125, i32* %sob_y1_addr_123, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1888" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.60:28  br label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1889" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.62:0  %tmp_10_62_0_1 = add i14 %phi_mul, 63

]]></Node>
<StgValue><ssdm name="tmp_10_62_0_1"/></StgValue>
</operation>

<operation id="1890" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.62:1  %tmp_11_62_0_1 = zext i14 %tmp_10_62_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_62_0_1"/></StgValue>
</operation>

<operation id="1891" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.62:2  %video_addr_124 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_62_0_1

]]></Node>
<StgValue><ssdm name="video_addr_124"/></StgValue>
</operation>

<operation id="1892" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.62:3  %block_1_62 = load i32* %video_addr_124, align 4

]]></Node>
<StgValue><ssdm name="block_1_62"/></StgValue>
</operation>

<operation id="1893" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.62:4  %tmp_10_62_2_1 = add i14 %phi_mul, 263

]]></Node>
<StgValue><ssdm name="tmp_10_62_2_1"/></StgValue>
</operation>

<operation id="1894" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.62:5  %tmp_11_62_2_1 = zext i14 %tmp_10_62_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_62_2_1"/></StgValue>
</operation>

<operation id="1895" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.62:6  %video_addr_125 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_62_2_1

]]></Node>
<StgValue><ssdm name="video_addr_125"/></StgValue>
</operation>

<operation id="1896" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.62:7  %block_7_62 = load i32* %video_addr_125, align 4

]]></Node>
<StgValue><ssdm name="block_7_62"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1897" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.62:3  %block_1_62 = load i32* %video_addr_124, align 4

]]></Node>
<StgValue><ssdm name="block_1_62"/></StgValue>
</operation>

<operation id="1898" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.62:7  %block_7_62 = load i32* %video_addr_125, align 4

]]></Node>
<StgValue><ssdm name="block_7_62"/></StgValue>
</operation>

<operation id="1899" st_id="65" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.62:8  %tmp_126 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_62, i32 %block_7_62) nounwind

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1900" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.62:9  %sob_x1_addr_125 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_61

]]></Node>
<StgValue><ssdm name="sob_x1_addr_125"/></StgValue>
</operation>

<operation id="1901" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.62:10  store i32 %tmp_126, i32* %sob_x1_addr_125, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1902" st_id="65" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.62:11  %tmp_127 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_62, i32 %block_7_62) nounwind

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1903" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.62:12  %sob_y1_addr_125 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_61

]]></Node>
<StgValue><ssdm name="sob_y1_addr_125"/></StgValue>
</operation>

<operation id="1904" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.62:13  store i32 %tmp_127, i32* %sob_y1_addr_125, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1905" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.62:14  %tmp_10_63_0_1 = add i14 %phi_mul, 64

]]></Node>
<StgValue><ssdm name="tmp_10_63_0_1"/></StgValue>
</operation>

<operation id="1906" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.62:15  %tmp_11_63_0_1 = zext i14 %tmp_10_63_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_63_0_1"/></StgValue>
</operation>

<operation id="1907" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.62:16  %video_addr_126 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_63_0_1

]]></Node>
<StgValue><ssdm name="video_addr_126"/></StgValue>
</operation>

<operation id="1908" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.62:17  %block_1_63 = load i32* %video_addr_126, align 4

]]></Node>
<StgValue><ssdm name="block_1_63"/></StgValue>
</operation>

<operation id="1909" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.62:18  %tmp_10_63_2_1 = add i14 %phi_mul, 264

]]></Node>
<StgValue><ssdm name="tmp_10_63_2_1"/></StgValue>
</operation>

<operation id="1910" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.62:19  %tmp_11_63_2_1 = zext i14 %tmp_10_63_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_63_2_1"/></StgValue>
</operation>

<operation id="1911" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.62:20  %video_addr_127 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_63_2_1

]]></Node>
<StgValue><ssdm name="video_addr_127"/></StgValue>
</operation>

<operation id="1912" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.62:21  %block_7_63 = load i32* %video_addr_127, align 4

]]></Node>
<StgValue><ssdm name="block_7_63"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1913" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.62:17  %block_1_63 = load i32* %video_addr_126, align 4

]]></Node>
<StgValue><ssdm name="block_1_63"/></StgValue>
</operation>

<operation id="1914" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.62:21  %block_7_63 = load i32* %video_addr_127, align 4

]]></Node>
<StgValue><ssdm name="block_7_63"/></StgValue>
</operation>

<operation id="1915" st_id="66" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.62:22  %tmp_128 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_63, i32 %block_7_63) nounwind

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1916" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.62:23  %sob_x1_addr_127 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_62_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_127"/></StgValue>
</operation>

<operation id="1917" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.62:24  store i32 %tmp_128, i32* %sob_x1_addr_127, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1918" st_id="66" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.62:25  %tmp_129 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_63, i32 %block_7_63) nounwind

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1919" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.62:26  %sob_y1_addr_127 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_62_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_127"/></StgValue>
</operation>

<operation id="1920" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.62:27  store i32 %tmp_129, i32* %sob_y1_addr_127, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1921" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.62:28  br label %66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1922" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.64:0  %tmp_10_64_0_1 = add i14 %phi_mul, 65

]]></Node>
<StgValue><ssdm name="tmp_10_64_0_1"/></StgValue>
</operation>

<operation id="1923" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.64:1  %tmp_11_64_0_1 = zext i14 %tmp_10_64_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_64_0_1"/></StgValue>
</operation>

<operation id="1924" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.64:2  %video_addr_128 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_64_0_1

]]></Node>
<StgValue><ssdm name="video_addr_128"/></StgValue>
</operation>

<operation id="1925" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.64:3  %block_1_64 = load i32* %video_addr_128, align 4

]]></Node>
<StgValue><ssdm name="block_1_64"/></StgValue>
</operation>

<operation id="1926" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.64:4  %tmp_10_64_2_1 = add i14 %phi_mul, 265

]]></Node>
<StgValue><ssdm name="tmp_10_64_2_1"/></StgValue>
</operation>

<operation id="1927" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.64:5  %tmp_11_64_2_1 = zext i14 %tmp_10_64_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_64_2_1"/></StgValue>
</operation>

<operation id="1928" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.64:6  %video_addr_129 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_64_2_1

]]></Node>
<StgValue><ssdm name="video_addr_129"/></StgValue>
</operation>

<operation id="1929" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.64:7  %block_7_64 = load i32* %video_addr_129, align 4

]]></Node>
<StgValue><ssdm name="block_7_64"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1930" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.64:3  %block_1_64 = load i32* %video_addr_128, align 4

]]></Node>
<StgValue><ssdm name="block_1_64"/></StgValue>
</operation>

<operation id="1931" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.64:7  %block_7_64 = load i32* %video_addr_129, align 4

]]></Node>
<StgValue><ssdm name="block_7_64"/></StgValue>
</operation>

<operation id="1932" st_id="67" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.64:8  %tmp_130 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_64, i32 %block_7_64) nounwind

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1933" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.64:9  %sob_x1_addr_129 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_63

]]></Node>
<StgValue><ssdm name="sob_x1_addr_129"/></StgValue>
</operation>

<operation id="1934" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.64:10  store i32 %tmp_130, i32* %sob_x1_addr_129, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1935" st_id="67" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.64:11  %tmp_131 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_64, i32 %block_7_64) nounwind

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1936" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.64:12  %sob_y1_addr_129 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_63

]]></Node>
<StgValue><ssdm name="sob_y1_addr_129"/></StgValue>
</operation>

<operation id="1937" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.64:13  store i32 %tmp_131, i32* %sob_y1_addr_129, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1938" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.64:14  %tmp_10_65_0_1 = add i14 %phi_mul, 66

]]></Node>
<StgValue><ssdm name="tmp_10_65_0_1"/></StgValue>
</operation>

<operation id="1939" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.64:15  %tmp_11_65_0_1 = zext i14 %tmp_10_65_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_65_0_1"/></StgValue>
</operation>

<operation id="1940" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.64:16  %video_addr_130 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_65_0_1

]]></Node>
<StgValue><ssdm name="video_addr_130"/></StgValue>
</operation>

<operation id="1941" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.64:17  %block_1_65 = load i32* %video_addr_130, align 4

]]></Node>
<StgValue><ssdm name="block_1_65"/></StgValue>
</operation>

<operation id="1942" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.64:18  %tmp_10_65_2_1 = add i14 %phi_mul, 266

]]></Node>
<StgValue><ssdm name="tmp_10_65_2_1"/></StgValue>
</operation>

<operation id="1943" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.64:19  %tmp_11_65_2_1 = zext i14 %tmp_10_65_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_65_2_1"/></StgValue>
</operation>

<operation id="1944" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.64:20  %video_addr_131 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_65_2_1

]]></Node>
<StgValue><ssdm name="video_addr_131"/></StgValue>
</operation>

<operation id="1945" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.64:21  %block_7_65 = load i32* %video_addr_131, align 4

]]></Node>
<StgValue><ssdm name="block_7_65"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1946" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.64:17  %block_1_65 = load i32* %video_addr_130, align 4

]]></Node>
<StgValue><ssdm name="block_1_65"/></StgValue>
</operation>

<operation id="1947" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.64:21  %block_7_65 = load i32* %video_addr_131, align 4

]]></Node>
<StgValue><ssdm name="block_7_65"/></StgValue>
</operation>

<operation id="1948" st_id="68" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.64:22  %tmp_132 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_65, i32 %block_7_65) nounwind

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1949" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.64:23  %sob_x1_addr_131 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_64_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_131"/></StgValue>
</operation>

<operation id="1950" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.64:24  store i32 %tmp_132, i32* %sob_x1_addr_131, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1951" st_id="68" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.64:25  %tmp_133 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_65, i32 %block_7_65) nounwind

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1952" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.64:26  %sob_y1_addr_131 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_64_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_131"/></StgValue>
</operation>

<operation id="1953" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.64:27  store i32 %tmp_133, i32* %sob_y1_addr_131, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1954" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.64:28  br label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1955" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.66:0  %tmp_10_66_0_1 = add i14 %phi_mul, 67

]]></Node>
<StgValue><ssdm name="tmp_10_66_0_1"/></StgValue>
</operation>

<operation id="1956" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.66:1  %tmp_11_66_0_1 = zext i14 %tmp_10_66_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_66_0_1"/></StgValue>
</operation>

<operation id="1957" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.66:2  %video_addr_132 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_66_0_1

]]></Node>
<StgValue><ssdm name="video_addr_132"/></StgValue>
</operation>

<operation id="1958" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.66:3  %block_1_66 = load i32* %video_addr_132, align 4

]]></Node>
<StgValue><ssdm name="block_1_66"/></StgValue>
</operation>

<operation id="1959" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.66:4  %tmp_10_66_2_1 = add i14 %phi_mul, 267

]]></Node>
<StgValue><ssdm name="tmp_10_66_2_1"/></StgValue>
</operation>

<operation id="1960" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.66:5  %tmp_11_66_2_1 = zext i14 %tmp_10_66_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_66_2_1"/></StgValue>
</operation>

<operation id="1961" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.66:6  %video_addr_133 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_66_2_1

]]></Node>
<StgValue><ssdm name="video_addr_133"/></StgValue>
</operation>

<operation id="1962" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.66:7  %block_7_66 = load i32* %video_addr_133, align 4

]]></Node>
<StgValue><ssdm name="block_7_66"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1963" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.66:3  %block_1_66 = load i32* %video_addr_132, align 4

]]></Node>
<StgValue><ssdm name="block_1_66"/></StgValue>
</operation>

<operation id="1964" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.66:7  %block_7_66 = load i32* %video_addr_133, align 4

]]></Node>
<StgValue><ssdm name="block_7_66"/></StgValue>
</operation>

<operation id="1965" st_id="69" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.66:8  %tmp_134 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_66, i32 %block_7_66) nounwind

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1966" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.66:9  %sob_x1_addr_133 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_65

]]></Node>
<StgValue><ssdm name="sob_x1_addr_133"/></StgValue>
</operation>

<operation id="1967" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.66:10  store i32 %tmp_134, i32* %sob_x1_addr_133, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1968" st_id="69" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.66:11  %tmp_135 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_66, i32 %block_7_66) nounwind

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1969" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.66:12  %sob_y1_addr_133 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_65

]]></Node>
<StgValue><ssdm name="sob_y1_addr_133"/></StgValue>
</operation>

<operation id="1970" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.66:13  store i32 %tmp_135, i32* %sob_y1_addr_133, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1971" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.66:14  %tmp_10_67_0_1 = add i14 %phi_mul, 68

]]></Node>
<StgValue><ssdm name="tmp_10_67_0_1"/></StgValue>
</operation>

<operation id="1972" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.66:15  %tmp_11_67_0_1 = zext i14 %tmp_10_67_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_67_0_1"/></StgValue>
</operation>

<operation id="1973" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.66:16  %video_addr_134 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_67_0_1

]]></Node>
<StgValue><ssdm name="video_addr_134"/></StgValue>
</operation>

<operation id="1974" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.66:17  %block_1_67 = load i32* %video_addr_134, align 4

]]></Node>
<StgValue><ssdm name="block_1_67"/></StgValue>
</operation>

<operation id="1975" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.66:18  %tmp_10_67_2_1 = add i14 %phi_mul, 268

]]></Node>
<StgValue><ssdm name="tmp_10_67_2_1"/></StgValue>
</operation>

<operation id="1976" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.66:19  %tmp_11_67_2_1 = zext i14 %tmp_10_67_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_67_2_1"/></StgValue>
</operation>

<operation id="1977" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.66:20  %video_addr_135 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_67_2_1

]]></Node>
<StgValue><ssdm name="video_addr_135"/></StgValue>
</operation>

<operation id="1978" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.66:21  %block_7_67 = load i32* %video_addr_135, align 4

]]></Node>
<StgValue><ssdm name="block_7_67"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1979" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.66:17  %block_1_67 = load i32* %video_addr_134, align 4

]]></Node>
<StgValue><ssdm name="block_1_67"/></StgValue>
</operation>

<operation id="1980" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.66:21  %block_7_67 = load i32* %video_addr_135, align 4

]]></Node>
<StgValue><ssdm name="block_7_67"/></StgValue>
</operation>

<operation id="1981" st_id="70" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.66:22  %tmp_136 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_67, i32 %block_7_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1982" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.66:23  %sob_x1_addr_135 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_66_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_135"/></StgValue>
</operation>

<operation id="1983" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.66:24  store i32 %tmp_136, i32* %sob_x1_addr_135, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1984" st_id="70" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.66:25  %tmp_137 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_67, i32 %block_7_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1985" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.66:26  %sob_y1_addr_135 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_66_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_135"/></StgValue>
</operation>

<operation id="1986" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.66:27  store i32 %tmp_137, i32* %sob_y1_addr_135, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1987" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.66:28  br label %70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1988" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.68:0  %tmp_10_68_0_1 = add i14 %phi_mul, 69

]]></Node>
<StgValue><ssdm name="tmp_10_68_0_1"/></StgValue>
</operation>

<operation id="1989" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.68:1  %tmp_11_68_0_1 = zext i14 %tmp_10_68_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_68_0_1"/></StgValue>
</operation>

<operation id="1990" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.68:2  %video_addr_136 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_68_0_1

]]></Node>
<StgValue><ssdm name="video_addr_136"/></StgValue>
</operation>

<operation id="1991" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.68:3  %block_1_68 = load i32* %video_addr_136, align 4

]]></Node>
<StgValue><ssdm name="block_1_68"/></StgValue>
</operation>

<operation id="1992" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.68:4  %tmp_10_68_2_1 = add i14 %phi_mul, 269

]]></Node>
<StgValue><ssdm name="tmp_10_68_2_1"/></StgValue>
</operation>

<operation id="1993" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.68:5  %tmp_11_68_2_1 = zext i14 %tmp_10_68_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_68_2_1"/></StgValue>
</operation>

<operation id="1994" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.68:6  %video_addr_137 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_68_2_1

]]></Node>
<StgValue><ssdm name="video_addr_137"/></StgValue>
</operation>

<operation id="1995" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.68:7  %block_7_68 = load i32* %video_addr_137, align 4

]]></Node>
<StgValue><ssdm name="block_7_68"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1996" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.68:3  %block_1_68 = load i32* %video_addr_136, align 4

]]></Node>
<StgValue><ssdm name="block_1_68"/></StgValue>
</operation>

<operation id="1997" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.68:7  %block_7_68 = load i32* %video_addr_137, align 4

]]></Node>
<StgValue><ssdm name="block_7_68"/></StgValue>
</operation>

<operation id="1998" st_id="71" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.68:8  %tmp_138 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_68, i32 %block_7_68) nounwind

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1999" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.68:9  %sob_x1_addr_137 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_67

]]></Node>
<StgValue><ssdm name="sob_x1_addr_137"/></StgValue>
</operation>

<operation id="2000" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.68:10  store i32 %tmp_138, i32* %sob_x1_addr_137, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2001" st_id="71" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.68:11  %tmp_139 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_68, i32 %block_7_68) nounwind

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="2002" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.68:12  %sob_y1_addr_137 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_67

]]></Node>
<StgValue><ssdm name="sob_y1_addr_137"/></StgValue>
</operation>

<operation id="2003" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.68:13  store i32 %tmp_139, i32* %sob_y1_addr_137, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2004" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.68:14  %tmp_10_69_0_1 = add i14 %phi_mul, 70

]]></Node>
<StgValue><ssdm name="tmp_10_69_0_1"/></StgValue>
</operation>

<operation id="2005" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.68:15  %tmp_11_69_0_1 = zext i14 %tmp_10_69_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_69_0_1"/></StgValue>
</operation>

<operation id="2006" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.68:16  %video_addr_138 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_69_0_1

]]></Node>
<StgValue><ssdm name="video_addr_138"/></StgValue>
</operation>

<operation id="2007" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.68:17  %block_1_69 = load i32* %video_addr_138, align 4

]]></Node>
<StgValue><ssdm name="block_1_69"/></StgValue>
</operation>

<operation id="2008" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.68:18  %tmp_10_69_2_1 = add i14 %phi_mul, 270

]]></Node>
<StgValue><ssdm name="tmp_10_69_2_1"/></StgValue>
</operation>

<operation id="2009" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.68:19  %tmp_11_69_2_1 = zext i14 %tmp_10_69_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_69_2_1"/></StgValue>
</operation>

<operation id="2010" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.68:20  %video_addr_139 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_69_2_1

]]></Node>
<StgValue><ssdm name="video_addr_139"/></StgValue>
</operation>

<operation id="2011" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.68:21  %block_7_69 = load i32* %video_addr_139, align 4

]]></Node>
<StgValue><ssdm name="block_7_69"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2012" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.68:17  %block_1_69 = load i32* %video_addr_138, align 4

]]></Node>
<StgValue><ssdm name="block_1_69"/></StgValue>
</operation>

<operation id="2013" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.68:21  %block_7_69 = load i32* %video_addr_139, align 4

]]></Node>
<StgValue><ssdm name="block_7_69"/></StgValue>
</operation>

<operation id="2014" st_id="72" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.68:22  %tmp_140 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_69, i32 %block_7_69) nounwind

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="2015" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.68:23  %sob_x1_addr_139 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_68_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_139"/></StgValue>
</operation>

<operation id="2016" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.68:24  store i32 %tmp_140, i32* %sob_x1_addr_139, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2017" st_id="72" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.68:25  %tmp_141 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_69, i32 %block_7_69) nounwind

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="2018" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.68:26  %sob_y1_addr_139 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_68_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_139"/></StgValue>
</operation>

<operation id="2019" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.68:27  store i32 %tmp_141, i32* %sob_y1_addr_139, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2020" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.68:28  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2021" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.70:0  %tmp_10_70_0_1 = add i14 %phi_mul, 71

]]></Node>
<StgValue><ssdm name="tmp_10_70_0_1"/></StgValue>
</operation>

<operation id="2022" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.70:1  %tmp_11_70_0_1 = zext i14 %tmp_10_70_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_70_0_1"/></StgValue>
</operation>

<operation id="2023" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.70:2  %video_addr_140 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_70_0_1

]]></Node>
<StgValue><ssdm name="video_addr_140"/></StgValue>
</operation>

<operation id="2024" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.70:3  %block_1_70 = load i32* %video_addr_140, align 4

]]></Node>
<StgValue><ssdm name="block_1_70"/></StgValue>
</operation>

<operation id="2025" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.70:4  %tmp_10_70_2_1 = add i14 %phi_mul, 271

]]></Node>
<StgValue><ssdm name="tmp_10_70_2_1"/></StgValue>
</operation>

<operation id="2026" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.70:5  %tmp_11_70_2_1 = zext i14 %tmp_10_70_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_70_2_1"/></StgValue>
</operation>

<operation id="2027" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.70:6  %video_addr_141 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_70_2_1

]]></Node>
<StgValue><ssdm name="video_addr_141"/></StgValue>
</operation>

<operation id="2028" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.70:7  %block_7_70 = load i32* %video_addr_141, align 4

]]></Node>
<StgValue><ssdm name="block_7_70"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2029" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.70:3  %block_1_70 = load i32* %video_addr_140, align 4

]]></Node>
<StgValue><ssdm name="block_1_70"/></StgValue>
</operation>

<operation id="2030" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.70:7  %block_7_70 = load i32* %video_addr_141, align 4

]]></Node>
<StgValue><ssdm name="block_7_70"/></StgValue>
</operation>

<operation id="2031" st_id="73" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.70:8  %tmp_142 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_70, i32 %block_7_70) nounwind

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="2032" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.70:9  %sob_x1_addr_141 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_69

]]></Node>
<StgValue><ssdm name="sob_x1_addr_141"/></StgValue>
</operation>

<operation id="2033" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.70:10  store i32 %tmp_142, i32* %sob_x1_addr_141, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2034" st_id="73" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.70:11  %tmp_143 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_70, i32 %block_7_70) nounwind

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2035" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.70:12  %sob_y1_addr_141 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_69

]]></Node>
<StgValue><ssdm name="sob_y1_addr_141"/></StgValue>
</operation>

<operation id="2036" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.70:13  store i32 %tmp_143, i32* %sob_y1_addr_141, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2037" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.70:14  %tmp_10_71_0_1 = add i14 %phi_mul, 72

]]></Node>
<StgValue><ssdm name="tmp_10_71_0_1"/></StgValue>
</operation>

<operation id="2038" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.70:15  %tmp_11_71_0_1 = zext i14 %tmp_10_71_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_71_0_1"/></StgValue>
</operation>

<operation id="2039" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.70:16  %video_addr_142 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_71_0_1

]]></Node>
<StgValue><ssdm name="video_addr_142"/></StgValue>
</operation>

<operation id="2040" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.70:17  %block_1_71 = load i32* %video_addr_142, align 4

]]></Node>
<StgValue><ssdm name="block_1_71"/></StgValue>
</operation>

<operation id="2041" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.70:18  %tmp_10_71_2_1 = add i14 %phi_mul, 272

]]></Node>
<StgValue><ssdm name="tmp_10_71_2_1"/></StgValue>
</operation>

<operation id="2042" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.70:19  %tmp_11_71_2_1 = zext i14 %tmp_10_71_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_71_2_1"/></StgValue>
</operation>

<operation id="2043" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.70:20  %video_addr_143 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_71_2_1

]]></Node>
<StgValue><ssdm name="video_addr_143"/></StgValue>
</operation>

<operation id="2044" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.70:21  %block_7_71 = load i32* %video_addr_143, align 4

]]></Node>
<StgValue><ssdm name="block_7_71"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2045" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.70:17  %block_1_71 = load i32* %video_addr_142, align 4

]]></Node>
<StgValue><ssdm name="block_1_71"/></StgValue>
</operation>

<operation id="2046" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.70:21  %block_7_71 = load i32* %video_addr_143, align 4

]]></Node>
<StgValue><ssdm name="block_7_71"/></StgValue>
</operation>

<operation id="2047" st_id="74" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.70:22  %tmp_144 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_71, i32 %block_7_71) nounwind

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="2048" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.70:23  %sob_x1_addr_143 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_70_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_143"/></StgValue>
</operation>

<operation id="2049" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.70:24  store i32 %tmp_144, i32* %sob_x1_addr_143, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2050" st_id="74" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.70:25  %tmp_145 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_71, i32 %block_7_71) nounwind

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2051" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.70:26  %sob_y1_addr_143 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_70_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_143"/></StgValue>
</operation>

<operation id="2052" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.70:27  store i32 %tmp_145, i32* %sob_y1_addr_143, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2053" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.70:28  br label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2054" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.72:0  %tmp_10_72_0_1 = add i14 %phi_mul, 73

]]></Node>
<StgValue><ssdm name="tmp_10_72_0_1"/></StgValue>
</operation>

<operation id="2055" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.72:1  %tmp_11_72_0_1 = zext i14 %tmp_10_72_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_72_0_1"/></StgValue>
</operation>

<operation id="2056" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.72:2  %video_addr_144 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_72_0_1

]]></Node>
<StgValue><ssdm name="video_addr_144"/></StgValue>
</operation>

<operation id="2057" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.72:3  %block_1_72 = load i32* %video_addr_144, align 4

]]></Node>
<StgValue><ssdm name="block_1_72"/></StgValue>
</operation>

<operation id="2058" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.72:4  %tmp_10_72_2_1 = add i14 %phi_mul, 273

]]></Node>
<StgValue><ssdm name="tmp_10_72_2_1"/></StgValue>
</operation>

<operation id="2059" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.72:5  %tmp_11_72_2_1 = zext i14 %tmp_10_72_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_72_2_1"/></StgValue>
</operation>

<operation id="2060" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.72:6  %video_addr_145 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_72_2_1

]]></Node>
<StgValue><ssdm name="video_addr_145"/></StgValue>
</operation>

<operation id="2061" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.72:7  %block_7_72 = load i32* %video_addr_145, align 4

]]></Node>
<StgValue><ssdm name="block_7_72"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2062" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.72:3  %block_1_72 = load i32* %video_addr_144, align 4

]]></Node>
<StgValue><ssdm name="block_1_72"/></StgValue>
</operation>

<operation id="2063" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.72:7  %block_7_72 = load i32* %video_addr_145, align 4

]]></Node>
<StgValue><ssdm name="block_7_72"/></StgValue>
</operation>

<operation id="2064" st_id="75" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.72:8  %tmp_146 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_72, i32 %block_7_72) nounwind

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="2065" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.72:9  %sob_x1_addr_145 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_71

]]></Node>
<StgValue><ssdm name="sob_x1_addr_145"/></StgValue>
</operation>

<operation id="2066" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.72:10  store i32 %tmp_146, i32* %sob_x1_addr_145, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2067" st_id="75" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.72:11  %tmp_147 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_72, i32 %block_7_72) nounwind

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="2068" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.72:12  %sob_y1_addr_145 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_71

]]></Node>
<StgValue><ssdm name="sob_y1_addr_145"/></StgValue>
</operation>

<operation id="2069" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.72:13  store i32 %tmp_147, i32* %sob_y1_addr_145, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2070" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.72:14  %tmp_10_73_0_1 = add i14 %phi_mul, 74

]]></Node>
<StgValue><ssdm name="tmp_10_73_0_1"/></StgValue>
</operation>

<operation id="2071" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.72:15  %tmp_11_73_0_1 = zext i14 %tmp_10_73_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_73_0_1"/></StgValue>
</operation>

<operation id="2072" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.72:16  %video_addr_146 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_73_0_1

]]></Node>
<StgValue><ssdm name="video_addr_146"/></StgValue>
</operation>

<operation id="2073" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.72:17  %block_1_73 = load i32* %video_addr_146, align 4

]]></Node>
<StgValue><ssdm name="block_1_73"/></StgValue>
</operation>

<operation id="2074" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.72:18  %tmp_10_73_2_1 = add i14 %phi_mul, 274

]]></Node>
<StgValue><ssdm name="tmp_10_73_2_1"/></StgValue>
</operation>

<operation id="2075" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.72:19  %tmp_11_73_2_1 = zext i14 %tmp_10_73_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_73_2_1"/></StgValue>
</operation>

<operation id="2076" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.72:20  %video_addr_147 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_73_2_1

]]></Node>
<StgValue><ssdm name="video_addr_147"/></StgValue>
</operation>

<operation id="2077" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.72:21  %block_7_73 = load i32* %video_addr_147, align 4

]]></Node>
<StgValue><ssdm name="block_7_73"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2078" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.72:17  %block_1_73 = load i32* %video_addr_146, align 4

]]></Node>
<StgValue><ssdm name="block_1_73"/></StgValue>
</operation>

<operation id="2079" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.72:21  %block_7_73 = load i32* %video_addr_147, align 4

]]></Node>
<StgValue><ssdm name="block_7_73"/></StgValue>
</operation>

<operation id="2080" st_id="76" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.72:22  %tmp_148 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_73, i32 %block_7_73) nounwind

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="2081" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.72:23  %sob_x1_addr_147 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_72_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_147"/></StgValue>
</operation>

<operation id="2082" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.72:24  store i32 %tmp_148, i32* %sob_x1_addr_147, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2083" st_id="76" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.72:25  %tmp_149 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_73, i32 %block_7_73) nounwind

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="2084" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.72:26  %sob_y1_addr_147 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_72_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_147"/></StgValue>
</operation>

<operation id="2085" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.72:27  store i32 %tmp_149, i32* %sob_y1_addr_147, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2086" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.72:28  br label %76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2087" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.74:0  %tmp_10_74_0_1 = add i14 %phi_mul, 75

]]></Node>
<StgValue><ssdm name="tmp_10_74_0_1"/></StgValue>
</operation>

<operation id="2088" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.74:1  %tmp_11_74_0_1 = zext i14 %tmp_10_74_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_74_0_1"/></StgValue>
</operation>

<operation id="2089" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.74:2  %video_addr_148 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_74_0_1

]]></Node>
<StgValue><ssdm name="video_addr_148"/></StgValue>
</operation>

<operation id="2090" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.74:3  %block_1_74 = load i32* %video_addr_148, align 4

]]></Node>
<StgValue><ssdm name="block_1_74"/></StgValue>
</operation>

<operation id="2091" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.74:4  %tmp_10_74_2_1 = add i14 %phi_mul, 275

]]></Node>
<StgValue><ssdm name="tmp_10_74_2_1"/></StgValue>
</operation>

<operation id="2092" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.74:5  %tmp_11_74_2_1 = zext i14 %tmp_10_74_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_74_2_1"/></StgValue>
</operation>

<operation id="2093" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.74:6  %video_addr_149 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_74_2_1

]]></Node>
<StgValue><ssdm name="video_addr_149"/></StgValue>
</operation>

<operation id="2094" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.74:7  %block_7_74 = load i32* %video_addr_149, align 4

]]></Node>
<StgValue><ssdm name="block_7_74"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2095" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.74:3  %block_1_74 = load i32* %video_addr_148, align 4

]]></Node>
<StgValue><ssdm name="block_1_74"/></StgValue>
</operation>

<operation id="2096" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.74:7  %block_7_74 = load i32* %video_addr_149, align 4

]]></Node>
<StgValue><ssdm name="block_7_74"/></StgValue>
</operation>

<operation id="2097" st_id="77" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.74:8  %tmp_150 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_74, i32 %block_7_74) nounwind

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="2098" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.74:9  %sob_x1_addr_149 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_73

]]></Node>
<StgValue><ssdm name="sob_x1_addr_149"/></StgValue>
</operation>

<operation id="2099" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.74:10  store i32 %tmp_150, i32* %sob_x1_addr_149, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2100" st_id="77" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.74:11  %tmp_151 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_74, i32 %block_7_74) nounwind

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2101" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.74:12  %sob_y1_addr_149 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_73

]]></Node>
<StgValue><ssdm name="sob_y1_addr_149"/></StgValue>
</operation>

<operation id="2102" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.74:13  store i32 %tmp_151, i32* %sob_y1_addr_149, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2103" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.74:14  %tmp_10_75_0_1 = add i14 %phi_mul, 76

]]></Node>
<StgValue><ssdm name="tmp_10_75_0_1"/></StgValue>
</operation>

<operation id="2104" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.74:15  %tmp_11_75_0_1 = zext i14 %tmp_10_75_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_75_0_1"/></StgValue>
</operation>

<operation id="2105" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.74:16  %video_addr_150 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_75_0_1

]]></Node>
<StgValue><ssdm name="video_addr_150"/></StgValue>
</operation>

<operation id="2106" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.74:17  %block_1_75 = load i32* %video_addr_150, align 4

]]></Node>
<StgValue><ssdm name="block_1_75"/></StgValue>
</operation>

<operation id="2107" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.74:18  %tmp_10_75_2_1 = add i14 %phi_mul, 276

]]></Node>
<StgValue><ssdm name="tmp_10_75_2_1"/></StgValue>
</operation>

<operation id="2108" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.74:19  %tmp_11_75_2_1 = zext i14 %tmp_10_75_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_75_2_1"/></StgValue>
</operation>

<operation id="2109" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.74:20  %video_addr_151 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_75_2_1

]]></Node>
<StgValue><ssdm name="video_addr_151"/></StgValue>
</operation>

<operation id="2110" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.74:21  %block_7_75 = load i32* %video_addr_151, align 4

]]></Node>
<StgValue><ssdm name="block_7_75"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2111" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.74:17  %block_1_75 = load i32* %video_addr_150, align 4

]]></Node>
<StgValue><ssdm name="block_1_75"/></StgValue>
</operation>

<operation id="2112" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.74:21  %block_7_75 = load i32* %video_addr_151, align 4

]]></Node>
<StgValue><ssdm name="block_7_75"/></StgValue>
</operation>

<operation id="2113" st_id="78" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.74:22  %tmp_152 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_75, i32 %block_7_75) nounwind

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="2114" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.74:23  %sob_x1_addr_151 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_74_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_151"/></StgValue>
</operation>

<operation id="2115" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.74:24  store i32 %tmp_152, i32* %sob_x1_addr_151, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2116" st_id="78" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.74:25  %tmp_153 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_75, i32 %block_7_75) nounwind

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="2117" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.74:26  %sob_y1_addr_151 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_74_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_151"/></StgValue>
</operation>

<operation id="2118" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.74:27  store i32 %tmp_153, i32* %sob_y1_addr_151, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2119" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.74:28  br label %78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2120" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.76:0  %tmp_10_76_0_1 = add i14 %phi_mul, 77

]]></Node>
<StgValue><ssdm name="tmp_10_76_0_1"/></StgValue>
</operation>

<operation id="2121" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.76:1  %tmp_11_76_0_1 = zext i14 %tmp_10_76_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_76_0_1"/></StgValue>
</operation>

<operation id="2122" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.76:2  %video_addr_152 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_76_0_1

]]></Node>
<StgValue><ssdm name="video_addr_152"/></StgValue>
</operation>

<operation id="2123" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.76:3  %block_1_76 = load i32* %video_addr_152, align 4

]]></Node>
<StgValue><ssdm name="block_1_76"/></StgValue>
</operation>

<operation id="2124" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.76:4  %tmp_10_76_2_1 = add i14 %phi_mul, 277

]]></Node>
<StgValue><ssdm name="tmp_10_76_2_1"/></StgValue>
</operation>

<operation id="2125" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.76:5  %tmp_11_76_2_1 = zext i14 %tmp_10_76_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_76_2_1"/></StgValue>
</operation>

<operation id="2126" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.76:6  %video_addr_153 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_76_2_1

]]></Node>
<StgValue><ssdm name="video_addr_153"/></StgValue>
</operation>

<operation id="2127" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.76:7  %block_7_76 = load i32* %video_addr_153, align 4

]]></Node>
<StgValue><ssdm name="block_7_76"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2128" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.76:3  %block_1_76 = load i32* %video_addr_152, align 4

]]></Node>
<StgValue><ssdm name="block_1_76"/></StgValue>
</operation>

<operation id="2129" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.76:7  %block_7_76 = load i32* %video_addr_153, align 4

]]></Node>
<StgValue><ssdm name="block_7_76"/></StgValue>
</operation>

<operation id="2130" st_id="79" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.76:8  %tmp_154 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_76, i32 %block_7_76) nounwind

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2131" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.76:9  %sob_x1_addr_153 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_75

]]></Node>
<StgValue><ssdm name="sob_x1_addr_153"/></StgValue>
</operation>

<operation id="2132" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.76:10  store i32 %tmp_154, i32* %sob_x1_addr_153, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2133" st_id="79" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.76:11  %tmp_155 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_76, i32 %block_7_76) nounwind

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="2134" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.76:12  %sob_y1_addr_153 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_75

]]></Node>
<StgValue><ssdm name="sob_y1_addr_153"/></StgValue>
</operation>

<operation id="2135" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.76:13  store i32 %tmp_155, i32* %sob_y1_addr_153, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2136" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.76:14  %tmp_10_77_0_1 = add i14 %phi_mul, 78

]]></Node>
<StgValue><ssdm name="tmp_10_77_0_1"/></StgValue>
</operation>

<operation id="2137" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.76:15  %tmp_11_77_0_1 = zext i14 %tmp_10_77_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_77_0_1"/></StgValue>
</operation>

<operation id="2138" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.76:16  %video_addr_154 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_77_0_1

]]></Node>
<StgValue><ssdm name="video_addr_154"/></StgValue>
</operation>

<operation id="2139" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.76:17  %block_1_77 = load i32* %video_addr_154, align 4

]]></Node>
<StgValue><ssdm name="block_1_77"/></StgValue>
</operation>

<operation id="2140" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.76:18  %tmp_10_77_2_1 = add i14 %phi_mul, 278

]]></Node>
<StgValue><ssdm name="tmp_10_77_2_1"/></StgValue>
</operation>

<operation id="2141" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.76:19  %tmp_11_77_2_1 = zext i14 %tmp_10_77_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_77_2_1"/></StgValue>
</operation>

<operation id="2142" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.76:20  %video_addr_155 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_77_2_1

]]></Node>
<StgValue><ssdm name="video_addr_155"/></StgValue>
</operation>

<operation id="2143" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.76:21  %block_7_77 = load i32* %video_addr_155, align 4

]]></Node>
<StgValue><ssdm name="block_7_77"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2144" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.76:17  %block_1_77 = load i32* %video_addr_154, align 4

]]></Node>
<StgValue><ssdm name="block_1_77"/></StgValue>
</operation>

<operation id="2145" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.76:21  %block_7_77 = load i32* %video_addr_155, align 4

]]></Node>
<StgValue><ssdm name="block_7_77"/></StgValue>
</operation>

<operation id="2146" st_id="80" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.76:22  %tmp_156 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_77, i32 %block_7_77) nounwind

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="2147" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.76:23  %sob_x1_addr_155 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_76_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_155"/></StgValue>
</operation>

<operation id="2148" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.76:24  store i32 %tmp_156, i32* %sob_x1_addr_155, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2149" st_id="80" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.76:25  %tmp_157 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_77, i32 %block_7_77) nounwind

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2150" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.76:26  %sob_y1_addr_155 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_76_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_155"/></StgValue>
</operation>

<operation id="2151" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.76:27  store i32 %tmp_157, i32* %sob_y1_addr_155, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2152" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.76:28  br label %80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2153" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.78:0  %tmp_10_78_0_1 = add i14 %phi_mul, 79

]]></Node>
<StgValue><ssdm name="tmp_10_78_0_1"/></StgValue>
</operation>

<operation id="2154" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.78:1  %tmp_11_78_0_1 = zext i14 %tmp_10_78_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_78_0_1"/></StgValue>
</operation>

<operation id="2155" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.78:2  %video_addr_156 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_78_0_1

]]></Node>
<StgValue><ssdm name="video_addr_156"/></StgValue>
</operation>

<operation id="2156" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.78:3  %block_1_78 = load i32* %video_addr_156, align 4

]]></Node>
<StgValue><ssdm name="block_1_78"/></StgValue>
</operation>

<operation id="2157" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.78:4  %tmp_10_78_2_1 = add i14 %phi_mul, 279

]]></Node>
<StgValue><ssdm name="tmp_10_78_2_1"/></StgValue>
</operation>

<operation id="2158" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.78:5  %tmp_11_78_2_1 = zext i14 %tmp_10_78_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_78_2_1"/></StgValue>
</operation>

<operation id="2159" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.78:6  %video_addr_157 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_78_2_1

]]></Node>
<StgValue><ssdm name="video_addr_157"/></StgValue>
</operation>

<operation id="2160" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.78:7  %block_7_78 = load i32* %video_addr_157, align 4

]]></Node>
<StgValue><ssdm name="block_7_78"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2161" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.78:3  %block_1_78 = load i32* %video_addr_156, align 4

]]></Node>
<StgValue><ssdm name="block_1_78"/></StgValue>
</operation>

<operation id="2162" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.78:7  %block_7_78 = load i32* %video_addr_157, align 4

]]></Node>
<StgValue><ssdm name="block_7_78"/></StgValue>
</operation>

<operation id="2163" st_id="81" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.78:8  %tmp_158 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_78, i32 %block_7_78) nounwind

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2164" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.78:9  %sob_x1_addr_157 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_77

]]></Node>
<StgValue><ssdm name="sob_x1_addr_157"/></StgValue>
</operation>

<operation id="2165" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.78:10  store i32 %tmp_158, i32* %sob_x1_addr_157, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2166" st_id="81" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.78:11  %tmp_159 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_78, i32 %block_7_78) nounwind

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2167" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.78:12  %sob_y1_addr_157 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_77

]]></Node>
<StgValue><ssdm name="sob_y1_addr_157"/></StgValue>
</operation>

<operation id="2168" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.78:13  store i32 %tmp_159, i32* %sob_y1_addr_157, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2169" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.78:14  %tmp_10_79_0_1 = add i14 %phi_mul, 80

]]></Node>
<StgValue><ssdm name="tmp_10_79_0_1"/></StgValue>
</operation>

<operation id="2170" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.78:15  %tmp_11_79_0_1 = zext i14 %tmp_10_79_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_79_0_1"/></StgValue>
</operation>

<operation id="2171" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.78:16  %video_addr_158 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_79_0_1

]]></Node>
<StgValue><ssdm name="video_addr_158"/></StgValue>
</operation>

<operation id="2172" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.78:17  %block_1_79 = load i32* %video_addr_158, align 4

]]></Node>
<StgValue><ssdm name="block_1_79"/></StgValue>
</operation>

<operation id="2173" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.78:18  %tmp_10_79_2_1 = add i14 %phi_mul, 280

]]></Node>
<StgValue><ssdm name="tmp_10_79_2_1"/></StgValue>
</operation>

<operation id="2174" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.78:19  %tmp_11_79_2_1 = zext i14 %tmp_10_79_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_79_2_1"/></StgValue>
</operation>

<operation id="2175" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.78:20  %video_addr_159 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_79_2_1

]]></Node>
<StgValue><ssdm name="video_addr_159"/></StgValue>
</operation>

<operation id="2176" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.78:21  %block_7_79 = load i32* %video_addr_159, align 4

]]></Node>
<StgValue><ssdm name="block_7_79"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2177" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.78:17  %block_1_79 = load i32* %video_addr_158, align 4

]]></Node>
<StgValue><ssdm name="block_1_79"/></StgValue>
</operation>

<operation id="2178" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.78:21  %block_7_79 = load i32* %video_addr_159, align 4

]]></Node>
<StgValue><ssdm name="block_7_79"/></StgValue>
</operation>

<operation id="2179" st_id="82" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.78:22  %tmp_160 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_79, i32 %block_7_79) nounwind

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2180" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.78:23  %sob_x1_addr_159 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_78_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_159"/></StgValue>
</operation>

<operation id="2181" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.78:24  store i32 %tmp_160, i32* %sob_x1_addr_159, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2182" st_id="82" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.78:25  %tmp_161 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_79, i32 %block_7_79) nounwind

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="2183" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.78:26  %sob_y1_addr_159 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_78_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_159"/></StgValue>
</operation>

<operation id="2184" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.78:27  store i32 %tmp_161, i32* %sob_y1_addr_159, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2185" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.78:28  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2186" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.80:0  %tmp_10_80_0_1 = add i14 %phi_mul, 81

]]></Node>
<StgValue><ssdm name="tmp_10_80_0_1"/></StgValue>
</operation>

<operation id="2187" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.80:1  %tmp_11_80_0_1 = zext i14 %tmp_10_80_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_80_0_1"/></StgValue>
</operation>

<operation id="2188" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.80:2  %video_addr_160 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_80_0_1

]]></Node>
<StgValue><ssdm name="video_addr_160"/></StgValue>
</operation>

<operation id="2189" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.80:3  %block_1_80 = load i32* %video_addr_160, align 4

]]></Node>
<StgValue><ssdm name="block_1_80"/></StgValue>
</operation>

<operation id="2190" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.80:4  %tmp_10_80_2_1 = add i14 %phi_mul, 281

]]></Node>
<StgValue><ssdm name="tmp_10_80_2_1"/></StgValue>
</operation>

<operation id="2191" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.80:5  %tmp_11_80_2_1 = zext i14 %tmp_10_80_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_80_2_1"/></StgValue>
</operation>

<operation id="2192" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.80:6  %video_addr_161 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_80_2_1

]]></Node>
<StgValue><ssdm name="video_addr_161"/></StgValue>
</operation>

<operation id="2193" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.80:7  %block_7_80 = load i32* %video_addr_161, align 4

]]></Node>
<StgValue><ssdm name="block_7_80"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2194" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.80:3  %block_1_80 = load i32* %video_addr_160, align 4

]]></Node>
<StgValue><ssdm name="block_1_80"/></StgValue>
</operation>

<operation id="2195" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.80:7  %block_7_80 = load i32* %video_addr_161, align 4

]]></Node>
<StgValue><ssdm name="block_7_80"/></StgValue>
</operation>

<operation id="2196" st_id="83" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.80:8  %tmp_162 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_80, i32 %block_7_80) nounwind

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="2197" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.80:9  %sob_x1_addr_161 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_79

]]></Node>
<StgValue><ssdm name="sob_x1_addr_161"/></StgValue>
</operation>

<operation id="2198" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.80:10  store i32 %tmp_162, i32* %sob_x1_addr_161, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2199" st_id="83" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.80:11  %tmp_163 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_80, i32 %block_7_80) nounwind

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="2200" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.80:12  %sob_y1_addr_161 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_79

]]></Node>
<StgValue><ssdm name="sob_y1_addr_161"/></StgValue>
</operation>

<operation id="2201" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.80:13  store i32 %tmp_163, i32* %sob_y1_addr_161, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2202" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.80:14  %tmp_10_81_0_1 = add i14 %phi_mul, 82

]]></Node>
<StgValue><ssdm name="tmp_10_81_0_1"/></StgValue>
</operation>

<operation id="2203" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.80:15  %tmp_11_81_0_1 = zext i14 %tmp_10_81_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_81_0_1"/></StgValue>
</operation>

<operation id="2204" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.80:16  %video_addr_162 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_81_0_1

]]></Node>
<StgValue><ssdm name="video_addr_162"/></StgValue>
</operation>

<operation id="2205" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.80:17  %block_1_81 = load i32* %video_addr_162, align 4

]]></Node>
<StgValue><ssdm name="block_1_81"/></StgValue>
</operation>

<operation id="2206" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.80:18  %tmp_10_81_2_1 = add i14 %phi_mul, 282

]]></Node>
<StgValue><ssdm name="tmp_10_81_2_1"/></StgValue>
</operation>

<operation id="2207" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.80:19  %tmp_11_81_2_1 = zext i14 %tmp_10_81_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_81_2_1"/></StgValue>
</operation>

<operation id="2208" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.80:20  %video_addr_163 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_81_2_1

]]></Node>
<StgValue><ssdm name="video_addr_163"/></StgValue>
</operation>

<operation id="2209" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.80:21  %block_7_81 = load i32* %video_addr_163, align 4

]]></Node>
<StgValue><ssdm name="block_7_81"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2210" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.80:17  %block_1_81 = load i32* %video_addr_162, align 4

]]></Node>
<StgValue><ssdm name="block_1_81"/></StgValue>
</operation>

<operation id="2211" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.80:21  %block_7_81 = load i32* %video_addr_163, align 4

]]></Node>
<StgValue><ssdm name="block_7_81"/></StgValue>
</operation>

<operation id="2212" st_id="84" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.80:22  %tmp_164 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_81, i32 %block_7_81) nounwind

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="2213" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.80:23  %sob_x1_addr_163 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_80_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_163"/></StgValue>
</operation>

<operation id="2214" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.80:24  store i32 %tmp_164, i32* %sob_x1_addr_163, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2215" st_id="84" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.80:25  %tmp_165 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_81, i32 %block_7_81) nounwind

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="2216" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.80:26  %sob_y1_addr_163 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_80_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_163"/></StgValue>
</operation>

<operation id="2217" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.80:27  store i32 %tmp_165, i32* %sob_y1_addr_163, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2218" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.80:28  br label %84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2219" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.82:0  %tmp_10_82_0_1 = add i14 %phi_mul, 83

]]></Node>
<StgValue><ssdm name="tmp_10_82_0_1"/></StgValue>
</operation>

<operation id="2220" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.82:1  %tmp_11_82_0_1 = zext i14 %tmp_10_82_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_82_0_1"/></StgValue>
</operation>

<operation id="2221" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.82:2  %video_addr_164 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_82_0_1

]]></Node>
<StgValue><ssdm name="video_addr_164"/></StgValue>
</operation>

<operation id="2222" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.82:3  %block_1_82 = load i32* %video_addr_164, align 4

]]></Node>
<StgValue><ssdm name="block_1_82"/></StgValue>
</operation>

<operation id="2223" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.82:4  %tmp_10_82_2_1 = add i14 %phi_mul, 283

]]></Node>
<StgValue><ssdm name="tmp_10_82_2_1"/></StgValue>
</operation>

<operation id="2224" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.82:5  %tmp_11_82_2_1 = zext i14 %tmp_10_82_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_82_2_1"/></StgValue>
</operation>

<operation id="2225" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.82:6  %video_addr_165 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_82_2_1

]]></Node>
<StgValue><ssdm name="video_addr_165"/></StgValue>
</operation>

<operation id="2226" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.82:7  %block_7_82 = load i32* %video_addr_165, align 4

]]></Node>
<StgValue><ssdm name="block_7_82"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2227" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.82:3  %block_1_82 = load i32* %video_addr_164, align 4

]]></Node>
<StgValue><ssdm name="block_1_82"/></StgValue>
</operation>

<operation id="2228" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.82:7  %block_7_82 = load i32* %video_addr_165, align 4

]]></Node>
<StgValue><ssdm name="block_7_82"/></StgValue>
</operation>

<operation id="2229" st_id="85" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.82:8  %tmp_166 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_82, i32 %block_7_82) nounwind

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="2230" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.82:9  %sob_x1_addr_165 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_81

]]></Node>
<StgValue><ssdm name="sob_x1_addr_165"/></StgValue>
</operation>

<operation id="2231" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.82:10  store i32 %tmp_166, i32* %sob_x1_addr_165, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2232" st_id="85" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.82:11  %tmp_167 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_82, i32 %block_7_82) nounwind

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2233" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.82:12  %sob_y1_addr_165 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_81

]]></Node>
<StgValue><ssdm name="sob_y1_addr_165"/></StgValue>
</operation>

<operation id="2234" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.82:13  store i32 %tmp_167, i32* %sob_y1_addr_165, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2235" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.82:14  %tmp_10_83_0_1 = add i14 %phi_mul, 84

]]></Node>
<StgValue><ssdm name="tmp_10_83_0_1"/></StgValue>
</operation>

<operation id="2236" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.82:15  %tmp_11_83_0_1 = zext i14 %tmp_10_83_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_83_0_1"/></StgValue>
</operation>

<operation id="2237" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.82:16  %video_addr_166 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_83_0_1

]]></Node>
<StgValue><ssdm name="video_addr_166"/></StgValue>
</operation>

<operation id="2238" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.82:17  %block_1_83 = load i32* %video_addr_166, align 4

]]></Node>
<StgValue><ssdm name="block_1_83"/></StgValue>
</operation>

<operation id="2239" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.82:18  %tmp_10_83_2_1 = add i14 %phi_mul, 284

]]></Node>
<StgValue><ssdm name="tmp_10_83_2_1"/></StgValue>
</operation>

<operation id="2240" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.82:19  %tmp_11_83_2_1 = zext i14 %tmp_10_83_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_83_2_1"/></StgValue>
</operation>

<operation id="2241" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.82:20  %video_addr_167 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_83_2_1

]]></Node>
<StgValue><ssdm name="video_addr_167"/></StgValue>
</operation>

<operation id="2242" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.82:21  %block_7_83 = load i32* %video_addr_167, align 4

]]></Node>
<StgValue><ssdm name="block_7_83"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2243" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.82:17  %block_1_83 = load i32* %video_addr_166, align 4

]]></Node>
<StgValue><ssdm name="block_1_83"/></StgValue>
</operation>

<operation id="2244" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.82:21  %block_7_83 = load i32* %video_addr_167, align 4

]]></Node>
<StgValue><ssdm name="block_7_83"/></StgValue>
</operation>

<operation id="2245" st_id="86" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.82:22  %tmp_168 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_83, i32 %block_7_83) nounwind

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2246" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.82:23  %sob_x1_addr_167 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_82_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_167"/></StgValue>
</operation>

<operation id="2247" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.82:24  store i32 %tmp_168, i32* %sob_x1_addr_167, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2248" st_id="86" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.82:25  %tmp_169 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_83, i32 %block_7_83) nounwind

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2249" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.82:26  %sob_y1_addr_167 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_82_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_167"/></StgValue>
</operation>

<operation id="2250" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.82:27  store i32 %tmp_169, i32* %sob_y1_addr_167, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2251" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.82:28  br label %86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2252" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.84:0  %tmp_10_84_0_1 = add i14 %phi_mul, 85

]]></Node>
<StgValue><ssdm name="tmp_10_84_0_1"/></StgValue>
</operation>

<operation id="2253" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.84:1  %tmp_11_84_0_1 = zext i14 %tmp_10_84_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_84_0_1"/></StgValue>
</operation>

<operation id="2254" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.84:2  %video_addr_168 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_84_0_1

]]></Node>
<StgValue><ssdm name="video_addr_168"/></StgValue>
</operation>

<operation id="2255" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.84:3  %block_1_84 = load i32* %video_addr_168, align 4

]]></Node>
<StgValue><ssdm name="block_1_84"/></StgValue>
</operation>

<operation id="2256" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.84:4  %tmp_10_84_2_1 = add i14 %phi_mul, 285

]]></Node>
<StgValue><ssdm name="tmp_10_84_2_1"/></StgValue>
</operation>

<operation id="2257" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.84:5  %tmp_11_84_2_1 = zext i14 %tmp_10_84_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_84_2_1"/></StgValue>
</operation>

<operation id="2258" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.84:6  %video_addr_169 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_84_2_1

]]></Node>
<StgValue><ssdm name="video_addr_169"/></StgValue>
</operation>

<operation id="2259" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.84:7  %block_7_84 = load i32* %video_addr_169, align 4

]]></Node>
<StgValue><ssdm name="block_7_84"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2260" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.84:3  %block_1_84 = load i32* %video_addr_168, align 4

]]></Node>
<StgValue><ssdm name="block_1_84"/></StgValue>
</operation>

<operation id="2261" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.84:7  %block_7_84 = load i32* %video_addr_169, align 4

]]></Node>
<StgValue><ssdm name="block_7_84"/></StgValue>
</operation>

<operation id="2262" st_id="87" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.84:8  %tmp_170 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_84, i32 %block_7_84) nounwind

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="2263" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.84:9  %sob_x1_addr_169 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_83

]]></Node>
<StgValue><ssdm name="sob_x1_addr_169"/></StgValue>
</operation>

<operation id="2264" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.84:10  store i32 %tmp_170, i32* %sob_x1_addr_169, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2265" st_id="87" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.84:11  %tmp_171 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_84, i32 %block_7_84) nounwind

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="2266" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.84:12  %sob_y1_addr_169 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_83

]]></Node>
<StgValue><ssdm name="sob_y1_addr_169"/></StgValue>
</operation>

<operation id="2267" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.84:13  store i32 %tmp_171, i32* %sob_y1_addr_169, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2268" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.84:14  %tmp_10_85_0_1 = add i14 %phi_mul, 86

]]></Node>
<StgValue><ssdm name="tmp_10_85_0_1"/></StgValue>
</operation>

<operation id="2269" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.84:15  %tmp_11_85_0_1 = zext i14 %tmp_10_85_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_85_0_1"/></StgValue>
</operation>

<operation id="2270" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.84:16  %video_addr_170 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_85_0_1

]]></Node>
<StgValue><ssdm name="video_addr_170"/></StgValue>
</operation>

<operation id="2271" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.84:17  %block_1_85 = load i32* %video_addr_170, align 4

]]></Node>
<StgValue><ssdm name="block_1_85"/></StgValue>
</operation>

<operation id="2272" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.84:18  %tmp_10_85_2_1 = add i14 %phi_mul, 286

]]></Node>
<StgValue><ssdm name="tmp_10_85_2_1"/></StgValue>
</operation>

<operation id="2273" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.84:19  %tmp_11_85_2_1 = zext i14 %tmp_10_85_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_85_2_1"/></StgValue>
</operation>

<operation id="2274" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.84:20  %video_addr_171 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_85_2_1

]]></Node>
<StgValue><ssdm name="video_addr_171"/></StgValue>
</operation>

<operation id="2275" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.84:21  %block_7_85 = load i32* %video_addr_171, align 4

]]></Node>
<StgValue><ssdm name="block_7_85"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2276" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.84:17  %block_1_85 = load i32* %video_addr_170, align 4

]]></Node>
<StgValue><ssdm name="block_1_85"/></StgValue>
</operation>

<operation id="2277" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.84:21  %block_7_85 = load i32* %video_addr_171, align 4

]]></Node>
<StgValue><ssdm name="block_7_85"/></StgValue>
</operation>

<operation id="2278" st_id="88" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.84:22  %tmp_172 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_85, i32 %block_7_85) nounwind

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="2279" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.84:23  %sob_x1_addr_171 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_84_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_171"/></StgValue>
</operation>

<operation id="2280" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.84:24  store i32 %tmp_172, i32* %sob_x1_addr_171, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2281" st_id="88" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.84:25  %tmp_173 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_85, i32 %block_7_85) nounwind

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2282" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.84:26  %sob_y1_addr_171 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_84_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_171"/></StgValue>
</operation>

<operation id="2283" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.84:27  store i32 %tmp_173, i32* %sob_y1_addr_171, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2284" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.84:28  br label %88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2285" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.86:0  %tmp_10_86_0_1 = add i14 %phi_mul, 87

]]></Node>
<StgValue><ssdm name="tmp_10_86_0_1"/></StgValue>
</operation>

<operation id="2286" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.86:1  %tmp_11_86_0_1 = zext i14 %tmp_10_86_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_86_0_1"/></StgValue>
</operation>

<operation id="2287" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.86:2  %video_addr_172 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_86_0_1

]]></Node>
<StgValue><ssdm name="video_addr_172"/></StgValue>
</operation>

<operation id="2288" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.86:3  %block_1_86 = load i32* %video_addr_172, align 4

]]></Node>
<StgValue><ssdm name="block_1_86"/></StgValue>
</operation>

<operation id="2289" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.86:4  %tmp_10_86_2_1 = add i14 %phi_mul, 287

]]></Node>
<StgValue><ssdm name="tmp_10_86_2_1"/></StgValue>
</operation>

<operation id="2290" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.86:5  %tmp_11_86_2_1 = zext i14 %tmp_10_86_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_86_2_1"/></StgValue>
</operation>

<operation id="2291" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.86:6  %video_addr_173 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_86_2_1

]]></Node>
<StgValue><ssdm name="video_addr_173"/></StgValue>
</operation>

<operation id="2292" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.86:7  %block_7_86 = load i32* %video_addr_173, align 4

]]></Node>
<StgValue><ssdm name="block_7_86"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2293" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.86:3  %block_1_86 = load i32* %video_addr_172, align 4

]]></Node>
<StgValue><ssdm name="block_1_86"/></StgValue>
</operation>

<operation id="2294" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.86:7  %block_7_86 = load i32* %video_addr_173, align 4

]]></Node>
<StgValue><ssdm name="block_7_86"/></StgValue>
</operation>

<operation id="2295" st_id="89" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.86:8  %tmp_174 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_86, i32 %block_7_86) nounwind

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="2296" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.86:9  %sob_x1_addr_173 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_85

]]></Node>
<StgValue><ssdm name="sob_x1_addr_173"/></StgValue>
</operation>

<operation id="2297" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.86:10  store i32 %tmp_174, i32* %sob_x1_addr_173, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2298" st_id="89" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.86:11  %tmp_175 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_86, i32 %block_7_86) nounwind

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="2299" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.86:12  %sob_y1_addr_173 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_85

]]></Node>
<StgValue><ssdm name="sob_y1_addr_173"/></StgValue>
</operation>

<operation id="2300" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.86:13  store i32 %tmp_175, i32* %sob_y1_addr_173, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2301" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.86:14  %tmp_10_87_0_1 = add i14 %phi_mul, 88

]]></Node>
<StgValue><ssdm name="tmp_10_87_0_1"/></StgValue>
</operation>

<operation id="2302" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.86:15  %tmp_11_87_0_1 = zext i14 %tmp_10_87_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_87_0_1"/></StgValue>
</operation>

<operation id="2303" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.86:16  %video_addr_174 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_87_0_1

]]></Node>
<StgValue><ssdm name="video_addr_174"/></StgValue>
</operation>

<operation id="2304" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.86:17  %block_1_87 = load i32* %video_addr_174, align 4

]]></Node>
<StgValue><ssdm name="block_1_87"/></StgValue>
</operation>

<operation id="2305" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.86:18  %tmp_10_87_2_1 = add i14 %phi_mul, 288

]]></Node>
<StgValue><ssdm name="tmp_10_87_2_1"/></StgValue>
</operation>

<operation id="2306" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.86:19  %tmp_11_87_2_1 = zext i14 %tmp_10_87_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_87_2_1"/></StgValue>
</operation>

<operation id="2307" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.86:20  %video_addr_175 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_87_2_1

]]></Node>
<StgValue><ssdm name="video_addr_175"/></StgValue>
</operation>

<operation id="2308" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.86:21  %block_7_87 = load i32* %video_addr_175, align 4

]]></Node>
<StgValue><ssdm name="block_7_87"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2309" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.86:17  %block_1_87 = load i32* %video_addr_174, align 4

]]></Node>
<StgValue><ssdm name="block_1_87"/></StgValue>
</operation>

<operation id="2310" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.86:21  %block_7_87 = load i32* %video_addr_175, align 4

]]></Node>
<StgValue><ssdm name="block_7_87"/></StgValue>
</operation>

<operation id="2311" st_id="90" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.86:22  %tmp_176 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_87, i32 %block_7_87) nounwind

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="2312" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.86:23  %sob_x1_addr_175 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_86_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_175"/></StgValue>
</operation>

<operation id="2313" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.86:24  store i32 %tmp_176, i32* %sob_x1_addr_175, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2314" st_id="90" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.86:25  %tmp_177 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_87, i32 %block_7_87) nounwind

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2315" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.86:26  %sob_y1_addr_175 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_86_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_175"/></StgValue>
</operation>

<operation id="2316" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.86:27  store i32 %tmp_177, i32* %sob_y1_addr_175, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2317" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.86:28  br label %90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2318" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.88:0  %tmp_10_88_0_1 = add i14 %phi_mul, 89

]]></Node>
<StgValue><ssdm name="tmp_10_88_0_1"/></StgValue>
</operation>

<operation id="2319" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.88:1  %tmp_11_88_0_1 = zext i14 %tmp_10_88_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_88_0_1"/></StgValue>
</operation>

<operation id="2320" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.88:2  %video_addr_176 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_88_0_1

]]></Node>
<StgValue><ssdm name="video_addr_176"/></StgValue>
</operation>

<operation id="2321" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.88:3  %block_1_88 = load i32* %video_addr_176, align 4

]]></Node>
<StgValue><ssdm name="block_1_88"/></StgValue>
</operation>

<operation id="2322" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.88:4  %tmp_10_88_2_1 = add i14 %phi_mul, 289

]]></Node>
<StgValue><ssdm name="tmp_10_88_2_1"/></StgValue>
</operation>

<operation id="2323" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.88:5  %tmp_11_88_2_1 = zext i14 %tmp_10_88_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_88_2_1"/></StgValue>
</operation>

<operation id="2324" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.88:6  %video_addr_177 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_88_2_1

]]></Node>
<StgValue><ssdm name="video_addr_177"/></StgValue>
</operation>

<operation id="2325" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.88:7  %block_7_88 = load i32* %video_addr_177, align 4

]]></Node>
<StgValue><ssdm name="block_7_88"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2326" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.88:3  %block_1_88 = load i32* %video_addr_176, align 4

]]></Node>
<StgValue><ssdm name="block_1_88"/></StgValue>
</operation>

<operation id="2327" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.88:7  %block_7_88 = load i32* %video_addr_177, align 4

]]></Node>
<StgValue><ssdm name="block_7_88"/></StgValue>
</operation>

<operation id="2328" st_id="91" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.88:8  %tmp_178 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_88, i32 %block_7_88) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2329" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.88:9  %sob_x1_addr_177 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_87

]]></Node>
<StgValue><ssdm name="sob_x1_addr_177"/></StgValue>
</operation>

<operation id="2330" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.88:10  store i32 %tmp_178, i32* %sob_x1_addr_177, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2331" st_id="91" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.88:11  %tmp_179 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_88, i32 %block_7_88) nounwind

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2332" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.88:12  %sob_y1_addr_177 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_87

]]></Node>
<StgValue><ssdm name="sob_y1_addr_177"/></StgValue>
</operation>

<operation id="2333" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.88:13  store i32 %tmp_179, i32* %sob_y1_addr_177, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2334" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.88:14  %tmp_10_89_0_1 = add i14 %phi_mul, 90

]]></Node>
<StgValue><ssdm name="tmp_10_89_0_1"/></StgValue>
</operation>

<operation id="2335" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.88:15  %tmp_11_89_0_1 = zext i14 %tmp_10_89_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_89_0_1"/></StgValue>
</operation>

<operation id="2336" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.88:16  %video_addr_178 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_89_0_1

]]></Node>
<StgValue><ssdm name="video_addr_178"/></StgValue>
</operation>

<operation id="2337" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.88:17  %block_1_89 = load i32* %video_addr_178, align 4

]]></Node>
<StgValue><ssdm name="block_1_89"/></StgValue>
</operation>

<operation id="2338" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.88:18  %tmp_10_89_2_1 = add i14 %phi_mul, 290

]]></Node>
<StgValue><ssdm name="tmp_10_89_2_1"/></StgValue>
</operation>

<operation id="2339" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.88:19  %tmp_11_89_2_1 = zext i14 %tmp_10_89_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_89_2_1"/></StgValue>
</operation>

<operation id="2340" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.88:20  %video_addr_179 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_89_2_1

]]></Node>
<StgValue><ssdm name="video_addr_179"/></StgValue>
</operation>

<operation id="2341" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.88:21  %block_7_89 = load i32* %video_addr_179, align 4

]]></Node>
<StgValue><ssdm name="block_7_89"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2342" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.88:17  %block_1_89 = load i32* %video_addr_178, align 4

]]></Node>
<StgValue><ssdm name="block_1_89"/></StgValue>
</operation>

<operation id="2343" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.88:21  %block_7_89 = load i32* %video_addr_179, align 4

]]></Node>
<StgValue><ssdm name="block_7_89"/></StgValue>
</operation>

<operation id="2344" st_id="92" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.88:22  %tmp_180 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_89, i32 %block_7_89) nounwind

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="2345" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.88:23  %sob_x1_addr_179 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_88_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_179"/></StgValue>
</operation>

<operation id="2346" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.88:24  store i32 %tmp_180, i32* %sob_x1_addr_179, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2347" st_id="92" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.88:25  %tmp_181 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_89, i32 %block_7_89) nounwind

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2348" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.88:26  %sob_y1_addr_179 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_88_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_179"/></StgValue>
</operation>

<operation id="2349" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.88:27  store i32 %tmp_181, i32* %sob_y1_addr_179, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2350" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.88:28  br label %92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2351" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.90:0  %tmp_10_90_0_1 = add i14 %phi_mul, 91

]]></Node>
<StgValue><ssdm name="tmp_10_90_0_1"/></StgValue>
</operation>

<operation id="2352" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.90:1  %tmp_11_90_0_1 = zext i14 %tmp_10_90_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_90_0_1"/></StgValue>
</operation>

<operation id="2353" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.90:2  %video_addr_180 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_90_0_1

]]></Node>
<StgValue><ssdm name="video_addr_180"/></StgValue>
</operation>

<operation id="2354" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.90:3  %block_1_90 = load i32* %video_addr_180, align 4

]]></Node>
<StgValue><ssdm name="block_1_90"/></StgValue>
</operation>

<operation id="2355" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.90:4  %tmp_10_90_2_1 = add i14 %phi_mul, 291

]]></Node>
<StgValue><ssdm name="tmp_10_90_2_1"/></StgValue>
</operation>

<operation id="2356" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.90:5  %tmp_11_90_2_1 = zext i14 %tmp_10_90_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_90_2_1"/></StgValue>
</operation>

<operation id="2357" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.90:6  %video_addr_181 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_90_2_1

]]></Node>
<StgValue><ssdm name="video_addr_181"/></StgValue>
</operation>

<operation id="2358" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.90:7  %block_7_90 = load i32* %video_addr_181, align 4

]]></Node>
<StgValue><ssdm name="block_7_90"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2359" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.90:3  %block_1_90 = load i32* %video_addr_180, align 4

]]></Node>
<StgValue><ssdm name="block_1_90"/></StgValue>
</operation>

<operation id="2360" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.90:7  %block_7_90 = load i32* %video_addr_181, align 4

]]></Node>
<StgValue><ssdm name="block_7_90"/></StgValue>
</operation>

<operation id="2361" st_id="93" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.90:8  %tmp_182 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_90, i32 %block_7_90) nounwind

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2362" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.90:9  %sob_x1_addr_181 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_89

]]></Node>
<StgValue><ssdm name="sob_x1_addr_181"/></StgValue>
</operation>

<operation id="2363" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.90:10  store i32 %tmp_182, i32* %sob_x1_addr_181, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2364" st_id="93" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.90:11  %tmp_183 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_90, i32 %block_7_90) nounwind

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2365" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.90:12  %sob_y1_addr_181 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_89

]]></Node>
<StgValue><ssdm name="sob_y1_addr_181"/></StgValue>
</operation>

<operation id="2366" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.90:13  store i32 %tmp_183, i32* %sob_y1_addr_181, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2367" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.90:14  %tmp_10_91_0_1 = add i14 %phi_mul, 92

]]></Node>
<StgValue><ssdm name="tmp_10_91_0_1"/></StgValue>
</operation>

<operation id="2368" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.90:15  %tmp_11_91_0_1 = zext i14 %tmp_10_91_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_91_0_1"/></StgValue>
</operation>

<operation id="2369" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.90:16  %video_addr_182 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_91_0_1

]]></Node>
<StgValue><ssdm name="video_addr_182"/></StgValue>
</operation>

<operation id="2370" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.90:17  %block_1_91 = load i32* %video_addr_182, align 4

]]></Node>
<StgValue><ssdm name="block_1_91"/></StgValue>
</operation>

<operation id="2371" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.90:18  %tmp_10_91_2_1 = add i14 %phi_mul, 292

]]></Node>
<StgValue><ssdm name="tmp_10_91_2_1"/></StgValue>
</operation>

<operation id="2372" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.90:19  %tmp_11_91_2_1 = zext i14 %tmp_10_91_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_91_2_1"/></StgValue>
</operation>

<operation id="2373" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.90:20  %video_addr_183 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_91_2_1

]]></Node>
<StgValue><ssdm name="video_addr_183"/></StgValue>
</operation>

<operation id="2374" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.90:21  %block_7_91 = load i32* %video_addr_183, align 4

]]></Node>
<StgValue><ssdm name="block_7_91"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2375" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.90:17  %block_1_91 = load i32* %video_addr_182, align 4

]]></Node>
<StgValue><ssdm name="block_1_91"/></StgValue>
</operation>

<operation id="2376" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.90:21  %block_7_91 = load i32* %video_addr_183, align 4

]]></Node>
<StgValue><ssdm name="block_7_91"/></StgValue>
</operation>

<operation id="2377" st_id="94" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.90:22  %tmp_184 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_91, i32 %block_7_91) nounwind

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="2378" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.90:23  %sob_x1_addr_183 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_90_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_183"/></StgValue>
</operation>

<operation id="2379" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.90:24  store i32 %tmp_184, i32* %sob_x1_addr_183, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2380" st_id="94" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.90:25  %tmp_185 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_91, i32 %block_7_91) nounwind

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2381" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.90:26  %sob_y1_addr_183 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_90_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_183"/></StgValue>
</operation>

<operation id="2382" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.90:27  store i32 %tmp_185, i32* %sob_y1_addr_183, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2383" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.90:28  br label %94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2384" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.92:0  %tmp_10_92_0_1 = add i14 %phi_mul, 93

]]></Node>
<StgValue><ssdm name="tmp_10_92_0_1"/></StgValue>
</operation>

<operation id="2385" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.92:1  %tmp_11_92_0_1 = zext i14 %tmp_10_92_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_92_0_1"/></StgValue>
</operation>

<operation id="2386" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.92:2  %video_addr_184 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_92_0_1

]]></Node>
<StgValue><ssdm name="video_addr_184"/></StgValue>
</operation>

<operation id="2387" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.92:3  %block_1_92 = load i32* %video_addr_184, align 4

]]></Node>
<StgValue><ssdm name="block_1_92"/></StgValue>
</operation>

<operation id="2388" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.92:4  %tmp_10_92_2_1 = add i14 %phi_mul, 293

]]></Node>
<StgValue><ssdm name="tmp_10_92_2_1"/></StgValue>
</operation>

<operation id="2389" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.92:5  %tmp_11_92_2_1 = zext i14 %tmp_10_92_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_92_2_1"/></StgValue>
</operation>

<operation id="2390" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.92:6  %video_addr_185 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_92_2_1

]]></Node>
<StgValue><ssdm name="video_addr_185"/></StgValue>
</operation>

<operation id="2391" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.92:7  %block_7_92 = load i32* %video_addr_185, align 4

]]></Node>
<StgValue><ssdm name="block_7_92"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2392" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.92:3  %block_1_92 = load i32* %video_addr_184, align 4

]]></Node>
<StgValue><ssdm name="block_1_92"/></StgValue>
</operation>

<operation id="2393" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.92:7  %block_7_92 = load i32* %video_addr_185, align 4

]]></Node>
<StgValue><ssdm name="block_7_92"/></StgValue>
</operation>

<operation id="2394" st_id="95" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.92:8  %tmp_186 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_92, i32 %block_7_92) nounwind

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2395" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.92:9  %sob_x1_addr_185 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_91

]]></Node>
<StgValue><ssdm name="sob_x1_addr_185"/></StgValue>
</operation>

<operation id="2396" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.92:10  store i32 %tmp_186, i32* %sob_x1_addr_185, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2397" st_id="95" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.92:11  %tmp_187 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_92, i32 %block_7_92) nounwind

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2398" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.92:12  %sob_y1_addr_185 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_91

]]></Node>
<StgValue><ssdm name="sob_y1_addr_185"/></StgValue>
</operation>

<operation id="2399" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.92:13  store i32 %tmp_187, i32* %sob_y1_addr_185, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2400" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.92:14  %tmp_10_93_0_1 = add i14 %phi_mul, 94

]]></Node>
<StgValue><ssdm name="tmp_10_93_0_1"/></StgValue>
</operation>

<operation id="2401" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.92:15  %tmp_11_93_0_1 = zext i14 %tmp_10_93_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_93_0_1"/></StgValue>
</operation>

<operation id="2402" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.92:16  %video_addr_186 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_93_0_1

]]></Node>
<StgValue><ssdm name="video_addr_186"/></StgValue>
</operation>

<operation id="2403" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.92:17  %block_1_93 = load i32* %video_addr_186, align 4

]]></Node>
<StgValue><ssdm name="block_1_93"/></StgValue>
</operation>

<operation id="2404" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.92:18  %tmp_10_93_2_1 = add i14 %phi_mul, 294

]]></Node>
<StgValue><ssdm name="tmp_10_93_2_1"/></StgValue>
</operation>

<operation id="2405" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.92:19  %tmp_11_93_2_1 = zext i14 %tmp_10_93_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_93_2_1"/></StgValue>
</operation>

<operation id="2406" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.92:20  %video_addr_187 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_93_2_1

]]></Node>
<StgValue><ssdm name="video_addr_187"/></StgValue>
</operation>

<operation id="2407" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.92:21  %block_7_93 = load i32* %video_addr_187, align 4

]]></Node>
<StgValue><ssdm name="block_7_93"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2408" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.92:17  %block_1_93 = load i32* %video_addr_186, align 4

]]></Node>
<StgValue><ssdm name="block_1_93"/></StgValue>
</operation>

<operation id="2409" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.92:21  %block_7_93 = load i32* %video_addr_187, align 4

]]></Node>
<StgValue><ssdm name="block_7_93"/></StgValue>
</operation>

<operation id="2410" st_id="96" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.92:22  %tmp_188 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_93, i32 %block_7_93) nounwind

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="2411" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.92:23  %sob_x1_addr_187 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_92_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_187"/></StgValue>
</operation>

<operation id="2412" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.92:24  store i32 %tmp_188, i32* %sob_x1_addr_187, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2413" st_id="96" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.92:25  %tmp_189 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_93, i32 %block_7_93) nounwind

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2414" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.92:26  %sob_y1_addr_187 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_92_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_187"/></StgValue>
</operation>

<operation id="2415" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.92:27  store i32 %tmp_189, i32* %sob_y1_addr_187, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2416" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.92:28  br label %96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2417" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.94:0  %tmp_10_94_0_1 = add i14 %phi_mul, 95

]]></Node>
<StgValue><ssdm name="tmp_10_94_0_1"/></StgValue>
</operation>

<operation id="2418" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.94:1  %tmp_11_94_0_1 = zext i14 %tmp_10_94_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_94_0_1"/></StgValue>
</operation>

<operation id="2419" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.94:2  %video_addr_188 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_94_0_1

]]></Node>
<StgValue><ssdm name="video_addr_188"/></StgValue>
</operation>

<operation id="2420" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.94:3  %block_1_94 = load i32* %video_addr_188, align 4

]]></Node>
<StgValue><ssdm name="block_1_94"/></StgValue>
</operation>

<operation id="2421" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.94:4  %tmp_10_94_2_1 = add i14 %phi_mul, 295

]]></Node>
<StgValue><ssdm name="tmp_10_94_2_1"/></StgValue>
</operation>

<operation id="2422" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.94:5  %tmp_11_94_2_1 = zext i14 %tmp_10_94_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_94_2_1"/></StgValue>
</operation>

<operation id="2423" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.94:6  %video_addr_189 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_94_2_1

]]></Node>
<StgValue><ssdm name="video_addr_189"/></StgValue>
</operation>

<operation id="2424" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.94:7  %block_7_94 = load i32* %video_addr_189, align 4

]]></Node>
<StgValue><ssdm name="block_7_94"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2425" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.94:3  %block_1_94 = load i32* %video_addr_188, align 4

]]></Node>
<StgValue><ssdm name="block_1_94"/></StgValue>
</operation>

<operation id="2426" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.94:7  %block_7_94 = load i32* %video_addr_189, align 4

]]></Node>
<StgValue><ssdm name="block_7_94"/></StgValue>
</operation>

<operation id="2427" st_id="97" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.94:8  %tmp_190 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_94, i32 %block_7_94) nounwind

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="2428" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.94:9  %sob_x1_addr_189 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_93

]]></Node>
<StgValue><ssdm name="sob_x1_addr_189"/></StgValue>
</operation>

<operation id="2429" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.94:10  store i32 %tmp_190, i32* %sob_x1_addr_189, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2430" st_id="97" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.94:11  %tmp_191 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_94, i32 %block_7_94) nounwind

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="2431" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.94:12  %sob_y1_addr_189 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_93

]]></Node>
<StgValue><ssdm name="sob_y1_addr_189"/></StgValue>
</operation>

<operation id="2432" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.94:13  store i32 %tmp_191, i32* %sob_y1_addr_189, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2433" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.94:14  %tmp_10_95_0_1 = add i14 %phi_mul, 96

]]></Node>
<StgValue><ssdm name="tmp_10_95_0_1"/></StgValue>
</operation>

<operation id="2434" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.94:15  %tmp_11_95_0_1 = zext i14 %tmp_10_95_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_95_0_1"/></StgValue>
</operation>

<operation id="2435" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.94:16  %video_addr_190 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_95_0_1

]]></Node>
<StgValue><ssdm name="video_addr_190"/></StgValue>
</operation>

<operation id="2436" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.94:17  %block_1_95 = load i32* %video_addr_190, align 4

]]></Node>
<StgValue><ssdm name="block_1_95"/></StgValue>
</operation>

<operation id="2437" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.94:18  %tmp_10_95_2_1 = add i14 %phi_mul, 296

]]></Node>
<StgValue><ssdm name="tmp_10_95_2_1"/></StgValue>
</operation>

<operation id="2438" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.94:19  %tmp_11_95_2_1 = zext i14 %tmp_10_95_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_95_2_1"/></StgValue>
</operation>

<operation id="2439" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.94:20  %video_addr_191 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_95_2_1

]]></Node>
<StgValue><ssdm name="video_addr_191"/></StgValue>
</operation>

<operation id="2440" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.94:21  %block_7_95 = load i32* %video_addr_191, align 4

]]></Node>
<StgValue><ssdm name="block_7_95"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2441" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.94:17  %block_1_95 = load i32* %video_addr_190, align 4

]]></Node>
<StgValue><ssdm name="block_1_95"/></StgValue>
</operation>

<operation id="2442" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.94:21  %block_7_95 = load i32* %video_addr_191, align 4

]]></Node>
<StgValue><ssdm name="block_7_95"/></StgValue>
</operation>

<operation id="2443" st_id="98" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.94:22  %tmp_192 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_95, i32 %block_7_95) nounwind

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="2444" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.94:23  %sob_x1_addr_191 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_94_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_191"/></StgValue>
</operation>

<operation id="2445" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.94:24  store i32 %tmp_192, i32* %sob_x1_addr_191, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2446" st_id="98" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.94:25  %tmp_193 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_95, i32 %block_7_95) nounwind

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="2447" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.94:26  %sob_y1_addr_191 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_94_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_191"/></StgValue>
</operation>

<operation id="2448" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.94:27  store i32 %tmp_193, i32* %sob_y1_addr_191, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2449" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.94:28  br label %98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2450" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.96:0  %tmp_10_96_0_1 = add i14 %phi_mul, 97

]]></Node>
<StgValue><ssdm name="tmp_10_96_0_1"/></StgValue>
</operation>

<operation id="2451" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.96:1  %tmp_11_96_0_1 = zext i14 %tmp_10_96_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_96_0_1"/></StgValue>
</operation>

<operation id="2452" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.96:2  %video_addr_192 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_96_0_1

]]></Node>
<StgValue><ssdm name="video_addr_192"/></StgValue>
</operation>

<operation id="2453" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.96:3  %block_1_96 = load i32* %video_addr_192, align 4

]]></Node>
<StgValue><ssdm name="block_1_96"/></StgValue>
</operation>

<operation id="2454" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.96:4  %tmp_10_96_2_1 = add i14 %phi_mul, 297

]]></Node>
<StgValue><ssdm name="tmp_10_96_2_1"/></StgValue>
</operation>

<operation id="2455" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.96:5  %tmp_11_96_2_1 = zext i14 %tmp_10_96_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_96_2_1"/></StgValue>
</operation>

<operation id="2456" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.96:6  %video_addr_193 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_96_2_1

]]></Node>
<StgValue><ssdm name="video_addr_193"/></StgValue>
</operation>

<operation id="2457" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.96:7  %block_7_96 = load i32* %video_addr_193, align 4

]]></Node>
<StgValue><ssdm name="block_7_96"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2458" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2647">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="2459" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2647">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2460" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2647">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2461" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2647">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %next_mul = add i14 %phi_mul, 100

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="2462" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.96:3  %block_1_96 = load i32* %video_addr_192, align 4

]]></Node>
<StgValue><ssdm name="block_1_96"/></StgValue>
</operation>

<operation id="2463" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.96:7  %block_7_96 = load i32* %video_addr_193, align 4

]]></Node>
<StgValue><ssdm name="block_7_96"/></StgValue>
</operation>

<operation id="2464" st_id="99" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.96:8  %tmp_194 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_96, i32 %block_7_96) nounwind

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="2465" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.96:9  %sob_x1_addr_193 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_5_95

]]></Node>
<StgValue><ssdm name="sob_x1_addr_193"/></StgValue>
</operation>

<operation id="2466" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.96:10  store i32 %tmp_194, i32* %sob_x1_addr_193, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2467" st_id="99" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.96:11  %tmp_195 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_96, i32 %block_7_96) nounwind

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="2468" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.96:12  %sob_y1_addr_193 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_5_95

]]></Node>
<StgValue><ssdm name="sob_y1_addr_193"/></StgValue>
</operation>

<operation id="2469" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.96:13  store i32 %tmp_195, i32* %sob_y1_addr_193, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2470" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.96:14  %tmp_10_97_0_1 = add i14 %phi_mul, 98

]]></Node>
<StgValue><ssdm name="tmp_10_97_0_1"/></StgValue>
</operation>

<operation id="2471" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.96:15  %tmp_11_97_0_1 = zext i14 %tmp_10_97_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_97_0_1"/></StgValue>
</operation>

<operation id="2472" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.96:16  %video_addr_194 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_97_0_1

]]></Node>
<StgValue><ssdm name="video_addr_194"/></StgValue>
</operation>

<operation id="2473" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.96:17  %block_1_97 = load i32* %video_addr_194, align 4

]]></Node>
<StgValue><ssdm name="block_1_97"/></StgValue>
</operation>

<operation id="2474" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.96:18  %tmp_10_97_2_1 = add i14 %phi_mul, 298

]]></Node>
<StgValue><ssdm name="tmp_10_97_2_1"/></StgValue>
</operation>

<operation id="2475" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader.96:19  %tmp_11_97_2_1 = zext i14 %tmp_10_97_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_97_2_1"/></StgValue>
</operation>

<operation id="2476" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.96:20  %video_addr_195 = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_11_97_2_1

]]></Node>
<StgValue><ssdm name="video_addr_195"/></StgValue>
</operation>

<operation id="2477" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.96:21  %block_7_97 = load i32* %video_addr_195, align 4

]]></Node>
<StgValue><ssdm name="block_7_97"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2478" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2999">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.96:17  %block_1_97 = load i32* %video_addr_194, align 4

]]></Node>
<StgValue><ssdm name="block_1_97"/></StgValue>
</operation>

<operation id="2479" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2999">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="32" op_0_bw="14">
<![CDATA[
.preheader.preheader.96:21  %block_7_97 = load i32* %video_addr_195, align 4

]]></Node>
<StgValue><ssdm name="block_7_97"/></StgValue>
</operation>

<operation id="2480" st_id="100" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2999">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.96:22  %tmp_196 = call fastcc i32 @convolution(i3 0, i4 0, i32 %block_1_97, i32 %block_7_97) nounwind

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="2481" st_id="100" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2999">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader.96:25  %tmp_197 = call fastcc i32 @convolution(i3 -2, i4 2, i32 %block_1_97, i32 %block_7_97) nounwind

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">
</state>

<state id="102" st_id="102">
</state>

<state id="103" st_id="103">
</state>

<state id="104" st_id="104">
</state>

<state id="105" st_id="105">
</state>

<state id="106" st_id="106">
</state>

<state id="107" st_id="107">
</state>

<state id="108" st_id="108">
</state>

<state id="109" st_id="109">
</state>

<state id="110" st_id="110">
</state>

<state id="111" st_id="111">
</state>

<state id="112" st_id="112">
</state>

<state id="113" st_id="113">
</state>

<state id="114" st_id="114">
</state>

<state id="115" st_id="115">
</state>

<state id="116" st_id="116">
</state>

<state id="117" st_id="117">
</state>

<state id="118" st_id="118">
</state>

<state id="119" st_id="119">
</state>

<state id="120" st_id="120">
</state>

<state id="121" st_id="121">
</state>

<state id="122" st_id="122">
</state>

<state id="123" st_id="123">
</state>

<state id="124" st_id="124">
</state>

<state id="125" st_id="125">
</state>

<state id="126" st_id="126">
</state>

<state id="127" st_id="127">
</state>

<state id="128" st_id="128">
</state>

<state id="129" st_id="129">
</state>

<state id="130" st_id="130">
</state>

<state id="131" st_id="131">
</state>

<state id="132" st_id="132">
</state>

<state id="133" st_id="133">
</state>

<state id="134" st_id="134">
</state>

<state id="135" st_id="135">
</state>

<state id="136" st_id="136">
</state>

<state id="137" st_id="137">
</state>

<state id="138" st_id="138">
</state>

<state id="139" st_id="139">
</state>

<state id="140" st_id="140">
</state>

<state id="141" st_id="141">
</state>

<state id="142" st_id="142">
</state>

<state id="143" st_id="143">
</state>

<state id="144" st_id="144">
</state>

<state id="145" st_id="145">
</state>

<state id="146" st_id="146">
</state>

<state id="147" st_id="147">
</state>

<state id="148" st_id="148">
</state>

<state id="149" st_id="149">
</state>

<state id="150" st_id="150">
</state>

<state id="151" st_id="151">

<operation id="2482" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2999">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.96:23  %sob_x1_addr_195 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_11_96_0_1

]]></Node>
<StgValue><ssdm name="sob_x1_addr_195"/></StgValue>
</operation>

<operation id="2483" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2999">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.96:24  store i32 %tmp_196, i32* %sob_x1_addr_195, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2484" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2999">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.96:26  %sob_y1_addr_195 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_11_96_0_1

]]></Node>
<StgValue><ssdm name="sob_y1_addr_195"/></StgValue>
</operation>

<operation id="2485" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2999">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.preheader.96:27  store i32 %tmp_197, i32* %sob_y1_addr_195, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2486" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2999">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.96:28  br label %100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2487" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3050">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
