// STD Cell and I/O Pad etc. (macros not included)


//-v ../../SAED32_EDK/lib/stdcell_rvt/verilog/saed32nm.v
//-v ../../SAED32_EDK/lib/io_std/verilog/saed32nm_io_wb.v
//-v ../../SAED32_EDK/lib/sram/verilog/saed32sram.v

-sourcelibfile ../../SAED32_EDK/lib/io_std/verilog/saed32nm_io_wb.v
//-sourcelibext   .v
//--sourcelibdir ../../SAED32_EDK/lib/io_std/verilog
//--include ../../SAED32_EDK/lib/io_std/verilog

