# 9.7.16.10.5.6. Layout F (M = 64 + non .ws mode)

###### 9.7.16.10.5.6. [Layout F (M = 64 + non .ws mode)](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-data-path-layout-f)[](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-data-path-layout-f "Permalink to this headline")

Layout organization for M = 64 + non .ws mode is shown in
[Figure 215](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-data-path-layout-f1).

![_images/tcgen05-data-path-layout-f1.png](./ptx_files/tcgen05-data-path-layout-f1.png)


Figure 215 Layout organization for M = 64 + non .ws mode[](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-data-path-layout-f1 "Permalink to this image")

Addresses for the above region to be used in `tcgen05.ld` / `tcgen05.st`
is shown in [Figure 216](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-data-path-layout-f2)

![_images/tcgen05-data-path-layout-f2.png](./ptx_files/tcgen05-data-path-layout-f2.png)


Figure 216 Addresses to use in `tcgen05.ld` / `tcgen05.st`[](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-data-path-layout-f2 "Permalink to this image")