
*** Running vivado
    with args -log n4fpga.vds -m64 -mode batch -messageDb vivado.pb -notrace -source n4fpga.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source n4fpga.tcl -notrace
Command: synth_design -top n4fpga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Synth 8-2507] parameter declaration becomes local in debounce with formal parameter declaration list [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:46]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 297.484 ; gain = 126.168
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'n4fpga' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:31]
	Parameter SIMULATE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kybrd_if' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/non_pico_keybrd/kybrd_if.v:23]
INFO: [Synth 8-638] synthesizing module 'PS2Receiver' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/non_pico_keybrd/kbrd.v:23]
INFO: [Synth 8-638] synthesizing module 'debouncer' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/non_pico_keybrd/debouncer.v:23]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/non_pico_keybrd/debouncer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/non_pico_keybrd/kbrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'PS2Receiver' (2#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/non_pico_keybrd/kbrd.v:23]
INFO: [Synth 8-256] done synthesizing module 'kybrd_if' (3#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/non_pico_keybrd/kybrd_if.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'debounce' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:24]
	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer 
	Parameter pb0_in bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:103]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:107]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:111]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:113]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:115]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:116]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:117]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:118]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:123]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:124]
INFO: [Synth 8-155] case statement is not full and has no default [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:125]
INFO: [Synth 8-256] done synthesizing module 'debounce' (5#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/debounce.v:24]
INFO: [Synth 8-638] synthesizing module 'sevensegment' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/sevensegment.v:35]
	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer 
	Parameter digit1 bound to: 8'b11111110 
	Parameter digit2 bound to: 8'b11111101 
	Parameter digit3 bound to: 8'b11111011 
	Parameter digit4 bound to: 8'b11110111 
	Parameter digit5 bound to: 8'b11101111 
	Parameter digit6 bound to: 8'b11011111 
	Parameter digit7 bound to: 8'b10111111 
	Parameter digit8 bound to: 8'b01111111 
INFO: [Synth 8-638] synthesizing module 'Digit' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/sevensegment.v:196]
	Parameter zero bound to: 7'b1000000 
	Parameter one bound to: 7'b1111001 
	Parameter two bound to: 7'b0100100 
	Parameter three bound to: 7'b0110000 
	Parameter four bound to: 7'b0011001 
	Parameter five bound to: 7'b0010010 
	Parameter six bound to: 7'b0000010 
	Parameter seven bound to: 7'b1111000 
	Parameter eight bound to: 7'b0000000 
	Parameter nine bound to: 7'b0010000 
	Parameter A bound to: 7'b0001000 
	Parameter B bound to: 7'b0000011 
	Parameter C bound to: 7'b1000110 
	Parameter D bound to: 7'b0100001 
	Parameter E bound to: 7'b0000110 
	Parameter F bound to: 7'b0001110 
	Parameter seg_a bound to: 7'b1111110 
	Parameter seg_b bound to: 7'b1111101 
	Parameter seg_c bound to: 7'b1111011 
	Parameter seg_d bound to: 7'b1110111 
	Parameter seg_e bound to: 7'b1101111 
	Parameter seg_f bound to: 7'b1011111 
	Parameter seg_g bound to: 7'b0111111 
	Parameter upH bound to: 7'b0001001 
	Parameter upL bound to: 7'b1000111 
	Parameter upR bound to: 7'b0001000 
	Parameter lol bound to: 7'b1001111 
	Parameter lor bound to: 7'b0101111 
	Parameter blank bound to: 7'b1111111 
INFO: [Synth 8-256] done synthesizing module 'Digit' (6#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/sevensegment.v:196]
INFO: [Synth 8-256] done synthesizing module 'sevensegment' (7#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/sevensegment.v:35]
WARNING: [Synth 8-350] instance 'SSB' of module 'sevensegment' requires 14 connections, but only 13 given [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:268]
INFO: [Synth 8-638] synthesizing module 'dtg' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part2/dtg.v:29]
	Parameter HORIZ_PIXELS bound to: 512 - type: integer 
	Parameter HCNT_MAX bound to: 799 - type: integer 
	Parameter HCNT_END bound to: 699 - type: integer 
	Parameter HSYNC_START bound to: 659 - type: integer 
	Parameter HSYNC_END bound to: 755 - type: integer 
	Parameter VERT_PIXELS bound to: 480 - type: integer 
	Parameter VCNT_MAX bound to: 524 - type: integer 
	Parameter VSYNC_START bound to: 493 - type: integer 
	Parameter VSYNC_END bound to: 494 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dtg' (8#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part2/dtg.v:29]
INFO: [Synth 8-638] synthesizing module 'Icon' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_icon.v:23]
INFO: [Synth 8-638] synthesizing module 'snd_hp' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/snd_hp_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'snd_hp' (9#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/snd_hp_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'MAIN_SCRN' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/MAIN_SCRN_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'MAIN_SCRN' (10#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/MAIN_SCRN_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'GAME_WIN' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/GAME_WIN_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'GAME_WIN' (11#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/GAME_WIN_stub.v:7]
WARNING: [Synth 8-689] width (10) of port connection 'addra' does not match port width (18) of module 'GAME_WIN' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_icon.v:175]
WARNING: [Synth 8-689] width (2) of port connection 'douta' does not match port width (1) of module 'GAME_WIN' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_icon.v:176]
INFO: [Synth 8-638] synthesizing module 'GAME_OVER' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/GAME_OVER_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'GAME_OVER' (12#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/GAME_OVER_stub.v:7]
WARNING: [Synth 8-689] width (10) of port connection 'addra' does not match port width (18) of module 'GAME_OVER' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_icon.v:181]
INFO: [Synth 8-638] synthesizing module 'ICON_Plyr' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/ICON_Plyr_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'ICON_Plyr' (13#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/ICON_Plyr_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'plyr_run_e' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/plyr_run_e_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'plyr_run_e' (14#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/plyr_run_e_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'ICON_PLYR_U' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/ICON_PLYR_U_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'ICON_PLYR_U' (15#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/ICON_PLYR_U_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'Opnt_Icon1' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/Opnt_Icon1_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'Opnt_Icon1' (16#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/Opnt_Icon1_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'Opnt1_Icon_R' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/Opnt1_Icon_R_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'Opnt1_Icon_R' (17#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/Opnt1_Icon_R_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'Opnt1_Icon_U' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/Opnt1_Icon_U_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'Opnt1_Icon_U' (18#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/Opnt1_Icon_U_stub.v:7]
WARNING: [Synth 8-3848] Net icon_dth in module/entity Icon does not have driver. [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_icon.v:70]
WARNING: [Synth 8-3848] Net icon_win in module/entity Icon does not have driver. [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_icon.v:70]
INFO: [Synth 8-256] done synthesizing module 'Icon' (19#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_icon.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'Opnt1LocY' does not match port width (10) of module 'Icon' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:318]
WARNING: [Synth 8-689] width (9) of port connection 'Opnt2LocY' does not match port width (10) of module 'Icon' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:322]
WARNING: [Synth 8-689] width (9) of port connection 'Opnt3LocY' does not match port width (10) of module 'Icon' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:326]
WARNING: [Synth 8-689] width (2) of port connection 'icon_snd1' does not match port width (1) of module 'Icon' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:357]
WARNING: [Synth 8-689] width (2) of port connection 'icon_snd2' does not match port width (1) of module 'Icon' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:358]
WARNING: [Synth 8-689] width (2) of port connection 'icon_snd3' does not match port width (1) of module 'Icon' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:359]
WARNING: [Synth 8-689] width (2) of port connection 'icon_snd4' does not match port width (1) of module 'Icon' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:360]
WARNING: [Synth 8-689] width (2) of port connection 'icon_snd5' does not match port width (1) of module 'Icon' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:361]
INFO: [Synth 8-638] synthesizing module 'colorizer' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_colorizer.v:17]
	Parameter BLACK bound to: 12'b000000000000 
	Parameter WHITE bound to: 12'b111111111111 
	Parameter RED bound to: 12'b011100000000 
	Parameter GREEN bound to: 12'b000011110000 
	Parameter BLUE bound to: 12'b000000001111 
	Parameter ORANGE bound to: 12'b111101110000 
	Parameter DARKRED bound to: 12'b001100000000 
INFO: [Synth 8-256] done synthesizing module 'colorizer' (20#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/modified_colorizer.v:17]
WARNING: [Synth 8-689] width (2) of port connection 'IconSnd1' does not match port width (1) of module 'colorizer' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:380]
WARNING: [Synth 8-689] width (2) of port connection 'IconSnd2' does not match port width (1) of module 'colorizer' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:381]
WARNING: [Synth 8-689] width (2) of port connection 'IconSnd3' does not match port width (1) of module 'colorizer' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:382]
WARNING: [Synth 8-689] width (2) of port connection 'IconSnd4' does not match port width (1) of module 'colorizer' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:383]
WARNING: [Synth 8-689] width (2) of port connection 'IconSnd5' does not match port width (1) of module 'colorizer' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:384]
INFO: [Synth 8-638] synthesizing module 'provider' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot.v:33]
INFO: [Synth 8-638] synthesizing module 'ProviderPB_if' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_if.v:56]
INFO: [Synth 8-256] done synthesizing module 'ProviderPB_if' (21#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_if.v:56]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/kcpsm6.v:77]
	Parameter hwbuild bound to: 8'b00000000 
	Parameter interrupt_vector bound to: 12'b001111111111 
	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LUT6_2' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2' (22#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000010101010000000001111111100110011110011000000111100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6' (23#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (24#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21250]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (25#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21250]
INFO: [Synth 8-638] synthesizing module 'FD' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3724]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FD' (26#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3724]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (27#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized0' (27#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized1' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized1' (27#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized2' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized2' (27#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized3' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized3' (27#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized4' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized4' (27#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized5' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized5' (27#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized6' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized6' (27#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized7' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized7' (27#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized8' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized8' (27#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized9' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized9' (27#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized10' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized10' (27#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'FDR' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR' (28#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized0' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0000000000010101001010011010101010101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized0' (28#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized1' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized1' (28#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized2' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized2' (28#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized3' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized3' (28#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized4' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized4' (28#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized11' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1011111110111100100011111000110010110011101100001000001110000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized11' (28#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'RAM64M' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:37039]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RAM64M' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:37039]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized5' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized5' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized12' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized12' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized6' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized6' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized13' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized13' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized7' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized7' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized14' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized14' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized8' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized8' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized15' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized15' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized9' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized9' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized16' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized16' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized10' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized10' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized17' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized17' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized11' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized11' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized18' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized18' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized12' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized12' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized19' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized19' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized13' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b1111111111111111111101010101010100000000000000000000111011101110 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized13' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized14' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0000000010000011000000000000101100000000110001000000000001001100 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized14' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized15' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0000000000010000000000000000000000000000000000000000100000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized15' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized20' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001100101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized20' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized16' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b1100110000110011111111110000000010000000100000001000000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized16' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized21' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0101101000111100111111111111111100000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized21' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized17' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0111011101110111000000100111011100000000000000000000001000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized17' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized18' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0000000000000000111100000000000000000000000000000010001111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized18' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized22' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000001000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized22' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized19' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b1111111111111111000100000000000000000000000000000010000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized19' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized20' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0000001111001010000000000000000000000100001000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized20' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized21' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0111011100001000000000000000000000000000000000000000111100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized21' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized22' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b1101000000000000000000000000000000000010000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized22' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized23' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0000000000000001001111110011111100000000000100001111011111001110 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized23' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized24' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b1100000011001100000000000000000010100000101010100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized24' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized25' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b1000000000000000000000000000000000100000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized25' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized26' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0100000000000000000000000000000000000001000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized26' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized23' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000010000000000000100000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized23' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized24' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010110010101100111111110000000011111111000000001111111100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized24' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized27' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000111011110000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized27' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized25' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized25' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized26' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111101010101100110011110000111100001111000011110000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized26' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized28' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0011001100110011101010101100110011110000101010100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized28' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized29' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b1010001010000000000000000000000000000000111100000000000011110000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized29' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized30' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized30' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized31' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
	Parameter INIT bound to: 64'b0000000000000000000000000000110100000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized31' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized27' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111101111111111000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized27' (29#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:36730]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (30#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:36730]
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (31#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/kcpsm6.v:77]
INFO: [Synth 8-638] synthesizing module 'provider_mod' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Picoblaze Code for Provider/provider_mod.v:104]
	Parameter C_JTAG_LOADER_ENABLE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: 7S - type: string 
	Parameter C_RAM_SIZE_KWORDS bound to: 2 - type: integer 
	Parameter BRAM_ADDRESS_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:42097]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0101110100000111010000110100110000101001000010101010101010101010101101001010001000100010001000100010001000100010001000100010001000100010001000100010101010001010100011011010101001001000101010101101100111000000101010100011011001001010100010100010100010101010 
	Parameter INITP_01 bound to: 256'b1000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010101001001101001010010011010010100100110100101001001101001001001101110100000111010000101010010011010010100100110100101001001101001010010011010010010011 
	Parameter INITP_02 bound to: 256'b0100000000001010100111011101000010101010011101110100000000001010100111011101000010101010011101110100000000001010100111011101000010101010011101110100000000001000100011001001110110100111011000110010011101101010101101100000001010101010100010001000100010001000 
	Parameter INITP_03 bound to: 256'b1101100000101101010000110110000010110101000011011010101011011010110110101101101011011010101010101010100000000000000000101010101010101010000000000000000010101010101010101000000000000000001010101010101010100000000000000000101010011101110100001010101001110111 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100111011001110110011101100111011000001011010100001101100000101101010000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010101000000000101010100000000011000010001000100010001001110000 
	Parameter INITP_07 bound to: 256'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101100010110110001011011000101101100010110100 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b1001000000000001101100000011011111010000001001101101000000100110110100000010111000010000000000010000010000010011111100000011011100010000011100001111000000101101111100000010110000010000000000000010000000000100001000000000010000100000000001000010000000000100 
	Parameter INIT_01 bound to: 256'b0010000000100100110100000011010011110000001011000001000000000001011000000010010011010001000000011011000100101101101100000010110000000100000100111101000000100110110100000010011011010000001011100001000000000000011000000000100111010000000000001111000000110111 
	Parameter INIT_02 bound to: 256'b1101000000101101000100000000000101100000000101111101000000000000110100000010011011010000001001101101000000101011111100000010110010010000000000011011000000101100111100010010110100010001000000010010000000010111110100000010011011010000001001101101000000101011 
	Parameter INIT_03 bound to: 256'b0001000000000000111100000000101100010000111111111111000000001010000100000000000011110000000010010001000000100000111100000000100000010000000000011111000000000100111100000000001111110000000000101111000000000001000100000000000011010000001001101101000000100110 
	Parameter INIT_04 bound to: 256'b0001000000000000111100000001000100010000100000001111000000010000000100000000000111110000000100110001000001110111111100000001001000010000000000011111000000001111000100001001011111110000000011100001000000000000111100000000110100010000011010111111000000001100 
	Parameter INIT_05 bound to: 256'b0000000110010010001000000101110011010000000000001011000000000000100000000000000111110000001110010001000000000000111100000011100000010000000100001111000000010111000100000010011111110000000101100001000000000000111100000001010100010000011011101111000000010100 
	Parameter INIT_06 bound to: 256'b1011000000011100001000000101110011110000000000001000000000000000101100000000000000010000000000101101000000100110110100000010011000000000110011000000000101111010000000010110001000000001010010100000000100110010000000011100010100000001101101000000000110100011 
	Parameter INIT_07 bound to: 256'b1000000000110000100100000000000111100000011111111000000100100000101100110011100010110010001110010001000000000001111000000111101000010001001100101011000100001001101100000000100000100000110010111101000000000100101100000011100001100000101000011101000000000011 
	Parameter INIT_08 bound to: 256'b1001000100000001101100010000110011100000100100011001000000000001101100000000110111110000001110011111000100111000000100010000000110110001001110001110000010001010000100000000000110110000001110011111000000101100000100000000000110110000001011001010000011001011 
	Parameter INIT_09 bound to: 256'b1111000000010101111100010001010010010001000000011011000100010100111000001001111110010000000000011011000000010101111100000001000111110001000100001001000100000001101100010001000011100000100110001001000000000001101100000001000111110000000011011111000100001100 
	Parameter INIT_0A bound to: 256'b1011000000111001111100000010110010010000000000011011000000101100101000001100101110010011000000011110000010101100100100100011001010110011001110001011001000111001100100000000000111100000101001101001000100110010101100010000100110110000000010000101000000000000 
	Parameter INIT_0B bound to: 256'b1110000011000011000100000000000110110000000100011111000000001101111100010000110000010001000000011011000100001100111000001011110000010000000000011011000000001101111100000011100111110001001110001001000100000001101100010011100011100000101101011001000000000001 
	Parameter INIT_0C bound to: 256'b1101000000000000101100000000100011010000000000011011000000001001010100000000000011110000000101011111000100010100000100010000000110110001000101001110000011001010000100000000000110110000000101011111000000010001111100010001000000010001000000011011000100010000 
	Parameter INIT_0D bound to: 256'b1101000000001001101100000001000111010000000010001011000000010000110100000000011110110000000011111101000000000110101100000000111011010000000001011011000000001101110100000000010010110000000011001101000000000010101100000000101011010000000000111011000000001011 
	Parameter INIT_0E bound to: 256'b1101000000010011101100000001100111010000000100011011000000011000110100000000111110110000000101111101000000001110101100000001011011010000000011011011000000010101110100000000110010110000000101001101000000001011101100000001001111010000000010101011000000010010 
	Parameter INIT_0F bound to: 256'b1101000000011110101100000010000111010000000111011011000000100000110100000001110010110000000111111101000000011011101100000001111011010000000110101011000000011101110100000001100110110000000111001101000000010111101100000001101111010000000101011011000000011010 
	Parameter INIT_10 bound to: 256'b1101001000101001110100010010100011010000001001110101000000000000110100000010010010110000001001111101000000100011101100000010011011010000001000101011000000100101110100000010000110110000001001001101000000100000101100000010001111010000000111111011000000100010 
	Parameter INIT_11 bound to: 256'b1101010100000010000000010000110100010000000000011110000100011110000100010010000001010000000000000000000100101000010100000000000000000001000110110110000100011001110101000000001101010000000000001001010100000100000101010000000000010101000000001101001100101010 
	Parameter INIT_12 bound to: 256'b0010000100110001000101100000000100100001001100001101010100000010000000010000110110010000000000011110000100101011100100010000000101010000000000000000000100001101000100100000000111100001001001100001001100100000010100000000000000010110000000010010000100110000 
	Parameter INIT_13 bound to: 256'b1111010100100100000000010010001111110101001000000000000100001101000100000000000111100001001111000001000100100000011000010011110011010100000000101011010000011100101100110000101110110010000010101011000100001001101100000000100001010000000000000001011000000000 
	Parameter INIT_14 bound to: 256'b1101010000000010101101000001110110110011000011111011001000001110101100010000110110110000000011000101000000000000111101100001100000000001000101010001000000000001111000010100011100010001001000000110000101000111110101000000001110110001000010011011000000001000 
	Parameter INIT_15 bound to: 256'b0000000100010101000100000000000111100001010111110001000100100000011000010101111111010100000000111011000100001101101100000000110011110101001001010000000100100011111101010010000100000001000011010001000000000001111000010101010000010001001000000110000101010100 
	Parameter INIT_16 bound to: 256'b1111010100100110000000010010001111110101001000100000000100001101000100000000000111100001011011000001000100100000011000010110110011010100000000101011010000011110101100110001001110110010000100101011000100010001101100000001000001010000000000001111011000011001 
	Parameter INIT_17 bound to: 256'b1101010000000010101101000001111110110011000101111011001000010110101100010001010110110000000101000101000000000000111101100001101000000001000101010001000000000001111000010111011100010001001000000110000101110111110101000000001110110001000100011011000000010000 
	Parameter INIT_18 bound to: 256'b0000000100010101000100000000000111100001100011110001000100100000011000011000111111010100000000111011000100010101101100000001010011110101001001110000000100100011111101010010001100000001000011010001000000000001111000011000010000010001001000000110000110000100 
	Parameter INIT_19 bound to: 256'b1111010100101110111101000000101111110011000010101111001000001001111100010000100000000001110101101011000000000001101101110011001010110110000111001011010100101110101101000000101110110011000010101011001000001001101100010000100001010000000000001111011000011011 
	Parameter INIT_1A bound to: 256'b1111010000001111111100110000111011110010000011011111000100001100000000011101011010110000000000101011011100110011101101100001110110110101001011111011010000001111101100110000111010110010000011011011000100001100010100000000000011110111001100101111011000011100 
	Parameter INIT_1B bound to: 256'b1111001100010010111100100001000111110001000100000000000111010110101100000000001110110111001101001011011000011110101101010011000010110100000100111011001100010010101100100001000110110001000100000101000000000000111101110011001111110110000111011111010100101111 
	Parameter INIT_1C bound to: 256'b1111001000010101111100010001010000000001110101101011000000000100101101110011010110110110000111111011010100110001101101000001011110110011000101101011001000010101101100010001010001010000000000001111011100110100111101100001111011110101001100001111010000010011 
	Parameter INIT_1D bound to: 256'b0110000111100010110100000000001100100001111001110000000111110011011000011101111011010000000000100010000111100111000000011110100001100001110110101101000000000001010100000000000011110111001101011111011000011111111101010011000111110100000101111111001100010110 
	Parameter INIT_1E bound to: 256'b0000001000100000011000011111001011010101000001010001010100000001000101010000000000010111000000000010000111101100110101110000000001010000000000000000000111100111001000011110011100000010000010010110000111100110110100000000010000100001111001110000000111111110 
	Parameter INIT_1F bound to: 256'b0010001000000010110101110000001001010000000000000001011000000001011001010101000000000010000110000110000111111101110101010000010100010101000000010001010100000000000101110000000100100001111101111101011100000001010100000000000000010110000000000110010101010000 
	Parameter INIT_20 bound to: 256'b0110001000010011110101010000010100010101000000010001010100000000000101110000001100100010000011011101011100000011010100000000000000010110000000100110010101010000000000100001110001100010000010001101010100000101000101010000000100010101000000000001011100000010 
	Parameter INIT_21 bound to: 256'b0101000000000000100100010000000111100010000111111001001000000001010100000000000000010011000000011110001000011011000101000000000101010000000000000001000100000001111000100001011100010010000000010101000000000000000101100000001101100101010100000000001000010100 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000100100110000000111100010001000111001010000000001 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0110001100011000110100000000000110110000001101101111000000000100100100000000001111110000000000111001000000000010111100000000001010010000000000011111000000000001100100000000000011110000000000000001000000000001011000110001111111010000000000011011000000000000 
	Parameter INIT_31 bound to: 256'b1001000000000001110100000010110011010000001001011111000000110110000100000000000000010000000000000001000000000000000100000000000000100011000111111101000000101100110100000010010111110000001101100001000000000001000100000000000100010000000000010001000000000001 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0010001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000010000001001000100110011001001010000000000000110010000001010100100100000000100000100000001000001001000011001010100000000000001100100000001011001000100000001000001000000000000010001001010000101000000000000011001000000000110010000000000010001000000011000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000110010000010100100100110000000100000100000010010001001101100100010100000000000001100100000011111001001100000001 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 0 - type: integer 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 0 - type: integer 
	Parameter IS_ENARDEN_INVERTED bound to: 0 - type: integer 
	Parameter IS_ENBWREN_INVERTED bound to: 0 - type: integer 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 0 - type: integer 
	Parameter IS_RSTRAMB_INVERTED bound to: 0 - type: integer 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 0 - type: integer 
	Parameter IS_RSTREGB_INVERTED bound to: 0 - type: integer 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (32#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:42097]
WARNING: [Synth 8-350] instance 'kcpsm6_rom' of module 'RAMB36E1' requires 32 connections, but only 26 given [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Picoblaze Code for Provider/provider_mod.v:690]
INFO: [Synth 8-638] synthesizing module 'jtag_loader_6' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Picoblaze Code for Provider/provider_mod.v:1934]
	Parameter C_JTAG_LOADER_ENABLE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: 7S - type: string 
	Parameter C_NUM_PICOBLAZE bound to: 1 - type: integer 
	Parameter C_BRAM_MAX_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_PICOBLAZE_INSTRUCTION_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH_0 bound to: 11 - type: integer 
	Parameter C_ADDR_WIDTH_1 bound to: 5'b01010 
	Parameter C_ADDR_WIDTH_2 bound to: 5'b01010 
	Parameter C_ADDR_WIDTH_3 bound to: 5'b01010 
	Parameter C_ADDR_WIDTH_4 bound to: 5'b01010 
	Parameter C_ADDR_WIDTH_5 bound to: 5'b01010 
	Parameter C_ADDR_WIDTH_6 bound to: 5'b01010 
	Parameter C_ADDR_WIDTH_7 bound to: 5'b01010 
INFO: [Synth 8-638] synthesizing module 'BSCANE2' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:422]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BSCANE2' (33#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:422]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (34#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'jtag_loader_6' (35#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Picoblaze Code for Provider/provider_mod.v:1934]
INFO: [Synth 8-256] done synthesizing module 'provider_mod' (36#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Picoblaze Code for Provider/provider_mod.v:104]
WARNING: [Synth 8-350] instance 'PROVIDER' of module 'provider_mod' requires 5 connections, but only 4 given [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot.v:302]
INFO: [Synth 8-638] synthesizing module 'maze' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/map.v:47]
	Parameter GND bound to: 2'b00 
	Parameter BLKL bound to: 2'b01 
	Parameter OBSTR bound to: 2'b10 
	Parameter RSVD bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'World_map' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/World_map_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'World_map' (37#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/realtime/World_map_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'maze' (38#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/map.v:47]
INFO: [Synth 8-256] done synthesizing module 'provider' (39#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/bot.v:33]
WARNING: [Synth 8-689] width (9) of port connection 'vid_row' does not match port width (10) of module 'provider' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:439]
WARNING: [Synth 8-689] width (9) of port connection 'vid_col' does not match port width (10) of module 'provider' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:440]
WARNING: [Synth 8-689] width (8) of port connection 'led' does not match port width (4) of module 'provider' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:448]
INFO: [Synth 8-638] synthesizing module 'sand_heap' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Sand Heap/sand_heap_algo.v:1]
	Parameter SAND_HEAP_PRESENT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sand_heap' (40#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Sand Heap/sand_heap_algo.v:1]
WARNING: [Synth 8-689] width (9) of port connection 'locY_player' does not match port width (10) of module 'sand_heap' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:459]
INFO: [Synth 8-638] synthesizing module 'opp_algo_block_ch' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Opnt_algo_v/opnt_trl_chetan.v:1]
	Parameter SURFACE_SENSOR_DETECTS_HOLE bound to: 2'b00 
	Parameter SURFACE_SENSOR_DETECTS_FLOOR bound to: 2'b10 
	Parameter SURFACE_SENSOR_DETECTS_LADDER bound to: 2'b01 
	Parameter SURFACE_SENSOR_RESET bound to: 2'b11 
	Parameter BW_SENSOR_DETECTS_LADDER bound to: 1'b1 
	Parameter BW_SENSOR_RESET bound to: 1'b0 
	Parameter PROXIMITY_SENSOR_DETECTS_WALL bound to: 1'b1 
	Parameter PROXIMITY_SENSOR_RESET bound to: 1'b0 
	Parameter DEBUG_OPPONENT_1 bound to: 1'b1 
	Parameter DEBUG_OPPONENT_2 bound to: 0 - type: integer 
	Parameter DEBUG_OPPONENT_3 bound to: 0 - type: integer 
	Parameter LED_X_INCREASE_OPP bound to: 8'b00000100 
	Parameter LED_X_DECREASE_OPP bound to: 8'b00000011 
	Parameter LED_Y_INCREASE_OPP bound to: 8'b00000010 
	Parameter LED_Y_DECREASE_OPP bound to: 8'b00000001 
	Parameter LED_OPP_PROXIMITY_SENSOR_OBS bound to: 8'b00100000 
	Parameter LED_OPP_BW_SENSOR_ bound to: 8'b00010000 
	Parameter LED_OPP_SURFACE_SENSOR_BLACK bound to: 8'b00000000 
	Parameter LED_OPP_SURFACE_SENSOR_WHITE bound to: 8'b01000000 
	Parameter LED_OPP_SURFACE_SENSOR_RED bound to: 8'b10000000 
	Parameter INCREASE_X bound to: 3'b100 
	Parameter DECREASE_X bound to: 3'b011 
	Parameter INCREASE_Y bound to: 3'b010 
	Parameter DECREASE_Y bound to: 3'b001 
	Parameter STOP bound to: 3'b000 
	Parameter PLAYER_ALIVE bound to: 1'b0 
	Parameter PLAYER_DEAD bound to: 1'b1 
	Parameter INTERRUPT_IS_HIGH bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'opp_algo_block_ch' (41#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Opnt_algo_v/opnt_trl_chetan.v:1]
WARNING: [Synth 8-689] width (10) of port connection 'locX_player' does not match port width (11) of module 'opp_algo_block_ch' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:495]
WARNING: [Synth 8-689] width (9) of port connection 'locY_player' does not match port width (11) of module 'opp_algo_block_ch' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:496]
WARNING: [Synth 8-689] width (10) of port connection 'locX_opp_1' does not match port width (11) of module 'opp_algo_block_ch' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:498]
WARNING: [Synth 8-689] width (9) of port connection 'locY_opp_1' does not match port width (11) of module 'opp_algo_block_ch' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:499]
WARNING: [Synth 8-689] width (10) of port connection 'locX_opp_2' does not match port width (11) of module 'opp_algo_block_ch' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:501]
WARNING: [Synth 8-689] width (9) of port connection 'locY_opp_2' does not match port width (11) of module 'opp_algo_block_ch' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:502]
WARNING: [Synth 8-689] width (10) of port connection 'locX_opp_3' does not match port width (11) of module 'opp_algo_block_ch' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:504]
WARNING: [Synth 8-689] width (9) of port connection 'locY_opp_3' does not match port width (11) of module 'opp_algo_block_ch' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:505]
WARNING: [Synth 8-3848] Net RsTx in module/entity n4fpga does not have driver. [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:47]
INFO: [Synth 8-256] done synthesizing module 'n4fpga' (42#1) [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/new/n4fpga.v:31]
WARNING: [Synth 8-3917] design n4fpga has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design n4fpga has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design n4fpga has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design n4fpga has port led[4] driven by constant 0
WARNING: [Synth 8-3331] design n4fpga has unconnected port RsTx
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 338.375 ; gain = 167.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 338.375 ; gain = 167.059
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_2/World_map_in_context.xdc] for cell 'prvdr_inst/MAZE/MAP'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_2/World_map_in_context.xdc] for cell 'prvdr_inst/MAZE/MAP'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_3/ICON_Plyr_in_context.xdc] for cell 'icon/plyr_s'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_3/ICON_Plyr_in_context.xdc] for cell 'icon/plyr_s'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_4/Opnt_Icon1_in_context.xdc] for cell 'icon/opnt1'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_4/Opnt_Icon1_in_context.xdc] for cell 'icon/opnt1'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_4/Opnt_Icon1_in_context.xdc] for cell 'icon/opnt2'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_4/Opnt_Icon1_in_context.xdc] for cell 'icon/opnt2'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_4/Opnt_Icon1_in_context.xdc] for cell 'icon/opnt3'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_4/Opnt_Icon1_in_context.xdc] for cell 'icon/opnt3'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_5/plyr_run_e_in_context.xdc] for cell 'icon/plyr_run'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_5/plyr_run_e_in_context.xdc] for cell 'icon/plyr_run'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_6/ICON_PLYR_U_in_context.xdc] for cell 'icon/plyr_u'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_6/ICON_PLYR_U_in_context.xdc] for cell 'icon/plyr_u'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_7/Opnt1_Icon_U_in_context.xdc] for cell 'icon/opnt1_u'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_7/Opnt1_Icon_U_in_context.xdc] for cell 'icon/opnt1_u'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_7/Opnt1_Icon_U_in_context.xdc] for cell 'icon/opnt2_u'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_7/Opnt1_Icon_U_in_context.xdc] for cell 'icon/opnt2_u'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_7/Opnt1_Icon_U_in_context.xdc] for cell 'icon/opnt3_u'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_7/Opnt1_Icon_U_in_context.xdc] for cell 'icon/opnt3_u'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_8/Opnt1_Icon_R_in_context.xdc] for cell 'icon/opnt1_r'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_8/Opnt1_Icon_R_in_context.xdc] for cell 'icon/opnt1_r'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_8/Opnt1_Icon_R_in_context.xdc] for cell 'icon/opnt2_r'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_8/Opnt1_Icon_R_in_context.xdc] for cell 'icon/opnt2_r'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_8/Opnt1_Icon_R_in_context.xdc] for cell 'icon/opnt3_r'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_8/Opnt1_Icon_R_in_context.xdc] for cell 'icon/opnt3_r'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_9/MAIN_SCRN_in_context.xdc] for cell 'icon/mnscrn'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_9/MAIN_SCRN_in_context.xdc] for cell 'icon/mnscrn'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_10/snd_hp_in_context.xdc] for cell 'icon/sndhp1inst'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_10/snd_hp_in_context.xdc] for cell 'icon/sndhp1inst'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_10/snd_hp_in_context.xdc] for cell 'icon/sndhp2inst'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_10/snd_hp_in_context.xdc] for cell 'icon/sndhp2inst'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_10/snd_hp_in_context.xdc] for cell 'icon/sndhp3inst'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_10/snd_hp_in_context.xdc] for cell 'icon/sndhp3inst'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_10/snd_hp_in_context.xdc] for cell 'icon/sndhp4inst'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_10/snd_hp_in_context.xdc] for cell 'icon/sndhp4inst'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_10/snd_hp_in_context.xdc] for cell 'icon/sndhp5inst'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_10/snd_hp_in_context.xdc] for cell 'icon/sndhp5inst'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_11/GAME_OVER_in_context.xdc] for cell 'icon/gmovrscrn'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_11/GAME_OVER_in_context.xdc] for cell 'icon/gmovrscrn'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_12/GAME_WIN_in_context.xdc] for cell 'icon/gmwnscrn'
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp_12/GAME_WIN_in_context.xdc] for cell 'icon/gmwnscrn'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/constrs_1/imports/constraints/nexys4fpga_novideo.xdc]
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/constrs_1/imports/constraints/nexys4fpga_novideo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/constrs_1/imports/constraints/nexys4fpga_novideo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/n4fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/n4fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 124 instances were transformed.
  FD => FDRE: 48 instances
  FDR => FDRE: 20 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 50 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 635.246 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'prvdr_inst/MAZE/MAP' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different implementation results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 636.063 ; gain = 464.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 636.063 ; gain = 464.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/synth_1/.Xil/Vivado-2644-/dcp/clk_wiz_0_in_context.xdc}, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 636.063 ; gain = 464.746
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "plyr_mot" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "plyr_mot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "plyr_mot" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "db_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_pb0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'an_reg' in module 'sevensegment'
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "an" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tgl_icn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tgl_icn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "COLOR" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "COLOR" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "COLOR" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "COLOR" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_if.v:184]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/hdl_part1/world_if.v:184]
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "intr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'sand_heap_3_locY_reg_reg[9:0]' into 'sand_heap_2_locY_reg_reg[9:0]' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Sand Heap/sand_heap_algo.v:100]
INFO: [Synth 8-4471] merging register 'sand_heap_3_locY_reg[9:0]' into 'sand_heap_2_locY_reg[9:0]' [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Sand Heap/sand_heap_algo.v:71]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Opnt_algo_v/opnt_trl_chetan.v:276]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Opnt_algo_v/opnt_trl_chetan.v:276]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Opnt_algo_v/opnt_trl_chetan.v:276]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Opnt_algo_v/opnt_trl_chetan.v:276]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Opnt_algo_v/opnt_trl_chetan.v:276]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Opnt_algo_v/opnt_trl_chetan.v:276]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Opnt_algo_v/opnt_trl_chetan.v:276]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Opnt_algo_v/opnt_trl_chetan.v:276]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Opnt_algo_v/opnt_trl_chetan.v:276]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  digit1 |                              000 |                         11111110
                  digit2 |                              001 |                         11111101
                  digit3 |                              010 |                         11111011
                  digit4 |                              011 |                         11110111
                  digit5 |                              100 |                         11101111
                  digit6 |                              101 |                         11011111
                  digit7 |                              110 |                         10111111
                  digit8 |                              111 |                         01111111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'an_reg' using encoding 'sequential' in module 'sevensegment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:51 . Memory (MB): peak = 636.063 ; gain = 464.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 37    
	   2 Input      9 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 18    
	   2 Input      4 Bit       Adders := 1     
	   6 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 37    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 29    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 93    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 12    
	  10 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 14    
	   4 Input     10 Bit        Muxes := 4     
	  44 Input     10 Bit        Muxes := 1     
	  44 Input      9 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 23    
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 22    
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 48    
	   3 Input      1 Bit        Muxes := 23    
	  12 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	  42 Input      1 Bit        Muxes := 37    
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module PS2Receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module kybrd_if 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 22    
+---Muxes : 
	   3 Input      1 Bit        Muxes := 22    
Module Digit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module sevensegment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
Module dtg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Icon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 18    
	   3 Input      5 Bit       Adders := 18    
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 9     
	                5 Bit    Registers := 18    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 12    
	   4 Input     10 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module colorizer 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 12    
	  10 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module ProviderPB_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 17    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	  44 Input     10 Bit        Muxes := 1     
	  44 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  42 Input      1 Bit        Muxes := 37    
	   2 Input      1 Bit        Muxes := 2     
Module jtag_loader_6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module maze 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 2     
Module provider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sand_heap 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 9     
	   6 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 18    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
Module opp_algo_block_ch 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               11 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      3 Bit        Muxes := 21    
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:51 . Memory (MB): peak = 636.063 ; gain = 464.746
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ps2/plyr_mot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ps2/plyr_mot" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "db_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_pb0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "pixel_row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tgl_icn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "p_18_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_18_out1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_18_out2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "intr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Opnt_algo_v/opnt_trl_chetan.v:276]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Opnt_algo_v/opnt_trl_chetan.v:276]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/imports/Opnt_algo_v/opnt_trl_chetan.v:276]
WARNING: [Synth 8-3917] design n4fpga has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design n4fpga has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design n4fpga has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design n4fpga has port led[4] driven by constant 0
WARNING: [Synth 8-3331] design n4fpga has unconnected port RsTx
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:54 . Memory (MB): peak = 636.063 ; gain = 464.746
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:54 . Memory (MB): peak = 636.063 ; gain = 464.746

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (prvdr_inst/\PROVIDERCPU/sync_sleep_flop )
INFO: [Synth 8-3886] merging instance 'prvdr_inst/\PROVIDER/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[6] ' (FDR) to 'prvdr_inst/\PROVIDER/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[5] '
INFO: [Synth 8-3886] merging instance 'prvdr_inst/\PROVIDER/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[0] ' (FDR) to 'prvdr_inst/\PROVIDER/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[4] '
INFO: [Synth 8-3886] merging instance 'prvdr_inst/\PROVIDER/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[1] ' (FDR) to 'prvdr_inst/\PROVIDER/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[3] '
INFO: [Synth 8-3886] merging instance 'prvdr_inst/\PROVIDER/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[2] ' (FDR) to 'prvdr_inst/\PROVIDER/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[5] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (prvdr_inst/\PROVIDER/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[5] )
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_1_locX_reg_reg[0] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_1_locX_reg_reg[1] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_1_locY_reg_reg[8] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_1_locY_reg_reg[7] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_1_locY_reg_reg[6] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_1_locY_reg_reg[5] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_1_locY_reg_reg[0] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_1_locY_reg_reg[1] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_1_locY_reg_reg[2] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_1_locY_reg_reg[3] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_1_locY_reg_reg[4] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_1_locY_reg_reg[9] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_1_locX_reg_reg[2] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_1_locX_reg_reg[3] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_1_locX_reg_reg[4] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_1_locX_reg_reg[5] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_1_locX_reg_reg[6] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_1_locX_reg_reg[7] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_1_locX_reg_reg[8] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_1_locX_reg_reg[9] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_2_locX_reg_reg[8] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_2_locX_reg_reg[7] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_2_locX_reg_reg[6] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_2_locX_reg_reg[5] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_2_locX_reg_reg[0] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_2_locX_reg_reg[1] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_2_locX_reg_reg[2] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_2_locX_reg_reg[3] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_2_locX_reg_reg[4] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_2_locX_reg_reg[9] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_2_locY_reg_reg[0] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_2_locY_reg_reg[1] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_3_locX_reg_reg[0] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_3_locX_reg_reg[1] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_3_locX_reg_reg[2] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_3_locX_reg_reg[3] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_3_locX_reg_reg[4] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_3_locX_reg_reg[5] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_3_locX_reg_reg[6] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_3_locX_reg_reg[7] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_3_locX_reg_reg[8] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_3_locX_reg_reg[9] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_2_locY_reg_reg[2] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_2_locY_reg_reg[3] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_2_locY_reg_reg[4] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_2_locY_reg_reg[5] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_2_locY_reg_reg[6] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_2_locY_reg_reg[7] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_2_locY_reg_reg[8] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_2_locY_reg_reg[9] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_4_locX_reg_reg[0] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_4_locX_reg_reg[1] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_4_locX_reg_reg[2] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_4_locX_reg_reg[3] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_4_locX_reg_reg[4] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_4_locX_reg_reg[5] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_4_locX_reg_reg[6] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_4_locX_reg_reg[7] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_4_locX_reg_reg[8] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_4_locX_reg_reg[9] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_4_locY_reg_reg[8] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_4_locY_reg_reg[7] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_4_locY_reg_reg[6] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_4_locY_reg_reg[5] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_4_locY_reg_reg[0] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_4_locY_reg_reg[1] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_4_locY_reg_reg[2] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_4_locY_reg_reg[3] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_4_locY_reg_reg[4] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_4_locY_reg_reg[9] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_5_locY_reg_reg[0] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_5_locY_reg_reg[1] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_5_locX_reg_reg[8] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_5_locX_reg_reg[7] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_5_locX_reg_reg[6] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_5_locX_reg_reg[5] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[3] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_5_locX_reg_reg[0] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[1] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_5_locX_reg_reg[1] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[2] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_5_locX_reg_reg[2] ' (FDSE) to 'sndhp/\sand_heap_5_locX_reg_reg[9] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_5_locX_reg_reg[3] ' (FDRE) to 'sndhp/\sand_heap_5_locX_reg_reg[4] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_5_locX_reg_reg[4] ' (FDRE) to 'sndhp/\sand_heap_5_locY_reg_reg[9] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_5_locX_reg_reg[9] ' (FDSE) to 'sndhp/\sand_heap_5_locY_reg_reg[5] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_5_locY_reg_reg[2] ' (FDRE) to 'sndhp/\sand_heap_5_locY_reg_reg[9] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_5_locY_reg_reg[3] ' (FDSE) to 'sndhp/\sand_heap_5_locY_reg_reg[5] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_5_locY_reg_reg[4] ' (FDRE) to 'sndhp/\sand_heap_5_locY_reg_reg[9] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sndhp/\sand_heap_5_locY_reg_reg[5] )
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_5_locY_reg_reg[6] ' (FDRE) to 'sndhp/\sand_heap_5_locY_reg_reg[9] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_5_locY_reg_reg[7] ' (FDRE) to 'sndhp/\sand_heap_5_locY_reg_reg[9] '
INFO: [Synth 8-3886] merging instance 'sndhp/\sand_heap_5_locY_reg_reg[8] ' (FDRE) to 'sndhp/\sand_heap_5_locY_reg_reg[9] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sndhp/\sand_heap_5_locY_reg_reg[9] )
INFO: [Synth 8-3886] merging instance 'kbrd/\ps2/dataprev_reg[6] ' (FDE) to 'kbrd/\ps2/keycode_reg[6] '
INFO: [Synth 8-3886] merging instance 'kbrd/\ps2/dataprev_reg[7] ' (FDE) to 'kbrd/\ps2/keycode_reg[7] '
INFO: [Synth 8-3886] merging instance 'kbrd/\ps2/dataprev_reg[0] ' (FDE) to 'kbrd/\ps2/keycode_reg[0] '
INFO: [Synth 8-3886] merging instance 'kbrd/\ps2/dataprev_reg[1] ' (FDE) to 'kbrd/\ps2/keycode_reg[1] '
INFO: [Synth 8-3886] merging instance 'kbrd/\ps2/dataprev_reg[2] ' (FDE) to 'kbrd/\ps2/keycode_reg[2] '
INFO: [Synth 8-3886] merging instance 'kbrd/\ps2/dataprev_reg[3] ' (FDE) to 'kbrd/\ps2/keycode_reg[3] '
INFO: [Synth 8-3886] merging instance 'kbrd/\ps2/dataprev_reg[4] ' (FDE) to 'kbrd/\ps2/keycode_reg[4] '
INFO: [Synth 8-3886] merging instance 'kbrd/\ps2/dataprev_reg[5] ' (FDE) to 'kbrd/\ps2/keycode_reg[5] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (prvdr_inst/plyr_blnk_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SSB/\Digit6/seg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SSB/\Digit5/seg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opp_mvmnt/\locX_opp_3_intreg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opp_mvmnt/\led_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opp_mvmnt/\led_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (opp_mvmnt/\led_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sndhp/\sand_heap_5_locY_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sndhp/\sand_heap_5_locY_reg[9] )
WARNING: [Synth 8-3332] Sequential element (\ps2/keycode_reg[31] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/keycode_reg[30] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/keycode_reg[29] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/keycode_reg[28] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/keycode_reg[27] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/keycode_reg[26] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/keycode_reg[25] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/keycode_reg[24] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/keycode_reg[23] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/keycode_reg[22] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/keycode_reg[21] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/keycode_reg[20] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/keycode_reg[19] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/keycode_reg[18] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/keycode_reg[17] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/keycode_reg[16] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/dataprev_reg[6] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/dataprev_reg[7] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/dataprev_reg[0] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/dataprev_reg[1] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/dataprev_reg[2] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/dataprev_reg[3] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/dataprev_reg[4] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\ps2/dataprev_reg[5] ) is unused and will be removed from module kybrd_if.
WARNING: [Synth 8-3332] Sequential element (\shift_pb1_reg[3] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_pb1_reg[2] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_pb1_reg[1] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_pb1_reg[0] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_pb2_reg[3] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_pb2_reg[2] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_pb2_reg[1] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_pb2_reg[0] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_pb3_reg[3] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_pb3_reg[2] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_pb3_reg[1] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_pb3_reg[0] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_pb4_reg[3] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_pb4_reg[2] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_pb4_reg[1] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_pb4_reg[0] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_pb5_reg[3] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_pb5_reg[2] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_pb5_reg[1] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_pb5_reg[0] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\pbtn_db_reg[5] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\pbtn_db_reg[4] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\pbtn_db_reg[3] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\pbtn_db_reg[2] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\pbtn_db_reg[1] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch0_reg[3] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch0_reg[2] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch0_reg[1] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch0_reg[0] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch1_reg[3] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch1_reg[2] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch1_reg[1] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch1_reg[0] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch2_reg[3] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch2_reg[2] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch2_reg[1] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch2_reg[0] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch3_reg[3] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch3_reg[2] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch3_reg[1] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch3_reg[0] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch4_reg[3] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch4_reg[2] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch4_reg[1] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch4_reg[0] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch5_reg[3] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch5_reg[2] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch5_reg[1] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch5_reg[0] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch6_reg[3] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch6_reg[2] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch6_reg[1] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch6_reg[0] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch7_reg[3] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch7_reg[2] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch7_reg[1] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch7_reg[0] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch8_reg[3] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch8_reg[2] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch8_reg[1] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch8_reg[0] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch9_reg[3] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch9_reg[2] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch9_reg[1] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch9_reg[0] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch10_reg[3] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch10_reg[2] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch10_reg[1] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch10_reg[0] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch11_reg[3] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch11_reg[2] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch11_reg[1] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch11_reg[0] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch12_reg[3] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch12_reg[2] ) is unused and will be removed from module debounce.
WARNING: [Synth 8-3332] Sequential element (\shift_swtch12_reg[1] ) is unused and will be removed from module debounce.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:01 . Memory (MB): peak = 636.063 ; gain = 464.746
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:01:01 . Memory (MB): peak = 636.063 ; gain = 464.746

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_out1' to pin 'instance_name/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_out2' to pin 'instance_name/bbstub_clk_out2/O'
INFO: Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:15 . Memory (MB): peak = 636.063 ; gain = 464.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:15 . Memory (MB): peak = 636.063 ; gain = 464.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 659.492 ; gain = 488.176
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 659.492 ; gain = 488.176

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 659.492 ; gain = 488.176
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop vga_dtg/video_on_reg is being inverted and renamed to vga_dtg/video_on_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:17 . Memory (MB): peak = 659.492 ; gain = 488.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:17 . Memory (MB): peak = 659.492 ; gain = 488.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 659.492 ; gain = 488.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 659.492 ; gain = 488.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 659.492 ; gain = 488.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 659.492 ; gain = 488.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |snd_hp        |         5|
|3     |MAIN_SCRN     |         1|
|4     |GAME_WIN      |         1|
|5     |GAME_OVER     |         1|
|6     |ICON_Plyr     |         1|
|7     |plyr_run_e    |         1|
|8     |ICON_PLYR_U   |         1|
|9     |Opnt_Icon1    |         3|
|10    |Opnt1_Icon_R  |         3|
|11    |Opnt1_Icon_U  |         3|
|12    |World_map     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |GAME_OVER       |     1|
|2     |GAME_WIN        |     1|
|3     |ICON_PLYR_U     |     1|
|4     |ICON_Plyr       |     1|
|5     |MAIN_SCRN       |     1|
|6     |Opnt1_Icon_R    |     1|
|7     |Opnt1_Icon_R__1 |     1|
|8     |Opnt1_Icon_R__2 |     1|
|9     |Opnt1_Icon_U    |     1|
|10    |Opnt1_Icon_U__1 |     1|
|11    |Opnt1_Icon_U__2 |     1|
|12    |Opnt_Icon1      |     1|
|13    |Opnt_Icon1__1   |     1|
|14    |Opnt_Icon1__2   |     1|
|15    |World_map       |     1|
|16    |clk_wiz_0       |     1|
|17    |plyr_run_e      |     1|
|18    |snd_hp          |     1|
|19    |snd_hp__1       |     1|
|20    |snd_hp__2       |     1|
|21    |snd_hp__3       |     1|
|22    |snd_hp__4       |     1|
|23    |BSCANE2         |     1|
|24    |BUFG            |     3|
|25    |CARRY4          |   202|
|26    |LUT1            |   208|
|27    |LUT2            |   365|
|28    |LUT3            |   110|
|29    |LUT4            |   344|
|30    |LUT5            |   211|
|31    |LUT6            |   352|
|32    |LUT6_2          |    50|
|33    |MUXCY           |    29|
|34    |RAM32M          |     4|
|35    |RAM64M          |     2|
|36    |RAMB36E1        |     1|
|37    |XORCY           |    27|
|38    |FD              |    46|
|39    |FDR             |    18|
|40    |FDRE            |   870|
|41    |FDSE            |    61|
|42    |IBUF            |     3|
|43    |OBUF            |    42|
|44    |OBUFT           |     5|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------+------------------+------+
|      |Instance                                      |Module            |Cells |
+------+----------------------------------------------+------------------+------+
|1     |top                                           |                  |  2995|
|2     |  clrzr                                       |colorizer         |     6|
|3     |  DB                                          |debounce          |    89|
|4     |  SSB                                         |sevensegment      |   218|
|5     |    Digit0                                    |Digit             |    14|
|6     |    Digit1                                    |Digit_0           |    14|
|7     |    Digit2                                    |Digit_1           |    14|
|8     |    Digit3                                    |Digit_2           |    21|
|9     |    Digit4                                    |Digit_3           |    20|
|10    |  icon                                        |Icon              |   398|
|11    |  kbrd                                        |kybrd_if          |   103|
|12    |    ps2                                       |PS2Receiver       |    94|
|13    |      debounce                                |debouncer         |    38|
|14    |  opp_mvmnt                                   |opp_algo_block_ch |   408|
|15    |  prvdr_inst                                  |provider          |  1303|
|16    |    MAZE                                      |maze              |    58|
|17    |    PROVIDER                                  |provider_mod      |    65|
|18    |      \instantiate_loader.jtag_loader_6_inst  |jtag_loader_6     |    64|
|19    |    PROVIDERCPU                               |kcpsm6            |   301|
|20    |    prvdr_pb_if                               |ProviderPB_if     |   877|
|21    |  sndhp                                       |sand_heap         |    25|
|22    |  vga_dtg                                     |dtg               |   390|
+------+----------------------------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 659.492 ; gain = 488.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 454 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 659.492 ; gain = 141.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 659.492 ; gain = 488.176
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 382 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 13 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances
  FD => FDRE: 46 instances
  FDR => FDRE: 18 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
454 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:16 . Memory (MB): peak = 659.492 ; gain = 448.836
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 659.492 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 07 19:41:40 2016...
