
ATMega16.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000049e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  0000053e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000010d  00800060  00800060  00000532  2**0
                  ALLOC
  3 .eeprom       0000000c  00810000  00810000  00000532  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      00000030  00000000  00000000  0000053e  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000570  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000001a0  00000000  00000000  000005ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00004d28  00000000  00000000  0000074c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000d71  00000000  00000000  00005474  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001fd3  00000000  00000000  000061e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000480  00000000  00000000  000081b8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000093f3  00000000  00000000  00008638  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000012b7  00000000  00000000  00011a2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000178  00000000  00000000  00012ce2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0000317e  00000000  00000000  00012e5a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	29 c0       	rjmp	.+82     	; 0x54 <__ctors_end>
   2:	00 00       	nop
   4:	42 c0       	rjmp	.+132    	; 0x8a <__bad_interrupt>
   6:	00 00       	nop
   8:	41 c0       	rjmp	.+130    	; 0x8c <__vector_2>
   a:	00 00       	nop
   c:	3e c0       	rjmp	.+124    	; 0x8a <__bad_interrupt>
   e:	00 00       	nop
  10:	3c c0       	rjmp	.+120    	; 0x8a <__bad_interrupt>
  12:	00 00       	nop
  14:	9c c0       	rjmp	.+312    	; 0x14e <__vector_5>
  16:	00 00       	nop
  18:	c4 c0       	rjmp	.+392    	; 0x1a2 <__vector_6>
  1a:	00 00       	nop
  1c:	36 c0       	rjmp	.+108    	; 0x8a <__bad_interrupt>
  1e:	00 00       	nop
  20:	34 c0       	rjmp	.+104    	; 0x8a <__bad_interrupt>
  22:	00 00       	nop
  24:	fa c1       	rjmp	.+1012   	; 0x41a <__vector_9>
  26:	00 00       	nop
  28:	30 c0       	rjmp	.+96     	; 0x8a <__bad_interrupt>
  2a:	00 00       	nop
  2c:	2e c0       	rjmp	.+92     	; 0x8a <__bad_interrupt>
  2e:	00 00       	nop
  30:	2c c0       	rjmp	.+88     	; 0x8a <__bad_interrupt>
  32:	00 00       	nop
  34:	2a c0       	rjmp	.+84     	; 0x8a <__bad_interrupt>
  36:	00 00       	nop
  38:	28 c0       	rjmp	.+80     	; 0x8a <__bad_interrupt>
  3a:	00 00       	nop
  3c:	26 c0       	rjmp	.+76     	; 0x8a <__bad_interrupt>
  3e:	00 00       	nop
  40:	24 c0       	rjmp	.+72     	; 0x8a <__bad_interrupt>
  42:	00 00       	nop
  44:	22 c0       	rjmp	.+68     	; 0x8a <__bad_interrupt>
  46:	00 00       	nop
  48:	20 c0       	rjmp	.+64     	; 0x8a <__bad_interrupt>
  4a:	00 00       	nop
  4c:	1e c0       	rjmp	.+60     	; 0x8a <__bad_interrupt>
  4e:	00 00       	nop
  50:	1c c0       	rjmp	.+56     	; 0x8a <__bad_interrupt>
	...

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	ee e9       	ldi	r30, 0x9E	; 158
  68:	f4 e0       	ldi	r31, 0x04	; 4
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a0 36       	cpi	r26, 0x60	; 96
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	21 e0       	ldi	r18, 0x01	; 1
  78:	a0 e6       	ldi	r26, 0x60	; 96
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	ad 36       	cpi	r26, 0x6D	; 109
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	2f d0       	rcall	.+94     	; 0xe6 <main>
  88:	08 c2       	rjmp	.+1040   	; 0x49a <_exit>

0000008a <__bad_interrupt>:
  8a:	ba cf       	rjmp	.-140    	; 0x0 <__vectors>

0000008c <__vector_2>:
		bRetVal = 0;
		break;
	}

	return bRetVal;
}
  8c:	1f 92       	push	r1
  8e:	0f 92       	push	r0
  90:	0f b6       	in	r0, 0x3f	; 63
  92:	0f 92       	push	r0
  94:	11 24       	eor	r1, r1
  96:	8f 93       	push	r24
  98:	8b b7       	in	r24, 0x3b	; 59
  9a:	8f 77       	andi	r24, 0x7F	; 127
  9c:	8b bf       	out	0x3b, r24	; 59
  9e:	05 b6       	in	r0, 0x35	; 53
  a0:	02 fe       	sbrs	r0, 2
  a2:	0e c0       	rjmp	.+28     	; 0xc0 <__vector_2+0x34>
  a4:	82 9b       	sbis	0x10, 2	; 16
  a6:	06 c0       	rjmp	.+12     	; 0xb4 <__vector_2+0x28>
  a8:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_end>
  ac:	81 50       	subi	r24, 0x01	; 1
  ae:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__data_end>
  b2:	13 c0       	rjmp	.+38     	; 0xda <__vector_2+0x4e>
  b4:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_end>
  b8:	8f 5f       	subi	r24, 0xFF	; 255
  ba:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__data_end>
  be:	0d c0       	rjmp	.+26     	; 0xda <__vector_2+0x4e>
  c0:	82 9b       	sbis	0x10, 2	; 16
  c2:	06 c0       	rjmp	.+12     	; 0xd0 <__vector_2+0x44>
  c4:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_end>
  c8:	8f 5f       	subi	r24, 0xFF	; 255
  ca:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__data_end>
  ce:	05 c0       	rjmp	.+10     	; 0xda <__vector_2+0x4e>
  d0:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_end>
  d4:	81 50       	subi	r24, 0x01	; 1
  d6:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__data_end>
  da:	8f 91       	pop	r24
  dc:	0f 90       	pop	r0
  de:	0f be       	out	0x3f, r0	; 63
  e0:	0f 90       	pop	r0
  e2:	1f 90       	pop	r1
  e4:	18 95       	reti

000000e6 <main>:
 * RETURN VALUE: int, never reached, cause of endless loop
 * NOTES       :   -
 *******************************************************FunctionHeaderEnd******/
int main(void)
{
  RESET_RESET_SOURCE(); // Clear Reset Status Register (WDRF,BORF,EXTRF,PORF)
  e6:	14 be       	out	0x34, r1	; 52
  /***************************************/

 // DDRC  &= ~_BV(DDC5); // set version detector to tristate to get kind of fredi
 // PORTC |=  _BV(PC5);

  if (bit_is_set(PINC, PINC5))
  e8:	9d 9b       	sbis	0x13, 5	; 19
  ea:	04 c0       	rjmp	.+8      	; 0xf4 <main+0xe>
  {
    bFrediVersion = FREDI_VERSION_ANALOG;
  ec:	83 e0       	ldi	r24, 0x03	; 3
  ee:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <bFrediVersion>
  f2:	03 c0       	rjmp	.+6      	; 0xfa <main+0x14>
  }
  else
  {
    bFrediVersion = FREDI_VERSION_INCREMENT;
  f4:	81 e0       	ldi	r24, 0x01	; 1
  f6:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <bFrediVersion>
  
  /***************************************/
  //  init throttle slot
  /***************************************/

  bSpdCnt = 0;
  fa:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <bSpdCnt>

  rSlot.command   = OPC_WR_SL_DATA;
  fe:	e4 e9       	ldi	r30, 0x94	; 148
 100:	f0 e0       	ldi	r31, 0x00	; 0
 102:	9f ee       	ldi	r25, 0xEF	; 239
 104:	90 83       	st	Z, r25
  rSlot.mesg_size = 14;
 106:	8e e0       	ldi	r24, 0x0E	; 14
 108:	81 83       	std	Z+1, r24	; 0x01
  rSlot.slot      = 0;                        /* slot number for this request                         */
 10a:	12 82       	std	Z+2, r1	; 0x02
  rSlot.stat      = 0;                        /* slot status                                          */
 10c:	13 82       	std	Z+3, r1	; 0x03
  rSlot.adr       = 0;                        /* loco address                                         */
 10e:	14 82       	std	Z+4, r1	; 0x04
  rSlot.spd       = 0;                        /* command speed                                        */
 110:	15 82       	std	Z+5, r1	; 0x05
  rSlot.dirf      = 0;                        /* direction and F0-F4 bits                             */
 112:	16 82       	std	Z+6, r1	; 0x06
  rSlot.trk       = 0;                        /* track status                                         */
 114:	17 82       	std	Z+7, r1	; 0x07
  rSlot.ss2       = 0;                        /* slot status 2 (tells how to use ID1/ID2 & ADV Consist*/
 116:	10 86       	std	Z+8, r1	; 0x08
  rSlot.adr2      = 0;                        /* loco address high                                    */
 118:	11 86       	std	Z+9, r1	; 0x09
  rSlot.snd       = 0;                        /* Sound 1-4 / F5-F8                                    */
 11a:	12 86       	std	Z+10, r1	; 0x0a
  
  //-----------------------------------------------------------------RSLOTZWEI---------------------------------
  
  rSlotZwei.command   = OPC_WR_SL_DATA;
 11c:	e4 e8       	ldi	r30, 0x84	; 132
 11e:	f0 e0       	ldi	r31, 0x00	; 0
 120:	90 83       	st	Z, r25
  rSlotZwei.mesg_size = 14;
 122:	81 83       	std	Z+1, r24	; 0x01
  rSlotZwei.slot      = 0;                        /* slot number for this request                         */
 124:	12 82       	std	Z+2, r1	; 0x02
  rSlotZwei.stat      = 0;                        /* slot status                                          */
 126:	13 82       	std	Z+3, r1	; 0x03
  rSlotZwei.adr       = 0;                        /* loco address                                         */
 128:	14 82       	std	Z+4, r1	; 0x04
  rSlotZwei.spd       = 0;                        /* command speed                                        */
 12a:	15 82       	std	Z+5, r1	; 0x05
  rSlotZwei.dirf      = 0;                        /* direction and F0-F4 bits                             */
 12c:	16 82       	std	Z+6, r1	; 0x06
  rSlotZwei.trk       = 0;                        /* track status                                         */
 12e:	17 82       	std	Z+7, r1	; 0x07
  rSlotZwei.ss2       = 0;                        /* slot status 2 (tells how to use ID1/ID2 & ADV Consist*/
 130:	10 86       	std	Z+8, r1	; 0x08
  rSlotZwei.adr2      = 0;                        /* loco address high                                    */
 132:	11 86       	std	Z+9, r1	; 0x09
  rSlotZwei.snd       = 0;                        /* Sound 1-4 / F5-F8                                    */
 134:	12 86       	std	Z+10, r1	; 0x0a
  }  */

/******************************************************************************/
// main endless loop 
/******************************************************************************/
		  DDRC  |= (1<<PC4); 
 136:	a4 9a       	sbi	0x14, 4	; 20
		  DDRC  |= (1<<PC2); 
 138:	a2 9a       	sbi	0x14, 2	; 20
	  
	  if (bit_is_clear(PINC, PINC1)) {
		PORTC &= ~_BV(PC4);
	  }*/
	  
	  	  if (PINC & ( 1<<PC1 )) {  //richtungstaste1 gedrückt, dann LED 4 anschalten
 13a:	99 99       	sbic	0x13, 1	; 19
		  	//  PORTC |= _BV(PC4);
			PORTC |= 1<<PC4;
 13c:	ac 9a       	sbi	0x15, 4	; 21
			//_delay_ms(10);
	  	  }
	  	  
	  	  if (!(PINC & ( 1<<PC1 ))) {	//wenn richtungstaste1 nicht gedrückt, dann LED 4 ausschalten
 13e:	99 9b       	sbis	0x13, 1	; 19
		  	  //  PORTC |= _BV(PC4);
		  	  PORTC &= ~(1<<PC4);
 140:	ac 98       	cbi	0x15, 4	; 21
	  	  }
		  
	  	  if (PINC & ( 1<<PC3 )) {	//wenn 
 142:	9b 99       	sbic	0x13, 3	; 19
		  	  //  PORTC |= _BV(PC4);
		  	  PORTC |= (1<<PC2);
 144:	aa 9a       	sbi	0x15, 2	; 21
				//_delay_ms(10);
	  	  }
	  	  
	  	  if (!(PINC & ( 1<<PC3 ))) {
 146:	9b 99       	sbic	0x13, 3	; 19
 148:	f8 cf       	rjmp	.-16     	; 0x13a <main+0x54>
		  	  //  PORTC |= _BV(PC4);
		  	  PORTC &= ~(1<<PC2);
 14a:	aa 98       	cbi	0x15, 2	; 21
 14c:	f6 cf       	rjmp	.-20     	; 0x13a <main+0x54>

0000014e <__vector_5>:
* incoming data.
*
**************************************************************************/

ISR(LN_SB_SIGNAL)
{
 14e:	1f 92       	push	r1
 150:	0f 92       	push	r0
 152:	0f b6       	in	r0, 0x3f	; 63
 154:	0f 92       	push	r0
 156:	11 24       	eor	r1, r1
 158:	8f 93       	push	r24
 15a:	9f 93       	push	r25
    // Disable the Input Comparator Interrupt
  cbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT );     
 15c:	89 b7       	in	r24, 0x39	; 57
 15e:	8f 7d       	andi	r24, 0xDF	; 223
 160:	89 bf       	out	0x39, r24	; 57
#ifdef RX_MONITOR
  cbi(PORTD, PD1);
#endif

    // Get the Current Timer1 Count and Add the offset for the Compare target
  lnCompareTarget = LN_TMR_INP_CAPT_REG + LN_TIMER_RX_START_PERIOD ;
 162:	86 b5       	in	r24, 0x26	; 38
 164:	97 b5       	in	r25, 0x27	; 39
 166:	89 56       	subi	r24, 0x69	; 105
 168:	9d 4f       	sbci	r25, 0xFD	; 253
 16a:	90 93 66 01 	sts	0x0166, r25	; 0x800166 <lnCompareTarget+0x1>
 16e:	80 93 65 01 	sts	0x0165, r24	; 0x800165 <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
 172:	80 91 65 01 	lds	r24, 0x0165	; 0x800165 <lnCompareTarget>
 176:	90 91 66 01 	lds	r25, 0x0166	; 0x800166 <lnCompareTarget+0x1>
 17a:	9b bd       	out	0x2b, r25	; 43
 17c:	8a bd       	out	0x2a, r24	; 42

    // Clear the current Compare interrupt status bit and enable the Compare interrupt
  sbi(LN_TMR_INT_STATUS_REG, LN_TMR_INT_STATUS_BIT) ;
 17e:	88 b7       	in	r24, 0x38	; 56
 180:	80 61       	ori	r24, 0x10	; 16
 182:	88 bf       	out	0x38, r24	; 56
  sbi(LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT) ; 
 184:	89 b7       	in	r24, 0x39	; 57
 186:	80 61       	ori	r24, 0x10	; 16
 188:	89 bf       	out	0x39, r24	; 57

    // Set the State to indicate that we have begun to Receive
  lnState = LN_ST_RX ;
 18a:	84 e0       	ldi	r24, 0x04	; 4
 18c:	80 93 69 01 	sts	0x0169, r24	; 0x800169 <lnState>

    // Reset the bit counter so that on first increment it is on 0
  lnBitCount = 0;
 190:	10 92 6a 01 	sts	0x016A, r1	; 0x80016a <lnBitCount>
}
 194:	9f 91       	pop	r25
 196:	8f 91       	pop	r24
 198:	0f 90       	pop	r0
 19a:	0f be       	out	0x3f, r0	; 63
 19c:	0f 90       	pop	r0
 19e:	1f 90       	pop	r1
 1a0:	18 95       	reti

000001a2 <__vector_6>:
* it samples the bit and shifts it into the buffer.
*
**************************************************************************/

ISR(LN_TMR_SIGNAL)     /* signal handler for timer0 overflow */
{
 1a2:	1f 92       	push	r1
 1a4:	0f 92       	push	r0
 1a6:	0f b6       	in	r0, 0x3f	; 63
 1a8:	0f 92       	push	r0
 1aa:	11 24       	eor	r1, r1
 1ac:	0f 93       	push	r16
 1ae:	1f 93       	push	r17
 1b0:	2f 93       	push	r18
 1b2:	3f 93       	push	r19
 1b4:	4f 93       	push	r20
 1b6:	5f 93       	push	r21
 1b8:	6f 93       	push	r22
 1ba:	7f 93       	push	r23
 1bc:	8f 93       	push	r24
 1be:	9f 93       	push	r25
 1c0:	af 93       	push	r26
 1c2:	bf 93       	push	r27
 1c4:	cf 93       	push	r28
 1c6:	df 93       	push	r29
 1c8:	ef 93       	push	r30
 1ca:	ff 93       	push	r31
    // Advance the Compare Target
  lnCompareTarget += LN_TIMER_RX_RELOAD_PERIOD ;
 1cc:	80 91 65 01 	lds	r24, 0x0165	; 0x800165 <lnCompareTarget>
 1d0:	90 91 66 01 	lds	r25, 0x0166	; 0x800166 <lnCompareTarget+0x1>
 1d4:	86 54       	subi	r24, 0x46	; 70
 1d6:	9e 4f       	sbci	r25, 0xFE	; 254
 1d8:	90 93 66 01 	sts	0x0166, r25	; 0x800166 <lnCompareTarget+0x1>
 1dc:	80 93 65 01 	sts	0x0165, r24	; 0x800165 <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
 1e0:	80 91 65 01 	lds	r24, 0x0165	; 0x800165 <lnCompareTarget>
 1e4:	90 91 66 01 	lds	r25, 0x0166	; 0x800166 <lnCompareTarget+0x1>
 1e8:	9b bd       	out	0x2b, r25	; 43
 1ea:	8a bd       	out	0x2a, r24	; 42

  lnBitCount++;                         //Increment bit_counter
 1ec:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <lnBitCount>
 1f0:	8f 5f       	subi	r24, 0xFF	; 255
 1f2:	80 93 6a 01 	sts	0x016A, r24	; 0x80016a <lnBitCount>

    // Are we in the RX State
  if( lnState == LN_ST_RX )                // Are we in RX mode
 1f6:	80 91 69 01 	lds	r24, 0x0169	; 0x800169 <lnState>
 1fa:	84 30       	cpi	r24, 0x04	; 4
 1fc:	09 f0       	breq	.+2      	; 0x200 <__vector_6+0x5e>
 1fe:	3f c0       	rjmp	.+126    	; 0x27e <__vector_6+0xdc>
  {
    if( lnBitCount < 9)               // Are we in the Stop Bits phase
 200:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <lnBitCount>
 204:	89 30       	cpi	r24, 0x09	; 9
 206:	68 f4       	brcc	.+26     	; 0x222 <__vector_6+0x80>
    {
      lnCurrentByte >>= 1;
 208:	80 91 64 01 	lds	r24, 0x0164	; 0x800164 <lnCurrentByte>
 20c:	86 95       	lsr	r24
 20e:	80 93 64 01 	sts	0x0164, r24	; 0x800164 <lnCurrentByte>
#ifdef LN_SW_UART_RX_INVERTED
      if( bit_is_clear(LN_RX_PORT, LN_RX_BIT))
#else
      if( bit_is_set(LN_RX_PORT, LN_RX_BIT))
 212:	45 9b       	sbis	0x08, 5	; 8
 214:	ed c0       	rjmp	.+474    	; 0x3f0 <__vector_6+0x24e>
#endif

        lnCurrentByte |= 0x80;
 216:	80 91 64 01 	lds	r24, 0x0164	; 0x800164 <lnCurrentByte>
 21a:	80 68       	ori	r24, 0x80	; 128
 21c:	80 93 64 01 	sts	0x0164, r24	; 0x800164 <lnCurrentByte>
 220:	e7 c0       	rjmp	.+462    	; 0x3f0 <__vector_6+0x24e>
      return ;
    }

      // Clear the Start Bit Interrupt Status Flag and Enable ready to 
      // detect the next Start Bit
    sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
 222:	88 b7       	in	r24, 0x38	; 56
 224:	80 62       	ori	r24, 0x20	; 32
 226:	88 bf       	out	0x38, r24	; 56
    sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 228:	89 b7       	in	r24, 0x39	; 57
 22a:	80 62       	ori	r24, 0x20	; 32
 22c:	89 bf       	out	0x39, r24	; 57

      // If the Stop bit is not Set then we have a Framing Error
#ifdef LN_SW_UART_RX_INVERTED
    if( bit_is_set(LN_RX_PORT,LN_RX_BIT) )
#else
    if( bit_is_clear(LN_RX_PORT,LN_RX_BIT) )
 22e:	45 99       	sbic	0x08, 5	; 8
 230:	0a c0       	rjmp	.+20     	; 0x246 <__vector_6+0xa4>
#endif
      lnRxBuffer->Stats.RxErrors++ ;
 232:	e0 91 67 01 	lds	r30, 0x0167	; 0x800167 <lnRxBuffer>
 236:	f0 91 68 01 	lds	r31, 0x0168	; 0x800168 <lnRxBuffer+0x1>
 23a:	e9 57       	subi	r30, 0x79	; 121
 23c:	ff 4f       	sbci	r31, 0xFF	; 255
 23e:	80 81       	ld	r24, Z
 240:	8f 5f       	subi	r24, 0xFF	; 255
 242:	80 83       	st	Z, r24
 244:	17 c0       	rjmp	.+46     	; 0x274 <__vector_6+0xd2>

    else
        // Put the received byte in the buffer
      addByteLnBuf( lnRxBuffer, lnCurrentByte ) ;
 246:	40 91 64 01 	lds	r20, 0x0164	; 0x800164 <lnCurrentByte>
 24a:	80 91 67 01 	lds	r24, 0x0167	; 0x800167 <lnRxBuffer>
 24e:	90 91 68 01 	lds	r25, 0x0168	; 0x800168 <lnRxBuffer+0x1>
void addByteLnBuf( LnBuf *Buffer, byte newByte );
void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg );
#else
static inline void addByteLnBuf( LnBuf *Buffer, byte newByte )
{
	Buffer->Buf[ Buffer->WriteIndex++ ] = newByte ;
 252:	fc 01       	movw	r30, r24
 254:	e0 58       	subi	r30, 0x80	; 128
 256:	ff 4f       	sbci	r31, 0xFF	; 255
 258:	30 81       	ld	r19, Z
 25a:	21 e0       	ldi	r18, 0x01	; 1
 25c:	23 0f       	add	r18, r19
 25e:	20 83       	st	Z, r18
 260:	fc 01       	movw	r30, r24
 262:	e3 0f       	add	r30, r19
 264:	f1 1d       	adc	r31, r1
 266:	40 83       	st	Z, r20
	if( Buffer->WriteIndex >= LN_BUF_SIZE )
 268:	22 23       	and	r18, r18
 26a:	24 f4       	brge	.+8      	; 0x274 <__vector_6+0xd2>
		Buffer->WriteIndex = 0 ;
 26c:	fc 01       	movw	r30, r24
 26e:	e0 58       	subi	r30, 0x80	; 128
 270:	ff 4f       	sbci	r31, 0xFF	; 255
 272:	10 82       	st	Z, r1

    lnBitCount = 0 ;
 274:	10 92 6a 01 	sts	0x016A, r1	; 0x80016a <lnBitCount>
    lnState = LN_ST_CD_BACKOFF ;
 278:	81 e0       	ldi	r24, 0x01	; 1
 27a:	80 93 69 01 	sts	0x0169, r24	; 0x800169 <lnState>
  }


    // Are we in the TX State
  if( lnState == LN_ST_TX )
 27e:	80 91 69 01 	lds	r24, 0x0169	; 0x800169 <lnState>
 282:	83 30       	cpi	r24, 0x03	; 3
 284:	09 f0       	breq	.+2      	; 0x288 <__vector_6+0xe6>
 286:	7f c0       	rjmp	.+254    	; 0x386 <__vector_6+0x1e4>
  #endif
#else  // inverted is the normal case, just a NPN between TX pin and LN:
  #ifdef LN_SW_UART_RX_INVERTED
    if( ( ( LN_TX_PORT >> LN_TX_BIT ) & 0x01 ) != ( ( LN_RX_PORT >> LN_RX_BIT ) & 0x01 ) )
  #else
    if( ( ( LN_TX_PORT >> LN_TX_BIT ) & 0x01 ) == ( ( LN_RX_PORT >> LN_RX_BIT ) & 0x01 ) )
 288:	82 b3       	in	r24, 0x12	; 18
 28a:	98 b1       	in	r25, 0x08	; 8
 28c:	92 95       	swap	r25
 28e:	96 95       	lsr	r25
 290:	97 70       	andi	r25, 0x07	; 7
 292:	82 95       	swap	r24
 294:	8f 70       	andi	r24, 0x0F	; 15
 296:	89 27       	eor	r24, r25
 298:	80 fd       	sbrc	r24, 0
 29a:	06 c0       	rjmp	.+12     	; 0x2a8 <__vector_6+0x106>
  #endif
#endif
    {
      lnBitCount = 0 ;
 29c:	10 92 6a 01 	sts	0x016A, r1	; 0x80016a <lnBitCount>
      lnState = LN_ST_TX_COLLISION ;
 2a0:	82 e0       	ldi	r24, 0x02	; 2
 2a2:	80 93 69 01 	sts	0x0169, r24	; 0x800169 <lnState>
 2a6:	6f c0       	rjmp	.+222    	; 0x386 <__vector_6+0x1e4>
    }
      // Send each Bit
    else if( lnBitCount < 9)
 2a8:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <lnBitCount>
 2ac:	89 30       	cpi	r24, 0x09	; 9
 2ae:	68 f4       	brcc	.+26     	; 0x2ca <__vector_6+0x128>
    {
#ifdef TX_START_MEASUREMENT
			cbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif
			
      if( lnCurrentByte & 0x01 )
 2b0:	80 91 64 01 	lds	r24, 0x0164	; 0x800164 <lnCurrentByte>
 2b4:	80 ff       	sbrs	r24, 0
 2b6:	02 c0       	rjmp	.+4      	; 0x2bc <__vector_6+0x11a>
        LN_SW_UART_SET_TX_HIGH
 2b8:	94 98       	cbi	0x12, 4	; 18
 2ba:	01 c0       	rjmp	.+2      	; 0x2be <__vector_6+0x11c>

      else
        LN_SW_UART_SET_TX_LOW
 2bc:	94 9a       	sbi	0x12, 4	; 18

      lnCurrentByte >>= 1;
 2be:	80 91 64 01 	lds	r24, 0x0164	; 0x800164 <lnCurrentByte>
 2c2:	86 95       	lsr	r24
 2c4:	80 93 64 01 	sts	0x0164, r24	; 0x800164 <lnCurrentByte>
 2c8:	5e c0       	rjmp	.+188    	; 0x386 <__vector_6+0x1e4>
    }
      // When the Data Bits are done, generate stop-bit
    else if( lnBitCount ==  9)
 2ca:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <lnBitCount>
 2ce:	89 30       	cpi	r24, 0x09	; 9
 2d0:	11 f4       	brne	.+4      	; 0x2d6 <__vector_6+0x134>
      LN_SW_UART_SET_TX_HIGH
 2d2:	94 98       	cbi	0x12, 4	; 18
 2d4:	58 c0       	rjmp	.+176    	; 0x386 <__vector_6+0x1e4>

      // Any more bytes in buffer
    else if( ++lnTxIndex < lnTxLength )
 2d6:	80 91 62 01 	lds	r24, 0x0162	; 0x800162 <lnTxIndex>
 2da:	8f 5f       	subi	r24, 0xFF	; 255
 2dc:	80 93 62 01 	sts	0x0162, r24	; 0x800162 <lnTxIndex>
 2e0:	90 91 63 01 	lds	r25, 0x0163	; 0x800163 <lnTxLength>
 2e4:	89 17       	cp	r24, r25
 2e6:	e8 f4       	brcc	.+58     	; 0x322 <__vector_6+0x180>
    {
        // Setup for the next byte
      lnBitCount = 0 ;
 2e8:	10 92 6a 01 	sts	0x016A, r1	; 0x80016a <lnBitCount>
      lnCurrentByte = lnTxData->data[ lnTxIndex ] ;
 2ec:	e0 91 6b 01 	lds	r30, 0x016B	; 0x80016b <lnTxData>
 2f0:	f0 91 6c 01 	lds	r31, 0x016C	; 0x80016c <lnTxData+0x1>
 2f4:	80 91 62 01 	lds	r24, 0x0162	; 0x800162 <lnTxIndex>
 2f8:	e8 0f       	add	r30, r24
 2fa:	f1 1d       	adc	r31, r1
 2fc:	80 81       	ld	r24, Z
 2fe:	80 93 64 01 	sts	0x0164, r24	; 0x800164 <lnCurrentByte>

        // Begin the Start Bit
      LN_SW_UART_SET_TX_LOW
 302:	94 9a       	sbi	0x12, 4	; 18
			sbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif

        // Get the Current Timer1 Count and Add the offset for the Compare target
        // added adjustment value for bugfix (Olaf Funke)
      lnCompareTarget = LN_TMR_COUNT_REG + LN_TIMER_TX_RELOAD_PERIOD - LN_TIMER_TX_RELOAD_ADJUST; 
 304:	8c b5       	in	r24, 0x2c	; 44
 306:	9d b5       	in	r25, 0x2d	; 45
 308:	88 5a       	subi	r24, 0xA8	; 168
 30a:	9e 4f       	sbci	r25, 0xFE	; 254
 30c:	90 93 66 01 	sts	0x0166, r25	; 0x800166 <lnCompareTarget+0x1>
 310:	80 93 65 01 	sts	0x0165, r24	; 0x800165 <lnCompareTarget>
      LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
 314:	80 91 65 01 	lds	r24, 0x0165	; 0x800165 <lnCompareTarget>
 318:	90 91 66 01 	lds	r25, 0x0166	; 0x800166 <lnCompareTarget+0x1>
 31c:	9b bd       	out	0x2b, r25	; 43
 31e:	8a bd       	out	0x2a, r24	; 42
 320:	32 c0       	rjmp	.+100    	; 0x386 <__vector_6+0x1e4>
    }
    else
    {
        // Successfully Sent all bytes in the buffer
        // so set the Packet Status to Done
      lnTxSuccess = 1 ;
 322:	81 e0       	ldi	r24, 0x01	; 1
 324:	80 93 61 01 	sts	0x0161, r24	; 0x800161 <lnTxSuccess>

        // Now copy the TX Packet into the RX Buffer
      addMsgLnBuf( lnRxBuffer, lnTxData );
 328:	c0 91 6b 01 	lds	r28, 0x016B	; 0x80016b <lnTxData>
 32c:	d0 91 6c 01 	lds	r29, 0x016C	; 0x80016c <lnTxData+0x1>
 330:	00 91 67 01 	lds	r16, 0x0167	; 0x800167 <lnRxBuffer>
 334:	10 91 68 01 	lds	r17, 0x0168	; 0x800168 <lnRxBuffer+0x1>
static inline void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg )
{
	byte	Index ;
	byte 	Length ;

	Length = getLnMsgSize( newMsg ) ;
 338:	ce 01       	movw	r24, r28
 33a:	a2 d0       	rcall	.+324    	; 0x480 <getLnMsgSize>
	for( Index = 0; Index < Length; Index++ )
 33c:	88 23       	and	r24, r24
 33e:	f1 f0       	breq	.+60     	; 0x37c <__vector_6+0x1da>
 340:	81 50       	subi	r24, 0x01	; 1
 342:	68 2f       	mov	r22, r24
 344:	70 e0       	ldi	r23, 0x00	; 0
 346:	6f 5f       	subi	r22, 0xFF	; 255
 348:	7f 4f       	sbci	r23, 0xFF	; 255
 34a:	20 e0       	ldi	r18, 0x00	; 0
 34c:	30 e0       	ldi	r19, 0x00	; 0
void addByteLnBuf( LnBuf *Buffer, byte newByte );
void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg );
#else
static inline void addByteLnBuf( LnBuf *Buffer, byte newByte )
{
	Buffer->Buf[ Buffer->WriteIndex++ ] = newByte ;
 34e:	f8 01       	movw	r30, r16
 350:	e0 58       	subi	r30, 0x80	; 128
 352:	ff 4f       	sbci	r31, 0xFF	; 255
	byte	Index ;
	byte 	Length ;

	Length = getLnMsgSize( newMsg ) ;
	for( Index = 0; Index < Length; Index++ )
		addByteLnBuf(Buffer, newMsg->data[ Index ] ) ;
 354:	de 01       	movw	r26, r28
 356:	a2 0f       	add	r26, r18
 358:	b3 1f       	adc	r27, r19
 35a:	8c 91       	ld	r24, X
void addByteLnBuf( LnBuf *Buffer, byte newByte );
void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg );
#else
static inline void addByteLnBuf( LnBuf *Buffer, byte newByte )
{
	Buffer->Buf[ Buffer->WriteIndex++ ] = newByte ;
 35c:	40 81       	ld	r20, Z
 35e:	91 e0       	ldi	r25, 0x01	; 1
 360:	94 0f       	add	r25, r20
 362:	90 83       	st	Z, r25
 364:	d8 01       	movw	r26, r16
 366:	a4 0f       	add	r26, r20
 368:	b1 1d       	adc	r27, r1
 36a:	8c 93       	st	X, r24
	if( Buffer->WriteIndex >= LN_BUF_SIZE )
 36c:	99 23       	and	r25, r25
 36e:	0c f4       	brge	.+2      	; 0x372 <__vector_6+0x1d0>
		Buffer->WriteIndex = 0 ;
 370:	10 82       	st	Z, r1
 372:	2f 5f       	subi	r18, 0xFF	; 255
 374:	3f 4f       	sbci	r19, 0xFF	; 255
{
	byte	Index ;
	byte 	Length ;

	Length = getLnMsgSize( newMsg ) ;
	for( Index = 0; Index < Length; Index++ )
 376:	26 17       	cp	r18, r22
 378:	37 07       	cpc	r19, r23
 37a:	61 f7       	brne	.-40     	; 0x354 <__vector_6+0x1b2>

        // Begin CD Backoff state
      lnBitCount = 0 ;
 37c:	10 92 6a 01 	sts	0x016A, r1	; 0x80016a <lnBitCount>
      lnState = LN_ST_CD_BACKOFF ;      
 380:	81 e0       	ldi	r24, 0x01	; 1
 382:	80 93 69 01 	sts	0x0169, r24	; 0x800169 <lnState>
    }
  }

    // Note we may have got here from a failed TX cycle, if so BitCount will be 0
  if( lnState == LN_ST_TX_COLLISION )
 386:	80 91 69 01 	lds	r24, 0x0169	; 0x800169 <lnState>
 38a:	82 30       	cpi	r24, 0x02	; 2
 38c:	c9 f4       	brne	.+50     	; 0x3c0 <__vector_6+0x21e>
  {
    if( lnBitCount == 0 )
 38e:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <lnBitCount>
 392:	81 11       	cpse	r24, r1
 394:	02 c0       	rjmp	.+4      	; 0x39a <__vector_6+0x1f8>
    {
        // Pull the TX Line low to indicate Collision
      LN_SW_UART_SET_TX_LOW
 396:	94 9a       	sbi	0x12, 4	; 18
 398:	13 c0       	rjmp	.+38     	; 0x3c0 <__vector_6+0x21e>
#ifdef COLLISION_MONITOR
      cbi( COLLISION_MONITOR_PORT,COLLISION_MONITOR_BIT ) ;
#endif
    }
    else if( lnBitCount >= LN_COLLISION_TICKS )
 39a:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <lnBitCount>
 39e:	8f 30       	cpi	r24, 0x0F	; 15
 3a0:	78 f0       	brcs	.+30     	; 0x3c0 <__vector_6+0x21e>
    {
        // Release the TX Line
      LN_SW_UART_SET_TX_HIGH
 3a2:	94 98       	cbi	0x12, 4	; 18
#ifdef COLLISION_MONITOR
      sbi( COLLISION_MONITOR_PORT,COLLISION_MONITOR_BIT ) ;
#endif

      lnBitCount = 0 ;
 3a4:	10 92 6a 01 	sts	0x016A, r1	; 0x80016a <lnBitCount>
      lnState = LN_ST_CD_BACKOFF ;
 3a8:	81 e0       	ldi	r24, 0x01	; 1
 3aa:	80 93 69 01 	sts	0x0169, r24	; 0x800169 <lnState>

      lnRxBuffer->Stats.Collisions++ ;
 3ae:	e0 91 67 01 	lds	r30, 0x0167	; 0x800167 <lnRxBuffer>
 3b2:	f0 91 68 01 	lds	r31, 0x0168	; 0x800168 <lnRxBuffer+0x1>
 3b6:	e5 57       	subi	r30, 0x75	; 117
 3b8:	ff 4f       	sbci	r31, 0xFF	; 255
 3ba:	80 81       	ld	r24, Z
 3bc:	8f 5f       	subi	r24, 0xFF	; 255
 3be:	80 83       	st	Z, r24
    }
  }

  if( lnState == LN_ST_CD_BACKOFF )
 3c0:	80 91 69 01 	lds	r24, 0x0169	; 0x800169 <lnState>
 3c4:	81 30       	cpi	r24, 0x01	; 1
 3c6:	a1 f4       	brne	.+40     	; 0x3f0 <__vector_6+0x24e>
  {
    if( lnBitCount == 0 )
 3c8:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <lnBitCount>
 3cc:	81 11       	cpse	r24, r1
 3ce:	07 c0       	rjmp	.+14     	; 0x3de <__vector_6+0x23c>
    {
        // Even though we are waiting, other nodes may try and transmit early
        // so Clear the Start Bit Interrupt Status Flag and Enable ready to 
        // detect the next Start Bit
      sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
 3d0:	88 b7       	in	r24, 0x38	; 56
 3d2:	80 62       	ori	r24, 0x20	; 32
 3d4:	88 bf       	out	0x38, r24	; 56
      sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 3d6:	89 b7       	in	r24, 0x39	; 57
 3d8:	80 62       	ori	r24, 0x20	; 32
 3da:	89 bf       	out	0x39, r24	; 57
 3dc:	09 c0       	rjmp	.+18     	; 0x3f0 <__vector_6+0x24e>
    }
    else if( lnBitCount >= LN_BACKOFF_MAX )
 3de:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <lnBitCount>
 3e2:	88 33       	cpi	r24, 0x38	; 56
 3e4:	28 f0       	brcs	.+10     	; 0x3f0 <__vector_6+0x24e>
    { // declare network to free after maximum backoff delay
      lnState = LN_ST_IDLE ;
 3e6:	10 92 69 01 	sts	0x0169, r1	; 0x800169 <lnState>
      cbi( LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT ) ;
 3ea:	89 b7       	in	r24, 0x39	; 57
 3ec:	8f 7e       	andi	r24, 0xEF	; 239
 3ee:	89 bf       	out	0x39, r24	; 57
    }
  }
}
 3f0:	ff 91       	pop	r31
 3f2:	ef 91       	pop	r30
 3f4:	df 91       	pop	r29
 3f6:	cf 91       	pop	r28
 3f8:	bf 91       	pop	r27
 3fa:	af 91       	pop	r26
 3fc:	9f 91       	pop	r25
 3fe:	8f 91       	pop	r24
 400:	7f 91       	pop	r23
 402:	6f 91       	pop	r22
 404:	5f 91       	pop	r21
 406:	4f 91       	pop	r20
 408:	3f 91       	pop	r19
 40a:	2f 91       	pop	r18
 40c:	1f 91       	pop	r17
 40e:	0f 91       	pop	r16
 410:	0f 90       	pop	r0
 412:	0f be       	out	0x3f, r0	; 63
 414:	0f 90       	pop	r0
 416:	1f 90       	pop	r1
 418:	18 95       	reti

0000041a <__vector_9>:
volatile byte SlowTimerTicks = 0 ;
volatile byte FastTimerTicks = 0 ;
volatile word DelayTimerTicks = 0 ;

ISR(TIMER0_OVF_vect)
{
 41a:	1f 92       	push	r1
 41c:	0f 92       	push	r0
 41e:	0f b6       	in	r0, 0x3f	; 63
 420:	0f 92       	push	r0
 422:	11 24       	eor	r1, r1
 424:	8f 93       	push	r24
 426:	9f 93       	push	r25
  TCNT0 = (byte) TICK_RELOAD ;
 428:	84 ee       	ldi	r24, 0xE4	; 228
 42a:	82 bf       	out	0x32, r24	; 50

  FastTimerTicks++;
 42c:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <FastTimerTicks>
 430:	8f 5f       	subi	r24, 0xFF	; 255
 432:	80 93 65 00 	sts	0x0065, r24	; 0x800065 <FastTimerTicks>

  if( ++SlowTimerAccumulator >= 100 )
 436:	80 91 67 00 	lds	r24, 0x0067	; 0x800067 <SlowTimerAccumulator>
 43a:	8f 5f       	subi	r24, 0xFF	; 255
 43c:	84 36       	cpi	r24, 0x64	; 100
 43e:	18 f4       	brcc	.+6      	; 0x446 <__vector_9+0x2c>
 440:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <SlowTimerAccumulator>
 444:	07 c0       	rjmp	.+14     	; 0x454 <__vector_9+0x3a>
  {
    SlowTimerAccumulator = 0 ;
 446:	10 92 67 00 	sts	0x0067, r1	; 0x800067 <SlowTimerAccumulator>

    SlowTimerTicks++;
 44a:	80 91 66 00 	lds	r24, 0x0066	; 0x800066 <SlowTimerTicks>
 44e:	8f 5f       	subi	r24, 0xFF	; 255
 450:	80 93 66 00 	sts	0x0066, r24	; 0x800066 <SlowTimerTicks>
  }
	
	if( DelayTimerTicks )
 454:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <DelayTimerTicks>
 458:	90 91 64 00 	lds	r25, 0x0064	; 0x800064 <DelayTimerTicks+0x1>
 45c:	89 2b       	or	r24, r25
 45e:	49 f0       	breq	.+18     	; 0x472 <__stack+0x13>
		DelayTimerTicks--;
 460:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <DelayTimerTicks>
 464:	90 91 64 00 	lds	r25, 0x0064	; 0x800064 <DelayTimerTicks+0x1>
 468:	01 97       	sbiw	r24, 0x01	; 1
 46a:	90 93 64 00 	sts	0x0064, r25	; 0x800064 <DelayTimerTicks+0x1>
 46e:	80 93 63 00 	sts	0x0063, r24	; 0x800063 <DelayTimerTicks>
}
 472:	9f 91       	pop	r25
 474:	8f 91       	pop	r24
 476:	0f 90       	pop	r0
 478:	0f be       	out	0x3f, r0	; 63
 47a:	0f 90       	pop	r0
 47c:	1f 90       	pop	r1
 47e:	18 95       	reti

00000480 <getLnMsgSize>:
{
	return 0 ;
}

byte getLnMsgSize( volatile lnMsg * Msg )
{
 480:	fc 01       	movw	r30, r24
	return ( ( Msg->sz.command & (byte)0x60 ) == (byte)0x60 ) ? Msg->sz.mesg_size : ( ( Msg->sz.command & (byte)0x60 ) >> (byte)4 ) + 2 ;
 482:	90 81       	ld	r25, Z
 484:	90 76       	andi	r25, 0x60	; 96
 486:	90 36       	cpi	r25, 0x60	; 96
 488:	11 f4       	brne	.+4      	; 0x48e <getLnMsgSize+0xe>
 48a:	81 81       	ldd	r24, Z+1	; 0x01
 48c:	08 95       	ret
 48e:	80 81       	ld	r24, Z
 490:	80 76       	andi	r24, 0x60	; 96
 492:	82 95       	swap	r24
 494:	8f 70       	andi	r24, 0x0F	; 15
 496:	8e 5f       	subi	r24, 0xFE	; 254
}
 498:	08 95       	ret

0000049a <_exit>:
 49a:	f8 94       	cli

0000049c <__stop_program>:
 49c:	ff cf       	rjmp	.-2      	; 0x49c <__stop_program>
