{
  "design": {
    "design_info": {
      "boundary_crc": "0x2B70D304FB6525",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../PWM_control.gen/sources_1/bd/PWM_Over",
      "name": "PWM_Over",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "Controller_0": "",
      "Comparator_0": "",
      "DataChecker_0": "",
      "Upcounter_0": "",
      "Reg_0": ""
    },
    "ports": {
      "PWM_out": {
        "direction": "O"
      },
      "datain": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "clk": {
        "direction": "I"
      },
      "rst": {
        "direction": "I"
      }
    },
    "components": {
      "Controller_0": {
        "vlnv": "xilinx.com:module_ref:Controller:1.0",
        "xci_name": "PWM_Over_Controller_0_1",
        "xci_path": "ip\\PWM_Over_Controller_0_1\\PWM_Over_Controller_0_1.xci",
        "inst_hier_path": "Controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "regld": {
            "direction": "O"
          },
          "upcounterld": {
            "direction": "O"
          },
          "dataavaibility": {
            "direction": "I"
          },
          "ready": {
            "direction": "O"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          }
        }
      },
      "Comparator_0": {
        "vlnv": "xilinx.com:module_ref:Comparator:1.0",
        "xci_name": "PWM_Over_Comparator_0_3",
        "xci_path": "ip\\PWM_Over_Comparator_0_3\\PWM_Over_Comparator_0_3.xci",
        "inst_hier_path": "Comparator_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Comparator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Dutycycle": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Counter": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "PWM": {
            "direction": "O"
          }
        }
      },
      "DataChecker_0": {
        "vlnv": "xilinx.com:module_ref:DataChecker:1.0",
        "xci_name": "PWM_Over_DataChecker_0_1",
        "xci_path": "ip\\PWM_Over_DataChecker_0_1\\PWM_Over_DataChecker_0_1.xci",
        "inst_hier_path": "DataChecker_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DataChecker",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Datain": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "senddata": {
            "direction": "O"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "Ready": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          }
        }
      },
      "Upcounter_0": {
        "vlnv": "xilinx.com:module_ref:Upcounter:1.0",
        "xci_name": "PWM_Over_Upcounter_0_1",
        "xci_path": "ip\\PWM_Over_Upcounter_0_1\\PWM_Over_Upcounter_0_1.xci",
        "inst_hier_path": "Upcounter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Upcounter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "ld": {
            "direction": "I"
          },
          "Counterout": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "Reg_0": {
        "vlnv": "xilinx.com:module_ref:Reg:1.0",
        "xci_name": "PWM_Over_Reg_0_2",
        "xci_path": "ip\\PWM_Over_Reg_0_2\\PWM_Over_Reg_0_2.xci",
        "inst_hier_path": "Reg_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Reg",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ld": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "info": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "regout": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "Comparator_0_PWM": {
        "ports": [
          "Comparator_0/PWM",
          "PWM_out"
        ]
      },
      "Controller_0_ready": {
        "ports": [
          "Controller_0/ready",
          "DataChecker_0/Ready"
        ]
      },
      "Controller_0_regld": {
        "ports": [
          "Controller_0/regld",
          "Reg_0/ld"
        ]
      },
      "Controller_0_upcounterld": {
        "ports": [
          "Controller_0/upcounterld",
          "Upcounter_0/ld"
        ]
      },
      "DataChecker_0_senddata": {
        "ports": [
          "DataChecker_0/senddata",
          "Controller_0/dataavaibility"
        ]
      },
      "Net": {
        "ports": [
          "clk",
          "Controller_0/clk",
          "DataChecker_0/clk",
          "Upcounter_0/clk",
          "Reg_0/clk"
        ]
      },
      "Reg_0_regout": {
        "ports": [
          "Reg_0/regout",
          "Comparator_0/Dutycycle"
        ]
      },
      "Upcounter_0_Counterout": {
        "ports": [
          "Upcounter_0/Counterout",
          "Comparator_0/Counter"
        ]
      },
      "datain_1": {
        "ports": [
          "datain",
          "DataChecker_0/Datain",
          "Reg_0/info"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "DataChecker_0/rst",
          "Controller_0/rst",
          "Upcounter_0/rst",
          "Reg_0/rst"
        ]
      }
    }
  }
}