# Perf log file
# Created: Tue Sep 27 11:04:36 2022

[ 11:04:36 ] Synthesize has started
[ 11:04:36 ] Command: /nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/bin/yosys -s reg_lut_reg.ys -l reg_lut_reg_synth.log
[ 11:04:41 ] Duration: 5190 ms. Max utilization: 67 MB
[ 11:04:41 ] Packing has started
[ 11:04:41 ] Command: /nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/bin/vpr /nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/share/raptor/etc/devices/gemini/gemini_vpr.xml reg_lut_reg_post_synth.blif --sdc_file reg_lut_reg_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report reg_lut_reg_post_place_timing.rpt --device 78x66 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --pack
[ 11:05:37 ] Duration: 56102 ms. Max utilization: 1062 MB
[ 11:05:37 ] GlobalPlacement has started
[ 11:05:37 ] Placement has started
[ 11:05:37 ] Command: /nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/bin/pin_c --csv /nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/share/raptor/etc/devices/gemini/Gemini_Pin_Table.csv --pcf reg_lut_reg_openfpga.pcf --blif reg_lut_reg_post_synth.blif --output reg_lut_reg_pin_loc.place --assign_unconstrained_pins in_define_order
[ 11:05:37 ] Duration: 33 ms. Max utilization: 16 MB
[ 11:05:37 ] Command: /nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/bin/vpr /nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/share/raptor/etc/devices/gemini/gemini_vpr.xml reg_lut_reg_post_synth.blif --sdc_file reg_lut_reg_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report reg_lut_reg_post_place_timing.rpt --device 78x66 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --place --fix_pins reg_lut_reg_pin_loc.place
[ 11:07:37 ] Duration: 119534 ms. Max utilization: 1107 MB
[ 11:07:37 ] Route has started
[ 11:07:37 ] Command: /nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/bin/vpr /nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/share/raptor/etc/devices/gemini/gemini_vpr.xml reg_lut_reg_post_synth.blif --sdc_file reg_lut_reg_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report reg_lut_reg_post_place_timing.rpt --device 78x66 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --route
[ 11:09:29 ] Duration: 111828 ms. Max utilization: 1107 MB
[ 11:09:29 ] TimingAnalysis has started
[ 11:09:29 ] Command: /nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/bin/vpr /nfs_cadtools/raptor/instl_dir/09_27_2022_08_00_02/share/raptor/etc/devices/gemini/gemini_vpr.xml reg_lut_reg_post_synth.blif --sdc_file reg_lut_reg_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report reg_lut_reg_post_place_timing.rpt --device 78x66 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --analysis
[ 11:10:24 ] Duration: 54871 ms. Max utilization: 1102 MB
