INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.sim/sim_1/impl/func/gcd_wrapper_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
