 2
(4)-(6)。然而，縱觀目前的文獻，大部分的解
決方法為更改製程參數或材料，如此將間接
改變其他步驟的製程參數導致複雜度增加。 
因此，本實驗室利用佈局設計方法來實
現同時具有高崩潰電壓及低開啟態電阻的
LDMOS 元件，此外元件的高頻特性，也可
藉由佈局設計來改進。本計畫將進一步發展
RF LDMOS 元件模型技術，以協助功率放大
器電路的設計。由於 LDMOS 為了提高崩潰
電壓，在汲極區具有一個低摻雜的 drift 
region，此 drift region 會使元件的汲極電阻
為偏壓的函數，並使元件在高閘極偏壓時出
現 quasi-saturation effect，亦即汲極電流隨閘
極電壓上升的程度會被壓抑；另外，元件的
非均勻通道摻雜與 drift region 的存在，造成
閘-源極電容與閘-汲極電容呈現特殊行為，
電容不僅出現高峯，且其總值超過閘極氧化
層電容(7)。因此 LDMOS 的模型化技術比傳
統的 CMOS 元件更為複雜。目前的 LDMOS
元件模型多採用 BSIM3 模型，再於汲極端
外加可變電阻或是 JFET 來模擬汲極電阻的
特性(8)(9) ，以此改良式之 BSIM3 模型來進
行元件特性模擬時，僅能模擬元件的直流特
性，交流特性則多無法準確的模擬。本計畫
採用 surface-potential-based model 方法建立
LDMOS 模型，並推導 drift region 的電流源
公式，使模型可以準確模擬元件的電流與電
容特性。 
 
 
三、研究方法 
 
本計畫發展 RF LDMOS 的模型化技
術，使 LDMOS 未來能應用於功率放大器
中，並成功地整合於射頻積体電路。首先，
分析 LDMOS 的各項微波特性與熱特性，並
藉由 TCAD 模擬來了解非均勻摻雜通道與
drift region 對元件特性的影響機制；最後，
建立 LDMOS 的電流與電容模型。 
 
A. 元件特性測試 
本計畫設計不同形狀的環形佈局元
件，如圖一所示，並以多個 cell 並聯的方式，
增加元件的總寬度。元件製作完成後，對元
件進行 S 參數、功率參數與熱參數之量測分
析。首先，我們利用 IC-CAP 軟體控制高頻
測試儀器進行元件的 S 參數量測。在量測之
前，先運用 SOLT 方法進行系統的校正，然
後進行 S 參數的量測。但此時所得之結果仍
包含 metal pads 所形成寄生元件的效應，最
後，還要利用已建立的 de-embedded 技術，
將 metal pad 的寄生元件效應除去，即可求
得 intrinsic device 的 S 參數，利用測量出的
S 參數，即可描述元件的高頻特性。根據量
測結果，我們可以萃取各項元件參數，如：
轉導（gm），雜散電阻（RG, RS, RD），雜散
電容（CGS, CGD）等，以利元件模型之建立，
同時可研究元件佈局參數與各項電性參數
之關係。 
 
     
   Square        Octagon         Circle 
 
圖一：單一 cell 的 LDMOS 佈局結構。 
 
元件的微波功率參數，如：輸入功率
(Pin)、輸出功率(Pout)、功率增益(G)、功率效
能 (η) 、與三次諧波 (IM3)… 等，由 LP1 
Load-Pull 功率測試系統量測，此系統有兩
個由電腦控制的固態式阻抗的tuner，分別為
待測元件的輸出與輸入端提供不同的阻抗
匹配條件，同時元件的輸入端及負載端的反
射係數(Γin及ΓL)，以及絕對功率由網路分析
儀量測而非功率計，如此可得到較寬的動態
範圍與較好的雜訊免疫，功率計在此系統之
功用僅於絕對功率之校正。另外，在評估元
件可操作的功率範圍時，還需萃取1dB壓縮
點之功率。當元件操作於混頻(mixed-signal)
模 式 時 ， 由 於 信 號 間 的 交 互 調 變
(intermodulation)將使信號失真，我們將
Load-Pull系統操作於two tone模式下，量測
元件的主波功率與三次諧波功率，來取得三
次交叉點(third-order intercept point)，藉以評
估元件的非線性程度，三次交叉點上的功率
值愈高，表示元件的線性度愈好。 
 4
0 1 2 3 4
1E-9
1E-8
1E-7
1E-6
1E-5
1E-4
1E-3
0.01
0.1
1
0.0
10.0m
20.0m
30.0m
40.0m
50.0m
D
ra
in
 C
ur
re
nt
 (A
)
Gate Voltage (V)
 Square
 Octagon
 Circle
 G
M
 (A
/V
)
(a) 
0 5 10 15 20 25 30 35
0
20
40
60
80
100
 
 
D
ra
in
 C
ur
re
nt
 (m
A)
Drain Voltage (V)
 Square
 Octagon
 Circle
(b) 
圖二：LDMOS 之直流特性。 
0.0 0.2 0.4 0.6 0.8 1.0
0
10
20
30
40
50
60
70
RTH=55.59 (
oC/W)
RTH=54.81 (
oC/W)
RTH=78.81 (
oC/W)VDS=20V 
VGS=3.5V
TC= 25+RTHPD Fishbone Square
 Circle
Tc
-T
a 
(o
C
)
Power Dissipation (W)
圖三：LDMOS 之熱阻。 
 
From the output I–V characteristics, we 
observe a negative output resistance in the 
high-current region. With high current density 
in the transistor, the rise in device temperature 
resulted from the dissipated power becomes 
significant. The increased device temperature 
reduces the carrier mobility and saturation 
velocity. Fig. 3 shows the thermal resistance 
(Rth) of three different layout structures. The 
fishbone device has higher thermal resistance 
compared to ring devices. Due to compact 
layout area, the self-heating effect in the 
fishbone structure is significant. The device 
self-heating can be improved by increasing the 
distance between each cell of fishbone. 
-4 -2 0 2 4 6 8
0.0
50.0f
100.0f
150.0f
200.0f
250.0f
300.0f
350.0f
400.0f
450.0f
 
 
C
 (F
)
VG (V)
 VD (V)
 0.1
 1
 5
 10
 20
Square
圖四：方形 LDMOS 的閘極電容特性。 
 
Figure 4 shows the capacitance-voltage 
(C-V) characteristics of an LDMOS with 
square ring structure. The total channel width 
is 80 µm. Two peaks in gate-to-source/body 
capacitance (CGS+CGB) and gate-to-drain 
capacitance (CGD) were observed when 
biasing at high drain voltage (VDS>5 V). 
Because the inversion charges may be injected 
from the intrinsic MOSFET to the depleted 
area of the drift, the CGS+CGB and CGD 
increase with increasing gate voltages and the 
CGS+CGB even rises over the limit of inversion 
[11]. The CGS+CGB and CGD reach maximum 
at the onset of quasi-saturation [12]. Because 
the higher drain voltage leads to a higher gate 
voltage at the onset of quasi-saturation, the 
peaks shift to higher gate voltages. At the first 
peak, although the edge of the square ring 
operates in quasi-saturation region, the corner 
is still in pre-quasi-saturation. By increasing 
the gate voltage to 6.5 V, the current in the 
corner region is high enough to make the 
velocity of electrons in the drift saturated. 
Therefore, the corner operates in 
quasi-saturation and second peaks are 
generated in the CGS+CGB and CGD. The 
second peak is undesired because it will 
 6
increasing gate voltage. Under VGS = 10 V 
and VDS = 10 V, the space-charge distribution 
changes, and the maximum lateral electric 
field shifts toward the drain and occurs in the 
drift region (see Fig. 7(b)). Additionally, the 
lateral electric field decreases near the gate 
edge and the drift region under the FOX 
becomes accumulation. At this condition, the 
drain current is dominated by drift region and 
the device enters quasi-saturation. Fig. 8 
shows the device biased at VGS = 10 V and 
VDS = 10 V without field plate, the maximum 
lateral electric field still occurs in the channel 
region. In addition, the space-charge 
distribution does not change much and the 
most drift region under the FOX is still 
inversion. Therefore, the device with field 
plate can make the drift region transfer its type 
from inversion to accumulation and make the 
lateral electric field distribute uniformly. So, it 
would increase the device breakdown voltage. 
 
 
(a) 
 
(b) 
圖七：表面電場與空間電荷的T-CAD模擬結
果，(a) VGS= 2.5V and VDS= 10V、(b) VGS= 
10V and VDS= 10V。 
 
 
圖八：元件沒有field-plate時的表面電場與空
間電荷的T-CAD模擬結果，VGS= 10V and 
VDS= 10V。 
 
C. 元件模型與模擬結果 
 For simplicity, some physical effects 
like self-heating and weak avalanche are not 
included in the modified model. Besides, 
based on the TCAD simulation results, we 
have modified the drift region current for 
better fitting our measured I-V and C-V 
curves. 
The device DC model would be 
developed with analysis of carrier transport in 
the channel and drift regions. The drain 
current is separated from two elements, one is 
through the intrinsic MOS channel (Ich) and 
the other is through the drift region (Idrift), and 
the two currents are formulated respectively in 
terms of the external bias VG, VD, VS, VB and 
the unknown voltage VDi at internal drain 
node. Then, VDi is solved automatically by 
equating Ich to Idrift. Therefore, the drain 
current is expressed explicitly by the external 
terminal voltage. 
In our model, the drift current is 
expressed as follow: 
DDieffDDieffqDi
dr
ox
dr
eff
dr VVVL
CW
I ×⎟⎠
⎞⎜⎝
⎛ ×−×××=
2
1µ , 
where dreffµ  is the effective electron mobility 
in the drift region and qDiV = −Qdr / Cox. Qdr is 
the charge density per unit area underneath the 
thin-gate oxide in the drift region. From the 
TCAD simulation results in Figs. 7 and 8, the 
Qdr includes accumulation and depletion 
charges controlled by the gate field plate and 
