m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/program/FPGA/AD9250/simulation/modelsim
Xa10_avmm_h
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1576762820
!i10b 1
!s100 emd=MPXkl;YmEmhVYcN`:0
IFihSDOIDCQN=5fj[LfQGI3
VFihSDOIDCQN=5fj[LfQGI3
S1
Z3 dF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim
Z4 w1522805030
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/a10_avmm_h.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/a10_avmm_h.sv
Z5 L0 16
Z6 OL;L;10.6d;65
r1
!s85 0
31
Z7 !s108 1576762820.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/a10_avmm_h.sv|
!s90 -reportprogress|300|-sv|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/a10_avmm_h.sv|-L|altera_common_sv_packages|-work|atx_pll_altera_xcvr_atx_pll_a10_161|
!i113 0
Z8 o-sv -L altera_common_sv_packages -work atx_pll_altera_xcvr_atx_pll_a10_161
Z9 tCvgOpt 0
vCPZta98BUF5j5pQ/PpcNqyO51gf1Uk4qOGowBzun/Iw=
R1
Z10 !s110 1576762821
!i10b 0
!s100 XV;5[:Y0MY25S^Tm33:GT2
IMJ_j7_0?K1W=aE[jFVYiF2
Z11 VDg1SIo80bB@j0V0VzS_@n1
!i119 1
!i8a 600034656
!s105 a10_xcvr_atx_pll_sv_unit
S1
R3
Z12 w1576762821
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/a10_xcvr_atx_pll.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/a10_xcvr_atx_pll.sv
Z13 L0 38
R6
r1
!s85 0
31
Z14 !s108 1576762821.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/a10_xcvr_atx_pll.sv|
!s90 -reportprogress|300|-sv|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/a10_xcvr_atx_pll.sv|-L|altera_common_sv_packages|-work|atx_pll_altera_xcvr_atx_pll_a10_161|
!i113 0
R8
R9
ne52f31c
vtXmt8TZYvyndWLLt7M+xmOG4CAWvsvBRKf5C1LJmAOo=
R1
R2
!i10b 0
!s100 Rf22TiFCo<<W>TWV84@@A0
IFQ8;J[_1noRA[nORGiQkO0
R11
!i119 1
!i8a 1462376576
!s105 alt_xcvr_arbiter_sv_unit
S1
R3
w1576762820
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/alt_xcvr_arbiter.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/alt_xcvr_arbiter.sv
R13
R6
r1
!s85 0
31
Z15 !s108 1576762819.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/alt_xcvr_arbiter.sv|
!s90 -reportprogress|300|-sv|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/alt_xcvr_arbiter.sv|-L|altera_common_sv_packages|-work|atx_pll_altera_xcvr_atx_pll_a10_161|
!i113 0
R8
R9
ne655f32
vW2Hy0zz7pHkLlrqmjA/6+qp9a9VLnhlPPf4QOEJJ/nU=
R1
R10
!i10b 0
!s100 Z?L]=fIPAHY09YnY3::jO0
IKcQ8naL1]OMbGhA:64XA03
R11
!i119 1
!i8a 1958395360
!s105 alt_xcvr_atx_pll_rcfg_arb_sv_unit
S1
R3
R12
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/alt_xcvr_atx_pll_rcfg_arb.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/alt_xcvr_atx_pll_rcfg_arb.sv
R13
R6
r1
!s85 0
31
R7
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/alt_xcvr_atx_pll_rcfg_arb.sv|
!s90 -reportprogress|300|-sv|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/alt_xcvr_atx_pll_rcfg_arb.sv|-L|altera_common_sv_packages|-work|atx_pll_altera_xcvr_atx_pll_a10_161|
!i113 0
R8
R9
na845b22
valt_xcvr_atx_pll_rcfg_opt_logic_25ew5mi
R1
DXx25 altera_common_sv_packages 34 altera_xcvr_native_a10_functions_h 0 22 PCGZEMb_X]VTJ>zFJYU0K3
Z16 !s110 1576762822
!i10b 1
!s100 0SLaBN2UzPPnK=VXP4?`j1
IPJK0?TNf<FKeG4NLO;j[43
R11
!s105 alt_xcvr_atx_pll_rcfg_opt_logic_25ew5mi_sv_unit
S1
R3
R4
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/alt_xcvr_atx_pll_rcfg_opt_logic_25ew5mi.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/alt_xcvr_atx_pll_rcfg_opt_logic_25ew5mi.sv
R5
R6
r1
!s85 0
31
Z17 !s108 1576762822.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/alt_xcvr_atx_pll_rcfg_opt_logic_25ew5mi.sv|
!s90 -reportprogress|300|-sv|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/alt_xcvr_atx_pll_rcfg_opt_logic_25ew5mi.sv|-L|altera_common_sv_packages|-work|atx_pll_altera_xcvr_atx_pll_a10_161|
!i113 0
R8
R9
valt_xcvr_atx_pll_rcfg_opt_logic_gdc37gi
R1
Z18 DXx25 altera_common_sv_packages 34 altera_xcvr_native_a10_functions_h 0 22 WejZ[I^mXn6?_DkRn;HWS1
Z19 !s110 1522758945
!i10b 1
!s100 >KdMK4]C`LlZYjPk91XVX0
Ie;XI>?52^f;ibP86LQe_81
R11
!s105 alt_xcvr_atx_pll_rcfg_opt_logic_gdc37gi_sv_unit
S1
R0
Z20 w1522744006
8E:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/alt_xcvr_atx_pll_rcfg_opt_logic_gdc37gi.sv
FE:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/alt_xcvr_atx_pll_rcfg_opt_logic_gdc37gi.sv
R5
Z21 OV;L;10.5b;63
r1
!s85 0
31
Z22 !s108 1522758945.000000
!s107 E:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/alt_xcvr_atx_pll_rcfg_opt_logic_gdc37gi.sv|
!s90 -reportprogress|300|-sv|E:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/alt_xcvr_atx_pll_rcfg_opt_logic_gdc37gi.sv|-L|altera_common_sv_packages|-work|atx_pll_altera_xcvr_atx_pll_a10_161|
!i113 1
R8
R9
valt_xcvr_atx_pll_rcfg_opt_logic_ikptgxi
R1
R18
Z23 !s110 1522804633
!i10b 1
!s100 L]03L0aCU_PY7UB@JF@l20
Ig9GAX<USeR^mZf90=E7_H1
R11
!s105 alt_xcvr_atx_pll_rcfg_opt_logic_ikptgxi_sv_unit
S1
R0
Z24 w1522802773
8E:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/alt_xcvr_atx_pll_rcfg_opt_logic_ikptgxi.sv
FE:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/alt_xcvr_atx_pll_rcfg_opt_logic_ikptgxi.sv
R5
R21
r1
!s85 0
31
Z25 !s108 1522804633.000000
!s107 E:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/alt_xcvr_atx_pll_rcfg_opt_logic_ikptgxi.sv|
!s90 -reportprogress|300|-sv|E:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/alt_xcvr_atx_pll_rcfg_opt_logic_ikptgxi.sv|-L|altera_common_sv_packages|-work|atx_pll_altera_xcvr_atx_pll_a10_161|
!i113 1
R8
R9
valt_xcvr_atx_pll_rcfg_opt_logic_vp3xozy
R1
R18
Z26 !s110 1522738112
!i10b 1
!s100 <lHmeH?YdVe=@EE@aj^Ao2
Ioz5ThmPUPh@F6D8LH1K<_3
R11
!s105 alt_xcvr_atx_pll_rcfg_opt_logic_vp3xozy_sv_unit
S1
R0
Z27 w1522737916
8E:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/alt_xcvr_atx_pll_rcfg_opt_logic_vp3xozy.sv
FE:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/alt_xcvr_atx_pll_rcfg_opt_logic_vp3xozy.sv
R5
R21
r1
!s85 0
31
Z28 !s108 1522738112.000000
!s107 E:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/alt_xcvr_atx_pll_rcfg_opt_logic_vp3xozy.sv|
!s90 -reportprogress|300|-sv|E:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/alt_xcvr_atx_pll_rcfg_opt_logic_vp3xozy.sv|-L|altera_common_sv_packages|-work|atx_pll_altera_xcvr_atx_pll_a10_161|
!i113 1
R8
R9
vndelHNJreLlJHFvrn3+1unSBXW69jENqHt2ocoysNpI=
R1
DXx4 work 10 a10_avmm_h 0 22 FihSDOIDCQN=5fj[LfQGI3
R16
!i10b 0
!s100 B>`Ce4db^Oz[UhWlHdM`C0
IiO^4dcF7^zj4]AFz_c1UB2
R11
!i119 1
!i8a 1127261184
!s105 alt_xcvr_pll_avmm_csr_sv_unit
S1
R3
Z29 w1576762822
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/alt_xcvr_pll_avmm_csr.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/alt_xcvr_pll_avmm_csr.sv
R13
R6
r1
!s85 0
31
R17
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/alt_xcvr_pll_avmm_csr.sv|
!s90 -reportprogress|300|-sv|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/alt_xcvr_pll_avmm_csr.sv|-L|altera_common_sv_packages|-work|atx_pll_altera_xcvr_atx_pll_a10_161|
!i113 0
R8
R9
n140ba72
vxnMxDFoLQQvfmBWAESam/v+PHImZ5EMMYW73jte5CCU=
R1
R16
!i10b 0
!s100 b9WkWjEQ<F<G1b1T7Y`zR1
I^Aj:7FDG2OlR4UO;kI^ae2
R11
!i119 1
!i8a 1758650112
!s105 alt_xcvr_pll_embedded_debug_sv_unit
S1
R3
R29
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/alt_xcvr_pll_embedded_debug.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/alt_xcvr_pll_embedded_debug.sv
R13
R6
r1
!s85 0
31
R14
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/alt_xcvr_pll_embedded_debug.sv|
!s90 -reportprogress|300|-sv|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/alt_xcvr_pll_embedded_debug.sv|-L|altera_common_sv_packages|-work|atx_pll_altera_xcvr_atx_pll_a10_161|
!i113 0
R8
R9
n7ccf3f7
v1njXwYwThvzJiJVLcQydKw==
R1
Z30 !s110 1576762819
!i10b 0
!s100 :NQYf<5UjiZebbhR_kdGS0
Il3?neYSQghBG_Ih:4h9lG0
R11
!i119 1
!i8a 204385408
!s105 alt_xcvr_resync_sv_unit
S1
R3
Z31 w1576762819
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/alt_xcvr_resync.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/alt_xcvr_resync.sv
R13
R6
r1
!s85 0
31
R15
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/alt_xcvr_resync.sv|
!s90 -reportprogress|300|-sv|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/alt_xcvr_resync.sv|-L|altera_common_sv_packages|-work|atx_pll_altera_xcvr_atx_pll_a10_161|
!i113 0
R8
R9
nce26b13
vatx_pll_altera_xcvr_atx_pll_a10_161_25ew5mi
R1
R16
!i10b 1
!s100 gY5KzB?c4ClR@_[:__GTo0
IiJoC<J3_aVVb7PUTXfjXi0
R11
!s105 atx_pll_altera_xcvr_atx_pll_a10_161_25ew5mi_sv_unit
S1
R3
R4
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/atx_pll_altera_xcvr_atx_pll_a10_161_25ew5mi.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/atx_pll_altera_xcvr_atx_pll_a10_161_25ew5mi.sv
Z32 L0 36
R6
r1
!s85 0
31
R17
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/atx_pll_altera_xcvr_atx_pll_a10_161_25ew5mi.sv|
!s90 -reportprogress|300|-sv|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/atx_pll_altera_xcvr_atx_pll_a10_161_25ew5mi.sv|-L|altera_common_sv_packages|-work|atx_pll_altera_xcvr_atx_pll_a10_161|
!i113 0
R8
R9
vatx_pll_altera_xcvr_atx_pll_a10_161_gdc37gi
R1
R19
!i10b 1
!s100 <Uadlh3oUZTPLS:RO2A<m2
IO8P4:iFi]DYa2^JBDBC0Y3
R11
!s105 atx_pll_altera_xcvr_atx_pll_a10_161_gdc37gi_sv_unit
S1
R0
R20
8E:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/atx_pll_altera_xcvr_atx_pll_a10_161_gdc37gi.sv
FE:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/atx_pll_altera_xcvr_atx_pll_a10_161_gdc37gi.sv
R32
R21
r1
!s85 0
31
R22
!s107 E:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/atx_pll_altera_xcvr_atx_pll_a10_161_gdc37gi.sv|
!s90 -reportprogress|300|-sv|E:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/atx_pll_altera_xcvr_atx_pll_a10_161_gdc37gi.sv|-L|altera_common_sv_packages|-work|atx_pll_altera_xcvr_atx_pll_a10_161|
!i113 1
R8
R9
vatx_pll_altera_xcvr_atx_pll_a10_161_ikptgxi
R1
R23
!i10b 1
!s100 A?VVWN];V@Se?o;U`5Y<c2
I`Mbn?U:K^3XZZB97HLDzn0
R11
!s105 atx_pll_altera_xcvr_atx_pll_a10_161_ikptgxi_sv_unit
S1
R0
R24
8E:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/atx_pll_altera_xcvr_atx_pll_a10_161_ikptgxi.sv
FE:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/atx_pll_altera_xcvr_atx_pll_a10_161_ikptgxi.sv
R32
R21
r1
!s85 0
31
R25
!s107 E:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/atx_pll_altera_xcvr_atx_pll_a10_161_ikptgxi.sv|
!s90 -reportprogress|300|-sv|E:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/atx_pll_altera_xcvr_atx_pll_a10_161_ikptgxi.sv|-L|altera_common_sv_packages|-work|atx_pll_altera_xcvr_atx_pll_a10_161|
!i113 1
R8
R9
vatx_pll_altera_xcvr_atx_pll_a10_161_vp3xozy
R1
R26
!i10b 1
!s100 RJaoHhDm1=L>7CX:^m4;32
IjZa3V0?;=e_IO`e^D=HJP3
R11
!s105 atx_pll_altera_xcvr_atx_pll_a10_161_vp3xozy_sv_unit
S1
R0
R27
8E:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/atx_pll_altera_xcvr_atx_pll_a10_161_vp3xozy.sv
FE:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/atx_pll_altera_xcvr_atx_pll_a10_161_vp3xozy.sv
R32
R21
r1
!s85 0
31
R28
!s107 E:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/atx_pll_altera_xcvr_atx_pll_a10_161_vp3xozy.sv|
!s90 -reportprogress|300|-sv|E:/program/FPGA/AD9250/atx_pll/altera_xcvr_atx_pll_a10_161/sim/atx_pll_altera_xcvr_atx_pll_a10_161_vp3xozy.sv|-L|altera_common_sv_packages|-work|atx_pll_altera_xcvr_atx_pll_a10_161|
!i113 1
R8
R9
v42IB1CbIDedK2cjXwePiPazxDDq7BdNTZHaE6r3nAVM=
R1
R30
!i10b 0
!s100 <88V;`J3RW8[kD@?liFC[2
I:WfSk?4F82Lh8WnoCI;?_2
R11
!i119 1
!i8a 1394794544
!s105 twentynm_xcvr_avmm_sv_unit
S1
R3
R31
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/twentynm_xcvr_avmm.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/twentynm_xcvr_avmm.sv
R13
R6
r1
!s85 0
31
!s108 1576762818.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/twentynm_xcvr_avmm.sv|
!s90 -reportprogress|300|-sv|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/sim/mentor/twentynm_xcvr_avmm.sv|-L|altera_common_sv_packages|-work|atx_pll_altera_xcvr_atx_pll_a10_161|
!i113 0
R8
R9
n775282d
