Reading OpenROAD database at '/home/shehab/Desktop/ArithmeticMania/floating-point/runs/RUN_2024-12-25_04-56-51/41-openroad-repairantennas/1-diodeinsertion/floatingPointAdder.odb'…
Reading library file at '/home/shehab/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at './mult.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[WARNING STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   floatingPointAdder
Die area:                 ( 0 0 ) ( 128505 139225 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1374
Number of terminals:      98
Number of snets:          2
Number of nets:           1156

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 381.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 30813.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 3198.
[INFO DRT-0033] via shape region query size = 220.
[INFO DRT-0033] met2 shape region query size = 160.
[INFO DRT-0033] via2 shape region query size = 176.
[INFO DRT-0033] met3 shape region query size = 200.
[INFO DRT-0033] via3 shape region query size = 176.
[INFO DRT-0033] met4 shape region query size = 48.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1585 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 375 unique inst patterns.
[INFO DRT-0084]   Complete 433 groups.
#scanned instances     = 1374
#unique  instances     = 381
#stdCellGenAp          = 11737
#stdCellValidPlanarAp  = 41
#stdCellValidViaAp     = 9109
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4353
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:23, elapsed time = 00:00:11, memory = 146.10 (MB), peak = 146.10 (MB)

[INFO DRT-0157] Number of guides:     11800

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 18 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 20 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3555.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 3011.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1908.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 549.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 214.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 27.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 5677 vertical wires in 1 frboxes and 3587 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 1175 vertical wires in 1 frboxes and 1385 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 172.57 (MB), peak = 172.57 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 172.57 (MB), peak = 172.57 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 243.22 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:04, memory = 232.62 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:07, memory = 212.79 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:11, memory = 192.05 (MB).
    Completing 50% with 653 violations.
    elapsed time = 00:00:15, memory = 275.88 (MB).
    Completing 60% with 653 violations.
    elapsed time = 00:00:24, memory = 244.37 (MB).
    Completing 70% with 1081 violations.
    elapsed time = 00:00:34, memory = 276.01 (MB).
    Completing 80% with 1081 violations.
    elapsed time = 00:00:42, memory = 247.67 (MB).
    Completing 90% with 1500 violations.
    elapsed time = 00:00:54, memory = 247.67 (MB).
    Completing 100% with 1788 violations.
    elapsed time = 00:00:54, memory = 247.67 (MB).
[INFO DRT-0199]   Number of violations = 2013.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0      1      0      0      0      0
Metal Spacing       16      0    185     58     18      0
Recheck              0      0    151     56     15      3
Short                0      0   1285    219      6      0
[INFO DRT-0267] cpu time = 00:01:31, elapsed time = 00:00:55, memory = 585.00 (MB), peak = 585.00 (MB)
Total wire length = 47140 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16314 um.
Total wire length on LAYER met2 = 17660 um.
Total wire length on LAYER met3 = 8339 um.
Total wire length on LAYER met4 = 4009 um.
Total wire length on LAYER met5 = 816 um.
Total number of vias = 10837.
Up-via summary (total 10837):

------------------------
 FR_MASTERSLICE        0
            li1     4345
           met1     5220
           met2      873
           met3      361
           met4       38
------------------------
                   10837


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2013 violations.
    elapsed time = 00:00:02, memory = 676.51 (MB).
    Completing 20% with 2013 violations.
    elapsed time = 00:00:02, memory = 676.51 (MB).
    Completing 30% with 2013 violations.
    elapsed time = 00:00:22, memory = 652.56 (MB).
    Completing 40% with 1813 violations.
    elapsed time = 00:00:22, memory = 652.56 (MB).
    Completing 50% with 1813 violations.
    elapsed time = 00:00:22, memory = 652.56 (MB).
    Completing 60% with 1813 violations.
    elapsed time = 00:00:34, memory = 672.60 (MB).
    Completing 70% with 1829 violations.
    elapsed time = 00:00:37, memory = 717.71 (MB).
    Completing 80% with 1829 violations.
    elapsed time = 00:00:46, memory = 675.04 (MB).
    Completing 90% with 1728 violations.
    elapsed time = 00:00:46, memory = 675.04 (MB).
    Completing 100% with 1562 violations.
    elapsed time = 00:01:10, memory = 675.05 (MB).
[INFO DRT-0199]   Number of violations = 1562.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          1      0      0      0      0
Metal Spacing        0    171     54     12      0
Short                0   1238     85      0      1
[INFO DRT-0267] cpu time = 00:01:32, elapsed time = 00:01:10, memory = 675.05 (MB), peak = 720.03 (MB)
Total wire length = 46293 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16005 um.
Total wire length on LAYER met2 = 17339 um.
Total wire length on LAYER met3 = 8386 um.
Total wire length on LAYER met4 = 3906 um.
Total wire length on LAYER met5 = 655 um.
Total number of vias = 10654.
Up-via summary (total 10654):

------------------------
 FR_MASTERSLICE        0
            li1     4342
           met1     5099
           met2      850
           met3      337
           met4       26
------------------------
                   10654


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1562 violations.
    elapsed time = 00:00:00, memory = 675.05 (MB).
    Completing 20% with 1562 violations.
    elapsed time = 00:00:11, memory = 713.77 (MB).
    Completing 30% with 1491 violations.
    elapsed time = 00:00:11, memory = 713.77 (MB).
    Completing 40% with 1491 violations.
    elapsed time = 00:00:21, memory = 754.24 (MB).
    Completing 50% with 1491 violations.
    elapsed time = 00:00:22, memory = 754.24 (MB).
    Completing 60% with 1466 violations.
    elapsed time = 00:00:22, memory = 754.24 (MB).
    Completing 70% with 1466 violations.
    elapsed time = 00:00:34, memory = 767.38 (MB).
    Completing 80% with 1406 violations.
    elapsed time = 00:00:35, memory = 767.38 (MB).
    Completing 90% with 1406 violations.
    elapsed time = 00:00:37, memory = 767.38 (MB).
    Completing 100% with 1188 violations.
    elapsed time = 00:00:51, memory = 767.38 (MB).
[INFO DRT-0199]   Number of violations = 1188.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          5      0      0      0      0
Metal Spacing        0    121     41     16      0
Short                0    902     98      4      1
[INFO DRT-0267] cpu time = 00:01:15, elapsed time = 00:00:52, memory = 770.57 (MB), peak = 770.57 (MB)
Total wire length = 46134 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 15871 um.
Total wire length on LAYER met2 = 17431 um.
Total wire length on LAYER met3 = 8221 um.
Total wire length on LAYER met4 = 4044 um.
Total wire length on LAYER met5 = 564 um.
Total number of vias = 10705.
Up-via summary (total 10705):

------------------------
 FR_MASTERSLICE        0
            li1     4342
           met1     5129
           met2      865
           met3      347
           met4       22
------------------------
                   10705


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1188 violations.
    elapsed time = 00:00:02, memory = 813.62 (MB).
    Completing 20% with 1188 violations.
    elapsed time = 00:00:03, memory = 813.62 (MB).
    Completing 30% with 1188 violations.
    elapsed time = 00:00:10, memory = 814.40 (MB).
    Completing 40% with 1188 violations.
    elapsed time = 00:00:16, memory = 814.40 (MB).
    Completing 50% with 1097 violations.
    elapsed time = 00:00:18, memory = 830.38 (MB).
    Completing 60% with 1097 violations.
    elapsed time = 00:00:39, memory = 830.38 (MB).
    Completing 70% with 940 violations.
    elapsed time = 00:00:48, memory = 872.41 (MB).
    Completing 80% with 940 violations.
    elapsed time = 00:01:00, memory = 840.55 (MB).
    Completing 90% with 734 violations.
    elapsed time = 00:01:16, memory = 844.02 (MB).
    Completing 100% with 689 violations.
    elapsed time = 00:01:16, memory = 844.02 (MB).
[INFO DRT-0199]   Number of violations = 689.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0    144     44      3
Min Hole             0      2      0      0
Short                0    417     78      0
[INFO DRT-0267] cpu time = 00:01:51, elapsed time = 00:01:17, memory = 844.02 (MB), peak = 894.18 (MB)
Total wire length = 45977 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14419 um.
Total wire length on LAYER met2 = 17190 um.
Total wire length on LAYER met3 = 9425 um.
Total wire length on LAYER met4 = 4405 um.
Total wire length on LAYER met5 = 536 um.
Total number of vias = 11045.
Up-via summary (total 11045):

------------------------
 FR_MASTERSLICE        0
            li1     4342
           met1     5123
           met2     1147
           met3      413
           met4       20
------------------------
                   11045


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 689 violations.
    elapsed time = 00:00:00, memory = 864.39 (MB).
    Completing 20% with 689 violations.
    elapsed time = 00:00:00, memory = 864.39 (MB).
    Completing 30% with 689 violations.
    elapsed time = 00:00:01, memory = 864.39 (MB).
    Completing 40% with 689 violations.
    elapsed time = 00:00:14, memory = 864.43 (MB).
    Completing 50% with 580 violations.
    elapsed time = 00:00:15, memory = 902.07 (MB).
    Completing 60% with 580 violations.
    elapsed time = 00:00:19, memory = 864.43 (MB).
    Completing 70% with 467 violations.
    elapsed time = 00:00:22, memory = 864.43 (MB).
    Completing 80% with 467 violations.
    elapsed time = 00:00:38, memory = 864.43 (MB).
    Completing 90% with 410 violations.
    elapsed time = 00:00:53, memory = 864.43 (MB).
    Completing 100% with 261 violations.
    elapsed time = 00:00:53, memory = 864.43 (MB).
[INFO DRT-0199]   Number of violations = 261.
Viol/Layer        met1   met2
Metal Spacing       49     20
Short              139     53
[INFO DRT-0267] cpu time = 00:01:06, elapsed time = 00:00:53, memory = 864.43 (MB), peak = 902.07 (MB)
Total wire length = 45849 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14274 um.
Total wire length on LAYER met2 = 17099 um.
Total wire length on LAYER met3 = 9454 um.
Total wire length on LAYER met4 = 4485 um.
Total wire length on LAYER met5 = 536 um.
Total number of vias = 11128.
Up-via summary (total 11128):

------------------------
 FR_MASTERSLICE        0
            li1     4342
           met1     5140
           met2     1199
           met3      427
           met4       20
------------------------
                   11128


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 261 violations.
    elapsed time = 00:00:00, memory = 864.43 (MB).
    Completing 20% with 261 violations.
    elapsed time = 00:00:00, memory = 903.36 (MB).
    Completing 30% with 261 violations.
    elapsed time = 00:00:13, memory = 864.59 (MB).
    Completing 40% with 193 violations.
    elapsed time = 00:00:13, memory = 864.59 (MB).
    Completing 50% with 193 violations.
    elapsed time = 00:00:13, memory = 864.59 (MB).
    Completing 60% with 193 violations.
    elapsed time = 00:00:13, memory = 864.59 (MB).
    Completing 70% with 190 violations.
    elapsed time = 00:00:15, memory = 909.96 (MB).
    Completing 80% with 190 violations.
    elapsed time = 00:00:22, memory = 864.59 (MB).
    Completing 90% with 178 violations.
    elapsed time = 00:00:22, memory = 864.59 (MB).
    Completing 100% with 156 violations.
    elapsed time = 00:00:44, memory = 864.59 (MB).
[INFO DRT-0199]   Number of violations = 156.
Viol/Layer        met1   met2
Metal Spacing       32     13
Short               90     21
[INFO DRT-0267] cpu time = 00:00:51, elapsed time = 00:00:44, memory = 864.59 (MB), peak = 910.09 (MB)
Total wire length = 45780 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14248 um.
Total wire length on LAYER met2 = 17042 um.
Total wire length on LAYER met3 = 9430 um.
Total wire length on LAYER met4 = 4522 um.
Total wire length on LAYER met5 = 536 um.
Total number of vias = 11106.
Up-via summary (total 11106):

------------------------
 FR_MASTERSLICE        0
            li1     4342
           met1     5123
           met2     1193
           met3      428
           met4       20
------------------------
                   11106


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 156 violations.
    elapsed time = 00:00:00, memory = 864.59 (MB).
    Completing 20% with 156 violations.
    elapsed time = 00:00:00, memory = 864.59 (MB).
    Completing 30% with 156 violations.
    elapsed time = 00:00:15, memory = 864.60 (MB).
    Completing 40% with 127 violations.
    elapsed time = 00:00:15, memory = 864.60 (MB).
    Completing 50% with 127 violations.
    elapsed time = 00:00:15, memory = 864.60 (MB).
    Completing 60% with 127 violations.
    elapsed time = 00:00:15, memory = 873.36 (MB).
    Completing 70% with 126 violations.
    elapsed time = 00:00:15, memory = 873.36 (MB).
    Completing 80% with 126 violations.
    elapsed time = 00:00:22, memory = 873.36 (MB).
    Completing 90% with 123 violations.
    elapsed time = 00:00:22, memory = 873.36 (MB).
    Completing 100% with 102 violations.
    elapsed time = 00:00:38, memory = 873.36 (MB).
[INFO DRT-0199]   Number of violations = 102.
Viol/Layer        met1   met2
Metal Spacing       21      4
Short               66     11
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:38, memory = 873.36 (MB), peak = 912.29 (MB)
Total wire length = 45774 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14192 um.
Total wire length on LAYER met2 = 17000 um.
Total wire length on LAYER met3 = 9437 um.
Total wire length on LAYER met4 = 4606 um.
Total wire length on LAYER met5 = 536 um.
Total number of vias = 11116.
Up-via summary (total 11116):

------------------------
 FR_MASTERSLICE        0
            li1     4342
           met1     5121
           met2     1195
           met3      438
           met4       20
------------------------
                   11116


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 102 violations.
    elapsed time = 00:00:00, memory = 873.36 (MB).
    Completing 20% with 102 violations.
    elapsed time = 00:00:10, memory = 873.37 (MB).
    Completing 30% with 102 violations.
    elapsed time = 00:00:10, memory = 873.37 (MB).
    Completing 40% with 102 violations.
    elapsed time = 00:00:10, memory = 873.37 (MB).
    Completing 50% with 102 violations.
    elapsed time = 00:00:11, memory = 876.72 (MB).
    Completing 60% with 88 violations.
    elapsed time = 00:00:11, memory = 876.72 (MB).
    Completing 70% with 88 violations.
    elapsed time = 00:00:11, memory = 876.72 (MB).
    Completing 80% with 88 violations.
    elapsed time = 00:00:11, memory = 876.72 (MB).
    Completing 90% with 88 violations.
    elapsed time = 00:00:11, memory = 876.72 (MB).
    Completing 100% with 88 violations.
    elapsed time = 00:00:33, memory = 878.17 (MB).
[INFO DRT-0199]   Number of violations = 88.
Viol/Layer        met1   met2
Metal Spacing       15      4
Short               58     11
[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:34, memory = 878.17 (MB), peak = 919.50 (MB)
Total wire length = 45773 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14189 um.
Total wire length on LAYER met2 = 17003 um.
Total wire length on LAYER met3 = 9438 um.
Total wire length on LAYER met4 = 4606 um.
Total wire length on LAYER met5 = 536 um.
Total number of vias = 11122.
Up-via summary (total 11122):

------------------------
 FR_MASTERSLICE        0
            li1     4342
           met1     5125
           met2     1197
           met3      438
           met4       20
------------------------
                   11122


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 88 violations.
    elapsed time = 00:00:00, memory = 878.17 (MB).
    Completing 20% with 88 violations.
    elapsed time = 00:00:04, memory = 878.23 (MB).
    Completing 30% with 88 violations.
    elapsed time = 00:00:04, memory = 878.23 (MB).
    Completing 40% with 88 violations.
    elapsed time = 00:00:04, memory = 878.23 (MB).
    Completing 50% with 88 violations.
    elapsed time = 00:00:07, memory = 878.23 (MB).
    Completing 60% with 88 violations.
    elapsed time = 00:00:07, memory = 878.23 (MB).
    Completing 70% with 88 violations.
    elapsed time = 00:00:07, memory = 878.23 (MB).
    Completing 80% with 88 violations.
    elapsed time = 00:00:07, memory = 878.23 (MB).
    Completing 90% with 88 violations.
    elapsed time = 00:00:07, memory = 878.23 (MB).
    Completing 100% with 88 violations.
    elapsed time = 00:00:13, memory = 878.23 (MB).
[INFO DRT-0199]   Number of violations = 88.
Viol/Layer        met1   met2
Metal Spacing       15      4
Short               58     11
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:13, memory = 878.23 (MB), peak = 919.50 (MB)
Total wire length = 45773 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14189 um.
Total wire length on LAYER met2 = 17003 um.
Total wire length on LAYER met3 = 9438 um.
Total wire length on LAYER met4 = 4606 um.
Total wire length on LAYER met5 = 536 um.
Total number of vias = 11122.
Up-via summary (total 11122):

------------------------
 FR_MASTERSLICE        0
            li1     4342
           met1     5125
           met2     1197
           met3      438
           met4       20
------------------------
                   11122


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 88 violations.
    elapsed time = 00:00:00, memory = 878.23 (MB).
    Completing 20% with 88 violations.
    elapsed time = 00:00:00, memory = 878.23 (MB).
    Completing 30% with 88 violations.
    elapsed time = 00:00:00, memory = 878.23 (MB).
    Completing 40% with 88 violations.
    elapsed time = 00:00:00, memory = 878.23 (MB).
    Completing 50% with 88 violations.
    elapsed time = 00:00:04, memory = 878.23 (MB).
    Completing 60% with 49 violations.
    elapsed time = 00:00:04, memory = 878.23 (MB).
    Completing 70% with 49 violations.
    elapsed time = 00:00:04, memory = 878.23 (MB).
    Completing 80% with 49 violations.
    elapsed time = 00:00:04, memory = 878.23 (MB).
    Completing 90% with 49 violations.
    elapsed time = 00:00:07, memory = 881.32 (MB).
    Completing 100% with 49 violations.
    elapsed time = 00:00:16, memory = 881.32 (MB).
[INFO DRT-0199]   Number of violations = 49.
Viol/Layer        met1   met2
Metal Spacing       10      4
Short               24     11
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:16, memory = 881.32 (MB), peak = 919.50 (MB)
Total wire length = 45779 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14189 um.
Total wire length on LAYER met2 = 17005 um.
Total wire length on LAYER met3 = 9440 um.
Total wire length on LAYER met4 = 4606 um.
Total wire length on LAYER met5 = 536 um.
Total number of vias = 11127.
Up-via summary (total 11127):

------------------------
 FR_MASTERSLICE        0
            li1     4342
           met1     5129
           met2     1198
           met3      438
           met4       20
------------------------
                   11127


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 49 violations.
    elapsed time = 00:00:00, memory = 881.32 (MB).
    Completing 20% with 49 violations.
    elapsed time = 00:00:00, memory = 881.32 (MB).
    Completing 30% with 49 violations.
    elapsed time = 00:00:01, memory = 894.21 (MB).
    Completing 40% with 49 violations.
    elapsed time = 00:00:06, memory = 886.39 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:06, memory = 886.39 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:06, memory = 886.39 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:06, memory = 886.39 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:06, memory = 886.39 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:06, memory = 886.39 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:06, memory = 886.39 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Metal Spacing        2
Short                4
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 886.39 (MB), peak = 919.50 (MB)
Total wire length = 45799 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14177 um.
Total wire length on LAYER met2 = 17014 um.
Total wire length on LAYER met3 = 9446 um.
Total wire length on LAYER met4 = 4624 um.
Total wire length on LAYER met5 = 536 um.
Total number of vias = 11145.
Up-via summary (total 11145):

------------------------
 FR_MASTERSLICE        0
            li1     4342
           met1     5134
           met2     1203
           met3      446
           met4       20
------------------------
                   11145


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 886.39 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 886.39 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 886.39 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 886.39 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 886.39 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 886.39 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 886.39 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 886.39 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 886.39 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 886.39 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 886.39 (MB), peak = 919.50 (MB)
Total wire length = 45802 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14179 um.
Total wire length on LAYER met2 = 17012 um.
Total wire length on LAYER met3 = 9446 um.
Total wire length on LAYER met4 = 4628 um.
Total wire length on LAYER met5 = 536 um.
Total number of vias = 11142.
Up-via summary (total 11142):

------------------------
 FR_MASTERSLICE        0
            li1     4342
           met1     5132
           met2     1202
           met3      446
           met4       20
------------------------
                   11142


[INFO DRT-0198] Complete detail routing.
Total wire length = 45802 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14179 um.
Total wire length on LAYER met2 = 17012 um.
Total wire length on LAYER met3 = 9446 um.
Total wire length on LAYER met4 = 4628 um.
Total wire length on LAYER met5 = 536 um.
Total number of vias = 11142.
Up-via summary (total 11142):

------------------------
 FR_MASTERSLICE        0
            li1     4342
           met1     5132
           met2     1202
           met3      446
           met4       20
------------------------
                   11142


[INFO DRT-0267] cpu time = 00:10:33, elapsed time = 00:07:43, memory = 886.39 (MB), peak = 919.50 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                86     322.81
  Tap cell                                180     225.22
  Antenna cell                             16      40.04
  Timing Repair Buffer                    112     714.44
  Inverter                                 28     112.61
  Multi-Input combinational cell          952    9778.13
  Total                                  1374   11193.24
Writing OpenROAD database to '/home/shehab/Desktop/ArithmeticMania/floating-point/runs/RUN_2024-12-25_04-56-51/43-openroad-detailedrouting/floatingPointAdder.odb'…
Writing netlist to '/home/shehab/Desktop/ArithmeticMania/floating-point/runs/RUN_2024-12-25_04-56-51/43-openroad-detailedrouting/floatingPointAdder.nl.v'…
Writing powered netlist to '/home/shehab/Desktop/ArithmeticMania/floating-point/runs/RUN_2024-12-25_04-56-51/43-openroad-detailedrouting/floatingPointAdder.pnl.v'…
Writing layout to '/home/shehab/Desktop/ArithmeticMania/floating-point/runs/RUN_2024-12-25_04-56-51/43-openroad-detailedrouting/floatingPointAdder.def'…
Writing timing constraints to '/home/shehab/Desktop/ArithmeticMania/floating-point/runs/RUN_2024-12-25_04-56-51/43-openroad-detailedrouting/floatingPointAdder.sdc'…
