/**
 * NV2A vertex program interpreter. See nv2a_vsh_interp.h for why it exists.
 *
 * Encoding. An instruction is four dwords; dword 0 is unused. Fields, as
 * (dword, lowest bit, width):
 *
 *   ILU op        1 25 3      MAC op        1 21 4
 *   const index   1 13 8      input index   1  9 4   (shared by A, B, C)
 *   A negate      1  8 1      A swizzle     1  0 8   (x y z w, 2 bits each,
 *   A temp        2 28 4      A mux         2 26 2    x highest)
 *   B negate      2 25 1      B swizzle     2 17 8
 *   B temp        2 13 4      B mux         2 11 2
 *   C negate      2 10 1      C swizzle     2  2 8
 *   C temp        2 0 2 (high) : 3 30 2 (low)          C mux 3 28 2
 *   MAC temp mask 3 24 4      temp dest     3 20 4
 *   ILU temp mask 3 16 4      out mask      3 12 4
 *   out to o[]    3 11 1      out address   3  3 8   (0: to c[])
 *   out from ILU  3  2 1      a0.x relative 3  1 1   final 3 0 1
 *
 * Masks are x=8 y=4 z=2 w=1. A source mux of 1 reads a temp, 2 an input,
 * 3 a constant. Temp 12 is oPos. When an instruction carries both a MAC and
 * an ILU op, the ILU's temp write goes to R1 whatever the temp field says,
 * and both units read their sources before either writes.
 *
 * The layout is checked against real programs rather than taken on trust:
 * RECOMP_VSH_DUMP disassembles each program the title uploads, and an Xbox
 * D3D program is recognisable -- DP4s against the matrix constants, ending in
 * the runtime's screen-space epilogue (RCC of R12.w, then a MAD into oPos).
 */
#include "nv2a_vsh_interp.h"

#include <math.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>

#if defined(_MSC_VER)
#define VSH_INL static __forceinline
#else
#define VSH_INL static inline
#endif

static uint32_t s_program[NV2A_VSH_SLOTS][4];

/* PROJECT OVERRIDE (NHL Hitz Pro): predecoded instruction cache. The stock
 * interpreter re-extracted ~45 bit fields per instruction per vertex; this keeps
 * the same semantics but decodes each program slot once after it is uploaded. */
typedef struct {
    uint8_t kind;      /* 0 const, 1 temp/opos, 2 input */
    uint8_t neg, rel;
    uint8_t sw[4];
    uint16_t idx;      /* const base index, temp reg, or input reg */
} DecSrc;
typedef struct {
    uint8_t valid, mac, ilu, mac_mask, ilu_mask, tdst, omask, oaddr;
    uint8_t o_is_out, sel_ilu, final;
    uint8_t need;      /* bit0 a, bit1 b, bit2 c: sources the MAC/ILU op actually reads */
    DecSrc src[3];
} DecIns;
static DecIns s_dec[NV2A_VSH_SLOTS];
static uint32_t s_prog_version;               /* bumped on any program write */
static float    s_const[NV2A_VSH_CONSTANTS][4];
static uint32_t s_load_slot, s_load_word, s_start_slot;
static uint32_t s_const_load, s_const_word;
static uint32_t s_cxt_write;
static int      s_const_trace = -1;      /* RECOMP_VSH_DUMP: constant traffic */

static int vsh_dump_enabled(void)
{
    if (s_const_trace < 0)
        s_const_trace = getenv("RECOMP_VSH_DUMP") != NULL;
    return s_const_trace;
}

static uint32_t field(const uint32_t *ins, int dw, int lo, int width)
{
    return (ins[dw] >> lo) & ((1u << width) - 1u);
}

/* ---- uploads ------------------------------------------------------------ */

void nv2a_vsh_set_load_slot(uint32_t slot)
{
    s_load_slot = slot;
    s_load_word = 0;
}

void nv2a_vsh_program_word(uint32_t word)
{
    if (s_load_slot < NV2A_VSH_SLOTS) {
        s_program[s_load_slot][s_load_word] = word;
        s_dec[s_load_slot].valid = 0;                  /* project override */
        s_prog_version++;
    }
    if (++s_load_word == 4) {
        s_load_word = 0;
        s_load_slot++;
    }
}

void nv2a_vsh_set_start_slot(uint32_t slot) { s_start_slot = slot; }
void nv2a_vsh_set_cxt_write(uint32_t enable) { s_cxt_write = enable; }

void nv2a_vsh_set_constant_load(uint32_t index)
{
    s_const_load = index;
    s_const_word = 0;
    if (vsh_dump_enabled())
        fprintf(stderr, "  [VSH] constant load -> c[%u]\n", index);
}

void nv2a_vsh_constant_word(uint32_t word)
{
    if (s_const_load < NV2A_VSH_CONSTANTS)
        memcpy(&s_const[s_const_load][s_const_word], &word, 4);
    else if (vsh_dump_enabled()) {
        static int warned;
        if (warned++ < 8)
            fprintf(stderr, "  [VSH] constant write DROPPED (c[%u] >= %u)\n",
                    s_const_load, NV2A_VSH_CONSTANTS);
    }
    if (vsh_dump_enabled() && s_const_word == 3 && s_const_load >= 64) {
        static int shown;
        if (shown++ < 96)
            fprintf(stderr, "  [VSH] c[%u] = %.6g %.6g %.6g %.6g\n",
                    s_const_load, s_const[s_const_load][0],
                    s_const[s_const_load][1], s_const[s_const_load][2],
                    s_const[s_const_load][3]);
    }
    if (++s_const_word == 4) {
        s_const_word = 0;
        s_const_load++;
    }
}

void nv2a_vsh_set_constant(uint32_t index, const float v[4])
{
    if (index < NV2A_VSH_CONSTANTS)
        memcpy(s_const[index], v, sizeof s_const[index]);
}

void nv2a_vsh_set_instruction(uint32_t slot, const uint32_t words[4])
{
    if (slot < NV2A_VSH_SLOTS) {
        memcpy(s_program[slot], words, sizeof s_program[slot]);
        s_dec[slot].valid = 0;                         /* project override */
        s_prog_version++;
    }
}

/* ---- disassembly (RECOMP_VSH_DUMP) --------------------------------------- */

static const char *const k_mac[16] = {
    "nop", "mov", "mul", "add", "mad", "dp3", "dph", "dp4",
    "dst", "min", "max", "slt", "sge", "arl", "mac14", "mac15"
};
static const char *const k_ilu[8] = {
    "nop", "mov", "rcp", "rcc", "rsq", "exp", "log", "lit"
};

static void dis_src(char *b, size_t n, const uint32_t *ins, int which)
{
    static const char sw[] = "xyzw";
    uint32_t neg, swz, mux, reg;

    if (which == 0) {
        neg = field(ins, 1, 8, 1); swz = field(ins, 1, 0, 8);
        mux = field(ins, 2, 26, 2); reg = field(ins, 2, 28, 4);
    } else if (which == 1) {
        neg = field(ins, 2, 25, 1); swz = field(ins, 2, 17, 8);
        mux = field(ins, 2, 11, 2); reg = field(ins, 2, 13, 4);
    } else {
        neg = field(ins, 2, 10, 1); swz = field(ins, 2, 2, 8);
        mux = field(ins, 3, 28, 2);
        reg = (field(ins, 2, 0, 2) << 2) | field(ins, 3, 30, 2);
    }
    if (mux == 1)
        snprintf(b, n, "%sR%u", neg ? "-" : "", reg);
    else if (mux == 2)
        snprintf(b, n, "%sv%u", neg ? "-" : "", field(ins, 1, 9, 4));
    else
        snprintf(b, n, "%sc[%s%u]", neg ? "-" : "",
                 field(ins, 3, 1, 1) ? "a0.x+" : "", field(ins, 1, 13, 8));
    {
        size_t l = strlen(b);
        if (l + 6 < n)
            snprintf(b + l, n - l, ".%c%c%c%c", sw[(swz >> 6) & 3],
                     sw[(swz >> 4) & 3], sw[(swz >> 2) & 3], sw[swz & 3]);
    }
}

static void dump_program(uint32_t start)
{
    uint32_t s;
    fprintf(stderr, "  [VSH] program at slot %u:\n", start);
    for (s = start; s < NV2A_VSH_SLOTS; s++) {
        const uint32_t *ins = s_program[s];
        char a[40], bb[40], c[40];
        dis_src(a, sizeof a, ins, 0);
        dis_src(bb, sizeof bb, ins, 1);
        dis_src(c, sizeof c, ins, 2);
        fprintf(stderr, "  [VSH] %3u %-4s %-4s A=%s B=%s C=%s  R%u mac%X ilu%X"
                " out%s%u m%X%s%s\n", s,
                k_mac[field(ins, 1, 21, 4)], k_ilu[field(ins, 1, 25, 3)],
                a, bb, c, field(ins, 3, 20, 4), field(ins, 3, 24, 4),
                field(ins, 3, 16, 4), field(ins, 3, 11, 1) ? "o" : "c",
                field(ins, 3, 3, 8), field(ins, 3, 12, 4),
                field(ins, 3, 2, 1) ? " ilu" : " mac",
                field(ins, 3, 0, 1) ? " FINAL" : "");
        if (field(ins, 3, 0, 1))
            break;
    }
    fflush(stderr);
}

const float *nv2a_vsh_constant(uint32_t index)
{
    return s_const[index < NV2A_VSH_CONSTANTS ? index : 0];
}

void nv2a_vsh_constant_component(uint32_t index, uint32_t comp, uint32_t word)
{
    if (index < NV2A_VSH_CONSTANTS && comp < 4)
        memcpy(&s_const[index][comp], &word, 4);
}

/* ---- execution ----------------------------------------------------------- */

typedef struct { float v[4]; } vec4;

static void dec_src(DecSrc *d, const uint32_t *ins, int which)
{
    uint32_t swz, mux, reg;

    if (which == 0) {
        d->neg = (uint8_t)field(ins, 1, 8, 1); swz = field(ins, 1, 0, 8);
        mux = field(ins, 2, 26, 2); reg = field(ins, 2, 28, 4);
    } else if (which == 1) {
        d->neg = (uint8_t)field(ins, 2, 25, 1); swz = field(ins, 2, 17, 8);
        mux = field(ins, 2, 11, 2); reg = field(ins, 2, 13, 4);
    } else {
        d->neg = (uint8_t)field(ins, 2, 10, 1); swz = field(ins, 2, 2, 8);
        mux = field(ins, 3, 28, 2);
        reg = (field(ins, 2, 0, 2) << 2) | field(ins, 3, 30, 2);
    }
    d->sw[0] = (swz >> 6) & 3; d->sw[1] = (swz >> 4) & 3;
    d->sw[2] = (swz >> 2) & 3; d->sw[3] = swz & 3;
    d->rel = 0;
    if (mux == 1) {
        d->kind = 1;
        d->idx = (uint16_t)(reg == 12 ? 12 : (reg < 12 ? reg : 0));
    } else if (mux == 2) {
        d->kind = 2;
        d->idx = (uint16_t)field(ins, 1, 9, 4);
    } else {
        d->kind = 0;
        d->idx = (uint16_t)field(ins, 1, 13, 8);
        d->rel = (uint8_t)field(ins, 3, 1, 1);
    }
}

static void decode_ins(const uint32_t *ins, DecIns *d)
{

    d->mac = (uint8_t)field(ins, 1, 21, 4);
    d->ilu = (uint8_t)field(ins, 1, 25, 3);
    d->mac_mask = (uint8_t)field(ins, 3, 24, 4);
    d->ilu_mask = (uint8_t)field(ins, 3, 16, 4);
    d->tdst = (uint8_t)field(ins, 3, 20, 4);
    d->omask = (uint8_t)field(ins, 3, 12, 4);
    d->oaddr = (uint8_t)field(ins, 3, 3, 8);
    d->o_is_out = (uint8_t)field(ins, 3, 11, 1);
    d->sel_ilu = (uint8_t)field(ins, 3, 2, 1);
    d->final = (uint8_t)field(ins, 3, 0, 1);
    /* Which of the three sources an op reads (see run_mac/run_ilu). Reading an
     * unused one has no effect, so skipping it cannot change any output. */
    {
        uint8_t n = 0;
        switch (d->mac) {
        case 1: case 8: case 13: n = 1; break;           /* mov, dst, arl: a (dst: a,b) */
        default: n = 3; break;
        }
        switch (d->mac) {
        case 3: n = 5; break;                            /* add: a, c */
        case 4: n = 7; break;                            /* mad: a, b, c */
        case 8: n = 3; break;                            /* dst: a, b */
        default: break;
        }
        if (d->mac == 0) n = 0;                          /* no MAC op */
        else if (d->mac > 13) n = 1;                     /* unknown op: result is a */
        if (d->ilu) n |= 4;                              /* ILU reads c */
        d->need = n;
    }
    dec_src(&d->src[0], ins, 0);
    dec_src(&d->src[1], ins, 1);
    dec_src(&d->src[2], ins, 2);
    d->valid = 1;
}

static void decode_slot(uint32_t s)
{
    decode_ins(s_program[s], &s_dec[s]);
}

/* temp[0..11] are R0..R11, temp[12] is oPos. */
VSH_INL vec4 read_dec(const DecSrc *d,
                            const float in[NV2A_VSH_INPUTS][4],
                            const vec4 *temp, int a0)
{
    const float *s;
    vec4 r;

    if (d->kind == 1)
        s = temp[d->idx].v;
    else if (d->kind == 2)
        s = in[d->idx];
    else {
        int ci = d->idx;
        if (d->rel)
            ci += a0;
        if (ci < 0 || ci >= NV2A_VSH_CONSTANTS)
            ci = 0;
        s = s_const[ci];
    }
    r.v[0] = s[d->sw[0]]; r.v[1] = s[d->sw[1]];
    r.v[2] = s[d->sw[2]]; r.v[3] = s[d->sw[3]];
    if (d->neg) {
        r.v[0] = -r.v[0]; r.v[1] = -r.v[1];
        r.v[2] = -r.v[2]; r.v[3] = -r.v[3];
    }
    return r;
}

VSH_INL void write_masked(float *dst, const vec4 *src, uint32_t mask)
{
    if (mask & 8) dst[0] = src->v[0];
    if (mask & 4) dst[1] = src->v[1];
    if (mask & 2) dst[2] = src->v[2];
    if (mask & 1) dst[3] = src->v[3];
}

VSH_INL vec4 splat(float f)
{
    vec4 r;
    r.v[0] = r.v[1] = r.v[2] = r.v[3] = f;
    return r;
}

VSH_INL vec4 run_mac(uint32_t op, vec4 a, vec4 b, vec4 c, int *a0)
{
    vec4 r = a;
    int i;

    switch (op) {
    case 1: break;                                            /* mov */
    case 2: for (i = 0; i < 4; i++) r.v[i] = a.v[i] * b.v[i]; break;
    case 3: for (i = 0; i < 4; i++) r.v[i] = a.v[i] + c.v[i]; break;
    case 4: for (i = 0; i < 4; i++) r.v[i] = a.v[i] * b.v[i] + c.v[i]; break;
    case 5: r = splat(a.v[0]*b.v[0] + a.v[1]*b.v[1] + a.v[2]*b.v[2]); break;
    case 6: r = splat(a.v[0]*b.v[0] + a.v[1]*b.v[1] + a.v[2]*b.v[2]
                      + b.v[3]); break;                        /* dph */
    case 7: r = splat(a.v[0]*b.v[0] + a.v[1]*b.v[1] + a.v[2]*b.v[2]
                      + a.v[3]*b.v[3]); break;
    case 8: r.v[0] = 1.0f; r.v[1] = a.v[1] * b.v[1];            /* dst */
            r.v[2] = a.v[2]; r.v[3] = b.v[3]; break;
    case 9: for (i = 0; i < 4; i++) r.v[i] = a.v[i] < b.v[i] ? a.v[i] : b.v[i]; break;
    case 10: for (i = 0; i < 4; i++) r.v[i] = a.v[i] >= b.v[i] ? a.v[i] : b.v[i]; break;
    case 11: for (i = 0; i < 4; i++) r.v[i] = a.v[i] < b.v[i] ? 1.0f : 0.0f; break;
    case 12: for (i = 0; i < 4; i++) r.v[i] = a.v[i] >= b.v[i] ? 1.0f : 0.0f; break;
    case 13: *a0 = (int)floorf(a.v[0] + 0.001f); break;         /* arl */
    default: break;
    }
    return r;
}

static vec4 run_ilu(uint32_t op, vec4 c)
{
    float x = c.v[0];
    vec4 r = c;

    switch (op) {
    case 1: break;                                            /* mov */
    case 2: r = splat(x == 0.0f ? INFINITY : 1.0f / x); break;  /* rcp */
    case 3: {                                                  /* rcc */
        float f = 1.0f / x;
        if (fabsf(f) < 5.42101e-20f) f = f < 0 ? -5.42101e-20f : 5.42101e-20f;
        if (fabsf(f) > 1.884467e19f) f = f < 0 ? -1.884467e19f : 1.884467e19f;
        r = splat(f);
        break;
    }
    case 4: r = splat(1.0f / sqrtf(fabsf(x))); break;           /* rsq */
    case 5: {                                                  /* exp */
        float fl = floorf(x);
        r.v[0] = exp2f(fl); r.v[1] = x - fl; r.v[2] = exp2f(x); r.v[3] = 1.0f;
        break;
    }
    case 6: {                                                  /* log */
        float ax = fabsf(x);
        if (ax == 0.0f) {
            r.v[0] = r.v[2] = -INFINITY; r.v[1] = 1.0f;
        } else {
            float e = floorf(log2f(ax));
            r.v[0] = e; r.v[1] = ax / exp2f(e); r.v[2] = log2f(ax);
        }
        r.v[3] = 1.0f;
        break;
    }
    case 7: {                                                  /* lit */
        float nl = c.v[0] > 0.0f ? c.v[0] : 0.0f;
        float nh = c.v[1] > 0.0f ? c.v[1] : 0.0f;
        float p = c.v[3] < -127.9961f ? -127.9961f
                : (c.v[3] > 127.9961f ? 127.9961f : c.v[3]);
        r.v[0] = 1.0f; r.v[1] = nl;
        r.v[2] = c.v[0] > 0.0f ? powf(nh, p) : 0.0f; r.v[3] = 1.0f;
        break;
    }
    default: break;
    }
    return r;
}

/* RECOMP_VSH_PROFILE=1 (project diagnostic): vertices and wall time per
 * distinct vertex program, printed every 4M vertices. Says which programs --
 * crowd, players, rink, menus -- the software vertex stage spends its time on. */
#if defined(_MSC_VER)
#include <intrin.h>
#define PROF_TICKS() __rdtsc()
#else
#define PROF_TICKS() 0ull
#endif
typedef struct { uint32_t hash, ninstr; uint64_t verts, ticks; } VshProf;
static VshProf s_prof[48];
static int s_nprof;
static int s_prof_on = -1;
static uint64_t s_prof_total;

static int prof_slot_for_program(void)
{
    uint32_t h = 2166136261u, t, n = 0;
    int i;
    for (t = s_start_slot; t < NV2A_VSH_SLOTS; t++) {
        n++;
        for (i = 0; i < 4; i++)
            h = (h ^ s_program[t][i]) * 16777619u;
        if (field(s_program[t], 3, 0, 1))
            break;
    }
    for (i = 0; i < s_nprof; i++)
        if (s_prof[i].hash == h)
            return i;
    if (s_nprof < 48) {
        s_prof[s_nprof].hash = h;
        s_prof[s_nprof].ninstr = n;
        return s_nprof++;
    }
    return 47;
}

static void prof_report(void)
{
    int i, j, order[48];
    uint64_t tt = 0;
    for (i = 0; i < s_nprof; i++) { order[i] = i; tt += s_prof[i].ticks; }
    for (i = 0; i < s_nprof; i++)
        for (j = i + 1; j < s_nprof; j++)
            if (s_prof[order[j]].ticks > s_prof[order[i]].ticks) {
                int x = order[i]; order[i] = order[j]; order[j] = x;
            }
    fprintf(stderr, "[VSHPROF] %llu vertices, %.3g Gticks in the interpreter\n",
            (unsigned long long)s_prof_total, (double)tt / 1e9);
    for (i = 0; i < s_nprof && i < 8; i++) {
        const VshProf *p = &s_prof[order[i]];
        fprintf(stderr, "[VSHPROF]   prog %08X %3u instr: %12llu verts (%4.1f%%), %5.1f%% of ticks, %.0f ticks/vert\n",
                p->hash, p->ninstr, (unsigned long long)p->verts,
                100.0 * (double)p->verts / (double)(s_prof_total ? s_prof_total : 1),
                100.0 * (double)p->ticks / (double)(tt ? tt : 1),
                (double)p->ticks / (double)(p->verts ? p->verts : 1));
    }
    fflush(stderr);
}

static int nv2a_vsh_run_impl(const float in[NV2A_VSH_INPUTS][4], Nv2aVshOutput *out);
static int vsh_exec(const float in[NV2A_VSH_INPUTS][4], Nv2aVshOutput *out, int all);

int nv2a_vsh_run(const float in[NV2A_VSH_INPUTS][4], Nv2aVshOutput *out)
{
    static uint32_t cver = 0xFFFFFFFFu, cstart = 0xFFFFFFFFu;
    static int cslot;
    uint64_t t0;
    int r;

    if (s_prof_on < 0)
        s_prof_on = getenv("RECOMP_VSH_PROFILE") != NULL;
    if (!s_prof_on)
        return nv2a_vsh_run_impl(in, out);
    if (cver != s_prog_version || cstart != s_start_slot) {
        cslot = prof_slot_for_program();
        cver = s_prog_version;
        cstart = s_start_slot;
    }
    t0 = PROF_TICKS();
    r = nv2a_vsh_run_impl(in, out);
    s_prof[cslot].ticks += PROF_TICKS() - t0;
    s_prof[cslot].verts++;
    if ((++s_prof_total & ((1u << 22) - 1)) == 0)
        prof_report();
    return r;
}
/* PROJECT OVERRIDE (NHL Hitz Pro): may nv2a_vsh_run be called from several
 * threads at once for this batch? Yes unless the program writes constants
 * (CXT_WRITE) or a diagnostic that keeps static state is on. Decodes every
 * slot of the program first, so the workers only read s_dec. Executor thread. */
int nv2a_vsh_parallel_prepare(void)
{
    static int diag = -1;
    uint32_t s;

    if (diag < 0)
        diag = getenv("RECOMP_VSH_DUMP") || getenv("RECOMP_VSH_PROFILE") ? 1 : 0;
    if (diag || s_cxt_write)
        return 0;
    for (s = s_start_slot; s < NV2A_VSH_SLOTS; s++) {
        if (!s_dec[s].valid)
            decode_slot(s);
        if (s_dec[s].final)
            return 1;
    }
    return 0;
}

static int nv2a_vsh_run_impl(const float in[NV2A_VSH_INPUTS][4], Nv2aVshOutput *out)
{
    /* RECOMP_VSH_CHECK=1: also run the "read all three sources" form and compare
     * the outputs bit for bit (only for programs without constant writes). */
    static int chk = -1;
    static volatile long bad, tot;
    int r;

    if (chk < 0)
        chk = getenv("RECOMP_VSH_CHECK") != NULL;
    r = vsh_exec(in, out, 0);
    if (chk && !s_cxt_write) {
        Nv2aVshOutput o2;
        int r2;
        memset(&o2, 0, sizeof o2);
        r2 = vsh_exec(in, &o2, 1);
        tot++;
        if (r2 != r || (r && memcmp(&o2, out, sizeof o2) != 0))
            bad++;
        if ((tot & 0xFFFFF) == 0)
            fprintf(stderr, "[VSH-CHECK] vertices=%ld mismatched=%ld\n", tot, bad);
    }
    return r;
}

static int vsh_exec(const float in[NV2A_VSH_INPUTS][4], Nv2aVshOutput *out, int all)
{
    static int dump = -1;
    static uint32_t dumped[16];
    static int ndumped;
    vec4 temp[13];                       /* R0..R11, oPos */
    float outregs[13][4];
    int a0 = 0;
    uint32_t s;

    if (dump < 0)
        dump = getenv("RECOMP_VSH_DUMP") != NULL;
    if (dump && ndumped < 16) {
        /* By content: titles reload different programs into the same slot. */
        uint32_t h = 2166136261u, t;
        int i, seen = 0;
        for (t = s_start_slot; t < NV2A_VSH_SLOTS; t++) {
            for (i = 0; i < 4; i++)
                h = (h ^ s_program[t][i]) * 16777619u;
            if (field(s_program[t], 3, 0, 1))
                break;
        }
        for (i = 0; i < ndumped; i++)
            if (dumped[i] == h) seen = 1;
        if (!seen) {
            dumped[ndumped++] = h;
            dump_program(s_start_slot);
        }
    }

    memset(temp, 0, sizeof temp);
    memset(outregs, 0, sizeof outregs);
    outregs[3][3] = outregs[4][3] = 1.0f;      /* colours default opaque */
    /* Unwritten texture coordinates are (0,0,0,1), as xemu initialises them:
     * a projective stage divides by q, and q = 0 would put every texel of an
     * unwritten stage at infinity. */
    outregs[9][3] = outregs[10][3] = outregs[11][3] = outregs[12][3] = 1.0f;

    for (s = s_start_slot; s < NV2A_VSH_SLOTS; s++) {
        const DecIns *d;
        vec4 a, b, c;
        vec4 mres = {{0, 0, 0, 0}}, ires = {{0, 0, 0, 0}};

        if (!s_dec[s].valid)
            decode_slot(s);
        d = &s_dec[s];
        {
            uint8_t need = all ? 7 : d->need;
            a = b = c = splat(0.0f);
            if (need & 1) a = read_dec(&d->src[0], in, temp, a0);
            if (need & 2) b = read_dec(&d->src[1], in, temp, a0);
            if (need & 4) c = read_dec(&d->src[2], in, temp, a0);
        }

        if (d->mac)
            mres = run_mac(d->mac, a, b, c, &a0);
        if (d->ilu)
            ires = run_ilu(d->ilu, c);

        if (d->mac && d->mac != 13 && d->mac_mask) {
            if (d->tdst <= 12)
                write_masked(temp[d->tdst].v, &mres, d->mac_mask);
        }
        if (d->ilu && d->ilu_mask) {
            /* Paired with any MAC op, the ILU can only write R1 -- even when
             * the MAC half writes no temp at all (see the stock file). */
            uint32_t it = d->mac ? 1u : d->tdst;
            if (it <= 12)
                write_masked(temp[it].v, &ires, d->ilu_mask);
        }
        if (d->omask) {
            const vec4 *src = d->sel_ilu ? &ires : &mres;
            if (!d->o_is_out) {                           /* to c[] */
                if (s_cxt_write && d->oaddr < NV2A_VSH_CONSTANTS)
                    write_masked(s_const[d->oaddr], src, d->omask);
            } else if (d->oaddr == 0) {
                write_masked(temp[12].v, src, d->omask);
            } else if (d->oaddr < 13) {
                write_masked(outregs[d->oaddr], src, d->omask);
            }
        }
        if (d->final) {
            int k;
            memcpy(out->pos, temp[12].v, sizeof out->pos);
            /* The NV2A clamps the colour outputs to 0..1 before they are
             * interpolated, as the fixed-function path already does here. */
            for (k = 0; k < 4; k++) {
                float c0 = outregs[3][k], c1 = outregs[4][k];
                out->d0[k] = c0 > 1.0f ? 1.0f : (c0 >= 0.0f ? c0 : 0.0f);
                out->d1[k] = c1 > 1.0f ? 1.0f : (c1 >= 0.0f ? c1 : 0.0f);
            }
            memcpy(out->fog, outregs[5], sizeof out->fog);
            memcpy(out->tex[0], outregs[9], sizeof out->tex[0]);
            memcpy(out->tex[1], outregs[10], sizeof out->tex[1]);
            memcpy(out->tex[2], outregs[11], sizeof out->tex[2]);
            memcpy(out->tex[3], outregs[12], sizeof out->tex[3]);
            return 1;
        }
    }
    return 0;
}

/* PROJECT: GPU vertex shader generation (RECOMP_D3D11_GPUVS). */
#include "nv2a_vsh_gen.inc"
