{"position": "Senior Process Technology Development Engineer", "company": "Intel Corporation", "profiles": ["Experience Senior Process Technology Development Engineer Intel Corporation June 2012  \u2013 Present (3 years 3 months) Portland, Oregon Area I work in the Portland Technology Development division of Intel Corporation, which is responsible for developing the next generation of manufacturing processes used to fabricate processors world-wide. My work includes modeling the properties of physical systems, statistical analysis of trends in the data, development of robust monitoring techniques, and writing efficient computer programs to automate processes, all with a strong focus on customer service and collaboration. Graduate Research Assistant The James Franck Institute at The University of Chicago July 2008  \u2013  May 2012  (3 years 11 months) Chicago, IL Conducted original research in solid state physics, focusing on quantum phase transitions in magnetic systems at low temperatures. Designed, built and operated custom scientific equipment, and carried out experiments that yielded results published in leading scientific journals. Ph.D. Advisor: Thomas F. Rosenbaum. Graduate Teaching Assistant The University of Chicago September 2008  \u2013  January 2010  (1 year 5 months) Chicago, IL Assisted teaching several undergraduate sections in introductory physics courses. Duties included teaching a one-hour section every week following the Professor's lectures, grading papers, holding office hours, and teaching a three-hour laboratory complement to the course. Senior Process Technology Development Engineer Intel Corporation June 2012  \u2013 Present (3 years 3 months) Portland, Oregon Area I work in the Portland Technology Development division of Intel Corporation, which is responsible for developing the next generation of manufacturing processes used to fabricate processors world-wide. My work includes modeling the properties of physical systems, statistical analysis of trends in the data, development of robust monitoring techniques, and writing efficient computer programs to automate processes, all with a strong focus on customer service and collaboration. Senior Process Technology Development Engineer Intel Corporation June 2012  \u2013 Present (3 years 3 months) Portland, Oregon Area I work in the Portland Technology Development division of Intel Corporation, which is responsible for developing the next generation of manufacturing processes used to fabricate processors world-wide. My work includes modeling the properties of physical systems, statistical analysis of trends in the data, development of robust monitoring techniques, and writing efficient computer programs to automate processes, all with a strong focus on customer service and collaboration. Graduate Research Assistant The James Franck Institute at The University of Chicago July 2008  \u2013  May 2012  (3 years 11 months) Chicago, IL Conducted original research in solid state physics, focusing on quantum phase transitions in magnetic systems at low temperatures. Designed, built and operated custom scientific equipment, and carried out experiments that yielded results published in leading scientific journals. Ph.D. Advisor: Thomas F. Rosenbaum. Graduate Research Assistant The James Franck Institute at The University of Chicago July 2008  \u2013  May 2012  (3 years 11 months) Chicago, IL Conducted original research in solid state physics, focusing on quantum phase transitions in magnetic systems at low temperatures. Designed, built and operated custom scientific equipment, and carried out experiments that yielded results published in leading scientific journals. Ph.D. Advisor: Thomas F. Rosenbaum. Graduate Teaching Assistant The University of Chicago September 2008  \u2013  January 2010  (1 year 5 months) Chicago, IL Assisted teaching several undergraduate sections in introductory physics courses. Duties included teaching a one-hour section every week following the Professor's lectures, grading papers, holding office hours, and teaching a three-hour laboratory complement to the course. Graduate Teaching Assistant The University of Chicago September 2008  \u2013  January 2010  (1 year 5 months) Chicago, IL Assisted teaching several undergraduate sections in introductory physics courses. Duties included teaching a one-hour section every week following the Professor's lectures, grading papers, holding office hours, and teaching a three-hour laboratory complement to the course. Languages Spanish Limited working proficiency Spanish Limited working proficiency Spanish Limited working proficiency Limited working proficiency Skills Semiconductors Python Cryogenics Manufacturing Magnetics Data Analysis Science Teaching C++ Nanotechnology Semiconductor Device Discus Javelin Training Seamanship Skills  Semiconductors Python Cryogenics Manufacturing Magnetics Data Analysis Science Teaching C++ Nanotechnology Semiconductor Device Discus Javelin Training Seamanship Semiconductors Python Cryogenics Manufacturing Magnetics Data Analysis Science Teaching C++ Nanotechnology Semiconductor Device Discus Javelin Training Seamanship Semiconductors Python Cryogenics Manufacturing Magnetics Data Analysis Science Teaching C++ Nanotechnology Semiconductor Device Discus Javelin Training Seamanship Education The University of Chicago Doctor of Philosophy (Ph.D.),  Condensed Matter and Materials Physics 2006  \u2013 2012 Dissertation: Coherent Spin Oscillations and Non-Linear Dynamics in Two Quantum Magnets \nAdviser: Thomas F. Rosenbaum The University of Chicago Master of Science (M.S.),  Physics 2006  \u2013 2007 The Johns Hopkins University Bachelor of Science (B.S.),  Physics 2001  \u2013 2005 Activities and Societies:\u00a0 Physics Honor Society (Sigma Pi Sigma) ,  Society of Physics Students (SPS) ,  Outdoors Club The University of Chicago Doctor of Philosophy (Ph.D.),  Condensed Matter and Materials Physics 2006  \u2013 2012 Dissertation: Coherent Spin Oscillations and Non-Linear Dynamics in Two Quantum Magnets \nAdviser: Thomas F. Rosenbaum The University of Chicago Doctor of Philosophy (Ph.D.),  Condensed Matter and Materials Physics 2006  \u2013 2012 Dissertation: Coherent Spin Oscillations and Non-Linear Dynamics in Two Quantum Magnets \nAdviser: Thomas F. Rosenbaum The University of Chicago Doctor of Philosophy (Ph.D.),  Condensed Matter and Materials Physics 2006  \u2013 2012 Dissertation: Coherent Spin Oscillations and Non-Linear Dynamics in Two Quantum Magnets \nAdviser: Thomas F. Rosenbaum The University of Chicago Master of Science (M.S.),  Physics 2006  \u2013 2007 The University of Chicago Master of Science (M.S.),  Physics 2006  \u2013 2007 The University of Chicago Master of Science (M.S.),  Physics 2006  \u2013 2007 The Johns Hopkins University Bachelor of Science (B.S.),  Physics 2001  \u2013 2005 Activities and Societies:\u00a0 Physics Honor Society (Sigma Pi Sigma) ,  Society of Physics Students (SPS) ,  Outdoors Club The Johns Hopkins University Bachelor of Science (B.S.),  Physics 2001  \u2013 2005 Activities and Societies:\u00a0 Physics Honor Society (Sigma Pi Sigma) ,  Society of Physics Students (SPS) ,  Outdoors Club The Johns Hopkins University Bachelor of Science (B.S.),  Physics 2001  \u2013 2005 Activities and Societies:\u00a0 Physics Honor Society (Sigma Pi Sigma) ,  Society of Physics Students (SPS) ,  Outdoors Club Honors & Awards GAANN Fellowship U.S. Department of Education September 2008 Competitive grant awarded to students pursuing the highest degree in their course of study in a field designated as an area of national need Experimental Design Excellence Award Intel Corporation December 2013 Logic Technology Development, 2H/2013 GAANN Fellowship U.S. Department of Education September 2008 Competitive grant awarded to students pursuing the highest degree in their course of study in a field designated as an area of national need GAANN Fellowship U.S. Department of Education September 2008 Competitive grant awarded to students pursuing the highest degree in their course of study in a field designated as an area of national need GAANN Fellowship U.S. Department of Education September 2008 Competitive grant awarded to students pursuing the highest degree in their course of study in a field designated as an area of national need Experimental Design Excellence Award Intel Corporation December 2013 Logic Technology Development, 2H/2013 Experimental Design Excellence Award Intel Corporation December 2013 Logic Technology Development, 2H/2013 Experimental Design Excellence Award Intel Corporation December 2013 Logic Technology Development, 2H/2013 ", "Summary Strong program and project management skills and experience of working across large global teams; Well acknowledged technical lead, led several flip chip assembly pathfinding/developments projects with success in past several years at Intel; Solid background and understanding of microelectronic packaging, design, process, materials-structure property relationships and impact on package performance; Specific hands-on experience in equipment and process development. Summary Strong program and project management skills and experience of working across large global teams; Well acknowledged technical lead, led several flip chip assembly pathfinding/developments projects with success in past several years at Intel; Solid background and understanding of microelectronic packaging, design, process, materials-structure property relationships and impact on package performance; Specific hands-on experience in equipment and process development. Strong program and project management skills and experience of working across large global teams; Well acknowledged technical lead, led several flip chip assembly pathfinding/developments projects with success in past several years at Intel; Solid background and understanding of microelectronic packaging, design, process, materials-structure property relationships and impact on package performance; Specific hands-on experience in equipment and process development. Strong program and project management skills and experience of working across large global teams; Well acknowledged technical lead, led several flip chip assembly pathfinding/developments projects with success in past several years at Intel; Solid background and understanding of microelectronic packaging, design, process, materials-structure property relationships and impact on package performance; Specific hands-on experience in equipment and process development. Experience 10nm platform integration Intel Corporation January 2014  \u2013 Present (1 year 8 months) Chandler, AZ - Test chip/test vehicle design \n- 3D integration \n- Warpage control solutions \n- First level interconnect, Chip Package Interaction \n- Second level interconnect, Surface mount technology \n- Thermal \n- Pathfinding and development of packaging material, process and equipments for Assembly and Test Staff Engineer and Packaging Technologist Intel Corporation April 2012  \u2013  January 2014  (1 year 10 months) Chandler, AZ - 14nm SOC/chipset assembly integration, focusing on low cost assembly solutions \n- 14nm CPU assembly integration, focusing on mold technology and x-modules interaction  \n- Managing ball attach technical roadmap \n- Next generation second level interconnect technology and POP interconnect technology, process, equipments and materials pathfinding for finer pitch and ultra thin packaging Senior process technology development engineer Intel Corporation July 2008  \u2013  December 2011  (3 years 6 months) Chandler, AZ - A 3D packaging technology pathfinding and definition, enabling significant substrate cost savings \n- Chip attach process technology development \n- Spray process, equipment development \n- Print process, equipment development \n- Deflux process, equipment development Research Assistant Georgia Institute of Technology August 2003  \u2013  May 2008  (4 years 10 months) Atlanta, GA - Research focused in the field of Nanotechnology and Nano Materials for Microelectronic Packaging applications \n- More than 25 peer reviewed technical journal publications, two book chapters, many public presentations and conference paper \n- Regular reviewers for several technical journals \n- 2007-2008 Chinese Government Award for outstanding self-financed students abroad 10nm platform integration Intel Corporation January 2014  \u2013 Present (1 year 8 months) Chandler, AZ - Test chip/test vehicle design \n- 3D integration \n- Warpage control solutions \n- First level interconnect, Chip Package Interaction \n- Second level interconnect, Surface mount technology \n- Thermal \n- Pathfinding and development of packaging material, process and equipments for Assembly and Test 10nm platform integration Intel Corporation January 2014  \u2013 Present (1 year 8 months) Chandler, AZ - Test chip/test vehicle design \n- 3D integration \n- Warpage control solutions \n- First level interconnect, Chip Package Interaction \n- Second level interconnect, Surface mount technology \n- Thermal \n- Pathfinding and development of packaging material, process and equipments for Assembly and Test Staff Engineer and Packaging Technologist Intel Corporation April 2012  \u2013  January 2014  (1 year 10 months) Chandler, AZ - 14nm SOC/chipset assembly integration, focusing on low cost assembly solutions \n- 14nm CPU assembly integration, focusing on mold technology and x-modules interaction  \n- Managing ball attach technical roadmap \n- Next generation second level interconnect technology and POP interconnect technology, process, equipments and materials pathfinding for finer pitch and ultra thin packaging Staff Engineer and Packaging Technologist Intel Corporation April 2012  \u2013  January 2014  (1 year 10 months) Chandler, AZ - 14nm SOC/chipset assembly integration, focusing on low cost assembly solutions \n- 14nm CPU assembly integration, focusing on mold technology and x-modules interaction  \n- Managing ball attach technical roadmap \n- Next generation second level interconnect technology and POP interconnect technology, process, equipments and materials pathfinding for finer pitch and ultra thin packaging Senior process technology development engineer Intel Corporation July 2008  \u2013  December 2011  (3 years 6 months) Chandler, AZ - A 3D packaging technology pathfinding and definition, enabling significant substrate cost savings \n- Chip attach process technology development \n- Spray process, equipment development \n- Print process, equipment development \n- Deflux process, equipment development Senior process technology development engineer Intel Corporation July 2008  \u2013  December 2011  (3 years 6 months) Chandler, AZ - A 3D packaging technology pathfinding and definition, enabling significant substrate cost savings \n- Chip attach process technology development \n- Spray process, equipment development \n- Print process, equipment development \n- Deflux process, equipment development Research Assistant Georgia Institute of Technology August 2003  \u2013  May 2008  (4 years 10 months) Atlanta, GA - Research focused in the field of Nanotechnology and Nano Materials for Microelectronic Packaging applications \n- More than 25 peer reviewed technical journal publications, two book chapters, many public presentations and conference paper \n- Regular reviewers for several technical journals \n- 2007-2008 Chinese Government Award for outstanding self-financed students abroad Research Assistant Georgia Institute of Technology August 2003  \u2013  May 2008  (4 years 10 months) Atlanta, GA - Research focused in the field of Nanotechnology and Nano Materials for Microelectronic Packaging applications \n- More than 25 peer reviewed technical journal publications, two book chapters, many public presentations and conference paper \n- Regular reviewers for several technical journals \n- 2007-2008 Chinese Government Award for outstanding self-financed students abroad Skills Photolithography SEM Nanomaterials Semiconductors Thin Films Design of Experiments AFM Nanotechnology Characterization CVD JMP Materials Science Failure Analysis Powder X-ray Diffraction MEMS Scanning Electron... Simulations R&D Materials Matlab Manufacturing SPC IC Electronics Engineering Spectroscopy See 11+ \u00a0 \u00a0 See less Skills  Photolithography SEM Nanomaterials Semiconductors Thin Films Design of Experiments AFM Nanotechnology Characterization CVD JMP Materials Science Failure Analysis Powder X-ray Diffraction MEMS Scanning Electron... Simulations R&D Materials Matlab Manufacturing SPC IC Electronics Engineering Spectroscopy See 11+ \u00a0 \u00a0 See less Photolithography SEM Nanomaterials Semiconductors Thin Films Design of Experiments AFM Nanotechnology Characterization CVD JMP Materials Science Failure Analysis Powder X-ray Diffraction MEMS Scanning Electron... Simulations R&D Materials Matlab Manufacturing SPC IC Electronics Engineering Spectroscopy See 11+ \u00a0 \u00a0 See less Photolithography SEM Nanomaterials Semiconductors Thin Films Design of Experiments AFM Nanotechnology Characterization CVD JMP Materials Science Failure Analysis Powder X-ray Diffraction MEMS Scanning Electron... Simulations R&D Materials Matlab Manufacturing SPC IC Electronics Engineering Spectroscopy See 11+ \u00a0 \u00a0 See less Education Georgia Institute of Technology Doctor of Philosophy (Ph.D.),  Material Science and Engineering 2003  \u2013 2008 Fudan University Master's degree,  Polymer 2000  \u2013 2003 Fudan University Bachelor's degree,  Chemistry 1996  \u2013 2000 Georgia Institute of Technology Doctor of Philosophy (Ph.D.),  Material Science and Engineering 2003  \u2013 2008 Georgia Institute of Technology Doctor of Philosophy (Ph.D.),  Material Science and Engineering 2003  \u2013 2008 Georgia Institute of Technology Doctor of Philosophy (Ph.D.),  Material Science and Engineering 2003  \u2013 2008 Fudan University Master's degree,  Polymer 2000  \u2013 2003 Fudan University Master's degree,  Polymer 2000  \u2013 2003 Fudan University Master's degree,  Polymer 2000  \u2013 2003 Fudan University Bachelor's degree,  Chemistry 1996  \u2013 2000 Fudan University Bachelor's degree,  Chemistry 1996  \u2013 2000 Fudan University Bachelor's degree,  Chemistry 1996  \u2013 2000 ", "Experience Postdoctoral Research Associate University of Illinois at Urbana-Champaign September 2013  \u2013 Present (2 years) Urbana-Champaign, Illinois Area Advisor: Prof. Jeffrey S. Moore \nProject Title: Mechanoresponsive polymers for integrated damage sensing and self-healing Senior Process Technology Development Engineer Intel Corporation October 2011  \u2013  September 2013  (2 years) Portland, Oregon Area Graduate Student University of Massachusetts Amherst August 2006  \u2013  September 2011  (5 years 2 months) Indian Academy of Sciences Fellow Indian Institute of Science (IISc), Bangalore May 2005  \u2013  August 2005  (4 months) Postdoctoral Research Associate University of Illinois at Urbana-Champaign September 2013  \u2013 Present (2 years) Urbana-Champaign, Illinois Area Advisor: Prof. Jeffrey S. Moore \nProject Title: Mechanoresponsive polymers for integrated damage sensing and self-healing Postdoctoral Research Associate University of Illinois at Urbana-Champaign September 2013  \u2013 Present (2 years) Urbana-Champaign, Illinois Area Advisor: Prof. Jeffrey S. Moore \nProject Title: Mechanoresponsive polymers for integrated damage sensing and self-healing Senior Process Technology Development Engineer Intel Corporation October 2011  \u2013  September 2013  (2 years) Portland, Oregon Area Senior Process Technology Development Engineer Intel Corporation October 2011  \u2013  September 2013  (2 years) Portland, Oregon Area Graduate Student University of Massachusetts Amherst August 2006  \u2013  September 2011  (5 years 2 months) Graduate Student University of Massachusetts Amherst August 2006  \u2013  September 2011  (5 years 2 months) Indian Academy of Sciences Fellow Indian Institute of Science (IISc), Bangalore May 2005  \u2013  August 2005  (4 months) Indian Academy of Sciences Fellow Indian Institute of Science (IISc), Bangalore May 2005  \u2013  August 2005  (4 months) Languages   Skills Skills     Honors & Awards ", "Summary \u25c6 12 years of experience in Nano Technology/Semiconductor Industry \n \n\u25c6 Silicon Packaging Design (Intel, India): \nCurrently responsible for leading the Package design execution across Intel's Server product portfolios which includes managing design schedules, conduct design reviews and guide in package tape out process \nOptimizing design solutions after careful consideration of multiple electrical, physical, architectural design constraints  \nDriving and directing technical aspects of the Package design process including conducting early  \nroute studies, creation of specifications \n \n\u25c6 Nano/MicroFabrication (Intel, USA):  \n6+ years experience of process development in the area of Thin Films using Chemical Vapor Deposition (CVD) and Sputter (PVD) equipment, Electroless plating, Metrology, and Scanning Electron Microscopy (SEM) \nProject management and process development experience across 32nm, 22nm, 14nm, and 10nm technology life cycles \n \n\u25c6 Computational/ Nano Scale Modeling (Propulsion Engineering Research Center, USA):  \n5 years of experience in High Performance Computing, System Administration, Multi Scale Simulations, Computational Fluid Dynamics and Molecular Dynamics \nProposed theories related to thermo-mechanical behavior of nano-particle combustion \nStrong fundamental knowledge of Thermal science, Fluid mechanics and Combustion Summary \u25c6 12 years of experience in Nano Technology/Semiconductor Industry \n \n\u25c6 Silicon Packaging Design (Intel, India): \nCurrently responsible for leading the Package design execution across Intel's Server product portfolios which includes managing design schedules, conduct design reviews and guide in package tape out process \nOptimizing design solutions after careful consideration of multiple electrical, physical, architectural design constraints  \nDriving and directing technical aspects of the Package design process including conducting early  \nroute studies, creation of specifications \n \n\u25c6 Nano/MicroFabrication (Intel, USA):  \n6+ years experience of process development in the area of Thin Films using Chemical Vapor Deposition (CVD) and Sputter (PVD) equipment, Electroless plating, Metrology, and Scanning Electron Microscopy (SEM) \nProject management and process development experience across 32nm, 22nm, 14nm, and 10nm technology life cycles \n \n\u25c6 Computational/ Nano Scale Modeling (Propulsion Engineering Research Center, USA):  \n5 years of experience in High Performance Computing, System Administration, Multi Scale Simulations, Computational Fluid Dynamics and Molecular Dynamics \nProposed theories related to thermo-mechanical behavior of nano-particle combustion \nStrong fundamental knowledge of Thermal science, Fluid mechanics and Combustion \u25c6 12 years of experience in Nano Technology/Semiconductor Industry \n \n\u25c6 Silicon Packaging Design (Intel, India): \nCurrently responsible for leading the Package design execution across Intel's Server product portfolios which includes managing design schedules, conduct design reviews and guide in package tape out process \nOptimizing design solutions after careful consideration of multiple electrical, physical, architectural design constraints  \nDriving and directing technical aspects of the Package design process including conducting early  \nroute studies, creation of specifications \n \n\u25c6 Nano/MicroFabrication (Intel, USA):  \n6+ years experience of process development in the area of Thin Films using Chemical Vapor Deposition (CVD) and Sputter (PVD) equipment, Electroless plating, Metrology, and Scanning Electron Microscopy (SEM) \nProject management and process development experience across 32nm, 22nm, 14nm, and 10nm technology life cycles \n \n\u25c6 Computational/ Nano Scale Modeling (Propulsion Engineering Research Center, USA):  \n5 years of experience in High Performance Computing, System Administration, Multi Scale Simulations, Computational Fluid Dynamics and Molecular Dynamics \nProposed theories related to thermo-mechanical behavior of nano-particle combustion \nStrong fundamental knowledge of Thermal science, Fluid mechanics and Combustion \u25c6 12 years of experience in Nano Technology/Semiconductor Industry \n \n\u25c6 Silicon Packaging Design (Intel, India): \nCurrently responsible for leading the Package design execution across Intel's Server product portfolios which includes managing design schedules, conduct design reviews and guide in package tape out process \nOptimizing design solutions after careful consideration of multiple electrical, physical, architectural design constraints  \nDriving and directing technical aspects of the Package design process including conducting early  \nroute studies, creation of specifications \n \n\u25c6 Nano/MicroFabrication (Intel, USA):  \n6+ years experience of process development in the area of Thin Films using Chemical Vapor Deposition (CVD) and Sputter (PVD) equipment, Electroless plating, Metrology, and Scanning Electron Microscopy (SEM) \nProject management and process development experience across 32nm, 22nm, 14nm, and 10nm technology life cycles \n \n\u25c6 Computational/ Nano Scale Modeling (Propulsion Engineering Research Center, USA):  \n5 years of experience in High Performance Computing, System Administration, Multi Scale Simulations, Computational Fluid Dynamics and Molecular Dynamics \nProposed theories related to thermo-mechanical behavior of nano-particle combustion \nStrong fundamental knowledge of Thermal science, Fluid mechanics and Combustion Experience Si Packaging Design R&D Engineer Intel Corporation December 2014  \u2013 Present (9 months) Bangalore, India Currently responsible for leading the Package design execution across Intel's Server product portfolios which includes managing design schedules, conduct design reviews and guide in package tape out process \nOptimizing design solutions after careful consideration of multiple electrical, physical, architectural design constraints  \nDriving and directing technical aspects of the Package design process including conducting early  \nroute studies, creation of specifications Senior Process Technology Development Engineer Intel Corporation September 2008  \u2013  December 2014  (6 years 4 months) Portland, OR, USA Working in the area of Thin Films (PVD, PECVD, Metrology, Plating) to define road maps, meet goals and milestones for the next technology process node for Intel's microprocessor fabrication. \n6 Invention Disclosures and 2 Patents. Research Assistant Propulsion Engineering Research Center August 2004  \u2013  July 2008  (4 years) Pennsylvania, USA Worked on Projects related to CFD, Combustion and Propulsion; System administrator for the parallel computing facility of over 500 processors. Si Packaging Design R&D Engineer Intel Corporation December 2014  \u2013 Present (9 months) Bangalore, India Currently responsible for leading the Package design execution across Intel's Server product portfolios which includes managing design schedules, conduct design reviews and guide in package tape out process \nOptimizing design solutions after careful consideration of multiple electrical, physical, architectural design constraints  \nDriving and directing technical aspects of the Package design process including conducting early  \nroute studies, creation of specifications Si Packaging Design R&D Engineer Intel Corporation December 2014  \u2013 Present (9 months) Bangalore, India Currently responsible for leading the Package design execution across Intel's Server product portfolios which includes managing design schedules, conduct design reviews and guide in package tape out process \nOptimizing design solutions after careful consideration of multiple electrical, physical, architectural design constraints  \nDriving and directing technical aspects of the Package design process including conducting early  \nroute studies, creation of specifications Senior Process Technology Development Engineer Intel Corporation September 2008  \u2013  December 2014  (6 years 4 months) Portland, OR, USA Working in the area of Thin Films (PVD, PECVD, Metrology, Plating) to define road maps, meet goals and milestones for the next technology process node for Intel's microprocessor fabrication. \n6 Invention Disclosures and 2 Patents. Senior Process Technology Development Engineer Intel Corporation September 2008  \u2013  December 2014  (6 years 4 months) Portland, OR, USA Working in the area of Thin Films (PVD, PECVD, Metrology, Plating) to define road maps, meet goals and milestones for the next technology process node for Intel's microprocessor fabrication. \n6 Invention Disclosures and 2 Patents. Research Assistant Propulsion Engineering Research Center August 2004  \u2013  July 2008  (4 years) Pennsylvania, USA Worked on Projects related to CFD, Combustion and Propulsion; System administrator for the parallel computing facility of over 500 processors. Research Assistant Propulsion Engineering Research Center August 2004  \u2013  July 2008  (4 years) Pennsylvania, USA Worked on Projects related to CFD, Combustion and Propulsion; System administrator for the parallel computing facility of over 500 processors. Languages   Skills Semiconductor Packaging Semiconductor... Thin Films PECVD CVD CFD Simulations Scanning Electron... Computational Physics Plasma Physics Fortran VBA Thermal Analysis Fluid Mechanics Fluid Dynamics Combustion See 1+ \u00a0 \u00a0 See less Skills  Semiconductor Packaging Semiconductor... Thin Films PECVD CVD CFD Simulations Scanning Electron... Computational Physics Plasma Physics Fortran VBA Thermal Analysis Fluid Mechanics Fluid Dynamics Combustion See 1+ \u00a0 \u00a0 See less Semiconductor Packaging Semiconductor... Thin Films PECVD CVD CFD Simulations Scanning Electron... Computational Physics Plasma Physics Fortran VBA Thermal Analysis Fluid Mechanics Fluid Dynamics Combustion See 1+ \u00a0 \u00a0 See less Semiconductor Packaging Semiconductor... Thin Films PECVD CVD CFD Simulations Scanning Electron... Computational Physics Plasma Physics Fortran VBA Thermal Analysis Fluid Mechanics Fluid Dynamics Combustion See 1+ \u00a0 \u00a0 See less Education Penn State University Ph.D.,  Mechanical Engineering with Minor in High Performance Computing 2003  \u2013 2008 GPA: 3.98/4.0 \nWorked on projects related to Computational Fluid Dynamics, Molecular Dynamics with applications in Combustion and Propulsion. \nDissertation on Multi-scale modelling (Molecular Dynamics) of combustion of nano- and micro-sized metal particles. \n9 Journal, 6 Conference Publications. Activities and Societies:\u00a0 Tau Beta Pi ,  Association for India's Development ,  Art of Living Foundation Penn State University M.S.,  Thermal-Fluid Sciences 2003  \u2013 2005 Worked on Projects related to Liquid propellant rocket swirl injector dynamics, Ignition characteristics of JP-7 fuels and Combustion wave ignition devices with detonation waves. Indian Institute of Technology, Delhi B.Tech.,  Mechanical Engineering 1999  \u2013 2003 GPA: 8.996/10.0 \nMerit Certificates for among the top 7% students at IIT Delhi in all eight semesters. \nPublication on Drag reduction, Best Project Award for Senior year B. Tech. Project, Summer Under Graduate Research Award from Industrial and Research Development Unit. Penn State University Ph.D.,  Mechanical Engineering with Minor in High Performance Computing 2003  \u2013 2008 GPA: 3.98/4.0 \nWorked on projects related to Computational Fluid Dynamics, Molecular Dynamics with applications in Combustion and Propulsion. \nDissertation on Multi-scale modelling (Molecular Dynamics) of combustion of nano- and micro-sized metal particles. \n9 Journal, 6 Conference Publications. Activities and Societies:\u00a0 Tau Beta Pi ,  Association for India's Development ,  Art of Living Foundation Penn State University Ph.D.,  Mechanical Engineering with Minor in High Performance Computing 2003  \u2013 2008 GPA: 3.98/4.0 \nWorked on projects related to Computational Fluid Dynamics, Molecular Dynamics with applications in Combustion and Propulsion. \nDissertation on Multi-scale modelling (Molecular Dynamics) of combustion of nano- and micro-sized metal particles. \n9 Journal, 6 Conference Publications. Activities and Societies:\u00a0 Tau Beta Pi ,  Association for India's Development ,  Art of Living Foundation Penn State University Ph.D.,  Mechanical Engineering with Minor in High Performance Computing 2003  \u2013 2008 GPA: 3.98/4.0 \nWorked on projects related to Computational Fluid Dynamics, Molecular Dynamics with applications in Combustion and Propulsion. \nDissertation on Multi-scale modelling (Molecular Dynamics) of combustion of nano- and micro-sized metal particles. \n9 Journal, 6 Conference Publications. Activities and Societies:\u00a0 Tau Beta Pi ,  Association for India's Development ,  Art of Living Foundation Penn State University M.S.,  Thermal-Fluid Sciences 2003  \u2013 2005 Worked on Projects related to Liquid propellant rocket swirl injector dynamics, Ignition characteristics of JP-7 fuels and Combustion wave ignition devices with detonation waves. Penn State University M.S.,  Thermal-Fluid Sciences 2003  \u2013 2005 Worked on Projects related to Liquid propellant rocket swirl injector dynamics, Ignition characteristics of JP-7 fuels and Combustion wave ignition devices with detonation waves. Penn State University M.S.,  Thermal-Fluid Sciences 2003  \u2013 2005 Worked on Projects related to Liquid propellant rocket swirl injector dynamics, Ignition characteristics of JP-7 fuels and Combustion wave ignition devices with detonation waves. Indian Institute of Technology, Delhi B.Tech.,  Mechanical Engineering 1999  \u2013 2003 GPA: 8.996/10.0 \nMerit Certificates for among the top 7% students at IIT Delhi in all eight semesters. \nPublication on Drag reduction, Best Project Award for Senior year B. Tech. Project, Summer Under Graduate Research Award from Industrial and Research Development Unit. Indian Institute of Technology, Delhi B.Tech.,  Mechanical Engineering 1999  \u2013 2003 GPA: 8.996/10.0 \nMerit Certificates for among the top 7% students at IIT Delhi in all eight semesters. \nPublication on Drag reduction, Best Project Award for Senior year B. Tech. Project, Summer Under Graduate Research Award from Industrial and Research Development Unit. Indian Institute of Technology, Delhi B.Tech.,  Mechanical Engineering 1999  \u2013 2003 GPA: 8.996/10.0 \nMerit Certificates for among the top 7% students at IIT Delhi in all eight semesters. \nPublication on Drag reduction, Best Project Award for Senior year B. Tech. Project, Summer Under Graduate Research Award from Industrial and Research Development Unit. Honors & Awards ", "Summary PhD graduate in chemical engineering from the University of Minnesota-Twin Cities with an emphasis in chemistry and materials science. Frequent interactions with graduate research collaborators in Spain, Greece, and South Korea resulted in 7 high-impact peer-reviewed journal publications and numerous technical conference presentations. Additional experience in preparing research grant proposals, teaching chemical engineering courses, and mentoring independent research projects. \n \nMost recently, an engineering module owner for plasma dry etching in cutting-edge semiconductor device development with Intel Corporation in the Portland, Oregon area. Assumed ownership of a complex and demanding back end of line (BEOL) etch module in a highly collaborative environment through interactions with device engineering groups to drive product performance for 22-nm and 14-nm chip microarchitectures. Utilized high-level data analysis to meet module and device parametric design goals. Expertise in quantifying plasma etching performance through advanced process control, statistical analysis, and experimental design.  \n \nAlong with interest in research and development, maintained an active community presence in the arts and education through board memberships and volunteer work. Summary PhD graduate in chemical engineering from the University of Minnesota-Twin Cities with an emphasis in chemistry and materials science. Frequent interactions with graduate research collaborators in Spain, Greece, and South Korea resulted in 7 high-impact peer-reviewed journal publications and numerous technical conference presentations. Additional experience in preparing research grant proposals, teaching chemical engineering courses, and mentoring independent research projects. \n \nMost recently, an engineering module owner for plasma dry etching in cutting-edge semiconductor device development with Intel Corporation in the Portland, Oregon area. Assumed ownership of a complex and demanding back end of line (BEOL) etch module in a highly collaborative environment through interactions with device engineering groups to drive product performance for 22-nm and 14-nm chip microarchitectures. Utilized high-level data analysis to meet module and device parametric design goals. Expertise in quantifying plasma etching performance through advanced process control, statistical analysis, and experimental design.  \n \nAlong with interest in research and development, maintained an active community presence in the arts and education through board memberships and volunteer work. PhD graduate in chemical engineering from the University of Minnesota-Twin Cities with an emphasis in chemistry and materials science. Frequent interactions with graduate research collaborators in Spain, Greece, and South Korea resulted in 7 high-impact peer-reviewed journal publications and numerous technical conference presentations. Additional experience in preparing research grant proposals, teaching chemical engineering courses, and mentoring independent research projects. \n \nMost recently, an engineering module owner for plasma dry etching in cutting-edge semiconductor device development with Intel Corporation in the Portland, Oregon area. Assumed ownership of a complex and demanding back end of line (BEOL) etch module in a highly collaborative environment through interactions with device engineering groups to drive product performance for 22-nm and 14-nm chip microarchitectures. Utilized high-level data analysis to meet module and device parametric design goals. Expertise in quantifying plasma etching performance through advanced process control, statistical analysis, and experimental design.  \n \nAlong with interest in research and development, maintained an active community presence in the arts and education through board memberships and volunteer work. PhD graduate in chemical engineering from the University of Minnesota-Twin Cities with an emphasis in chemistry and materials science. Frequent interactions with graduate research collaborators in Spain, Greece, and South Korea resulted in 7 high-impact peer-reviewed journal publications and numerous technical conference presentations. Additional experience in preparing research grant proposals, teaching chemical engineering courses, and mentoring independent research projects. \n \nMost recently, an engineering module owner for plasma dry etching in cutting-edge semiconductor device development with Intel Corporation in the Portland, Oregon area. Assumed ownership of a complex and demanding back end of line (BEOL) etch module in a highly collaborative environment through interactions with device engineering groups to drive product performance for 22-nm and 14-nm chip microarchitectures. Utilized high-level data analysis to meet module and device parametric design goals. Expertise in quantifying plasma etching performance through advanced process control, statistical analysis, and experimental design.  \n \nAlong with interest in research and development, maintained an active community presence in the arts and education through board memberships and volunteer work. Experience Process Technology Development Engineer Intel Corporation June 2012  \u2013 Present (3 years 3 months) Hillsboro, OR \u2022 Engineering module owner for plasma dry etching in semiconductor device development \n\u2022 Interacted with yield/integration/device engineering groups to drive product performance \n\u2022 Utilized high-level data analysis to reach best-in-class module, parametric, and yield indicators \n\u2022 Collaborated with cross-functional teams to solve process/defect issues in manufacturing \n\u2022 Completed workshops and coursework in advanced process control, design of experiments, process matching, and complex data analysis \n\u2022 Monitored module performance for improvements in safety, yield, and cost \n\u2022 Managed troubleshooting experiments and preventative maintenance activities \n\u2022 Certified personnel for performing routine module health checks and maintenance PhD Research Assistant University of Minnesota-Twin Cities June 2006  \u2013  April 2012  (5 years 11 months) \u2022 Highly-collaborative and multi-disciplinary graduate research projects resulted in 7 scientific publications in high-impact journals \n\u2022 Investigated the stability and performance of aluminophosphate membranes as a potential framework in a host-guest assembly \n\u2022 Synthesized and characterized porous inorganic membranes on porous stainless steel tubes for high-resolution molecular separation \n\u2022 Designed, simulated, and implemented gas, vapor, and liquid permeation units to test inorganic membrane quality and functionality \n\u2022 Experience in writing research grant proposals for varied funding sources \n\u2022 Teaching assistant: Mass Transport and Separations Processes (2010), Process Control Design and Laboratory (2009), Transport Phenomena: Momentum and Heat (2007) \n\u2022 Mentored undergraduate- and graduate-level independent research projects Process Technology Development Engineer Intel Corporation June 2012  \u2013 Present (3 years 3 months) Hillsboro, OR \u2022 Engineering module owner for plasma dry etching in semiconductor device development \n\u2022 Interacted with yield/integration/device engineering groups to drive product performance \n\u2022 Utilized high-level data analysis to reach best-in-class module, parametric, and yield indicators \n\u2022 Collaborated with cross-functional teams to solve process/defect issues in manufacturing \n\u2022 Completed workshops and coursework in advanced process control, design of experiments, process matching, and complex data analysis \n\u2022 Monitored module performance for improvements in safety, yield, and cost \n\u2022 Managed troubleshooting experiments and preventative maintenance activities \n\u2022 Certified personnel for performing routine module health checks and maintenance Process Technology Development Engineer Intel Corporation June 2012  \u2013 Present (3 years 3 months) Hillsboro, OR \u2022 Engineering module owner for plasma dry etching in semiconductor device development \n\u2022 Interacted with yield/integration/device engineering groups to drive product performance \n\u2022 Utilized high-level data analysis to reach best-in-class module, parametric, and yield indicators \n\u2022 Collaborated with cross-functional teams to solve process/defect issues in manufacturing \n\u2022 Completed workshops and coursework in advanced process control, design of experiments, process matching, and complex data analysis \n\u2022 Monitored module performance for improvements in safety, yield, and cost \n\u2022 Managed troubleshooting experiments and preventative maintenance activities \n\u2022 Certified personnel for performing routine module health checks and maintenance PhD Research Assistant University of Minnesota-Twin Cities June 2006  \u2013  April 2012  (5 years 11 months) \u2022 Highly-collaborative and multi-disciplinary graduate research projects resulted in 7 scientific publications in high-impact journals \n\u2022 Investigated the stability and performance of aluminophosphate membranes as a potential framework in a host-guest assembly \n\u2022 Synthesized and characterized porous inorganic membranes on porous stainless steel tubes for high-resolution molecular separation \n\u2022 Designed, simulated, and implemented gas, vapor, and liquid permeation units to test inorganic membrane quality and functionality \n\u2022 Experience in writing research grant proposals for varied funding sources \n\u2022 Teaching assistant: Mass Transport and Separations Processes (2010), Process Control Design and Laboratory (2009), Transport Phenomena: Momentum and Heat (2007) \n\u2022 Mentored undergraduate- and graduate-level independent research projects PhD Research Assistant University of Minnesota-Twin Cities June 2006  \u2013  April 2012  (5 years 11 months) \u2022 Highly-collaborative and multi-disciplinary graduate research projects resulted in 7 scientific publications in high-impact journals \n\u2022 Investigated the stability and performance of aluminophosphate membranes as a potential framework in a host-guest assembly \n\u2022 Synthesized and characterized porous inorganic membranes on porous stainless steel tubes for high-resolution molecular separation \n\u2022 Designed, simulated, and implemented gas, vapor, and liquid permeation units to test inorganic membrane quality and functionality \n\u2022 Experience in writing research grant proposals for varied funding sources \n\u2022 Teaching assistant: Mass Transport and Separations Processes (2010), Process Control Design and Laboratory (2009), Transport Phenomena: Momentum and Heat (2007) \n\u2022 Mentored undergraduate- and graduate-level independent research projects Languages   Skills Chemical Engineering Materials Science X-ray crystallography Semiconductors Polymers Surface Chemistry Plasma Etching Inorganic Materials Semiconductor Device Data Analysis Semiconductor Process... Design of Experiments Membrane Fabrication Scanning Electron... Transmission electron... FTIR Gas Chromatography Molecular permeation... Pervaporation Semiconductor... Raman Microscopy Thermal gravimetry Rapid thermal processing XPS JMP SQL Semiconductor Process Process Engineering Statistics Process Control Klarity Dry Etch Interconnect Carbon Nanotubes Zeolites Thin Films Membrane Separations Semiconductor Industry See 23+ \u00a0 \u00a0 See less Skills  Chemical Engineering Materials Science X-ray crystallography Semiconductors Polymers Surface Chemistry Plasma Etching Inorganic Materials Semiconductor Device Data Analysis Semiconductor Process... Design of Experiments Membrane Fabrication Scanning Electron... Transmission electron... FTIR Gas Chromatography Molecular permeation... Pervaporation Semiconductor... Raman Microscopy Thermal gravimetry Rapid thermal processing XPS JMP SQL Semiconductor Process Process Engineering Statistics Process Control Klarity Dry Etch Interconnect Carbon Nanotubes Zeolites Thin Films Membrane Separations Semiconductor Industry See 23+ \u00a0 \u00a0 See less Chemical Engineering Materials Science X-ray crystallography Semiconductors Polymers Surface Chemistry Plasma Etching Inorganic Materials Semiconductor Device Data Analysis Semiconductor Process... Design of Experiments Membrane Fabrication Scanning Electron... Transmission electron... FTIR Gas Chromatography Molecular permeation... Pervaporation Semiconductor... Raman Microscopy Thermal gravimetry Rapid thermal processing XPS JMP SQL Semiconductor Process Process Engineering Statistics Process Control Klarity Dry Etch Interconnect Carbon Nanotubes Zeolites Thin Films Membrane Separations Semiconductor Industry See 23+ \u00a0 \u00a0 See less Chemical Engineering Materials Science X-ray crystallography Semiconductors Polymers Surface Chemistry Plasma Etching Inorganic Materials Semiconductor Device Data Analysis Semiconductor Process... Design of Experiments Membrane Fabrication Scanning Electron... Transmission electron... FTIR Gas Chromatography Molecular permeation... Pervaporation Semiconductor... Raman Microscopy Thermal gravimetry Rapid thermal processing XPS JMP SQL Semiconductor Process Process Engineering Statistics Process Control Klarity Dry Etch Interconnect Carbon Nanotubes Zeolites Thin Films Membrane Separations Semiconductor Industry See 23+ \u00a0 \u00a0 See less Education University of Minnesota-Twin Cities PhD,  Chemical Engineering Minor: Chemistry \n \nDoctoral Dissertation: Preparation, Processing, and Characterization of Oriented Polycrystalline Zeolite and Aluminophosphate Membranes University of Nebraska-Lincoln BS,  Chemical Engineering University of Minnesota-Twin Cities PhD,  Chemical Engineering Minor: Chemistry \n \nDoctoral Dissertation: Preparation, Processing, and Characterization of Oriented Polycrystalline Zeolite and Aluminophosphate Membranes University of Minnesota-Twin Cities PhD,  Chemical Engineering Minor: Chemistry \n \nDoctoral Dissertation: Preparation, Processing, and Characterization of Oriented Polycrystalline Zeolite and Aluminophosphate Membranes University of Minnesota-Twin Cities PhD,  Chemical Engineering Minor: Chemistry \n \nDoctoral Dissertation: Preparation, Processing, and Characterization of Oriented Polycrystalline Zeolite and Aluminophosphate Membranes University of Nebraska-Lincoln BS,  Chemical Engineering University of Nebraska-Lincoln BS,  Chemical Engineering University of Nebraska-Lincoln BS,  Chemical Engineering Honors & Awards ", "Experience Senior Process Technology Development Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Hillsboro, OR Dry etch (D1D Ramp) Process Technology Development Engineer Intel Corporation September 2007  \u2013  April 2013  (5 years 8 months) Hillsboro, OR Dry etch (D1D Ramp) Graduate Research Assistant (Photonics) University of Washington Applied Physics Laboratory September 2005  \u2013  August 2007  (2 years) Seattle, WA -Recorded fiber Bragg gratings in photosensitive optical fibers using KrF excimer laser and phase mask. \n-Constructed novel transmission-mode/reflection-mode fiber-optic (fiber Bragg grating) hydrophones. \n-Wrote LabVIEW VIs to monitor development of fiber Bragg gratings during inscription process and to characterize hydrophone performance (using tunable laser, lock-in amplifier, spectrum analyzer, etc.). \n-Simulated uniformity and temporal pulse spreading of laser light scattered multiple times while propagating through microsphere-doped PMMA blocks (using Monte Carlo / Mie scattering C code). \n-Enhanced performance of non-linear optical films by improving chromophore alignment efficiency. Research Assistant (Integrated/Non-linear Optics) Stanford Nanofabrication Facility, Stanford University June 2004  \u2013  August 2004  (3 months) Stanford, CA -Improved coupling into all-optical second harmonic-generating microcavity waveguide (converting light from 1550 nm to 775 nm) through optimization of tapered AlGaAs/GaAs waveguide geometry. \n-Fabricated waveguides using e-beam lithography, e-beam metallization, dry etching, wet oxidation, etc. \n-Selected material for waveguide upper cladding and developed process to add it to existing structure. Senior Process Technology Development Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Hillsboro, OR Dry etch (D1D Ramp) Senior Process Technology Development Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Hillsboro, OR Dry etch (D1D Ramp) Process Technology Development Engineer Intel Corporation September 2007  \u2013  April 2013  (5 years 8 months) Hillsboro, OR Dry etch (D1D Ramp) Process Technology Development Engineer Intel Corporation September 2007  \u2013  April 2013  (5 years 8 months) Hillsboro, OR Dry etch (D1D Ramp) Graduate Research Assistant (Photonics) University of Washington Applied Physics Laboratory September 2005  \u2013  August 2007  (2 years) Seattle, WA -Recorded fiber Bragg gratings in photosensitive optical fibers using KrF excimer laser and phase mask. \n-Constructed novel transmission-mode/reflection-mode fiber-optic (fiber Bragg grating) hydrophones. \n-Wrote LabVIEW VIs to monitor development of fiber Bragg gratings during inscription process and to characterize hydrophone performance (using tunable laser, lock-in amplifier, spectrum analyzer, etc.). \n-Simulated uniformity and temporal pulse spreading of laser light scattered multiple times while propagating through microsphere-doped PMMA blocks (using Monte Carlo / Mie scattering C code). \n-Enhanced performance of non-linear optical films by improving chromophore alignment efficiency. Graduate Research Assistant (Photonics) University of Washington Applied Physics Laboratory September 2005  \u2013  August 2007  (2 years) Seattle, WA -Recorded fiber Bragg gratings in photosensitive optical fibers using KrF excimer laser and phase mask. \n-Constructed novel transmission-mode/reflection-mode fiber-optic (fiber Bragg grating) hydrophones. \n-Wrote LabVIEW VIs to monitor development of fiber Bragg gratings during inscription process and to characterize hydrophone performance (using tunable laser, lock-in amplifier, spectrum analyzer, etc.). \n-Simulated uniformity and temporal pulse spreading of laser light scattered multiple times while propagating through microsphere-doped PMMA blocks (using Monte Carlo / Mie scattering C code). \n-Enhanced performance of non-linear optical films by improving chromophore alignment efficiency. Research Assistant (Integrated/Non-linear Optics) Stanford Nanofabrication Facility, Stanford University June 2004  \u2013  August 2004  (3 months) Stanford, CA -Improved coupling into all-optical second harmonic-generating microcavity waveguide (converting light from 1550 nm to 775 nm) through optimization of tapered AlGaAs/GaAs waveguide geometry. \n-Fabricated waveguides using e-beam lithography, e-beam metallization, dry etching, wet oxidation, etc. \n-Selected material for waveguide upper cladding and developed process to add it to existing structure. Research Assistant (Integrated/Non-linear Optics) Stanford Nanofabrication Facility, Stanford University June 2004  \u2013  August 2004  (3 months) Stanford, CA -Improved coupling into all-optical second harmonic-generating microcavity waveguide (converting light from 1550 nm to 775 nm) through optimization of tapered AlGaAs/GaAs waveguide geometry. \n-Fabricated waveguides using e-beam lithography, e-beam metallization, dry etching, wet oxidation, etc. \n-Selected material for waveguide upper cladding and developed process to add it to existing structure. Skills Electronic... Digital Circuit Design Embedded Software Optical Sensors Fiber Optic Sensors Optical Devices Pspice Microcontrollers FPGA prototyping Labview CMOS JMP Semiconductor Industry MEMS Semiconductors Circuit Design VHDL Computer Architecture Photonics IR spectroscopy Laser Physics Python Java Software Design GUI development Data Reduction Numerical Simulation See 12+ \u00a0 \u00a0 See less Skills  Electronic... Digital Circuit Design Embedded Software Optical Sensors Fiber Optic Sensors Optical Devices Pspice Microcontrollers FPGA prototyping Labview CMOS JMP Semiconductor Industry MEMS Semiconductors Circuit Design VHDL Computer Architecture Photonics IR spectroscopy Laser Physics Python Java Software Design GUI development Data Reduction Numerical Simulation See 12+ \u00a0 \u00a0 See less Electronic... Digital Circuit Design Embedded Software Optical Sensors Fiber Optic Sensors Optical Devices Pspice Microcontrollers FPGA prototyping Labview CMOS JMP Semiconductor Industry MEMS Semiconductors Circuit Design VHDL Computer Architecture Photonics IR spectroscopy Laser Physics Python Java Software Design GUI development Data Reduction Numerical Simulation See 12+ \u00a0 \u00a0 See less Electronic... Digital Circuit Design Embedded Software Optical Sensors Fiber Optic Sensors Optical Devices Pspice Microcontrollers FPGA prototyping Labview CMOS JMP Semiconductor Industry MEMS Semiconductors Circuit Design VHDL Computer Architecture Photonics IR spectroscopy Laser Physics Python Java Software Design GUI development Data Reduction Numerical Simulation See 12+ \u00a0 \u00a0 See less Education University of Washington Master of Science,  Electrical Engineering (Photonics) 2005  \u2013 2007 Kansas State University Bachelor of Science,  Electrical Engineering (Circuits and Devices) 2001  \u2013 2005 Graduated summa cum laude University of Washington Master of Science,  Electrical Engineering (Photonics) 2005  \u2013 2007 University of Washington Master of Science,  Electrical Engineering (Photonics) 2005  \u2013 2007 University of Washington Master of Science,  Electrical Engineering (Photonics) 2005  \u2013 2007 Kansas State University Bachelor of Science,  Electrical Engineering (Circuits and Devices) 2001  \u2013 2005 Graduated summa cum laude Kansas State University Bachelor of Science,  Electrical Engineering (Circuits and Devices) 2001  \u2013 2005 Graduated summa cum laude Kansas State University Bachelor of Science,  Electrical Engineering (Circuits and Devices) 2001  \u2013 2005 Graduated summa cum laude ", "Languages Tamil Hindi Tamil Hindi Tamil Hindi Skills Characterization Semiconductors Thin Films Six Sigma Program Management Materials Nanomaterials Manufacturing Product Development Catalysis Engineering Failure Analysis Design of Experiments Chemical Engineering SPC Engineering Management Process Engineering R&D Materials Science CVD See 5+ \u00a0 \u00a0 See less Skills  Characterization Semiconductors Thin Films Six Sigma Program Management Materials Nanomaterials Manufacturing Product Development Catalysis Engineering Failure Analysis Design of Experiments Chemical Engineering SPC Engineering Management Process Engineering R&D Materials Science CVD See 5+ \u00a0 \u00a0 See less Characterization Semiconductors Thin Films Six Sigma Program Management Materials Nanomaterials Manufacturing Product Development Catalysis Engineering Failure Analysis Design of Experiments Chemical Engineering SPC Engineering Management Process Engineering R&D Materials Science CVD See 5+ \u00a0 \u00a0 See less Characterization Semiconductors Thin Films Six Sigma Program Management Materials Nanomaterials Manufacturing Product Development Catalysis Engineering Failure Analysis Design of Experiments Chemical Engineering SPC Engineering Management Process Engineering R&D Materials Science CVD See 5+ \u00a0 \u00a0 See less ", "Summary \u2022\t2 years\u2019 engineering experience in DFM, quality and reliability enabling for 3D depth camera hardware manufacturing at contract manufacturers.  \n\u2022\t8 years of management and engineering experience in semiconductor package assembly process, equipment and material development. Adept at leading local/ offshore technical teams  \n\u2022\tOut of the box thinker with solid technical and problem solving skills. Six-sigma green belt with multi-year experience in Lean, DFx, SPC, FMEA. Effective presentation, communication and influencing skills.  \n\u2022\tPhD in EE/ MEMS Packaging with 4.0 GPA and author of 5 filed US patents and >30 publications. Consistently exceeded job expectations resulting in fast track growth within the organization. \n Summary \u2022\t2 years\u2019 engineering experience in DFM, quality and reliability enabling for 3D depth camera hardware manufacturing at contract manufacturers.  \n\u2022\t8 years of management and engineering experience in semiconductor package assembly process, equipment and material development. Adept at leading local/ offshore technical teams  \n\u2022\tOut of the box thinker with solid technical and problem solving skills. Six-sigma green belt with multi-year experience in Lean, DFx, SPC, FMEA. Effective presentation, communication and influencing skills.  \n\u2022\tPhD in EE/ MEMS Packaging with 4.0 GPA and author of 5 filed US patents and >30 publications. Consistently exceeded job expectations resulting in fast track growth within the organization. \n \u2022\t2 years\u2019 engineering experience in DFM, quality and reliability enabling for 3D depth camera hardware manufacturing at contract manufacturers.  \n\u2022\t8 years of management and engineering experience in semiconductor package assembly process, equipment and material development. Adept at leading local/ offshore technical teams  \n\u2022\tOut of the box thinker with solid technical and problem solving skills. Six-sigma green belt with multi-year experience in Lean, DFx, SPC, FMEA. Effective presentation, communication and influencing skills.  \n\u2022\tPhD in EE/ MEMS Packaging with 4.0 GPA and author of 5 filed US patents and >30 publications. Consistently exceeded job expectations resulting in fast track growth within the organization. \n \u2022\t2 years\u2019 engineering experience in DFM, quality and reliability enabling for 3D depth camera hardware manufacturing at contract manufacturers.  \n\u2022\t8 years of management and engineering experience in semiconductor package assembly process, equipment and material development. Adept at leading local/ offshore technical teams  \n\u2022\tOut of the box thinker with solid technical and problem solving skills. Six-sigma green belt with multi-year experience in Lean, DFx, SPC, FMEA. Effective presentation, communication and influencing skills.  \n\u2022\tPhD in EE/ MEMS Packaging with 4.0 GPA and author of 5 filed US patents and >30 publications. Consistently exceeded job expectations resulting in fast track growth within the organization. \n Experience Sr. Staff Product Development Engineer Intel Corporation Perceptual Computing Group September 2013  \u2013 Present (2 years) San Francisco Bay Area \u2022\tHardware DFM, quality and reliability lead for Intel RealSenseTM R200 3D depth camera. \n\u2022\tWorked with product design engineers to enable DFM for all optical and thermo-mechanical elements.  \n\u2022\tEnabled contract manufacturers\u2019 quality systems to exceed product yield/DPM goals from pilot builds thru final product ramp. Eg: FMEA based SPC/ QA metrics, Control Plan, Guage R&R, ECO, Data Integrity systems etc.  \n\u2022\tConstructed standards/knowledge based hybrid reliability models leading to early product reliability weakness detection/resolution and 1-shot final reliability certification completion.  \n Technology Development Engineering Manager Intel Corporation, Assembly and Test Technology Development (ATTD), Technology Manf Group (TMG) June 2009  \u2013  September 2013  (4 years 4 months) Chandler, AZ \u2022\tManaged team of 25 senior engineers owning semiconductor assembly technology development and deployment for 22nm and 14nm Intel products. Specific areas include BGA ball attach, Die attach and SMT attach. \n\u2022\tSuccessful in formulating and delivering strategic goals like 5-gen roadmap, workforce development etc. while focusing on day-day tactical aspects such as process certification/transfer, development line division build yield/ throughput etc.  \n\u2022\tAchieved module engineering dept. record OHS (organization health survey) scores (2012, 80.4%) with consistently high manager feedback tool (MFT) scores (>4.75/5.00).  \n Staff Process Technology Development Engineer Intel Corporation, Assembly and Test Technology Development (ATTD), Technology Manf Group (TMG) April 2008  \u2013  August 2009  (1 year 5 months) Chandler, AZ \u2022\tLed off-shore supplier manufacturing process development to meet 32nm client product program requirements. \n\u2022\tAddressed multiple technology and timeline challenges in enabling industry first high density (9/12\u00b5m line/space) substrate technology by collaborating with supplier, Intel assembly, yield and reliability engineering  \n \n Senior Process Technology Development Engineer Intel Corporation August 2005  \u2013  March 2008  (2 years 8 months) Phoenix, Arizona Area \u2022\tTeam lead for developing and implementing next generation solder paste and flux print passive/ball attach process/equipment for all classes/generations of Intel products. Invented breakthrough \u201cPaste Fiducial Alignment Technique\u201d that reduced package rework rates from 1% to <0.01% and saved $43M capital avoidance. \n\u2022\tLed the assembly lead-free, halogen-free transition by bringing in several process/equipment innovations with no yield and reliability margin loss. \n\u2022\tIngrained fundamental and advanced statistical concepts of HVM manufacturing DFx, SPC, FMEA, Guage R&R, DOE, etc. \n Graduate Research Assistant The University of Texas at Dallas, School of Engineering August 2000  \u2013  July 2005  (5 years) Richardson, Texas \uf0a7 Developed 5:1 aspect ratio \u201cMetalMEMS\u201d process at UTD cleanroom to provide foundry services to Zyvex corporation, Richardson, TX. The project involved all aspects from making optical masks to delivering released parts. Research Intern Microfab Technologies May 2003  \u2013  July 2004  (1 year 3 months) Plano, Texas \uf0a7 Implemented a micro-optical subassembly consisting of an inkjet printed microlens on top of a SU8 pedestal for wafer-level optical coupling of VCSEL/PD array to improve VCSEL to fiber optical coupling efficiency. Sr. Staff Product Development Engineer Intel Corporation Perceptual Computing Group September 2013  \u2013 Present (2 years) San Francisco Bay Area \u2022\tHardware DFM, quality and reliability lead for Intel RealSenseTM R200 3D depth camera. \n\u2022\tWorked with product design engineers to enable DFM for all optical and thermo-mechanical elements.  \n\u2022\tEnabled contract manufacturers\u2019 quality systems to exceed product yield/DPM goals from pilot builds thru final product ramp. Eg: FMEA based SPC/ QA metrics, Control Plan, Guage R&R, ECO, Data Integrity systems etc.  \n\u2022\tConstructed standards/knowledge based hybrid reliability models leading to early product reliability weakness detection/resolution and 1-shot final reliability certification completion.  \n Sr. Staff Product Development Engineer Intel Corporation Perceptual Computing Group September 2013  \u2013 Present (2 years) San Francisco Bay Area \u2022\tHardware DFM, quality and reliability lead for Intel RealSenseTM R200 3D depth camera. \n\u2022\tWorked with product design engineers to enable DFM for all optical and thermo-mechanical elements.  \n\u2022\tEnabled contract manufacturers\u2019 quality systems to exceed product yield/DPM goals from pilot builds thru final product ramp. Eg: FMEA based SPC/ QA metrics, Control Plan, Guage R&R, ECO, Data Integrity systems etc.  \n\u2022\tConstructed standards/knowledge based hybrid reliability models leading to early product reliability weakness detection/resolution and 1-shot final reliability certification completion.  \n Technology Development Engineering Manager Intel Corporation, Assembly and Test Technology Development (ATTD), Technology Manf Group (TMG) June 2009  \u2013  September 2013  (4 years 4 months) Chandler, AZ \u2022\tManaged team of 25 senior engineers owning semiconductor assembly technology development and deployment for 22nm and 14nm Intel products. Specific areas include BGA ball attach, Die attach and SMT attach. \n\u2022\tSuccessful in formulating and delivering strategic goals like 5-gen roadmap, workforce development etc. while focusing on day-day tactical aspects such as process certification/transfer, development line division build yield/ throughput etc.  \n\u2022\tAchieved module engineering dept. record OHS (organization health survey) scores (2012, 80.4%) with consistently high manager feedback tool (MFT) scores (>4.75/5.00).  \n Technology Development Engineering Manager Intel Corporation, Assembly and Test Technology Development (ATTD), Technology Manf Group (TMG) June 2009  \u2013  September 2013  (4 years 4 months) Chandler, AZ \u2022\tManaged team of 25 senior engineers owning semiconductor assembly technology development and deployment for 22nm and 14nm Intel products. Specific areas include BGA ball attach, Die attach and SMT attach. \n\u2022\tSuccessful in formulating and delivering strategic goals like 5-gen roadmap, workforce development etc. while focusing on day-day tactical aspects such as process certification/transfer, development line division build yield/ throughput etc.  \n\u2022\tAchieved module engineering dept. record OHS (organization health survey) scores (2012, 80.4%) with consistently high manager feedback tool (MFT) scores (>4.75/5.00).  \n Staff Process Technology Development Engineer Intel Corporation, Assembly and Test Technology Development (ATTD), Technology Manf Group (TMG) April 2008  \u2013  August 2009  (1 year 5 months) Chandler, AZ \u2022\tLed off-shore supplier manufacturing process development to meet 32nm client product program requirements. \n\u2022\tAddressed multiple technology and timeline challenges in enabling industry first high density (9/12\u00b5m line/space) substrate technology by collaborating with supplier, Intel assembly, yield and reliability engineering  \n \n Staff Process Technology Development Engineer Intel Corporation, Assembly and Test Technology Development (ATTD), Technology Manf Group (TMG) April 2008  \u2013  August 2009  (1 year 5 months) Chandler, AZ \u2022\tLed off-shore supplier manufacturing process development to meet 32nm client product program requirements. \n\u2022\tAddressed multiple technology and timeline challenges in enabling industry first high density (9/12\u00b5m line/space) substrate technology by collaborating with supplier, Intel assembly, yield and reliability engineering  \n \n Senior Process Technology Development Engineer Intel Corporation August 2005  \u2013  March 2008  (2 years 8 months) Phoenix, Arizona Area \u2022\tTeam lead for developing and implementing next generation solder paste and flux print passive/ball attach process/equipment for all classes/generations of Intel products. Invented breakthrough \u201cPaste Fiducial Alignment Technique\u201d that reduced package rework rates from 1% to <0.01% and saved $43M capital avoidance. \n\u2022\tLed the assembly lead-free, halogen-free transition by bringing in several process/equipment innovations with no yield and reliability margin loss. \n\u2022\tIngrained fundamental and advanced statistical concepts of HVM manufacturing DFx, SPC, FMEA, Guage R&R, DOE, etc. \n Senior Process Technology Development Engineer Intel Corporation August 2005  \u2013  March 2008  (2 years 8 months) Phoenix, Arizona Area \u2022\tTeam lead for developing and implementing next generation solder paste and flux print passive/ball attach process/equipment for all classes/generations of Intel products. Invented breakthrough \u201cPaste Fiducial Alignment Technique\u201d that reduced package rework rates from 1% to <0.01% and saved $43M capital avoidance. \n\u2022\tLed the assembly lead-free, halogen-free transition by bringing in several process/equipment innovations with no yield and reliability margin loss. \n\u2022\tIngrained fundamental and advanced statistical concepts of HVM manufacturing DFx, SPC, FMEA, Guage R&R, DOE, etc. \n Graduate Research Assistant The University of Texas at Dallas, School of Engineering August 2000  \u2013  July 2005  (5 years) Richardson, Texas \uf0a7 Developed 5:1 aspect ratio \u201cMetalMEMS\u201d process at UTD cleanroom to provide foundry services to Zyvex corporation, Richardson, TX. The project involved all aspects from making optical masks to delivering released parts. Graduate Research Assistant The University of Texas at Dallas, School of Engineering August 2000  \u2013  July 2005  (5 years) Richardson, Texas \uf0a7 Developed 5:1 aspect ratio \u201cMetalMEMS\u201d process at UTD cleanroom to provide foundry services to Zyvex corporation, Richardson, TX. The project involved all aspects from making optical masks to delivering released parts. Research Intern Microfab Technologies May 2003  \u2013  July 2004  (1 year 3 months) Plano, Texas \uf0a7 Implemented a micro-optical subassembly consisting of an inkjet printed microlens on top of a SU8 pedestal for wafer-level optical coupling of VCSEL/PD array to improve VCSEL to fiber optical coupling efficiency. Research Intern Microfab Technologies May 2003  \u2013  July 2004  (1 year 3 months) Plano, Texas \uf0a7 Implemented a micro-optical subassembly consisting of an inkjet printed microlens on top of a SU8 pedestal for wafer-level optical coupling of VCSEL/PD array to improve VCSEL to fiber optical coupling efficiency. Languages Telugu Hindi Telugu Hindi Telugu Hindi Skills Semiconductors Six Sigma Manufacturing Engineering MEMS Strategy Process Simulation Metrology Management Automation Yield Reliability Failure Analysis Process Engineering Thin Films Design of Experiments JMP IC Product Development Product Engineering See 5+ \u00a0 \u00a0 See less Skills  Semiconductors Six Sigma Manufacturing Engineering MEMS Strategy Process Simulation Metrology Management Automation Yield Reliability Failure Analysis Process Engineering Thin Films Design of Experiments JMP IC Product Development Product Engineering See 5+ \u00a0 \u00a0 See less Semiconductors Six Sigma Manufacturing Engineering MEMS Strategy Process Simulation Metrology Management Automation Yield Reliability Failure Analysis Process Engineering Thin Films Design of Experiments JMP IC Product Development Product Engineering See 5+ \u00a0 \u00a0 See less Semiconductors Six Sigma Manufacturing Engineering MEMS Strategy Process Simulation Metrology Management Automation Yield Reliability Failure Analysis Process Engineering Thin Films Design of Experiments JMP IC Product Development Product Engineering See 5+ \u00a0 \u00a0 See less Education The University of Texas at Dallas PhD,  Electrical Engineering , 4.00 2002  \u2013 2005 Heterogeneous MEMS Packaging Activities and Societies:\u00a0 PhD thesis titled \u201cMEMS for heterogeneous integration of micro-systems- optical ,  RF and microfluidic\u201d Advisor Dr. Jeong Bong Lee The University of Texas at Dallas Master of Science (MS),  Electrical Engineering , 4.00 2000  \u2013 2002 Activities and Societies:\u00a0 Thesis titled \u201cRealization of metallic clamped-clamped beam nano/micro scale resonators\u201d Advisor Dr. Jeong Bong Lee Osmania University BE,  ECE , 3.75 1996  \u2013 2000 Bachelor of Technology in Electronics and Communication Activities and Societies:\u00a0 Final year project titled \u201cDesign and realization of precision X-Y plotter implemented using Atmel 89C51 micro controller\u201d The University of Texas at Dallas PhD,  Electrical Engineering , 4.00 2002  \u2013 2005 Heterogeneous MEMS Packaging Activities and Societies:\u00a0 PhD thesis titled \u201cMEMS for heterogeneous integration of micro-systems- optical ,  RF and microfluidic\u201d Advisor Dr. Jeong Bong Lee The University of Texas at Dallas PhD,  Electrical Engineering , 4.00 2002  \u2013 2005 Heterogeneous MEMS Packaging Activities and Societies:\u00a0 PhD thesis titled \u201cMEMS for heterogeneous integration of micro-systems- optical ,  RF and microfluidic\u201d Advisor Dr. Jeong Bong Lee The University of Texas at Dallas PhD,  Electrical Engineering , 4.00 2002  \u2013 2005 Heterogeneous MEMS Packaging Activities and Societies:\u00a0 PhD thesis titled \u201cMEMS for heterogeneous integration of micro-systems- optical ,  RF and microfluidic\u201d Advisor Dr. Jeong Bong Lee The University of Texas at Dallas Master of Science (MS),  Electrical Engineering , 4.00 2000  \u2013 2002 Activities and Societies:\u00a0 Thesis titled \u201cRealization of metallic clamped-clamped beam nano/micro scale resonators\u201d Advisor Dr. Jeong Bong Lee The University of Texas at Dallas Master of Science (MS),  Electrical Engineering , 4.00 2000  \u2013 2002 Activities and Societies:\u00a0 Thesis titled \u201cRealization of metallic clamped-clamped beam nano/micro scale resonators\u201d Advisor Dr. Jeong Bong Lee The University of Texas at Dallas Master of Science (MS),  Electrical Engineering , 4.00 2000  \u2013 2002 Activities and Societies:\u00a0 Thesis titled \u201cRealization of metallic clamped-clamped beam nano/micro scale resonators\u201d Advisor Dr. Jeong Bong Lee Osmania University BE,  ECE , 3.75 1996  \u2013 2000 Bachelor of Technology in Electronics and Communication Activities and Societies:\u00a0 Final year project titled \u201cDesign and realization of precision X-Y plotter implemented using Atmel 89C51 micro controller\u201d Osmania University BE,  ECE , 3.75 1996  \u2013 2000 Bachelor of Technology in Electronics and Communication Activities and Societies:\u00a0 Final year project titled \u201cDesign and realization of precision X-Y plotter implemented using Atmel 89C51 micro controller\u201d Osmania University BE,  ECE , 3.75 1996  \u2013 2000 Bachelor of Technology in Electronics and Communication Activities and Societies:\u00a0 Final year project titled \u201cDesign and realization of precision X-Y plotter implemented using Atmel 89C51 micro controller\u201d Honors & Awards ", "Summary 6+ years of diverse work experience spanning automotive, MEMS sensor fabrication and modeling, multiphysics \ufb01nite element modeling, semiconductor package process, dielectric and metal etch, integration, MRAM, magnetic sensor, device characterization, yield, product, NPI, robotics, control systems engineering. \n \nProject management using agile methodologies, High volume manufacturing using lean six sigma techniques, Statistical process control (SPC), FMEA, DOE, Yield enhancement, Yield improvement Summary 6+ years of diverse work experience spanning automotive, MEMS sensor fabrication and modeling, multiphysics \ufb01nite element modeling, semiconductor package process, dielectric and metal etch, integration, MRAM, magnetic sensor, device characterization, yield, product, NPI, robotics, control systems engineering. \n \nProject management using agile methodologies, High volume manufacturing using lean six sigma techniques, Statistical process control (SPC), FMEA, DOE, Yield enhancement, Yield improvement 6+ years of diverse work experience spanning automotive, MEMS sensor fabrication and modeling, multiphysics \ufb01nite element modeling, semiconductor package process, dielectric and metal etch, integration, MRAM, magnetic sensor, device characterization, yield, product, NPI, robotics, control systems engineering. \n \nProject management using agile methodologies, High volume manufacturing using lean six sigma techniques, Statistical process control (SPC), FMEA, DOE, Yield enhancement, Yield improvement 6+ years of diverse work experience spanning automotive, MEMS sensor fabrication and modeling, multiphysics \ufb01nite element modeling, semiconductor package process, dielectric and metal etch, integration, MRAM, magnetic sensor, device characterization, yield, product, NPI, robotics, control systems engineering. \n \nProject management using agile methodologies, High volume manufacturing using lean six sigma techniques, Statistical process control (SPC), FMEA, DOE, Yield enhancement, Yield improvement Experience Senior Member of Technical Staff Everspin Technologies October 2012  \u2013 Present (2 years 11 months) Chandler, AZ 1. Spin Torque MRAM (ST-MRAM) Product/NPI engineer \n2. Spin Torque MRAM (ST-MRAM) device characterization and reliability engineer. \n3. Integration engineer responsible for monolithic triple-axis TMR based magnetic sensor - improved yield by ~10% through innovative solutions.  \n4. Handled successful process technology transfer as a single point of contact. \n5. Experience with magnetic tunnel junction (MTJ) metal stack etching to form toggle and spin torque (ST) memory bits. Involved with PVD magnetic metal deposition optimization. \n6. Experience with dielectric etching for Cu interconnects. Senior Process Technology Development Engineer Intel Corporation October 2010  \u2013  September 2012  (2 years) Chandler, AZ 1. Developed first of a kind Interposer attach process for 3D flip chip packages employing lean manufacturing techniques and ramped the yield to 99.8% in a record 3 quarters.  \n2. In depth knowledge and experience with flux spray, pick and place, reflow oven, and metrology tools. \n3. Qualified pick and place tool for die attach of 32nm and 22nm technologies. \n4. Successfully developed and transferred the processes to high volume manufacturing (HVM) factories overseas while ensuring 99.8% yield. \n5. In-depth knowledge of statistical process controls (SPC), FMEA, root-cause analysis, structured problem solving, Lean six sigma techniques. Doctoral Candidate Materials Science and Engineering May 2005  \u2013  September 2010  (5 years 5 months) University of Maryland, College Park Doctoral dissertation: Magnetic and structural characterization of Fe-Ga alloy using Kerr microscopy and neutron Scaterring. \n*Micromagnetic modeling of magnetic nanowires \n*Development of acoustic sensor using magnetostrictive nanowires \n*mangetoresistive study of Fe-Ga alloys \n*Magnetic domain study of Fe-Ga Alloys \n*Small-angle neutron scattering, triple-axis neutron scattering, ultra small-angle neutron scattering, SEM, TEM, AFM, EDS, EBSD. \n*Finite element modeling of magneto-elastic coupling, fluid-elastic coupling of MEMS and NEMS transducers.  \n*Modeled and fabricated a working MEMS acoustic sensor. Graduate Research Assistant Pual Scherrer Institut November 2009  \u2013  April 2010  (6 months) Villigen, Switzerland Used Small-Angle Neutron scattering (SANS) and triple axis neutron scattering tools to unravel the origins of magnetostriction in Fe-Ga alloys. \nCollaborated with world class scientists to make huge progress in the understanding of the Fe-Ga alloys. Automobile engineer Engineering Research Center, Tata Motors, Pune, India May 2004  \u2013  December 2004  (8 months) Pune Area, India Assembly line automation leading to reduction of man power from 30 to 4. Senior Member of Technical Staff Everspin Technologies October 2012  \u2013 Present (2 years 11 months) Chandler, AZ 1. Spin Torque MRAM (ST-MRAM) Product/NPI engineer \n2. Spin Torque MRAM (ST-MRAM) device characterization and reliability engineer. \n3. Integration engineer responsible for monolithic triple-axis TMR based magnetic sensor - improved yield by ~10% through innovative solutions.  \n4. Handled successful process technology transfer as a single point of contact. \n5. Experience with magnetic tunnel junction (MTJ) metal stack etching to form toggle and spin torque (ST) memory bits. Involved with PVD magnetic metal deposition optimization. \n6. Experience with dielectric etching for Cu interconnects. Senior Member of Technical Staff Everspin Technologies October 2012  \u2013 Present (2 years 11 months) Chandler, AZ 1. Spin Torque MRAM (ST-MRAM) Product/NPI engineer \n2. Spin Torque MRAM (ST-MRAM) device characterization and reliability engineer. \n3. Integration engineer responsible for monolithic triple-axis TMR based magnetic sensor - improved yield by ~10% through innovative solutions.  \n4. Handled successful process technology transfer as a single point of contact. \n5. Experience with magnetic tunnel junction (MTJ) metal stack etching to form toggle and spin torque (ST) memory bits. Involved with PVD magnetic metal deposition optimization. \n6. Experience with dielectric etching for Cu interconnects. Senior Process Technology Development Engineer Intel Corporation October 2010  \u2013  September 2012  (2 years) Chandler, AZ 1. Developed first of a kind Interposer attach process for 3D flip chip packages employing lean manufacturing techniques and ramped the yield to 99.8% in a record 3 quarters.  \n2. In depth knowledge and experience with flux spray, pick and place, reflow oven, and metrology tools. \n3. Qualified pick and place tool for die attach of 32nm and 22nm technologies. \n4. Successfully developed and transferred the processes to high volume manufacturing (HVM) factories overseas while ensuring 99.8% yield. \n5. In-depth knowledge of statistical process controls (SPC), FMEA, root-cause analysis, structured problem solving, Lean six sigma techniques. Senior Process Technology Development Engineer Intel Corporation October 2010  \u2013  September 2012  (2 years) Chandler, AZ 1. Developed first of a kind Interposer attach process for 3D flip chip packages employing lean manufacturing techniques and ramped the yield to 99.8% in a record 3 quarters.  \n2. In depth knowledge and experience with flux spray, pick and place, reflow oven, and metrology tools. \n3. Qualified pick and place tool for die attach of 32nm and 22nm technologies. \n4. Successfully developed and transferred the processes to high volume manufacturing (HVM) factories overseas while ensuring 99.8% yield. \n5. In-depth knowledge of statistical process controls (SPC), FMEA, root-cause analysis, structured problem solving, Lean six sigma techniques. Doctoral Candidate Materials Science and Engineering May 2005  \u2013  September 2010  (5 years 5 months) University of Maryland, College Park Doctoral dissertation: Magnetic and structural characterization of Fe-Ga alloy using Kerr microscopy and neutron Scaterring. \n*Micromagnetic modeling of magnetic nanowires \n*Development of acoustic sensor using magnetostrictive nanowires \n*mangetoresistive study of Fe-Ga alloys \n*Magnetic domain study of Fe-Ga Alloys \n*Small-angle neutron scattering, triple-axis neutron scattering, ultra small-angle neutron scattering, SEM, TEM, AFM, EDS, EBSD. \n*Finite element modeling of magneto-elastic coupling, fluid-elastic coupling of MEMS and NEMS transducers.  \n*Modeled and fabricated a working MEMS acoustic sensor. Doctoral Candidate Materials Science and Engineering May 2005  \u2013  September 2010  (5 years 5 months) University of Maryland, College Park Doctoral dissertation: Magnetic and structural characterization of Fe-Ga alloy using Kerr microscopy and neutron Scaterring. \n*Micromagnetic modeling of magnetic nanowires \n*Development of acoustic sensor using magnetostrictive nanowires \n*mangetoresistive study of Fe-Ga alloys \n*Magnetic domain study of Fe-Ga Alloys \n*Small-angle neutron scattering, triple-axis neutron scattering, ultra small-angle neutron scattering, SEM, TEM, AFM, EDS, EBSD. \n*Finite element modeling of magneto-elastic coupling, fluid-elastic coupling of MEMS and NEMS transducers.  \n*Modeled and fabricated a working MEMS acoustic sensor. Graduate Research Assistant Pual Scherrer Institut November 2009  \u2013  April 2010  (6 months) Villigen, Switzerland Used Small-Angle Neutron scattering (SANS) and triple axis neutron scattering tools to unravel the origins of magnetostriction in Fe-Ga alloys. \nCollaborated with world class scientists to make huge progress in the understanding of the Fe-Ga alloys. Graduate Research Assistant Pual Scherrer Institut November 2009  \u2013  April 2010  (6 months) Villigen, Switzerland Used Small-Angle Neutron scattering (SANS) and triple axis neutron scattering tools to unravel the origins of magnetostriction in Fe-Ga alloys. \nCollaborated with world class scientists to make huge progress in the understanding of the Fe-Ga alloys. Automobile engineer Engineering Research Center, Tata Motors, Pune, India May 2004  \u2013  December 2004  (8 months) Pune Area, India Assembly line automation leading to reduction of man power from 30 to 4. Automobile engineer Engineering Research Center, Tata Motors, Pune, India May 2004  \u2013  December 2004  (8 months) Pune Area, India Assembly line automation leading to reduction of man power from 30 to 4. Languages Hindi Hindi Hindi Skills DFMA DFT Sensors Finite Element Analysis SPC Design of Experiments FMEA Magnetics Simulations Metrology Nanotechnology Matlab Process Engineering Characterization JMP C++ Engineering Powder X-ray Diffraction Process Control Neutron Scattering MOKE micromagnetics Magnetic domain... Magnetism Process Integration Fortran ANSYS Solidworks CVD Perl Script SANS XRD Reactive Ion Etching Plasma Etching AFM Semiconductors TEM Manufacturing Thin Films Materials Science Etching Failure Analysis Optimization Scanning Electron... Microscopy Modeling LabVIEW Physics Lean Manufacturing Project Management See 35+ \u00a0 \u00a0 See less Skills  DFMA DFT Sensors Finite Element Analysis SPC Design of Experiments FMEA Magnetics Simulations Metrology Nanotechnology Matlab Process Engineering Characterization JMP C++ Engineering Powder X-ray Diffraction Process Control Neutron Scattering MOKE micromagnetics Magnetic domain... Magnetism Process Integration Fortran ANSYS Solidworks CVD Perl Script SANS XRD Reactive Ion Etching Plasma Etching AFM Semiconductors TEM Manufacturing Thin Films Materials Science Etching Failure Analysis Optimization Scanning Electron... Microscopy Modeling LabVIEW Physics Lean Manufacturing Project Management See 35+ \u00a0 \u00a0 See less DFMA DFT Sensors Finite Element Analysis SPC Design of Experiments FMEA Magnetics Simulations Metrology Nanotechnology Matlab Process Engineering Characterization JMP C++ Engineering Powder X-ray Diffraction Process Control Neutron Scattering MOKE micromagnetics Magnetic domain... Magnetism Process Integration Fortran ANSYS Solidworks CVD Perl Script SANS XRD Reactive Ion Etching Plasma Etching AFM Semiconductors TEM Manufacturing Thin Films Materials Science Etching Failure Analysis Optimization Scanning Electron... Microscopy Modeling LabVIEW Physics Lean Manufacturing Project Management See 35+ \u00a0 \u00a0 See less DFMA DFT Sensors Finite Element Analysis SPC Design of Experiments FMEA Magnetics Simulations Metrology Nanotechnology Matlab Process Engineering Characterization JMP C++ Engineering Powder X-ray Diffraction Process Control Neutron Scattering MOKE micromagnetics Magnetic domain... Magnetism Process Integration Fortran ANSYS Solidworks CVD Perl Script SANS XRD Reactive Ion Etching Plasma Etching AFM Semiconductors TEM Manufacturing Thin Films Materials Science Etching Failure Analysis Optimization Scanning Electron... Microscopy Modeling LabVIEW Physics Lean Manufacturing Project Management See 35+ \u00a0 \u00a0 See less Education University of Maryland - A. James Clark School of Engineering PhD,  Materials Science and Engineering , 4.0 2007  \u2013 2010 Dissertation: Magnetic and structural characterization of Fe-Ga alloy using Kerr microscopy and neutron Scaterring. Activities and Societies:\u00a0 IEEE ,  SPIE ,  ASME ,  Departmental representative at graduate student government University of Maryland - A. James Clark School of Engineering MS,  Aerospace Engineering , 4.0 2005  \u2013 2007 1. Development of acoustic sensor using magnetostrictive nanowires \n2. Finite element modeling of magneto-elastic coupling - developed a bidirectionally coupled 3D FEM model using Armstrong's model. Developed 3D FEM to capture fluid-structural interaction. Activities and Societies:\u00a0 Phi Kappa Phi Honor society ,  Student Council of India ,  SPIE Indian Institute of Technology, Roorkee BTech,  Mechanical Engineering , 7.9/10 2000  \u2013 2004 Designed and developed a prototype Drowsy Driver Detection System using steering turn frequency and algorithm based on neural networks Activities and Societies:\u00a0 Swimming ,  Member of Mechanical and Industrial Engineering association. University of Maryland - A. James Clark School of Engineering PhD,  Materials Science and Engineering , 4.0 2007  \u2013 2010 Dissertation: Magnetic and structural characterization of Fe-Ga alloy using Kerr microscopy and neutron Scaterring. Activities and Societies:\u00a0 IEEE ,  SPIE ,  ASME ,  Departmental representative at graduate student government University of Maryland - A. James Clark School of Engineering PhD,  Materials Science and Engineering , 4.0 2007  \u2013 2010 Dissertation: Magnetic and structural characterization of Fe-Ga alloy using Kerr microscopy and neutron Scaterring. Activities and Societies:\u00a0 IEEE ,  SPIE ,  ASME ,  Departmental representative at graduate student government University of Maryland - A. James Clark School of Engineering PhD,  Materials Science and Engineering , 4.0 2007  \u2013 2010 Dissertation: Magnetic and structural characterization of Fe-Ga alloy using Kerr microscopy and neutron Scaterring. Activities and Societies:\u00a0 IEEE ,  SPIE ,  ASME ,  Departmental representative at graduate student government University of Maryland - A. James Clark School of Engineering MS,  Aerospace Engineering , 4.0 2005  \u2013 2007 1. Development of acoustic sensor using magnetostrictive nanowires \n2. Finite element modeling of magneto-elastic coupling - developed a bidirectionally coupled 3D FEM model using Armstrong's model. Developed 3D FEM to capture fluid-structural interaction. Activities and Societies:\u00a0 Phi Kappa Phi Honor society ,  Student Council of India ,  SPIE University of Maryland - A. James Clark School of Engineering MS,  Aerospace Engineering , 4.0 2005  \u2013 2007 1. Development of acoustic sensor using magnetostrictive nanowires \n2. Finite element modeling of magneto-elastic coupling - developed a bidirectionally coupled 3D FEM model using Armstrong's model. Developed 3D FEM to capture fluid-structural interaction. Activities and Societies:\u00a0 Phi Kappa Phi Honor society ,  Student Council of India ,  SPIE University of Maryland - A. James Clark School of Engineering MS,  Aerospace Engineering , 4.0 2005  \u2013 2007 1. Development of acoustic sensor using magnetostrictive nanowires \n2. Finite element modeling of magneto-elastic coupling - developed a bidirectionally coupled 3D FEM model using Armstrong's model. Developed 3D FEM to capture fluid-structural interaction. Activities and Societies:\u00a0 Phi Kappa Phi Honor society ,  Student Council of India ,  SPIE Indian Institute of Technology, Roorkee BTech,  Mechanical Engineering , 7.9/10 2000  \u2013 2004 Designed and developed a prototype Drowsy Driver Detection System using steering turn frequency and algorithm based on neural networks Activities and Societies:\u00a0 Swimming ,  Member of Mechanical and Industrial Engineering association. Indian Institute of Technology, Roorkee BTech,  Mechanical Engineering , 7.9/10 2000  \u2013 2004 Designed and developed a prototype Drowsy Driver Detection System using steering turn frequency and algorithm based on neural networks Activities and Societies:\u00a0 Swimming ,  Member of Mechanical and Industrial Engineering association. Indian Institute of Technology, Roorkee BTech,  Mechanical Engineering , 7.9/10 2000  \u2013 2004 Designed and developed a prototype Drowsy Driver Detection System using steering turn frequency and algorithm based on neural networks Activities and Societies:\u00a0 Swimming ,  Member of Mechanical and Industrial Engineering association. Honors & Awards Assembly and Test Department (ATD) excellence award Intel Corporation August 2011 For qualifying next generation die placement tool enabling finer flip chip package pitches in a record 2 months. Research Fellowship Paul Scherrer Institut, Switzerland November 2009 Awarded research fellowship to study the origins of magnetostriction in Fe-Ga alloys through single crystal neutron di\ufb00ractometer, small-angle neutron scattering (SANS).  Finalist of the student research competition IEEE (Intermag/MMM) September 2009 One of the finalists of the student research competition and received an honorable mention for the work \"Origin of magnetostriction in Fe-Ga alloys\" Numerous beam time awards at NIST NIST September 2009 Research proposal was selected numerous times for the bean time award at NCNR, NIST Merit scholarship IIT Roorkee October 2001 Selected to receive scholarship based on merit. Assembly and Test Department (ATD) excellence award Intel Corporation August 2011 For qualifying next generation die placement tool enabling finer flip chip package pitches in a record 2 months. Assembly and Test Department (ATD) excellence award Intel Corporation August 2011 For qualifying next generation die placement tool enabling finer flip chip package pitches in a record 2 months. Assembly and Test Department (ATD) excellence award Intel Corporation August 2011 For qualifying next generation die placement tool enabling finer flip chip package pitches in a record 2 months. Research Fellowship Paul Scherrer Institut, Switzerland November 2009 Awarded research fellowship to study the origins of magnetostriction in Fe-Ga alloys through single crystal neutron di\ufb00ractometer, small-angle neutron scattering (SANS).  Research Fellowship Paul Scherrer Institut, Switzerland November 2009 Awarded research fellowship to study the origins of magnetostriction in Fe-Ga alloys through single crystal neutron di\ufb00ractometer, small-angle neutron scattering (SANS).  Research Fellowship Paul Scherrer Institut, Switzerland November 2009 Awarded research fellowship to study the origins of magnetostriction in Fe-Ga alloys through single crystal neutron di\ufb00ractometer, small-angle neutron scattering (SANS).  Finalist of the student research competition IEEE (Intermag/MMM) September 2009 One of the finalists of the student research competition and received an honorable mention for the work \"Origin of magnetostriction in Fe-Ga alloys\" Finalist of the student research competition IEEE (Intermag/MMM) September 2009 One of the finalists of the student research competition and received an honorable mention for the work \"Origin of magnetostriction in Fe-Ga alloys\" Finalist of the student research competition IEEE (Intermag/MMM) September 2009 One of the finalists of the student research competition and received an honorable mention for the work \"Origin of magnetostriction in Fe-Ga alloys\" Numerous beam time awards at NIST NIST September 2009 Research proposal was selected numerous times for the bean time award at NCNR, NIST Numerous beam time awards at NIST NIST September 2009 Research proposal was selected numerous times for the bean time award at NCNR, NIST Numerous beam time awards at NIST NIST September 2009 Research proposal was selected numerous times for the bean time award at NCNR, NIST Merit scholarship IIT Roorkee October 2001 Selected to receive scholarship based on merit. Merit scholarship IIT Roorkee October 2001 Selected to receive scholarship based on merit. Merit scholarship IIT Roorkee October 2001 Selected to receive scholarship based on merit. "]}