##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SPIS_1_IntClock
		4.4::Critical Path Report for sclk(0)/fb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (SPIS_1_IntClock:R vs. SPIS_1_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. sclk(0)/fb:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. sclk(0)/fb:F)
		5.6::Critical Path Report for (sclk(0)/fb:R vs. sclk(0)/fb:F)
		5.7::Critical Path Report for (sclk(0)/fb:F vs. sclk(0)/fb:F)
		5.8::Critical Path Report for (sclk(0)/fb:F vs. sclk(0)/fb:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: Clock_1              | Frequency: 49.38 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK            | Frequency: 58.96 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK         | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT            | N/A                   | Target: 24.00 MHz  | 
Clock: SPIS_1_IntClock      | Frequency: 75.42 MHz  | Target: 2.00 MHz   | 
Clock: WaveDAC_clk          | N/A                   | Target: 0.24 MHz   | 
Clock: WaveDAC_clk(routed)  | N/A                   | Target: 0.24 MHz   | 
Clock: sclk(0)/fb           | Frequency: 38.92 MHz  | Target: 12.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          83333.3          63081       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_1          41666.7          24705       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        sclk(0)/fb       41666.7          39433       41666.7          33630       N/A              N/A         N/A              N/A         
SPIS_1_IntClock  SPIS_1_IntClock  500000           486742      N/A              N/A         N/A              N/A         N/A              N/A         
sclk(0)/fb       sclk(0)/fb       N/A              N/A         41666.7          28821       83333.3          69105       41666.7          30488       

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase  
---------------  ------------  ----------------  
cs_lcd(0)_PAD    27198         CyBUS_CLK:R       
dc_lcd(0)_PAD    25998         CyBUS_CLK:R       
miso(0)_PAD      44825         sclk(0)/fb:F      
mosi_lcd(0)_PAD  25719         Clock_1:R         
rt_cs(0)_PAD     27196         CyBUS_CLK:R       
sclk_lcd(0)_PAD  24588         Clock_1:R         
ss_lcd(0)_PAD    26646         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 49.38 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/status_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 63081p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18682
-------------------------------------   ----- 
End-of-path arrival time (ps)           18682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1   count7cell     2110   2110  63081  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\/main_3  macrocell17    7390   9500  63081  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\/q       macrocell17    3350  12850  63081  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/status_3    statusicell4   5832  18682  63081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/clock                  statusicell4        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.96 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : miso_lcd(0)/fb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 24705p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6780
----------------------------------------------   ----- 
End-of-path required time (ps)                   34887

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10182
-------------------------------------   ----- 
End-of-path arrival time (ps)           10182
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
miso_lcd(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
miso_lcd(0)/fb                                 iocell5         2133   2133  24705  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/route_si  datapathcell2   8049  10182  24705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPIS_1_IntClock
*********************************************
Clock: SPIS_1_IntClock
Frequency: 75.42 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_2\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock
Path slack     : 486742p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11688
-------------------------------------   ----- 
End-of-path arrival time (ps)           11688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_2\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_2\/out          synccell       1480   1480  486742  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\/main_2  macrocell13    4533   6013  486742  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\/q       macrocell13    3350   9363  486742  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_0   statusicell2   2326  11688  486742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock                 statusicell2        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for sclk(0)/fb
****************************************
Clock: sclk(0)/fb
Frequency: 38.92 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 28821p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    9713
+ Cycle adjust (sclk(0)/fb:R#1 vs. sclk(0)/fb:F#1)       0
- Setup time                                         -3650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       47729

Launch Clock Arrival Time                      0
+ Clock path delay                      9713
+ Data path delay                       9196
-------------------------------------   ---- 
End-of-path arrival time (ps)           18908
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell9             0      0  RISE       1
sclk(0)/fb                                                  iocell9          2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell9             0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell9             0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                macrocell8       7599   9713  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q          macrocell8      1250  10963  28821  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_4   macrocell9      2296  13259  28821  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell9      3350  16609  28821  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell1   2300  18908  28821  RISE       1

Capture Clock Path
pin name                                        model name     delay     AT  edge  Fanout
----------------------------------------------  -------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell9            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell1   7599  51379  FALL       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/status_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 63081p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18682
-------------------------------------   ----- 
End-of-path arrival time (ps)           18682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1   count7cell     2110   2110  63081  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\/main_3  macrocell17    7390   9500  63081  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\/q       macrocell17    3350  12850  63081  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/status_3    statusicell4   5832  18682  63081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/clock                  statusicell4        0      0  RISE       1


5.2::Critical Path Report for (SPIS_1_IntClock:R vs. SPIS_1_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_2\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock
Path slack     : 486742p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11688
-------------------------------------   ----- 
End-of-path arrival time (ps)           11688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_2\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_2\/out          synccell       1480   1480  486742  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\/main_2  macrocell13    4533   6013  486742  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\/q       macrocell13    3350   9363  486742  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_0   statusicell2   2326  11688  486742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock                 statusicell2        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : miso_lcd(0)/fb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 24705p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6780
----------------------------------------------   ----- 
End-of-path required time (ps)                   34887

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10182
-------------------------------------   ----- 
End-of-path arrival time (ps)           10182
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
miso_lcd(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
miso_lcd(0)/fb                                 iocell5         2133   2133  24705  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/route_si  datapathcell2   8049  10182  24705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. sclk(0)/fb:R)
************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : mosi(0)/fb
Path End       : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/main_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0
Path slack     : 39433p

Capture Clock Arrival Time                              0
+ Clock path delay                                   9713
+ Cycle adjust (CyBUS_CLK:R#2 vs. sclk(0)/fb:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      47869

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8437
-------------------------------------   ---- 
End-of-path arrival time (ps)           8437
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
mosi(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
mosi(0)/fb                                   iocell6       2131   2131  39433  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/main_0  macrocell8    6306   8437  39433  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell9             0      0  RISE       1
sclk(0)/fb                                                  iocell9          2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell9             0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell9             0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                macrocell8       7599   9713  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. sclk(0)/fb:F)
************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : mosi(0)/fb
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 33630p

Capture Clock Arrival Time                          41667
+ Clock path delay                                   9713
+ Cycle adjust (CyBUS_CLK:R#1 vs. sclk(0)/fb:F#1)       0
- Setup time                                        -3650
-------------------------------------------------   ----- 
End-of-path required time (ps)                      47729

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14100
-------------------------------------   ----- 
End-of-path arrival time (ps)           14100
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
mosi(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
mosi(0)/fb                                      iocell6         2131   2131  33630  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_5   macrocell9      6319   8450  33630  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell9      3350  11800  33630  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell1   2300  14100  33630  RISE       1

Capture Clock Path
pin name                                        model name     delay     AT  edge  Fanout
----------------------------------------------  -------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell9            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell1   7599  51379  FALL       1


5.6::Critical Path Report for (sclk(0)/fb:R vs. sclk(0)/fb:F)
*************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 28821p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    9713
+ Cycle adjust (sclk(0)/fb:R#1 vs. sclk(0)/fb:F#1)       0
- Setup time                                         -3650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       47729

Launch Clock Arrival Time                      0
+ Clock path delay                      9713
+ Data path delay                       9196
-------------------------------------   ---- 
End-of-path arrival time (ps)           18908
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell9             0      0  RISE       1
sclk(0)/fb                                                  iocell9          2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell9             0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell9             0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                macrocell8       7599   9713  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q          macrocell8      1250  10963  28821  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_4   macrocell9      2296  13259  28821  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell9      3350  16609  28821  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell1   2300  18908  28821  RISE       1

Capture Clock Path
pin name                                        model name     delay     AT  edge  Fanout
----------------------------------------------  -------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell9            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell1   7599  51379  FALL       1


5.7::Critical Path Report for (sclk(0)/fb:F vs. sclk(0)/fb:F)
*************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_1
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 69105p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    9713
+ Cycle adjust (sclk(0)/fb:F#1 vs. sclk(0)/fb:F#2)   83333
- Setup time                                         -3650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       131063

Launch Clock Arrival Time                   41667
+ Clock path delay                       8801
+ Data path delay                       11490
-------------------------------------   ----- 
End-of-path arrival time (ps)           61958
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)/fb                                      iocell9          0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/clock_n  count7cell    6687  50468  FALL       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_1  count7cell      2110  52578  69105  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_2   macrocell9      3730  56308  69105  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell9      3350  59658  69105  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell1   2300  61958  69105  RISE       1

Capture Clock Path
pin name                                        model name     delay     AT  edge  Fanout
----------------------------------------------  -------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell9            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell1   7599  51379  FALL       1


5.8::Critical Path Report for (sclk(0)/fb:F vs. sclk(0)/fb:R)
*************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_1
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 30488p

Capture Clock Arrival Time                               0
+ Clock path delay                                    9713
+ Cycle adjust (sclk(0)/fb:F#1 vs. sclk(0)/fb:R#2)   83333
- Setup time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       93046

Launch Clock Arrival Time                   41667
+ Clock path delay                       8801
+ Data path delay                       12090
-------------------------------------   ----- 
End-of-path arrival time (ps)           62558
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)/fb                                      iocell9          0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/clock_n  count7cell    6687  50468  FALL       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_1  count7cell      2110  52578  30488  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/main_2      macrocell12     2812  55390  30488  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/q           macrocell12     3350  58740  30488  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/f1_load   datapathcell1   3819  62558  30488  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell9             0      0  RISE       1
sclk(0)/fb                                                  iocell9          2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell9             0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell9             0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock                 datapathcell1    7599   9713  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : miso_lcd(0)/fb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 24705p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6780
----------------------------------------------   ----- 
End-of-path required time (ps)                   34887

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10182
-------------------------------------   ----- 
End-of-path arrival time (ps)           10182
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
miso_lcd(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
miso_lcd(0)/fb                                 iocell5         2133   2133  24705  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/route_si  datapathcell2   8049  10182  24705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 28821p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    9713
+ Cycle adjust (sclk(0)/fb:R#1 vs. sclk(0)/fb:F#1)       0
- Setup time                                         -3650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       47729

Launch Clock Arrival Time                      0
+ Clock path delay                      9713
+ Data path delay                       9196
-------------------------------------   ---- 
End-of-path arrival time (ps)           18908
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell9             0      0  RISE       1
sclk(0)/fb                                                  iocell9          2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell9             0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell9             0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                macrocell8       7599   9713  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q          macrocell8      1250  10963  28821  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_4   macrocell9      2296  13259  28821  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell9      3350  16609  28821  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell1   2300  18908  28821  RISE       1

Capture Clock Path
pin name                                        model name     delay     AT  edge  Fanout
----------------------------------------------  -------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell9            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell1   7599  51379  FALL       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_1
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 30488p

Capture Clock Arrival Time                               0
+ Clock path delay                                    9713
+ Cycle adjust (sclk(0)/fb:F#1 vs. sclk(0)/fb:R#2)   83333
- Setup time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       93046

Launch Clock Arrival Time                   41667
+ Clock path delay                       8801
+ Data path delay                       12090
-------------------------------------   ----- 
End-of-path arrival time (ps)           62558
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)/fb                                      iocell9          0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/clock_n  count7cell    6687  50468  FALL       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_1  count7cell      2110  52578  30488  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/main_2      macrocell12     2812  55390  30488  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/q           macrocell12     3350  58740  30488  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/f1_load   datapathcell1   3819  62558  30488  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell9             0      0  RISE       1
sclk(0)/fb                                                  iocell9          2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell9             0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell9             0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock                 datapathcell1    7599   9713  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : mosi(0)/fb
Path End       : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/main_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0
Path slack     : 39433p

Capture Clock Arrival Time                              0
+ Clock path delay                                   9713
+ Cycle adjust (CyBUS_CLK:R#2 vs. sclk(0)/fb:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      47869

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8437
-------------------------------------   ---- 
End-of-path arrival time (ps)           8437
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
mosi(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
mosi(0)/fb                                   iocell6       2131   2131  39433  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/main_0  macrocell8    6306   8437  39433  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell9             0      0  RISE       1
sclk(0)/fb                                                  iocell9          2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell9             0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell9             0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                macrocell8       7599   9713  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/status_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 63081p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18682
-------------------------------------   ----- 
End-of-path arrival time (ps)           18682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1   count7cell     2110   2110  63081  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\/main_3  macrocell17    7390   9500  63081  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\/q       macrocell17    3350  12850  63081  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/status_3    statusicell4   5832  18682  63081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/clock                  statusicell4        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 63901p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -1850
--------------------------------------------   ----- 
End-of-path required time (ps)                 81483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17582
-------------------------------------   ----- 
End-of-path arrival time (ps)           17582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1   count7cell      2110   2110  63081  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\/main_3  macrocell17     7390   9500  63081  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\/q       macrocell17     3350  12850  63081  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f1_load    datapathcell2   4732  17582  63901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/status_6
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/clock
Path slack     : 64265p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17499
-------------------------------------   ----- 
End-of-path arrival time (ps)           17499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  64265  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\/main_5          macrocell18     6625  11905  64265  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\/q               macrocell18     3350  15255  64265  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/status_6           statusicell3    2244  17499  64265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\/clock                  statusicell3        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/status_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 65807p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15956
-------------------------------------   ----- 
End-of-path arrival time (ps)           15956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q           macrocell20    1250   1250  65807  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\/main_1  macrocell22    7732   8982  65807  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\/q       macrocell22    3350  12332  65807  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/status_0   statusicell4   3624  15956  65807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\/clock                  statusicell4        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 67798p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12026
-------------------------------------   ----- 
End-of-path arrival time (ps)           12026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  67798  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_3              macrocell19     6746  12026  67798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_40/main_4
Capture Clock  : Net_40/clock_0
Path slack     : 69198p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10625
-------------------------------------   ----- 
End-of-path arrival time (ps)           10625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/so_comb  datapathcell2   8300   8300  69198  RISE       1
Net_40/main_4                                 macrocell1      2325  10625  69198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_40/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_7
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 69448p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10375
-------------------------------------   ----- 
End-of-path arrival time (ps)           10375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0  count7cell    2110   2110  63789  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_7      macrocell20   8265  10375  69448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_8
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 69679p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10144
-------------------------------------   ----- 
End-of-path arrival time (ps)           10144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  67798  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_8              macrocell21     4864  10144  69679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_8
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 69716p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10107
-------------------------------------   ----- 
End-of-path arrival time (ps)           10107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  67798  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_8              macrocell20     4827  10107  69716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_6
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 69759p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10065
-------------------------------------   ----- 
End-of-path arrival time (ps)           10065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1  count7cell    2110   2110  63081  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_6     macrocell15   7955  10065  69759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell15         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_6
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 69759p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10065
-------------------------------------   ----- 
End-of-path arrival time (ps)           10065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1  count7cell    2110   2110  63081  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_6      macrocell20   7955  10065  69759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 69845p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7188
-------------------------------------   ---- 
End-of-path arrival time (ps)           7188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q            macrocell20     1250   1250  65807  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell2   5938   7188  69845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_4
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 70249p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9574
-------------------------------------   ---- 
End-of-path arrival time (ps)           9574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3  count7cell    2110   2110  63698  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_4     macrocell15   7464   9574  70249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell15         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_4
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 70258p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9565
-------------------------------------   ---- 
End-of-path arrival time (ps)           9565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3  count7cell    2110   2110  63698  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_4      macrocell20   7455   9565  70258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 70328p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9496
-------------------------------------   ---- 
End-of-path arrival time (ps)           9496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q         macrocell20   1250   1250  65807  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_1  macrocell16   8246   9496  70328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell16         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 70464p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6570
-------------------------------------   ---- 
End-of-path arrival time (ps)           6570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q            macrocell19     1250   1250  70222  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell2   5320   6570  70464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_5
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 70528p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2  count7cell    2110   2110  63984  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_5     macrocell15   7185   9295  70528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell15         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_5
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 70536p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9287
-------------------------------------   ---- 
End-of-path arrival time (ps)           9287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2  count7cell    2110   2110  63984  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_5      macrocell20   7177   9287  70536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_1
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 70845p

Capture Clock Arrival Time                           41667
+ Clock path delay                                    9713
+ Cycle adjust (sclk(0)/fb:F#1 vs. sclk(0)/fb:F#2)   83333
- Setup time                                         -1310
--------------------------------------------------   ----- 
End-of-path required time (ps)                       133403

Launch Clock Arrival Time                   41667
+ Clock path delay                       8801
+ Data path delay                       12090
-------------------------------------   ----- 
End-of-path arrival time (ps)           62558
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)/fb                                      iocell9          0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/clock_n  count7cell    6687  50468  FALL       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_1   count7cell      2110  52578  69105  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/main_2       macrocell12     2812  55390  70845  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/q            macrocell12     3350  58740  70845  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/cs_addr_0  datapathcell1   3819  62558  70845  RISE       1

Capture Clock Path
pin name                                        model name     delay     AT  edge  Fanout
----------------------------------------------  -------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell9            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell1   7599  51379  FALL       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_7
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 70976p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8847
-------------------------------------   ---- 
End-of-path arrival time (ps)           8847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0  count7cell    2110   2110  63789  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_7     macrocell15   6737   8847  70976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell15         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 71251p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8572
-------------------------------------   ---- 
End-of-path arrival time (ps)           8572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q          macrocell20   1250   1250  65807  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_1  macrocell14   7322   8572  71251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0              macrocell14         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 71260p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8564
-------------------------------------   ---- 
End-of-path arrival time (ps)           8564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q       macrocell20   1250   1250  65807  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_1  macrocell19   7314   8564  71260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 71599p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8224
-------------------------------------   ---- 
End-of-path arrival time (ps)           8224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4  count7cell    2110   2110  64373  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_3     macrocell15   6114   8224  71599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell15         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 71614p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8209
-------------------------------------   ---- 
End-of-path arrival time (ps)           8209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4  count7cell    2110   2110  64373  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_3      macrocell20   6099   8209  71614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4
Path End       : Net_40/main_5
Capture Clock  : Net_40/clock_0
Path slack     : 71862p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7961
-------------------------------------   ---- 
End-of-path arrival time (ps)           7961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4  count7cell    2110   2110  64373  RISE       1
Net_40/main_5                                  macrocell1    5851   7961  71862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_40/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : Net_41/main_2
Capture Clock  : Net_41/clock_0
Path slack     : 72017p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7807
-------------------------------------   ---- 
End-of-path arrival time (ps)           7807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q  macrocell19   1250   1250  70222  RISE       1
Net_41/main_2                         macrocell2    6557   7807  72017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_41/clock_0                                             macrocell2          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 72017p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7807
-------------------------------------   ---- 
End-of-path arrival time (ps)           7807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q        macrocell19   1250   1250  70222  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_2  macrocell15   6557   7807  72017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell15         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : Net_42/main_2
Capture Clock  : Net_42/clock_0
Path slack     : 72040p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7783
-------------------------------------   ---- 
End-of-path arrival time (ps)           7783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q  macrocell19   1250   1250  70222  RISE       1
Net_42/main_2                         macrocell3    6533   7783  72040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_42/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 72040p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7783
-------------------------------------   ---- 
End-of-path arrival time (ps)           7783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q       macrocell19   1250   1250  70222  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_2  macrocell20   6533   7783  72040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 72228p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q            macrocell21     1250   1250  69692  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell2   3555   4805  72228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : Net_40/main_2
Capture Clock  : Net_40/clock_0
Path slack     : 72619p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7204
-------------------------------------   ---- 
End-of-path arrival time (ps)           7204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q  macrocell20   1250   1250  65807  RISE       1
Net_40/main_2                         macrocell1    5954   7204  72619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_40/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 72975p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6848
-------------------------------------   ---- 
End-of-path arrival time (ps)           6848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q       macrocell20   1250   1250  65807  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_1  macrocell21   5598   6848  72975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : Net_41/main_0
Capture Clock  : Net_41/clock_0
Path slack     : 73021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q  macrocell21   1250   1250  69692  RISE       1
Net_41/main_0                         macrocell2    5553   6803  73021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_41/clock_0                                             macrocell2          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 73021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q        macrocell21   1250   1250  69692  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_0  macrocell15   5553   6803  73021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell15         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1
Path End       : Net_40/main_8
Capture Clock  : Net_40/clock_0
Path slack     : 73041p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1  count7cell    2110   2110  63081  RISE       1
Net_40/main_8                                  macrocell1    4673   6783  73041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_40/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3
Path End       : Net_40/main_6
Capture Clock  : Net_40/clock_0
Path slack     : 73052p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6771
-------------------------------------   ---- 
End-of-path arrival time (ps)           6771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3  count7cell    2110   2110  63698  RISE       1
Net_40/main_6                                  macrocell1    4661   6771  73052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_40/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0
Path End       : Net_40/main_9
Capture Clock  : Net_40/clock_0
Path slack     : 73233p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0  count7cell    2110   2110  63789  RISE       1
Net_40/main_9                                  macrocell1    4481   6591  73233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_40/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : Net_40/main_3
Capture Clock  : Net_40/clock_0
Path slack     : 73272p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6551
-------------------------------------   ---- 
End-of-path arrival time (ps)           6551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q  macrocell19   1250   1250  70222  RISE       1
Net_40/main_3                         macrocell1    5301   6551  73272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_40/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2
Path End       : Net_40/main_7
Capture Clock  : Net_40/clock_0
Path slack     : 73339p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2  count7cell    2110   2110  63984  RISE       1
Net_40/main_7                                  macrocell1    4374   6484  73339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_40/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : Net_42/main_0
Capture Clock  : Net_42/clock_0
Path slack     : 73482p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q  macrocell21   1250   1250  69692  RISE       1
Net_42/main_0                         macrocell3    5091   6341  73482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_42/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 73482p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q       macrocell21   1250   1250  69692  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_0  macrocell20   5091   6341  73482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_9
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 73924p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5899
-------------------------------------   ---- 
End-of-path arrival time (ps)           5899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q      macrocell15   1250   1250  73924  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_9  macrocell21   4649   5899  73924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_6
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 73941p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5882
-------------------------------------   ---- 
End-of-path arrival time (ps)           5882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1  count7cell    2110   2110  63081  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_6      macrocell21   3772   5882  73941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_4
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 73949p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5874
-------------------------------------   ---- 
End-of-path arrival time (ps)           5874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3  count7cell    2110   2110  63698  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_4      macrocell21   3764   5874  73949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 74106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4  count7cell    2110   2110  64373  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_3      macrocell21   3608   5718  74106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_7
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 74134p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5689
-------------------------------------   ---- 
End-of-path arrival time (ps)           5689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0  count7cell    2110   2110  63789  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_7      macrocell21   3579   5689  74134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_5
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 74234p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2  count7cell    2110   2110  63984  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_5      macrocell21   3479   5589  74234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 74343p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5481
-------------------------------------   ---- 
End-of-path arrival time (ps)           5481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q       macrocell19   1250   1250  70222  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_2  macrocell21   4231   5481  74343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_6
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 74689p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5134
-------------------------------------   ---- 
End-of-path arrival time (ps)           5134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_1  count7cell    2110   2110  63081  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_6    macrocell16   3024   5134  74689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell16         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_4
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 74696p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_3  count7cell    2110   2110  63698  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_4    macrocell16   3017   5127  74696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell16         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 74726p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q         macrocell21   1250   1250  69692  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_0  macrocell16   3847   5097  74726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell16         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 74743p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q          macrocell21   1250   1250  69692  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_0  macrocell14   3831   5081  74743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0              macrocell14         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/enable
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock
Path slack     : 74748p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3340
--------------------------------------------   ----- 
End-of-path required time (ps)                 79993

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/q       macrocell14   1250   1250  74748  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/enable  count7cell    3996   5246  74748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_42/q
Path End       : Net_42/main_3
Capture Clock  : Net_42/clock_0
Path slack     : 74777p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5047
-------------------------------------   ---- 
End-of-path arrival time (ps)           5047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_42/clock_0                                             macrocell3          0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_42/q       macrocell3    1250   1250  74777  RISE       1
Net_42/main_3  macrocell3    3797   5047  74777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_42/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q
Path End       : Net_40/main_10
Capture Clock  : Net_40/clock_0
Path slack     : 74836p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q  macrocell15   1250   1250  73924  RISE       1
Net_40/main_10                         macrocell1    3737   4987  74836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_40/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_5
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 74838p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_2  count7cell    2110   2110  63984  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_5    macrocell16   2875   4985  74838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell16         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 74992p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_4  count7cell    2110   2110  64373  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_3    macrocell16   2721   4831  74992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell16         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_7
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 75008p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\/count_0  count7cell    2110   2110  63789  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_7    macrocell16   2705   4815  75008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell16         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : Net_40/main_1
Capture Clock  : Net_40/clock_0
Path slack     : 75044p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q  macrocell21   1250   1250  69692  RISE       1
Net_40/main_1                         macrocell1    3529   4779  75044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_40/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_40/q
Path End       : Net_40/main_0
Capture Clock  : Net_40/clock_0
Path slack     : 75083p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_40/clock_0                                             macrocell1          0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_40/q       macrocell1    1250   1250  75083  RISE       1
Net_40/main_0  macrocell1    3491   4741  75083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_40/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_3
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 75118p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/q       macrocell14   1250   1250  74748  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_3  macrocell14   3455   4705  75118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0              macrocell14         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : Net_42/main_1
Capture Clock  : Net_42/clock_0
Path slack     : 75160p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q  macrocell20   1250   1250  65807  RISE       1
Net_42/main_1                         macrocell3    3413   4663  75160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_42/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 75160p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q       macrocell20   1250   1250  65807  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_1  macrocell20   3413   4663  75160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : Net_41/main_1
Capture Clock  : Net_41/clock_0
Path slack     : 75162p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q  macrocell20   1250   1250  65807  RISE       1
Net_41/main_1                         macrocell2    3412   4662  75162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_41/clock_0                                             macrocell2          0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_1
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 75162p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/q        macrocell20   1250   1250  65807  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_1  macrocell15   3412   4662  75162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell15         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 75219p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q       macrocell21   1250   1250  69692  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_0  macrocell19   3354   4604  75219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 75257p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4566
-------------------------------------   ---- 
End-of-path arrival time (ps)           4566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q         macrocell19   1250   1250  70222  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_2  macrocell16   3316   4566  75257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell16         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 75259p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q          macrocell19   1250   1250  70222  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/main_2  macrocell14   3314   4564  75259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\/clock_0              macrocell14         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_2
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 75548p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/q       macrocell19   1250   1250  70222  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/main_2  macrocell19   3026   4276  75548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_8
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 75757p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q       macrocell15   1250   1250  73924  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/main_8  macrocell15   2816   4066  75757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell15         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_9
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 75765p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\/q      macrocell15   1250   1250  73924  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/main_9  macrocell20   2808   4058  75765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_0
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 75966p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/q       macrocell21   1250   1250  69692  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/main_0  macrocell21   2607   3857  75966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_41/q
Path End       : Net_41/main_3
Capture Clock  : Net_41/clock_0
Path slack     : 76263p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_41/clock_0                                             macrocell2          0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_41/q       macrocell2    1250   1250  76263  RISE       1
Net_41/main_3  macrocell2    2310   3560  76263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_41/clock_0                                             macrocell2          0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/q
Path End       : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_8
Capture Clock  : \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 76337p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/q       macrocell16   1250   1250  76337  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/main_8  macrocell16   2236   3486  76337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\/clock_0               macrocell16         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_2\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock
Path slack     : 486742p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11688
-------------------------------------   ----- 
End-of-path arrival time (ps)           11688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_2\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_2\/out          synccell       1480   1480  486742  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\/main_2  macrocell13    4533   6013  486742  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\/q       macrocell13    3350   9363  486742  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_0   statusicell2   2326  11688  486742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock                 statusicell2        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_3\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/status_5
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/clock
Path slack     : 487432p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10998
-------------------------------------   ----- 
End-of-path arrival time (ps)           10998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/clock                   synccell            0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/out             synccell       1480   1480  487432  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\/main_0  macrocell10    3860   5340  487432  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\/q       macrocell10    3350   8690  487432  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/status_5      statusicell1   2308  10998  487432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/clock                 statusicell1        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_1\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_6
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock
Path slack     : 487481p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10949
-------------------------------------   ----- 
End-of-path arrival time (ps)           10949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_1\/clock                   synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_1\/out            synccell       1480   1480  487470  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:byte_complete\/main_0  macrocell4     3804   5284  487481  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:byte_complete\/q       macrocell4     3350   8634  487481  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_6     statusicell2   2315  10949  487481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock                 statusicell2        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_3\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\/main_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\/clock_0
Path slack     : 492079p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4411
-------------------------------------   ---- 
End-of-path arrival time (ps)           4411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/clock                   synccell            0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/out                   synccell      1480   1480  487432  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\/main_0  macrocell7    2931   4411  492079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\/clock_0   macrocell7          0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_1\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/main_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/clock_0
Path slack     : 492102p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_1\/clock                   synccell            0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_1\/out                synccell      1480   1480  487470  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/main_0  macrocell5    2908   4388  492102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/clock_0      macrocell5          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

