<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Badge v1: include/decadriver/deca_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Badge v1
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_09ccd9389a24bde2e0d3c7b4bc850cac.html">decadriver</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">deca_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="deca__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef _DECA_REGS_H_</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _DECA_REGS_H_</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="deca__version_8h.html">deca_version.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#adde0bdec35fb5f74129979b580d1b6ec">   27</a></span>&#160;<span class="preprocessor">#define DEV_ID_ID               0x00            </span><span class="comment">/* Device ID register, includes revision info (0xDECA0130) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEV_ID_LEN              (4)</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor"></span><span class="comment">/* mask and shift */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define DEV_ID_REV_MASK         0x0000000FUL    </span><span class="comment">/* Revision */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEV_ID_VER_MASK         0x000000F0UL    </span><span class="comment">/* Version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEV_ID_MODEL_MASK       0x0000FF00UL    </span><span class="comment">/* The MODEL identifies the device. The DW1000 is device type 0x01 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEV_ID_RIDTAG_MASK      0xFFFF0000UL    </span><span class="comment">/* Register Identification Tag 0XDECA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a6311bbf884dcfdfbdc3574fb3f731f95">   38</a></span>&#160;<span class="preprocessor">#define EUI_64_ID               0x01            </span><span class="comment">/* IEEE Extended Unique Identifier (63:0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EUI_64_LEN              (8)</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a6f8f662a31326c024f62b720671615c6">   44</a></span>&#160;<span class="preprocessor">#define PANADR_ID               0x03            </span><span class="comment">/* PAN ID (31:16) and Short Address (15:0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PANADR_LEN              (4)</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor"></span><span class="comment">/*mask and shift */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define PANADR_SHORT_ADDR_MASK  0x0000FFFFUL    </span><span class="comment">/* Short Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PANADR_PAN_ID_MASK      0xFFFF00F0UL    </span><span class="comment">/* PAN Identifier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#aaa9e654f7d5aa738e025fc57ad53cd18">   53</a></span>&#160;<span class="preprocessor">#define REG_05_ID_RESERVED      0x05</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a555961045b2585a4f224aecb367f0f6c">   58</a></span>&#160;<span class="preprocessor">#define SYS_CFG_ID              0x04            </span><span class="comment">/* System Configuration (31:0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_LEN             (4)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="comment">/*mask and shift */</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SYS_CFG_MASK            0xF047FFFFUL    </span><span class="comment">/* access mask to SYS_CFG_ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_FF_ALL_EN       0x000001FEUL    </span><span class="comment">/* Frame filtering options all frames allowed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 0 */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define SYS_CFG_FFE             0x00000001UL    </span><span class="comment">/* Frame Filtering Enable. This bit enables the frame filtering functionality */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_FFBC            0x00000002UL    </span><span class="comment">/* Frame Filtering Behave as a Co-ordinator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_FFAB            0x00000004UL    </span><span class="comment">/* Frame Filtering Allow Beacon frame reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_FFAD            0x00000008UL    </span><span class="comment">/* Frame Filtering Allow Data frame reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_FFAA            0x00000010UL    </span><span class="comment">/* Frame Filtering Allow Acknowledgment frame reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_FFAM            0x00000020UL    </span><span class="comment">/* Frame Filtering Allow MAC command frame reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_FFAR            0x00000040UL    </span><span class="comment">/* Frame Filtering Allow Reserved frame types */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_FFA4            0x00000080UL    </span><span class="comment">/* Frame Filtering Allow frames with frame type field of 4, (binary 100) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 8 */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SYS_CFG_FFA5            0x00000100UL    </span><span class="comment">/* Frame Filtering Allow frames with frame type field of 5, (binary 101) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_HIRQ_POL        0x00000200UL    </span><span class="comment">/* Host interrupt polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_SPI_EDGE        0x00000400UL    </span><span class="comment">/* SPI data launch edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_DIS_FCE         0x00000800UL    </span><span class="comment">/* Disable frame check error handling */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_DIS_DRXB        0x00001000UL    </span><span class="comment">/* Disable Double RX Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_DIS_PHE         0x00002000UL    </span><span class="comment">/* Disable receiver abort on PHR error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_DIS_RSDE        0x00004000UL    </span><span class="comment">/* Disable Receiver Abort on RSD error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_FCS_INIT2F      0x00008000UL    </span><span class="comment">/* initial seed value for the FCS generation and checking function */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 16 */</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define SYS_CFG_PHR_MODE_00     0x00000000UL    </span><span class="comment">/* Standard Frame mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_PHR_MODE_11     0x00030000UL    </span><span class="comment">/* Long Frames mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_DIS_STXP        0x00040000UL    </span><span class="comment">/* Disable Smart TX Power control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_RXM110K         0x00400000UL    </span><span class="comment">/* Receiver Mode 110 kbps data rate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 24 */</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define SYS_CFG_RXWTOE          0x10000000UL    </span><span class="comment">/* Receive Wait Timeout Enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_RXAUTR          0x20000000UL    </span><span class="comment">/* Receiver Auto-Re-enable. This bit is used to cause the receiver to re-enable automatically */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_AUTOACK         0x40000000UL    </span><span class="comment">/* Automatic Acknowledgement Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CFG_AACKPEND        0x80000000UL    </span><span class="comment">/* Automatic Acknowledgement Pending bit control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a31270e00443e51812405a091c488a9d2">   96</a></span>&#160;<span class="preprocessor">#define SYS_TIME_ID             0x06            </span><span class="comment">/* System Time Counter (40-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_TIME_LEN            (5)             </span><span class="comment">/* Note 40 bit register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a92342a9155f87d0eebb58f8875d357bd">  103</a></span>&#160;<span class="preprocessor">#define REG_07_ID_RESERVED      0x07</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a87799b56a05b9ace7c7f77577e4ef564">  108</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_ID             0x08            </span><span class="comment">/* Transmit Frame Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_LEN            (5)             </span><span class="comment">/* Note 40 bit register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="comment">/*masks (low 32 bit) */</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define TX_FCTRL_TFLEN_MASK     0x0000007FUL    </span><span class="comment">/* bit mask to access Transmit Frame Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TFLE_MASK      0x00000380UL    </span><span class="comment">/* bit mask to access Transmit Frame Length Extension */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_FLE_MASK       0x000003FFUL    </span><span class="comment">/* bit mask to access Frame Length field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TXBR_MASK      0x00006000UL    </span><span class="comment">/* bit mask to access Transmit Bit Rate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TXPRF_MASK     0x00030000UL    </span><span class="comment">/* bit mask to access Transmit Pulse Repetition Frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TXPSR_MASK     0x000C0000UL    </span><span class="comment">/* bit mask to access Transmit Preamble Symbol Repetitions (PSR). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_PE_MASK        0x00300000UL    </span><span class="comment">/* bit mask to access Preamble Extension */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TXPSR_PE_MASK  0x003C0000UL    </span><span class="comment">/* bit mask to access Transmit Preamble Symbol Repetitions (PSR). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_SAFE_MASK_32   0xFFFFE3FFUL    </span><span class="comment">/* FSCTRL has fields which should always be writen zero */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 0 */</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/*offset 8 */</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define TX_FCTRL_TXBR_110k      0x00000000UL    </span><span class="comment">/* Transmit Bit Rate = 110k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TXBR_850k      0x00002000UL    </span><span class="comment">/* Transmit Bit Rate = 850k */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TXBR_6M        0x00004000UL    </span><span class="comment">/* Transmit Bit Rate = 6.8M */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TXBR_SHFT      (13)            </span><span class="comment">/* shift to access Data Rate field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TR             0x00008000UL    </span><span class="comment">/* Transmit Ranging enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TR_SHFT        (15)            </span><span class="comment">/* shift to access Ranging bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 16 */</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define TX_FCTRL_TXPRF_SHFT     (16)            </span><span class="comment">/* shift to access Pulse Repetition Frequency field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TXPRF_4M       0x00000000UL    </span><span class="comment">/* Transmit Pulse Repetition Frequency = 4 Mhz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TXPRF_16M      0x00010000UL    </span><span class="comment">/* Transmit Pulse Repetition Frequency = 16 Mhz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TXPRF_64M      0x00020000UL    </span><span class="comment">/* Transmit Pulse Repetition Frequency = 64 Mhz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TXPSR_SHFT     (18)            </span><span class="comment">/* shift to access Preamble Symbol Repetitions field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_PE_SHFT        (20)            </span><span class="comment">/* shift to access Preamble length Extension to allow specification of non-standard values */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TXPSR_PE_16    0x00000000UL    </span><span class="comment">/* bit mask to access Preamble Extension = 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TXPSR_PE_64    0x00040000UL    </span><span class="comment">/* bit mask to access Preamble Extension = 64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TXPSR_PE_128   0x00140000UL    </span><span class="comment">/* bit mask to access Preamble Extension = 128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TXPSR_PE_256   0x00240000UL    </span><span class="comment">/* bit mask to access Preamble Extension = 256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TXPSR_PE_512   0x00340000UL    </span><span class="comment">/* bit mask to access Preamble Extension = 512 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TXPSR_PE_1024  0x00080000UL    </span><span class="comment">/* bit mask to access Preamble Extension = 1024 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TXPSR_PE_1536  0x00180000UL    </span><span class="comment">/* bit mask to access Preamble Extension = 1536 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TXPSR_PE_2048  0x00280000UL    </span><span class="comment">/* bit mask to access Preamble Extension = 2048 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_FCTRL_TXPSR_PE_4096  0x000C0000UL    </span><span class="comment">/* bit mask to access Preamble Extension = 4096 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 24 */</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define TX_FCTRL_TXBOFFS_MASK   0xFF000000UL    </span><span class="comment">/* bit mask to access Transmit buffer index offset 10-bit field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 32 */</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define TX_FCTRL_IFSDELAY_MASK  0xFF00000000ULL </span><span class="comment">/* bit mask to access Inter-Frame Spacing field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#ac64fce881fe6b4930810091163b48438">  152</a></span>&#160;<span class="preprocessor">#define TX_BUFFER_ID            0x09            </span><span class="comment">/* Transmit Data Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_BUFFER_LEN           (1024)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#aa85e1173814848419e1d71b15ba059f9">  158</a></span>&#160;<span class="preprocessor">#define DX_TIME_ID              0x0A            </span><span class="comment">/* Delayed Send or Receive Time (40-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DX_TIME_LEN             (5)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a86095112e860ddbc2097efad01787ad4">  164</a></span>&#160;<span class="preprocessor">#define REG_0B_ID_RESERVED      0x0B</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a1fa3de4549ef0405c0ef6ab9f0b4f2a4">  169</a></span>&#160;<span class="preprocessor">#define RX_FWTO_ID              0x0C            </span><span class="comment">/* Receive Frame Wait Timeout Period */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FWTO_LEN             (2)             </span><span class="comment">/* doc bug*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="comment">/*mask and shift */</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define RX_FWTO_MASK            0xFFFF</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#aa5ee6a88c4cfd57e9f2805d304ec5300">  177</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_ID             0x0D            </span><span class="comment">/* System Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CTRL_LEN            (4)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="comment">/*masks */</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define SYS_CTRL_MASK_32        0x010003CFUL    </span><span class="comment">/* System Control Register access mask (all unused fields should always be writen as zero) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 0 */</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define SYS_CTRL_SFCST          0x00000001UL    </span><span class="comment">/* Suppress Auto-FCS Transmission (on this frame) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CTRL_TXSTRT         0x00000002UL    </span><span class="comment">/* Start Transmitting Now */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CTRL_TXDLYS         0x00000004UL    </span><span class="comment">/* Transmitter Delayed Sending (initiates sending when SYS_TIME == TXD_TIME */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CTRL_CANSFCS        0x00000008UL    </span><span class="comment">/* Cancel Suppression of auto-FCS transmission (on the current frame) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CTRL_TRXOFF         0x00000040UL    </span><span class="comment">/* Transceiver Off. Force Transciever OFF abort TX or RX immediately */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CTRL_WAIT4RESP      0x00000080UL    </span><span class="comment">/* Wait for Response */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 8 */</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define SYS_CTRL_RXENAB         0x00000100UL    </span><span class="comment">/* Enable Receiver Now */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CTRL_RXDLYE         0x00000200UL    </span><span class="comment">/* Receiver Delayed Enable (Enables Receiver when SY_TIME[0x??] == RXD_TIME[0x??] CHECK comment*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 16 */</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">/*offset 24 */</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define SYS_CTRL_HSRBTOGGLE     0x01000000UL    </span><span class="comment">/* Host side receiver buffer pointer toggle - toggles 0/1 host side data set pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CTRL_HRBT           (SYS_CTRL_HSRBTOGGLE)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CTRL_HRBT_OFFSET    (3)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a219b5ba03d254ecf2079fb93cf0890c7">  200</a></span>&#160;<span class="preprocessor">#define SYS_MASK_ID             0x0E            </span><span class="comment">/* System Event Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_LEN            (4)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="comment">/*masks */</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define SYS_MASK_MASK_32        0x3FF7FFFEUL    </span><span class="comment">/* System Event Mask Register access mask (all unused fields should always be writen as zero) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 0 */</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define SYS_MASK_MCPLOCK        0x00000002UL    </span><span class="comment">/* Mask clock PLL lock event    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MESYNCR        0x00000004UL    </span><span class="comment">/* Mask clock PLL lock event    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MAAT           0x00000008UL    </span><span class="comment">/* Mask automatic acknowledge trigger event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MTXFRB         0x00000010UL    </span><span class="comment">/* Mask transmit frame begins event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MTXPRS         0x00000020UL    </span><span class="comment">/* Mask transmit preamble sent event    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MTXPHS         0x00000040UL    </span><span class="comment">/* Mask transmit PHY Header Sent event  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MTXFRS         0x00000080UL    </span><span class="comment">/* Mask transmit frame sent event   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 8 */</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define SYS_MASK_MRXPRD         0x00000100UL    </span><span class="comment">/* Mask receiver preamble detected event    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MRXSFDD        0x00000200UL    </span><span class="comment">/* Mask receiver SFD detected event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MLDEDONE       0x00000400UL    </span><span class="comment">/* Mask LDE processing done event   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MRXPHD         0x00000800UL    </span><span class="comment">/* Mask receiver PHY header detect event    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MRXPHE         0x00001000UL    </span><span class="comment">/* Mask receiver PHY header error event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MRXDFR         0x00002000UL    </span><span class="comment">/* Mask receiver data frame ready event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MRXFCG         0x00004000UL    </span><span class="comment">/* Mask receiver FCS good event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MRXFCE         0x00008000UL    </span><span class="comment">/* Mask receiver FCS error event    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 16 */</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define SYS_MASK_MRXRFSL        0x00010000UL    </span><span class="comment">/* Mask receiver Reed Solomon Frame Sync Loss event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MRXRFTO        0x00020000UL    </span><span class="comment">/* Mask Receive Frame Wait Timeout event    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MLDEERR        0x00040000UL    </span><span class="comment">/* Mask leading edge detection processing error event   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MRXOVRR        0x00100000UL    </span><span class="comment">/* Mask Receiver Overrun event  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MRXPTO         0x00200000UL    </span><span class="comment">/* Mask Preamble detection timeout event    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MGPIOIRQ       0x00400000UL    </span><span class="comment">/* Mask GPIO interrupt event    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MSLP2INIT      0x00800000UL    </span><span class="comment">/* Mask SLEEP to INIT event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 24*/</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define SYS_MASK_MRFPLLLL       0x01000000UL    </span><span class="comment">/* Mask RF PLL Loosing Lock warning event   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MCPLLLL        0x02000000UL    </span><span class="comment">/* Mask Clock PLL Loosing Lock warning event    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MRXSFDTO       0x04000000UL    </span><span class="comment">/* Mask Receive SFD timeout event   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MHPDWARN       0x08000000UL    </span><span class="comment">/* Mask Half Period Delay Warning event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MTXBERR        0x10000000UL    </span><span class="comment">/* Mask Transmit Buffer Error event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MASK_MAFFREJ        0x20000000UL    </span><span class="comment">/* Mask Automatic Frame Filtering rejection event   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#adeeac09a1435acb863b0cd44ccf4643e">  240</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_ID           0x0F            </span><span class="comment">/* System event Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_LEN          (5)             </span><span class="comment">/* Note 40 bit register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="comment">/*masks */</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define SYS_STATUS_MASK_32      0xFFF7FFFFUL    </span><span class="comment">/* System event Status Register access mask (all unused fields should always be writen as zero) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 0 */</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define SYS_STATUS_IRQS         0x00000001UL    </span><span class="comment">/* Interrupt Request Status READ ONLY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_CPLOCK       0x00000002UL    </span><span class="comment">/* Clock PLL Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_ESYNCR       0x00000004UL    </span><span class="comment">/* External Sync Clock Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_AAT          0x00000008UL    </span><span class="comment">/* Automatic Acknowledge Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_TXFRB        0x00000010UL    </span><span class="comment">/* Transmit Frame Begins */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_TXPRS        0x00000020UL    </span><span class="comment">/* Transmit Preamble Sent */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_TXPHS        0x00000040UL    </span><span class="comment">/* Transmit PHY Header Sent */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_TXFRS        0x00000080UL    </span><span class="comment">/* Transmit Frame Sent: This is set when the transmitter has completed the sending of a frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 8 */</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define SYS_STATUS_RXPRD        0x00000100UL    </span><span class="comment">/* Receiver Preamble Detected status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_RXSFDD       0x00000200UL    </span><span class="comment">/* Receiver Start Frame Delimiter Detected. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_LDEDONE      0x00000400UL    </span><span class="comment">/* LDE processing done */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_RXPHD        0x00000800UL    </span><span class="comment">/* Receiver PHY Header Detect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_RXPHE        0x00001000UL    </span><span class="comment">/* Receiver PHY Header Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_RXDFR        0x00002000UL    </span><span class="comment">/* Receiver Data Frame Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_RXFCG        0x00004000UL    </span><span class="comment">/* Receiver FCS Good */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_RXFCE        0x00008000UL    </span><span class="comment">/* Receiver FCS Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 16 */</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define SYS_STATUS_RXRFSL       0x00010000UL    </span><span class="comment">/* Receiver Reed Solomon Frame Sync Loss */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_RXRFTO       0x00020000UL    </span><span class="comment">/* Receive Frame Wait Timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_LDEERR       0x00040000UL    </span><span class="comment">/* Leading edge detection processing error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_reserved     0x00080000UL    </span><span class="comment">/* bit19 reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_RXOVRR       0x00100000UL    </span><span class="comment">/* Receiver Overrun */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_RXPTO        0x00200000UL    </span><span class="comment">/* Preamble detection timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_GPIOIRQ      0x00400000UL    </span><span class="comment">/* GPIO interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_SLP2INIT     0x00800000UL    </span><span class="comment">/* SLEEP to INIT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 24 */</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define SYS_STATUS_RFPLL_LL     0x01000000UL    </span><span class="comment">/* RF PLL Losing Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_CLKPLL_LL    0x02000000UL    </span><span class="comment">/* Clock PLL Losing Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_RXSFDTO      0x04000000UL    </span><span class="comment">/* Receive SFD timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_HPDWARN      0x08000000UL    </span><span class="comment">/* Half Period Delay Warning */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_TXBERR       0x10000000UL    </span><span class="comment">/* Transmit Buffer Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_AFFREJ       0x20000000UL    </span><span class="comment">/* Automatic Frame Filtering rejection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_HSRBP        0x40000000UL    </span><span class="comment">/* Host Side Receive Buffer Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_ICRBP        0x80000000UL    </span><span class="comment">/* IC side Receive Buffer Pointer READ ONLY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 32 */</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define SYS_STATUS_RXRSCS       0x0100000000ULL </span><span class="comment">/* Receiver Reed-Solomon Correction Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_RXPREJ       0x0200000000ULL </span><span class="comment">/* Receiver Preamble Rejection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATUS_TXPUTE       0x0400000000ULL </span><span class="comment">/* Transmit power up time error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define SYS_STATUS_TXERR        (0x0408)        </span><span class="comment">/* These bits are the 16 high bits of status register TXPUTE and HPDWARN flags */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define CLEAR_ALLRXGOOD_EVENTS  (SYS_STATUS_RXDFR | SYS_STATUS_RXFCG | SYS_STATUS_RXPRD | \</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">                                SYS_STATUS_RXSFDD | SYS_STATUS_RXPHD | SYS_STATUS_LDEDONE) </span><span class="comment">/* Clear all RX event flags after a packet reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLEAR_DBLBUFF_EVENTS    (SYS_STATUS_RXDFR | SYS_STATUS_RXFCG) //| SYS_STATUS_LDEDONE)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define CLEAR_ALLRXERROR_EVENTS (SYS_STATUS_RXPHE | SYS_STATUS_RXFCE | SYS_STATUS_RXRFSL | \</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">                                SYS_STATUS_RXSFDTO | SYS_STATUS_RXRFTO | SYS_STATUS_RXPTO |\</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">                                SYS_STATUS_AFFREJ | SYS_STATUS_LDEERR) </span><span class="comment">/* Clear all RX event flags after an rx error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define CLEAR_ALLTX_EVENTS      (SYS_STATUS_AAT | SYS_STATUS_TXFRB | SYS_STATUS_TXPRS | \</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">                                SYS_STATUS_TXPHS | SYS_STATUS_TXFRS ) </span><span class="comment">/* Clear all TX event flags */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#af7a34f290dbabd0881b1c140ae3a3152">  302</a></span>&#160;<span class="preprocessor">#define RX_FINFO_ID             0x10            </span><span class="comment">/* RX Frame Information (in double buffer set) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_LEN            (4)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="comment">/*mask and shift */</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define RX_FINFO_MASK_32        0xFFFFFBFFUL    </span><span class="comment">/* System event Status Register access mask (all unused fields should always be writen as zero) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RXFLEN_MASK    0x0000007FUL    </span><span class="comment">/* Receive Frame Length (0 to 127) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RXFLE_MASK     0x00000380UL    </span><span class="comment">/* Receive Frame Length Extension (0 to 7)&lt;&lt;7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RXFL_MASK_1023 0x000003FFUL    </span><span class="comment">/* Receive Frame Length Extension (0 to 1023) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define RX_FINFO_RXNSPL_MASK    0x00001800UL    </span><span class="comment">/* Receive Non-Standard Preamble Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RXPSR_MASK     0x000C0000UL    </span><span class="comment">/* RX Preamble Repetition. 00 = 16 symbols, 01 = 64 symbols, 10 = 1024 symbols, 11 = 4096 symbols */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define RX_FINFO_RXPEL_MASK     0x000C1800UL    </span><span class="comment">/* Receive Preamble Length = RXPSR+RXNSPL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RXPEL_64       0x00040000UL    </span><span class="comment">/* Receive Preamble length = 64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RXPEL_128      0x00040800UL    </span><span class="comment">/* Receive Preamble length = 128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RXPEL_256      0x00041000UL    </span><span class="comment">/* Receive Preamble length = 256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RXPEL_512      0x00041800UL    </span><span class="comment">/* Receive Preamble length = 512 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RXPEL_1024     0x00080000UL    </span><span class="comment">/* Receive Preamble length = 1024 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RXPEL_1536     0x00080800UL    </span><span class="comment">/* Receive Preamble length = 1536 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RXPEL_2048     0x00081000UL    </span><span class="comment">/* Receive Preamble length = 2048 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RXPEL_4096     0x000C0000UL    </span><span class="comment">/* Receive Preamble length = 4096 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define RX_FINFO_RXBR_MASK      0x00006000UL    </span><span class="comment">/* Receive Bit Rate report. This field reports the received bit rate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RXBR_110k      0x00000000UL    </span><span class="comment">/* Received bit rate = 110 kbps */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RXBR_850k      0x00002000UL    </span><span class="comment">/* Received bit rate = 850 kbps */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RXBR_6M        0x00004000UL    </span><span class="comment">/* Received bit rate = 6.8 Mbps */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RXBR_SHIFT     (13)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define RX_FINFO_RNG            0x00008000UL    </span><span class="comment">/* Receiver Ranging. Ranging bit in the received PHY header identifying the frame as a ranging packet. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RNG_SHIFT      (15)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define RX_FINFO_RXPRF_MASK     0x00030000UL    </span><span class="comment">/* RX Pulse Repetition Rate report */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RXPRF_16M      0x00010000UL    </span><span class="comment">/* PRF being employed in the receiver = 16M */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RXPRF_64M      0x00020000UL    </span><span class="comment">/* PRF being employed in the receiver = 64M */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RXPRF_SHIFT    (16)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define RX_FINFO_RXPACC_MASK    0xFFF00000UL    </span><span class="comment">/* Preamble Accumulation Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FINFO_RXPACC_SHIFT   (20)</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a4083cd58f0401dfa3f7e047fad4d61f5">  344</a></span>&#160;<span class="preprocessor">#define RX_BUFFER_ID            0x11            </span><span class="comment">/* Receive Data Buffer (in double buffer set) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_BUFFER_LEN           (1024)</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#aa1438373974087885c44cf9c6a100ca8">  351</a></span>&#160;<span class="preprocessor">#define RX_FQUAL_ID             0x12            </span><span class="comment">/* Rx Frame Quality information (in double buffer set) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_FQUAL_LEN            (8)             </span><span class="comment">/* note 64 bit register*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="comment">/*mask and shift */</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/*offset 0 */</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define RX_EQUAL_STD_NOISE_MASK 0x0000FFFFULL   </span><span class="comment">/* Standard Deviation of Noise */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_EQUAL_STD_NOISE_SHIFT (0)</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STD_NOISE_MASK          RX_EQUAL_STD_NOISE_MASK</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STD_NOISE_SHIFT         RX_EQUAL_STD_NOISE_SHIFT</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 16 */</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define RX_EQUAL_FP_AMPL2_MASK  0xFFFF0000ULL   </span><span class="comment">/* First Path Amplitude point 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_EQUAL_FP_AMPL2_SHIFT (16)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FP_AMPL2_MASK           RX_EQUAL_FP_AMPL2_MASK</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FP_AMPL2_SHIFT          RX_EQUAL_FP_AMPL2_SHIFT</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 32*/</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define RX_EQUAL_PP_AMPL3_MASK  0x0000FFFF00000000ULL   </span><span class="comment">/* First Path Amplitude point 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_EQUAL_PP_AMPL3_SHIFT (32)</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PP_AMPL3_MASK           RX_EQUAL_PP_AMPL3_MASK</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PP_AMPL3_SHIFT          RX_EQUAL_PP_AMPL3_SHIFT</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 48*/</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define RX_EQUAL_CIR_MXG_MASK   0xFFFF000000000000ULL   </span><span class="comment">/* Channel Impulse Response Max Growth */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_EQUAL_CIR_MXG_SHIFT  (48)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CIR_MXG_MASK            RX_EQUAL_CIR_MXG_MASK</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CIR_MXG_SHIFT           RX_EQUAL_CIR_MXG_SHIFT</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a0ddac39358a872ee845cf042c7ef8976">  385</a></span>&#160;<span class="preprocessor">#define RX_TTCKI_ID             0x13            </span><span class="comment">/* Receiver Time Tracking Interval (in double buffer set) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_TTCKI_LEN            (4)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#af154a15497231accc6230781d41ffefc">  391</a></span>&#160;<span class="preprocessor">#define RX_TTCKO_ID             0x14            </span><span class="comment">/* Receiver Time Tracking Offset (in double buffer set) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_TTCKO_LEN            (5)             </span><span class="comment">/* Note 40 bit register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="comment">/*mask and shift */</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define RX_TTCKO_MASK_32        0xFF07FFFFUL    </span><span class="comment">/* Receiver Time Tracking Offset access mask (all unused fields should always be writen as zero) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 0 */</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define RX_TTCKO_RXTOFS_MASK    0x0007FFFFUL    </span><span class="comment">/* RX time tracking offset. This RXTOFS value is a 19-bit signed quantity*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 24 */</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define RX_TTCKO_RSMPDEL_MASK   0xFF000000UL    </span><span class="comment">/* This 8-bit field reports an internal re-sampler delay value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 32 */</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define RX_TTCKO_RCPHASE_MASK   0x7F0000000000ULL   </span><span class="comment">/* This 7-bit field reports the receive carrier phase adjustment at time the ranging timestamp is made. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#afc2bced2e42d756919f0d9587a7a8413">  406</a></span>&#160;<span class="preprocessor">#define RX_TIME_ID              0x15            </span><span class="comment">/* Receive Message Time of Arrival (in double buffer set) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_TIME_LLEN            (14)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_TIME_RX_STAMP_LEN    (5)             </span><span class="comment">/* read only 5 bytes (the adjusted timestamp (40:0)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_STAMP_LEN            RX_TIME_RX_STAMP_LEN</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="comment">/*mask and shift */</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define RX_TIME_RX_STAMP_OFFSET  (0) </span><span class="comment">/* byte 0..4 40 bit Reports the fully adjusted time of reception. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_TIME_FP_INDEX_OFFSET  (5)    </span><span class="comment">/* byte 5..6 16 bit First path index. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_TIME_FP_AMPL1_OFFSET  (7)    </span><span class="comment">/* byte 7..8 16 bit First Path Amplitude point 1 */</span><span class="preprocessor">   </span><span class="comment">/* doc bug */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_TIME_FP_RAWST_OFFSET  (9)    </span><span class="comment">/* byte 9..13 40 bit Raw Timestamp for the frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#ad0c6467e6050cb01dd28c5db1b7bc821">  420</a></span>&#160;<span class="preprocessor">#define REG_16_ID_RESERVED      0x16</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#ad389596ece63a326843e9f4d817491da">  426</a></span>&#160;<span class="preprocessor">#define TX_TIME_ID              0x17            </span><span class="comment">/* Transmit Message Time of Sending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_TIME_LLEN            (10)</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_TIME_TX_STAMP_LEN    (5)             </span><span class="comment">/* 40-bits = 5 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_STAMP_LEN            TX_TIME_TX_STAMP_LEN</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span><span class="comment">/*mask and shift */</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define TX_TIME_TX_STAMP_OFFSET  (0) </span><span class="comment">/* byte 0..4 40 bit Reports the fully adjusted time of transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_TIME_TX_RAWST_OFFSET  (5) </span><span class="comment">/* byte 5..9 40 bit Raw Timestamp for the frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a9c50e04bd027ec4263bba9b68c9e3c9a">  440</a></span>&#160;<span class="preprocessor">#define TX_ANTD_ID              0x18            </span><span class="comment">/* 16-bit Delay from Transmit to Antenna */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_ANTD_LEN             (2)             </span><span class="comment">/* doc bug */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a634bb23bbe821aa3993d59d24c56c9ba">  451</a></span>&#160;<span class="preprocessor">#define SYS_STATE_ID            0x19            </span><span class="comment">/* System State information READ ONLY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_STATE_LEN           (5)</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* Acknowledge (31:24 preamble symbol delay before auto ACK is sent) and respose (19:0 - unit 1us) timer */</span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a83578ad2176080283f41c70a467fd899">  458</a></span>&#160;<span class="preprocessor">#define ACK_RESP_T_ID           0x1A            </span><span class="comment">/* Acknowledgement Time and Response Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ACK_RESP_T_LEN          (4)</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="comment">/*mask and shift */</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define ACK_RESP_T_MASK         0xFF0FFFFFUL    </span><span class="comment">/* Acknowledgement Time and Response access mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ACK_RESP_T_W4R_TIM_MASK 0x000FFFFFUL    </span><span class="comment">/* Wait-for-Response turn-around Time 20 bit field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define W4R_TIM_MASK            ACK_RESP_T_W4R_TIM_MASK</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ACK_RESP_T_ACK_TIM_MASK 0xFF000000UL    </span><span class="comment">/* Auto-Acknowledgement turn-around Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ACK_TIM_MASK            ACK_RESP_T_ACK_TIM_MASK</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#affbf04600eb9912eefadb1c617d9eada">  472</a></span>&#160;<span class="preprocessor">#define REG_1B_ID_RESERVED      0x1B</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_1C_ID_RESERVED      0x1C</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a5422bbd6f1e33f216e8a12decb29a6c9">  479</a></span>&#160;<span class="preprocessor">#define RX_SNIFF_ID             0x1D            </span><span class="comment">/* Sniff Mode Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_SNIFF_LEN            (4)</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="comment">/*mask and shift */</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define RX_SNIFF_MASK           0x0000FF0FUL    </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_SNIFF_SNIFF_ONT_MASK 0x0000000FUL    </span><span class="comment">/* SNIFF Mode ON time. Specified in units of PAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SNIFF_ONT_MASK          RX_SNIFF_SNIFF_ONT_MASK</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RX_SNIFF_SNIFF_OFFT_MASK 0x0000FF00UL   </span><span class="comment">/* SNIFF Mode OFF time specified in units of approximately 1mkS, or 128 system clock cycles.*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SNIFF_OFFT_MASK         RX_SNIFF_SNIFF_OFFT_MASK</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a3f992abd9cb2eaad23c06346a750839e">  493</a></span>&#160;<span class="preprocessor">#define TX_POWER_ID             0x1E            </span><span class="comment">/* TX Power Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_POWER_LEN            (4)</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span><span class="comment">/*mask and shift definition for Smart Transmit Power Control*/</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define TX_POWER_BOOSTNORM_MASK 0x00000000UL    </span><span class="comment">/* This is the normal power setting used for frames that do not fall */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BOOSTNORM_MASK          TX_POWER_BOOSTNORM_MASK</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_POWER_BOOSTNORM_SHIFT (0)</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_POWER_BOOSTP500_MASK 0x00000000UL    </span><span class="comment">/* This value sets the power applied during transmission at the 6.8 Mbps data rate frames that are less than 0.5 ms duration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BOOSTP500_MASK          TX_POWER_BOOSTP500_MASK</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_POWER_BOOSTP500_SHIFT (8)</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_POWER_BOOSTP250_MASK 0x00000000UL    </span><span class="comment">/* This value sets the power applied during transmission at the 6.8 Mbps data rate frames that are less than 0.25 ms duration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BOOSTP250_MASK          TX_POWER_BOOSTP250_MASK</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_POWER_BOOSTP250_SHIFT (16)</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_POWER_BOOSTP125_MASK 0x00000000UL    </span><span class="comment">/* This value sets the power applied during transmission at the 6.8 Mbps data rate frames that are less than 0.125 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BOOSTP125_MASK          TX_POWER_BOOSTP125_MASK</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_POWER_BOOSTP125_SHIFT (24)</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"></span><span class="comment">/*mask and shift definition for Manual Transmit Power Control (DIS_STXP=1 in SYS_CFG)*/</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define TX_POWER_MAN_DEFAULT    0x0E080222UL</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_POWER_TXPOWPHR_MASK  0x0000FF00UL    </span><span class="comment">/* This power setting is applied during the transmission of the PHY header (PHR) portion of the frame. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_POWER_TXPOWSD_MASK   0x00FF0000UL    </span><span class="comment">/* This power setting is applied during the transmission of the synchronisation header (SHR) and data portions of the frame. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a659796dad40972afb8d683ef325873bf">  517</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_ID            0x1F            </span><span class="comment">/* Channel Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHAN_CTRL_LEN           (4)</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"></span><span class="comment">/*mask and shift */</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define CHAN_CTRL_MASK          0xFFFF00FFUL    </span><span class="comment">/* Channel Control Register access mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHAN_CTRL_TX_CHAN_MASK  0x0000000FUL    </span><span class="comment">/* Supported channels are 1, 2, 3, 4, 5, and 7.*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHAN_CTRL_TX_CHAN_SHIFT (0)             </span><span class="comment">/* Bits 0..3        TX channel number 0-15 selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define CHAN_CTRL_RX_CHAN_MASK  0x000000F0UL</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHAN_CTRL_RX_CHAN_SHIFT (4)             </span><span class="comment">/* Bits 4..7        RX channel number 0-15 selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define CHAN_CTRL_RXFPRF_MASK   0x000C0000UL    </span><span class="comment">/* Bits 18..19      Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHAN_CTRL_RXFPRF_SHIFT  (18)</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="comment">/* Specific RXFPRF configuration */</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define CHAN_CTRL_RXFPRF_4      0x00000000UL    </span><span class="comment">/* Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHAN_CTRL_RXFPRF_16     0x00040000UL    </span><span class="comment">/* Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHAN_CTRL_RXFPRF_64     0x00080000UL    </span><span class="comment">/* Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHAN_CTRL_TX_PCOD_MASK  0x07C00000UL    </span><span class="comment">/* Bits 22..26      TX Preamble Code selection, 1 to 24. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHAN_CTRL_TX_PCOD_SHIFT (22)</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHAN_CTRL_RX_PCOD_MASK  0xF8000000UL    </span><span class="comment">/* Bits 27..31      RX Preamble Code selection, 1 to 24. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHAN_CTRL_RX_PCOD_SHIFT (27)</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span><span class="comment">/*offset 16 */</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define CHAN_CTRL_DWSFD         0x00020000UL    </span><span class="comment">/* Bit 17 This bit enables a non-standard DecaWave proprietary SFD sequence. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHAN_CTRL_DWSFD_SHIFT   (17)</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHAN_CTRL_TNSSFD        0x00100000UL    </span><span class="comment">/* Bit 20 Non-standard SFD in the transmitter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHAN_CTRL_TNSSFD_SHIFT  (20)</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHAN_CTRL_RNSSFD        0x00200000UL    </span><span class="comment">/* Bit 21 Non-standard SFD in the receiver */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHAN_CTRL_RNSSFD_SHIFT  (21)</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a95ebe5a762ac24f66af7fdec5cd71a5b">  551</a></span>&#160;<span class="preprocessor">#define REG_20_ID_RESERVED      0x20</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#ae565af3d75091a4594000082f94972d8">  557</a></span>&#160;<span class="preprocessor">#define USR_SFD_ID              0x21            </span><span class="comment">/* User-specified short/long TX/RX SFD sequences */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USR_SFD_LEN             (41)</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a3942e619c6a960e7edddc52de0ea1822">  564</a></span>&#160;<span class="preprocessor">#define REG_22_ID_RESERVED      0x22</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#adc13b30d26e4a593ff6e095456bf1f1f">  570</a></span>&#160;<span class="preprocessor">#define AGC_CTRL_ID             0x23            </span><span class="comment">/* Automatic Gain Control configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGC_CTRL_LEN            (32)</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGC_CFG_STS_ID          AGC_CTRL_ID</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from AGC_CTRL_ID in bytes */</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define AGC_CTRL1_OFFSET        (0x02)</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGC_CTRL1_LEN           (2)</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGC_CTRL1_MASK          0x0001          </span><span class="comment">/* access mask to AGC configuration and control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGC_CTRL1_DIS_AM        0x0001          </span><span class="comment">/* Disable AGC Measurement. The DIS_AM bit is set by default. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from AGC_CTRL_ID in bytes */</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">/* Please take care not to write other values to this register as doing so may cause the DW1000 to malfunction */</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define AGC_TUNE1_OFFSET        (0x04)</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGC_TUNE1_LEN           (2)</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGC_TUNE1_MASK          0xFFFF          </span><span class="comment">/* It is a 16-bit tuning register for the AGC. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGC_TUNE1_16M           0x8870</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGC_TUNE1_64M           0x889B</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from AGC_CTRL_ID in bytes */</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">/* Please take care not to write other values to this register as doing so may cause the DW1000 to malfunction */</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define AGC_TUNE2_OFFSET        (0x0C)</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGC_TUNE2_LEN           (4)</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGC_TUNE2_MASK          0xFFFFFFFFUL</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGC_TUNE2_VAL           0X2502A907UL</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from AGC_CTRL_ID in bytes */</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">/* Please take care not to write other values to this register as doing so may cause the DW1000 to malfunction */</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define AGC_TUNE3_OFFSET        (0x12)</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGC_TUNE3_LEN           (2)</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGC_TUNE3_MASK          0xFFFF</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGC_TUNE3_VAL           0X0055</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from AGC_CTRL_ID in bytes */</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define AGC_STAT1_OFFSET        (0x1E)</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGC_STAT1_LEN           (3)</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGC_STAT1_MASK          0x0FFFFF</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGC_STAT1_EDG1_MASK     0x0007C0        </span><span class="comment">/* This 5-bit gain value relates to input noise power measurement. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AGC_STAT1_EDG2_MASK     0x0FF800        </span><span class="comment">/* This 9-bit value relates to the input noise power measurement. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a64622dd183f6b30f00b672e307637fc5">  607</a></span>&#160;<span class="preprocessor">#define EXT_SYNC_ID             0x24            </span><span class="comment">/* External synchronisation control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EXT_SYNC_LEN            (12)</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from EXT_SYNC_ID in bytes */</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define EC_CTRL_OFFSET          (0x00)</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EC_CTRL_LEN             (4)</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EC_CTRL_MASK            0x00000FFBUL    </span><span class="comment">/* sub-register 0x00 is the External clock synchronisation counter configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EC_CTRL_OSTSM           0x00000001UL    </span><span class="comment">/* External transmit synchronisation mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EC_CTRL_OSRSM           0x00000002UL    </span><span class="comment">/* External receive synchronisation mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EC_CTRL_PLLLCK          0x04            </span><span class="comment">/* PLL lock detect enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EC_CTRL_OSTRM           0x00000800UL    </span><span class="comment">/* External timebase reset mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EC_CTRL_WAIT_MASK       0x000007F8UL    </span><span class="comment">/* Wait counter used for external transmit synchronisation and external timebase reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from EXT_SYNC_ID in bytes */</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define EC_RXTC_OFFSET          (0x04)</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EC_RXTC_LEN             (4)</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EC_RXTC_MASK            0xFFFFFFFFUL    </span><span class="comment">/* External clock synchronisation counter captured on RMARKER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from EXT_SYNC_ID in bytes */</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define EC_GOLP                 (0x08)</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EC_GOLP_LEN             (4)</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EC_GOLP_MASK            0x0000003FUL    </span><span class="comment">/* sub-register 0x08 is the External clock offset to first path 1 GHz counter, EC_GOLP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EC_GOLP_OFFSET_EXT_MASK 0x0000003FUL    </span><span class="comment">/* This register contains the 1 GHz count from the arrival of the RMARKER and the next edge of the external clock. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#ab1c85fa05050ad44ea5051eb88761595">  632</a></span>&#160;<span class="preprocessor">#define ACC_MEM_ID              0x25            </span><span class="comment">/* Read access to accumulator data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ACC_MEM_LEN             (4064)</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a88bfc74e04ac481875698053022132ea">  639</a></span>&#160;<span class="preprocessor">#define GPIO_CTRL_ID            0x26            </span><span class="comment">/* Peripheral register bus 1 access - GPIO control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_CTRL_LEN           (44)</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">/* offset from GPIO_CTRL in bytes */</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define GPIO_MODE_OFFSET        0x00            </span><span class="comment">/* sub-register 0x00 is the GPIO Mode Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODE_LEN           (4)</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODE_MASK          0x00FFFFC0UL</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define GPIO_MSGP0_MASK         0x000000C0UL    </span><span class="comment">/* Mode Selection for GPIO0/RXOKLED */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_MSGP1_MASK         0x00000300UL    </span><span class="comment">/* Mode Selection for GPIO1/SFDLED */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_MSGP2_MASK         0x00000C00UL    </span><span class="comment">/* Mode Selection for GPIO2/RXLED */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_MSGP3_MASK         0x00003000UL    </span><span class="comment">/* Mode Selection for GPIO3/TXLED */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_MSGP4_MASK         0x0000C000UL    </span><span class="comment">/* Mode Selection for GPIO4/EXTPA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_MSGP5_MASK         0x00030000UL    </span><span class="comment">/* Mode Selection for GPIO5/EXTTXE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_MSGP6_MASK         0x000C0000UL    </span><span class="comment">/* Mode Selection for GPIO6/EXTRXE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_MSGP7_MASK         0x00300000UL    </span><span class="comment">/* Mode Selection for SYNC/GPIO7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_MSGP8_MASK         0x00C00000UL    </span><span class="comment">/* Mode Selection for IRQ/GPIO8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define GPIO_PIN5_EXTTXE        0x00010000UL    </span><span class="comment">/* The pin operates as the EXTTXE output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_PIN6_EXTRXE        0x00040000UL    </span><span class="comment">/* The pin operates as the EXTRXE output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define GPIO_LNA_byte_no        (2)             </span><span class="comment">/* byte offset for LNA drive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_PIN5_EXTTXE_8      0x01            </span><span class="comment">/* The pin operates as the EXTTXE output. byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_PIN6_EXTRXE_8      0x04            </span><span class="comment">/* The pin operates as the EXTRXE output. byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">/* offset from GPIO_CTRL in bytes */</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define GPIO_DIR_OFFSET         0x08            </span><span class="comment">/* sub-register 0x08 is the GPIO Direction Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_DIR_LEN            (3)</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_DIR_MASK           0x0011FFFFUL</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define GxP0                    0x00000001UL    </span><span class="comment">/* GPIO0 Only changed if the GxM0 mask bit has a value of 1 for the write operation*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GxP1                    0x00000002UL    </span><span class="comment">/* GPIO1. (See GDP0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GxP2                    0x00000004UL    </span><span class="comment">/* GPIO2. (See GDP0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GxP3                    0x00000008UL    </span><span class="comment">/* GPIO3. (See GDP0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GxP4                    0x00000100UL    </span><span class="comment">/* GPIO4. (See GDP0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GxP5                    0x00000200UL    </span><span class="comment">/* GPIO5. (See GDP0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GxP6                    0x00000400UL    </span><span class="comment">/* GPIO6. (See GDP0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GxP7                    0x00000800UL    </span><span class="comment">/* GPIO7. (See GDP0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GxP8                    0x00010000UL    </span><span class="comment">/* GPIO8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define GxM0                    0x00000010UL    </span><span class="comment">/* Mask for GPIO0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GxM1                    0x00000020UL    </span><span class="comment">/* Mask for GPIO1. (See GDM0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GxM2                    0x00000040UL    </span><span class="comment">/* Mask for GPIO2. (See GDM0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GxM3                    0x00000080UL    </span><span class="comment">/* Mask for GPIO3. (See GDM0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GxM4                    0x00001000UL    </span><span class="comment">/* Mask for GPIO4. (See GDM0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GxM5                    0x00002000UL    </span><span class="comment">/* Mask for GPIO5. (See GDM0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GxM6                    0x00004000UL    </span><span class="comment">/* Mask for GPIO6. (See GDM0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GxM7                    0x00008000UL    </span><span class="comment">/* Mask for GPIO7. (See GDM0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GxM8                    0x00100000UL    </span><span class="comment">/* Mask for GPIO8. (See GDM0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define GDP0    GxP0    </span><span class="comment">/* Direction Selection for GPIO0. 1 = input, 0 = output. Only changed if the GDM0 mask bit has a value of 1 for the write operation*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GDP1    GxP1    </span><span class="comment">/* Direction Selection for GPIO1. (See GDP0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GDP2    GxP2    </span><span class="comment">/* Direction Selection for GPIO2. (See GDP0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GDP3    GxP3    </span><span class="comment">/* Direction Selection for GPIO3. (See GDP0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GDP4    GxP4    </span><span class="comment">/* Direction Selection for GPIO4. (See GDP0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GDP5    GxP5    </span><span class="comment">/* Direction Selection for GPIO5. (See GDP0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GDP6    GxP6    </span><span class="comment">/* Direction Selection for GPIO6. (See GDP0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GDP7    GxP7    </span><span class="comment">/* Direction Selection for GPIO7. (See GDP0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GDP8    GxP8    </span><span class="comment">/* Direction Selection for GPIO8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define GDM0    GxM0    </span><span class="comment">/* Mask for setting the direction of GPIO0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GDM1    GxM1    </span><span class="comment">/* Mask for setting the direction of GPIO1. (See GDM0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GDM2    GxM2    </span><span class="comment">/* Mask for setting the direction of GPIO2. (See GDM0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GDM3    GxM3    </span><span class="comment">/* Mask for setting the direction of GPIO3. (See GDM0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GDM4    GxM4    </span><span class="comment">/* Mask for setting the direction of GPIO4. (See GDM0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GDM5    GxM5    </span><span class="comment">/* Mask for setting the direction of GPIO5. (See GDM0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GDM6    GxM6    </span><span class="comment">/* Mask for setting the direction of GPIO6. (See GDM0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GDM7    GxM7    </span><span class="comment">/* Mask for setting the direction of GPIO7. (See GDM0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GDM8    GxM8    </span><span class="comment">/* Mask for setting the direction of GPIO8. (See GDM0). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">/* offset from GPIO_CTRL in bytes */</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define GPIO_DOUT_OFFSET        0x0C            </span><span class="comment">/* sub-register 0x0C is the GPIO data output register. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_DOUT_LEN           (3)</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_DOUT_MASK          GPIO_DIR_MASK</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">/* offset from GPIO_CTRL in bytes */</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define GPIO_IRQE_OFFSET        0x10            </span><span class="comment">/* sub-register 0x10 is the GPIO interrupt enable register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IRQE_LEN           (4)</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IRQE_MASK          0x000001FFUL</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIRQx0                  0x00000001UL    </span><span class="comment">/* IRQ bit0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIRQx1                  0x00000002UL    </span><span class="comment">/* IRQ bit1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIRQx2                  0x00000004UL    </span><span class="comment">/* IRQ bit2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIRQx3                  0x00000008UL    </span><span class="comment">/* IRQ bit3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIRQx4                  0x00000010UL    </span><span class="comment">/* IRQ bit4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIRQx5                  0x00000020UL    </span><span class="comment">/* IRQ bit5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIRQx6                  0x00000040UL    </span><span class="comment">/* IRQ bit6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIRQx7                  0x00000080UL    </span><span class="comment">/* IRQ bit7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIRQx8                  0x00000100UL    </span><span class="comment">/* IRQ bit8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIRQE0  GIRQx0  </span><span class="comment">/* GPIO IRQ Enable for GPIO0 input. Value 1 = enable, 0 = disable*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIRQE1  GIRQx1  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIRQE2  GIRQx2  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIRQE3  GIRQx3  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIRQE4  GIRQx4  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIRQE5  GIRQx5  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIRQE6  GIRQx6  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIRQE7  GIRQx7  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIRQE8  GIRQx8  </span><span class="comment">/* Value 1 = enable, 0 = disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">/* offset from GPIO_CTRL in bytes */</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define GPIO_ISEN_OFFSET        0x14    </span><span class="comment">/* sub-register 0x14 is the GPIO interrupt sense selection register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_ISEN_LEN           (4)</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_ISEN_MASK          GPIO_IRQE_MASK</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GISEN0  GIRQx0  </span><span class="comment">/* GPIO IRQ Sense selection GPIO0 input. Value 0 = High or Rising-Edge, 1 = Low or falling-edge.*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GISEN1  GIRQx1  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GISEN2  GIRQx2  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GISEN3  GIRQx3  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GISEN4  GIRQx4  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GISEN5  GIRQx5  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GISEN6  GIRQx6  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GISEN7  GIRQx7  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GISEN8  GIRQx8  </span><span class="comment">/* Value 0 = High or Rising-Edge, 1 = Low or falling-edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">/* offset from GPIO_CTRL in bytes */</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define GPIO_IMODE_OFFSET       0x18    </span><span class="comment">/* sub-register 0x18 is the GPIO interrupt mode selection register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IMODE_LEN          (4)</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IMODE_MASK         GPIO_IRQE_MASK</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIMOD0  GIRQx0  </span><span class="comment">/* GPIO IRQ Mode selection for GPIO0 input. Value 0 = Level sensitive interrupt. Value 1 = Edge triggered interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIMOD1  GIRQx1  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIMOD2  GIRQx2  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIMOD3  GIRQx3  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIMOD4  GIRQx4  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIMOD5  GIRQx5  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIMOD6  GIRQx6  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIMOD7  GIRQx7  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIMOD8  GIRQx8  </span><span class="comment">/* Value 0 = Level, 1 = Edge. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">/* offset from EXT_SYNC_ID in bytes */</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define GPIO_IBES_OFFSET        0x1C    </span><span class="comment">/* sub-register 0x1C is the GPIO interrupt Both Edge selection register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IBES_LEN           (4)</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IBES_MASK          GPIO_IRQE_MASK  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIBES0  GIRQx0  </span><span class="comment">/* GPIO IRQ Both Edge selection for GPIO0 input. Value 0 = GPIO_IMODE register selects the edge. Value 1 = Both edges trigger the interrupt. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIBES1  GIRQx1  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIBES2  GIRQx2  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIBES3  GIRQx3  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIBES4  GIRQx4  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIBES5  GIRQx5  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIBES6  GIRQx6  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIBES7  GIRQx7  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIBES8  GIRQx8  </span><span class="comment">/* Value 0 = use GPIO_IMODE, 1 = Both Edges */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">/* offset from GPIO_CTRL in bytes */</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define GPIO_ICLR_OFFSET        0x20    </span><span class="comment">/* sub-register 0x20 is the GPIO interrupt clear register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_ICLR_LEN           (4)</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_ICLR_MASK          GPIO_IRQE_MASK  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GICLR0  GIRQx0  </span><span class="comment">/* GPIO IRQ latch clear for GPIO0 input. Write 1 to clear the GPIO0 interrupt latch. Writing 0 has no effect. Reading returns zero */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GICLR1  GIRQx1  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GICLR2  GIRQx2  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GICLR3  GIRQx3  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GICLR4  GIRQx4  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GICLR5  GIRQx5  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GICLR6  GIRQx6  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GICLR7  GIRQx7  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GICLR8  GIRQx8  </span><span class="comment">/* Write 1 to clear the interrupt latch */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">/* offset from GPIO_CTRL in bytes */</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define GPIO_IDBE_OFFSET        0x24    </span><span class="comment">/* sub-register 0x24 is the GPIO interrupt de-bounce enable register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDBE_LEN           (4)</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDBE_MASK          GPIO_IRQE_MASK</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIDBE0  GIRQx0  </span><span class="comment">/* GPIO IRQ de-bounce enable for GPIO0. Value 1 = de-bounce enabled. Value 0 = de-bounce disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIDBE1  GIRQx1  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIDBE2  GIRQx2  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIDBE3  GIRQx3  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIDBE4  GIRQx4  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIDBE5  GIRQx5  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIDBE6  GIRQx6  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIDBE7  GIRQx7  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIDBE8  GIRQx8  </span><span class="comment">/* Value 1 = de-bounce enabled, 0 = de-bounce disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">/* offset from GPIO_CTRL in bytes */</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define GPIO_RAW_OFFSET         0x28    </span><span class="comment">/* sub-register 0x28 allows the raw state of the GPIO pin to be read. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_RAW_LEN            (4)</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_RAW_MASK           GPIO_IRQE_MASK</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GRAWP0  GIRQx0  </span><span class="comment">/* This bit reflects the raw state of GPIO0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GRAWP1  GIRQx1  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GRAWP2  GIRQx2  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GRAWP3  GIRQx3  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GRAWP4  GIRQx4  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GRAWP5  GIRQx5  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GRAWP6  GIRQx6  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GRAWP7  GIRQx7  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GRAWP8  GIRQx8  </span><span class="comment">/* This bit reflects the raw state of GPIO8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#aeeb032f790064644a9a069bbc44ad1df">  825</a></span>&#160;<span class="preprocessor">#define DRX_CONF_ID             0x27            </span><span class="comment">/* Digital Receiver configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRX_CONF_LEN            (44)</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from DRX_CONF_ID in bytes */</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define DRX_TUNE0b_OFFSET       (0x02)  </span><span class="comment">/* sub-register 0x02 is a 16-bit tuning register. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRX_TUNE0b_LEN          (2)</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRX_TUNE0b_MASK         0xFFFF  </span><span class="comment">/* 7.2.40.2 Sub-Register 0x27:02  DRX_TUNE0b */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">/* offset from DRX_CONF_ID in bytes */</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define DRX_TUNE1a_OFFSET       0x04    </span><span class="comment">/* 7.2.40.3 Sub-Register 0x27:04  DRX_TUNE1a */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRX_TUNE1a_LEN          (2)</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRX_TUNE1a_MASK         0xFFFF</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">/* offset from DRX_CONF_ID in bytes */</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define DRX_TUNE1b_OFFSET       0x06    </span><span class="comment">/* 7.2.40.4 Sub-Register 0x27:06  DRX_TUNE1b */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRX_TUNE1b_LEN          (2)</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRX_TUNE1b_MASK         0xFFFF</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">/* offset from DRX_CONF_ID in bytes */</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define DRX_TUNE2_OFFSET        0x08    </span><span class="comment">/* 7.2.40.5 Sub-Register 0x27:08  DRX_TUNE2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRX_TUNE2_LEN           (4)</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRX_TUNE2_MASK          0xFFFFFFFFUL</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">/* offset from DRX_CONF_ID in bytes */</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">/* WARNING: Please do NOT set DRX_SFDTOC to zero (disabling SFD detection timeout)</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment"> * since this risks IC malfunction due to prolonged receiver activity in the event of false preamble detection.</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define DRX_SFDTOC_OFFSET       0x20    </span><span class="comment">/* 7.2.40.7 Sub-Register 0x27:20  DRX_SFDTOC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRX_SFDTOC_LEN          (2)</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRX_SFDTOC_MASK         0xFFFF</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">/* offset from DRX_CONF_ID in bytes */</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define DRX_PRETOC_OFFSET       0x24    </span><span class="comment">/* 7.2.40.9 Sub-Register 0x27:24  DRX_PRETOC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRX_PRETOC_LEN          (2)</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRX_PRETOC_MASK         0xFFFF</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">/* offset from DRX_CONF_ID in bytes */</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define DRX_DRX_TUNE4HOFFSET    0x26    </span><span class="comment">/* 7.2.40.10 Sub-Register 0x27:26  DRX_TUNE4H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRX_DRX_TUNE4H_LEN      (2)</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRX_DRX_TUNE4H_MASK     0xFFFF</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a42e4039f1140cedf72ffa58cd9bc7f7a">  872</a></span>&#160;<span class="preprocessor">#define RF_CONF_ID              0x28            </span><span class="comment">/* Analog RF Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_CONF_LEN             (58)</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_CONF_TXEN_MASK       0x00400000UL   </span><span class="comment">/* TX enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_CONF_RXEN_MASK       0x00200000UL   </span><span class="comment">/* RX enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_CONF_TXPOW_MASK      0x001F0000UL   </span><span class="comment">/* turn on power all LDOs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_CONF_PLLEN_MASK      0x0000E000UL   </span><span class="comment">/* enable PLLs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_CONF_TXBLOCKSEN_MASK 0x00001F00UL   </span><span class="comment">/* enable TX blocks */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_CONF_TXPLLPOWEN_MASK (RF_CONF_PLLEN_MASK | RF_CONF_TXPOW_MASK)</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_CONF_TXALLEN_MASK    (RF_CONF_TXEN_MASK | RF_CONF_TXPOW_MASK | RF_CONF_PLLEN_MASK | RF_CONF_TXBLOCKSEN_MASK)</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from TX_CAL_ID in bytes */</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define RF_RXCTRLH_OFFSET       0x0B    </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from TX_CAL_ID in bytes */</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define RF_TXCTRL_OFFSET        0x0C    </span><span class="comment">/* Analog TX Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_TXCTRL_LEN           (4)</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_TXCTRL_TXMTUNE_MASK  0x000001E0UL    </span><span class="comment">/* Transmit mixer tuning register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_TXCTRL_TXTXMQ_MASK   0x00000E00UL    </span><span class="comment">/* Transmit mixer Q-factor tuning register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_TXCTRL_CH1           0x00005C40UL    </span><span class="comment">/* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_TXCTRL_CH2           0x00045CA0UL    </span><span class="comment">/* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_TXCTRL_CH3           0x00086CC0UL    </span><span class="comment">/* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_TXCTRL_CH4           0x00045C80UL    </span><span class="comment">/* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_TXCTRL_CH5           0x001E3FE0UL    </span><span class="comment">/* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RF_TXCTRL_CH7           0x001E7DE0UL    </span><span class="comment">/* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">/* offset from TX_CAL_ID in bytes */</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define RF_STATUS_OFFSET        0x2C    </span><span class="comment">/*  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">//#define RF_RXCTRLH_           0x00000000UL    /*  */</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#aa6a051ee59146e00bf9934bc7d12e737">  904</a></span>&#160;<span class="preprocessor">#define REG_29_ID_RESERVED      0x29</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a715cdb8ffc7e9714e7396ae950a5942a">  910</a></span>&#160;<span class="preprocessor">#define TX_CAL_ID               0x2A            </span><span class="comment">/* Transmitter calibration block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TX_CAL_LEN              (52)</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from TX_CAL_ID in bytes */</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define TC_SARL_SAR_C               (0)         </span><span class="comment">/* SAR control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor"></span><span class="comment">//#define TC_SARL_OFFSET            0x03            /* Transmitter Calibration  Latest SAR readings. RO */</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">//#define TC_SARL_LEN               (2)</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">/*cause bug in register block TX_CAL, we need to read 1 byte in a time*/</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define TC_SARL_SAR_LVBAT_OFFSET    (3)         </span><span class="comment">/* Latest SAR reading for Voltage level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TC_SARL_SAR_LTEMP_OFFSET    (4)         </span><span class="comment">/* Latest SAR reading for Temperature level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from TX_CAL_ID in bytes */</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">//#define TC_SARW_OFFSET            0x06            /* Transmitter Calibration  SAR readings at last Wake-Up */</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">//#define TC_SARW_LEN           (2)</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define TC_SARW_SAR_WTEMP_OFFSET    0x06            </span><span class="comment">/* SAR reading of Temperature level taken at last wakeup event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TC_SARW_SAR_WVBAT_OFFSET    0x07            </span><span class="comment">/* SAR reading of Voltage level taken at last wakeup event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from TX_CAL_ID in bytes */</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define TC_PGDELAY_OFFSET       0x0B            </span><span class="comment">/* Transmitter Calibration  Pulse Generator Delay */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TC_PGDELAY_LEN          (1)</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TC_PGDELAY_CH1          0xC9            </span><span class="comment">/* Recommended value for channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TC_PGDELAY_CH2          0xC2            </span><span class="comment">/* Recommended value for channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TC_PGDELAY_CH3          0xC5            </span><span class="comment">/* Recommended value for channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TC_PGDELAY_CH4          0x95            </span><span class="comment">/* Recommended value for channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TC_PGDELAY_CH5          0xC0            </span><span class="comment">/* Recommended value for channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TC_PGDELAY_CH7          0x93            </span><span class="comment">/* Recommended value for channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from TX_CAL_ID in bytes */</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define TC_PGTEST_OFFSET        0x0C            </span><span class="comment">/* Transmitter Calibration  Pulse Generator Test */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TC_PGTEST_LEN           (1)</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TC_PGTEST_NORMAL        0x00            </span><span class="comment">/* Normal operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TC_PGTEST_CW            0x13            </span><span class="comment">/* Continuous Wave (CW) Test Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#abb441eea644568b3c17e9ec8fc25a82a">  943</a></span>&#160;<span class="preprocessor">#define FS_CTRL_ID              0x2B            </span><span class="comment">/* Frequency synthesiser control block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FS_CTRL_LEN             (21)</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from FS_CTRL_ID in bytes */</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define FS_RES1_OFFSET          0x00            </span><span class="comment">/* reserved area. Please take care not to write to this area as doing so may cause the DW1000 to malfunction. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FS_RES1_LEN             (7)</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from FS_CTRL_ID in bytes */</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define FS_PLLCFG_OFFSET        0x07            </span><span class="comment">/* Frequency synthesiser  PLL configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FS_PLLCFG_LEN           (5)</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FS_PLLCFG_CH1           0x09000407UL    </span><span class="comment">/* Operating Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FS_PLLCFG_CH2           0x08400508UL    </span><span class="comment">/* Operating Channel 2 (same as 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FS_PLLCFG_CH3           0x08401009UL    </span><span class="comment">/* Operating Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FS_PLLCFG_CH4           0x08400508UL    </span><span class="comment">/* Operating Channel 4 (same as 2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FS_PLLCFG_CH5           0x0800041DUL    </span><span class="comment">/* Operating Channel 5 (same as 7) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FS_PLLCFG_CH7           0x0800041DUL    </span><span class="comment">/* Operating Channel 7 (same as 5) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from FS_CTRL_ID in bytes */</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define FS_PLLTUNE_OFFSET       0x0B            </span><span class="comment">/* Frequency synthesiser  PLL Tuning */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FS_PLLTUNE_LEN          (1)</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FS_PLLTUNE_CH1          0x1E    </span><span class="comment">/* Operating Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FS_PLLTUNE_CH2          0x26    </span><span class="comment">/* Operating Channel 2 (same as 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FS_PLLTUNE_CH3          0x5E    </span><span class="comment">/* Operating Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FS_PLLTUNE_CH4          0x26    </span><span class="comment">/* Operating Channel 4 (same as 2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FS_PLLTUNE_CH5          0xA6    </span><span class="comment">/* Operating Channel 5 (same as 7) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FS_PLLTUNE_CH7          0xA6    </span><span class="comment">/* Operating Channel 7 (same as 5) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from FS_CTRL_ID in bytes */</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define FS_RES2_OFFSET          0x0C    </span><span class="comment">/* reserved area. Please take care not to write to this area as doing so may cause the DW1000 to malfunction. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FS_RES2_LEN             (2)</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from FS_CTRL_ID in bytes */</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define FS_XTALT_OFFSET         0x0E    </span><span class="comment">/* Frequency synthesiser  Crystal trim */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FS_XTALT_LEN            (1)</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FS_XTALT_MASK           0x1F    </span><span class="comment">/* Crystal Trim. Crystals may be trimmed using this register setting to tune out errors, see 8.1  IC Calibration  Crystal Oscillator Trim. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from FS_CTRL_ID in bytes */</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define FS_RES3_OFFSET          0x0F    </span><span class="comment">/* reserved area. Please take care not to write to this area as doing so may cause the DW1000 to malfunction. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FS_RES3_LEN             (6)</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a7ffeee6d9c8e85864bbe38055aeb2426">  980</a></span>&#160;<span class="preprocessor">#define AON_ID                  0x2C            </span><span class="comment">/* Always-On register set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_LEN                 (12)</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from AON_ID in bytes */</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define AON_WCFG_OFFSET         0x00    </span><span class="comment">/* used to control what the DW1000 IC does as it wakes up from low-power SLEEP or DEEPSLEEPstates. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_WCFG_LEN            (2)</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_WCFG_MASK           0x09CB  </span><span class="comment">/* access mask to AON_WCFG register*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_WCFG_ONW_RADC       0x0001  </span><span class="comment">/* On Wake-up Run the (temperature and voltage) Analog-to-Digital Convertors */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_WCFG_ONW_RX         0x0002  </span><span class="comment">/* On Wake-up turn on the Receiver */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_WCFG_ONW_LEUI       0x0008  </span><span class="comment">/* On Wake-up load the EUI from OTP memory into Register file: 0x01  Extended Unique Identifier. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_WCFG_ONW_LDC        0x0040  </span><span class="comment">/* On Wake-up load configurations from the AON memory into the host interface register set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_WCFG_ONW_L64P       0x0080  </span><span class="comment">/* On Wake-up load the Length64 receiver operating parameter set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_WCFG_PRES_SLEEP     0x0100  </span><span class="comment">/* Preserve Sleep. This bit determines what the DW1000 does with respect to the ARXSLP and ATXSLP sleep controls */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_WCFG_ONW_LLDE       0x0800  </span><span class="comment">/* On Wake-up load the LDE microcode. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from AON_ID in bytes */</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define AON_CTRL_OFFSET         0x02    </span><span class="comment">/* The bits in this register in general cause direct activity within the AON block with respect to the stored AON memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CTRL_LEN            (1)</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CTRL_MASK           0x8F    </span><span class="comment">/* access mask to AON_CTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CTRL_RESTORE        0x01    </span><span class="comment">/* When this bit is set the DW1000 will copy the user configurations from the AON memory to the host interface register set. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CTRL_SAVE           0x02    </span><span class="comment">/* When this bit is set the DW1000 will copy the user configurations from the host interface register set into the AON memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CTRL_UPL_CFG        0x04    </span><span class="comment">/* Upload the AON block configurations to the AON  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CTRL_DCA_READ       0x08    </span><span class="comment">/* Direct AON memory access read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CTRL_DCA_ENAB       0x80    </span><span class="comment">/* Direct AON memory access enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from AON_ID in bytes */</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define AON_RDAT_OFFSET         0x03    </span><span class="comment">/* AON Direct Access Read Data Result */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_RDAT_LEN            (1)</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from AON_ID in bytes */</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define AON_ADDR_OFFSET         0x04    </span><span class="comment">/* AON Direct Access Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_ADDR_LEN            (1)</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">/* offset from AON_ID in bytes */</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define AON_CFG0_OFFSET         0x06    </span><span class="comment">/* 32-bit configuration register for the always on block. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CFG0_LEN            (4)</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CFG0_SLEEP_EN           0x00000001UL    </span><span class="comment">/* This is the sleep enable configuration bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CFG0_WAKE_PIN           0x00000002UL    </span><span class="comment">/* Wake using WAKEUP pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CFG0_WAKE_SPI           0x00000004UL    </span><span class="comment">/* Wake using SPI access SPICSn */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CFG0_WAKE_CNT           0x00000008UL    </span><span class="comment">/* Wake when sleep counter elapses */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CFG0_LPDIV_EN           0x00000010UL    </span><span class="comment">/* Low power divider enable configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CFG0_LPCLKDIVA_MASK     0x0000FFE0UL    </span><span class="comment">/* divider count for dividing the raw DW1000 XTAL oscillator frequency to set an LP clock frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CFG0_LPCLKDIVA_SHIFT    (5)</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CFG0_SLEEP_TIM          0xFFFF0000UL    </span><span class="comment">/* Sleep time. This field configures the sleep time count elapse value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CFG0_SLEEP_SHIFT        (16)</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from AON_ID in bytes */</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define AON_CFG1_OFFSET         0x0A</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CFG1_LEN            (2)</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CFG1_MASK           0x0007  </span><span class="comment">/* aceess mask to AON_CFG1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CFG1_SLEEP_CEN      0x0001  </span><span class="comment">/* This bit enables the sleep counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CFG1_SMXX           0x0002  </span><span class="comment">/* This bit needs to be set to 0 for correct operation in the SLEEP state within the DW1000 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AON_CFG1_LPOSC_CAL      0x0004  </span><span class="comment">/* This bit enables the calibration function that measures the period of the ICs internal low powered oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a1242aa69ee4749f88cb1326869966532"> 1033</a></span>&#160;<span class="preprocessor">#define OTP_IF_ID               0x2D            </span><span class="comment">/* One Time Programmable Memory Interface */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_IF_LEN              (18)</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from OTP_IF_ID in bytes */</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define OTP_WDAT                0x00            </span><span class="comment">/* 32-bit register. The data value to be programmed into an OTP location  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_WDAT_LEN            (4)</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from OTP_IF_ID in bytes */</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define OTP_ADDR                0x04            </span><span class="comment">/* 16-bit register used to select the address within the OTP memory block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_ADDR_LEN            (2)</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_ADDR_MASK           0x07FF          </span><span class="comment">/* This 11-bit field specifies the address within OTP memory that will be accessed read or written. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from OTP_IF_ID in bytes */</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define OTP_CTRL                0x06            </span><span class="comment">/* used to control the operation of the OTP memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_CTRL_LEN            (2)</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_CTRL_MASK           0x8002</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_CTRL_OTPRDEN        0x0001          </span><span class="comment">/* This bit forces the OTP into manual read mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_CTRL_OTPREAD        0x0002          </span><span class="comment">/* This bit commands a read operation from the address specified in the OTP_ADDR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_CTRL_LDELOAD        0x8000          </span><span class="comment">/* This bit forces a load of LDE microcode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_CTRL_OTPPROG        0x0040          </span><span class="comment">/* Setting this bit will cause the contents of OTP_WDAT to be written to OTP_ADDR. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from OTP_IF_ID in bytes */</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define OTP_STAT                0x08</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_STAT_LEN            (2)</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_STAT_MASK           0x0003</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_STAT_OTPPRGD        0x0001          </span><span class="comment">/* OTP Programming Done */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor"></span><span class="comment">//#define OTP_STAT_OTPVLTOK     0x0002          /* OTP Programming Voltage OK */   !!!!!!!!!!!!</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">/* offset from OTP_IF_ID in bytes */</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define OTP_RDAT                0x0A            </span><span class="comment">/* 32-bit register. The data value read from an OTP location will appear here */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_RDAT_LEN            (4)</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from OTP_IF_ID in bytes */</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define OTP_SRDAT               0x0E            </span><span class="comment">/* 32-bit register. The data value stored in the OTP SR (0x400) location will appear here after power up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_SRDAT_LEN           (4)</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from OTP_IF_ID in bytes */</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define OTP_SF                  0x12            </span><span class="comment">/*8-bit special function register used to select and load special receiver operational parameter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_SF_LEN              (1)</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_SF_MASK             0x63</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_SF_OPS_KICK         0x01            </span><span class="comment">/* This bit when set initiates a load of the operating parameter set selected by the OPS_SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_SF_LDO_KICK         0x02            </span><span class="comment">/* This bit when set initiates a load of the LDO tune code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_SF_OPS_SEL_L64      0x00            </span><span class="comment">/* Operating parameter set selection: Length64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTP_SF_OPS_SEL_TIGHT    0x40            </span><span class="comment">/* Operating parameter set selection: Tight */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#ab6e5e6c06cf4e719d7268dd73267304a"> 1078</a></span>&#160;<span class="preprocessor">#define LDE_IF_ID               0x2E            </span><span class="comment">/* Leading edge detection control block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDE_IF_LEN              (0)</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from LDE_IF_ID in bytes */</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define LDE_THRESH_OFFSET       0x0000  </span><span class="comment">/* 16-bit status register reporting the threshold that was used to find the first path */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDE_THRESH_LEN          (2)</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from LDE_IF_ID in bytes */</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define LDE_CFG1_OFFSET         0x0806  </span><span class="comment">/*8-bit configuration register*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDE_CFG1_LEN            (1)</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDE_CFG1_NSTDEV_MASK    0x1F    </span><span class="comment">/* Number of Standard Deviations mask. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDE_CFG1_PMULT_MASK     0xE0    </span><span class="comment">/* Peak Multiplier mask. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from LDE_IF_ID in bytes */</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define LDE_PPINDX_OFFSET       0x1000  </span><span class="comment">/* reporting the position within the accumulator that the LDE algorithm has determined to contain the maximum */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDE_PPINDX_LEN          (2)</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from LDE_IF_ID in bytes */</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define LDE_PPAMPL_OFFSET       0x1002  </span><span class="comment">/* reporting the magnitude of the peak signal seen in the accumulator data memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDE_PPAMPL_LEN          (2)</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from LDE_IF_ID in bytes */</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define LDE_RXANTD_OFFSET       0x1804  </span><span class="comment">/* 16-bit configuration register for setting the receive antenna delay */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDE_RXANTD_LEN          (2)</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from LDE_IF_ID in bytes */</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define LDE_CFG2_OFFSET         0x1806  </span><span class="comment">/* 16-bit LDE configuration tuning register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDE_CFG2_LEN            (2)</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from LDE_IF_ID in bytes */</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define LDE_REPC_OFFSET         0x2804  </span><span class="comment">/* 16-bit configuration register for setting the replica avoidance coefficient */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LDE_REPC_LEN            (2)</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a346df097307fe29dd8bae37dd6568d47"> 1109</a></span>&#160;<span class="preprocessor">#define DIG_DIAG_ID             0x2F        </span><span class="comment">/* Digital Diagnostics Interface */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIG_DIAG_LEN            (41)</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define EVC_CTRL_OFFSET         0x00        </span><span class="comment">/* Event Counter Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_CTRL_LEN            (4)</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_CTRL_MASK           0x00000003UL</span><span class="comment">/* access mask to Register for bits should always be set to zero to avoid any malfunction of the device. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_EN                  0x00000001UL</span><span class="comment">/* Event Counters Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_CLR                 0x00000002UL</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define EVC_PHE_OFFSET          0x04        </span><span class="comment">/* PHR Error Event Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_PHE_LEN             (2)</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_PHE_MASK            0x0FFF</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define EVC_RSE_OFFSET          0x06        </span><span class="comment">/* Reed Solomon decoder (Frame Sync Loss) Error Event Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_RSE_LEN             (2)</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_RSE_MASK            0x0FFF</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define EVC_FCG_OFFSET          0x08        </span><span class="comment">/* The EVC_FCG field is a 12-bit counter of the frames received with good CRC/FCS sequence. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_FCG_LEN             (2)</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_FCG_MASK            0x0FFF</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define EVC_FCE_OFFSET          0x0A        </span><span class="comment">/* The EVC_FCE field is a 12-bit counter of the frames received with bad CRC/FCS sequence. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_FCE_LEN             (2)</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_FCE_MASK            0x0FFF</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define EVC_FFR_OFFSET          0x0C        </span><span class="comment">/* The EVC_FFR field is a 12-bit counter of the frames rejected by the receive frame filtering function. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_FFR_LEN             (2)</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_FFR_MASK            0x0FFF</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define EVC_OVR_OFFSET          0x0E        </span><span class="comment">/* The EVC_OVR field is a 12-bit counter of receive overrun events */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_OVR_LEN             (2)</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_OVR_MASK            0x0FFF</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define EVC_STO_OFFSET          0x10        </span><span class="comment">/* The EVC_STO field is a 12-bit counter of SFD Timeout Error events */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_OVR_LEN             (2)</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_OVR_MASK            0x0FFF</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define EVC_PTO_OFFSET          0x12        </span><span class="comment">/* The EVC_PTO field is a 12-bit counter of Preamble detection Timeout events */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_PTO_LEN             (2)</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_PTO_MASK            0x0FFF</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define EVC_FWTO_OFFSET         0x14        </span><span class="comment">/* The EVC_FWTO field is a 12-bit counter of receive frame wait timeout events */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_FWTO_LEN            (2)</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_FWTO_MASK           0x0FFF</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define EVC_TXFS_OFFSET         0x16        </span><span class="comment">/* The EVC_TXFS field is a 12-bit counter of transmit frames sent. This is incremented every time a frame is sent */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_TXFS_LEN            (2)</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_TXFS_MASK           0x0FFF</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define EVC_HPW_OFFSET          0x18        </span><span class="comment">/* The EVC_HPW field is a 12-bit counter of Half Period Warnings. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_HPW_LEN             (2)</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_HPW_MASK            0x0FFF</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define EVC_TPW_OFFSET          0x1A        </span><span class="comment">/* The EVC_TPW field is a 12-bit counter of Transmitter Power-Up Warnings. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_TPW_LEN             (2)</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EVC_TPW_MASK            0x0FFF</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define EVC_RES1_OFFSET         0x1C        </span><span class="comment">/* Please take care not to write to this register as doing so may cause the DW1000 to malfunction. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define DIAG_TMC_OFFSET         0x24</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIAG_TMC_LEN            (2)</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIAG_TMC_MASK           0x0010</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIAG_TMC_TX_PSTM        0x0010      </span><span class="comment">/* This test mode is provided to help support regulatory approvals spectral testing. When the TX_PSTM bit is set it enables a repeating transmission of the data from the TX_BUFFER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a5b0e691df1d793c6a6b9f1eb4ff263e5"> 1187</a></span>&#160;<span class="preprocessor">#define REG_30_ID_RESERVED      0x30</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_31_ID_RESERVED      0x31</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_32_ID_RESERVED      0x32</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_33_ID_RESERVED      0x33</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_34_ID_RESERVED      0x34</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_35_ID_RESERVED      0x35</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a1754d490d290ea2c1a2ad4d933edbaf1"> 1197</a></span>&#160;<span class="preprocessor">#define PMSC_ID                 0x36            </span><span class="comment">/* Power Management System Control Block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_LEN                (48)</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from PMSC_ID in bytes */</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define PMSC_CTRL0_OFFSET       0x00</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL0_LEN          (4)</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL0_MASK         0xF08F847FUL    </span><span class="comment">/* access mask to register PMSC_CTRL0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL0_SYSCLKS_AUTO 0x00000000UL    </span><span class="comment">/* The system clock will run off the 19.2 MHz XTI clock until the PLL is calibrated and locked, then it will switch over the 125 MHz PLL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL0_SYSCLKS_19M  0x00000001UL    </span><span class="comment">/* Force system clock to be the 19.2 MHz XTI clock. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL0_SYSCLKS_125M 0x00000002UL    </span><span class="comment">/* Force system clock to the 125 MHz PLL clock. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL0_RXCLKS_AUTO  0x00000000UL    </span><span class="comment">/* The RX clock will be disabled until it is required for an RX operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL0_RXCLKS_19M   0x00000004UL    </span><span class="comment">/* Force RX clock enable and sourced clock from the 19.2 MHz XTI clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL0_RXCLKS_125M  0x00000008UL    </span><span class="comment">/* Force RX clock enable and sourced from the 125 MHz PLL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL0_RXCLKS_OFF   0x0000000CUL    </span><span class="comment">/* Force RX clock off. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL0_TXCLKS_AUTO  0x00000000UL    </span><span class="comment">/* The TX clock will be disabled until it is required for a TX operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL0_TXCLKS_19M   0x00000010UL    </span><span class="comment">/* Force TX clock enable and sourced clock from the 19.2 MHz XTI clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL0_TXCLKS_125M  0x00000020UL    </span><span class="comment">/* Force TX clock enable and sourced from the 125 MHz PLL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL0_TXCLKS_OFF   0x00000030UL    </span><span class="comment">/* Force TX clock off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL0_FACE         0x00000040UL    </span><span class="comment">/* Force Accumulator Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from PMSC_ID in bytes */</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define PMSC_CTRL1_OFFSET       0x04</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL1_LEN          (4)</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL1_MASK         0xFC02F802UL    </span><span class="comment">/* access mask to register PMSC_CTRL1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL1_ARX2INIT     0x00000002UL    </span><span class="comment">/* Automatic transition from receive mode into the INIT state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL1_ATXSLP       0x00000800UL    </span><span class="comment">/* If this bit is set then the DW1000 will automatically transition into SLEEP or DEEPSLEEP mode after transmission of a frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL1_ARXSLP       0x00001000UL    </span><span class="comment">/* this bit is set then the DW1000 will automatically transition into SLEEP mode after a receive attempt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL1_SNOZE        0x00002000UL    </span><span class="comment">/* Snooze Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL1_SNOZR        0x00004000UL    </span><span class="comment">/* The SNOZR bit is set to allow the snooze timer to repeat twice */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL1_PLLSYN       0x00008000UL    </span><span class="comment">/* This enables a special 1 GHz clock used for some external SYNC modes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL1_LDERUNE      0x00020000UL    </span><span class="comment">/* This bit enables the running of the LDE algorithm */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL1_KHZCLKDIV_MASK   0xFC000000UL    </span><span class="comment">/* Kilohertz clock divisor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL1_PKTSEQ_DISABLE   0x00        </span><span class="comment">/* writing this to PMSC CONTROL 1 register (bits 10-3) disables PMSC control of analog RF subsystems */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_CTRL1_PKTSEQ_ENABLE    0xE7        </span><span class="comment">/* writing this to PMSC CONTROL 1 register (bits 10-3) enables PMSC control of analog RF subsystems */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from PMSC_ID in bytes */</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define PMSC_RES1_OFFSET        0x08</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from PMSC_ID in bytes */</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define PMSC_SNOZT_OFFSET       0x0C            </span><span class="comment">/* PMSC Snooze Time Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_SNOZT_LEN          (1)</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from PMSC_ID in bytes */</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define PMSC_RES2_OFFSET        0x10</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from PMSC_ID in bytes */</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define PMSC_RES3_OFFSET        0x24</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from PMSC_ID in bytes */</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define PMSC_TXFINESEQ_OFFSET        0x26       </span><span class="comment">/* Writing PMSC_TXFINESEQ_DIS_MASK disables fine grain sequencing in the transmitter*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_TXFINESEQ_DIS_MASK      (0x0)  </span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_TXFINESEQ_EN_MASK      (0B74)      </span><span class="comment">/* Writing PMSC_TXFINESEQ_EN_MASK enables fine grain sequencing in the transmitter*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor"></span><span class="comment">/* offset from PMSC_ID in bytes */</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define PMSC_LEDC_OFFSET        0x28</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_LEDC_LEN           (4)</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_LEDC_MASK          0x000001FFUL    </span><span class="comment">/* 32-bit LED control register. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_LEDC_BLINK_TIM_MASK    0x000000FFUL    </span><span class="comment">/* This field determines how long the LEDs remain lit after an event that causes them to be set on. default 0x20 give 0x20 * 14mS = 400mS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMSC_LEDC_BLNKEN        0x00000100UL    </span><span class="comment">/* Blink Enable. When this bit is set to 1 the LED blink feature is enabled. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="deca__regs_8h.html#a63dc73bb021e5206c4ac9b301391ed6f"> 1253</a></span>&#160;<span class="preprocessor">#define REG_37_ID_RESERVED      0x37</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_38_ID_RESERVED      0x38</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_39_ID_RESERVED      0x39</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_3A_ID_RESERVED      0x3A</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_3B_ID_RESERVED      0x3B</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_3C_ID_RESERVED      0x3C</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_3D_ID_RESERVED      0x3D</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_3E_ID_RESERVED      0x3E</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_3F_ID_RESERVED      0x3F</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment">/* END DW1000 REGISTER DEFINITION */</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;</div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor"></span>}</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="deca__version_8h_html"><div class="ttname"><a href="deca__version_8h.html">deca_version.h</a></div><div class="ttdoc">Defines the version info for the DW1000 device driver including its API. </div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jan 18 2016 16:07:24 for Badge v1 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
