{"Source Block": ["hdl/library/axi_dmac/dest_axi_stream.v@93:103@HdlStmAssign", "assign req_ready = fifo_eot_beat | ~active;\nassign data_id = id;\nassign xfer_req = active;\n\nassign m_axis_valid = fifo_valid & active;\nassign fifo_ready = m_axis_ready & active;\nassign m_axis_last = req_xlast_d & fifo_last & data_eot;\nassign m_axis_data = fifo_data;\n\nalways @(posedge s_axis_aclk) begin\n  if (s_axis_aresetn == 1'b0) begin\n"], "Clone Blocks": [["hdl/library/axi_dmac/dest_axi_stream.v@94:104", "assign data_id = id;\nassign xfer_req = active;\n\nassign m_axis_valid = fifo_valid & active;\nassign fifo_ready = m_axis_ready & active;\nassign m_axis_last = req_xlast_d & fifo_last & data_eot;\nassign m_axis_data = fifo_data;\n\nalways @(posedge s_axis_aclk) begin\n  if (s_axis_aresetn == 1'b0) begin\n    data_enabled <= 1'b0;\n"], ["hdl/library/axi_dmac/dest_axi_stream.v@90:100", "assign fifo_last_beat = fifo_ready & fifo_last;\nassign fifo_eot_beat = fifo_last_beat & data_eot;\n\nassign req_ready = fifo_eot_beat | ~active;\nassign data_id = id;\nassign xfer_req = active;\n\nassign m_axis_valid = fifo_valid & active;\nassign fifo_ready = m_axis_ready & active;\nassign m_axis_last = req_xlast_d & fifo_last & data_eot;\nassign m_axis_data = fifo_data;\n"], ["hdl/library/axi_dmac/dest_axi_stream.v@88:98", "\n/* fifo_last == 1'b1 implies fifo_valid == 1'b1 */\nassign fifo_last_beat = fifo_ready & fifo_last;\nassign fifo_eot_beat = fifo_last_beat & data_eot;\n\nassign req_ready = fifo_eot_beat | ~active;\nassign data_id = id;\nassign xfer_req = active;\n\nassign m_axis_valid = fifo_valid & active;\nassign fifo_ready = m_axis_ready & active;\n"], ["hdl/library/axi_dmac/dest_axi_stream.v@89:99", "/* fifo_last == 1'b1 implies fifo_valid == 1'b1 */\nassign fifo_last_beat = fifo_ready & fifo_last;\nassign fifo_eot_beat = fifo_last_beat & data_eot;\n\nassign req_ready = fifo_eot_beat | ~active;\nassign data_id = id;\nassign xfer_req = active;\n\nassign m_axis_valid = fifo_valid & active;\nassign fifo_ready = m_axis_ready & active;\nassign m_axis_last = req_xlast_d & fifo_last & data_eot;\n"], ["hdl/library/axi_dmac/dest_axi_stream.v@92:102", "\nassign req_ready = fifo_eot_beat | ~active;\nassign data_id = id;\nassign xfer_req = active;\n\nassign m_axis_valid = fifo_valid & active;\nassign fifo_ready = m_axis_ready & active;\nassign m_axis_last = req_xlast_d & fifo_last & data_eot;\nassign m_axis_data = fifo_data;\n\nalways @(posedge s_axis_aclk) begin\n"], ["hdl/library/axi_dmac/dest_axi_stream.v@95:105", "assign xfer_req = active;\n\nassign m_axis_valid = fifo_valid & active;\nassign fifo_ready = m_axis_ready & active;\nassign m_axis_last = req_xlast_d & fifo_last & data_eot;\nassign m_axis_data = fifo_data;\n\nalways @(posedge s_axis_aclk) begin\n  if (s_axis_aresetn == 1'b0) begin\n    data_enabled <= 1'b0;\n  end else if (enable == 1'b1) begin\n"]], "Diff Content": {"Delete": [[98, "assign fifo_ready = m_axis_ready & active;\n"]], "Add": []}}