$date
	Thu May 05 20:28:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BCDtoSEVEN_tb $end
$scope module BCD_1 $end
$var wire 4 ! Din [3:0] $end
$var wire 1 " clk $end
$var wire 1 # load_syn $end
$var wire 1 $ rst_syn $end
$var reg 8 % Ans [7:0] $end
$var reg 4 & Q_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 &
b11111001 %
1$
0#
1"
b101 !
$end
#10
0"
#20
b10100100 %
b10 &
1"
#30
0"
#40
b10110000 %
b11 &
1"
#50
0"
#60
b10011001 %
b100 &
1"
#70
0"
#80
b11000000 %
b0 &
1"
1#
0$
#90
0"
0#
1$
#100
b11111001 %
b1 &
1"
#110
0"
#120
b10010010 %
b101 &
1"
1#
#130
0"
0#
#140
b10000010 %
b110 &
1"
#150
0"
#160
b11111000 %
b111 &
1"
#170
0"
#180
b10000000 %
b1000 &
1"
#190
0"
#200
b10010000 %
b1001 &
1"
#210
0"
#220
b11000000 %
b0 &
1"
#230
0"
#240
b11111001 %
b1 &
1"
#250
0"
#260
b10100100 %
b10 &
1"
#270
0"
#280
b10110000 %
b11 &
1"
#290
0"
#300
b10011001 %
b100 &
1"
#310
0"
#320
b10010010 %
b101 &
1"
#330
0"
#340
b10000010 %
b110 &
1"
#350
0"
#360
b11111000 %
b111 &
1"
#370
0"
#380
b10000000 %
b1000 &
1"
#390
0"
#400
b10010000 %
b1001 &
1"
