
<div align="center">

<h1>CPU With Structural Modeling In Verilog</h1>
</div>


**1. Structural Blocks** 

- Counter:

![image](https://github.com/trong420/CPU-structural/assets/90754954/1805994d-7cc9-4b21-b133-580a3d6c404a)


Result

![wave](https://github.com/trong420/CPU-structural/assets/90754954/909cdafe-b0e2-4362-bda1-d2d07a307dad)


- Register: PIPO register DFF with enable pin


![image](https://github.com/trong420/CPU-structural/assets/90754954/461f6a33-f902-4953-aef2-baa8f6f0324b)

Result

![wave](https://github.com/trong420/CPU-structural/assets/90754954/a1e1b264-570e-4694-9af4-ae34e5f26695)

- Multiplexer: create mux with 16 bit input

![require](https://github.com/trong420/CPU-structural/assets/90754954/46701d9c-0322-4114-a6e4-42f441ed219f)


Result

- ALU:


Result

*The functionality of the control unit is described in RTL code*

**2. Simulation of CPU** 

**3. Design Vision Lab** 

- 

---

EDA Playground link: [CPU](https://edaplayground.com/x/8r2a)


