/// Auto-generated register definitions for EXTI
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32g0::exti {

// ============================================================================
// EXTI - External interrupt/event controller
// Base Address: 0x40021800
// ============================================================================

/// EXTI Register Structure
struct EXTI_Registers {

    /// EXTI rising trigger selection register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t RTSR1;

    /// EXTI falling trigger selection register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FTSR1;

    /// EXTI software interrupt event register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SWIER1;

    /// EXTI rising edge pending register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t RPR1;

    /// EXTI falling edge pending register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FPR1;
    uint8_t RESERVED_0014[20]; ///< Reserved

    /// EXTI rising trigger selection register 2
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t RTSR2;

    /// EXTI falling trigger selection register 2
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FTSR2;

    /// EXTI software interrupt event register 2
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SWIER2;

    /// EXTI rising edge pending register 2
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t RPR2;

    /// EXTI falling edge pending register 2
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FPR2;
    uint8_t RESERVED_003C[36]; ///< Reserved

    /// EXTI external interrupt selection register
    /// Offset: 0x0060
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EXTICR1;

    /// EXTI external interrupt selection register
    /// Offset: 0x0064
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EXTICR2;

    /// EXTI external interrupt selection register
    /// Offset: 0x0068
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EXTICR3;

    /// EXTI external interrupt selection register
    /// Offset: 0x006C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EXTICR4;
    uint8_t RESERVED_0070[16]; ///< Reserved

    /// EXTI CPU wakeup with interrupt mask register
    /// Offset: 0x0080
    /// Reset value: 0xFFF80000
    /// Access: read-write
    volatile uint32_t IMR1;

    /// EXTI CPU wakeup with event mask register
    /// Offset: 0x0084
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EMR1;
    uint8_t RESERVED_0088[8]; ///< Reserved

    /// EXTI CPU wakeup with interrupt mask register
    /// Offset: 0x0090
    /// Reset value: 0xFFFFFFFF
    /// Access: read-write
    volatile uint32_t IMR2;

    /// EXTI CPU wakeup with event mask register
    /// Offset: 0x0094
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EMR2;
};

static_assert(sizeof(EXTI_Registers) >= 152, "EXTI_Registers size mismatch");

/// EXTI peripheral instance
inline EXTI_Registers* EXTI() {
    return reinterpret_cast<EXTI_Registers*>(0x40021800);
}

}  // namespace alloy::hal::st::stm32g0::exti
