// Seed: 3594061114
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    output tri id_4,
    output supply0 id_5
);
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri id_3,
    input supply0 id_4,
    input tri id_5,
    output tri1 id_6,
    output supply0 id_7,
    output tri1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    input wor id_11,
    output wire id_12
);
  assign id_8 = 1'b0 ? 1 | id_10 : 1 == id_4;
  module_0(
      id_0, id_5, id_1, id_5, id_8, id_12
  );
endmodule
