{
    "PIN_CONF_MSG": 
    {
        "// comment": "=======================================================================",
        "// comment": "HEADER_ELT section contains information about TBD: do we have a single section per file or one per MSG?",
        "// comment": "Eric M changes on Nov 28th: ",
		"// comment": "		Pins config split in 2: prog pins (b) and HIF (c) + comments clarified",
		"// comment": "		reshuffled attributes",
		"HEADER_ELT_a" :
        {
                        "VERSION_MAJOR_a" : 1,
                        "VERSION_MINOR_b" : 0
        },
        "// comment": "=======================================================================",
        "// comment": "PROG_PINS_CFG_ELT section sets the pad configuration of PROGrammable pins",
        "PROG_PINS_CFG_ELT_b" :
        {               
                        "// comment" : "For each PROGrammable pin in this section",
						"// comment" : "SLEW_RATE_a sets the maximum slew rate on the pin. Type: integer value between 0 and 6",
                        "// comment" : "PULL_UP_DOWN_b allows to add a pull-up or pull-down on the pad. Type: enum = 'none', 'down', 'up'",
                        "// comment" : "SLEEP_CFG_c allows to add a pull-up or pull-down on the pad while in sleep mode. Type: enum = 'tri', 'down', 'up', 'maintain'",
                        "// comment" : "MODE_d allows to configure the pin in tristate, functionnal mode or gpio. Type: enum = 'tri', 'func', 'gpio' ",
						"// comment" : "mode also has following enums 'debug', 'clock'  ",
                        "// comment" : "GPIO_ID_e allows to assign a GPIO_ID to a given pin when configured as gpio. Type = char ",
                        "GPIO_FEM_1_a" :
                        {
                                "SLEW_RATE_a" : 1,
								"PULL_UP_DOWN_b" : "none",
                                "SLEEP_CFG_c" : "tri",
                                "MODE_d" : "gpio",
                                "GPIO_ID_e" : "A"
                        },
                        "GPIO_FEM_2_b" :
                        {
                                "SLEW_RATE_a" : 2,
								"PULL_UP_DOWN_b" : "up",
                                "SLEEP_CFG_c" : "tri",
                                "MODE_d" : "tri",
                                "GPIO_ID_e" : "B"
                        },
                        "GPIO_FEM_3_c" :
                        {
                                "SLEW_RATE_a" : 3,
								"PULL_UP_DOWN_b" : "down",
                                "SLEEP_CFG_c" : "tri",
                                "MODE_d" : "func",
                                "GPIO_ID_e" : "C"
                        },
                        "GPIO_FEM_4_d" :
                        {
                                "SLEW_RATE_a" : 4,
								"PULL_UP_DOWN_b" : "down",
                                "SLEEP_CFG_c" : "tri",
                                "MODE_d" : "gpio",
                                "GPIO_ID_e" : "P"
                        },
                        "GPIO_FEM_5_e" :
                        {
                                "SLEW_RATE_a" : 5,
								"PULL_UP_DOWN_b" : "up",
                                "SLEEP_CFG_c" : "tri",
                                "MODE_d" : "tri",
                                "GPIO_ID_e" : "T"
                        },
                        "GPIO_FEM_6_f" :
                        {
                                "SLEW_RATE_a" : 6,
								"PULL_UP_DOWN_b" : "down",
                                "SLEEP_CFG_c" : "tri",
                                "MODE_d" : "func",
                                "GPIO_ID_e" : "R"
                        },
                        "GPIO_PDET_g" :
                        {
                                "SLEW_RATE_a" : 0,
								"PULL_UP_DOWN_b" : "none",
                                "SLEEP_CFG_c" : "tri",
                                "MODE_d" : "gpio",
                                "GPIO_ID_e" : "G"
                        },
                        "GPIO_PTA_TX_CONF_h" :
                        {
                                "SLEW_RATE_a" : 3,
								"PULL_UP_DOWN_b" : "none",
                                "SLEEP_CFG_c" : "tri",
                                "MODE_d" : "gpio",
                                "GPIO_ID_e" : "H"
                        },
                        "GPIO_PTA_RF_ACT_i" :
                        {
                                "SLEW_RATE_a" : 4,
								"PULL_UP_DOWN_b" : "none",
                                "SLEEP_CFG_c" : "tri",
                                "MODE_d" : "tri",
                                "GPIO_ID_e" : "I"
                        },
                        "GPIO_PTA_STATUS_j" :
                        {
                                "SLEW_RATE_a" : 5,
								"PULL_UP_DOWN_b" : "down",
                                "SLEEP_CFG_c" : "tri",
                                "MODE_d" : "func",
                                "GPIO_ID_e" : "J"
                        },
                        "GPIO_PTA_FREQ_k" :
                        {
                                "SLEW_RATE_a" : 6,
								"PULL_UP_DOWN_b" : "up",
                                "SLEEP_CFG_c" : "tri",
                                "MODE_d" : "gpio",
                                "GPIO_ID_e" : "K"
                        },
						"GPIO_WUP_l" :
                        {
                                "SLEW_RATE_a" : 2,
								"PULL_UP_DOWN_b" : "down",
                                "SLEEP_CFG_c" : "tri",
                                "MODE_d" : "func",
                                "GPIO_ID_e" : "L"
                        },
                        "GPIO_WIRQ_m" :
                        {
                                "SLEW_RATE_a" : 0,
								"PULL_UP_DOWN_b" : "none",
                                "SLEEP_CFG_c" : "tri",
                                "MODE_d" : "tri",
                                "GPIO_ID_e" : "M"
                        },
						"RESERVE2_n" :
                        {
                                "SLEW_RATE_a" : 1,
								"PULL_UP_DOWN_b" : "up",
                                "SLEEP_CFG_c" : "tri",
                                "MODE_d" : "tri",
                                "GPIO_ID_e" : "O"
                        }
        },
		"// comment": "=======================================================================",
        "// comment": "HIF_PINS_CFG_ELT section sets the pad configuration of HIF pins",
        "HIF_PINS_CFG_ELT_c" :
        {               
                        "// comment" : "For each HIF pin in this section",
						"// comment" : "SLEW_RATE_a sets the maximum slew rate on the pin. Type: integer value between 0 and 6",
                        "// comment" : "PULL_UP_DOWN_b allows to add a pull-up or pull-down on the pad. Type: enum = 'none', 'down', 'up'",
                        "// comment" : "SLEEP_CFG_c allows to add a pull-up or pull-down on the pad while in sleep mode. Type: enum = 'tri', 'down', 'up', 'maintain'",
                        "SDIO_CLK_SPI_CLK_a" :
                        {
                                "SLEW_RATE_a" : 1,
								"PULL_UP_DOWN_b" : "none",
                                "SLEEP_CFG_c" : "tri"
                        },
                        "SDIO_CMD_SPI_MOSI_b" :
                        {
                                "SLEW_RATE_a" : 6,
								"PULL_UP_DOWN_b" : "up",
                                "SLEEP_CFG_c" : "tri"
                        },
                        "SDIO_D0_SPI_MISO_c" :
                        {
                                "SLEW_RATE_a" : 0,
								"PULL_UP_DOWN_b" : "down",
                                "SLEEP_CFG_c" : "tri"
                        },
                        "SDIO_D1_SPI_WIRQ_d" :
                        {
                                "SLEW_RATE_a" : 1,
								"PULL_UP_DOWN_b" : "down",
                                "SLEEP_CFG_c" : "tri"
                        },
                        "SDIO_D2_HIF_SEL_e" :
                        {
                                "SLEW_RATE_a" : 2,
								"PULL_UP_DOWN_b" : "down",
                                "SLEEP_CFG_c" : "tri"
                        },
                        "SDIO_D3_SPI_CSN_f" :
                        {
                                "SLEW_RATE_a" : 3,
								"PULL_UP_DOWN_b" : "down",
                                "SLEEP_CFG_c" : "tri"
                        }                        
        },
        
		"DBG_CFG_ELT_d":
		{
            "// comment": "DIG_DBG_SEL_a TBC[EM]" 
            "// comment" : "Type: enum = 'no_debug', 'debug_mux', 'tx_iq_out', 'rx_iq_out', tx_iq_in', 'rx_iq_in'"
            "// comment": "JTAG_EN_b allows to enable UART Type: enum = 'enabled', 'disabled' "
            "// comment": "JTAG_MOD_c sets the JTAG mode Type: enum = 'daisy_chained', 'ARM9_only', 'ARM0_only' "
            "// comment": "UART_EN_d allows to enable UART Type: enum = 'enabled', 'disabled' "
            "DBG_CFG_DIGITAL_ELT_a":
            {
                "DIG_DBG_SEL_a":"no_debug", 
                "JTAG_EN_b" : "enabled",
                "JTAG_MOD_c" : "daisy_chained",
                "UART_EN_d" : "enabled"
            },
            
            "// comment": "FEM_X_AMUX allows to enable analog input " 
            "DBG_CFG_ANALOG_ELT_b":
            {
                "FEM_1_AMUX" : "",
                "FEM_2_AMUX" : "",
                "FEM_3_AMUX" : "",
                "FEM_4_AMUX" : "",
                "FEM_PDET_AMUX" : "",
                "THERM_EN": ""
            
            }
		}
    },
	
	"CLOCK_CONF_MSG":
	{       
    
    },
	
	"CLOCK_CONF_MSG":
	{        
		"HF_CLK_e" :
		{
                        "// comment": "XTAL_CFG_a allows to fine tune XTAL Oscillator frequency",
						"// comment" : "CTUNE_FIX_a allows to set a high value capacitance on both Xi and Xo. Type: interger between 0 and 3 (default)",
						"// comment" : "CTUNE_XI_b allows to fine tune the capacitor on pin XTAL_I. Type: integer between 0 and 255 (default = 140)",
						"// comment" : "CTUNE_XO_c similar to CTUNE_XI for XTAL_O pin",
                        "XTAL_CFG_a" :
                        {
                                "CTUNE_FIX_a" : 3,
								"CTUNE_XI_b" : 41,
                                "CTUNE_XO_c" : 41
                        }
		}
	}
}