0.7
2020.1
May 27 2020
19:59:15
/home/timmy/Git/Learn-VHDL/Verilog/CH2/and_gate/and_gate.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
/home/timmy/Git/Learn-VHDL/Verilog/CH2/and_gate/and_gate.srcs/sim_1/new/and_gate_test.v,1602750697,verilog,,,,and_gate_test,,,,,,,,
/home/timmy/Git/Learn-VHDL/Verilog/CH2/and_gate/and_gate.srcs/sources_1/new/and_gate.v,1602750702,verilog,,/home/timmy/Git/Learn-VHDL/Verilog/CH2/and_gate/and_gate.srcs/sim_1/new/and_gate_test.v,,and_gate,,,,,,,,
