m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/D_pos_edge_gate
vDFF
Z0 !s110 1596842995
!i10b 1
!s100 e<WR<S_1Af]V62[e[AT?E2
I;^2bXKTOgXf@CHLBac3R=0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/JK
w1596839337
8C:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/JK/D.v
FC:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/JK/D.v
L0 1
Z3 OP;L;10.4a;61
r1
!s85 0
31
Z4 !s108 1596842995.000000
!s107 C:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/JK/D.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/JK/D.v|
!s101 -O0
!i113 1
Z5 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
n@d@f@f
vJKFF
!s110 1596842994
!i10b 1
!s100 o^Cdz]N79A92Yf0U]M?F_2
ICZN2PYS4g54YGRGjT=K261
R1
R2
w1596842992
8C:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/JK/JK.v
FC:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/JK/JK.v
L0 1
R3
r1
!s85 0
31
!s108 1596842994.000000
!s107 C:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/JK/JK.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/JK/JK.v|
!s101 -O0
!i113 1
R5
n@j@k@f@f
vJKFF_tb
R0
!i10b 1
!s100 C8n1ho2kHPPQNoD=dY8R]3
IEWeG[SV:gBlMK`;EBdP6T3
R1
R2
w1596840115
8C:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/JK/JK_tb.v
FC:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/JK/JK_tb.v
L0 3
R3
r1
!s85 0
31
R4
!s107 C:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/JK/JK_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/JK/JK_tb.v|
!s101 -O0
!i113 1
R5
n@j@k@f@f_tb
