WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

CPU 0 PAp branch predictor
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1263986 cumulative IPC: 3.956 (Simulation time: 00 hr 00 min 43 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1263986 cumulative IPC: 3.956 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 10000004 cycles: 5757294 heartbeat IPC: 1.737 cumulative IPC: 1.113 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13883804 heartbeat IPC: 1.231 cumulative IPC: 1.189 (Simulation time: 00 hr 03 min 09 sec)
Simulation finished CPU 0 instructions: 20000003 cycles: 16922211 cumulative IPC: 1.182 (Simulation time: 00 hr 03 min 55 sec)
Simulation complete CPU 0 instructions: 20000003 cycles: 16922211 cumulative IPC: 1.182 (Simulation time: 00 hr 03 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/641.leela_s-149B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.182 instructions: 20000003 cycles: 16922211
CPU 0 Branch Prediction Accuracy: 88.58% MPKI: 19.82 Average ROB Occupancy at Mispredict: 16.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.105
BRANCH_INDIRECT: 0.0238
BRANCH_CONDITIONAL: 19.6
BRANCH_DIRECT_CALL: 0.0141
BRANCH_INDIRECT_CALL: 0.0089
BRANCH_RETURN: 0.0417

LLC TOTAL        ACCESS:     111326 HIT:      86451 MISS:      24875
LLC LOAD         ACCESS:      40882 HIT:      23457 MISS:      17425
LLC RFO          ACCESS:      29614 HIT:      22266 MISS:       7348
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      40656 HIT:      40656 MISS:          0
LLC TRANSLATION  ACCESS:        174 HIT:         72 MISS:        102
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 180.4 cycles
cpu0_DTLB TOTAL        ACCESS:    4927317 HIT:    4905527 MISS:      21790
cpu0_DTLB LOAD         ACCESS:    4927317 HIT:    4905527 MISS:      21790
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.769 cycles
cpu0_ITLB TOTAL        ACCESS:     740731 HIT:     740048 MISS:        683
cpu0_ITLB LOAD         ACCESS:     740731 HIT:     740048 MISS:        683
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 20.74 cycles
cpu0_L1D TOTAL        ACCESS:    6506344 HIT:    5752286 MISS:     754058
cpu0_L1D LOAD         ACCESS:    3666865 HIT:    3357386 MISS:     309479
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    2839007 HIT:    2394715 MISS:     444292
cpu0_L1D TRANSLATION  ACCESS:        472 HIT:        185 MISS:        287
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.862 cycles
cpu0_L1I TOTAL        ACCESS:     841127 HIT:     830524 MISS:      10603
cpu0_L1I LOAD         ACCESS:     841127 HIT:     830524 MISS:      10603
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 18.13 cycles
cpu0_L2C TOTAL        ACCESS:     246811 HIT:     176114 MISS:      70697
cpu0_L2C LOAD         ACCESS:     102378 HIT:      61496 MISS:      40882
cpu0_L2C RFO          ACCESS:      59631 HIT:      30017 MISS:      29614
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      84515 HIT:      84488 MISS:         27
cpu0_L2C TRANSLATION  ACCESS:        287 HIT:        113 MISS:        174
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 83.86 cycles
cpu0_STLB TOTAL        ACCESS:      10269 HIT:       9798 MISS:        471
cpu0_STLB LOAD         ACCESS:      10269 HIT:       9798 MISS:        471
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 264.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      19180
  ROW_BUFFER_MISS:       5695
 AVG DBUS CONGESTED CYCLE: 3.956
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          1
  FULL:         31
