#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr 23 21:25:09 2020
# Process ID: 18552
# Current directory: F:/1fr/HWnLABS/CA/labs/lab2/CSR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5004 F:\1fr\HWnLABS\CA\labs\lab2\CSR\CSR.xpr
# Log file: F:/1fr/HWnLABS/CA/labs/lab2/CSR/vivado.log
# Journal file: F:/1fr/HWnLABS/CA/labs/lab2/CSR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 742.578 ; gain = 54.445
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
ERROR: [VRFC 10-91] CST_type is not declared [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Hazard.v:168]
ERROR: [VRFC 10-2787] module HarzardUnit ignored due to previous errors [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Hazard.v:51]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Op2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2458] undeclared symbol CSR_type, assumed default net type wire [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:211]
INFO: [VRFC 10-2458] undeclared symbol CSR_reg_EX, assumed default net type wire [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:316]
INFO: [VRFC 10-2458] undeclared symbol CSR_ALU_out, assumed default net type wire [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:319]
INFO: [VRFC 10-2458] undeclared symbol CSR_result_MEM, assumed default net type wire [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:337]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
ERROR: [VRFC 10-2063] Module <CSR_RegisterFile> not found while processing module instance <CSR_RegisterFile1> [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:179]
ERROR: [VRFC 10-2063] Module <ControllerDecoder> not found while processing module instance <ControllerDecoder1> [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:191]
ERROR: [VRFC 10-2063] Module <ImmExtend> not found while processing module instance <ImmExtend1> [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:214]
ERROR: [VRFC 10-2063] Module <PC_EX> not found while processing module instance <PC_EX1> [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:221]
ERROR: [VRFC 10-2063] Module <BR_Target_EX> not found while processing module instance <BR_Target_EX1> [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:229]
ERROR: [VRFC 10-2063] Module <Op1_EX> not found while processing module instance <Op1_EX1> [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:237]
ERROR: [VRFC 10-2063] Module <Op2_EX> not found while processing module instance <Op2_EX1> [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:245]
ERROR: [VRFC 10-2063] Module <Reg2_EX> not found while processing module instance <Reg2_EX1> [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:253]
ERROR: [VRFC 10-2063] Module <Addr_EX> not found while processing module instance <Addr_EX1> [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:261]
ERROR: [VRFC 10-2063] Module <Ctrl_EX> not found while processing module instance <Ctrl_EX1> [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:275]
ERROR: [VRFC 10-2063] Module <ALU> not found while processing module instance <ALU1> [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:308]
ERROR: [VRFC 10-2063] Module <CSRALU> not found while processing module instance <CSRALU1> [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:315]
ERROR: [VRFC 10-2063] Module <BranchDecision> not found while processing module instance <BranchDecision1> [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:322]
ERROR: [VRFC 10-2063] Module <Result_MEM> not found while processing module instance <Result_MEM1> [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:330]
ERROR: [VRFC 10-2063] Module <Reg2_MEM> not found while processing module instance <Reg2_MEM1> [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:340]
ERROR: [VRFC 10-2063] Module <Addr_MEM> not found while processing module instance <Addr_MEM1> [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:348]
ERROR: [VRFC 10-2063] Module <Ctrl_MEM> not found while processing module instance <Ctrl_MEM1> [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:360]
ERROR: [VRFC 10-2063] Module <WB_Data_WB> not found while processing module instance <WB_Data_WB1> [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:381]
ERROR: [VRFC 10-2063] Module <Addr_WB> not found while processing module instance <Addr_WB1> [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:400]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 820.398 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse {F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR.v F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR_ALU.v}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSRALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:296]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port op1 [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:316]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port ALU_func [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:318]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port ALU_out [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:319]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CSR_result [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:335]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CSR_result_MEM [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:337]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CSR_result_MEM [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:390]
WARNING: [VRFC 10-597] element index 24 into addr is out of bounds [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR.v:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CSR_RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Op2_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CSRALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 76. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 90. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/Simulation/testBench.v" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim/xsim.dir/testBench_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 54.406 ; gain = 1.551
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 23 21:37:24 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 826.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBench_behav -key {Behavioral:sim_1:Functional:testBench} -tclbatch {testBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Initialing reg values...
Loading DataCache Content from file...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 838.781 ; gain = 12.625
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1fr/HWnLABS/CA/labs/lab2/CSR/CSR.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto feafc26b86bf4ababae2ddbe1e35ab93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:296]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port op1 [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:316]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port ALU_func [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:318]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port ALU_out [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:319]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CSR_result [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:335]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CSR_result_MEM [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:337]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CSR_result_MEM [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/RV32ICore.v:390]
WARNING: [VRFC 10-597] element index 24 into addr is out of bounds [F:/1fr/HWnLABS/CA/labs/ustc_ca2020_lab/Lab2/CSR/CSR.v:59]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 846.281 ; gain = 0.000
run 30 us
Loading InstCache Content from file...
Start Instruction Execution!
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 23 21:47:02 2020...
