#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec  1 18:38:12 2023
# Process ID: 32074
# Current directory: /home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1
# Command line: vivado -log uart_receiver.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source uart_receiver.tcl -notrace
# Log file: /home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/uart_receiver.vdi
# Journal file: /home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source uart_receiver.tcl -notrace
Command: link_design -top uart_receiver -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'a'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'e'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'f'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an0'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an1'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an2'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an3'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1580.363 ; gain = 0.000 ; free physical = 3921 ; free virtual = 52129
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1658.395 ; gain = 74.031 ; free physical = 3913 ; free virtual = 52106

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b31848e0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2119.895 ; gain = 461.500 ; free physical = 3206 ; free virtual = 51535

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b31848e0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2197.895 ; gain = 0.000 ; free physical = 3109 ; free virtual = 51435
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b31848e0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2197.895 ; gain = 0.000 ; free physical = 3109 ; free virtual = 51436
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2068107e5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2197.895 ; gain = 0.000 ; free physical = 3109 ; free virtual = 51435
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2068107e5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2197.895 ; gain = 0.000 ; free physical = 3109 ; free virtual = 51435
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b99a5956

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2197.895 ; gain = 0.000 ; free physical = 3106 ; free virtual = 51433
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b99a5956

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2197.895 ; gain = 0.000 ; free physical = 3106 ; free virtual = 51433
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2197.895 ; gain = 0.000 ; free physical = 3106 ; free virtual = 51433
Ending Logic Optimization Task | Checksum: 1b99a5956

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2197.895 ; gain = 0.000 ; free physical = 3106 ; free virtual = 51433

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b99a5956

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2197.895 ; gain = 0.000 ; free physical = 3105 ; free virtual = 51432

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b99a5956

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2197.895 ; gain = 0.000 ; free physical = 3105 ; free virtual = 51432

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2197.895 ; gain = 0.000 ; free physical = 3105 ; free virtual = 51432
Ending Netlist Obfuscation Task | Checksum: 1b99a5956

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2197.895 ; gain = 0.000 ; free physical = 3105 ; free virtual = 51432
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2197.895 ; gain = 613.531 ; free physical = 3105 ; free virtual = 51432
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2197.895 ; gain = 0.000 ; free physical = 3105 ; free virtual = 51432
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2229.910 ; gain = 0.000 ; free physical = 3103 ; free virtual = 51431
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.910 ; gain = 0.000 ; free physical = 3097 ; free virtual = 51425
INFO: [Common 17-1381] The checkpoint '/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/uart_receiver_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file uart_receiver_drc_opted.rpt -pb uart_receiver_drc_opted.pb -rpx uart_receiver_drc_opted.rpx
Command: report_drc -file uart_receiver_drc_opted.rpt -pb uart_receiver_drc_opted.pb -rpx uart_receiver_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/uart_receiver_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.930 ; gain = 0.000 ; free physical = 3071 ; free virtual = 51419
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 186e5dfe8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.930 ; gain = 0.000 ; free physical = 3071 ; free virtual = 51419
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.930 ; gain = 0.000 ; free physical = 3071 ; free virtual = 51419

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 54a59328

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2269.930 ; gain = 0.000 ; free physical = 3047 ; free virtual = 51405

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 121e4dd35

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2276.559 ; gain = 6.629 ; free physical = 3060 ; free virtual = 51419

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 121e4dd35

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2276.559 ; gain = 6.629 ; free physical = 3060 ; free virtual = 51419
Phase 1 Placer Initialization | Checksum: 121e4dd35

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2276.559 ; gain = 6.629 ; free physical = 3060 ; free virtual = 51419

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9b16827a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2276.559 ; gain = 6.629 ; free physical = 3060 ; free virtual = 51419

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.562 ; gain = 0.000 ; free physical = 3053 ; free virtual = 51407

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 100916fd1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2284.562 ; gain = 14.633 ; free physical = 3053 ; free virtual = 51407
Phase 2 Global Placement | Checksum: 14de96396

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2284.562 ; gain = 14.633 ; free physical = 3053 ; free virtual = 51407

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14de96396

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2284.562 ; gain = 14.633 ; free physical = 3053 ; free virtual = 51407

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 7211cc79

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2284.562 ; gain = 14.633 ; free physical = 3043 ; free virtual = 51397

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b7d540aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2284.562 ; gain = 14.633 ; free physical = 3040 ; free virtual = 51394

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: dd132916

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2284.562 ; gain = 14.633 ; free physical = 3040 ; free virtual = 51394

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 131d1ee74

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2284.562 ; gain = 14.633 ; free physical = 3012 ; free virtual = 51385

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1273ab8b6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2284.562 ; gain = 14.633 ; free physical = 3012 ; free virtual = 51385

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 102f4df62

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2284.562 ; gain = 14.633 ; free physical = 3012 ; free virtual = 51385
Phase 3 Detail Placement | Checksum: 102f4df62

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2284.562 ; gain = 14.633 ; free physical = 3012 ; free virtual = 51385

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 244d62e17

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 244d62e17

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2284.562 ; gain = 14.633 ; free physical = 3007 ; free virtual = 51382
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.104. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18ea562b5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2284.562 ; gain = 14.633 ; free physical = 3007 ; free virtual = 51382
Phase 4.1 Post Commit Optimization | Checksum: 18ea562b5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2284.562 ; gain = 14.633 ; free physical = 3007 ; free virtual = 51382

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18ea562b5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2284.562 ; gain = 14.633 ; free physical = 3006 ; free virtual = 51380

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18ea562b5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2284.562 ; gain = 14.633 ; free physical = 3006 ; free virtual = 51380

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.562 ; gain = 0.000 ; free physical = 3006 ; free virtual = 51380
Phase 4.4 Final Placement Cleanup | Checksum: 18fe1dabf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2284.562 ; gain = 14.633 ; free physical = 3006 ; free virtual = 51380
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18fe1dabf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2284.562 ; gain = 14.633 ; free physical = 3006 ; free virtual = 51380
Ending Placer Task | Checksum: 15ceebda4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2284.562 ; gain = 14.633 ; free physical = 3020 ; free virtual = 51394
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.562 ; gain = 0.000 ; free physical = 3020 ; free virtual = 51394
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2284.562 ; gain = 0.000 ; free physical = 3018 ; free virtual = 51394
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.562 ; gain = 0.000 ; free physical = 3012 ; free virtual = 51387
INFO: [Common 17-1381] The checkpoint '/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/uart_receiver_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file uart_receiver_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2284.562 ; gain = 0.000 ; free physical = 3033 ; free virtual = 51398
INFO: [runtcl-4] Executing : report_utilization -file uart_receiver_utilization_placed.rpt -pb uart_receiver_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file uart_receiver_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2284.562 ; gain = 0.000 ; free physical = 3035 ; free virtual = 51400
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6c1f4d3c ConstDB: 0 ShapeSum: f0cf7068 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1749b4ffa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2388.824 ; gain = 103.262 ; free physical = 3151 ; free virtual = 51435
Post Restoration Checksum: NetGraph: a0732403 NumContArr: d4282bf7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1749b4ffa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2411.820 ; gain = 126.258 ; free physical = 3121 ; free virtual = 51405

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1749b4ffa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2441.820 ; gain = 156.258 ; free physical = 3089 ; free virtual = 51373

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1749b4ffa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2441.820 ; gain = 156.258 ; free physical = 3089 ; free virtual = 51373
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: dc48c785

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2461.109 ; gain = 175.547 ; free physical = 3075 ; free virtual = 51359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.093  | TNS=0.000  | WHS=-0.119 | THS=-1.407 |

Phase 2 Router Initialization | Checksum: 11d370f6e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2461.109 ; gain = 175.547 ; free physical = 3074 ; free virtual = 51358

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11c165405

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2464.957 ; gain = 179.395 ; free physical = 3067 ; free virtual = 51351

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.796  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b11bfe82

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2464.957 ; gain = 179.395 ; free physical = 3067 ; free virtual = 51351

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.796  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d1f6bc96

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2464.957 ; gain = 179.395 ; free physical = 3067 ; free virtual = 51351
Phase 4 Rip-up And Reroute | Checksum: 1d1f6bc96

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2464.957 ; gain = 179.395 ; free physical = 3067 ; free virtual = 51351

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d1f6bc96

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2464.957 ; gain = 179.395 ; free physical = 3067 ; free virtual = 51351

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d1f6bc96

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2464.957 ; gain = 179.395 ; free physical = 3067 ; free virtual = 51351
Phase 5 Delay and Skew Optimization | Checksum: 1d1f6bc96

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2464.957 ; gain = 179.395 ; free physical = 3067 ; free virtual = 51351

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 187508873

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2464.957 ; gain = 179.395 ; free physical = 3067 ; free virtual = 51351
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.892  | TNS=0.000  | WHS=0.155  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e2cd7bf1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2464.957 ; gain = 179.395 ; free physical = 3067 ; free virtual = 51351
Phase 6 Post Hold Fix | Checksum: 1e2cd7bf1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2464.957 ; gain = 179.395 ; free physical = 3067 ; free virtual = 51351

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0120991 %
  Global Horizontal Routing Utilization  = 0.00816994 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ed5bb093

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2464.957 ; gain = 179.395 ; free physical = 3067 ; free virtual = 51351

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ed5bb093

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2464.957 ; gain = 179.395 ; free physical = 3067 ; free virtual = 51351

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18aba3e05

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2464.957 ; gain = 179.395 ; free physical = 3067 ; free virtual = 51351

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.892  | TNS=0.000  | WHS=0.155  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18aba3e05

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2464.957 ; gain = 179.395 ; free physical = 3067 ; free virtual = 51351
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2464.957 ; gain = 179.395 ; free physical = 3096 ; free virtual = 51380

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2464.957 ; gain = 180.395 ; free physical = 3096 ; free virtual = 51380
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2464.957 ; gain = 0.000 ; free physical = 3096 ; free virtual = 51380
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2464.957 ; gain = 0.000 ; free physical = 3099 ; free virtual = 51384
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2464.957 ; gain = 0.000 ; free physical = 3099 ; free virtual = 51384
INFO: [Common 17-1381] The checkpoint '/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/uart_receiver_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file uart_receiver_drc_routed.rpt -pb uart_receiver_drc_routed.pb -rpx uart_receiver_drc_routed.rpx
Command: report_drc -file uart_receiver_drc_routed.rpt -pb uart_receiver_drc_routed.pb -rpx uart_receiver_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/uart_receiver_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file uart_receiver_methodology_drc_routed.rpt -pb uart_receiver_methodology_drc_routed.pb -rpx uart_receiver_methodology_drc_routed.rpx
Command: report_methodology -file uart_receiver_methodology_drc_routed.rpt -pb uart_receiver_methodology_drc_routed.pb -rpx uart_receiver_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/uart_receiver_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file uart_receiver_power_routed.rpt -pb uart_receiver_power_summary_routed.pb -rpx uart_receiver_power_routed.rpx
Command: report_power -file uart_receiver_power_routed.rpt -pb uart_receiver_power_summary_routed.pb -rpx uart_receiver_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file uart_receiver_route_status.rpt -pb uart_receiver_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file uart_receiver_timing_summary_routed.rpt -pb uart_receiver_timing_summary_routed.pb -rpx uart_receiver_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file uart_receiver_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file uart_receiver_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file uart_receiver_bus_skew_routed.rpt -pb uart_receiver_bus_skew_routed.pb -rpx uart_receiver_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 18:38:53 2023...
