

================================================================
== Vitis HLS Report for 'word_width_Pipeline_LOAD'
================================================================
* Date:           Wed Jun  5 16:27:50 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m3
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.864 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- LOAD    |  1228800|  1228800|         2|          1|          1|  1228800|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %word_width_ap_int_8_ap_int_8_bool_x, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i42 0, i42 %phi_mul"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %phi_urem"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = load i21 %i" [../src/word_width.cpp:22]   --->   Operation 14 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.90ns)   --->   "%icmp_ln22 = icmp_eq  i21 %i_2, i21 1228800" [../src/word_width.cpp:22]   --->   Operation 15 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1228800, i64 1228800, i64 1228800"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.12ns)   --->   "%add_ln22 = add i21 %i_2, i21 1" [../src/word_width.cpp:22]   --->   Operation 17 'add' 'add_ln22' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.split, void %.loopexit.loopexit2.exitStub" [../src/word_width.cpp:22]   --->   Operation 18 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i21 %i_2" [../src/word_width.cpp:22]   --->   Operation 19 'zext' 'zext_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_in_addr = getelementptr i8 %x_in, i64 0, i64 %zext_ln22" [../src/word_width.cpp:24]   --->   Operation 20 'getelementptr' 'x_in_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.29ns)   --->   "%x_in_load = load i21 %x_in_addr" [../src/word_width.cpp:24]   --->   Operation 21 'load' 'x_in_load' <Predicate = (!icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln22 = store i21 %add_ln22, i21 %i" [../src/word_width.cpp:22]   --->   Operation 22 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.46>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.86>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_urem_load = load i21 %phi_urem" [../src/word_width.cpp:24]   --->   Operation 23 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul_load = load i42 %phi_mul" [../src/word_width.cpp:24]   --->   Operation 24 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.12ns)   --->   "%add_ln22_1 = add i21 %phi_urem_load, i21 1" [../src/word_width.cpp:22]   --->   Operation 25 'add' 'add_ln22_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.90ns)   --->   "%icmp_ln22_1 = icmp_ult  i21 %add_ln22_1, i21 3" [../src/word_width.cpp:22]   --->   Operation 26 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.39ns)   --->   "%select_ln22 = select i1 %icmp_ln22_1, i21 %add_ln22_1, i21 0" [../src/word_width.cpp:22]   --->   Operation 27 'select' 'select_ln22' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../src/word_width.cpp:22]   --->   Operation 28 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../src/word_width.cpp:22]   --->   Operation 29 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (1.29ns)   --->   "%x_in_load = load i21 %x_in_addr" [../src/word_width.cpp:24]   --->   Operation 30 'load' 'x_in_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_2 : Operation 31 [1/1] (1.20ns)   --->   "%add_ln24 = add i42 %phi_mul_load, i42 2796203" [../src/word_width.cpp:24]   --->   Operation 31 'add' 'add_ln24' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = partselect i19 @_ssdm_op_PartSelect.i19.i42.i32.i32, i42 %phi_mul_load, i32 23, i32 41" [../src/word_width.cpp:24]   --->   Operation 32 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i19 %tmp" [../src/word_width.cpp:24]   --->   Operation 33 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%word_width_ap_int_8_ap_int_8_bool_x_addr = getelementptr i24 %word_width_ap_int_8_ap_int_8_bool_x, i64 0, i64 %zext_ln24" [../src/word_width.cpp:24]   --->   Operation 34 'getelementptr' 'word_width_ap_int_8_ap_int_8_bool_x_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i21 %phi_urem_load" [../src/word_width.cpp:24]   --->   Operation 35 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln24, i3 0" [../src/word_width.cpp:24]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln24 = or i5 %shl_ln, i5 7" [../src/word_width.cpp:24]   --->   Operation 37 'or' 'or_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.72ns)   --->   "%icmp_ln24 = icmp_ugt  i5 %shl_ln, i5 %or_ln24" [../src/word_width.cpp:24]   --->   Operation 38 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node shl_ln24)   --->   "%zext_ln24_1 = zext i8 %x_in_load" [../src/word_width.cpp:24]   --->   Operation 39 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.82ns)   --->   "%sub_ln24 = sub i5 23, i5 %shl_ln" [../src/word_width.cpp:24]   --->   Operation 40 'sub' 'sub_ln24' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node sub_ln24_1)   --->   "%select_ln24 = select i1 %icmp_ln24, i5 %shl_ln, i5 %or_ln24" [../src/word_width.cpp:24]   --->   Operation 41 'select' 'select_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%select_ln24_1 = select i1 %icmp_ln24, i5 %or_ln24, i5 %shl_ln" [../src/word_width.cpp:24]   --->   Operation 42 'select' 'select_ln24_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node shl_ln24)   --->   "%select_ln24_2 = select i1 %icmp_ln24, i5 %sub_ln24, i5 %shl_ln" [../src/word_width.cpp:24]   --->   Operation 43 'select' 'select_ln24_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.82ns) (out node of the LUT)   --->   "%sub_ln24_1 = sub i5 23, i5 %select_ln24" [../src/word_width.cpp:24]   --->   Operation 44 'sub' 'sub_ln24_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node shl_ln24)   --->   "%zext_ln24_2 = zext i5 %select_ln24_2" [../src/word_width.cpp:24]   --->   Operation 45 'zext' 'zext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%zext_ln24_3 = zext i5 %select_ln24_1" [../src/word_width.cpp:24]   --->   Operation 46 'zext' 'zext_ln24_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%zext_ln24_4 = zext i5 %sub_ln24_1" [../src/word_width.cpp:24]   --->   Operation 47 'zext' 'zext_ln24_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.79ns) (out node of the LUT)   --->   "%shl_ln24 = shl i24 %zext_ln24_1, i24 %zext_ln24_2" [../src/word_width.cpp:24]   --->   Operation 48 'shl' 'shl_ln24' <Predicate = true> <Delay = 0.79> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln24_1)   --->   "%tmp_1 = partselect i24 @llvm.part.select.i24, i24 %shl_ln24, i32 23, i32 0" [../src/word_width.cpp:24]   --->   Operation 49 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln24_1)   --->   "%select_ln24_3 = select i1 %icmp_ln24, i24 %tmp_1, i24 %shl_ln24" [../src/word_width.cpp:24]   --->   Operation 50 'select' 'select_ln24_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%shl_ln24_1 = shl i24 16777215, i24 %zext_ln24_3" [../src/word_width.cpp:24]   --->   Operation 51 'shl' 'shl_ln24_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%lshr_ln24 = lshr i24 16777215, i24 %zext_ln24_4" [../src/word_width.cpp:24]   --->   Operation 52 'lshr' 'lshr_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.70ns) (out node of the LUT)   --->   "%and_ln24 = and i24 %shl_ln24_1, i24 %lshr_ln24" [../src/word_width.cpp:24]   --->   Operation 53 'and' 'and_ln24' <Predicate = true> <Delay = 0.70> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.31ns) (out node of the LUT)   --->   "%and_ln24_1 = and i24 %select_ln24_3, i24 %and_ln24" [../src/word_width.cpp:24]   --->   Operation 54 'and' 'and_ln24_1' <Predicate = true> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln24 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %word_width_ap_int_8_ap_int_8_bool_x" [../src/word_width.cpp:24]   --->   Operation 55 'specbramwithbyteenable' 'specbramwithbyteenable_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i2 %trunc_ln24" [../src/word_width.cpp:24]   --->   Operation 56 'zext' 'zext_ln24_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.58ns)   --->   "%shl_ln24_2 = shl i3 1, i3 %zext_ln24_5" [../src/word_width.cpp:24]   --->   Operation 57 'shl' 'shl_ln24_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.29ns)   --->   "%store_ln24 = store void @_ssdm_op_Write.bram.i24, i19 %word_width_ap_int_8_ap_int_8_bool_x_addr, i24 %and_ln24_1, i3 %shl_ln24_2" [../src/word_width.cpp:24]   --->   Operation 58 'store' 'store_ln24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 409600> <RAM>
ST_2 : Operation 59 [1/1] (0.46ns)   --->   "%store_ln24 = store i42 %add_ln24, i42 %phi_mul" [../src/word_width.cpp:24]   --->   Operation 59 'store' 'store_ln24' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 60 [1/1] (0.46ns)   --->   "%store_ln22 = store i21 %select_ln22, i21 %phi_urem" [../src/word_width.cpp:22]   --->   Operation 60 'store' 'store_ln22' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', ../src/word_width.cpp:22) on local variable 'i' [12]  (0 ns)
	'add' operation ('add_ln22', ../src/word_width.cpp:22) [15]  (1.13 ns)
	'store' operation ('store_ln22', ../src/word_width.cpp:22) of variable 'add_ln22', ../src/word_width.cpp:22 on local variable 'i' [56]  (0.46 ns)

 <State 2>: 3.86ns
The critical path consists of the following:
	'load' operation ('phi_urem_load', ../src/word_width.cpp:24) on local variable 'phi_urem' [18]  (0 ns)
	'icmp' operation ('icmp_ln24', ../src/word_width.cpp:24) [35]  (0.72 ns)
	'select' operation ('select_ln24', ../src/word_width.cpp:24) [38]  (0 ns)
	'sub' operation ('sub_ln24_1', ../src/word_width.cpp:24) [41]  (0.825 ns)
	'lshr' operation ('lshr_ln24', ../src/word_width.cpp:24) [49]  (0 ns)
	'and' operation ('and_ln24', ../src/word_width.cpp:24) [50]  (0.703 ns)
	'and' operation ('and_ln24_1', ../src/word_width.cpp:24) [51]  (0.319 ns)
	'store' operation ('store_ln24', ../src/word_width.cpp:24) of constant <constant:_ssdm_op_Write.bram.i24> on array 'word_width_ap_int_8_ap_int_8_bool_x' [55]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
