{
  "Top": "erosion_accel",
  "RtlTop": "erosion_accel",
  "RtlPrefix": "",
  "RtlSubPrefix": "erosion_accel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "img_in": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "img_in_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "img_in_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "process_shape": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "process_shape_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "process_shape_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "img_out": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_uint<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "img_out_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "img_out_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "height": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "height",
          "name": "height",
          "usage": "data",
          "direction": "in"
        }]
    },
    "width": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "width",
          "name": "width",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top erosion_accel -name erosion_accel"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "erosion_accel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "45"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "erosion_accel",
    "Version": "1.0",
    "DisplayName": "Erosion_accel",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_erosion_accel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/source\/xf_erosion_accel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/erosion_accel_addrbound.vhd",
      "impl\/vhdl\/erosion_accel_addrbound18.vhd",
      "impl\/vhdl\/erosion_accel_Array2xfMat_8_0_128_128_1_s.vhd",
      "impl\/vhdl\/erosion_accel_Axi2AxiStream.vhd",
      "impl\/vhdl\/erosion_accel_Axi2Mat.vhd",
      "impl\/vhdl\/erosion_accel_Axi2Mat_Block_split15_proc.vhd",
      "impl\/vhdl\/erosion_accel_Axi2Mat_entry3.vhd",
      "impl\/vhdl\/erosion_accel_Axi2Mat_entry25.vhd",
      "impl\/vhdl\/erosion_accel_AxiStream2Axi.vhd",
      "impl\/vhdl\/erosion_accel_AxiStream2MatStream.vhd",
      "impl\/vhdl\/erosion_accel_Block_split2_proc.vhd",
      "impl\/vhdl\/erosion_accel_control_r_s_axi.vhd",
      "impl\/vhdl\/erosion_accel_control_s_axi.vhd",
      "impl\/vhdl\/erosion_accel_erode_0_0_128_128_2_3_3_1_1_s.vhd",
      "impl\/vhdl\/erosion_accel_erosion_accel_entry39.vhd",
      "impl\/vhdl\/erosion_accel_fifo_w4_d2_S.vhd",
      "impl\/vhdl\/erosion_accel_fifo_w4_d6_S.vhd",
      "impl\/vhdl\/erosion_accel_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/erosion_accel_fifo_w8_d2_S_x.vhd",
      "impl\/vhdl\/erosion_accel_fifo_w8_d2_S_x0.vhd",
      "impl\/vhdl\/erosion_accel_fifo_w15_d2_S.vhd",
      "impl\/vhdl\/erosion_accel_fifo_w15_d2_S_x.vhd",
      "impl\/vhdl\/erosion_accel_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/erosion_accel_fifo_w32_d2_S_x.vhd",
      "impl\/vhdl\/erosion_accel_fifo_w32_d2_S_x0.vhd",
      "impl\/vhdl\/erosion_accel_fifo_w32_d2_S_x1.vhd",
      "impl\/vhdl\/erosion_accel_fifo_w32_d4_S.vhd",
      "impl\/vhdl\/erosion_accel_fifo_w32_d4_S_x.vhd",
      "impl\/vhdl\/erosion_accel_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/erosion_accel_fifo_w64_d2_S_x.vhd",
      "impl\/vhdl\/erosion_accel_fifo_w64_d3_S.vhd",
      "impl\/vhdl\/erosion_accel_fifo_w64_d4_S.vhd",
      "impl\/vhdl\/erosion_accel_fifo_w64_d4_S_x.vhd",
      "impl\/vhdl\/erosion_accel_fifo_w64_d5_S.vhd",
      "impl\/vhdl\/erosion_accel_gmem0_m_axi.vhd",
      "impl\/vhdl\/erosion_accel_gmem1_m_axi.vhd",
      "impl\/vhdl\/erosion_accel_gmem2_m_axi.vhd",
      "impl\/vhdl\/erosion_accel_last_blk_pxl_width17.vhd",
      "impl\/vhdl\/erosion_accel_last_blk_pxl_width31.vhd",
      "impl\/vhdl\/erosion_accel_Loop_VITIS_LOOP_35_1_proc.vhd",
      "impl\/vhdl\/erosion_accel_Mat2Axi.vhd",
      "impl\/vhdl\/erosion_accel_Mat2Axi_Block_split13_proc.vhd",
      "impl\/vhdl\/erosion_accel_Mat2Axi_entry34.vhd",
      "impl\/vhdl\/erosion_accel_Mat2AxiStream.vhd",
      "impl\/vhdl\/erosion_accel_MatStream2AxiStream.vhd",
      "impl\/vhdl\/erosion_accel_mul_32ns_32ns_64_1_1.vhd",
      "impl\/vhdl\/erosion_accel_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/erosion_accel_mul_mul_15s_15s_15_4_1.vhd",
      "impl\/vhdl\/erosion_accel_mux_32_8_1_1.vhd",
      "impl\/vhdl\/erosion_accel_p_kernel.vhd",
      "impl\/vhdl\/erosion_accel_p_kernel_memcore.vhd",
      "impl\/vhdl\/erosion_accel_start_for_addrbound18_U0.vhd",
      "impl\/vhdl\/erosion_accel_start_for_addrbound_U0.vhd",
      "impl\/vhdl\/erosion_accel_start_for_Axi2Mat_entry25_U0.vhd",
      "impl\/vhdl\/erosion_accel_start_for_AxiStream2MatStream_U0.vhd",
      "impl\/vhdl\/erosion_accel_start_for_Block_split2_proc_U0.vhd",
      "impl\/vhdl\/erosion_accel_start_for_xfMat2Array_8_0_128_128_1_U0.vhd",
      "impl\/vhdl\/erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s.vhd",
      "impl\/vhdl\/erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s_buf_0_V.vhd",
      "impl\/vhdl\/erosion_accel_xfExtractPixels_1_1_0_s.vhd",
      "impl\/vhdl\/erosion_accel_xfMat2Array_8_0_128_128_1_s.vhd",
      "impl\/vhdl\/erosion_accel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/erosion_accel_addrbound.v",
      "impl\/verilog\/erosion_accel_addrbound18.v",
      "impl\/verilog\/erosion_accel_Array2xfMat_8_0_128_128_1_s.v",
      "impl\/verilog\/erosion_accel_Axi2AxiStream.v",
      "impl\/verilog\/erosion_accel_Axi2Mat.v",
      "impl\/verilog\/erosion_accel_Axi2Mat_Block_split15_proc.v",
      "impl\/verilog\/erosion_accel_Axi2Mat_entry3.v",
      "impl\/verilog\/erosion_accel_Axi2Mat_entry25.v",
      "impl\/verilog\/erosion_accel_AxiStream2Axi.v",
      "impl\/verilog\/erosion_accel_AxiStream2MatStream.v",
      "impl\/verilog\/erosion_accel_Block_split2_proc.v",
      "impl\/verilog\/erosion_accel_control_r_s_axi.v",
      "impl\/verilog\/erosion_accel_control_s_axi.v",
      "impl\/verilog\/erosion_accel_erode_0_0_128_128_2_3_3_1_1_s.v",
      "impl\/verilog\/erosion_accel_erosion_accel_entry39.v",
      "impl\/verilog\/erosion_accel_fifo_w4_d2_S.v",
      "impl\/verilog\/erosion_accel_fifo_w4_d6_S.v",
      "impl\/verilog\/erosion_accel_fifo_w8_d2_S.v",
      "impl\/verilog\/erosion_accel_fifo_w8_d2_S_x.v",
      "impl\/verilog\/erosion_accel_fifo_w8_d2_S_x0.v",
      "impl\/verilog\/erosion_accel_fifo_w15_d2_S.v",
      "impl\/verilog\/erosion_accel_fifo_w15_d2_S_x.v",
      "impl\/verilog\/erosion_accel_fifo_w32_d2_S.v",
      "impl\/verilog\/erosion_accel_fifo_w32_d2_S_x.v",
      "impl\/verilog\/erosion_accel_fifo_w32_d2_S_x0.v",
      "impl\/verilog\/erosion_accel_fifo_w32_d2_S_x1.v",
      "impl\/verilog\/erosion_accel_fifo_w32_d4_S.v",
      "impl\/verilog\/erosion_accel_fifo_w32_d4_S_x.v",
      "impl\/verilog\/erosion_accel_fifo_w64_d2_S.v",
      "impl\/verilog\/erosion_accel_fifo_w64_d2_S_x.v",
      "impl\/verilog\/erosion_accel_fifo_w64_d3_S.v",
      "impl\/verilog\/erosion_accel_fifo_w64_d4_S.v",
      "impl\/verilog\/erosion_accel_fifo_w64_d4_S_x.v",
      "impl\/verilog\/erosion_accel_fifo_w64_d5_S.v",
      "impl\/verilog\/erosion_accel_gmem0_m_axi.v",
      "impl\/verilog\/erosion_accel_gmem1_m_axi.v",
      "impl\/verilog\/erosion_accel_gmem2_m_axi.v",
      "impl\/verilog\/erosion_accel_last_blk_pxl_width17.v",
      "impl\/verilog\/erosion_accel_last_blk_pxl_width31.v",
      "impl\/verilog\/erosion_accel_Loop_VITIS_LOOP_35_1_proc.v",
      "impl\/verilog\/erosion_accel_Mat2Axi.v",
      "impl\/verilog\/erosion_accel_Mat2Axi_Block_split13_proc.v",
      "impl\/verilog\/erosion_accel_Mat2Axi_entry34.v",
      "impl\/verilog\/erosion_accel_Mat2AxiStream.v",
      "impl\/verilog\/erosion_accel_MatStream2AxiStream.v",
      "impl\/verilog\/erosion_accel_mul_32ns_32ns_64_1_1.v",
      "impl\/verilog\/erosion_accel_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/erosion_accel_mul_mul_15s_15s_15_4_1.v",
      "impl\/verilog\/erosion_accel_mux_32_8_1_1.v",
      "impl\/verilog\/erosion_accel_p_kernel.v",
      "impl\/verilog\/erosion_accel_p_kernel_memcore.v",
      "impl\/verilog\/erosion_accel_start_for_addrbound18_U0.v",
      "impl\/verilog\/erosion_accel_start_for_addrbound_U0.v",
      "impl\/verilog\/erosion_accel_start_for_Axi2Mat_entry25_U0.v",
      "impl\/verilog\/erosion_accel_start_for_AxiStream2MatStream_U0.v",
      "impl\/verilog\/erosion_accel_start_for_Block_split2_proc_U0.v",
      "impl\/verilog\/erosion_accel_start_for_xfMat2Array_8_0_128_128_1_U0.v",
      "impl\/verilog\/erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s.v",
      "impl\/verilog\/erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s_buf_0_V.v",
      "impl\/verilog\/erosion_accel_xfExtractPixels_1_1_0_s.v",
      "impl\/verilog\/erosion_accel_xfMat2Array_8_0_128_128_1_s.v",
      "impl\/verilog\/erosion_accel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/erosion_accel_v1_0\/data\/erosion_accel.mdd",
      "impl\/misc\/drivers\/erosion_accel_v1_0\/data\/erosion_accel.tcl",
      "impl\/misc\/drivers\/erosion_accel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/erosion_accel_v1_0\/src\/xerosion_accel.c",
      "impl\/misc\/drivers\/erosion_accel_v1_0\/src\/xerosion_accel.h",
      "impl\/misc\/drivers\/erosion_accel_v1_0\/src\/xerosion_accel_hw.h",
      "impl\/misc\/drivers\/erosion_accel_v1_0\/src\/xerosion_accel_linux.c",
      "impl\/misc\/drivers\/erosion_accel_v1_0\/src\/xerosion_accel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/erosion_accel.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["F:\/erosion\/erosion\/solution1\/.debug\/erosion_accel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "height": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["height"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control_r",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control_r",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "offsetSlaveName": "s_axi_control_r",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "img_in_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of img_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_in",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of img_in"
            }]
        },
        {
          "offset": "0x14",
          "name": "img_in_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of img_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_in",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of img_in"
            }]
        },
        {
          "offset": "0x1c",
          "name": "process_shape_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of process_shape",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "process_shape",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of process_shape"
            }]
        },
        {
          "offset": "0x20",
          "name": "process_shape_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of process_shape",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "process_shape",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of process_shape"
            }]
        },
        {
          "offset": "0x28",
          "name": "img_out_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of img_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_out",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of img_out"
            }]
        },
        {
          "offset": "0x2c",
          "name": "img_out_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of img_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_out",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of img_out"
            }]
        }
      ]
    },
    "width": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["width"]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "height": {
      "dir": "in",
      "width": "32"
    },
    "width": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "erosion_accel",
      "Instances": [
        {
          "ModuleName": "Array2xfMat_8_0_128_128_1_s",
          "InstanceName": "Array2xfMat_8_0_128_128_1_U0",
          "Instances": [{
              "ModuleName": "Axi2Mat",
              "InstanceName": "grp_Axi2Mat_fu_78",
              "Instances": [
                {
                  "ModuleName": "AxiStream2MatStream",
                  "InstanceName": "AxiStream2MatStream_U0"
                },
                {
                  "ModuleName": "Axi2AxiStream",
                  "InstanceName": "Axi2AxiStream_U0"
                },
                {
                  "ModuleName": "addrbound18",
                  "InstanceName": "addrbound18_U0"
                },
                {
                  "ModuleName": "Axi2Mat_entry3",
                  "InstanceName": "Axi2Mat_entry3_U0"
                },
                {
                  "ModuleName": "Axi2Mat_entry25",
                  "InstanceName": "Axi2Mat_entry25_U0"
                },
                {
                  "ModuleName": "last_blk_pxl_width17",
                  "InstanceName": "last_blk_pxl_width17_U0"
                },
                {
                  "ModuleName": "Axi2Mat_Block_split15_proc",
                  "InstanceName": "Axi2Mat_Block_split15_proc_U0"
                }
              ]
            }]
        },
        {
          "ModuleName": "erode_0_0_128_128_2_3_3_1_1_s",
          "InstanceName": "erode_0_0_128_128_2_3_3_1_1_U0",
          "Instances": [{
              "ModuleName": "xferode_128_128_1_0_1_0_129_3_3_s",
              "InstanceName": "grp_xferode_128_128_1_0_1_0_129_3_3_s_fu_160",
              "Instances": [
                {
                  "ModuleName": "xfExtractPixels_1_1_0_s",
                  "InstanceName": "src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_538"
                },
                {
                  "ModuleName": "xfExtractPixels_1_1_0_s",
                  "InstanceName": "src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_544"
                },
                {
                  "ModuleName": "xfExtractPixels_1_1_0_s",
                  "InstanceName": "src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_550"
                }
              ]
            }]
        },
        {
          "ModuleName": "xfMat2Array_8_0_128_128_1_s",
          "InstanceName": "xfMat2Array_8_0_128_128_1_U0",
          "Instances": [{
              "ModuleName": "Mat2Axi",
              "InstanceName": "grp_Mat2Axi_fu_56",
              "Instances": [
                {
                  "ModuleName": "Mat2AxiStream",
                  "InstanceName": "Mat2AxiStream_U0",
                  "Instances": [
                    {
                      "ModuleName": "MatStream2AxiStream",
                      "InstanceName": "MatStream2AxiStream_U0"
                    },
                    {
                      "ModuleName": "last_blk_pxl_width31",
                      "InstanceName": "last_blk_pxl_width31_U0"
                    }
                  ]
                },
                {
                  "ModuleName": "AxiStream2Axi",
                  "InstanceName": "AxiStream2Axi_U0"
                },
                {
                  "ModuleName": "addrbound",
                  "InstanceName": "addrbound_U0"
                },
                {
                  "ModuleName": "Mat2Axi_entry34",
                  "InstanceName": "Mat2Axi_entry34_U0"
                },
                {
                  "ModuleName": "Mat2Axi_Block_split13_proc",
                  "InstanceName": "Mat2Axi_Block_split13_proc_U0"
                }
              ]
            }]
        },
        {
          "ModuleName": "Loop_VITIS_LOOP_35_1_proc",
          "InstanceName": "Loop_VITIS_LOOP_35_1_proc_U0"
        },
        {
          "ModuleName": "erosion_accel_entry39",
          "InstanceName": "erosion_accel_entry39_U0"
        },
        {
          "ModuleName": "Block_split2_proc",
          "InstanceName": "Block_split2_proc_U0"
        }
      ]
    },
    "Info": {
      "erosion_accel_entry39": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Block_split2_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Loop_VITIS_LOOP_35_1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Axi2Mat_entry3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Axi2Mat_entry25": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "last_blk_pxl_width17": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "addrbound18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Axi2Mat_Block_split15_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Axi2AxiStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2MatStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Axi2Mat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Array2xfMat_8_0_128_128_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xfExtractPixels_1_1_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "xferode_128_128_1_0_1_0_129_3_3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "erode_0_0_128_128_2_3_3_1_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2Axi_entry34": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "addrbound": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2Axi_Block_split13_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "last_blk_pxl_width31": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "MatStream2AxiStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2AxiStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2Axi": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2Axi": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xfMat2Array_8_0_128_128_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "erosion_accel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "erosion_accel_entry39": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.102"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "65",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Block_split2_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.204"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "65",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_35_1_proc": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "19",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_35_1",
            "TripCount": "9",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "100",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "153",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Axi2Mat_entry3": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.102"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "47",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Axi2Mat_entry25": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.204"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "74",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "last_blk_pxl_width17": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.102"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "addrbound18": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.204"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "20",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "83",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Axi2Mat_Block_split15_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "17",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Axi2AxiStream": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "4102",
          "LatencyWorst": "16394",
          "PipelineIIMin": "1",
          "PipelineIIMax": "16394",
          "PipelineII": "1 ~ 16394",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "MMIterInLoop1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "16385",
            "Latency": "2 ~ 16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "103",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "182",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2MatStream": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "8194",
          "LatencyWorst": "16386",
          "PipelineIIMin": "3",
          "PipelineIIMax": "16386",
          "PipelineII": "3 ~ 16386",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.136"
        },
        "Loops": [{
            "Name": "MMIterInLoopRow",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "16384",
            "Latency": "1 ~ 16384",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "221",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1123",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Axi2Mat": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "8205",
          "LatencyWorst": "16397",
          "PipelineIIMin": "4",
          "PipelineIIMax": "16395",
          "PipelineII": "4 ~ 16395",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "1567",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "2460",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Array2xfMat_8_0_128_128_1_s": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "8206",
          "LatencyWorst": "16398",
          "PipelineIIMin": "15",
          "PipelineIIMax": "16398",
          "PipelineII": "15 ~ 16398",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "1701",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "2562",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "xfExtractPixels_1_1_0_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "FF": "0",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "0",
          "LUT": "0",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "xferode_128_128_1_0_1_0_129_3_3_s": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "2412",
          "LatencyWorst": "17548",
          "PipelineIIMin": "12",
          "PipelineIIMax": "17548",
          "PipelineII": "12 ~ 17548",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.003"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_263_1",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_278_2",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "129",
            "Latency": "1 ~ 129",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_295_3",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "129",
            "Latency": "1 ~ 129",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Row_Loop",
            "TripCount": "",
            "LatencyMin": "7",
            "LatencyMax": "17280",
            "Latency": "7 ~ 17280",
            "PipelineII": "",
            "PipelineDepthMin": "7",
            "PipelineDepthMax": "135",
            "PipelineDepth": "7 ~ 135",
            "Loops": [{
                "Name": "Col_Loop",
                "TripCount": "",
                "LatencyMin": "4",
                "LatencyMax": "132",
                "Latency": "4 ~ 132",
                "PipelineII": "1",
                "PipelineDepth": "5"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "532",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1157",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "erode_0_0_128_128_2_3_3_1_1_s": {
        "Latency": {
          "LatencyBest": "24",
          "LatencyAvg": "2424",
          "LatencyWorst": "17560",
          "PipelineIIMin": "24",
          "PipelineIIMax": "17560",
          "PipelineII": "24 ~ 17560",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.003"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_372_3_VITIS_LOOP_373_4",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "721",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1377",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Mat2Axi_entry34": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.102"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "65",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "addrbound": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.800"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "20",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "65",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Mat2Axi_Block_split13_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "17",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "last_blk_pxl_width31": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.204"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "47",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "MatStream2AxiStream": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "4098",
          "LatencyWorst": "16386",
          "PipelineIIMin": "3",
          "PipelineIIMax": "16386",
          "PipelineII": "3 ~ 16386",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.002"
        },
        "Loops": [{
            "Name": "MMIterOutRow_MMIterOutCol",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "16384",
            "Latency": "1 ~ 16384",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "255",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "631",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Mat2AxiStream": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4099",
          "LatencyWorst": "16387",
          "PipelineIIMin": "4",
          "PipelineIIMax": "16387",
          "PipelineII": "4 ~ 16387",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.002"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "560",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "945",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2Axi": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "4101",
          "LatencyWorst": "16392",
          "PipelineIIMin": "1",
          "PipelineIIMax": "16392",
          "PipelineII": "1 ~ 16392",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "MMIterOutLoop2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "16385",
            "Latency": "2 ~ 16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "102",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "189",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Mat2Axi": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "4103",
          "LatencyWorst": "16394",
          "PipelineIIMin": "4",
          "PipelineIIMax": "16393",
          "PipelineII": "4 ~ 16393",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "1500",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1886",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "xfMat2Array_8_0_128_128_1_s": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "4104",
          "LatencyWorst": "16395",
          "PipelineIIMin": "6",
          "PipelineIIMax": "16395",
          "PipelineII": "6 ~ 16395",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "1634",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1979",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "erosion_accel": {
        "Latency": {
          "LatencyBest": "45",
          "LatencyAvg": "8208",
          "LatencyWorst": "17581",
          "PipelineIIMin": "25",
          "PipelineIIMax": "17561",
          "PipelineII": "25 ~ 17561",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "9",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "9",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "7409",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "9741",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-01-22 14:17:16 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
