{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761928145682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761928145682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 31 13:29:05 2025 " "Processing started: Fri Oct 31 13:29:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761928145682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928145682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928145682 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ImgRam.qip " "Tcl Script File ImgRam.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ImgRam.qip " "set_global_assignment -name QIP_FILE ImgRam.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1761928146799 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1761928146799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761928148669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761928148669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/control/Informations.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/control/Informations.v" { { "Info" "ISGN_ENTITY_NAME" "1 Informations " "Found entity 1: Informations" {  } { { "veriloghdl/control/Informations.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/control/Informations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/processing/algorithm/PixelReplication.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/processing/algorithm/PixelReplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelReplication " "Found entity 1: PixelReplication" {  } { { "veriloghdl/processing/algorithm/PixelReplication.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/PixelReplication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/processing/algorithm/NearestNeighbor.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/processing/algorithm/NearestNeighbor.v" { { "Info" "ISGN_ENTITY_NAME" "1 NearestNeighbor " "Found entity 1: NearestNeighbor" {  } { { "veriloghdl/processing/algorithm/NearestNeighbor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/NearestNeighbor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/processing/algorithm/Decimation.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/processing/algorithm/Decimation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decimation " "Found entity 1: Decimation" {  } { { "veriloghdl/processing/algorithm/Decimation.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/Decimation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/processing/algorithm/BlockAveraging.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/processing/algorithm/BlockAveraging.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlockAveraging " "Found entity 1: BlockAveraging" {  } { { "veriloghdl/processing/algorithm/BlockAveraging.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/BlockAveraging.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/processing/ImageProcessor.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/processing/ImageProcessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageProcessor " "Found entity 1: ImageProcessor" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/ImageProcessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/vga/VGA_Driver.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/vga/VGA_Driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver " "Found entity 1: VGA_Driver" {  } { { "veriloghdl/vga/VGA_Driver.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/vga/VGA_Driver.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/vga/VGAController.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/vga/VGAController.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "veriloghdl/vga/VGAController.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/vga/VGAController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip/altsource_probe/hps_reset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152012 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152014 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761928152015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761928152015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152016 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761928152016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761928152016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152016 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_003 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_004 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_004 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_003 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152032 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152032 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152032 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152032 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761928152033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761928152035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761928152036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761928152036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_009_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_009_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152036 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_009 " "Found entity 2: soc_system_mm_interconnect_0_router_009" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761928152036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761928152036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_007_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152036 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_007 " "Found entity 2: soc_system_mm_interconnect_0_router_007" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761928152037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761928152037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_006_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152037 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_006 " "Found entity 2: soc_system_mm_interconnect_0_router_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761928152037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761928152037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152037 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_005 " "Found entity 2: soc_system_mm_interconnect_0_router_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761928152037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761928152037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152038 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_003 " "Found entity 2: soc_system_mm_interconnect_0_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761928152038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761928152038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152038 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761928152038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761928152038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152039 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_status.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_status " "Found entity 1: soc_system_status" {  } { { "soc_system/synthesis/submodules/soc_system_status.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_status.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory2_0 " "Found entity 1: soc_system_onchip_memory2_0" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152043 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152043 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152043 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152043 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/intr_capturer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/intr_capturer.v" { { "Info" "ISGN_ENTITY_NAME" "1 intr_capturer " "Found entity 1: intr_capturer" {  } { { "soc_system/synthesis/submodules/intr_capturer.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/intr_capturer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master " "Found entity 1: soc_system_fpga_only_master" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_p2b_adapter " "Found entity 1: soc_system_fpga_only_master_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_b2p_adapter " "Found entity 1: soc_system_fpga_only_master_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152076 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152076 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152076 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152076 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152076 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152076 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_timing_adt " "Found entity 1: soc_system_fpga_only_master_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152078 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152078 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_data_out.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_data_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_data_out " "Found entity 1: soc_system_data_out" {  } { { "soc_system/synthesis/submodules/soc_system_data_out.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_data_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_data_in " "Found entity 1: soc_system_data_in" {  } { { "soc_system/synthesis/submodules/soc_system_data_in.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_data_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip-memory/VdRam.v 1 1 " "Found 1 design units, including 1 entities, in source file ip-memory/VdRam.v" { { "Info" "ISGN_ENTITY_NAME" "1 VdRam " "Found entity 1: VdRam" {  } { { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip-memory/ImgRam.v 1 1 " "Found 1 design units, including 1 entities, in source file ip-memory/ImgRam.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImgRam " "Found entity 1: ImgRam" {  } { { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_top " "Found entity 1: ghrd_top" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Coprocessador.v 1 1 " "Found 1 design units, including 1 entities, in source file Coprocessador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Coprocessador " "Found entity 1: Coprocessador" {  } { { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/control/Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/control/Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "veriloghdl/control/Controller.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/control/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Interface " "Found entity 1: Interface" {  } { { "Interface.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_in ghrd_top.v(325) " "Verilog HDL Implicit Net warning at ghrd_top.v(325): created implicit net for \"data_in\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 325 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "status ghrd_top.v(326) " "Verilog HDL Implicit Net warning at ghrd_top.v(326): created implicit net for \"status\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 326 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_out ghrd_top.v(327) " "Verilog HDL Implicit Net warning at ghrd_top.v(327): created implicit net for \"data_out\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 327 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152085 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_addr packed ImageProcessor.v(16) " "Verilog HDL Port Declaration warning at ImageProcessor.v(16): data type declaration for \"read_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/ImageProcessor.v" 16 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1761928152085 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_addr ImageProcessor.v(11) " "HDL info at ImageProcessor.v(11): see declaration for object \"read_addr\"" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/ImageProcessor.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152085 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "pixel_out_to_ram packed ImageProcessor.v(17) " "Verilog HDL Port Declaration warning at ImageProcessor.v(17): data type declaration for \"pixel_out_to_ram\" declares packed dimensions but the port declaration declaration does not" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/ImageProcessor.v" 17 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1761928152085 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "pixel_out_to_ram ImageProcessor.v(12) " "HDL info at ImageProcessor.v(12): see declaration for object \"pixel_out_to_ram\"" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/ImageProcessor.v" 12 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152085 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "write_addr packed ImageProcessor.v(18) " "Verilog HDL Port Declaration warning at ImageProcessor.v(18): data type declaration for \"write_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/ImageProcessor.v" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1761928152085 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "write_addr ImageProcessor.v(13) " "HDL info at ImageProcessor.v(13): see declaration for object \"write_addr\"" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/ImageProcessor.v" 13 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152086 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ghrd_top " "Elaborating entity \"ghrd_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761928152165 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_debounced_buttons ghrd_top.v(218) " "Verilog HDL warning at ghrd_top.v(218): object fpga_debounced_buttons used but never assigned" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 218 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1761928152165 "|ghrd_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_led_internal ghrd_top.v(219) " "Verilog HDL warning at ghrd_top.v(219): object fpga_led_internal used but never assigned" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 219 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1761928152165 "|ghrd_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_debounced_buttons 0 ghrd_top.v(218) " "Net \"fpga_debounced_buttons\" at ghrd_top.v(218) has no driver or initial value, using a default initial value '0'" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 218 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_led_internal 0 ghrd_top.v(219) " "Net \"fpga_led_internal\" at ghrd_top.v(219) has no driver or initial value, using a default initial value '0'" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 219 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR ghrd_top.v(65) " "Output port \"DRAM_ADDR\" at ghrd_top.v(65) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA ghrd_top.v(66) " "Output port \"DRAM_BA\" at ghrd_top.v(66) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST ghrd_top.v(39) " "Output port \"ADC_CONVST\" at ghrd_top.v(39) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN ghrd_top.v(40) " "Output port \"ADC_DIN\" at ghrd_top.v(40) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK ghrd_top.v(42) " "Output port \"ADC_SCLK\" at ghrd_top.v(42) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT ghrd_top.v(48) " "Output port \"AUD_DACDAT\" at ghrd_top.v(48) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK ghrd_top.v(50) " "Output port \"AUD_XCK\" at ghrd_top.v(50) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N ghrd_top.v(67) " "Output port \"DRAM_CAS_N\" at ghrd_top.v(67) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE ghrd_top.v(68) " "Output port \"DRAM_CKE\" at ghrd_top.v(68) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK ghrd_top.v(69) " "Output port \"DRAM_CLK\" at ghrd_top.v(69) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N ghrd_top.v(70) " "Output port \"DRAM_CS_N\" at ghrd_top.v(70) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM ghrd_top.v(72) " "Output port \"DRAM_LDQM\" at ghrd_top.v(72) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N ghrd_top.v(73) " "Output port \"DRAM_RAS_N\" at ghrd_top.v(73) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM ghrd_top.v(74) " "Output port \"DRAM_UDQM\" at ghrd_top.v(74) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N ghrd_top.v(75) " "Output port \"DRAM_WE_N\" at ghrd_top.v(75) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL ghrd_top.v(78) " "Output port \"FAN_CTRL\" at ghrd_top.v(78) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK ghrd_top.v(81) " "Output port \"FPGA_I2C_SCLK\" at ghrd_top.v(81) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD ghrd_top.v(165) " "Output port \"IRDA_TXD\" at ghrd_top.v(165) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N ghrd_top.v(186) " "Output port \"TD_RESET_N\" at ghrd_top.v(186) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 186 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N ghrd_top.v(196) " "Output port \"VGA_SYNC_N\" at ghrd_top.v(196) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TX ghrd_top.v(200) " "Output port \"UART_TX\" at ghrd_top.v(200) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS ghrd_top.v(202) " "Output port \"UART_RTS\" at ghrd_top.v(202) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 202 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "QSPI_FLASH_SCLK ghrd_top.v(206) " "Output port \"QSPI_FLASH_SCLK\" at ghrd_top.v(206) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "QSPI_FLASH_CE_n ghrd_top.v(208) " "Output port \"QSPI_FLASH_CE_n\" at ghrd_top.v(208) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RISCV_JTAG_TDO ghrd_top.v(213) " "Output port \"RISCV_JTAG_TDO\" at ghrd_top.v(213) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152166 "|ghrd_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "ghrd_top.v" "u0" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_data_in soc_system:u0\|soc_system_data_in:data_in " "Elaborating entity \"soc_system_data_in\" for hierarchy \"soc_system:u0\|soc_system_data_in:data_in\"" {  } { { "soc_system/synthesis/soc_system.v" "data_in" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/soc_system.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_data_out soc_system:u0\|soc_system_data_out:data_out " "Elaborating entity \"soc_system_data_out\" for hierarchy \"soc_system:u0\|soc_system_data_out:data_out\"" {  } { { "soc_system/synthesis/soc_system.v" "data_out" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/soc_system.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master " "Elaborating entity \"soc_system_fpga_only_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\"" {  } { { "soc_system/synthesis/soc_system.v" "fpga_only_master" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/soc_system.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928152214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928152214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928152214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928152214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928152214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928152214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928152214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928152214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928152214 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761928152214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152215 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928152598 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761928152598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928152622 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761928152622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_timing_adt soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_timing_adt:timing_adt " "Elaborating entity \"soc_system_fpga_only_master_timing_adt\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_timing_adt:timing_adt\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "timing_adt" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_fpga_only_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at soc_system_fpga_only_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761928152642 "|ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "fifo" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "b2p" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "p2b" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "transacto" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_b2p_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_fpga_only_master_b2p_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_b2p_adapter:b2p_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "b2p_adapter" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152681 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_fpga_only_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at soc_system_fpga_only_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761928152681 "|ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_fpga_only_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at soc_system_fpga_only_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928152682 "|ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_p2b_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_fpga_only_master_p2b_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_p2b_adapter:p2b_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "p2b_adapter" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "rst_controller" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/soc_system.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_hps_0.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_hps_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152746 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761928152747 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152747 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152749 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152750 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152766 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1761928152767 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928152767 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761928152770 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152770 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152797 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761928152798 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761928152798 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152800 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152805 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152805 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152805 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761928152805 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928152890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928152890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928152890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928152890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928152890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928152890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928152890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928152890 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761928152890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928152906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928152906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928152916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153011 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1761928153012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928153029 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928153029 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928153029 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928153029 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928153029 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928153029 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intr_capturer soc_system:u0\|intr_capturer:intr_capturer_0 " "Elaborating entity \"intr_capturer\" for hierarchy \"soc_system:u0\|intr_capturer:intr_capturer_0\"" {  } { { "soc_system/synthesis/soc_system.v" "intr_capturer_0" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/soc_system.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart soc_system:u0\|soc_system_jtag_uart:jtag_uart " "Elaborating entity \"soc_system_jtag_uart\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\"" {  } { { "soc_system/synthesis/soc_system.v" "jtag_uart" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/soc_system.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_w soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_w" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "wfifo" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153297 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761928153297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928153314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928153314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928153316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928153316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928153319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928153319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928153337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928153337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928153357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928153357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928153376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928153376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_r soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_r" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "soc_system_jtag_uart_alt_jtag_atlantic" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153535 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761928153535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory2_0 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"soc_system_onchip_memory2_0\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "soc_system/synthesis/soc_system.v" "onchip_memory2_0" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/soc_system.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "the_altsyncram" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"soc_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928153585 ""}  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761928153585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5nn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5nn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5nn1 " "Found entity 1: altsyncram_5nn1" {  } { { "db/altsyncram_5nn1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_5nn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928153607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928153607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5nn1 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5nn1:auto_generated " "Elaborating entity \"altsyncram_5nn1\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5nn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_status soc_system:u0\|soc_system_status:status " "Elaborating entity \"soc_system_status\" for hierarchy \"soc_system:u0\|soc_system_status:status\"" {  } { { "soc_system/synthesis/soc_system.v" "status" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/soc_system.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys soc_system:u0\|soc_system_sysid_qsys:sysid_qsys " "Elaborating entity \"soc_system_sysid_qsys\" for hierarchy \"soc_system:u0\|soc_system_sysid_qsys:sysid_qsys\"" {  } { { "soc_system/synthesis/soc_system.v" "sysid_qsys" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/soc_system.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/soc_system.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928153893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:fpga_only_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:fpga_only_master_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_translator" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "intr_capturer_0_avalon_slave_0_translator" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_in_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_in_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "data_in_s1_translator" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:fpga_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:fpga_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_agent" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rdata_fifo" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_0_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_003" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"soc_system_mm_interconnect_0_router_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_005" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"soc_system_mm_interconnect_0_router_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_006" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_007 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"soc_system_mm_interconnect_0_router_007\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_007" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_007_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_009 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"soc_system_mm_interconnect_0_router_009\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_009" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_009_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009\|soc_system_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_009_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009\|soc_system_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:fpga_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:fpga_only_master_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_limiter" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_burst_adapter" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_burst_adapter" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_003" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_004" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_004" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_003" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154585 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761928154590 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761928154590 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761928154590 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154606 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1761928154614 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1761928154614 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/soc_system.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:hps_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:hps_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_only_master_master_agent" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_agent" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154760 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_1_router.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_1_router.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761928154771 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_1_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_001" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_only_master_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_only_master_master_limiter" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_wr_cmd_width_adapter" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154806 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761928154811 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761928154812 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761928154812 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_wr_rsp_width_adapter" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154829 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1761928154836 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1761928154837 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/soc_system.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_001" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/soc_system.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/soc_system.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Coprocessador Coprocessador:coprocessor_inst " "Elaborating entity \"Coprocessador\" for hierarchy \"Coprocessador:coprocessor_inst\"" {  } { { "ghrd_top.v" "coprocessor_inst" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Interface Coprocessador:coprocessor_inst\|Interface:interface_inst " "Elaborating entity \"Interface\" for hierarchy \"Coprocessador:coprocessor_inst\|Interface:interface_inst\"" {  } { { "Coprocessador.v" "interface_inst" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Coprocessador:coprocessor_inst\|Controller:main_fsm " "Elaborating entity \"Controller\" for hierarchy \"Coprocessador:coprocessor_inst\|Controller:main_fsm\"" {  } { { "Coprocessador.v" "main_fsm" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controller.v(44) " "Verilog HDL assignment warning at Controller.v(44): truncated value with size 32 to match size of target (3)" {  } { { "veriloghdl/control/Controller.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/control/Controller.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154865 "|ghrd_top|Coprocessador:coprocessor_inst|Controller:main_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controller.v(47) " "Verilog HDL assignment warning at Controller.v(47): truncated value with size 32 to match size of target (3)" {  } { { "veriloghdl/control/Controller.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/control/Controller.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154865 "|ghrd_top|Coprocessador:coprocessor_inst|Controller:main_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImgRam Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst " "Elaborating entity \"ImgRam\" for hierarchy \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\"" {  } { { "Coprocessador.v" "image_ram_inst" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ip-memory/ImgRam.v" "altsyncram_component" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154878 ""}  } { { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761928154878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8vt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vt1 " "Found entity 1: altsyncram_8vt1" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928154897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928154897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8vt1 Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated " "Elaborating entity \"altsyncram_8vt1\" for hierarchy \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928154919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928154919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_8vt1.tdf" "decode2" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928154937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928154937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_8vt1.tdf" "rden_decode_b" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nfb " "Found entity 1: mux_nfb" {  } { { "db/mux_nfb.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/mux_nfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928154955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928154955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nfb Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|mux_nfb:mux3 " "Elaborating entity \"mux_nfb\" for hierarchy \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|mux_nfb:mux3\"" {  } { { "db/altsyncram_8vt1.tdf" "mux3" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageProcessor Coprocessador:coprocessor_inst\|ImageProcessor:processor " "Elaborating entity \"ImageProcessor\" for hierarchy \"Coprocessador:coprocessor_inst\|ImageProcessor:processor\"" {  } { { "Coprocessador.v" "processor" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154958 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ImageProcessor.v(43) " "Verilog HDL assignment warning at ImageProcessor.v(43): truncated value with size 32 to match size of target (2)" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/ImageProcessor.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154958 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ImageProcessor.v(52) " "Verilog HDL assignment warning at ImageProcessor.v(52): truncated value with size 32 to match size of target (19)" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/ImageProcessor.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154958 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ImageProcessor.v(54) " "Verilog HDL assignment warning at ImageProcessor.v(54): truncated value with size 32 to match size of target (10)" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/ImageProcessor.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154958 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ImageProcessor.v(56) " "Verilog HDL assignment warning at ImageProcessor.v(56): truncated value with size 32 to match size of target (10)" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/ImageProcessor.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154958 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 ImageProcessor.v(91) " "Verilog HDL assignment warning at ImageProcessor.v(91): truncated value with size 32 to match size of target (15)" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/ImageProcessor.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154959 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 ImageProcessor.v(92) " "Verilog HDL assignment warning at ImageProcessor.v(92): truncated value with size 32 to match size of target (15)" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/ImageProcessor.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154959 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 ImageProcessor.v(93) " "Verilog HDL assignment warning at ImageProcessor.v(93): truncated value with size 32 to match size of target (15)" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/ImageProcessor.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154959 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ImageProcessor.v(103) " "Verilog HDL assignment warning at ImageProcessor.v(103): truncated value with size 32 to match size of target (10)" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/ImageProcessor.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154959 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ImageProcessor.v(104) " "Verilog HDL assignment warning at ImageProcessor.v(104): truncated value with size 32 to match size of target (10)" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/ImageProcessor.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154959 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NearestNeighbor Coprocessador:coprocessor_inst\|ImageProcessor:processor\|NearestNeighbor:u_nn " "Elaborating entity \"NearestNeighbor\" for hierarchy \"Coprocessador:coprocessor_inst\|ImageProcessor:processor\|NearestNeighbor:u_nn\"" {  } { { "veriloghdl/processing/ImageProcessor.v" "u_nn" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/ImageProcessor.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154965 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 NearestNeighbor.v(9) " "Verilog HDL assignment warning at NearestNeighbor.v(9): truncated value with size 3 to match size of target (2)" {  } { { "veriloghdl/processing/algorithm/NearestNeighbor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/NearestNeighbor.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154966 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 NearestNeighbor.v(10) " "Verilog HDL assignment warning at NearestNeighbor.v(10): truncated value with size 10 to match size of target (9)" {  } { { "veriloghdl/processing/algorithm/NearestNeighbor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/NearestNeighbor.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154966 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 NearestNeighbor.v(11) " "Verilog HDL assignment warning at NearestNeighbor.v(11): truncated value with size 10 to match size of target (9)" {  } { { "veriloghdl/processing/algorithm/NearestNeighbor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/NearestNeighbor.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154966 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 NearestNeighbor.v(12) " "Verilog HDL assignment warning at NearestNeighbor.v(12): truncated value with size 32 to match size of target (15)" {  } { { "veriloghdl/processing/algorithm/NearestNeighbor.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/NearestNeighbor.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154966 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor|NearestNeighbor:u_nn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelReplication Coprocessador:coprocessor_inst\|ImageProcessor:processor\|PixelReplication:u_pr " "Elaborating entity \"PixelReplication\" for hierarchy \"Coprocessador:coprocessor_inst\|ImageProcessor:processor\|PixelReplication:u_pr\"" {  } { { "veriloghdl/processing/ImageProcessor.v" "u_pr" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/ImageProcessor.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154967 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 PixelReplication.v(9) " "Verilog HDL assignment warning at PixelReplication.v(9): truncated value with size 3 to match size of target (2)" {  } { { "veriloghdl/processing/algorithm/PixelReplication.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/PixelReplication.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154967 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 PixelReplication.v(10) " "Verilog HDL assignment warning at PixelReplication.v(10): truncated value with size 10 to match size of target (9)" {  } { { "veriloghdl/processing/algorithm/PixelReplication.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/PixelReplication.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154967 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 PixelReplication.v(11) " "Verilog HDL assignment warning at PixelReplication.v(11): truncated value with size 10 to match size of target (9)" {  } { { "veriloghdl/processing/algorithm/PixelReplication.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/PixelReplication.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154967 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 PixelReplication.v(12) " "Verilog HDL assignment warning at PixelReplication.v(12): truncated value with size 32 to match size of target (15)" {  } { { "veriloghdl/processing/algorithm/PixelReplication.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/PixelReplication.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154967 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor|PixelReplication:u_pr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decimation Coprocessador:coprocessor_inst\|ImageProcessor:processor\|Decimation:u_dec " "Elaborating entity \"Decimation\" for hierarchy \"Coprocessador:coprocessor_inst\|ImageProcessor:processor\|Decimation:u_dec\"" {  } { { "veriloghdl/processing/ImageProcessor.v" "u_dec" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/ImageProcessor.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154968 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Decimation.v(9) " "Verilog HDL assignment warning at Decimation.v(9): truncated value with size 3 to match size of target (2)" {  } { { "veriloghdl/processing/algorithm/Decimation.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/Decimation.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154968 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Decimation.v(10) " "Verilog HDL assignment warning at Decimation.v(10): truncated value with size 10 to match size of target (9)" {  } { { "veriloghdl/processing/algorithm/Decimation.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/Decimation.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154968 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Decimation.v(11) " "Verilog HDL assignment warning at Decimation.v(11): truncated value with size 10 to match size of target (9)" {  } { { "veriloghdl/processing/algorithm/Decimation.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/Decimation.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154968 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Decimation.v(12) " "Verilog HDL assignment warning at Decimation.v(12): truncated value with size 32 to match size of target (15)" {  } { { "veriloghdl/processing/algorithm/Decimation.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/Decimation.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154968 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor|Decimation:u_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockAveraging Coprocessador:coprocessor_inst\|ImageProcessor:processor\|BlockAveraging:u_ba " "Elaborating entity \"BlockAveraging\" for hierarchy \"Coprocessador:coprocessor_inst\|ImageProcessor:processor\|BlockAveraging:u_ba\"" {  } { { "veriloghdl/processing/ImageProcessor.v" "u_ba" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/ImageProcessor.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154969 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 BlockAveraging.v(15) " "Verilog HDL assignment warning at BlockAveraging.v(15): truncated value with size 3 to match size of target (2)" {  } { { "veriloghdl/processing/algorithm/BlockAveraging.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/BlockAveraging.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154970 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 BlockAveraging.v(16) " "Verilog HDL assignment warning at BlockAveraging.v(16): truncated value with size 10 to match size of target (9)" {  } { { "veriloghdl/processing/algorithm/BlockAveraging.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/BlockAveraging.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154970 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 BlockAveraging.v(17) " "Verilog HDL assignment warning at BlockAveraging.v(17): truncated value with size 10 to match size of target (9)" {  } { { "veriloghdl/processing/algorithm/BlockAveraging.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/BlockAveraging.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154970 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 BlockAveraging.v(20) " "Verilog HDL assignment warning at BlockAveraging.v(20): truncated value with size 32 to match size of target (15)" {  } { { "veriloghdl/processing/algorithm/BlockAveraging.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/BlockAveraging.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154970 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 BlockAveraging.v(21) " "Verilog HDL assignment warning at BlockAveraging.v(21): truncated value with size 10 to match size of target (8)" {  } { { "veriloghdl/processing/algorithm/BlockAveraging.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/processing/algorithm/BlockAveraging.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928154970 "|ghrd_top|Coprocessador:coprocessor_inst|ImageProcessor:processor|BlockAveraging:u_ba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VdRam Coprocessador:coprocessor_inst\|VdRam:frame_buffer " "Elaborating entity \"VdRam\" for hierarchy \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\"" {  } { { "Coprocessador.v" "frame_buffer" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\"" {  } { { "ip-memory/VdRam.v" "altsyncram_component" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\"" {  } { { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928154981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component " "Instantiated megafunction \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928154981 ""}  } { { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761928154981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g2u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2u1 " "Found entity 1: altsyncram_g2u1" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928155031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928155031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2u1 Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated " "Elaborating entity \"altsyncram_g2u1\" for hierarchy \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928155032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928155126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928155126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_g2u1.tdf" "decode2" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928155127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928155146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928155146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|decode_s2a:rden_decode_b " "Elaborating entity \"decode_s2a\" for hierarchy \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|decode_s2a:rden_decode_b\"" {  } { { "db/altsyncram_g2u1.tdf" "rden_decode_b" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928155147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928155170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928155170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|mux_jhb:mux3 " "Elaborating entity \"mux_jhb\" for hierarchy \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|mux_jhb:mux3\"" {  } { { "db/altsyncram_g2u1.tdf" "mux3" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928155170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAController Coprocessador:coprocessor_inst\|VGAController:vga_logic_inst " "Elaborating entity \"VGAController\" for hierarchy \"Coprocessador:coprocessor_inst\|VGAController:vga_logic_inst\"" {  } { { "Coprocessador.v" "vga_logic_inst" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928155188 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGAController.v(23) " "Verilog HDL assignment warning at VGAController.v(23): truncated value with size 32 to match size of target (10)" {  } { { "veriloghdl/vga/VGAController.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/vga/VGAController.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928155188 "|ghrd_top|Coprocessador:coprocessor_inst|VGAController:vga_logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGAController.v(28) " "Verilog HDL assignment warning at VGAController.v(28): truncated value with size 32 to match size of target (10)" {  } { { "veriloghdl/vga/VGAController.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/vga/VGAController.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928155188 "|ghrd_top|Coprocessador:coprocessor_inst|VGAController:vga_logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGAController.v(34) " "Verilog HDL assignment warning at VGAController.v(34): truncated value with size 32 to match size of target (10)" {  } { { "veriloghdl/vga/VGAController.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/vga/VGAController.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928155188 "|ghrd_top|Coprocessador:coprocessor_inst|VGAController:vga_logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGAController.v(35) " "Verilog HDL assignment warning at VGAController.v(35): truncated value with size 32 to match size of target (10)" {  } { { "veriloghdl/vga/VGAController.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/vga/VGAController.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928155188 "|ghrd_top|Coprocessador:coprocessor_inst|VGAController:vga_logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 VGAController.v(42) " "Verilog HDL assignment warning at VGAController.v(42): truncated value with size 32 to match size of target (19)" {  } { { "veriloghdl/vga/VGAController.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/vga/VGAController.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928155188 "|ghrd_top|Coprocessador:coprocessor_inst|VGAController:vga_logic_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Driver Coprocessador:coprocessor_inst\|VGA_Driver:the_vga_driver " "Elaborating entity \"VGA_Driver\" for hierarchy \"Coprocessador:coprocessor_inst\|VGA_Driver:the_vga_driver\"" {  } { { "Coprocessador.v" "the_vga_driver" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928155190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Informations Coprocessador:coprocessor_inst\|Informations:scrolling_display " "Elaborating entity \"Informations\" for hierarchy \"Coprocessador:coprocessor_inst\|Informations:scrolling_display\"" {  } { { "Coprocessador.v" "scrolling_display" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928155197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Informations.v(24) " "Verilog HDL assignment warning at Informations.v(24): truncated value with size 32 to match size of target (25)" {  } { { "veriloghdl/control/Informations.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/control/Informations.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928155197 "|ghrd_top|Coprocessador:coprocessor_inst|Informations:scrolling_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Informations.v(120) " "Verilog HDL assignment warning at Informations.v(120): truncated value with size 32 to match size of target (5)" {  } { { "veriloghdl/control/Informations.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/veriloghdl/control/Informations.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761928155200 "|ghrd_top|Coprocessador:coprocessor_inst|Informations:scrolling_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "ghrd_top.v" "hps_reset_inst" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928155213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928155216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928155217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928155217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928155217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928155217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928155217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928155217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928155217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928155217 ""}  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761928155217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928155218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928155220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928155224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928155226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928155295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "ghrd_top.v" "pulse_cold_reset" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928155328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "ghrd_top.v" "pulse_warm_reset" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928155331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "ghrd_top.v" "pulse_debug_reset" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928155333 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1761928156510 "|ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1761928156694 "|ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in " "Net \"data_in\" is missing source, defaulting to GND" {  } { { "ghrd_top.v" "data_in" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 325 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1761928156789 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "status " "Net \"status\" is missing source, defaulting to GND" {  } { { "ghrd_top.v" "status" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 326 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1761928156789 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1761928156789 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1761928157309 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.10.31.13:29:18 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl " "2025.10.31.13:29:18 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928158470 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928159281 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928159326 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928159921 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928160012 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928160108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928160218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928160219 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928160220 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1761928160856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldce0f4758/alt_sld_fab.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/ip/sldce0f4758/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928161027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928161027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928161112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928161112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928161113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928161113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928161173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928161173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928161250 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928161250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928161250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928161315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928161315 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a0 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 50 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a1 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a2 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 116 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a3 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a4 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a5 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a6 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a7 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a8 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a9 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a10 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a11 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a12 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 446 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a13 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a14 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 512 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a15 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a16 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 578 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a17 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a18 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a19 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 677 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a20 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a21 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a22 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a23 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 809 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a24 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 842 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a25 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 875 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a26 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a27 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a28 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 974 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a29 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a30 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1040 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a31 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1073 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a32 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1106 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a33 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1139 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a34 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1172 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a35 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1205 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a36 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1238 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a37 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a38 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1304 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a39 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1337 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a40 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1370 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a41 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1403 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a42 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1436 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a43 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1469 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a44 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1502 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a45 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a46 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1568 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a47 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1601 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a48 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1634 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a49 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1667 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a50 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1700 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a51 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1733 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a52 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1766 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a53 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1799 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a54 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1832 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a55 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1865 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a56 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1898 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a57 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1931 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a58 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1964 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a59 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 1997 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a60 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2030 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a61 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2063 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a62 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2096 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a63 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2129 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a64 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2162 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a65 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2195 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a66 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2228 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a67 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2261 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a68 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2294 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a69 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2327 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a70 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2360 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a71 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2393 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a72 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2426 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a73 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2459 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a74 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2492 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a75 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2525 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a76 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2558 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a77 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2591 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a78 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2624 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a79 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2657 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a80 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2690 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a81 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2723 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a82 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2756 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a83 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2789 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a84 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2822 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a85 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2855 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a86 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2888 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a87 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2921 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a88 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2954 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a89 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 2987 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a90 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3020 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a91 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3053 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a92 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3086 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a93 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3119 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a94 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3152 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a95 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3185 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a96 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3218 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a97 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3251 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a98 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3284 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a99 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3317 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a100 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3350 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a101 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3383 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a102 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3416 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a103 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3449 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a104 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3482 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a105 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3515 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a106 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3548 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a107 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3581 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a108 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3614 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a109 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3647 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a110 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3680 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a111 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3713 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a112 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3746 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a113 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3779 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a114 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3812 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a115 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3845 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a116 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3878 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a117 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3911 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a118 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3944 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a119 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 3977 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a120 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4010 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a121 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4043 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a122 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4076 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a123 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4109 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a124 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4142 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a125 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4175 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a126 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4208 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a127 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4241 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a128 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4274 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a129 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4307 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a130 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4340 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a131 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4373 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a132 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4406 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a133 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4439 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a134 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4472 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a135 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4505 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a136 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4538 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a137 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4571 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a138 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4604 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a139 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4637 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a140 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4670 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a141 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4703 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a142 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4736 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a143 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4769 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a144 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4802 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a145 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4835 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a146 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4868 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a147 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4901 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a148 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4934 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a149 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 4967 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a150 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5000 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a151 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5033 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a152 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5066 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a153 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5099 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a154 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5132 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a155 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5165 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a156 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5198 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a157 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5231 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a158 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5264 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a159 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5297 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a160 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5330 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a161 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5363 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a162 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5396 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a163 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5429 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a164 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5462 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a165 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5495 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a166 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5528 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a167 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5561 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a168 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5594 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a169 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5627 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a170 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5660 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a171 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5693 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a172 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5726 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a173 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5759 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a174 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5792 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a175 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5825 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a176 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5858 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a177 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5891 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a178 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5924 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a179 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5957 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a180 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 5990 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a181 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6023 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a182 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6056 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a183 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6089 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a184 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6122 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a185 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6155 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a186 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6188 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a187 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6221 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a188 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6254 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a189 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6287 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a190 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6320 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a191 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6353 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a192 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6386 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a193 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6419 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a194 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6452 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a195 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6485 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a196 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6518 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a197 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6551 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a198 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6584 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a199 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6617 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a200 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6650 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a201 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6683 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a202 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6716 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a203 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6749 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a204 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6782 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a205 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6815 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a206 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6848 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a207 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6881 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a208 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6914 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a209 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6947 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a210 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 6980 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a211 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7013 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a212 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7046 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a213 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7079 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a214 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7112 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a215 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7145 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a216 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7178 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a217 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7211 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a218 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7244 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a219 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7277 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a220 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7310 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a221 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7343 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a222 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7376 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a223 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7409 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a224 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7442 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a225 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7475 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a226 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7508 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a227 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7541 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a228 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7574 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a229 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7607 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a230 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7640 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a231 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7673 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a232 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7706 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a233 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7739 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a234 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7772 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a235 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7805 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a236 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7838 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a237 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7871 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a238 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7904 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a239 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7937 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a240 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 7970 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a241 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8003 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a242 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8036 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a243 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8069 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a244 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8102 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a245 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8135 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a246 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8168 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a247 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8201 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a248 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8234 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a249 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8267 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a250 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8300 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a251 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8333 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a252 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8366 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a253 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8399 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a254 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8432 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a255 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8465 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a256 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8498 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a257 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8531 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a258 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8564 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a259 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8597 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a260 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8630 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a261 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8663 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a262 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8696 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a263 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8729 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a264 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8762 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a265 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8795 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a266 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8828 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a267 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8861 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a268 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8894 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a269 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8927 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a270 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8960 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a271 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 8993 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a272 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9026 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a273 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9059 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a274 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9092 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a275 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9125 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a276 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9158 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a277 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9191 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a278 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9224 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a279 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9257 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a280 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9290 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a281 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9323 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a282 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9356 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a283 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9389 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a284 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9422 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a285 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9455 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a286 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9488 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a287 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9521 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a288 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9554 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a289 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9587 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a290 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9620 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a291 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9653 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a292 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9686 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a293 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9719 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a294 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9752 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a295 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9785 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a296 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9818 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a297 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9851 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a298 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9884 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a299 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9917 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a300 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9950 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a301 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 9983 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a302 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 10016 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a303 " "Synthesized away node \"Coprocessador:coprocessor_inst\|VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g2u1.tdf" 10049 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/VdRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/VdRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 158 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ram_block1a303"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a0 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 50 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a1 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a2 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 116 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a3 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a4 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a5 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a6 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a7 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a8 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a9 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a10 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a11 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a12 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 446 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a13 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a14 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 512 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a15 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a16 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 578 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a17 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a18 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a19 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 677 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a20 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a21 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a22 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a23 " "Synthesized away node \"Coprocessador:coprocessor_inst\|ImgRam:image_ram_inst\|altsyncram:altsyncram_component\|altsyncram_8vt1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_8vt1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_8vt1.tdf" 809 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip-memory/ImgRam.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ip-memory/ImgRam.v" 89 0 0 } } { "Coprocessador.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/Coprocessador.v" 135 0 0 } } { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 360 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928163332 "|ghrd_top|Coprocessador:coprocessor_inst|ImgRam:image_ram_inst|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1761928163332 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1761928163332 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761928164496 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1761928164496 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1761928164496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928164515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928164515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928164515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928164515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928164515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928164515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928164515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928164515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928164515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928164515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928164515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928164515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928164515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928164515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928164515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761928164515 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761928164515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761928164534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761928164534 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "41 " "41 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1761928165074 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 174 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 175 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 176 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "QSPI_FLASH_DATA\[0\] " "bidirectional pin \"QSPI_FLASH_DATA\[0\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 207 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "QSPI_FLASH_DATA\[1\] " "bidirectional pin \"QSPI_FLASH_DATA\[1\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 207 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "QSPI_FLASH_DATA\[2\] " "bidirectional pin \"QSPI_FLASH_DATA\[2\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 207 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "QSPI_FLASH_DATA\[3\] " "bidirectional pin \"QSPI_FLASH_DATA\[3\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 207 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1761928165171 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1761928165171 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 109 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 135 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 135 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 135 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 135 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 139 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 142 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 144 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 145 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 146 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 153 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 157 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 157 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 157 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 157 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 157 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 157 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 157 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 157 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761928166819 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761928166819 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] VCC " "Pin \"LEDR\[4\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] VCC " "Pin \"LEDR\[8\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX GND " "Pin \"UART_TX\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "QSPI_FLASH_SCLK GND " "Pin \"QSPI_FLASH_SCLK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|QSPI_FLASH_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "QSPI_FLASH_CE_n GND " "Pin \"QSPI_FLASH_CE_n\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|QSPI_FLASH_CE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "RISCV_JTAG_TDO GND " "Pin \"RISCV_JTAG_TDO\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/aluno/Imagens/PBL_Co-processador++Foda/FPGA/ghrd_top.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761928166820 "|ghrd_top|RISCV_JTAG_TDO"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1761928166820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928167034 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "860 " "860 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761928168991 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761928169168 ""}
