--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1944 paths analyzed, 930 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.516ns.
--------------------------------------------------------------------------------
Slack:                  15.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q (FF)
  Destination:          pn_gen/M_y_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.364ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.689 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q to pn_gen/M_y_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q
                                                       M_state_q
    SLICE_X18Y29.A2      net (fanout=42)       3.585   M_state_q
    SLICE_X18Y29.CLK     Tas                   0.349   pn_gen/M_y_q[14]
                                                       pn_gen/M_y_q_13_glue_set
                                                       pn_gen/M_y_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.364ns (0.779ns logic, 3.585ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  15.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q (FF)
  Destination:          pn_gen/M_z_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.230ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.689 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q to pn_gen/M_z_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q
                                                       M_state_q
    SLICE_X19Y29.B2      net (fanout=42)       3.427   M_state_q
    SLICE_X19Y29.CLK     Tas                   0.373   pn_gen/M_z_q[13]
                                                       pn_gen/M_z_q_12_glue_set
                                                       pn_gen/M_z_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.230ns (0.803ns logic, 3.427ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  15.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q (FF)
  Destination:          pn_gen/M_x_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.200ns (Levels of Logic = 1)
  Clock Path Skew:      -0.124ns (0.682 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q to pn_gen/M_x_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q
                                                       M_state_q
    SLICE_X12Y26.B1      net (fanout=42)       3.431   M_state_q
    SLICE_X12Y26.CLK     Tas                   0.339   pn_gen/M_x_q[3]
                                                       pn_gen/M_x_q_1_glue_set
                                                       pn_gen/M_x_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.200ns (0.769ns logic, 3.431ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  15.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q (FF)
  Destination:          pn_gen/M_y_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.172ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (0.690 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q to pn_gen/M_y_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q
                                                       M_state_q
    SLICE_X17Y29.A1      net (fanout=42)       3.369   M_state_q
    SLICE_X17Y29.CLK     Tas                   0.373   pn_gen/M_y_q[9]
                                                       pn_gen/M_y_q_9_glue_set
                                                       pn_gen/M_y_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.172ns (0.803ns logic, 3.369ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  15.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q (FF)
  Destination:          pn_gen/M_z_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.080ns (Levels of Logic = 1)
  Clock Path Skew:      -0.127ns (0.679 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q to pn_gen/M_z_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q
                                                       M_state_q
    SLICE_X12Y25.A2      net (fanout=42)       3.311   M_state_q
    SLICE_X12Y25.CLK     Tas                   0.339   pn_gen/M_y_q[0]
                                                       pn_gen/M_z_q_5_glue_set
                                                       pn_gen/M_z_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.080ns (0.769ns logic, 3.311ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  15.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q (FF)
  Destination:          pn_gen/M_y_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.065ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.689 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q to pn_gen/M_y_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q
                                                       M_state_q
    SLICE_X18Y29.B3      net (fanout=42)       3.286   M_state_q
    SLICE_X18Y29.CLK     Tas                   0.349   pn_gen/M_y_q[14]
                                                       pn_gen/M_y_q_14_glue_set
                                                       pn_gen/M_y_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.065ns (0.779ns logic, 3.286ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  15.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q (FF)
  Destination:          pn_gen/M_z_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.054ns (Levels of Logic = 1)
  Clock Path Skew:      -0.124ns (0.682 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q to pn_gen/M_z_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q
                                                       M_state_q
    SLICE_X15Y26.D4      net (fanout=42)       3.251   M_state_q
    SLICE_X15Y26.CLK     Tas                   0.373   pn_gen/M_z_q[8]
                                                       pn_gen/M_z_q_8_glue_set
                                                       pn_gen/M_z_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.054ns (0.803ns logic, 3.251ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  15.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q (FF)
  Destination:          pn_gen/M_z_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.046ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.689 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q to pn_gen/M_z_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q
                                                       M_state_q
    SLICE_X19Y29.A3      net (fanout=42)       3.243   M_state_q
    SLICE_X19Y29.CLK     Tas                   0.373   pn_gen/M_z_q[13]
                                                       pn_gen/M_z_q_11_glue_set
                                                       pn_gen/M_z_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.046ns (0.803ns logic, 3.243ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  15.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_24 (FF)
  Destination:          M_state_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.958ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (0.690 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_24 to M_state_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y50.AQ      Tcko                  0.476   M_mypropogater_rowLit[1]
                                                       mypropogater/ctr/M_ctr_q_24
    SLICE_X11Y50.A2      net (fanout=5)        0.769   M_mypropogater_rowLit[0]
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q
                                                       M_state_q_glue_set
    SLICE_X12Y30.CX      net (fanout=3)        2.369   M_state_q_glue_set
    SLICE_X12Y30.CLK     Tdick                 0.085   M_state_q_3
                                                       M_state_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.958ns (0.820ns logic, 3.138ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  15.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.777 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mypropogater/ctr/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y50.SR      net (fanout=56)       3.242   M_reset_cond_out
    SLICE_X10Y50.CLK     Tsrck                 0.429   M_mypropogater_rowLit[1]
                                                       mypropogater/ctr/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.101ns (0.859ns logic, 3.242ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  15.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.090ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.777 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mypropogater/ctr/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y50.SR      net (fanout=56)       3.242   M_reset_cond_out
    SLICE_X10Y50.CLK     Tsrck                 0.418   M_mypropogater_rowLit[1]
                                                       mypropogater/ctr/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.090ns (0.848ns logic, 3.242ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  15.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.072ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.778 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mypropogater/ctr/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y49.SR      net (fanout=56)       3.213   M_reset_cond_out
    SLICE_X10Y49.CLK     Tsrck                 0.429   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.072ns (0.859ns logic, 3.213ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  15.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q (FF)
  Destination:          pn_gen/M_x_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.906ns (Levels of Logic = 1)
  Clock Path Skew:      -0.121ns (0.685 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q to pn_gen/M_x_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q
                                                       M_state_q
    SLICE_X13Y27.C2      net (fanout=42)       3.103   M_state_q
    SLICE_X13Y27.CLK     Tas                   0.373   pn_gen/M_x_q[7]
                                                       pn_gen/M_x_q_6_glue_set
                                                       pn_gen/M_x_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.906ns (0.803ns logic, 3.103ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  15.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.778 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mypropogater/ctr/M_ctr_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y49.SR      net (fanout=56)       3.213   M_reset_cond_out
    SLICE_X10Y49.CLK     Tsrck                 0.418   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/M_ctr_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (0.848ns logic, 3.213ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  15.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q (FF)
  Destination:          pn_gen/M_x_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.893ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (0.688 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q to pn_gen/M_x_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q
                                                       M_state_q
    SLICE_X17Y28.C4      net (fanout=42)       3.090   M_state_q
    SLICE_X17Y28.CLK     Tas                   0.373   pn_gen/M_x_q[11]
                                                       pn_gen/M_x_q_10_glue_set
                                                       pn_gen/M_x_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.893ns (0.803ns logic, 3.090ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  15.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q (FF)
  Destination:          pn_gen/M_y_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.877ns (Levels of Logic = 1)
  Clock Path Skew:      -0.127ns (0.679 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q to pn_gen/M_y_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q
                                                       M_state_q
    SLICE_X12Y25.D4      net (fanout=42)       3.108   M_state_q
    SLICE_X12Y25.CLK     Tas                   0.339   pn_gen/M_y_q[0]
                                                       pn_gen/M_y_q_0_glue_set
                                                       pn_gen/M_y_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.877ns (0.769ns logic, 3.108ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  15.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.038ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.778 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mypropogater/ctr/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y49.SR      net (fanout=56)       3.213   M_reset_cond_out
    SLICE_X10Y49.CLK     Tsrck                 0.395   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.038ns (0.825ns logic, 3.213ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  15.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q (FF)
  Destination:          pn_gen/M_x_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.863ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (0.688 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q to pn_gen/M_x_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q
                                                       M_state_q
    SLICE_X17Y28.D4      net (fanout=42)       3.060   M_state_q
    SLICE_X17Y28.CLK     Tas                   0.373   pn_gen/M_x_q[11]
                                                       pn_gen/M_x_q_11_glue_set
                                                       pn_gen/M_x_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (0.803ns logic, 3.060ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  15.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.024ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.778 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mypropogater/ctr/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y49.SR      net (fanout=56)       3.213   M_reset_cond_out
    SLICE_X10Y49.CLK     Tsrck                 0.381   mypropogater/ctr/M_ctr_q[23]
                                                       mypropogater/ctr/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.024ns (0.811ns logic, 3.213ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  16.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q (FF)
  Destination:          pn_gen/M_y_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.837ns (Levels of Logic = 1)
  Clock Path Skew:      -0.119ns (0.687 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q to pn_gen/M_y_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q
                                                       M_state_q
    SLICE_X13Y28.A1      net (fanout=42)       3.034   M_state_q
    SLICE_X13Y28.CLK     Tas                   0.373   pn_gen/M_y_q[5]
                                                       pn_gen/M_y_q_5_glue_set
                                                       pn_gen/M_y_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.837ns (0.803ns logic, 3.034ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  16.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q (FF)
  Destination:          pn_gen/M_z_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.830ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.689 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q to pn_gen/M_z_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q
                                                       M_state_q
    SLICE_X19Y29.C6      net (fanout=42)       3.027   M_state_q
    SLICE_X19Y29.CLK     Tas                   0.373   pn_gen/M_z_q[13]
                                                       pn_gen/M_z_q_13_glue_set
                                                       pn_gen/M_z_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.830ns (0.803ns logic, 3.027ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  16.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pn_gen/M_x_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.880ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.690 - 0.738)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pn_gen/M_x_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_1
    SLICE_X15Y28.B1      net (fanout=3)        1.251   M_stage_q_3_1
    SLICE_X15Y28.B       Tilo                  0.259   pn_gen/M_x_q[31]
                                                       Mmux_M_pn_gen_rst11_2
    SLICE_X16Y32.B4      net (fanout=25)       1.601   Mmux_M_pn_gen_rst112
    SLICE_X16Y32.CLK     Tas                   0.339   pn_gen/M_x_q[19]
                                                       pn_gen/M_x_q_17_rstpot
                                                       pn_gen/M_x_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.880ns (1.028ns logic, 2.852ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  16.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mypropogater/ctr/M_ctr_q_24 (FF)
  Destination:          M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.754ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (0.690 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mypropogater/ctr/M_ctr_q_24 to M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y50.AQ      Tcko                  0.476   M_mypropogater_rowLit[1]
                                                       mypropogater/ctr/M_ctr_q_24
    SLICE_X11Y50.A2      net (fanout=5)        0.769   M_mypropogater_rowLit[0]
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q
                                                       M_state_q_glue_set
    SLICE_X12Y30.AX      net (fanout=3)        2.165   M_state_q_glue_set
    SLICE_X12Y30.CLK     Tdick                 0.085   M_state_q_3
                                                       M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.754ns (0.820ns logic, 2.934ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  16.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q (FF)
  Destination:          pn_gen/M_z_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.770ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (0.712 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q to pn_gen/M_z_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q
                                                       M_state_q
    SLICE_X10Y27.B2      net (fanout=42)       2.991   M_state_q
    SLICE_X10Y27.CLK     Tas                   0.349   pn_gen/M_z_q[2]
                                                       pn_gen/M_z_q_2_glue_set
                                                       pn_gen/M_z_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.770ns (0.779ns logic, 2.991ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  16.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.845ns (Levels of Logic = 0)
  Clock Path Skew:      -0.018ns (0.717 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mypropogater/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y47.SR      net (fanout=56)       2.986   M_reset_cond_out
    SLICE_X10Y47.CLK     Tsrck                 0.429   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.845ns (0.859ns logic, 2.986ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  16.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pn_gen/M_y_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.812ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.690 - 0.738)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pn_gen/M_y_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_1
    SLICE_X15Y28.B1      net (fanout=3)        1.251   M_stage_q_3_1
    SLICE_X15Y28.B       Tilo                  0.259   pn_gen/M_x_q[31]
                                                       Mmux_M_pn_gen_rst11_2
    SLICE_X17Y32.SR      net (fanout=25)       1.434   Mmux_M_pn_gen_rst112
    SLICE_X17Y32.CLK     Tsrck                 0.438   pn_gen/M_y_q[24]
                                                       pn_gen/M_y_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.812ns (1.127ns logic, 2.685ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  16.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.834ns (Levels of Logic = 0)
  Clock Path Skew:      -0.018ns (0.717 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mypropogater/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y47.SR      net (fanout=56)       2.986   M_reset_cond_out
    SLICE_X10Y47.CLK     Tsrck                 0.418   mypropogater/ctr/M_ctr_q[15]
                                                       mypropogater/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.834ns (0.848ns logic, 2.986ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  16.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mypropogater/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.888ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.779 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mypropogater/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y48.SR      net (fanout=56)       3.029   M_reset_cond_out
    SLICE_X10Y48.CLK     Tsrck                 0.429   mypropogater/ctr/M_ctr_q[19]
                                                       mypropogater/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.888ns (0.859ns logic, 3.029ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  16.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pn_gen/M_y_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.791ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.690 - 0.738)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pn_gen/M_y_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   M_stage_q_3_2
                                                       reset_cond/M_stage_q_3_1
    SLICE_X15Y28.B1      net (fanout=3)        1.251   M_stage_q_3_1
    SLICE_X15Y28.B       Tilo                  0.259   pn_gen/M_x_q[31]
                                                       Mmux_M_pn_gen_rst11_2
    SLICE_X17Y32.SR      net (fanout=25)       1.434   Mmux_M_pn_gen_rst112
    SLICE_X17Y32.CLK     Tsrck                 0.417   pn_gen/M_y_q[24]
                                                       pn_gen/M_y_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (1.106ns logic, 2.685ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  16.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q (FF)
  Destination:          pn_gen/M_z_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.711ns (Levels of Logic = 1)
  Clock Path Skew:      -0.127ns (0.679 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q to pn_gen/M_z_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.AQ      Tcko                  0.430   M_state_q
                                                       M_state_q
    SLICE_X12Y25.B6      net (fanout=42)       2.942   M_state_q
    SLICE_X12Y25.CLK     Tas                   0.339   pn_gen/M_y_q[0]
                                                       pn_gen/M_z_q_6_glue_set
                                                       pn_gen/M_z_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.711ns (0.769ns logic, 2.942ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[1]/CLK
  Logical resource: pn_gen/M_y_q_1/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[0]/CLK
  Logical resource: pn_gen/M_z_q_5/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[0]/CLK
  Logical resource: pn_gen/M_z_q_6/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[0]/CLK
  Logical resource: pn_gen/M_y_q_0/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[3]/CLK
  Logical resource: pn_gen/M_x_q_0/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[3]/CLK
  Logical resource: pn_gen/M_x_q_1/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[3]/CLK
  Logical resource: pn_gen/M_x_q_2/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[3]/CLK
  Logical resource: pn_gen/M_x_q_3/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_z_q[0]/CLK
  Logical resource: pn_gen/M_z_q_0/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_0_2/CLK
  Logical resource: M_counter_q_0_1/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_0_2/CLK
  Logical resource: M_counter_q_0_2/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_3/CLK
  Logical resource: M_state_q_1/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_3/CLK
  Logical resource: M_state_q_2/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_3/CLK
  Logical resource: M_state_q_3/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/N25/CLK
  Logical resource: pn_gen/M_x_q_26/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/N25/CLK
  Logical resource: pn_gen/M_x_q_28/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_w_q[26]/CLK
  Logical resource: pn_gen/M_w_q_24/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_w_q[26]/CLK
  Logical resource: pn_gen/M_w_q_25/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_w_q[26]/CLK
  Logical resource: pn_gen/M_w_q_26/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[29]/CLK
  Logical resource: pn_gen/M_y_q_26/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[29]/CLK
  Logical resource: pn_gen/M_y_q_27/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[29]/CLK
  Logical resource: pn_gen/M_y_q_28/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[29]/CLK
  Logical resource: pn_gen/M_y_q_29/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pn_gen_num[2]/CLK
  Logical resource: pn_gen/M_w_q_0/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pn_gen_num[2]/CLK
  Logical resource: pn_gen/M_w_q_1/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pn_gen_num[2]/CLK
  Logical resource: pn_gen/M_w_q_2/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[12]/CLK
  Logical resource: pn_gen/M_y_q_31/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: pn_gen/M_y_q[12]/SR
  Logical resource: pn_gen/M_y_q_31/SR
  Location pin: SLICE_X16Y28.SR
  Clock network: Mmux_M_pn_gen_rst112
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_y_q[12]/CLK
  Logical resource: pn_gen/M_y_q_10/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.516|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1944 paths, 0 nets, and 820 connections

Design statistics:
   Minimum period:   4.516ns{1}   (Maximum frequency: 221.435MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 05 21:08:46 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 278 MB



