Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Oct 28 15:45:36 2019
| Host         : EE10854 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 76 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.075        0.000                      0                16056        0.021        0.000                      0                16052        0.264        0.000                       0                  5878  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk100                            {0.000 5.000}        10.000          100.000         
  builder_pll_fb                  {0.000 5.000}        10.000          100.000         
  main_soclinux_soclinux_clkout0  {0.000 5.000}        10.000          100.000         
  main_soclinux_soclinux_clkout1  {0.000 1.250}        2.500           400.000         
  main_soclinux_soclinux_clkout2  {0.625 1.875}        2.500           400.000         
  main_soclinux_soclinux_clkout3  {0.000 2.500}        5.000           200.000         
  main_soclinux_soclinux_clkout4  {0.000 20.000}       40.000          25.000          
eth_rx_clk                        {0.000 40.000}       80.000          12.500          
eth_tx_clk                        {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                              3.000        0.000                       0                     1  
  builder_pll_fb                                                                                                                                                                    8.751        0.000                       0                     2  
  main_soclinux_soclinux_clkout0        0.075        0.000                      0                15373        0.021        0.000                      0                15373        3.750        0.000                       0                  5525  
  main_soclinux_soclinux_clkout1                                                                                                                                                    0.345        0.000                       0                    77  
  main_soclinux_soclinux_clkout2                                                                                                                                                    0.345        0.000                       0                     4  
  main_soclinux_soclinux_clkout3        3.064        0.000                      0                   13        0.221        0.000                      0                   13        0.264        0.000                       0                    10  
  main_soclinux_soclinux_clkout4                                                                                                                                                   37.845        0.000                       0                     2  
eth_rx_clk                             70.795        0.000                      0                  443        0.022        0.000                      0                  443       38.750        0.000                       0                   154  
eth_tx_clk                             69.471        0.000                      0                  223        0.124        0.000                      0                  223       39.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                                main_soclinux_soclinux_clkout0        3.630        0.000                      0                    1                                                                        
                                main_soclinux_soclinux_clkout3        3.632        0.000                      0                    1                                                                        
                                eth_rx_clk                            2.459        0.000                      0                    1                                                                        
                                eth_tx_clk                            2.450        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_ADV/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  builder_pll_fb
  To Clock:  builder_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_soclinux_clkout0
  To Clock:  main_soclinux_soclinux_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_INSTRUCTION_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_sepc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.565ns  (logic 2.557ns (26.733%)  route 7.008ns (73.267%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 15.769 - 10.000 ) 
    Source Clock Delay      (SCD):    6.112ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=5523, routed)        1.531     6.112    VexRiscv/stageA_request_size_reg[1]
    SLICE_X33Y74         FDRE                                         r  VexRiscv/decode_to_execute_INSTRUCTION_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.456     6.568 r  VexRiscv/decode_to_execute_INSTRUCTION_reg[21]/Q
                         net (fo=46, routed)          1.129     7.698    VexRiscv/execute_CsrPlugin_csrAddress[1]
    SLICE_X33Y74         LUT5 (Prop_lut5_I4_O)        0.152     7.850 r  VexRiscv/_zz_209_[30]_i_26/O
                         net (fo=1, routed)           0.751     8.601    VexRiscv/_zz_209_[30]_i_26_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I4_O)        0.332     8.933 r  VexRiscv/_zz_209_[30]_i_20/O
                         net (fo=1, routed)           0.000     8.933    VexRiscv/_zz_209_[30]_i_20_n_0
    SLICE_X32Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     9.145 r  VexRiscv/_zz_209__reg[30]_i_16/O
                         net (fo=2, routed)           0.452     9.597    VexRiscv/_zz_209__reg[30]_i_16_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I5_O)        0.299     9.896 r  VexRiscv/_zz_209_[30]_i_9/O
                         net (fo=60, routed)          0.970    10.866    VexRiscv/_zz_209_[30]_i_9_n_0
    SLICE_X33Y76         LUT2 (Prop_lut2_I0_O)        0.152    11.018 r  VexRiscv/_zz_209_[18]_i_5/O
                         net (fo=14, routed)          1.105    12.123    VexRiscv/_zz_209_[18]_i_5_n_0
    SLICE_X34Y68         LUT2 (Prop_lut2_I1_O)        0.352    12.475 f  VexRiscv/_zz_209_[12]_i_9/O
                         net (fo=3, routed)           0.317    12.792    VexRiscv/_zz_209_[12]_i_9_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I2_O)        0.328    13.120 r  VexRiscv/_zz_209_[12]_i_4/O
                         net (fo=2, routed)           0.844    13.964    VexRiscv/_zz_209_[12]_i_4_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.088 r  VexRiscv/_zz_209_[12]_i_1/O
                         net (fo=12, routed)          0.650    14.738    VexRiscv/dataCache_1_/_zz_434_
    SLICE_X34Y78         LUT3 (Prop_lut3_I2_O)        0.150    14.888 r  VexRiscv/dataCache_1_/CsrPlugin_sepc[12]_i_1/O
                         net (fo=1, routed)           0.789    15.677    VexRiscv/dataCache_1__n_314
    SLICE_X33Y78         FDRE                                         r  VexRiscv/CsrPlugin_sepc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=5523, routed)        1.420    15.769    VexRiscv/stageA_request_size_reg[1]
    SLICE_X33Y78         FDRE                                         r  VexRiscv/CsrPlugin_sepc_reg[12]/C
                         clock pessimism              0.311    16.080    
                         clock uncertainty           -0.057    16.024    
    SLICE_X33Y78         FDRE (Setup_fdre_C_D)       -0.271    15.753    VexRiscv/CsrPlugin_sepc_reg[12]
  -------------------------------------------------------------------
                         required time                         15.753    
                         arrival time                         -15.677    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_INSTRUCTION_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/_zz_207__reg[28]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.696ns  (logic 1.746ns (18.007%)  route 7.950ns (81.993%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 15.770 - 10.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=5523, routed)        1.532     6.113    VexRiscv/stageA_request_size_reg[1]
    SLICE_X34Y73         FDRE                                         r  VexRiscv/decode_to_execute_INSTRUCTION_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.518     6.631 r  VexRiscv/decode_to_execute_INSTRUCTION_reg[20]/Q
                         net (fo=56, routed)          1.505     8.137    VexRiscv/execute_CsrPlugin_csrAddress[0]
    SLICE_X34Y76         LUT5 (Prop_lut5_I3_O)        0.153     8.290 r  VexRiscv/_zz_209_[12]_i_15/O
                         net (fo=1, routed)           0.692     8.982    VexRiscv/_zz_209_[12]_i_15_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.331     9.313 r  VexRiscv/_zz_209_[12]_i_13/O
                         net (fo=1, routed)           0.492     9.805    VexRiscv/_zz_209_[12]_i_13_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.929 f  VexRiscv/_zz_209_[12]_i_10/O
                         net (fo=72, routed)          0.896    10.825    VexRiscv/_zz_209_[12]_i_10_n_0
    SLICE_X33Y75         LUT4 (Prop_lut4_I0_O)        0.124    10.949 r  VexRiscv/_zz_209_[23]_i_10/O
                         net (fo=51, routed)          0.664    11.613    VexRiscv/_zz_209_[23]_i_10_n_0
    SLICE_X35Y77         LUT2 (Prop_lut2_I0_O)        0.124    11.737 f  VexRiscv/_zz_209_[30]_i_11/O
                         net (fo=15, routed)          1.299    13.036    VexRiscv/_zz_209_[30]_i_11_n_0
    SLICE_X37Y71         LUT6 (Prop_lut6_I0_O)        0.124    13.160 r  VexRiscv/_zz_209_[28]_i_4/O
                         net (fo=1, routed)           0.982    14.142    VexRiscv/_zz_209_[28]_i_4_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.124    14.266 r  VexRiscv/_zz_209_[28]_i_2/O
                         net (fo=7, routed)           0.478    14.744    VexRiscv/_zz_209_[28]_i_2_n_0
    SLICE_X40Y80         LUT4 (Prop_lut4_I1_O)        0.124    14.868 r  VexRiscv/_zz_209_[28]_i_1/O
                         net (fo=6, routed)           0.942    15.809    VexRiscv/_zz_209_[28]_i_1_n_0
    SLICE_X37Y69         FDRE                                         r  VexRiscv/_zz_207__reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=5523, routed)        1.421    15.770    VexRiscv/stageA_request_size_reg[1]
    SLICE_X37Y69         FDRE                                         r  VexRiscv/_zz_207__reg[28]/C
                         clock pessimism              0.240    16.010    
                         clock uncertainty           -0.057    15.953    
    SLICE_X37Y69         FDRE (Setup_fdre_C_D)       -0.062    15.891    VexRiscv/_zz_207__reg[28]
  -------------------------------------------------------------------
                         required time                         15.891    
                         arrival time                         -15.809    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_INSTRUCTION_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_sepc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.485ns  (logic 1.741ns (18.355%)  route 7.744ns (81.645%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.772ns = ( 15.772 - 10.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=5523, routed)        1.532     6.113    VexRiscv/stageA_request_size_reg[1]
    SLICE_X34Y73         FDRE                                         r  VexRiscv/decode_to_execute_INSTRUCTION_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.518     6.631 r  VexRiscv/decode_to_execute_INSTRUCTION_reg[20]/Q
                         net (fo=56, routed)          1.505     8.137    VexRiscv/execute_CsrPlugin_csrAddress[0]
    SLICE_X34Y76         LUT5 (Prop_lut5_I3_O)        0.153     8.290 r  VexRiscv/_zz_209_[12]_i_15/O
                         net (fo=1, routed)           0.692     8.982    VexRiscv/_zz_209_[12]_i_15_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.331     9.313 r  VexRiscv/_zz_209_[12]_i_13/O
                         net (fo=1, routed)           0.492     9.805    VexRiscv/_zz_209_[12]_i_13_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.929 f  VexRiscv/_zz_209_[12]_i_10/O
                         net (fo=72, routed)          0.896    10.825    VexRiscv/_zz_209_[12]_i_10_n_0
    SLICE_X33Y75         LUT4 (Prop_lut4_I0_O)        0.124    10.949 r  VexRiscv/_zz_209_[23]_i_10/O
                         net (fo=51, routed)          1.296    12.245    VexRiscv/_zz_209_[23]_i_10_n_0
    SLICE_X32Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.369 r  VexRiscv/_zz_209_[5]_i_10/O
                         net (fo=2, routed)           0.812    13.181    VexRiscv/_zz_209_[5]_i_10_n_0
    SLICE_X29Y75         LUT6 (Prop_lut6_I4_O)        0.124    13.305 r  VexRiscv/_zz_209_[5]_i_3/O
                         net (fo=1, routed)           0.599    13.904    VexRiscv/_zz_209_[5]_i_3_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.028 r  VexRiscv/_zz_209_[5]_i_1/O
                         net (fo=15, routed)          0.880    14.908    VexRiscv/dataCache_1_/CsrPlugin_stval_reg[5]
    SLICE_X29Y69         LUT3 (Prop_lut3_I2_O)        0.119    15.027 r  VexRiscv/dataCache_1_/CsrPlugin_sepc[5]_i_1/O
                         net (fo=1, routed)           0.572    15.599    VexRiscv/dataCache_1__n_321
    SLICE_X29Y70         FDRE                                         r  VexRiscv/CsrPlugin_sepc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=5523, routed)        1.423    15.772    VexRiscv/stageA_request_size_reg[1]
    SLICE_X29Y70         FDRE                                         r  VexRiscv/CsrPlugin_sepc_reg[5]/C
                         clock pessimism              0.311    16.083    
                         clock uncertainty           -0.057    16.027    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)       -0.275    15.752    VexRiscv/CsrPlugin_sepc_reg[5]
  -------------------------------------------------------------------
                         required time                         15.752    
                         arrival time                         -15.599    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_INSTRUCTION_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_mtvec_base_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.612ns  (logic 2.367ns (24.624%)  route 7.245ns (75.376%))
  Logic Levels:           9  (LUT2=1 LUT4=3 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 15.770 - 10.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=5523, routed)        1.532     6.113    VexRiscv/stageA_request_size_reg[1]
    SLICE_X34Y73         FDRE                                         r  VexRiscv/decode_to_execute_INSTRUCTION_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.518     6.631 r  VexRiscv/decode_to_execute_INSTRUCTION_reg[20]/Q
                         net (fo=56, routed)          1.505     8.137    VexRiscv/execute_CsrPlugin_csrAddress[0]
    SLICE_X34Y76         LUT5 (Prop_lut5_I3_O)        0.153     8.290 f  VexRiscv/_zz_209_[12]_i_15/O
                         net (fo=1, routed)           0.692     8.982    VexRiscv/_zz_209_[12]_i_15_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.331     9.313 f  VexRiscv/_zz_209_[12]_i_13/O
                         net (fo=1, routed)           0.492     9.805    VexRiscv/_zz_209_[12]_i_13_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.929 r  VexRiscv/_zz_209_[12]_i_10/O
                         net (fo=72, routed)          0.396    10.325    VexRiscv/_zz_209_[12]_i_10_n_0
    SLICE_X32Y75         LUT4 (Prop_lut4_I3_O)        0.124    10.449 f  VexRiscv/_zz_209_[30]_i_8/O
                         net (fo=60, routed)          1.067    11.517    VexRiscv/_zz_209_[30]_i_8_n_0
    SLICE_X38Y79         LUT2 (Prop_lut2_I1_O)        0.124    11.641 f  VexRiscv/_zz_209_[30]_i_12/O
                         net (fo=19, routed)          1.039    12.680    VexRiscv/_zz_209_[30]_i_12_n_0
    SLICE_X37Y74         LUT4 (Prop_lut4_I0_O)        0.150    12.830 r  VexRiscv/_zz_209_[31]_i_17/O
                         net (fo=1, routed)           0.644    13.474    VexRiscv/_zz_209_[31]_i_17_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I5_O)        0.332    13.806 r  VexRiscv/_zz_209_[31]_i_10/O
                         net (fo=1, routed)           0.000    13.806    VexRiscv/_zz_209_[31]_i_10_n_0
    SLICE_X36Y74         MUXF7 (Prop_muxf7_I0_O)      0.212    14.018 r  VexRiscv/_zz_209__reg[31]_i_5/O
                         net (fo=9, routed)           0.515    14.533    VexRiscv/_zz_209__reg[31]_i_5_n_0
    SLICE_X36Y74         LUT4 (Prop_lut4_I1_O)        0.299    14.832 r  VexRiscv/_zz_209_[31]_i_2/O
                         net (fo=6, routed)           0.893    15.726    VexRiscv/_zz_209_[31]_i_2_n_0
    SLICE_X37Y80         FDRE                                         r  VexRiscv/CsrPlugin_mtvec_base_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=5523, routed)        1.421    15.770    VexRiscv/stageA_request_size_reg[1]
    SLICE_X37Y80         FDRE                                         r  VexRiscv/CsrPlugin_mtvec_base_reg[29]/C
                         clock pessimism              0.240    16.010    
                         clock uncertainty           -0.057    15.953    
    SLICE_X37Y80         FDRE (Setup_fdre_C_D)       -0.061    15.892    VexRiscv/CsrPlugin_mtvec_base_reg[29]
  -------------------------------------------------------------------
                         required time                         15.892    
                         arrival time                         -15.726    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 VexRiscv/_zz_112__reg[12]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.736ns  (logic 3.198ns (32.849%)  route 6.538ns (67.151%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 15.783 - 10.000 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=5523, routed)        1.552     6.133    VexRiscv/stageA_request_size_reg[1]
    SLICE_X54Y63         FDRE                                         r  VexRiscv/_zz_112__reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.518     6.651 r  VexRiscv/_zz_112__reg[12]/Q
                         net (fo=7, routed)           1.198     7.850    VexRiscv/IBusCachedPlugin_cache/Q[7]
    SLICE_X56Y66         LUT6 (Prop_lut6_I1_O)        0.124     7.974 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[31]_i_16/O
                         net (fo=1, routed)           0.000     7.974    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[31]_i_16_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.487 f  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[31]_i_9/CO[3]
                         net (fo=3, routed)           1.122     9.609    VexRiscv/IBusCachedPlugin_cache/MmuPlugin_ports_1_cacheHits_21
    SLICE_X56Y65         LUT4 (Prop_lut4_I3_O)        0.146     9.755 f  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_27/O
                         net (fo=1, routed)           0.313    10.068    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_27_n_0
    SLICE_X54Y65         LUT5 (Prop_lut5_I4_O)        0.328    10.396 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_16/O
                         net (fo=2, routed)           0.566    10.962    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_16_n_0
    SLICE_X54Y64         LUT5 (Prop_lut5_I4_O)        0.124    11.086 f  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_i_3/O
                         net (fo=24, routed)          0.771    11.857    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_i_3_n_0
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.124    11.981 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[21]_i_2/O
                         net (fo=10, routed)          0.928    12.909    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[21]_i_2_n_0
    SLICE_X56Y63         LUT5 (Prop_lut5_I1_O)        0.124    13.033 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[12]_i_1/O
                         net (fo=2, routed)           1.120    14.153    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_mmuBus_rsp_physicalAddress[12]
    SLICE_X49Y58         LUT6 (Prop_lut6_I1_O)        0.124    14.277 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_i_10/O
                         net (fo=1, routed)           0.000    14.277    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_i_10_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.809 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.809    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_i_3_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.037 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_i_2/CO[2]
                         net (fo=1, routed)           0.519    15.556    VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_hits_00
    SLICE_X47Y58         LUT2 (Prop_lut2_I1_O)        0.313    15.869 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_i_1/O
                         net (fo=1, routed)           0.000    15.869    VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_hits_0
    SLICE_X47Y58         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=5523, routed)        1.434    15.783    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X47Y58         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg/C
                         clock pessimism              0.311    16.094    
                         clock uncertainty           -0.057    16.038    
    SLICE_X47Y58         FDRE (Setup_fdre_C_D)        0.029    16.067    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg
  -------------------------------------------------------------------
                         required time                         16.067    
                         arrival time                         -15.869    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_INSTRUCTION_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_sepc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.384ns  (logic 2.293ns (24.434%)  route 7.091ns (75.566%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 15.769 - 10.000 ) 
    Source Clock Delay      (SCD):    6.112ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=5523, routed)        1.531     6.112    VexRiscv/stageA_request_size_reg[1]
    SLICE_X33Y74         FDRE                                         r  VexRiscv/decode_to_execute_INSTRUCTION_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.456     6.568 r  VexRiscv/decode_to_execute_INSTRUCTION_reg[21]/Q
                         net (fo=46, routed)          1.129     7.698    VexRiscv/execute_CsrPlugin_csrAddress[1]
    SLICE_X33Y74         LUT5 (Prop_lut5_I4_O)        0.152     7.850 r  VexRiscv/_zz_209_[30]_i_26/O
                         net (fo=1, routed)           0.751     8.601    VexRiscv/_zz_209_[30]_i_26_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I4_O)        0.332     8.933 r  VexRiscv/_zz_209_[30]_i_20/O
                         net (fo=1, routed)           0.000     8.933    VexRiscv/_zz_209_[30]_i_20_n_0
    SLICE_X32Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     9.145 r  VexRiscv/_zz_209__reg[30]_i_16/O
                         net (fo=2, routed)           0.452     9.597    VexRiscv/_zz_209__reg[30]_i_16_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I5_O)        0.299     9.896 r  VexRiscv/_zz_209_[30]_i_9/O
                         net (fo=60, routed)          1.162    11.058    VexRiscv/_zz_209_[30]_i_9_n_0
    SLICE_X34Y72         LUT2 (Prop_lut2_I1_O)        0.148    11.206 f  VexRiscv/_zz_209_[16]_i_6/O
                         net (fo=22, routed)          0.984    12.189    VexRiscv/_zz_209_[16]_i_6_n_0
    SLICE_X35Y77         LUT5 (Prop_lut5_I3_O)        0.328    12.517 r  VexRiscv/_zz_209_[14]_i_11/O
                         net (fo=6, routed)           0.983    13.500    VexRiscv/_zz_209_[14]_i_11_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I3_O)        0.124    13.624 r  VexRiscv/_zz_209_[14]_i_5/O
                         net (fo=2, routed)           0.480    14.104    VexRiscv/_zz_209_[14]_i_5_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I3_O)        0.124    14.228 r  VexRiscv/_zz_209_[14]_i_1/O
                         net (fo=10, routed)          0.621    14.849    VexRiscv/dataCache_1_/CsrPlugin_stval_reg[14]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.118    14.967 r  VexRiscv/dataCache_1_/CsrPlugin_sepc[14]_i_1/O
                         net (fo=1, routed)           0.530    15.497    VexRiscv/dataCache_1__n_312
    SLICE_X36Y78         FDRE                                         r  VexRiscv/CsrPlugin_sepc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=5523, routed)        1.420    15.769    VexRiscv/stageA_request_size_reg[1]
    SLICE_X36Y78         FDRE                                         r  VexRiscv/CsrPlugin_sepc_reg[14]/C
                         clock pessimism              0.240    16.009    
                         clock uncertainty           -0.057    15.952    
    SLICE_X36Y78         FDRE (Setup_fdre_C_D)       -0.249    15.703    VexRiscv/CsrPlugin_sepc_reg[14]
  -------------------------------------------------------------------
                         required time                         15.703    
                         arrival time                         -15.497    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_INSTRUCTION_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_mscratch_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.560ns  (logic 2.367ns (24.759%)  route 7.193ns (75.241%))
  Logic Levels:           9  (LUT2=1 LUT4=3 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 15.770 - 10.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=5523, routed)        1.532     6.113    VexRiscv/stageA_request_size_reg[1]
    SLICE_X34Y73         FDRE                                         r  VexRiscv/decode_to_execute_INSTRUCTION_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.518     6.631 r  VexRiscv/decode_to_execute_INSTRUCTION_reg[20]/Q
                         net (fo=56, routed)          1.505     8.137    VexRiscv/execute_CsrPlugin_csrAddress[0]
    SLICE_X34Y76         LUT5 (Prop_lut5_I3_O)        0.153     8.290 f  VexRiscv/_zz_209_[12]_i_15/O
                         net (fo=1, routed)           0.692     8.982    VexRiscv/_zz_209_[12]_i_15_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.331     9.313 f  VexRiscv/_zz_209_[12]_i_13/O
                         net (fo=1, routed)           0.492     9.805    VexRiscv/_zz_209_[12]_i_13_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.929 r  VexRiscv/_zz_209_[12]_i_10/O
                         net (fo=72, routed)          0.396    10.325    VexRiscv/_zz_209_[12]_i_10_n_0
    SLICE_X32Y75         LUT4 (Prop_lut4_I3_O)        0.124    10.449 f  VexRiscv/_zz_209_[30]_i_8/O
                         net (fo=60, routed)          1.067    11.517    VexRiscv/_zz_209_[30]_i_8_n_0
    SLICE_X38Y79         LUT2 (Prop_lut2_I1_O)        0.124    11.641 f  VexRiscv/_zz_209_[30]_i_12/O
                         net (fo=19, routed)          1.039    12.680    VexRiscv/_zz_209_[30]_i_12_n_0
    SLICE_X37Y74         LUT4 (Prop_lut4_I0_O)        0.150    12.830 r  VexRiscv/_zz_209_[31]_i_17/O
                         net (fo=1, routed)           0.644    13.474    VexRiscv/_zz_209_[31]_i_17_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I5_O)        0.332    13.806 r  VexRiscv/_zz_209_[31]_i_10/O
                         net (fo=1, routed)           0.000    13.806    VexRiscv/_zz_209_[31]_i_10_n_0
    SLICE_X36Y74         MUXF7 (Prop_muxf7_I0_O)      0.212    14.018 r  VexRiscv/_zz_209__reg[31]_i_5/O
                         net (fo=9, routed)           0.515    14.533    VexRiscv/_zz_209__reg[31]_i_5_n_0
    SLICE_X36Y74         LUT4 (Prop_lut4_I1_O)        0.299    14.832 r  VexRiscv/_zz_209_[31]_i_2/O
                         net (fo=6, routed)           0.841    15.673    VexRiscv/_zz_209_[31]_i_2_n_0
    SLICE_X36Y79         FDRE                                         r  VexRiscv/CsrPlugin_mscratch_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=5523, routed)        1.421    15.770    VexRiscv/stageA_request_size_reg[1]
    SLICE_X36Y79         FDRE                                         r  VexRiscv/CsrPlugin_mscratch_reg[31]/C
                         clock pessimism              0.240    16.010    
                         clock uncertainty           -0.057    15.953    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)       -0.061    15.892    VexRiscv/CsrPlugin_mscratch_reg[31]
  -------------------------------------------------------------------
                         required time                         15.892    
                         arrival time                         -15.673    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_INSTRUCTION_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/_zz_209__reg[28]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.528ns  (logic 1.746ns (18.325%)  route 7.782ns (81.675%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 15.767 - 10.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=5523, routed)        1.532     6.113    VexRiscv/stageA_request_size_reg[1]
    SLICE_X34Y73         FDRE                                         r  VexRiscv/decode_to_execute_INSTRUCTION_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.518     6.631 r  VexRiscv/decode_to_execute_INSTRUCTION_reg[20]/Q
                         net (fo=56, routed)          1.505     8.137    VexRiscv/execute_CsrPlugin_csrAddress[0]
    SLICE_X34Y76         LUT5 (Prop_lut5_I3_O)        0.153     8.290 r  VexRiscv/_zz_209_[12]_i_15/O
                         net (fo=1, routed)           0.692     8.982    VexRiscv/_zz_209_[12]_i_15_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.331     9.313 r  VexRiscv/_zz_209_[12]_i_13/O
                         net (fo=1, routed)           0.492     9.805    VexRiscv/_zz_209_[12]_i_13_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.929 f  VexRiscv/_zz_209_[12]_i_10/O
                         net (fo=72, routed)          0.896    10.825    VexRiscv/_zz_209_[12]_i_10_n_0
    SLICE_X33Y75         LUT4 (Prop_lut4_I0_O)        0.124    10.949 r  VexRiscv/_zz_209_[23]_i_10/O
                         net (fo=51, routed)          0.664    11.613    VexRiscv/_zz_209_[23]_i_10_n_0
    SLICE_X35Y77         LUT2 (Prop_lut2_I0_O)        0.124    11.737 f  VexRiscv/_zz_209_[30]_i_11/O
                         net (fo=15, routed)          1.299    13.036    VexRiscv/_zz_209_[30]_i_11_n_0
    SLICE_X37Y71         LUT6 (Prop_lut6_I0_O)        0.124    13.160 r  VexRiscv/_zz_209_[28]_i_4/O
                         net (fo=1, routed)           0.982    14.142    VexRiscv/_zz_209_[28]_i_4_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.124    14.266 r  VexRiscv/_zz_209_[28]_i_2/O
                         net (fo=7, routed)           0.478    14.744    VexRiscv/_zz_209_[28]_i_2_n_0
    SLICE_X40Y80         LUT4 (Prop_lut4_I1_O)        0.124    14.868 r  VexRiscv/_zz_209_[28]_i_1/O
                         net (fo=6, routed)           0.774    15.641    VexRiscv/_zz_209_[28]_i_1_n_0
    SLICE_X37Y72         FDRE                                         r  VexRiscv/_zz_209__reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=5523, routed)        1.418    15.767    VexRiscv/stageA_request_size_reg[1]
    SLICE_X37Y72         FDRE                                         r  VexRiscv/_zz_209__reg[28]/C
                         clock pessimism              0.240    16.007    
                         clock uncertainty           -0.057    15.950    
    SLICE_X37Y72         FDRE (Setup_fdre_C_D)       -0.058    15.892    VexRiscv/_zz_209__reg[28]
  -------------------------------------------------------------------
                         required time                         15.892    
                         arrival time                         -15.641    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_INSTRUCTION_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_sepc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.380ns  (logic 2.000ns (21.322%)  route 7.380ns (78.678%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.766ns = ( 15.766 - 10.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=5523, routed)        1.532     6.113    VexRiscv/stageA_request_size_reg[1]
    SLICE_X34Y73         FDRE                                         r  VexRiscv/decode_to_execute_INSTRUCTION_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.518     6.631 r  VexRiscv/decode_to_execute_INSTRUCTION_reg[20]/Q
                         net (fo=56, routed)          1.505     8.137    VexRiscv/execute_CsrPlugin_csrAddress[0]
    SLICE_X34Y76         LUT5 (Prop_lut5_I3_O)        0.153     8.290 r  VexRiscv/_zz_209_[12]_i_15/O
                         net (fo=1, routed)           0.692     8.982    VexRiscv/_zz_209_[12]_i_15_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.331     9.313 r  VexRiscv/_zz_209_[12]_i_13/O
                         net (fo=1, routed)           0.492     9.805    VexRiscv/_zz_209_[12]_i_13_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.929 f  VexRiscv/_zz_209_[12]_i_10/O
                         net (fo=72, routed)          0.896    10.825    VexRiscv/_zz_209_[12]_i_10_n_0
    SLICE_X33Y75         LUT4 (Prop_lut4_I0_O)        0.124    10.949 r  VexRiscv/_zz_209_[23]_i_10/O
                         net (fo=51, routed)          1.068    12.017    VexRiscv/_zz_209_[23]_i_10_n_0
    SLICE_X32Y78         LUT5 (Prop_lut5_I1_O)        0.150    12.167 r  VexRiscv/_zz_209_[6]_i_11/O
                         net (fo=1, routed)           0.823    12.990    VexRiscv/_zz_209_[6]_i_11_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I5_O)        0.326    13.316 r  VexRiscv/_zz_209_[6]_i_5/O
                         net (fo=2, routed)           0.631    13.948    VexRiscv/_zz_209_[6]_i_5_n_0
    SLICE_X30Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.072 r  VexRiscv/_zz_209_[6]_i_1/O
                         net (fo=11, routed)          0.700    14.772    VexRiscv/dataCache_1_/_zz_436_
    SLICE_X30Y72         LUT3 (Prop_lut3_I2_O)        0.150    14.922 r  VexRiscv/dataCache_1_/CsrPlugin_sepc[6]_i_1/O
                         net (fo=1, routed)           0.572    15.494    VexRiscv/dataCache_1__n_320
    SLICE_X30Y73         FDRE                                         r  VexRiscv/CsrPlugin_sepc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=5523, routed)        1.417    15.766    VexRiscv/stageA_request_size_reg[1]
    SLICE_X30Y73         FDRE                                         r  VexRiscv/CsrPlugin_sepc_reg[6]/C
                         clock pessimism              0.311    16.077    
                         clock uncertainty           -0.057    16.021    
    SLICE_X30Y73         FDRE (Setup_fdre_C_D)       -0.255    15.766    VexRiscv/CsrPlugin_sepc_reg[6]
  -------------------------------------------------------------------
                         required time                         15.766    
                         arrival time                         -15.494    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_INSTRUCTION_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_sepc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 2.488ns (26.748%)  route 6.814ns (73.252%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 15.769 - 10.000 ) 
    Source Clock Delay      (SCD):    6.112ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG/O
                         net (fo=5523, routed)        1.531     6.112    VexRiscv/stageA_request_size_reg[1]
    SLICE_X33Y74         FDRE                                         r  VexRiscv/decode_to_execute_INSTRUCTION_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.456     6.568 r  VexRiscv/decode_to_execute_INSTRUCTION_reg[21]/Q
                         net (fo=46, routed)          1.129     7.698    VexRiscv/execute_CsrPlugin_csrAddress[1]
    SLICE_X33Y74         LUT5 (Prop_lut5_I4_O)        0.152     7.850 r  VexRiscv/_zz_209_[30]_i_26/O
                         net (fo=1, routed)           0.751     8.601    VexRiscv/_zz_209_[30]_i_26_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I4_O)        0.332     8.933 r  VexRiscv/_zz_209_[30]_i_20/O
                         net (fo=1, routed)           0.000     8.933    VexRiscv/_zz_209_[30]_i_20_n_0
    SLICE_X32Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     9.145 r  VexRiscv/_zz_209__reg[30]_i_16/O
                         net (fo=2, routed)           0.452     9.597    VexRiscv/_zz_209__reg[30]_i_16_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I5_O)        0.299     9.896 r  VexRiscv/_zz_209_[30]_i_9/O
                         net (fo=60, routed)          1.162    11.058    VexRiscv/_zz_209_[30]_i_9_n_0
    SLICE_X34Y72         LUT2 (Prop_lut2_I1_O)        0.148    11.206 f  VexRiscv/_zz_209_[16]_i_6/O
                         net (fo=22, routed)          1.048    12.253    VexRiscv/_zz_209_[16]_i_6_n_0
    SLICE_X35Y78         LUT5 (Prop_lut5_I3_O)        0.322    12.575 r  VexRiscv/_zz_209_[4]_i_9/O
                         net (fo=1, routed)           0.578    13.153    VexRiscv/_zz_209_[4]_i_9_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I1_O)        0.326    13.479 r  VexRiscv/_zz_209_[4]_i_5/O
                         net (fo=2, routed)           0.441    13.921    VexRiscv/_zz_209_[4]_i_5_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I3_O)        0.124    14.045 r  VexRiscv/_zz_209_[4]_i_1/O
                         net (fo=11, routed)          0.727    14.772    VexRiscv/dataCache_1_/_zz_430_
    SLICE_X30Y71         LUT3 (Prop_lut3_I0_O)        0.117    14.889 r  VexRiscv/dataCache_1_/CsrPlugin_sepc[4]_i_1/O
                         net (fo=1, routed)           0.525    15.414    VexRiscv/dataCache_1__n_322
    SLICE_X31Y71         FDRE                                         r  VexRiscv/CsrPlugin_sepc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181    12.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  BUFG/O
                         net (fo=5523, routed)        1.420    15.769    VexRiscv/stageA_request_size_reg[1]
    SLICE_X31Y71         FDRE                                         r  VexRiscv/CsrPlugin_sepc_reg[4]/C
                         clock pessimism              0.326    16.095    
                         clock uncertainty           -0.057    16.039    
    SLICE_X31Y71         FDRE (Setup_fdre_C_D)       -0.271    15.768    VexRiscv/CsrPlugin_sepc_reg[4]
  -------------------------------------------------------------------
                         required time                         15.768    
                         arrival time                         -15.414    
  -------------------------------------------------------------------
                         slack                                  0.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 VexRiscv/decode_to_execute_PC_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/execute_to_memory_PC_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.082%)  route 0.211ns (59.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=5523, routed)        0.546     1.819    VexRiscv/stageA_request_size_reg[1]
    SLICE_X39Y75         FDRE                                         r  VexRiscv/decode_to_execute_PC_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141     1.960 r  VexRiscv/decode_to_execute_PC_reg[25]/Q
                         net (fo=3, routed)           0.211     2.171    VexRiscv/decode_to_execute_PC[25]
    SLICE_X35Y76         FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=5523, routed)        0.811     2.365    VexRiscv/stageA_request_size_reg[1]
    SLICE_X35Y76         FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[25]/C
                         clock pessimism             -0.285     2.080    
    SLICE_X35Y76         FDRE (Hold_fdre_C_D)         0.070     2.150    VexRiscv/execute_to_memory_PC_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_/stageA_request_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1_/stageB_request_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.996%)  route 0.230ns (62.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=5523, routed)        0.558     1.831    VexRiscv/dataCache_1_/stageA_request_size_reg[1]_0
    SLICE_X35Y53         FDRE                                         r  VexRiscv/dataCache_1_/stageA_request_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  VexRiscv/dataCache_1_/stageA_request_data_reg[10]/Q
                         net (fo=1, routed)           0.230     2.203    VexRiscv/dataCache_1_/stageA_request_data[10]
    SLICE_X35Y46         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=5523, routed)        0.833     2.386    VexRiscv/dataCache_1_/stageA_request_size_reg[1]_0
    SLICE_X35Y46         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[10]/C
                         clock pessimism             -0.280     2.106    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.070     2.176    VexRiscv/dataCache_1_/stageB_request_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_vexriscv_time_cmp_storage_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_soclinux_vexriscv_time_cmp_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.645%)  route 0.224ns (61.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=5523, routed)        0.561     1.834    sys_clk
    SLICE_X37Y35         FDSE                                         r  main_soclinux_soclinux_vexriscv_time_cmp_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDSE (Prop_fdse_C_Q)         0.141     1.975 r  main_soclinux_soclinux_vexriscv_time_cmp_storage_reg[1]/Q
                         net (fo=2, routed)           0.224     2.199    main_soclinux_soclinux_vexriscv_time_cmp_storage_reg_n_0_[1]
    SLICE_X33Y34         FDSE                                         r  main_soclinux_soclinux_vexriscv_time_cmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=5523, routed)        0.828     2.381    sys_clk
    SLICE_X33Y34         FDSE                                         r  main_soclinux_soclinux_vexriscv_time_cmp_reg[1]/C
                         clock pessimism             -0.285     2.096    
    SLICE_X33Y34         FDSE (Hold_fdse_C_D)         0.070     2.166    main_soclinux_soclinux_vexriscv_time_cmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_/stageB_request_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/_zz_120__reg[31]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.483%)  route 0.222ns (51.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=5523, routed)        0.559     1.832    VexRiscv/dataCache_1_/stageA_request_size_reg[1]_0
    SLICE_X34Y51         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     1.996 r  VexRiscv/dataCache_1_/stageB_request_data_reg[31]/Q
                         net (fo=7, routed)           0.222     2.219    VexRiscv/dataCache_1_/p_1_in
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.045     2.264 r  VexRiscv/dataCache_1_/_zz_120_[31]_i_1/O
                         net (fo=1, routed)           0.000     2.264    VexRiscv/dataCache_1__io_mem_cmd_payload_data[31]
    SLICE_X34Y49         FDRE                                         r  VexRiscv/_zz_120__reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=5523, routed)        0.834     2.387    VexRiscv/stageA_request_size_reg[1]
    SLICE_X34Y49         FDRE                                         r  VexRiscv/_zz_120__reg[31]/C
                         clock pessimism             -0.280     2.107    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.121     2.228    VexRiscv/_zz_120__reg[31]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_uart_phy_phase_accumulator_rx_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_soclinux_uart_phy_phase_accumulator_rx_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.367ns (84.427%)  route 0.068ns (15.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=5523, routed)        0.569     1.842    sys_clk
    SLICE_X54Y49         FDRE                                         r  main_soclinux_soclinux_uart_phy_phase_accumulator_rx_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     2.006 r  main_soclinux_soclinux_uart_phy_phase_accumulator_rx_reg[25]/Q
                         net (fo=2, routed)           0.067     2.073    main_soclinux_soclinux_uart_phy_phase_accumulator_rx[25]
    SLICE_X54Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     2.223 r  main_soclinux_soclinux_uart_phy_phase_accumulator_rx_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.224    main_soclinux_soclinux_uart_phy_phase_accumulator_rx_reg[27]_i_1_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.277 r  main_soclinux_soclinux_uart_phy_phase_accumulator_rx_reg[30]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.277    main_soclinux_soclinux_uart_phy_phase_accumulator_rx0[28]
    SLICE_X54Y50         FDRE                                         r  main_soclinux_soclinux_uart_phy_phase_accumulator_rx_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=5523, routed)        0.833     2.387    sys_clk
    SLICE_X54Y50         FDRE                                         r  main_soclinux_soclinux_uart_phy_phase_accumulator_rx_reg[28]/C
                         clock pessimism             -0.280     2.107    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     2.241    main_soclinux_soclinux_uart_phy_phase_accumulator_rx_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_uart_phy_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=5523, routed)        0.569     1.842    sys_clk
    SLICE_X53Y49         FDRE                                         r  main_soclinux_soclinux_uart_phy_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  main_soclinux_soclinux_uart_phy_source_payload_data_reg[0]/Q
                         net (fo=1, routed)           0.056     2.039    storage_1_reg_0_15_0_5/DIA0
    SLICE_X52Y49         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=5523, routed)        0.840     2.393    storage_1_reg_0_15_0_5/WCLK
    SLICE_X52Y49         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.538     1.855    
    SLICE_X52Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.002    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_uart_phy_phase_accumulator_tx_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_soclinux_uart_phy_phase_accumulator_tx_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=5523, routed)        0.569     1.842    sys_clk
    SLICE_X55Y49         FDRE                                         r  main_soclinux_soclinux_uart_phy_phase_accumulator_tx_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  main_soclinux_soclinux_uart_phy_phase_accumulator_tx_reg[25]/Q
                         net (fo=2, routed)           0.067     2.050    main_soclinux_soclinux_uart_phy_phase_accumulator_tx[25]
    SLICE_X55Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.197 r  main_soclinux_soclinux_uart_phy_phase_accumulator_tx_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.198    main_soclinux_soclinux_uart_phy_phase_accumulator_tx_reg[27]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.252 r  main_soclinux_soclinux_uart_phy_phase_accumulator_tx_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.252    main_soclinux_soclinux_uart_phy_phase_accumulator_tx0[28]
    SLICE_X55Y50         FDRE                                         r  main_soclinux_soclinux_uart_phy_phase_accumulator_tx_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=5523, routed)        0.833     2.387    sys_clk
    SLICE_X55Y50         FDRE                                         r  main_soclinux_soclinux_uart_phy_phase_accumulator_tx_reg[28]/C
                         clock pessimism             -0.280     2.107    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     2.212    main_soclinux_soclinux_uart_phy_phase_accumulator_tx_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1_/ways_0_tags_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.445%)  route 0.118ns (45.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=5523, routed)        0.561     1.834    VexRiscv/dataCache_1_/stageA_request_size_reg[1]_0
    SLICE_X49Y57         FDRE                                         r  VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_reg[18]/Q
                         net (fo=3, routed)           0.118     2.093    VexRiscv/dataCache_1_/dataCache_1__io_mem_cmd_payload_address[16]
    RAMB18_X1Y23         RAMB18E1                                     r  VexRiscv/dataCache_1_/ways_0_tags_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=5523, routed)        0.874     2.427    VexRiscv/dataCache_1_/stageA_request_size_reg[1]_0
    RAMB18_X1Y23         RAMB18E1                                     r  VexRiscv/dataCache_1_/ways_0_tags_reg/CLKBWRCLK
                         clock pessimism             -0.533     1.894    
    RAMB18_X1Y23         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     2.049    VexRiscv/dataCache_1_/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_uart_phy_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.848%)  route 0.250ns (66.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=5523, routed)        0.569     1.842    sys_clk
    SLICE_X53Y49         FDRE                                         r  main_soclinux_soclinux_uart_phy_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.128     1.970 r  main_soclinux_soclinux_uart_phy_source_payload_data_reg[7]/Q
                         net (fo=1, routed)           0.250     2.221    storage_1_reg_0_15_6_9/DIA1
    SLICE_X52Y50         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=5523, routed)        0.833     2.387    storage_1_reg_0_15_6_9/WCLK
    SLICE_X52Y50         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.280     2.107    
    SLICE_X52Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     2.174    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG/O
                         net (fo=5523, routed)        0.563     1.836    sys_clk
    SLICE_X53Y50         FDRE                                         r  main_soclinux_soclinux_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  main_soclinux_soclinux_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     2.206    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X52Y50         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG/O
                         net (fo=5523, routed)        0.833     2.387    storage_1_reg_0_15_6_9/WCLK
    SLICE_X52Y50         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.537     1.849    
    SLICE_X52Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.159    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_soclinux_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8     mem_2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8     mem_2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y22    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y22    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y23    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y23    VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_ADV/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30    storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30    storage_13_reg_0_1_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30    storage_13_reg_0_1_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30    storage_13_reg_0_1_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30    storage_13_reg_0_1_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30    storage_13_reg_0_1_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30    storage_13_reg_0_1_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30    storage_13_reg_0_1_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y31    storage_13_reg_0_1_30_32/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y31    storage_13_reg_0_1_30_32/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27    storage_13_reg_0_1_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27    storage_13_reg_0_1_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27    storage_13_reg_0_1_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27    storage_13_reg_0_1_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27    storage_13_reg_0_1_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27    storage_13_reg_0_1_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27    storage_13_reg_0_1_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27    storage_13_reg_0_1_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y26    storage_14_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y26    storage_14_reg_0_1_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_soclinux_clkout1
  To Clock:  main_soclinux_soclinux_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_soclinux_clkout1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_soclinux_clkout2
  To Clock:  main_soclinux_soclinux_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_soclinux_clkout2
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_ADV/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_soclinux_clkout3
  To Clock:  main_soclinux_soclinux_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        3.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  main_soclinux_soclinux_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.604    main_soclinux_soclinux_reset_counter[2]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  main_soclinux_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.918    main_soclinux_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y23         FDSE (Setup_fdse_C_CE)      -0.169    10.982    main_soclinux_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  main_soclinux_soclinux_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.604    main_soclinux_soclinux_reset_counter[2]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  main_soclinux_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.918    main_soclinux_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y23         FDSE (Setup_fdse_C_CE)      -0.169    10.982    main_soclinux_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  main_soclinux_soclinux_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.604    main_soclinux_soclinux_reset_counter[2]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  main_soclinux_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.918    main_soclinux_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y23         FDSE (Setup_fdse_C_CE)      -0.169    10.982    main_soclinux_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  main_soclinux_soclinux_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.604    main_soclinux_soclinux_reset_counter[2]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.728 r  main_soclinux_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.918    main_soclinux_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y23         FDSE (Setup_fdse_C_CE)      -0.169    10.982    main_soclinux_soclinux_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  main_soclinux_soclinux_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.754    main_soclinux_soclinux_reset_counter[1]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.295     8.049 r  main_soclinux_soclinux_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.049    main_soclinux_soclinux_reset_counter[2]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y23         FDSE (Setup_fdse_C_D)        0.081    11.232    main_soclinux_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  main_soclinux_soclinux_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080     7.762    main_soclinux_soclinux_reset_counter[1]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.317     8.079 r  main_soclinux_soclinux_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.079    main_soclinux_soclinux_reset_counter[1]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y23         FDSE (Setup_fdse_C_D)        0.118    11.269    main_soclinux_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.801ns (42.766%)  route 1.072ns (57.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  main_soclinux_soclinux_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.754    main_soclinux_soclinux_reset_counter[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.323     8.077 r  main_soclinux_soclinux_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.077    main_soclinux_soclinux_reset_counter[3]_i_2_n_0
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y23         FDSE (Setup_fdse_C_D)        0.118    11.269    main_soclinux_soclinux_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -8.077    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.218%)  route 0.493ns (50.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.478     6.680 r  FDPE_7/Q
                         net (fo=5, routed)           0.493     7.173    clk200_rst
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y23         FDSE (Setup_fdse_C_S)       -0.695    10.434    main_soclinux_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.434    
                         arrival time                          -7.173    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.218%)  route 0.493ns (50.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.478     6.680 r  FDPE_7/Q
                         net (fo=5, routed)           0.493     7.173    clk200_rst
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y23         FDSE (Setup_fdse_C_S)       -0.695    10.434    main_soclinux_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.434    
                         arrival time                          -7.173    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.218%)  route 0.493ns (50.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.478     6.680 r  FDPE_7/Q
                         net (fo=5, routed)           0.493     7.173    clk200_rst
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y23         FDSE (Setup_fdse_C_S)       -0.695    10.434    main_soclinux_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.434    
                         arrival time                          -7.173    
  -------------------------------------------------------------------
                         slack                                  3.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  main_soclinux_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.139    main_soclinux_soclinux_reset_counter[0]
    SLICE_X65Y23         LUT6 (Prop_lut6_I1_O)        0.045     2.184 r  main_soclinux_soclinux_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.184    main_soclinux_soclinux_ic_reset_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  main_soclinux_soclinux_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y23         FDRE                                         r  main_soclinux_soclinux_ic_reset_reg/C
                         clock pessimism             -0.535     1.871    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.091     1.962    main_soclinux_soclinux_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  main_soclinux_soclinux_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.197    main_soclinux_soclinux_reset_counter[2]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.048     2.245 r  main_soclinux_soclinux_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.245    main_soclinux_soclinux_reset_counter[3]_i_2_n_0
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y23         FDSE (Hold_fdse_C_D)         0.131     1.989    main_soclinux_soclinux_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  main_soclinux_soclinux_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.197    main_soclinux_soclinux_reset_counter[2]
    SLICE_X64Y23         LUT3 (Prop_lut3_I2_O)        0.045     2.242 r  main_soclinux_soclinux_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.242    main_soclinux_soclinux_reset_counter[2]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y23         FDSE (Hold_fdse_C_D)         0.121     1.979    main_soclinux_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  main_soclinux_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.220    main_soclinux_soclinux_reset_counter[0]
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.043     2.263 r  main_soclinux_soclinux_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.263    main_soclinux_soclinux_reset_counter[1]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y23         FDSE (Hold_fdse_C_D)         0.131     1.989    main_soclinux_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.164     2.022 f  main_soclinux_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.220    main_soclinux_soclinux_reset_counter[0]
    SLICE_X64Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.265 r  main_soclinux_soclinux_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.265    main_soclinux_soclinux_reset_counter0[0]
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y23         FDSE (Hold_fdse_C_D)         0.120     1.978    main_soclinux_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.155%)  route 0.187ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.148     2.005 r  FDPE_7/Q
                         net (fo=5, routed)           0.187     2.193    clk200_rst
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y23         FDSE (Hold_fdse_C_S)        -0.044     1.827    main_soclinux_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.155%)  route 0.187ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.148     2.005 r  FDPE_7/Q
                         net (fo=5, routed)           0.187     2.193    clk200_rst
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y23         FDSE (Hold_fdse_C_S)        -0.044     1.827    main_soclinux_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.155%)  route 0.187ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.148     2.005 r  FDPE_7/Q
                         net (fo=5, routed)           0.187     2.193    clk200_rst
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y23         FDSE (Hold_fdse_C_S)        -0.044     1.827    main_soclinux_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.155%)  route 0.187ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE (Prop_fdpe_C_Q)         0.148     2.005 r  FDPE_7/Q
                         net (fo=5, routed)           0.187     2.193    clk200_rst
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y23         FDSE (Hold_fdse_C_S)        -0.044     1.827    main_soclinux_soclinux_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  main_soclinux_soclinux_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.128    main_soclinux_soclinux_reset_counter[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.099     2.227 r  main_soclinux_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.283    main_soclinux_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y23         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y23         FDSE (Hold_fdse_C_CE)       -0.016     1.842    main_soclinux_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_soclinux_clkout3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_ADV/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     FDPE_6/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     FDPE_7/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y23     main_soclinux_soclinux_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y23     main_soclinux_soclinux_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y23     main_soclinux_soclinux_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y23     main_soclinux_soclinux_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y23     main_soclinux_soclinux_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_ADV/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     FDPE_6/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     FDPE_7/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     FDPE_6/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     FDPE_7/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y23     main_soclinux_soclinux_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     main_soclinux_soclinux_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     main_soclinux_soclinux_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     main_soclinux_soclinux_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     main_soclinux_soclinux_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y23     main_soclinux_soclinux_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y23     main_soclinux_soclinux_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     main_soclinux_soclinux_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     main_soclinux_soclinux_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     main_soclinux_soclinux_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     main_soclinux_soclinux_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     FDPE_6/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     FDPE_7/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y23     main_soclinux_soclinux_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     main_soclinux_soclinux_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     main_soclinux_soclinux_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_soclinux_clkout4
  To Clock:  main_soclinux_soclinux_clkout4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_soclinux_clkout4
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_4/I
Min Period  n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y1  PLLE2_ADV/CLKOUT4
Max Period  n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y1  PLLE2_ADV/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       70.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             70.795ns  (required time - arrival time)
  Source:                 main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 1.554ns (17.135%)  route 7.515ns (82.865%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 81.436 - 80.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X31Y30         FDRE                                         r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/Q
                         net (fo=12, routed)          1.176     3.187    main_soclinux_ethphy_liteethphymiirx_converter_source_payload_data_reg[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.124     3.311 r  main_soclinux_crc32_checker_crc_reg[14]_i_2/O
                         net (fo=5, routed)           1.056     4.367    main_soclinux_crc32_checker_crc_reg[14]_i_2_n_0
    SLICE_X28Y31         LUT5 (Prop_lut5_I0_O)        0.152     4.519 r  main_soclinux_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=3, routed)           0.840     5.359    main_soclinux_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.326     5.685 f  main_soclinux_crc32_checker_crc_reg[5]_i_1/O
                         net (fo=2, routed)           0.682     6.367    main_soclinux_crc32_checker_crc_next_reg[5]
    SLICE_X30Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.491 f  main_soclinux_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.707     7.198    main_soclinux_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.322 f  main_soclinux_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.263     7.585    main_soclinux_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  main_soclinux_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.972     8.681    main_soclinux_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.805 r  main_soclinux_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.819    10.624    main_soclinux_crc32_checker_source_source_payload_error
    SLICE_X9Y25          FDRE                                         r  main_soclinux_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    80.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    81.436    eth_rx_clk
    SLICE_X9Y25          FDRE                                         r  main_soclinux_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.079    81.515    
                         clock uncertainty           -0.035    81.480    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)       -0.061    81.419    main_soclinux_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         81.419    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                 70.795    

Slack (MET) :             71.101ns  (required time - arrival time)
  Source:                 main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 1.554ns (17.667%)  route 7.242ns (82.333%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 81.438 - 80.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X31Y30         FDRE                                         r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/Q
                         net (fo=12, routed)          1.176     3.187    main_soclinux_ethphy_liteethphymiirx_converter_source_payload_data_reg[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.124     3.311 r  main_soclinux_crc32_checker_crc_reg[14]_i_2/O
                         net (fo=5, routed)           1.056     4.367    main_soclinux_crc32_checker_crc_reg[14]_i_2_n_0
    SLICE_X28Y31         LUT5 (Prop_lut5_I0_O)        0.152     4.519 r  main_soclinux_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=3, routed)           0.840     5.359    main_soclinux_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.326     5.685 f  main_soclinux_crc32_checker_crc_reg[5]_i_1/O
                         net (fo=2, routed)           0.682     6.367    main_soclinux_crc32_checker_crc_next_reg[5]
    SLICE_X30Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.491 f  main_soclinux_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.707     7.198    main_soclinux_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.322 f  main_soclinux_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.263     7.585    main_soclinux_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  main_soclinux_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.972     8.681    main_soclinux_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.805 r  main_soclinux_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.547    10.352    main_soclinux_crc32_checker_source_source_payload_error
    SLICE_X8Y26          FDRE                                         r  main_soclinux_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    80.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.438    81.438    eth_rx_clk
    SLICE_X8Y26          FDRE                                         r  main_soclinux_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.079    81.517    
                         clock uncertainty           -0.035    81.482    
    SLICE_X8Y26          FDRE (Setup_fdre_C_D)       -0.030    81.452    main_soclinux_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         81.452    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 71.101    

Slack (MET) :             71.220ns  (required time - arrival time)
  Source:                 main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 1.554ns (17.981%)  route 7.089ns (82.019%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 81.441 - 80.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X31Y30         FDRE                                         r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/Q
                         net (fo=12, routed)          1.176     3.187    main_soclinux_ethphy_liteethphymiirx_converter_source_payload_data_reg[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.124     3.311 r  main_soclinux_crc32_checker_crc_reg[14]_i_2/O
                         net (fo=5, routed)           1.056     4.367    main_soclinux_crc32_checker_crc_reg[14]_i_2_n_0
    SLICE_X28Y31         LUT5 (Prop_lut5_I0_O)        0.152     4.519 r  main_soclinux_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=3, routed)           0.840     5.359    main_soclinux_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.326     5.685 f  main_soclinux_crc32_checker_crc_reg[5]_i_1/O
                         net (fo=2, routed)           0.682     6.367    main_soclinux_crc32_checker_crc_next_reg[5]
    SLICE_X30Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.491 f  main_soclinux_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.707     7.198    main_soclinux_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.322 f  main_soclinux_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.263     7.585    main_soclinux_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  main_soclinux_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.972     8.681    main_soclinux_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.805 r  main_soclinux_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.393    10.198    main_soclinux_crc32_checker_source_source_payload_error
    SLICE_X9Y28          FDRE                                         r  main_soclinux_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    80.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.441    81.441    eth_rx_clk
    SLICE_X9Y28          FDRE                                         r  main_soclinux_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.079    81.520    
                         clock uncertainty           -0.035    81.485    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)       -0.067    81.418    main_soclinux_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         81.418    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                 71.220    

Slack (MET) :             71.411ns  (required time - arrival time)
  Source:                 main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 1.554ns (18.305%)  route 6.935ns (81.695%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 81.442 - 80.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X31Y30         FDRE                                         r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/Q
                         net (fo=12, routed)          1.176     3.187    main_soclinux_ethphy_liteethphymiirx_converter_source_payload_data_reg[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.124     3.311 r  main_soclinux_crc32_checker_crc_reg[14]_i_2/O
                         net (fo=5, routed)           1.056     4.367    main_soclinux_crc32_checker_crc_reg[14]_i_2_n_0
    SLICE_X28Y31         LUT5 (Prop_lut5_I0_O)        0.152     4.519 r  main_soclinux_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=3, routed)           0.840     5.359    main_soclinux_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.326     5.685 f  main_soclinux_crc32_checker_crc_reg[5]_i_1/O
                         net (fo=2, routed)           0.682     6.367    main_soclinux_crc32_checker_crc_next_reg[5]
    SLICE_X30Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.491 f  main_soclinux_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.707     7.198    main_soclinux_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.322 f  main_soclinux_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.263     7.585    main_soclinux_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  main_soclinux_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.972     8.681    main_soclinux_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.805 r  main_soclinux_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.240    10.045    main_soclinux_crc32_checker_source_source_payload_error
    SLICE_X8Y29          FDRE                                         r  main_soclinux_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    80.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    81.442    eth_rx_clk
    SLICE_X8Y29          FDRE                                         r  main_soclinux_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.079    81.521    
                         clock uncertainty           -0.035    81.486    
    SLICE_X8Y29          FDRE (Setup_fdre_C_D)       -0.030    81.456    main_soclinux_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         81.456    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                 71.411    

Slack (MET) :             71.646ns  (required time - arrival time)
  Source:                 main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 1.678ns (20.187%)  route 6.634ns (79.813%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 81.438 - 80.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X31Y30         FDRE                                         r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/Q
                         net (fo=12, routed)          1.176     3.187    main_soclinux_ethphy_liteethphymiirx_converter_source_payload_data_reg[0]
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.124     3.311 r  main_soclinux_crc32_checker_crc_reg[14]_i_2/O
                         net (fo=5, routed)           1.056     4.367    main_soclinux_crc32_checker_crc_reg[14]_i_2_n_0
    SLICE_X28Y31         LUT5 (Prop_lut5_I0_O)        0.152     4.519 r  main_soclinux_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=3, routed)           0.840     5.359    main_soclinux_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.326     5.685 f  main_soclinux_crc32_checker_crc_reg[5]_i_1/O
                         net (fo=2, routed)           0.682     6.367    main_soclinux_crc32_checker_crc_next_reg[5]
    SLICE_X30Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.491 f  main_soclinux_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.707     7.198    main_soclinux_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.322 f  main_soclinux_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.263     7.585    main_soclinux_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  main_soclinux_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.972     8.681    main_soclinux_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.805 r  main_soclinux_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.939     9.744    main_soclinux_crc32_checker_source_source_payload_error
    SLICE_X28Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.868 r  main_soclinux_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     9.868    main_soclinux_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X28Y28         FDRE                                         r  main_soclinux_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    80.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.438    81.438    eth_rx_clk
    SLICE_X28Y28         FDRE                                         r  main_soclinux_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.079    81.517    
                         clock uncertainty           -0.035    81.482    
    SLICE_X28Y28         FDRE (Setup_fdre_C_D)        0.031    81.513    main_soclinux_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         81.513    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                 71.646    

Slack (MET) :             73.303ns  (required time - arrival time)
  Source:                 main_soclinux_rx_cdc_graycounter0_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 1.192ns (19.052%)  route 5.065ns (80.948%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 81.437 - 80.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548     1.548    eth_rx_clk
    SLICE_X28Y25         FDRE                                         r  main_soclinux_rx_cdc_graycounter0_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.456     2.004 r  main_soclinux_rx_cdc_graycounter0_q_reg[6]/Q
                         net (fo=2, routed)           1.219     3.223    main_soclinux_rx_cdc_graycounter0_q[6]
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.347 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.823     4.170    storage_12_reg_i_9_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.124     4.294 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.499     4.793    main_soclinux_rx_cdc_asyncfifo_writable
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.917 r  main_soclinux_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=15, routed)          1.059     5.976    p_444_in
    SLICE_X29Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.100 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_last_i_2/O
                         net (fo=3, routed)           0.636     6.736    main_soclinux_preamble_checker_sink_ready
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.860 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=3, routed)           0.494     7.355    main_soclinux_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.116     7.471 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.334     7.805    main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X30Y30         FDRE                                         r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    80.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    81.437    eth_rx_clk
    SLICE_X30Y30         FDRE                                         r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.079    81.516    
                         clock uncertainty           -0.035    81.481    
    SLICE_X30Y30         FDRE (Setup_fdre_C_CE)      -0.373    81.108    main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         81.108    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                 73.303    

Slack (MET) :             73.303ns  (required time - arrival time)
  Source:                 main_soclinux_rx_cdc_graycounter0_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 1.192ns (19.052%)  route 5.065ns (80.948%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 81.437 - 80.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548     1.548    eth_rx_clk
    SLICE_X28Y25         FDRE                                         r  main_soclinux_rx_cdc_graycounter0_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.456     2.004 r  main_soclinux_rx_cdc_graycounter0_q_reg[6]/Q
                         net (fo=2, routed)           1.219     3.223    main_soclinux_rx_cdc_graycounter0_q[6]
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.347 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.823     4.170    storage_12_reg_i_9_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.124     4.294 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.499     4.793    main_soclinux_rx_cdc_asyncfifo_writable
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.917 r  main_soclinux_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=15, routed)          1.059     5.976    p_444_in
    SLICE_X29Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.100 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_last_i_2/O
                         net (fo=3, routed)           0.636     6.736    main_soclinux_preamble_checker_sink_ready
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.860 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=3, routed)           0.494     7.355    main_soclinux_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.116     7.471 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.334     7.805    main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X30Y30         FDRE                                         r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    80.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    81.437    eth_rx_clk
    SLICE_X30Y30         FDRE                                         r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.079    81.516    
                         clock uncertainty           -0.035    81.481    
    SLICE_X30Y30         FDRE (Setup_fdre_C_CE)      -0.373    81.108    main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         81.108    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                 73.303    

Slack (MET) :             73.303ns  (required time - arrival time)
  Source:                 main_soclinux_rx_cdc_graycounter0_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 1.192ns (19.052%)  route 5.065ns (80.948%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 81.437 - 80.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548     1.548    eth_rx_clk
    SLICE_X28Y25         FDRE                                         r  main_soclinux_rx_cdc_graycounter0_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.456     2.004 r  main_soclinux_rx_cdc_graycounter0_q_reg[6]/Q
                         net (fo=2, routed)           1.219     3.223    main_soclinux_rx_cdc_graycounter0_q[6]
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.347 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.823     4.170    storage_12_reg_i_9_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.124     4.294 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.499     4.793    main_soclinux_rx_cdc_asyncfifo_writable
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.917 r  main_soclinux_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=15, routed)          1.059     5.976    p_444_in
    SLICE_X29Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.100 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_last_i_2/O
                         net (fo=3, routed)           0.636     6.736    main_soclinux_preamble_checker_sink_ready
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.860 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=3, routed)           0.494     7.355    main_soclinux_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.116     7.471 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.334     7.805    main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X30Y30         FDRE                                         r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    80.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    81.437    eth_rx_clk
    SLICE_X30Y30         FDRE                                         r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.079    81.516    
                         clock uncertainty           -0.035    81.481    
    SLICE_X30Y30         FDRE (Setup_fdre_C_CE)      -0.373    81.108    main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         81.108    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                 73.303    

Slack (MET) :             73.303ns  (required time - arrival time)
  Source:                 main_soclinux_rx_cdc_graycounter0_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 1.192ns (19.052%)  route 5.065ns (80.948%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 81.437 - 80.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548     1.548    eth_rx_clk
    SLICE_X28Y25         FDRE                                         r  main_soclinux_rx_cdc_graycounter0_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.456     2.004 r  main_soclinux_rx_cdc_graycounter0_q_reg[6]/Q
                         net (fo=2, routed)           1.219     3.223    main_soclinux_rx_cdc_graycounter0_q[6]
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.347 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.823     4.170    storage_12_reg_i_9_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.124     4.294 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.499     4.793    main_soclinux_rx_cdc_asyncfifo_writable
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.917 r  main_soclinux_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=15, routed)          1.059     5.976    p_444_in
    SLICE_X29Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.100 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_last_i_2/O
                         net (fo=3, routed)           0.636     6.736    main_soclinux_preamble_checker_sink_ready
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.860 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=3, routed)           0.494     7.355    main_soclinux_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.116     7.471 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.334     7.805    main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X30Y30         FDRE                                         r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    80.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    81.437    eth_rx_clk
    SLICE_X30Y30         FDRE                                         r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.079    81.516    
                         clock uncertainty           -0.035    81.481    
    SLICE_X30Y30         FDRE (Setup_fdre_C_CE)      -0.373    81.108    main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         81.108    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                 73.303    

Slack (MET) :             73.495ns  (required time - arrival time)
  Source:                 main_soclinux_rx_cdc_graycounter0_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.200ns (19.253%)  route 5.033ns (80.747%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 81.437 - 80.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548     1.548    eth_rx_clk
    SLICE_X28Y25         FDRE                                         r  main_soclinux_rx_cdc_graycounter0_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.456     2.004 r  main_soclinux_rx_cdc_graycounter0_q_reg[6]/Q
                         net (fo=2, routed)           1.219     3.223    main_soclinux_rx_cdc_graycounter0_q[6]
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.124     3.347 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.823     4.170    storage_12_reg_i_9_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.124     4.294 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.499     4.793    main_soclinux_rx_cdc_asyncfifo_writable
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.917 r  main_soclinux_crc32_checker_syncfifo_level[2]_i_2/O
                         net (fo=15, routed)          1.059     5.976    p_444_in
    SLICE_X29Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.100 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_last_i_2/O
                         net (fo=3, routed)           0.636     6.736    main_soclinux_preamble_checker_sink_ready
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.124     6.860 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=3, routed)           0.466     7.326    main_soclinux_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y29         LUT2 (Prop_lut2_I0_O)        0.124     7.450 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.331     7.781    main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X31Y30         FDRE                                         r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    80.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    81.437    eth_rx_clk
    SLICE_X31Y30         FDRE                                         r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.079    81.516    
                         clock uncertainty           -0.035    81.481    
    SLICE_X31Y30         FDRE (Setup_fdre_C_CE)      -0.205    81.276    main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         81.276    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                 73.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 main_soclinux_rx_converter_converter_source_payload_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_12_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.559     0.559    eth_rx_clk
    SLICE_X8Y29          FDRE                                         r  main_soclinux_rx_converter_converter_source_payload_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.148     0.707 r  main_soclinux_rx_converter_converter_source_payload_data_reg[38]/Q
                         net (fo=1, routed)           0.170     0.876    main_soclinux_rx_converter_source_payload_last_be_reg[3]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.865     0.865    eth_rx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.611    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.243     0.854    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 main_soclinux_rx_converter_converter_source_payload_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_12_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.299%)  route 0.219ns (59.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X8Y27          FDRE                                         r  main_soclinux_rx_converter_converter_source_payload_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.148     0.706 r  main_soclinux_rx_converter_converter_source_payload_data_reg[17]/Q
                         net (fo=1, routed)           0.219     0.925    main_soclinux_rx_converter_source_payload_data_reg[15]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.865     0.865    eth_rx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.611    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[15])
                                                      0.243     0.854    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.869%)  route 0.263ns (65.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X31Y27         FDRE                                         r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.263     0.959    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y27         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y27         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.253     0.568    
    SLICE_X30Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.869%)  route 0.263ns (65.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X31Y27         FDRE                                         r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.263     0.959    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y27         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y27         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.253     0.568    
    SLICE_X30Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.869%)  route 0.263ns (65.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X31Y27         FDRE                                         r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.263     0.959    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y27         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y27         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.253     0.568    
    SLICE_X30Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.869%)  route 0.263ns (65.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X31Y27         FDRE                                         r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.263     0.959    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y27         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y27         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.253     0.568    
    SLICE_X30Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.869%)  route 0.263ns (65.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X31Y27         FDRE                                         r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.263     0.959    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y27         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y27         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.253     0.568    
    SLICE_X30Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.869%)  route 0.263ns (65.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X31Y27         FDRE                                         r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.263     0.959    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y27         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y27         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.253     0.568    
    SLICE_X30Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.869%)  route 0.263ns (65.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X31Y27         FDRE                                         r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.263     0.959    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y27         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y27         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.253     0.568    
    SLICE_X30Y27         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.878    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.869%)  route 0.263ns (65.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     0.555    eth_rx_clk
    SLICE_X31Y27         FDRE                                         r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.263     0.959    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y27         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y27         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.253     0.568    
    SLICE_X30Y27         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.878    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         80.000      77.424     RAMB36_X0Y5   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         80.000      79.000     SLICE_X29Y27  FDPE_12/C
Min Period        n/a     FDPE/C              n/a            1.000         80.000      79.000     SLICE_X29Y27  FDPE_13/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X32Y30  FSM_sequential_builder_liteethmaccrc32checker_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X32Y30  FSM_sequential_builder_liteethmaccrc32checker_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X31Y28  builder_liteethmacpreamblechecker_state_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         80.000      79.000     SLICE_X29Y32  main_soclinux_crc32_checker_crc_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         80.000      79.000     SLICE_X28Y32  main_soclinux_crc32_checker_crc_reg_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         80.000      79.000     SLICE_X30Y31  main_soclinux_crc32_checker_crc_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         80.000      79.000     SLICE_X29Y32  main_soclinux_crc32_checker_crc_reg_reg[12]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y28  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y28  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y28  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y28  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y28  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y28  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y28  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y28  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y28  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y28  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y28  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y28  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y28  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y28  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y28  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y28  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y28  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y28  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y28  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X30Y28  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       69.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.471ns  (required time - arrival time)
  Source:                 main_soclinux_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.929ns  (logic 2.280ns (22.964%)  route 7.649ns (77.036%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 81.486 - 80.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.419     1.983 r  main_soclinux_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.988     2.972    main_soclinux_tx_cdc_graycounter1_q[2]
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.299     3.271 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, routed)           0.466     3.737    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I3_O)        0.124     3.861 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           1.019     4.880    main_soclinux_tx_cdc_asyncfifo_readable
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.124     5.004 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.831     5.834    main_soclinux_padding_inserter_source_valid
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.154     5.988 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.859     6.848    main_soclinux_crc32_inserter_source_valid
    SLICE_X29Y17         LUT5 (Prop_lut5_I4_O)        0.357     7.205 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.553     7.758    main_soclinux_preamble_inserter_sink_ready
    SLICE_X28Y17         LUT6 (Prop_lut6_I1_O)        0.327     8.085 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.741     8.825    main_soclinux_tx_converter_converter_mux0
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.150     8.975 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.028    10.003    main_soclinux_tx_converter_converter_mux
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.326    10.329 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           1.164    11.493    main_soclinux_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    80.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    81.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    81.565    
                         clock uncertainty           -0.035    81.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    80.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         80.964    
                         arrival time                         -11.493    
  -------------------------------------------------------------------
                         slack                                 69.471    

Slack (MET) :             69.684ns  (required time - arrival time)
  Source:                 main_soclinux_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 2.280ns (23.469%)  route 7.435ns (76.531%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 81.486 - 80.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.419     1.983 r  main_soclinux_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.988     2.972    main_soclinux_tx_cdc_graycounter1_q[2]
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.299     3.271 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, routed)           0.466     3.737    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I3_O)        0.124     3.861 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           1.019     4.880    main_soclinux_tx_cdc_asyncfifo_readable
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.124     5.004 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.831     5.834    main_soclinux_padding_inserter_source_valid
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.154     5.988 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.859     6.848    main_soclinux_crc32_inserter_source_valid
    SLICE_X29Y17         LUT5 (Prop_lut5_I4_O)        0.357     7.205 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.553     7.758    main_soclinux_preamble_inserter_sink_ready
    SLICE_X28Y17         LUT6 (Prop_lut6_I1_O)        0.327     8.085 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.741     8.825    main_soclinux_tx_converter_converter_mux0
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.150     8.975 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.862     9.838    main_soclinux_tx_converter_converter_mux
    SLICE_X28Y12         LUT5 (Prop_lut5_I2_O)        0.326    10.164 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           1.116    11.279    main_soclinux_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    80.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    81.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    81.565    
                         clock uncertainty           -0.035    81.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    80.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         80.964    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                 69.684    

Slack (MET) :             69.929ns  (required time - arrival time)
  Source:                 main_soclinux_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 2.280ns (24.075%)  route 7.190ns (75.925%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 81.486 - 80.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.419     1.983 r  main_soclinux_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.988     2.972    main_soclinux_tx_cdc_graycounter1_q[2]
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.299     3.271 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, routed)           0.466     3.737    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I3_O)        0.124     3.861 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           1.019     4.880    main_soclinux_tx_cdc_asyncfifo_readable
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.124     5.004 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.831     5.834    main_soclinux_padding_inserter_source_valid
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.154     5.988 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.859     6.848    main_soclinux_crc32_inserter_source_valid
    SLICE_X29Y17         LUT5 (Prop_lut5_I4_O)        0.357     7.205 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.553     7.758    main_soclinux_preamble_inserter_sink_ready
    SLICE_X28Y17         LUT6 (Prop_lut6_I1_O)        0.327     8.085 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.741     8.825    main_soclinux_tx_converter_converter_mux0
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.150     8.975 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.497     9.472    main_soclinux_tx_converter_converter_mux
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.326     9.798 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           1.236    11.035    main_soclinux_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    80.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    81.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    81.565    
                         clock uncertainty           -0.035    81.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    80.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         80.964    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                 69.929    

Slack (MET) :             70.089ns  (required time - arrival time)
  Source:                 main_soclinux_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.310ns  (logic 2.052ns (22.040%)  route 7.258ns (77.960%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 81.486 - 80.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.419     1.983 r  main_soclinux_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.988     2.972    main_soclinux_tx_cdc_graycounter1_q[2]
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.299     3.271 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, routed)           0.466     3.737    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I3_O)        0.124     3.861 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           1.019     4.880    main_soclinux_tx_cdc_asyncfifo_readable
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.124     5.004 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.831     5.834    main_soclinux_padding_inserter_source_valid
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.154     5.988 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.859     6.848    main_soclinux_crc32_inserter_source_valid
    SLICE_X29Y17         LUT5 (Prop_lut5_I4_O)        0.357     7.205 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.553     7.758    main_soclinux_preamble_inserter_sink_ready
    SLICE_X28Y17         LUT6 (Prop_lut6_I1_O)        0.327     8.085 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.741     8.825    main_soclinux_tx_converter_converter_mux0
    SLICE_X28Y14         LUT5 (Prop_lut5_I2_O)        0.124     8.949 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.841     9.790    storage_11_reg_i_46_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I1_O)        0.124     9.914 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.960    10.875    main_soclinux_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    80.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    81.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    81.565    
                         clock uncertainty           -0.035    81.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    80.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         80.964    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                 70.089    

Slack (MET) :             70.146ns  (required time - arrival time)
  Source:                 main_soclinux_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.253ns  (logic 2.280ns (24.641%)  route 6.973ns (75.359%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 81.486 - 80.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.419     1.983 r  main_soclinux_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.988     2.972    main_soclinux_tx_cdc_graycounter1_q[2]
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.299     3.271 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, routed)           0.466     3.737    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I3_O)        0.124     3.861 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           1.019     4.880    main_soclinux_tx_cdc_asyncfifo_readable
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.124     5.004 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.831     5.834    main_soclinux_padding_inserter_source_valid
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.154     5.988 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.859     6.848    main_soclinux_crc32_inserter_source_valid
    SLICE_X29Y17         LUT5 (Prop_lut5_I4_O)        0.357     7.205 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.553     7.758    main_soclinux_preamble_inserter_sink_ready
    SLICE_X28Y17         LUT6 (Prop_lut6_I1_O)        0.327     8.085 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.741     8.825    main_soclinux_tx_converter_converter_mux0
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.150     8.975 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.222     9.198    main_soclinux_tx_converter_converter_mux
    SLICE_X28Y14         LUT4 (Prop_lut4_I0_O)        0.326     9.524 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           1.293    10.817    main_soclinux_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    80.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    81.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    81.565    
                         clock uncertainty           -0.035    81.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    80.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         80.964    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                 70.146    

Slack (MET) :             70.209ns  (required time - arrival time)
  Source:                 main_soclinux_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 2.280ns (24.811%)  route 6.910ns (75.189%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 81.486 - 80.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.419     1.983 r  main_soclinux_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.988     2.972    main_soclinux_tx_cdc_graycounter1_q[2]
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.299     3.271 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, routed)           0.466     3.737    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I3_O)        0.124     3.861 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           1.019     4.880    main_soclinux_tx_cdc_asyncfifo_readable
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.124     5.004 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.831     5.834    main_soclinux_padding_inserter_source_valid
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.154     5.988 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.859     6.848    main_soclinux_crc32_inserter_source_valid
    SLICE_X29Y17         LUT5 (Prop_lut5_I4_O)        0.357     7.205 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.553     7.758    main_soclinux_preamble_inserter_sink_ready
    SLICE_X28Y17         LUT6 (Prop_lut6_I1_O)        0.327     8.085 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.741     8.825    main_soclinux_tx_converter_converter_mux0
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.150     8.975 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.501     9.477    main_soclinux_tx_converter_converter_mux
    SLICE_X28Y14         LUT3 (Prop_lut3_I1_O)        0.326     9.803 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.951    10.754    main_soclinux_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    80.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    81.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    81.565    
                         clock uncertainty           -0.035    81.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    80.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         80.964    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                 70.209    

Slack (MET) :             70.940ns  (required time - arrival time)
  Source:                 main_soclinux_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.963ns  (logic 2.052ns (22.895%)  route 6.911ns (77.105%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 81.446 - 80.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.419     1.983 r  main_soclinux_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.988     2.972    main_soclinux_tx_cdc_graycounter1_q[2]
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.299     3.271 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, routed)           0.466     3.737    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I3_O)        0.124     3.861 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           1.019     4.880    main_soclinux_tx_cdc_asyncfifo_readable
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.124     5.004 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.831     5.834    main_soclinux_padding_inserter_source_valid
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.154     5.988 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.859     6.848    main_soclinux_crc32_inserter_source_valid
    SLICE_X29Y17         LUT5 (Prop_lut5_I4_O)        0.357     7.205 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.553     7.758    main_soclinux_preamble_inserter_sink_ready
    SLICE_X28Y17         LUT6 (Prop_lut6_I1_O)        0.327     8.085 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.741     8.825    main_soclinux_tx_converter_converter_mux0
    SLICE_X28Y14         LUT5 (Prop_lut5_I2_O)        0.124     8.949 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.842     9.792    storage_11_reg_i_46_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.916 r  main_soclinux_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.612    10.527    main_soclinux_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X29Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    80.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.446    81.446    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.118    81.564    
                         clock uncertainty           -0.035    81.529    
    SLICE_X29Y12         FDRE (Setup_fdre_C_D)       -0.062    81.467    main_soclinux_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         81.467    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                 70.940    

Slack (MET) :             70.945ns  (required time - arrival time)
  Source:                 main_soclinux_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_tx_cdc_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.951ns  (logic 2.280ns (25.472%)  route 6.671ns (74.528%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 81.446 - 80.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.419     1.983 r  main_soclinux_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.988     2.972    main_soclinux_tx_cdc_graycounter1_q[2]
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.299     3.271 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, routed)           0.466     3.737    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I3_O)        0.124     3.861 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           1.019     4.880    main_soclinux_tx_cdc_asyncfifo_readable
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.124     5.004 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.831     5.834    main_soclinux_padding_inserter_source_valid
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.154     5.988 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.859     6.848    main_soclinux_crc32_inserter_source_valid
    SLICE_X29Y17         LUT5 (Prop_lut5_I4_O)        0.357     7.205 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.553     7.758    main_soclinux_preamble_inserter_sink_ready
    SLICE_X28Y17         LUT6 (Prop_lut6_I1_O)        0.327     8.085 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.741     8.825    main_soclinux_tx_converter_converter_mux0
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.150     8.975 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.862     9.838    main_soclinux_tx_converter_converter_mux
    SLICE_X28Y12         LUT5 (Prop_lut5_I2_O)        0.326    10.164 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.352    10.515    main_soclinux_tx_cdc_graycounter1_q_next_binary[3]
    SLICE_X28Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    80.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.446    81.446    eth_tx_clk
    SLICE_X28Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[3]/C
                         clock pessimism              0.096    81.542    
                         clock uncertainty           -0.035    81.507    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)       -0.047    81.460    main_soclinux_tx_cdc_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         81.460    
                         arrival time                         -10.515    
  -------------------------------------------------------------------
                         slack                                 70.945    

Slack (MET) :             71.065ns  (required time - arrival time)
  Source:                 main_soclinux_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 2.052ns (23.205%)  route 6.791ns (76.795%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 81.444 - 80.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.419     1.983 r  main_soclinux_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.988     2.972    main_soclinux_tx_cdc_graycounter1_q[2]
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.299     3.271 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, routed)           0.466     3.737    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I3_O)        0.124     3.861 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           1.019     4.880    main_soclinux_tx_cdc_asyncfifo_readable
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.124     5.004 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.831     5.834    main_soclinux_padding_inserter_source_valid
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.154     5.988 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.859     6.848    main_soclinux_crc32_inserter_source_valid
    SLICE_X29Y17         LUT5 (Prop_lut5_I4_O)        0.357     7.205 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.553     7.758    main_soclinux_preamble_inserter_sink_ready
    SLICE_X28Y17         LUT6 (Prop_lut6_I1_O)        0.327     8.085 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.741     8.825    main_soclinux_tx_converter_converter_mux0
    SLICE_X28Y14         LUT5 (Prop_lut5_I2_O)        0.124     8.949 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.842     9.792    storage_11_reg_i_46_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.916 r  main_soclinux_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.491    10.407    main_soclinux_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X30Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    80.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.444    81.444    eth_tx_clk
    SLICE_X30Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.079    81.523    
                         clock uncertainty           -0.035    81.488    
    SLICE_X30Y12         FDRE (Setup_fdre_C_D)       -0.016    81.472    main_soclinux_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         81.472    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                 71.065    

Slack (MET) :             71.209ns  (required time - arrival time)
  Source:                 main_soclinux_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_tx_cdc_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 2.280ns (26.013%)  route 6.485ns (73.987%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 81.446 - 80.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.419     1.983 r  main_soclinux_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.988     2.972    main_soclinux_tx_cdc_graycounter1_q[2]
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.299     3.271 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, routed)           0.466     3.737    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I3_O)        0.124     3.861 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           1.019     4.880    main_soclinux_tx_cdc_asyncfifo_readable
    SLICE_X28Y17         LUT3 (Prop_lut3_I0_O)        0.124     5.004 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.831     5.834    main_soclinux_padding_inserter_source_valid
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.154     5.988 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.859     6.848    main_soclinux_crc32_inserter_source_valid
    SLICE_X29Y17         LUT5 (Prop_lut5_I4_O)        0.357     7.205 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.553     7.758    main_soclinux_preamble_inserter_sink_ready
    SLICE_X28Y17         LUT6 (Prop_lut6_I1_O)        0.327     8.085 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.741     8.825    main_soclinux_tx_converter_converter_mux0
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.150     8.975 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.028    10.003    main_soclinux_tx_converter_converter_mux
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.326    10.329 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.000    10.329    main_soclinux_tx_cdc_graycounter1_q_next_binary[4]
    SLICE_X28Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    80.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.446    81.446    eth_tx_clk
    SLICE_X28Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.096    81.542    
                         clock uncertainty           -0.035    81.507    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)        0.031    81.538    main_soclinux_tx_cdc_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         81.538    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                 71.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X32Y12         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  builder_xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.059     0.761    builder_xilinxmultiregimpl4_regs0[6]
    SLICE_X32Y12         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X32Y12         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X32Y12         FDRE (Hold_fdre_C_D)         0.076     0.638    builder_xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X32Y12         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  builder_xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.058     0.760    builder_xilinxmultiregimpl4_regs0[4]
    SLICE_X32Y12         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X32Y12         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X32Y12         FDRE (Hold_fdre_C_D)         0.071     0.633    builder_xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X32Y12         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  builder_xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.065     0.768    builder_xilinxmultiregimpl4_regs0[3]
    SLICE_X32Y12         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X32Y12         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X32Y12         FDRE (Hold_fdre_C_D)         0.075     0.637    builder_xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X30Y11         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  builder_xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.782    builder_xilinxmultiregimpl4_regs0[2]
    SLICE_X30Y11         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X30Y11         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X30Y11         FDRE (Hold_fdre_C_D)         0.064     0.627    builder_xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X30Y11         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  builder_xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.782    builder_xilinxmultiregimpl4_regs0[5]
    SLICE_X30Y11         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X30Y11         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X30Y11         FDRE (Hold_fdre_C_D)         0.064     0.627    builder_xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X30Y11         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  builder_xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.782    builder_xilinxmultiregimpl4_regs0[0]
    SLICE_X30Y11         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X30Y11         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X30Y11         FDRE (Hold_fdre_C_D)         0.060     0.623    builder_xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X30Y11         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  builder_xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.782    builder_xilinxmultiregimpl4_regs0[1]
    SLICE_X30Y11         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X30Y11         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X30Y11         FDRE (Hold_fdre_C_D)         0.053     0.616    builder_xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 main_soclinux_tx_cdc_graycounter1_q_binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.377%)  route 0.107ns (36.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X28Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[4]/Q
                         net (fo=6, routed)           0.107     0.810    main_soclinux_tx_cdc_graycounter1_q_binary_reg[4]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.045     0.855 r  main_soclinux_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.855    main_soclinux_tx_cdc_graycounter1_q_next[5]
    SLICE_X29Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     0.831    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.092     0.667    main_soclinux_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 main_soclinux_tx_gap_inserter_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            builder_liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.396%)  route 0.130ns (36.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     0.556    eth_tx_clk
    SLICE_X29Y20         FDRE                                         r  main_soclinux_tx_gap_inserter_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.128     0.684 f  main_soclinux_tx_gap_inserter_counter_reg[3]/Q
                         net (fo=2, routed)           0.130     0.814    main_soclinux_tx_gap_inserter_counter_reg[3]
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.098     0.912 r  builder_liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.912    builder_liteethmacgap_state_i_1_n_0
    SLICE_X30Y20         FDRE                                         r  builder_liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     0.823    eth_tx_clk
    SLICE_X30Y20         FDRE                                         r  builder_liteethmacgap_state_reg/C
                         clock pessimism             -0.234     0.589    
    SLICE_X30Y20         FDRE (Hold_fdre_C_D)         0.121     0.710    builder_liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 FSM_sequential_builder_liteethmacpreambleinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_preamble_inserter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.561%)  route 0.120ns (36.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     0.556    eth_tx_clk
    SLICE_X30Y20         FDRE                                         r  FSM_sequential_builder_liteethmacpreambleinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  FSM_sequential_builder_liteethmacpreambleinserter_state_reg[0]/Q
                         net (fo=20, routed)          0.120     0.839    builder_liteethmacpreambleinserter_state[0]
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.045     0.884 r  main_soclinux_preamble_inserter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.884    main_soclinux_preamble_inserter_cnt[1]_i_1_n_0
    SLICE_X31Y20         FDRE                                         r  main_soclinux_preamble_inserter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     0.823    eth_tx_clk
    SLICE_X31Y20         FDRE                                         r  main_soclinux_preamble_inserter_cnt_reg[1]/C
                         clock pessimism             -0.254     0.569    
    SLICE_X31Y20         FDRE (Hold_fdre_C_D)         0.092     0.661    main_soclinux_preamble_inserter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB36_X0Y3   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         80.000      79.000     SLICE_X28Y20  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         80.000      79.000     SLICE_X28Y20  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X29Y17  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X29Y17  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X30Y20  FSM_sequential_builder_liteethmacpreambleinserter_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X30Y20  FSM_sequential_builder_liteethmacpreambleinserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X30Y20  builder_liteethmacgap_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X33Y17  builder_liteethmacpaddinginserter_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X30Y18  eth_tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X33Y17  builder_liteethmacpaddinginserter_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X30Y19  eth_tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X30Y17  eth_tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X29Y19  eth_tx_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X29Y19  eth_tx_en_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         40.000      39.500     SLICE_X32Y19  main_soclinux_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         40.000      39.500     SLICE_X31Y19  main_soclinux_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         40.000      39.500     SLICE_X32Y17  main_soclinux_crc32_inserter_reg_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         40.000      39.500     SLICE_X32Y17  main_soclinux_crc32_inserter_reg_reg[15]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         40.000      39.500     SLICE_X32Y19  main_soclinux_crc32_inserter_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X29Y16  main_soclinux_crc32_inserter_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X29Y16  main_soclinux_crc32_inserter_cnt_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         40.000      39.500     SLICE_X28Y20  FDPE_10/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         40.000      39.500     SLICE_X28Y20  FDPE_10/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         40.000      39.500     SLICE_X28Y20  FDPE_11/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         40.000      39.500     SLICE_X28Y20  FDPE_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X29Y17  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X29Y17  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X29Y17  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X29Y17  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_soclinux_soclinux_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.630ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y27         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.747 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     3.248    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG/O
                         net (fo=5523, routed)        0.587     3.860    sys_clk
    SLICE_X64Y27         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     3.860    
                         clock uncertainty           -0.129     3.731    
    SLICE_X64Y27         FDPE (Setup_fdpe_C_D)       -0.035     3.696    FDPE_1
  -------------------------------------------------------------------
                         required time                          3.696    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.630    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_soclinux_soclinux_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        3.632ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X64Y24         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     3.857    clk200_clk
    SLICE_X64Y24         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     3.857    
                         clock uncertainty           -0.125     3.733    
    SLICE_X64Y24         FDPE (Setup_fdpe_C_D)       -0.035     3.698    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.698    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.632    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.459ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X29Y27         FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     2.555    eth_rx_clk
    SLICE_X29Y27         FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     2.555    
                         clock uncertainty           -0.025     2.530    
    SLICE_X29Y27         FDPE (Setup_fdpe_C_D)       -0.005     2.525    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.525    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.459    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.450ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.075     0.075    builder_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X28Y20         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     2.556    eth_tx_clk
    SLICE_X28Y20         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.556    
                         clock uncertainty           -0.025     2.531    
    SLICE_X28Y20         FDPE (Setup_fdpe_C_D)       -0.005     2.526    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.526    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.450    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+--------------------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal                       |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                          |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+--------------------------------+
clk100     | cpu_reset        | FDPE           | -        |     0.383 (r) | FAST    |     1.753 (r) | SLOW    | main_soclinux_soclinux_clkout0 |
clk100     | eth_mdio         | FDRE           | -        |    -0.335 (r) | FAST    |     3.110 (r) | SLOW    | main_soclinux_soclinux_clkout0 |
clk100     | i2c0_sda         | FDRE           | -        |     0.080 (r) | FAST    |     2.388 (r) | SLOW    | main_soclinux_soclinux_clkout0 |
clk100     | serial_rx        | FDRE           | -        |     1.165 (r) | FAST    |     0.894 (r) | SLOW    | main_soclinux_soclinux_clkout0 |
clk100     | spi_miso         | FDRE           | -        |    -0.387 (r) | FAST    |     3.262 (r) | SLOW    | main_soclinux_soclinux_clkout0 |
clk100     | spiflash4x_dq[0] | FDRE           | -        |    -0.328 (r) | FAST    |     3.120 (r) | SLOW    | main_soclinux_soclinux_clkout0 |
clk100     | spiflash4x_dq[1] | FDRE           | -        |     0.164 (r) | FAST    |     3.111 (r) | SLOW    | main_soclinux_soclinux_clkout0 |
clk100     | spiflash4x_dq[2] | FDRE           | -        |    -0.289 (r) | FAST    |     3.022 (r) | SLOW    | main_soclinux_soclinux_clkout0 |
clk100     | spiflash4x_dq[3] | FDRE           | -        |    -0.311 (r) | FAST    |     3.139 (r) | SLOW    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.212 (r) | FAST    |     4.846 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.934 (f) | FAST    |     6.681 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.208 (r) | FAST    |     4.843 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.840 (f) | FAST    |     6.555 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.210 (r) | FAST    |     4.844 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.846 (f) | FAST    |     6.558 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.211 (r) | FAST    |     4.845 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.941 (f) | FAST    |     6.683 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.209 (r) | FAST    |     4.844 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.858 (f) | FAST    |     6.569 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.194 (r) | FAST    |     4.829 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.844 (f) | FAST    |     6.590 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.209 (r) | FAST    |     4.843 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.934 (f) | FAST    |     6.681 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.209 (r) | FAST    |     4.844 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.935 (f) | FAST    |     6.681 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.156 (r) | FAST    |     4.785 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -2.040 (f) | FAST    |     7.070 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.178 (r) | FAST    |     4.805 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -2.036 (f) | FAST    |     7.020 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.150 (r) | FAST    |     4.782 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.958 (f) | FAST    |     6.823 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.162 (r) | FAST    |     4.790 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.992 (f) | FAST    |     6.935 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.163 (r) | FAST    |     4.796 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.960 (f) | FAST    |     6.824 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.182 (r) | FAST    |     4.810 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -2.079 (f) | FAST    |     7.063 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.151 (r) | FAST    |     4.783 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.945 (f) | FAST    |     6.811 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.812 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -2.077 (f) | FAST    |     7.060 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | cpu_reset        | FDPE           | -        |     0.197 (r) | FAST    |     1.998 (r) | SLOW    | main_soclinux_soclinux_clkout3 |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.490 (r) | SLOW    |    -0.369 (r) | FAST    |                                |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.757 (r) | SLOW    |    -0.497 (r) | FAST    |                                |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.349 (r) | SLOW    |    -0.334 (r) | FAST    |                                |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.940 (r) | SLOW    |    -0.625 (r) | FAST    |                                |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     3.440 (r) | SLOW    |    -0.652 (r) | FAST    |                                |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+--------------------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                       |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                          |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------------+
clk100     | ddram_dq[0]      | FDRE           | -     |     11.631 (r) | SLOW    |      3.060 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[1]      | FDRE           | -     |     12.233 (r) | SLOW    |      3.329 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[2]      | FDRE           | -     |     12.383 (r) | SLOW    |      3.392 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[3]      | FDRE           | -     |     11.768 (r) | SLOW    |      3.102 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[4]      | FDRE           | -     |     11.931 (r) | SLOW    |      3.192 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[5]      | FDRE           | -     |     12.523 (r) | SLOW    |      3.464 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[6]      | FDRE           | -     |     11.481 (r) | SLOW    |      2.998 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[7]      | FDRE           | -     |     11.781 (r) | SLOW    |      3.128 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[8]      | FDRE           | -     |     10.808 (r) | SLOW    |      2.742 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[9]      | FDRE           | -     |     11.099 (r) | SLOW    |      2.840 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[10]     | FDRE           | -     |     11.422 (r) | SLOW    |      3.027 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[11]     | FDRE           | -     |     10.958 (r) | SLOW    |      2.801 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[12]     | FDRE           | -     |     11.562 (r) | SLOW    |      3.069 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[13]     | FDRE           | -     |     10.959 (r) | SLOW    |      2.783 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[14]     | FDRE           | -     |     11.272 (r) | SLOW    |      2.961 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[15]     | FDRE           | -     |     10.948 (r) | SLOW    |      2.767 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dqs_n[0]   | FDRE           | -     |     12.082 (r) | SLOW    |      3.273 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dqs_n[1]   | FDRE           | -     |     11.122 (r) | SLOW    |      2.881 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dqs_p[0]   | FDRE           | -     |     12.083 (r) | SLOW    |      3.281 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dqs_p[1]   | FDRE           | -     |     11.123 (r) | SLOW    |      2.877 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | eth_mdc          | FDRE           | -     |     13.553 (r) | SLOW    |      4.152 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | eth_mdio         | FDRE           | -     |     13.412 (r) | SLOW    |      3.914 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | eth_rst_n        | FDRE           | -     |     15.454 (r) | SLOW    |      4.585 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | i2c0_scl         | FDRE           | -     |     12.881 (r) | SLOW    |      3.930 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | i2c0_sda         | FDRE           | -     |     12.874 (r) | SLOW    |      3.744 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | rgb_led0_b       | FDRE           | -     |     13.497 (r) | SLOW    |      4.181 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | rgb_led0_g       | FDRE           | -     |     12.548 (r) | SLOW    |      3.675 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | rgb_led0_r       | FDRE           | -     |     13.037 (r) | SLOW    |      3.959 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | serial_tx        | FDSE           | -     |     15.207 (r) | SLOW    |      4.953 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | spi_clk          | FDRE           | -     |     12.243 (r) | SLOW    |      3.560 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | spi_cs_n         | FDSE           | -     |     14.202 (r) | SLOW    |      3.904 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | spi_mosi         | FDRE           | -     |     12.570 (r) | SLOW    |      3.692 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | spiflash4x_clk   | FDRE           | -     |     15.604 (r) | SLOW    |      4.514 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | spiflash4x_cs_n  | FDRE           | -     |     14.141 (r) | SLOW    |      4.200 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | spiflash4x_dq[0] | FDRE           | -     |     14.762 (r) | SLOW    |      4.238 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | spiflash4x_dq[1] | FDRE           | -     |     14.626 (r) | SLOW    |      4.183 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | spiflash4x_dq[2] | FDRE           | -     |     14.773 (r) | SLOW    |      4.239 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | spiflash4x_dq[3] | FDRE           | -     |     14.560 (r) | SLOW    |      4.104 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | user_led0        | FDRE           | -     |     13.180 (r) | SLOW    |      3.998 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | user_led1        | FDRE           | -     |     12.820 (r) | SLOW    |      3.859 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | user_led2        | FDRE           | -     |     14.380 (r) | SLOW    |      4.604 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | user_led3        | FDRE           | -     |     14.232 (r) | SLOW    |      4.544 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | user_sw0         | FDRE           | -     |     14.851 (r) | SLOW    |      4.729 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | user_sw1         | FDRE           | -     |     15.093 (r) | SLOW    |      4.860 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | user_sw2         | FDRE           | -     |     15.306 (r) | SLOW    |      4.939 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | user_sw3         | FDRE           | -     |     15.333 (r) | SLOW    |      4.977 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.398 (r) | SLOW    |      2.440 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.401 (r) | SLOW    |      2.438 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.391 (r) | SLOW    |      2.431 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.403 (r) | SLOW    |      2.441 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.396 (r) | SLOW    |      2.433 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.422 (r) | SLOW    |      2.457 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.427 (r) | SLOW    |      2.463 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.424 (r) | SLOW    |      2.459 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.415 (r) | SLOW    |      2.451 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.430 (r) | SLOW    |      2.466 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.414 (r) | SLOW    |      2.450 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.458 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.421 (r) | SLOW    |      2.457 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.411 (r) | SLOW    |      2.446 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.403 (r) | SLOW    |      2.442 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.396 (r) | SLOW    |      2.438 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.399 (r) | SLOW    |      2.441 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.392 (r) | SLOW    |      2.432 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.384 (r) | SLOW    |      2.427 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.457 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.464 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.403 (r) | SLOW    |      2.438 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.422 (r) | SLOW    |      2.457 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.444 (r) | SLOW    |      2.481 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.121 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.128 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.126 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.122 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.124 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.144 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.124 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.125 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.167 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.142 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.179 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.161 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.166 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.139 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.178 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.138 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.410 (r) | SLOW    |      2.446 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.392 (r) | SLOW    |      2.435 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.382 (r) | SLOW    |      2.418 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.385 (r) | SLOW    |      2.428 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.761 (r) | FAST    | main_soclinux_soclinux_clkout2 |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.787 (r) | FAST    | main_soclinux_soclinux_clkout2 |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.768 (r) | FAST    | main_soclinux_soclinux_clkout2 |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.783 (r) | FAST    | main_soclinux_soclinux_clkout2 |
clk100     | eth_ref_clk      | PLLE2_ADV      | -     |     11.201 (r) | SLOW    |      3.132 (r) | FAST    | main_soclinux_soclinux_clkout4 |
clk100     | eth_ref_clk      | PLLE2_ADV      | -     |     11.201 (f) | SLOW    |      3.132 (f) | FAST    | main_soclinux_soclinux_clkout4 |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.446 (r) | SLOW    |      3.272 (r) | FAST    |                                |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.356 (r) | SLOW    |      3.288 (r) | FAST    |                                |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.562 (r) | SLOW    |      3.354 (r) | FAST    |                                |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.473 (r) | SLOW    |      3.313 (r) | FAST    |                                |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      9.144 (r) | SLOW    |      3.202 (r) | FAST    |                                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         9.925 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | clk100      |        -0.236 | FAST    |               |         |               |         |               |         |
eth_tx_clk | clk100      |        -0.294 | FAST    |               |         |               |         |               |         |
clk100     | eth_rx_clk  |         8.509 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         9.205 | SLOW    |               |         |               |         |               |         |
clk100     | eth_tx_clk  |         8.883 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.529 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 5.920 ns
Ideal Clock Offset to Actual Clock: 4.110 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.212 (r) | FAST    |   4.846 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.934 (f) | FAST    |   6.681 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.208 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.840 (f) | FAST    |   6.555 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.210 (r) | FAST    |   4.844 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.846 (f) | FAST    |   6.558 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.211 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.941 (f) | FAST    |   6.683 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.209 (r) | FAST    |   4.844 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.858 (f) | FAST    |   6.569 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.194 (r) | FAST    |   4.829 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.844 (f) | FAST    |   6.590 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.209 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.934 (f) | FAST    |   6.681 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.209 (r) | FAST    |   4.844 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.935 (f) | FAST    |   6.681 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.156 (r) | FAST    |   4.785 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.040 (f) | FAST    |   7.070 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.178 (r) | FAST    |   4.805 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.036 (f) | FAST    |   7.020 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.150 (r) | FAST    |   4.782 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.958 (f) | FAST    |   6.823 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.162 (r) | FAST    |   4.790 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.992 (f) | FAST    |   6.935 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.163 (r) | FAST    |   4.796 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.960 (f) | FAST    |   6.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.182 (r) | FAST    |   4.810 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.079 (f) | FAST    |   7.063 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.151 (r) | FAST    |   4.783 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.945 (f) | FAST    |   6.811 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.183 (r) | FAST    |   4.812 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.077 (f) | FAST    |   7.060 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.150 (r) | FAST    |   7.070 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.606 ns
Ideal Clock Offset to Actual Clock: -1.637 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.490 (r) | SLOW    | -0.369 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.757 (r) | SLOW    | -0.497 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.349 (r) | SLOW    | -0.334 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.940 (r) | SLOW    | -0.625 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.940 (r) | SLOW    | -0.334 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.303 ns
Ideal Clock Offset to Actual Clock: 1.488 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
spiflash4x_dq[0]   | -0.328 (r) | FAST    |   3.120 (r) | SLOW    |       inf |       inf |             - |
spiflash4x_dq[1]   |  0.164 (r) | FAST    |   3.111 (r) | SLOW    |       inf |       inf |             - |
spiflash4x_dq[2]   | -0.289 (r) | FAST    |   3.022 (r) | SLOW    |       inf |       inf |             - |
spiflash4x_dq[3]   | -0.311 (r) | FAST    |   3.139 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.164 (r) | FAST    |   3.139 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.398 (r) | SLOW    |   2.440 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.401 (r) | SLOW    |   2.438 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.391 (r) | SLOW    |   2.431 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.403 (r) | SLOW    |   2.441 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.396 (r) | SLOW    |   2.433 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.422 (r) | SLOW    |   2.457 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.427 (r) | SLOW    |   2.463 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.424 (r) | SLOW    |   2.459 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.415 (r) | SLOW    |   2.451 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.430 (r) | SLOW    |   2.466 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.414 (r) | SLOW    |   2.450 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.423 (r) | SLOW    |   2.458 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.421 (r) | SLOW    |   2.457 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.411 (r) | SLOW    |   2.446 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.430 (r) | SLOW    |   2.431 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.403 (r) | SLOW    |   2.442 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.396 (r) | SLOW    |   2.438 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.399 (r) | SLOW    |   2.441 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.403 (r) | SLOW    |   2.438 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.422 (r) | SLOW    |   2.457 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.444 (r) | SLOW    |   2.481 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.444 (r) | SLOW    |   2.457 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 1.714 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   11.631 (r) | SLOW    |   2.121 (r) | FAST    |    0.822 |
ddram_dq[1]        |   12.233 (r) | SLOW    |   2.128 (r) | FAST    |    1.424 |
ddram_dq[2]        |   12.383 (r) | SLOW    |   2.126 (r) | FAST    |    1.574 |
ddram_dq[3]        |   11.768 (r) | SLOW    |   2.122 (r) | FAST    |    0.960 |
ddram_dq[4]        |   11.931 (r) | SLOW    |   2.124 (r) | FAST    |    1.122 |
ddram_dq[5]        |   12.523 (r) | SLOW    |   2.144 (r) | FAST    |    1.714 |
ddram_dq[6]        |   11.481 (r) | SLOW    |   2.124 (r) | FAST    |    0.672 |
ddram_dq[7]        |   11.781 (r) | SLOW    |   2.125 (r) | FAST    |    0.972 |
ddram_dq[8]        |   10.808 (r) | SLOW    |   2.167 (r) | FAST    |    0.045 |
ddram_dq[9]        |   11.099 (r) | SLOW    |   2.142 (r) | FAST    |    0.290 |
ddram_dq[10]       |   11.422 (r) | SLOW    |   2.179 (r) | FAST    |    0.614 |
ddram_dq[11]       |   10.958 (r) | SLOW    |   2.161 (r) | FAST    |    0.150 |
ddram_dq[12]       |   11.562 (r) | SLOW    |   2.166 (r) | FAST    |    0.754 |
ddram_dq[13]       |   10.959 (r) | SLOW    |   2.139 (r) | FAST    |    0.150 |
ddram_dq[14]       |   11.272 (r) | SLOW    |   2.178 (r) | FAST    |    0.464 |
ddram_dq[15]       |   10.948 (r) | SLOW    |   2.138 (r) | FAST    |    0.140 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.523 (r) | SLOW    |   2.121 (r) | FAST    |    1.714 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.961 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   12.082 (r) | SLOW    |   2.761 (r) | FAST    |    0.960 |
ddram_dqs_n[1]     |   11.122 (r) | SLOW    |   2.787 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   12.083 (r) | SLOW    |   2.768 (r) | FAST    |    0.961 |
ddram_dqs_p[1]     |   11.123 (r) | SLOW    |   2.783 (r) | FAST    |    0.022 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.083 (r) | SLOW    |   2.761 (r) | FAST    |    0.961 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.206 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.446 (r) | SLOW    |   3.272 (r) | FAST    |    0.090 |
eth_tx_data[1]     |   9.356 (r) | SLOW    |   3.288 (r) | FAST    |    0.016 |
eth_tx_data[2]     |   9.562 (r) | SLOW    |   3.354 (r) | FAST    |    0.206 |
eth_tx_data[3]     |   9.473 (r) | SLOW    |   3.313 (r) | FAST    |    0.117 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.562 (r) | SLOW    |   3.272 (r) | FAST    |    0.206 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.213 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
spiflash4x_dq[0]   |   14.762 (r) | SLOW    |   4.238 (r) | FAST    |    0.202 |
spiflash4x_dq[1]   |   14.626 (r) | SLOW    |   4.183 (r) | FAST    |    0.079 |
spiflash4x_dq[2]   |   14.773 (r) | SLOW    |   4.239 (r) | FAST    |    0.213 |
spiflash4x_dq[3]   |   14.560 (r) | SLOW    |   4.104 (r) | FAST    |    0.000 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   14.773 (r) | SLOW    |   4.104 (r) | FAST    |    0.213 |
-------------------+--------------+---------+-------------+---------+----------+




