
---------- Begin Simulation Statistics ----------
final_tick                                 2459338500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128719                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724068                       # Number of bytes of host memory used
host_op_rate                                   236764                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.73                       # Real time elapsed on the host
host_tick_rate                               82731540                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3826373                       # Number of instructions simulated
sim_ops                                       7038223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002459                       # Number of seconds simulated
sim_ticks                                  2459338500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5095782                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3578658                       # number of cc regfile writes
system.cpu.committedInsts                     3826373                       # Number of Instructions Simulated
system.cpu.committedOps                       7038223                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.285467                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.285467                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    214716                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142078                       # number of floating regfile writes
system.cpu.idleCycles                          290827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84222                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   980553                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.865378                       # Inst execution rate
system.cpu.iew.exec_refs                      1558665                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     481203                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  496578                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1216539                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                225                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8374                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               614305                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10334430                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1077462                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            169354                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9175194                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5642                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                196483                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80634                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                206230                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            337                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46918                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37304                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12869028                       # num instructions consuming a value
system.cpu.iew.wb_count                       9064958                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.533172                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6861399                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.842966                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9123312                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15161983                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8742561                       # number of integer regfile writes
system.cpu.ipc                               0.777927                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.777927                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            182058      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6852482     73.33%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20529      0.22%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                632002      6.76%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1289      0.01%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31278      0.33%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12004      0.13%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8620      0.09%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             491      0.01%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             185      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1026603     10.99%     93.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              445077      4.76%     98.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           76655      0.82%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          51581      0.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9344548                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  224585                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              431538                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       193336                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             349926                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      136296                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014586                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  109049     80.01%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    441      0.32%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     59      0.04%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    96      0.07%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3527      2.59%     83.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4903      3.60%     86.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12705      9.32%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5516      4.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9074201                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           23039368                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8871622                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13280999                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10331777                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9344548                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2653                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3296201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17663                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2438                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4199376                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4627851                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.019198                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.321606                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2080909     44.96%     44.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              363535      7.86%     52.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              489479     10.58%     63.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              454604      9.82%     73.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              399527      8.63%     81.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              309675      6.69%     88.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              287587      6.21%     94.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              174042      3.76%     98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               68493      1.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4627851                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.899809                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            223868                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           152519                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1216539                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              614305                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3398085                       # number of misc regfile reads
system.cpu.numCycles                          4918678                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           12380                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6799                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15716                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        54902                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2533                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       110317                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2534                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5293                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2887                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3911                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3625                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3625                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5293                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        24634                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        24634                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  24634                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       755520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       755520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  755520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8918                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8918    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8918                       # Request fanout histogram
system.membus.reqLayer2.occupancy            29426000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47407500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2459338500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39967                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        30241                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22122                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15447                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15447                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22379                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17589                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        66879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        98852                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                165731                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2848000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3864960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6712960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            8894                       # Total snoops (count)
system.tol2bus.snoopTraffic                    184768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            64309                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.039497                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.194855                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61770     96.05%     96.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2538      3.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              64309                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          104634500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49560487                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          33572489                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2459338500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                19628                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                26867                       # number of demand (read+write) hits
system.l2.demand_hits::total                    46495                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               19628                       # number of overall hits
system.l2.overall_hits::.cpu.data               26867                       # number of overall hits
system.l2.overall_hits::total                   46495                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2751                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6169                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8920                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2751                       # number of overall misses
system.l2.overall_misses::.cpu.data              6169                       # number of overall misses
system.l2.overall_misses::total                  8920                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    227180500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    486811500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        713992000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    227180500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    486811500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       713992000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            22379                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            33036                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                55415                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           22379                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           33036                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               55415                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.122928                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.186736                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.160967                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.122928                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.186736                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.160967                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82581.061432                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78912.546604                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80043.946188                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82581.061432                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78912.546604                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80043.946188                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2887                       # number of writebacks
system.l2.writebacks::total                      2887                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8919                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8919                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    199680500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    424965000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    624645500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    199680500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    424965000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    624645500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.122928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.186705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.160949                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.122928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.186705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.160949                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72584.696474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68898.346304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70035.373921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72584.696474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68898.346304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70035.373921                       # average overall mshr miss latency
system.l2.replacements                           8894                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        27354                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            27354                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        27354                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        27354                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22121                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22121                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22121                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22121                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          438                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           438                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             11822                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11822                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3625                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3625                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    281426000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     281426000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         15447                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15447                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.234673                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.234673                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77634.758621                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77634.758621                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3625                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3625                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    245176000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    245176000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.234673                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.234673                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67634.758621                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67634.758621                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          19628                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              19628                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2751                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2751                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    227180500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    227180500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        22379                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22379                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.122928                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.122928                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82581.061432                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82581.061432                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2751                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2751                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    199680500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    199680500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.122928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.122928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72584.696474                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72584.696474                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15045                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15045                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    205385500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    205385500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17589                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17589                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.144636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.144636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80733.294025                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80733.294025                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2543                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2543                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    179789000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    179789000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.144579                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.144579                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70699.567440                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70699.567440                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2459338500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1921.344527                       # Cycle average of tags in use
system.l2.tags.total_refs                      109872                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10942                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.041309                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     193.805584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       328.449334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1399.089608                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.094632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.160376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.683149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.938157                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          625                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    231566                       # Number of tag accesses
system.l2.tags.data_accesses                   231566                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2459338500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001292672750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          167                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          167                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20588                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2628                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8918                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2887                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8918                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2887                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    150                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    66                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8918                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2887                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.431138                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.735184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    168.323179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            152     91.02%     91.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            9      5.39%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      1.20%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.60%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.60%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.60%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           167                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.736527                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.696984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.193373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              113     67.66%     67.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      3.59%     71.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               35     20.96%     92.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      4.79%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      1.80%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.60%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           167                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    9600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  570752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               184768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    232.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2459261000                       # Total gap between requests
system.mem_ctrls.avgGap                     208323.68                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       176000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       385152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       178880                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 71563959.170321613550                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 156607965.922543823719                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 72735005.774926885962                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2750                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         6168                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2887                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     86415250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    173134250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  58678380750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31423.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28069.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20325036.63                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       176000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       394752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        570752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       176000                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       176000                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       184768                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       184768                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2750                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           8918                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2887                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2887                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     71563959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    160511455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        232075414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     71563959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     71563959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     75129145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        75129145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     75129145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     71563959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    160511455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       307204559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 8768                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2795                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          785                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          569                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          621                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          804                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          644                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          561                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          323                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          521                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          148                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           84                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          101                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          222                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           61                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                95149500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              43840000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          259549500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10851.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29601.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6455                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2226                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.62                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.64                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2867                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   257.428671                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   162.198498                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   272.675511                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1124     39.20%     39.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          744     25.95%     65.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          311     10.85%     76.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          210      7.32%     83.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          147      5.13%     88.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           69      2.41%     90.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           51      1.78%     92.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           46      1.60%     94.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          165      5.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2867                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                561152                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             178880                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              228.171925                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               72.735006                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.35                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               75.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         8675100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4580565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       26760720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5721120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 193611600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    732049290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    327923520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1299321915                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   528.321707                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    845352000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     81900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1532086500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        11902380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6299700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       35842800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       8868780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 193611600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    728615610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    330815040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1315955910                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   535.085313                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    852847000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     81900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1524591500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2459338500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2459338500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80634                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1386833                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  780710                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            863                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1523400                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                855411                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10906525                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1809                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 237308                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  58479                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 455153                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31423                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14782089                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29420866                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18390878                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    251700                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9880968                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4901115                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1238511                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2459338500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2459338500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       894797                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           894797                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       894797                       # number of overall hits
system.cpu.icache.overall_hits::total          894797                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        23970                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          23970                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        23970                       # number of overall misses
system.cpu.icache.overall_misses::total         23970                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    553395998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    553395998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    553395998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    553395998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       918767                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       918767                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       918767                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       918767                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.026089                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026089                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.026089                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026089                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 23087.025365                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23087.025365                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 23087.025365                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23087.025365                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1569                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    92.294118                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        22122                       # number of writebacks
system.cpu.icache.writebacks::total             22122                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1591                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1591                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1591                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1591                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        22379                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        22379                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        22379                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        22379                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    470962498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    470962498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    470962498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    470962498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024358                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024358                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024358                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024358                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 21044.841056                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21044.841056                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 21044.841056                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21044.841056                       # average overall mshr miss latency
system.cpu.icache.replacements                  22122                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       894797                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          894797                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        23970                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         23970                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    553395998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    553395998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       918767                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       918767                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.026089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 23087.025365                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23087.025365                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1591                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1591                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        22379                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        22379                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    470962498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    470962498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024358                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024358                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 21044.841056                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21044.841056                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2459338500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.750636                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              917175                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             22378                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.985566                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.750636                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995120                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995120                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3697446                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3697446                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2459338500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       77930                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  423730                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1047                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 337                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 251205                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  553                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    262                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1080100                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      481919                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           341                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           246                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2459338500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2459338500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2459338500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      919604                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           992                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2459338500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1260162                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1610324                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1383221                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                293510                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80634                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               695375                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3845                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11209108                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 17118                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         14013644                       # The number of ROB reads
system.cpu.rob.writes                        20978177                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1266642                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1266642                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1274294                       # number of overall hits
system.cpu.dcache.overall_hits::total         1274294                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        89989                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          89989                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        90667                       # number of overall misses
system.cpu.dcache.overall_misses::total         90667                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1889811493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1889811493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1889811493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1889811493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1356631                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1356631                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1364961                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1364961                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.066333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066333                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.066425                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066425                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21000.472202                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21000.472202                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20843.432484                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20843.432484                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7955                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          437                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               321                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.781931                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   109.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        27354                       # number of writebacks
system.cpu.dcache.writebacks::total             27354                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        57424                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        57424                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        57424                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        57424                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        32565                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32565                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33036                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33036                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    809961494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    809961494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    821241994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    821241994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024203                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024203                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24872.147827                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24872.147827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24859.002119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24859.002119                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32780                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       918289                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          918289                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        74538                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         74538                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1444194500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1444194500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       992827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       992827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.075077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.075077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19375.278381                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19375.278381                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        57420                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        57420                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    379959500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    379959500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017242                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017242                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22196.489076                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22196.489076                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       348353                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         348353                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        15451                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15451                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    445616993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    445616993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363804                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363804                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042471                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042471                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28840.657110                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28840.657110                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15447                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15447                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    430001994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    430001994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27837.249563                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27837.249563                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7652                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7652                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          678                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          678                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8330                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8330                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.081393                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.081393                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          471                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          471                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11280500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11280500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.056543                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.056543                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 23950.106157                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 23950.106157                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2459338500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.988985                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1307330                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33036                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.572890                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.988985                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992144                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992144                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5492880                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5492880                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2459338500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2459338500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1376644                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1204550                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80548                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               745990                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  740049                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.203609                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   40431                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 21                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           15051                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10971                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4080                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          756                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3224047                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77599                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      4176299                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.685278                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.513789                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2134415     51.11%     51.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          674378     16.15%     67.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          320025      7.66%     74.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          336550      8.06%     82.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          154958      3.71%     86.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           68174      1.63%     88.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           49974      1.20%     89.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           49001      1.17%     90.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          388824      9.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      4176299                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3826373                       # Number of instructions committed
system.cpu.commit.opsCommitted                7038223                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1155909                       # Number of memory references committed
system.cpu.commit.loads                        792809                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810740                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6818546                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29680                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138384      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5098826     72.44%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20127      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765051     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343503      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7038223                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        388824                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3826373                       # Number of Instructions committed
system.cpu.thread0.numOps                     7038223                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1443228                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6643787                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1376644                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             791451                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       3094384                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  168710                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  800                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4993                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    918767                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 30622                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            4627851                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.555251                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.360512                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2681353     57.94%     57.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84462      1.83%     59.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   153272      3.31%     63.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   164952      3.56%     66.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   122725      2.65%     69.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151560      3.27%     72.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   138272      2.99%     75.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   188911      4.08%     79.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   942344     20.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              4627851                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.279881                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.350726                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
