
# Messages from "go new"

# Info: Branching solution 'solution.v1' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v1' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v1' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v1' at state 'initial' (PRJ-2)

# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.21 seconds, memory usage 1650680kB, peak memory usage 1650680kB (SOL-9)
Source file analysis completed (CIN-68)
solution file add ./src/axI_test_tb.cpp -exclude true
go analyze
/INPUTFILES/2
solution file add ./src/axi_test.cpp
x86_64
/INPUTFILES/1
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Pragma 'hls_design<>' detected on routine 'axi_test' (CIN-6)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/axi_test/src/axi_test.cpp (CIN-69)

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'axi_test.v1': elapsed time 1.00 seconds, memory usage 1650680kB, peak memory usage 1650680kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 17, Real ops = 3, Vars = 9 (SOL-21)
Found top design routine 'axi_test' specified by directive (CIN-52)
Generating synthesis internal form... (CIN-3)
Inlining routine 'axi_test' (CIN-14)
Synthesizing routine 'axi_test' (CIN-13)
go compile
# Info: Starting transformation 'compile' on solution 'axi_test.v1' (SOL-8)
INOUT port 'complete' is only used as an output. (OPT-11)
Optimizing block '/axi_test' ... (CIN-4)
Inlining routine 'operator+<32, false>' (CIN-14)
INOUT port 'a' is only used as an input. (OPT-10)
INOUT port 'run' is only used as an input. (OPT-10)
Loop '/axi_test/core/ADD_LOOP' iterated at most 16 times. (LOOP-2)
Design 'axi_test' was read (SOL-1)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_test.v1/CDesignChecker/design_checker.sh'
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'

# Messages from "go libraries"

# Info: Completed transformation 'libraries' on solution 'axi_test.v1': elapsed time 0.26 seconds, memory usage 1650680kB, peak memory usage 1650680kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 17, Real ops = 3, Vars = 9 (SOL-21)

# Info: Starting transformation 'libraries' on solution 'axi_test.v1' (SOL-8)
set can_simulate 1
# Specify the Clock Period
flow package option set /SCVerify/ENABLE_STALL_TOGGLE true
go assembly
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
directive set -CLOCKS {clk {-CLOCK_PERIOD 2.0}}
solution library add ccs_sample_mem
solution library add nangate-45nm_beh -- -rtlsyntool OasysRTL -vendor Nangate -technology 045nm
flow package option set /SCVerify/DISABLE_EMPTY_INPUTS true
flow package require /SCVerify
# Flag to indicate SCVerify readiness

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 17, Real ops = 3, Vars = 9 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'axi_test.v1': elapsed time 0.04 seconds, memory usage 1650680kB, peak memory usage 1650680kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'axi_test.v1' (SOL-8)

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 21, Real ops = 3, Vars = 11 (SOL-21)
# Info: Completed transformation 'loops' on solution 'axi_test.v1': elapsed time 0.03 seconds, memory usage 1650680kB, peak memory usage 1650684kB (SOL-9)
go compile
1
directive set /axi_test/a:rsc -MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
go assembly
directive set /axi_test/b -WORD_WIDTH 32
/axi_test/b:rsc/MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
go extract
Loop '/axi_test/core/ADD_LOOP' is left rolled. (LOOP-4)
/axi_test/b/WORD_WIDTH 32
# Info: Starting transformation 'loops' on solution 'axi_test.v1' (SOL-8)
directive set /axi_test/a -WORD_WIDTH 32
/axi_test/a:rsc/MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
Loop '/axi_test/core/main' is left rolled. (LOOP-4)
directive set /axi_test/b:rsc -MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
/axi_test/a/WORD_WIDTH 32
# Info: Design complexity at end of 'memories': Total ops = 21, Real ops = 3, Vars = 11 (SOL-21)
# Info: Completed transformation 'memories' on solution 'axi_test.v1': elapsed time 0.07 seconds, memory usage 1650680kB, peak memory usage 1650684kB (SOL-9)
Memory Resource '/axi_test/b:rsc' (from var: b) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 16 x 32). (MEM-4)
Memory Resource '/axi_test/a:rsc' (from var: a) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 16 x 32). (MEM-4)
# Info: Starting transformation 'memories' on solution 'axi_test.v1' (SOL-8)
# Info: Design complexity at end of 'cluster': Total ops = 21, Real ops = 3, Vars = 11 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'axi_test.v1': elapsed time 0.02 seconds, memory usage 1650680kB, peak memory usage 1650684kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'axi_test.v1' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 25, Real ops = 3, Vars = 12 (SOL-21)
# Info: Completed transformation 'architect' on solution 'axi_test.v1': elapsed time 0.04 seconds, memory usage 1650680kB, peak memory usage 1650684kB (SOL-9)
Design 'axi_test' contains '3' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'axi_test.v1' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 25, Real ops = 3, Vars = 12 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'axi_test.v1': elapsed time 0.12 seconds, memory usage 1650680kB, peak memory usage 1650684kB (SOL-9)
Prescheduled LOOP '/axi_test/core/main' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/axi_test/core/ADD_LOOP' (3 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/axi_test/core' (total length 52 c-steps) (SCHD-8)
Prescheduled LOOP '/axi_test/core/core:rlp' (1 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/axi_test/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'axi_test.v1' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
Netlist written to file 'schedule.gnt' (NET-4)
At least one feasible schedule exists. (CRAAS-9)
# Info: Initial schedule of SEQUENTIAL '/axi_test/core': Latency = 46, Area (Datapath, Register, Total) = 338.98, 31.88, 370.85 (CRAAS-11)
Resource allocation and scheduling done. (CRAAS-2)
# Info: Final schedule of SEQUENTIAL '/axi_test/core': Latency = 46, Area (Datapath, Register, Total) = 231.69, 31.88, 263.56 (CRAAS-12)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 436, Real ops = 45, Vars = 197 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'axi_test.v1': elapsed time 0.91 seconds, memory usage 1650680kB, peak memory usage 1650684kB (SOL-9)
Global signal 'complete:rsc.rdy' added to design 'axi_test' for component 'complete:rsci' (LIB-3)
Global signal 'complete:rsc.vld' added to design 'axi_test' for component 'complete:rsci' (LIB-3)
Global signal 'b:rsc.triosy.lz' added to design 'axi_test' for component 'b:rsc.triosy:obj' (LIB-3)
Global signal 'a:rsc.triosy.lz' added to design 'axi_test' for component 'a:rsc.triosy:obj' (LIB-3)
# Info: Creating buffer for wait controller for component 'run:rsc' (SCHD-46)
Global signal 'run:rsc.rdy' added to design 'axi_test' for component 'run:rsci' (LIB-3)
Global signal 'a:rsc.we' added to design 'axi_test' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.q' added to design 'axi_test' for component 'a:rsci' (LIB-3)
Report written to file 'cycle.rpt'
# Info: Starting transformation 'schedule' on solution 'axi_test.v1' (SOL-8)
Global signal 'run:rsc.vld' added to design 'axi_test' for component 'run:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/axi_test/core' (CRAAS-1)
Global signal 'b:rsc.d' added to design 'axi_test' for component 'b:rsci' (LIB-3)
Global signal 'b:rsc.we' added to design 'axi_test' for component 'b:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'b:rsc' (SCHD-46)
Global signal 'b:rsc.adr' added to design 'axi_test' for component 'b:rsci' (LIB-3)
Global signal 'a:rsc.adr' added to design 'axi_test' for component 'a:rsci' (LIB-3)
Global signal 'a:rsc.d' added to design 'axi_test' for component 'a:rsci' (LIB-3)
Global signal 'b:rsc.q' added to design 'axi_test' for component 'b:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'a:rsc' (SCHD-46)

# Messages from "go dpfsm"

# Info: Design complexity at end of 'dpfsm': Total ops = 255, Real ops = 60, Vars = 167 (SOL-21)
# Info: Completed transformation 'dpfsm' on solution 'axi_test.v1': elapsed time 0.60 seconds, memory usage 1650680kB, peak memory usage 1650684kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'axi_test.v1' (SOL-8)
Performing FSM extraction... (FSM-1)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 258, Real ops = 56, Vars = 213 (SOL-21)
# Info: Completed transformation 'instance' on solution 'axi_test.v1': elapsed time 0.64 seconds, memory usage 1650680kB, peak memory usage 1650684kB (SOL-9)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Starting transformation 'instance' on solution 'axi_test.v1' (SOL-8)
# Info: Design complexity at end of 'extract': Total ops = 255, Real ops = 57, Vars = 165 (SOL-21)
# Info: Completed transformation 'extract' on solution 'axi_test.v1': elapsed time 3.93 seconds, memory usage 1650680kB, peak memory usage 1650684kB (SOL-9)
order file name is: rtl.vhdl_order_sim.txt
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_test.v1/concat_rtl.vhdl
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
Generating SCVerify testbench files
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_test.v1/concat_sim_rtl.vhdl
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Warning: One or more options were changed. Full or partial rebuild may be required.
Report written to file 'rtl.rpt'
order file name is: rtl.v_order.txt
generate concat
# Info: Starting transformation 'extract' on solution 'axi_test.v1' (SOL-8)
Netlist written to file 'rtl.v' (NET-4)
order file name is: rtl.v_order_sim.txt
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_test.v1/concat_rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
order file name is: rtl.vhdl_order.txt
generate concat
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
Netlist written to file 'rtl.vhdl' (NET-4)
Add dependent file: ./rtl.v
Generating scverify_top.cpp ()
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_test.v1/concat_sim_rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
