# dpu_v1
version 1.0     2019.01.16
memory pool module in FPGA based dpu project

version 1.2     2019.02.16
correct some wire connection faults

version 1.3     2019.03.03
change the represent of input and output bit-width to solve the localparam problem of VCS 