// Seed: 2084126255
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    input wand id_3
    , id_25,
    output supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input tri id_7,
    output wire id_8,
    output wand id_9,
    input tri id_10,
    input uwire id_11,
    output uwire id_12,
    output wor id_13,
    input wor id_14,
    input uwire id_15,
    input uwire id_16,
    input uwire id_17,
    output wor id_18,
    input tri1 id_19,
    output tri id_20,
    input wand id_21,
    input supply1 id_22,
    input wand id_23
);
  wire id_26 = id_0, id_27 = id_17 << 1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply0 id_3
);
  always @(posedge "") id_1 = id_3;
  not primCall (id_1, id_3);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_3,
      id_2,
      id_1,
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_3,
      id_2,
      id_1,
      id_0,
      id_1,
      id_3,
      id_0,
      id_0
  );
  assign modCall_1.type_28 = 0;
endmodule
