# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do tl_cntr_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment\ 6-1 {C:/intelFPGA_lite/18.1/Assignment 6-1/tl_cntr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:43 on Oct 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment 6-1" C:/intelFPGA_lite/18.1/Assignment 6-1/tl_cntr.v 
# -- Compiling module tl_cntr
# 
# Top level modules:
# 	tl_cntr
# End time: 21:46:43 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment\ 6-1 {C:/intelFPGA_lite/18.1/Assignment 6-1/tb_tl_cntr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:43 on Oct 18,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment 6-1" C:/intelFPGA_lite/18.1/Assignment 6-1/tb_tl_cntr.v 
# -- Compiling module tb_tl_cntr
# 
# Top level modules:
# 	tb_tl_cntr
# End time: 21:46:43 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_tl_cntr
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_tl_cntr 
# Start time: 21:46:43 on Oct 18,2023
# Loading work.tb_tl_cntr
# Loading work.tl_cntr
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/intelFPGA_lite/18.1/Assignment 6-1/tb_tl_cntr.v(32)
#    Time: 50 ns  Iteration: 0  Instance: /tb_tl_cntr
# 1
# Break in Module tb_tl_cntr at C:/intelFPGA_lite/18.1/Assignment 6-1/tb_tl_cntr.v line 32
# End time: 21:47:28 on Oct 18,2023, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
