// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module lenet_hls_exp_9_3_s (
        ap_clk,
        ap_rst,
        x,
        ap_return
);


input   ap_clk;
input   ap_rst;
input  [8:0] x;
output  [7:0] ap_return;

wire   [4:0] exp_x_msb_2_m_1_table_address0;
wire   [24:0] exp_x_msb_2_m_1_table_q0;
wire   [4:0] exp_x_msb_1_table_address0;
wire   [24:0] exp_x_msb_1_table_q0;
wire    ap_block_pp0_stage0_11001;
reg   [24:0] exp_x_msb_2_m_1_reg_306;
reg   [24:0] exp_x_msb_1_reg_311;
reg   [24:0] exp_x_msb_1_reg_311_pp0_iter2_reg;
reg   [24:0] y_lo_s_reg_317;
wire   [63:0] zext_ln219_fu_126_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln235_fu_131_p1;
reg    exp_x_msb_2_m_1_table_ce0_local;
reg    exp_x_msb_1_table_ce0_local;
wire   [24:0] y_lo_fu_92_p0;
wire   [24:0] y_lo_fu_92_p1;
wire   [0:0] tmp_fu_96_p3;
wire   [3:0] tmp_9_fu_104_p4;
wire   [4:0] x_msb_ind_2_fu_122_p1;
wire   [4:0] x_msb_ind_1_fu_114_p3;
wire   [49:0] y_lo_fu_92_p2;
wire   [24:0] y_l_fu_154_p2;
wire   [0:0] tmp_2_fu_166_p3;
wire   [0:0] overf_fu_158_p3;
wire   [0:0] tmp_3_fu_174_p3;
wire   [0:0] tmp_4_fu_182_p3;
wire   [0:0] or_ln245_1_fu_236_p2;
wire   [0:0] or_ln245_fu_230_p2;
wire   [0:0] tmp_5_fu_190_p3;
wire   [0:0] tmp_6_fu_198_p3;
wire   [0:0] tmp_8_fu_214_p3;
wire   [0:0] tmp_10_fu_222_p3;
wire   [0:0] or_ln245_4_fu_254_p2;
wire   [0:0] tmp_7_fu_206_p3;
wire   [0:0] or_ln245_5_fu_260_p2;
wire   [0:0] or_ln245_3_fu_248_p2;
wire   [0:0] or_ln245_6_fu_266_p2;
wire   [0:0] or_ln245_2_fu_242_p2;
wire   [0:0] overf_1_fu_272_p2;
wire   [7:0] trunc_ln_fu_278_p4;
reg   [8:0] x_int_reg;
wire   [49:0] y_lo_fu_92_p00;
wire   [49:0] y_lo_fu_92_p10;
wire    ap_ce_reg;

lenet_hls_exp_9_3_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R #(
    .DataWidth( 25 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
exp_x_msb_2_m_1_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_x_msb_2_m_1_table_address0),
    .ce0(exp_x_msb_2_m_1_table_ce0_local),
    .q0(exp_x_msb_2_m_1_table_q0)
);

lenet_hls_exp_9_3_s_exp_x_msb_1_table_ROM_AUTO_1R #(
    .DataWidth( 25 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
exp_x_msb_1_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_x_msb_1_table_address0),
    .ce0(exp_x_msb_1_table_ce0_local),
    .q0(exp_x_msb_1_table_q0)
);

lenet_hls_mul_25ns_25ns_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .dout_WIDTH( 50 ))
mul_25ns_25ns_50_1_1_U5(
    .din0(y_lo_fu_92_p0),
    .din1(y_lo_fu_92_p1),
    .dout(y_lo_fu_92_p2)
);

always @ (posedge ap_clk) begin
    x_int_reg <= x;
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exp_x_msb_1_reg_311 <= exp_x_msb_1_table_q0;
        exp_x_msb_1_reg_311_pp0_iter2_reg <= exp_x_msb_1_reg_311;
        exp_x_msb_2_m_1_reg_306 <= exp_x_msb_2_m_1_table_q0;
        y_lo_s_reg_317 <= {{y_lo_fu_92_p2[49:25]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exp_x_msb_1_table_ce0_local = 1'b1;
    end else begin
        exp_x_msb_1_table_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exp_x_msb_2_m_1_table_ce0_local = 1'b1;
    end else begin
        exp_x_msb_2_m_1_table_ce0_local = 1'b0;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((overf_1_fu_272_p2[0:0] == 1'b1) ? 8'd255 : trunc_ln_fu_278_p4);

assign exp_x_msb_1_table_address0 = zext_ln235_fu_131_p1;

assign exp_x_msb_2_m_1_table_address0 = zext_ln219_fu_126_p1;

assign or_ln245_1_fu_236_p2 = (tmp_4_fu_182_p3 | tmp_3_fu_174_p3);

assign or_ln245_2_fu_242_p2 = (or_ln245_fu_230_p2 | or_ln245_1_fu_236_p2);

assign or_ln245_3_fu_248_p2 = (tmp_6_fu_198_p3 | tmp_5_fu_190_p3);

assign or_ln245_4_fu_254_p2 = (tmp_8_fu_214_p3 | tmp_10_fu_222_p3);

assign or_ln245_5_fu_260_p2 = (tmp_7_fu_206_p3 | or_ln245_4_fu_254_p2);

assign or_ln245_6_fu_266_p2 = (or_ln245_5_fu_260_p2 | or_ln245_3_fu_248_p2);

assign or_ln245_fu_230_p2 = (tmp_2_fu_166_p3 | overf_fu_158_p3);

assign overf_1_fu_272_p2 = (or_ln245_6_fu_266_p2 | or_ln245_2_fu_242_p2);

assign overf_fu_158_p3 = y_l_fu_154_p2[32'd24];

assign tmp_10_fu_222_p3 = y_l_fu_154_p2[32'd16];

assign tmp_2_fu_166_p3 = y_l_fu_154_p2[32'd23];

assign tmp_3_fu_174_p3 = y_l_fu_154_p2[32'd22];

assign tmp_4_fu_182_p3 = y_l_fu_154_p2[32'd21];

assign tmp_5_fu_190_p3 = y_l_fu_154_p2[32'd20];

assign tmp_6_fu_198_p3 = y_l_fu_154_p2[32'd19];

assign tmp_7_fu_206_p3 = y_l_fu_154_p2[32'd18];

assign tmp_8_fu_214_p3 = y_l_fu_154_p2[32'd17];

assign tmp_9_fu_104_p4 = {{x_int_reg[8:5]}};

assign tmp_fu_96_p3 = x_int_reg[32'd8];

assign trunc_ln_fu_278_p4 = {{y_l_fu_154_p2[15:8]}};

assign x_msb_ind_1_fu_114_p3 = {{tmp_fu_96_p3}, {tmp_9_fu_104_p4}};

assign x_msb_ind_2_fu_122_p1 = x_int_reg[4:0];

assign y_l_fu_154_p2 = (exp_x_msb_1_reg_311_pp0_iter2_reg + y_lo_s_reg_317);

assign y_lo_fu_92_p0 = y_lo_fu_92_p00;

assign y_lo_fu_92_p00 = exp_x_msb_2_m_1_reg_306;

assign y_lo_fu_92_p1 = y_lo_fu_92_p10;

assign y_lo_fu_92_p10 = exp_x_msb_1_reg_311;

assign zext_ln219_fu_126_p1 = x_msb_ind_2_fu_122_p1;

assign zext_ln235_fu_131_p1 = x_msb_ind_1_fu_114_p3;

endmodule //lenet_hls_exp_9_3_s
