US	US	PRP	0
20070001705	20070001705	CD	0
A1	A1	CD	0
20070104	20070104	CD	0
US	US	NNP	0
11212358	11212358	CD	0
20050826	20050826	CD	0
11	11	CD	0
JP	JP	NNP	B-NP
2005-191513	2005-191513	CD	0
20050630	20050630	CD	0
20060101	20060101	CD	0
A	A	DT	0
G	G	NNP	0
01	01	CD	0
R	R	NN	0
31	31	CD	0
26	26	CD	0
F	F	NN	0
I	I	PRP	0
20070104	20070104	CD	0
US	US	NNP	0
B	B	NNP	B-NP
H	H	NNP	I-NP
US	US	NNP	0
324765000	324765000	CD	0
Integrated	Integrated	NNP	B-NP
circuit	circuit	NN	I-NP
and	and	CC	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
Yokota	Yokota	NNP	I-NP
Tetsuya	Tetsuya	NNPS	I-NP
Kawasaki	Kawasaki	NNP	B-NP
JP	JP	NNP	I-NP
Suite	Suite	NNP	0
2500	2500	CD	0
300	300	CD	0
South	South	NNP	0
Wacker	Wacker	NNP	B-NP
Dr.	Dr.	NNP	I-NP
Chicago	Chicago	NNP	B-NP
IL	IL	NNP	I-NP
60606	60606	CD	0
US	US	NNP	0
In	In	IN	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
implemented	implemented	VBN	0
on	on	IN	0
a	a	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
,	,	,	0
output	output	NN	B-NP
line	line	NN	I-NP
of	of	IN	0
an	an	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
that	that	IN	0
output	output	NN	B-NP
a	a	DT	0
logic	logic	NN	B-NP
signal	signal	NN	I-NP
are	are	VBP	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
by	by	IN	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
soldering	soldering	NN	I-NP
that	that	WDT	0
cannot	cannot	RB	0
be	be	VB	0
seen	seen	VBN	0
as	as	IN	0
being	being	VBG	0
implemented	implemented	VBN	0
.	.	.	0
A	A	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
test	test	NN	I-NP
an	an	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
output	output	NN	I-NP
voltage	voltage	NN	I-NP
with	with	IN	0
respect	respect	NN	0
to	to	TO	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
as	as	IN	0
being	being	VBG	0
implemented	implemented	VBN	0
to	to	TO	0
determine	determine	VB	0
whether	whether	IN	0
the	the	DT	0
output	output	NN	B-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
or	or	CC	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NN	0
.	.	.	0
The	The	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
includes	includes	VBZ	0
a	a	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
that	that	WDT	0
applies	applies	VBZ	0
a	a	DT	0
pseudo-set	pseudo-set	JJ	B-NP
predetermined	predetermined	JJ	0
pseudo-output	pseudo-output	JJ	B-NP
voltage	voltage	NN	I-NP
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
,	,	,	0
a	a	DT	0
first	first	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
that	that	WDT	0
cuts	cuts	VBZ	0
a	a	DT	0
connection	connection	NN	0
of	of	IN	0
the	the	DT	0
output	output	NN	B-NP
terminal	terminal	NN	I-NP
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
at	at	IN	0
the	the	DT	0
time	time	NN	0
of	of	IN	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
,	,	,	0
a	a	DT	0
second	second	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
that	that	WDT	0
supplies	supplies	VBZ	0
a	a	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
pseudo-output	pseudo-output	JJ	I-NP
voltage	voltage	NN	I-NP
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
side	side	NN	I-NP
as	as	IN	0
being	being	VBG	B-NP
cut	cut	NN	I-NP
,	,	,	0
a	a	DT	0
measuring	measuring	JJ	0
unit	unit	NN	0
that	that	WDT	0
measures	measures	VBZ	0
a	a	DT	0
voltage	voltage	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
in	in	IN	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
state	state	NN	I-NP
resulting	resulting	VBG	0
from	from	IN	0
diagnosis	diagnosis	JJ	B-NP
switching	switching	NN	I-NP
,	,	,	0
and	and	CC	0
a	a	DT	0
determining	determining	JJ	0
unit	unit	NN	0
that	that	WDT	0
determines	determines	VBZ	0
from	from	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
whether	whether	IN	0
a	a	DT	0
voltage	voltage	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
or	or	CC	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NN	0
.	.	.	0
This	This	DT	0
application	application	NN	0
is	is	VBZ	0
a	a	DT	0
priority	priority	NN	0
based	based	VBN	0
on	on	IN	0
prior	prior	JJ	0
application	application	NN	0
No	No	RB	0
.	.	.	0
JP	JP	NNP	B-NP
2005-191513	2005-191513	NNP	0
,	,	,	0
filed	filed	VBD	0
Jun.	Jun.	CD	0
30	30	CD	0
,	,	,	0
2005	2005	CD	0
,	,	,	0
in	in	IN	0
Japan	Japan	NNP	0
.	.	.	0
1	1	LS	0
.	.	.	0
Field	Field	NN	0
of	of	IN	0
the	the	DT	0
Invention	Invention	NNPS	0
The	The	DT	0
present	present	JJ	0
invention	invention	NN	0
relates	relates	VBZ	0
to	to	TO	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
implemented	implemented	VBN	0
on	on	IN	0
a	a	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
by	by	IN	0
a	a	DT	0
soldering	soldering	JJ	0
connection	connection	NN	0
of	of	IN	0
a	a	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
,	,	,	0
and	and	CC	0
particularly	particularly	RB	0
to	to	TO	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
and	and	CC	0
a	a	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
that	that	WDT	0
perform	perform	VBP	0
self-diagnosis	self-diagnosis	JJ	B-NP
of	of	IN	0
a	a	DT	0
fault	fault	NN	0
of	of	IN	0
a	a	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
.	.	.	0
2	2	LS	0
.	.	.	0
Description	Description	NN	0
of	of	IN	0
the	the	DT	0
Related	Related	NNP	0
Arts	Arts	NNPS	0
Conventionally	Conventionally	NNP	0
,	,	,	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
achieve	achieve	VB	0
demands	demands	NNS	0
for	for	IN	0
downsizing	downsizing	NN	0
of	of	IN	0
equipment	equipment	NN	B-NP
,	,	,	0
such	such	JJ	0
as	as	IN	0
information	information	NN	B-NP
apparatus	apparatus	NN	I-NP
,	,	,	0
and	and	CC	0
also	also	RB	0
to	to	TO	0
achieve	achieve	VB	0
high-speed	high-speed	JJ	0
signal	signal	NN	B-NP
transmission	transmission	NN	I-NP
,	,	,	0
downsizing	downsizing	VBG	0
of	of	IN	0
components	components	NNS	0
and	and	CC	0
high-density	high-density	JJ	B-NP
implementation	implementation	NN	I-NP
have	have	VBP	0
been	been	VBN	0
pursued	pursued	VBN	0
.	.	.	0
To	To	TO	0
achieve	achieve	VB	0
such	such	JJ	0
high-density	high-density	JJ	B-NP
implementation	implementation	NN	I-NP
,	,	,	0
an	an	DT	0
ingeniously-devised	ingeniously-devised	JJ	0
configuration	configuration	NN	B-NP
is	is	VBZ	0
used	used	VBN	0
in	in	IN	0
a	a	DT	0
package	package	NN	0
of	of	IN	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
.	.	.	0
Conventionally	Conventionally	NNP	0
,	,	,	0
as	as	IN	0
a	a	DT	0
leadless	leadless	JJ	B-NP
package	package	NN	I-NP
structure	structure	NN	I-NP
suitable	suitable	NN	0
for	for	IN	0
high-density	high-density	JJ	B-NP
implementation	implementation	NN	I-NP
of	of	IN	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
,	,	,	0
a	a	DT	0
ball	ball	NN	0
grid	grid	NN	0
array	array	NN	0
has	has	VBZ	0
been	been	VBN	0
known	known	VBN	0
.	.	.	0
The	The	DT	0
ball	ball	NN	0
grid	grid	NN	0
array	array	NN	0
,	,	,	0
commonly	commonly	RB	0
called	called	VBN	B-NP
BGA	BGA	NNP	I-NP
,	,	,	0
is	is	VBZ	0
a	a	DT	0
package	package	NN	0
in	in	IN	0
which	which	WDT	0
leadless	leadless	VBZ	0
terminals	terminals	JJ	0
configured	configured	NN	0
by	by	IN	0
soldering	soldering	JJ	0
balls	balls	NNS	0
are	are	VBP	0
disposed	disposed	VBN	0
in	in	IN	0
a	a	DT	0
lattice	lattice	JJ	0
shape	shape	NN	0
at	at	IN	0
regular	regular	JJ	B-NP
spacing	spacing	NN	I-NP
on	on	IN	0
the	the	DT	0
back	back	JJ	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
package	package	NN	0
having	having	VBG	B-NP
contact	contact	NN	I-NP
with	with	IN	0
a	a	DT	0
printed	printed	JJ	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
are	are	VBP	0
soldered	soldered	VBN	0
to	to	TO	0
the	the	DT	0
pattern	pattern	NN	0
of	of	IN	0
the	the	DT	0
corresponding	corresponding	JJ	0
printed	printed	JJ	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
.	.	.	0
The	The	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
are	are	VBP	0
on	on	IN	0
the	the	DT	0
back	back	JJ	0
side	side	NN	0
of	of	IN	0
the	the	DT	0
package	package	NN	0
in	in	IN	0
a	a	DT	0
narrow	narrow	JJ	0
space	space	NN	0
between	between	IN	0
the	the	DT	0
package	package	NN	0
and	and	CC	0
the	the	DT	0
printed	printed	JJ	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
solder	solder	JJ	0
paste	paste	NN	0
for	for	IN	0
binding	binding	NN	0
is	is	VBZ	0
applied	applied	VBN	0
in	in	IN	0
advance	advance	NN	0
to	to	TO	0
the	the	DT	0
pattern	pattern	NN	0
of	of	IN	0
the	the	DT	0
printed	printed	JJ	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
through	through	IN	0
a	a	DT	0
printing	printing	NN	B-NP
process	process	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
entire	entire	JJ	0
package	package	NN	0
is	is	VBZ	0
then	then	RB	0
heated	heated	VBN	0
to	to	TO	0
melt	melt	VB	0
the	the	DT	0
solder	solder	NN	0
for	for	IN	0
binding	binding	VBG	0
attached	attached	VBN	0
to	to	TO	0
a	a	DT	0
terminal	terminal	NN	B-NP
portion	portion	NN	I-NP
,	,	,	0
thereby	thereby	RB	0
achieving	achieving	VBG	0
solder	solder	NN	B-NP
.	.	.	0
[	[	-LRB-	0
Patent	Patent	NNP	0
Document	Document	NNP	0
1	1	CD	0
]	]	-RRB-	0
Japanese	Japanese	NNP	0
Patent	Patent	NNP	0
Laid-Open	Laid-Open	NNP	0
Publication	Publication	NNP	0
No.	No.	NNP	0
11-64465	11-64465	FW	0
[	[	-LRB-	0
Patent	Patent	NNP	0
Document	Document	NNP	0
2	2	CD	0
]	]	-RRB-	0
Japanese	Japanese	NNP	0
Patent	Patent	NNP	0
Laid-Open	Laid-Open	NNP	0
Publication	Publication	NNP	0
No.	No.	NNP	0
2000-206199	2000-206199	FW	0
In	In	IN	0
a	a	DT	0
circuit	circuit	NN	B-NP
arrangement	arrangement	NN	I-NP
having	having	VBG	0
implemented	implemented	VBN	0
thereon	thereon	VBG	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
using	using	VBG	0
a	a	DT	0
ball	ball	NN	0
grid	grid	NN	0
array	array	NN	0
as	as	IN	0
a	a	DT	0
package	package	NN	B-NP
structure	structure	NN	I-NP
,	,	,	0
an	an	DT	0
unaccounted	unaccounted	JJ	0
fault	fault	NN	0
occurs	occurs	VBZ	0
at	at	IN	0
a	a	DT	0
high	high	JJ	0
frequency	frequency	NN	0
.	.	.	0
To	To	TO	0
track	track	VB	0
down	down	RP	0
a	a	DT	0
cause	cause	NN	0
of	of	IN	0
such	such	PDT	0
a	a	DT	0
fault	fault	NN	0
,	,	,	0
a	a	DT	0
method	method	NN	0
is	is	VBZ	0
generally	generally	RB	0
taken	taken	VBN	0
such	such	PDT	0
that	that	DT	0
,	,	,	0
with	with	IN	0
full	full	JJ	0
knowledge	knowledge	NN	0
of	of	IN	0
operations	operations	NNS	0
at	at	IN	0
a	a	DT	0
level	level	NN	0
of	of	IN	0
a	a	DT	0
large-scale	large-scale	JJ	0
apparatus	apparatus	NN	B-NP
using	using	VBG	0
the	the	DT	0
circuit	circuit	NN	B-NP
arrangement	arrangement	NN	I-NP
,	,	,	0
a	a	DT	0
malfunction	malfunction	JJ	B-NP
portion	portion	NN	I-NP
is	is	VBZ	0
estimated	estimated	VBN	0
based	based	VBN	0
on	on	IN	0
various	various	JJ	0
phenomena	phenomena	NNS	0
,	,	,	0
measurement	measurement	NN	B-NP
data	data	NN	I-NP
,	,	,	0
etc.	etc.	FW	0
,	,	,	0
and	and	CC	0
then	then	RB	0
portions	portions	NNS	0
that	that	WDT	0
might	might	MD	0
have	have	VB	0
caused	caused	VBN	0
the	the	DT	0
fault	fault	NN	0
are	are	VBP	0
narrowed	narrowed	VBN	0
down	down	RP	0
by	by	IN	0
a	a	DT	0
check	check	NN	0
through	through	IN	0
characteristic	characteristic	JJ	B-NP
measurement	measurement	NN	I-NP
direct-current	direct-current	JJ	I-NP
.	.	.	0
However	However	RB	0
,	,	,	0
such	such	JJ	0
tracking	tracking	NN	0
down	down	RB	0
involves	involves	VBZ	0
many	many	JJ	0
difficulties	difficulties	NNS	0
in	in	IN	0
skills	skills	NNS	0
in	in	IN	0
trouble	trouble	NN	B-NP
diagnosis	diagnosis	NN	I-NP
and	and	CC	0
the	the	DT	0
number	number	NN	0
of	of	IN	0
processes	processes	NNS	0
,	,	,	0
and	and	CC	0
therefore	therefore	RB	0
is	is	VBZ	0
not	not	RB	0
easy	easy	JJ	0
.	.	.	0
To	To	TO	0
track	track	VB	0
down	down	RP	0
such	such	PDT	0
a	a	DT	0
malfunction	malfunction	JJ	B-NP
portion	portion	NN	I-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
required	required	VBN	0
to	to	TO	0
see	see	VB	0
the	the	DT	0
state	state	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
on	on	IN	0
the	the	DT	0
back	back	JJ	0
side	side	NN	0
of	of	IN	0
the	the	DT	0
package	package	NN	0
for	for	IN	0
use	use	NN	0
in	in	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
.	.	.	0
However	However	RB	0
,	,	,	0
the	the	DT	0
terminal	terminal	NN	B-NP
portion	portion	NN	I-NP
are	are	VBP	0
hidden	hidden	VBN	0
on	on	IN	0
the	the	DT	0
back	back	JJ	0
side	side	NN	0
of	of	IN	0
the	the	DT	0
package	package	NN	0
,	,	,	0
making	making	VBG	0
it	it	PRP	0
difficult	difficult	JJ	0
to	to	TO	0
detect	detect	VB	0
,	,	,	0
through	through	IN	0
a	a	DT	0
visual	visual	JJ	0
inspection	inspection	NN	0
,	,	,	0
an	an	DT	0
abnormality	abnormality	NN	B-NP
,	,	,	0
poor	poor	JJ	0
connection	connection	NN	0
,	,	,	0
short-circuit	short-circuit	JJ	B-NP
trouble	trouble	NN	I-NP
due	due	JJ	0
to	to	TO	0
attachment	attachment	VB	0
of	of	IN	0
a	a	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
,	,	,	0
and	and	CC	0
others	others	NNS	0
in	in	IN	0
the	the	DT	0
soldering	soldering	JJ	0
portion	portion	NN	0
.	.	.	0
Furthermore	Furthermore	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
often	often	RB	0
difficult	difficult	JJ	0
to	to	TO	0
connect	connect	VB	0
a	a	DT	0
jig	jig	NN	B-NP
of	of	IN	0
a	a	DT	0
measuring	measuring	JJ	0
device	device	NN	0
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
or	or	CC	0
the	the	DT	0
printed	printed	JJ	0
connection	connection	NN	B-NP
destination	destination	NN	I-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
pattern	pattern	NN	I-NP
so	so	RB	0
as	as	RB	0
to	to	TO	0
determine	determine	VB	0
a	a	DT	0
characteristic	characteristic	JJ	B-NP
abnormality	abnormality	NN	I-NP
inside	inside	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
.	.	.	0
This	This	DT	0
poses	poses	VBZ	0
a	a	DT	0
problem	problem	NN	0
in	in	IN	0
specifying	specifying	VBG	0
a	a	DT	0
troubled	troubled	JJ	0
portion	portion	NN	0
in	in	IN	0
various	various	JJ	0
tests	tests	NNS	0
.	.	.	0
According	According	VBG	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
,	,	,	0
the	the	DT	0
purpose	purpose	NN	0
is	is	VBZ	0
to	to	TO	0
provide	provide	VB	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
and	and	CC	0
a	a	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
allowing	allowing	VBG	0
a	a	DT	0
diagnosis	diagnosis	NN	0
of	of	IN	0
a	a	DT	0
fault	fault	NN	0
resulting	resulting	VBG	0
from	from	IN	0
the	the	DT	0
state	state	NN	0
of	of	IN	0
a	a	DT	0
terminal	terminal	NN	0
in	in	IN	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
having	having	VBG	0
a	a	DT	0
package	package	NN	B-NP
structure	structure	NN	I-NP
soldered	soldered	NN	I-NP
to	to	TO	0
a	a	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
with	with	IN	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
that	that	WDT	0
cannot	cannot	RB	0
be	be	VB	0
seen	seen	VBN	0
or	or	CC	0
are	are	VBP	0
hard	hard	RB	0
to	to	TO	0
be	be	VB	0
seen	seen	VBN	0
from	from	IN	0
outside	outside	JJ	0
as	as	IN	0
being	being	VBG	0
implemented	implemented	VBN	0
.	.	.	0
The	The	DT	0
present	present	JJ	0
invention	invention	NN	0
provides	provides	VBZ	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
includes	includes	VBZ	0
:	:	:	0
an	an	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
that	that	IN	0
output	output	NN	B-NP
a	a	DT	0
logic	logic	NN	B-NP
signal	signal	NN	I-NP
;	;	:	0
a	a	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
connecting	connecting	VBG	0
an	an	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
output	output	NN	I-NP
line	line	NN	I-NP
,	,	,	0
being	being	VBG	0
connected	connected	VBN	0
by	by	IN	0
soldering	soldering	JJ	0
to	to	TO	0
a	a	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
,	,	,	0
and	and	CC	0
being	being	VBG	0
not	not	RB	0
able	able	JJ	0
to	to	TO	0
be	be	VB	0
seen	seen	VBN	0
as	as	IN	0
being	being	VBG	0
implemented	implemented	VBN	0
;	;	:	0
and	and	CC	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
that	that	WDT	0
tests	tests	VBZ	0
an	an	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
output	output	NN	I-NP
voltage	voltage	NN	I-NP
as	as	IN	0
being	being	VBG	0
implemented	implemented	VBN	0
on	on	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
to	to	TO	0
determine	determine	VB	0
whether	whether	IN	0
the	the	DT	0
output	output	NN	B-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
or	or	CC	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NN	0
.	.	.	0
Here	Here	RB	0
,	,	,	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
includes	includes	VBZ	0
:	:	:	0
a	a	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
that	that	WDT	0
applies	applies	VBZ	0
a	a	DT	0
pseudo-set	pseudo-set	JJ	B-NP
predetermined	predetermined	JJ	0
pseudo-output	pseudo-output	JJ	B-NP
voltage	voltage	NN	I-NP
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
;	;	:	0
a	a	DT	0
switching	switching	JJ	0
unit	unit	NN	0
(	(	-LRB-	0
first	first	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
and	and	CC	0
second	second	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
)	)	-RRB-	0
that	that	WDT	0
cuts	cuts	VBZ	0
a	a	DT	0
connection	connection	NN	0
of	of	IN	0
the	the	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
at	at	IN	0
the	the	DT	0
time	time	NN	0
of	of	IN	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
,	,	,	0
and	and	CC	0
supplies	supplies	VBZ	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
pseudo-output	pseudo-output	JJ	I-NP
voltage	voltage	NN	I-NP
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
side	side	NN	I-NP
as	as	IN	0
being	being	VBG	B-NP
cut	cut	NN	I-NP
;	;	:	0
a	a	DT	0
measuring	measuring	JJ	0
unit	unit	NN	0
that	that	WDT	0
measures	measures	VBZ	0
a	a	DT	0
voltage	voltage	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
in	in	IN	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
state	state	NN	I-NP
by	by	IN	0
the	the	DT	0
switching	switching	JJ	0
unit	unit	NN	0
;	;	:	0
and	and	CC	0
a	a	DT	0
determining	determining	JJ	0
unit	unit	NN	0
that	that	WDT	0
determines	determines	VBZ	0
,	,	,	0
from	from	IN	0
the	the	DT	0
voltage	voltage	NN	0
measured	measured	VBN	0
by	by	IN	0
the	the	DT	0
measuring	measuring	JJ	0
unit	unit	NN	0
,	,	,	0
whether	whether	IN	0
the	the	DT	0
voltage	voltage	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
or	or	CC	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
,	,	,	0
when	when	WRB	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
the	the	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
are	are	VBP	0
present	present	JJ	0
,	,	,	0
the	the	DT	0
switching	switching	JJ	0
unit	unit	NN	0
sequentially	sequentially	NN	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
cuts	cuts	NNS	I-NP
connection	connection	NN	I-NP
with	with	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
at	at	IN	0
the	the	DT	0
time	time	NN	0
of	of	IN	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
and	and	CC	0
,	,	,	0
in	in	IN	0
synchronization	synchronization	NN	B-NP
with	with	IN	0
the	the	DT	0
cutting	cutting	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
,	,	,	0
connects	connects	VBZ	0
an	an	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
output	output	NN	I-NP
to	to	TO	0
a	a	DT	0
relevant	relevant	JJ	0
one	one	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
.	.	.	0
The	The	DT	0
switching	switching	JJ	0
unit	unit	NN	0
includes	includes	VBZ	0
a	a	DT	0
first	first	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
that	that	WDT	0
cuts	cuts	VBZ	0
an	an	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
output	output	NN	I-NP
from	from	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
at	at	IN	0
the	the	DT	0
time	time	NN	0
of	of	IN	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
and	and	CC	0
a	a	DT	0
second	second	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
that	that	WDT	0
connects	connects	VBZ	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
output	output	NN	I-NP
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
side	side	NN	I-NP
cut	cut	NN	I-NP
by	by	IN	0
the	the	DT	0
first	first	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
.	.	.	0
The	The	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
output	output	NN	I-NP
a	a	DT	0
resistance	resistance	NN	0
divided	divided	VBN	B-NP
voltage	voltage	RB	I-NP
generated	generated	VBN	0
by	by	IN	0
a	a	DT	0
resistance	resistance	NN	B-NP
series	series	NN	I-NP
circuit	circuit	NN	I-NP
as	as	IN	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
voltage	voltage	NN	I-NP
.	.	.	0
With	With	IN	0
an	an	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
external	external	JJ	I-NP
circuit	circuit	NN	I-NP
making	making	VBG	0
a	a	DT	0
pull-up	pull-up	JJ	0
connection	connection	NN	0
of	of	IN	0
an	an	DT	0
input	input	NN	B-NP
line	line	NN	I-NP
to	to	TO	0
a	a	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
line	line	NN	I-NP
via	via	IN	0
a	a	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
in	in	IN	0
a	a	DT	0
predetermined	predetermined	JJ	0
voltage	voltage	NNS	0
range	range	VBP	0
centering	centering	VBG	0
on	on	IN	0
a	a	DT	0
specific	specific	JJ	0
voltage	voltage	NNS	0
defined	defined	VBN	0
by	by	IN	0
a	a	DT	0
resistance	resistance	NN	0
of	of	IN	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
and	and	CC	0
the	the	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
,	,	,	0
the	the	DT	0
determining	determining	JJ	0
unit	unit	NN	0
determines	determines	VBZ	0
that	that	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
,	,	,	0
and	and	CC	0
when	when	WRB	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
outside	outside	IN	0
the	the	DT	0
predetermined	predetermined	JJ	0
voltage	voltage	JJ	B-NP
range	range	NN	I-NP
,	,	,	0
determines	determines	VBZ	0
that	that	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NNS	0
resulting	resulting	VBG	0
from	from	IN	0
a	a	DT	0
soldering	soldering	JJ	0
trouble	trouble	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
.	.	.	0
With	With	IN	0
an	an	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
external	external	JJ	I-NP
circuit	circuit	NN	I-NP
making	making	VBG	0
a	a	DT	0
pull-down	pull-down	JJ	0
connection	connection	NN	0
of	of	IN	0
an	an	DT	0
input	input	NN	B-NP
line	line	NN	I-NP
to	to	TO	0
a	a	DT	0
ground	ground	NN	0
via	via	IN	0
a	a	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NN	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
in	in	IN	0
a	a	DT	0
predetermined	predetermined	JJ	0
voltage	voltage	NNS	0
range	range	VBP	0
centering	centering	VBG	0
on	on	IN	0
a	a	DT	0
specific	specific	JJ	0
voltage	voltage	NNS	0
defined	defined	VBN	0
by	by	IN	0
a	a	DT	0
resistance	resistance	NN	0
of	of	IN	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
and	and	CC	0
the	the	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NN	0
,	,	,	0
the	the	DT	0
determining	determining	JJ	0
unit	unit	NN	0
determines	determines	VBZ	0
that	that	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
,	,	,	0
and	and	CC	0
when	when	WRB	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
outside	outside	IN	0
the	the	DT	0
predetermined	predetermined	JJ	0
voltage	voltage	JJ	B-NP
range	range	NN	I-NP
,	,	,	0
determines	determines	VBZ	0
that	that	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NNS	0
resulting	resulting	VBG	0
from	from	IN	0
a	a	DT	0
soldering	soldering	JJ	0
trouble	trouble	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
.	.	.	0
With	With	IN	0
an	an	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
external	external	JJ	I-NP
circuit	circuit	NN	I-NP
being	being	VBG	0
in	in	IN	0
a	a	DT	0
floating	floating	JJ	0
state	state	NN	0
in	in	IN	0
which	which	WDT	0
an	an	DT	0
input	input	NN	B-NP
line	line	NN	I-NP
is	is	VBZ	0
cut	cut	VBN	0
from	from	IN	0
a	a	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
line	line	NN	I-NP
and	and	CC	0
a	a	DT	0
ground	ground	NN	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
in	in	IN	0
a	a	DT	0
predetermined	predetermined	JJ	0
voltage	voltage	NNS	0
range	range	VBP	0
centering	centering	VBG	0
on	on	IN	0
a	a	DT	0
specific	specific	JJ	0
voltage	voltage	NNS	0
defined	defined	VBN	0
by	by	IN	0
a	a	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
divided	divided	VBN	I-NP
voltage	voltage	JJ	I-NP
resistance	resistance	NN	I-NP
,	,	,	0
the	the	DT	0
determining	determining	JJ	0
unit	unit	NN	0
determines	determines	VBZ	0
that	that	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
,	,	,	0
and	and	CC	0
when	when	WRB	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
outside	outside	IN	0
the	the	DT	0
predetermined	predetermined	JJ	0
voltage	voltage	JJ	B-NP
range	range	NN	I-NP
,	,	,	0
determines	determines	VBZ	0
that	that	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NNS	0
resulting	resulting	VBG	0
from	from	IN	0
a	a	DT	0
soldering	soldering	JJ	0
trouble	trouble	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
.	.	.	0
The	The	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
is	is	VBZ	0
provided	provided	VBN	0
to	to	TO	0
divide	divide	VB	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
on	on	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
into	into	IN	0
groups	groups	NNS	0
corresponding	corresponding	JJ	0
to	to	TO	0
a	a	DT	0
connection	connection	NN	0
of	of	IN	0
a	a	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
,	,	,	0
a	a	DT	0
connection	connection	NN	0
of	of	IN	0
a	a	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NN	0
,	,	,	0
or	or	CC	0
floating	floating	VBG	0
without	without	IN	0
a	a	DT	0
connection	connection	NN	0
of	of	IN	0
the	the	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
or	or	CC	0
the	the	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NN	0
and	and	CC	0
output	output	NN	B-NP
a	a	DT	0
pseudo-output	pseudo-output	JJ	B-NP
voltage	voltage	JJ	I-NP
unique	unique	JJ	0
to	to	TO	0
each	each	DT	0
group	group	NN	0
.	.	.	0
The	The	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
includes	includes	VBZ	0
an	an	DT	0
input	input	NN	B-NP
/	/	CD	I-NP
output	output	NN	I-NP
circuit	circuit	NN	I-NP
.	.	.	0
The	The	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
performs	performs	VBZ	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
upon	upon	IN	0
receipt	receipt	NN	0
from	from	IN	0
a	a	DT	0
processor	processor	NN	0
incorporated	incorporated	VBN	0
in	in	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
or	or	CC	0
implemented	implemented	VBN	0
on	on	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
and	and	CC	0
responds	responds	VBZ	0
with	with	IN	0
the	the	DT	0
diagnosis	diagnosis	NN	B-NP
result	result	NN	I-NP
.	.	.	0
A	A	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
having	having	VBG	0
implemented	implemented	VBN	0
thereon	thereon	VBG	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
and	and	CC	0
a	a	DT	0
circuit	circuit	NN	0
external	external	JJ	0
thereto	thereto	NN	0
,	,	,	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
including	including	VBG	0
:	:	:	0
an	an	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
that	that	IN	0
output	output	NN	B-NP
a	a	DT	0
logic	logic	NN	B-NP
signal	signal	NN	I-NP
;	;	:	0
a	a	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
connecting	connecting	VBG	0
an	an	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
output	output	NN	I-NP
line	line	NN	I-NP
and	and	CC	0
being	being	VBG	0
connected	connected	VBN	0
by	by	IN	0
soldering	soldering	JJ	0
to	to	TO	0
a	a	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
;	;	:	0
and	and	CC	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
that	that	WDT	0
tests	tests	VBZ	0
an	an	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
output	output	NN	I-NP
voltage	voltage	NN	I-NP
as	as	IN	0
being	being	VBG	0
implemented	implemented	VBN	0
on	on	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
to	to	TO	0
determine	determine	VB	0
whether	whether	IN	0
the	the	DT	0
output	output	NN	B-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
or	or	CC	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NN	0
.	.	.	0
According	According	VBG	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
,	,	,	0
even	even	RB	0
if	if	IN	0
a	a	DT	0
soldering	soldering	JJ	0
portion	portion	NN	0
between	between	IN	0
a	a	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
and	and	CC	0
a	a	DT	0
pattern	pattern	NN	0
of	of	IN	0
a	a	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
cannot	cannot	RB	0
be	be	VB	0
seen	seen	VBN	0
with	with	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
having	having	VBG	0
implemented	implemented	VBN	0
thereon	thereon	VBG	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
,	,	,	0
upon	upon	IN	0
an	an	DT	0
instruction	instruction	NN	0
for	for	IN	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
from	from	IN	0
a	a	DT	0
processor	processor	NN	0
implemented	implemented	VBN	0
on	on	IN	0
or	or	CC	0
included	included	VBD	0
in	in	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
to	to	TO	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
,	,	,	0
a	a	DT	0
predetermined	predetermined	JJ	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
output	output	NN	I-NP
is	is	VBZ	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
side	side	NN	I-NP
,	,	,	0
with	with	IN	0
an	an	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
being	being	VBG	0
cut	cut	VBN	0
from	from	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
,	,	,	0
to	to	TO	0
measure	measure	VB	0
a	a	DT	0
terminal	terminal	NN	B-NP
voltage	voltage	NN	I-NP
.	.	.	0
From	From	IN	0
the	the	DT	0
measurement	measurement	NN	B-NP
voltage	voltage	NN	I-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
determined	determined	VBN	0
whether	whether	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
has	has	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
or	or	CC	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NN	0
,	,	,	0
thereby	thereby	RB	0
allowing	allowing	VBG	0
easy	easy	JJ	0
diagnosis	diagnosis	NN	0
of	of	IN	0
the	the	DT	0
state	state	NN	0
of	of	IN	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
soldering	soldering	NN	I-NP
.	.	.	0
Abnormalities	Abnormalities	NNS	0
that	that	WDT	0
can	can	MD	0
be	be	VB	0
detected	detected	VBN	0
from	from	IN	0
this	this	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
are	are	VBP	0
as	as	RB	0
follows	follows	VBZ	0
.	.	.	0
(	(	-LRB-	0
1	1	LS	0
)	)	-RRB-	0
An	An	DT	0
increase	increase	NN	0
in	in	IN	0
leak	leak	JJ	0
current	current	JJ	0
or	or	CC	0
short-circuit	short-circuit	JJ	B-NP
trouble	trouble	NN	I-NP
caused	caused	VBN	0
by	by	IN	0
a	a	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
or	or	CC	0
the	the	DT	0
like	like	IN	0
being	being	VBG	0
attached	attached	VBN	0
between	between	IN	0
a	a	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
of	of	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
and	and	CC	0
a	a	DT	0
ground	ground	NN	B-NP
pattern	pattern	NN	I-NP
,	,	,	0
power-source	power-source	JJ	B-NP
pattern	pattern	NN	I-NP
,	,	,	0
or	or	CC	0
another	another	DT	0
signal	signal	NN	B-NP
line	line	NN	I-NP
of	of	IN	0
low	low	JJ	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
impedance	impedance	NN	I-NP
.	.	.	0
(	(	-LRB-	0
2	2	LS	0
)	)	-RRB-	0
An	An	DT	0
increase	increase	NN	0
in	in	IN	0
leak	leak	JJ	0
current	current	JJ	0
or	or	CC	0
short-circuit	short-circuit	JJ	B-NP
trouble	trouble	NN	I-NP
caused	caused	VBN	0
at	at	IN	0
a	a	DT	0
portion	portion	NN	0
to	to	TO	0
which	which	WDT	0
a	a	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
is	is	VBZ	0
connected	connected	VBN	0
inside	inside	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
.	.	.	0
Thus	Thus	RB	0
,	,	,	0
when	when	WRB	0
a	a	DT	0
malfunction	malfunction	NN	0
occurs	occurs	VBZ	0
in	in	IN	0
equipment	equipment	NN	B-NP
or	or	CC	0
apparatus	apparatus	NN	B-NP
having	having	VBG	0
incorporated	incorporated	VBN	0
therein	therein	RB	0
a	a	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
having	having	VBG	0
implemented	implemented	VBN	0
thereon	thereon	VBG	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
including	including	VBG	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
according	according	VBG	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
,	,	,	0
an	an	DT	0
integrated-circuit	integrated-circuit	JJ	B-NP
fault	fault	NN	I-NP
diagnosis	diagnosis	NN	I-NP
according	according	VBG	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
is	is	VBZ	0
performed	performed	VBN	0
,	,	,	0
thereby	thereby	RB	0
easily	easily	RB	0
tracking	tracking	VBG	0
down	down	RP	0
the	the	DT	0
present	present	JJ	0
or	or	CC	0
absent	absent	JJ	0
of	of	IN	0
a	a	DT	0
fault	fault	NN	0
resulting	resulting	VBG	0
from	from	IN	0
the	the	DT	0
state	state	NN	0
of	of	IN	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
soldering	soldering	NN	I-NP
that	that	WDT	0
cannot	cannot	RB	0
be	be	VB	0
seen	seen	VBN	0
from	from	IN	0
outside	outside	JJ	0
.	.	.	0
Also	Also	RB	0
,	,	,	0
with	with	IN	0
the	the	DT	0
integrated-circuit	integrated-circuit	JJ	B-NP
fault	fault	NN	I-NP
diagnosis	diagnosis	NN	I-NP
according	according	VBG	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
being	being	VBG	0
included	included	VBN	0
in	in	IN	0
a	a	DT	0
product	product	NN	0
inspecting	inspecting	VBG	B-NP
process	process	NN	I-NP
,	,	,	0
a	a	DT	0
malfunction	malfunction	NN	0
can	can	MD	0
be	be	VB	0
resolved	resolved	VBN	0
in	in	IN	0
a	a	DT	0
stage	stage	NN	0
prior	prior	RB	0
to	to	TO	0
product	product	NN	B-NP
shipping	shipping	NN	I-NP
,	,	,	0
thereby	thereby	RB	0
improving	improving	VBG	B-NP
yield	yield	NN	I-NP
and	and	CC	0
reliability	reliability	NN	0
of	of	IN	0
the	the	DT	0
product	product	NN	0
.	.	.	0
The	The	DT	0
above	above	JJ	0
and	and	CC	0
other	other	JJ	0
object	object	NN	B-NP
,	,	,	0
features	features	NNS	0
,	,	,	0
and	and	CC	0
advantages	advantages	NNS	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
will	will	MD	0
become	become	VB	0
more	more	RBR	0
apparent	apparent	JJ	0
from	from	IN	0
the	the	DT	0
following	following	JJ	0
detailed	detailed	JJ	0
description	description	NN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
the	the	DT	0
drawings	drawings	NNS	0
.	.	.	0
FIGS.	FIGS.	NNP	0
1A	1A	NNP	0
and	and	CC	0
1B	1B	NNP	0
are	are	VBP	0
drawings	drawings	NNS	0
for	for	IN	0
describing	describing	VBG	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
with	with	IN	0
a	a	DT	0
package	package	NN	B-NP
structure	structure	NN	I-NP
using	using	VBG	0
a	a	DT	0
ball	ball	NN	0
grid	grid	NN	0
array	array	NN	0
;	;	:	0
FIGS.	FIGS.	NNP	0
2A	2A	NNP	0
and	and	CC	0
2B	2B	NNP	0
are	are	VBP	0
block	block	NN	0
diagrams	diagrams	VBZ	0
showing	showing	VBG	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
according	according	VBG	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
provided	provided	VBN	0
on	on	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
of	of	IN	0
FIGS.	FIGS.	NNP	0
1A	1A	NNP	0
and	and	CC	0
1B	1B	NNP	0
together	together	RB	0
with	with	IN	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
on	on	IN	0
a	a	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
;	;	:	0
FIGS.	FIGS.	NNP	0
3A	3A	NNP	0
to	to	TO	0
3C	3C	CD	0
are	are	VBP	0
drawings	drawings	NNS	0
for	for	IN	0
describing	describing	VBG	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
and	and	CC	0
diagnosis	diagnosis	NN	B-NP
principle	principle	NN	I-NP
when	when	WRB	0
a	a	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
an	an	DT	0
input	input	NN	B-NP
line	line	NN	I-NP
of	of	IN	0
an	an	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
;	;	:	0
FIGS.	FIGS.	NNP	0
4A	4A	NNP	0
to	to	TO	0
4C	4C	CD	0
are	are	VBP	0
drawings	drawings	NNS	0
for	for	IN	0
describing	describing	VBG	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
and	and	CC	0
diagnosis	diagnosis	NN	B-NP
principle	principle	NN	I-NP
when	when	WRB	0
a	a	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NN	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
input	input	NN	I-NP
line	line	NN	I-NP
;	;	:	0
FIGS.	FIGS.	NNP	0
5A	5A	NNP	0
to	to	TO	0
5C	5C	CD	0
are	are	VBP	0
drawings	drawings	NNS	0
for	for	IN	0
describing	describing	VBG	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
and	and	CC	0
diagnosis	diagnosis	NN	B-NP
principle	principle	NN	I-NP
when	when	WRB	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
input	input	NN	I-NP
line	line	NN	I-NP
is	is	VBZ	0
floating	floating	VBG	0
;	;	:	0
FIG.	FIG.	CD	0
6	6	CD	0
is	is	VBZ	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
control	control	NN	I-NP
flowchart	flowchart	NN	I-NP
by	by	IN	0
an	an	DT	0
MPU	MPU	NNP	B-NP
of	of	IN	0
FIGS.	FIGS.	NNP	0
2A	2A	NNP	0
and	and	CC	0
2B	2B	NNP	0
;	;	:	0
FIG.	FIG.	CD	0
7	7	CD	0
is	is	VBZ	0
a	a	DT	0
diagnosis	diagnosis	NN	B-NP
process	process	NN	I-NP
flowchart	flowchart	NN	I-NP
by	by	IN	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
circuit	circuit	NN	I-NP
of	of	IN	0
FIGS.	FIGS.	NNP	0
2A	2A	NNP	0
and	and	CC	0
2B	2B	NNP	0
;	;	:	0
FIGS.	FIGS.	NNP	0
8A	8A	NNP	0
and	and	CC	0
8B	8B	NNP	0
are	are	VBP	0
circuit	circuit	NN	B-NP
block	block	NN	I-NP
diagram	diagram	NN	I-NP
showing	showing	VBG	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
according	according	VBG	0
to	to	TO	0
another	another	DT	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
with	with	IN	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
divided	divided	VBN	0
into	into	IN	0
groups	groups	NNS	0
;	;	:	0
and	and	CC	0
FIGS.	FIGS.	NNP	0
9A	9A	NNP	0
and	and	CC	0
9B	9B	NNP	0
are	are	VBP	0
circuit	circuit	NN	B-NP
block	block	NN	I-NP
diagram	diagram	NN	I-NP
showing	showing	VBG	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
according	according	VBG	0
to	to	TO	0
still	still	RB	0
another	another	DT	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
that	that	WDT	0
is	is	VBZ	0
applied	applied	VBN	0
to	to	TO	0
input/output	input/output	NN	B-NP
circuit	circuit	NN	I-NP
.	.	.	0
FIGS.	FIGS.	NNP	0
1A	1A	NNP	0
and	and	CC	0
1B	1B	NNP	0
are	are	VBP	0
drawings	drawings	NNS	0
for	for	IN	0
describing	describing	VBG	0
a	a	DT	0
package	package	NN	B-NP
structure	structure	NN	I-NP
of	of	IN	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
using	using	VBG	0
a	a	DT	0
ball	ball	NN	0
grid	grid	NN	0
array	array	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	NNP	0
1A	1A	NNP	0
is	is	VBZ	0
a	a	DT	0
front	front	JJ	B-NP
side	side	NN	I-NP
perspective	perspective	NN	I-NP
view	view	NN	I-NP
of	of	IN	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
,	,	,	0
wherein	wherein	VBG	0
a	a	DT	0
chip	chip	NN	0
52	52	CD	0
is	is	VBZ	0
disposed	disposed	VBN	0
on	on	IN	0
a	a	DT	0
multilayer	multilayer	JJ	0
printed	printed	JJ	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
50	50	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
terminal	terminal	NN	B-NP
side	side	NN	I-NP
of	of	IN	0
the	the	DT	0
multilayer	multilayer	JJ	0
printed	printed	JJ	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
50	50	CD	0
and	and	CC	0
the	the	DT	0
chip	chip	NN	0
52	52	CD	0
are	are	VBP	0
connected	connected	VBN	0
to	to	TO	0
each	each	DT	0
other	other	JJ	0
with	with	IN	0
Au	Au	NNP	0
wires	wires	VBD	0
54	54	CD	0
with	with	IN	0
their	their	PRP$	0
top	top	JJ	0
being	being	VBG	0
sealed	sealed	VBN	0
by	by	IN	0
resin	resin	CD	B-NP
56	56	CD	0
.	.	.	0
As	As	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
1B	1B	CD	0
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
a	a	DT	0
drawing	drawing	NN	0
for	for	IN	0
describing	describing	VBG	0
the	the	DT	0
back	back	JJ	0
side	side	NN	0
,	,	,	0
soldering	soldering	JJ	0
balls	balls	NNS	0
58	58	CD	0
are	are	VBP	0
disposed	disposed	VBN	0
in	in	IN	0
a	a	DT	0
lattice	lattice	JJ	0
shape	shape	NN	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
having	having	VBG	0
the	the	DT	0
above-described	above-described	JJ	0
structure	structure	NN	0
is	is	VBZ	0
positioned	positioned	VBN	0
by	by	IN	0
applying	applying	VBG	B-NP
solder	solder	JJ	I-NP
paste	paste	NN	I-NP
for	for	IN	0
bonding	bonding	NN	0
through	through	IN	0
a	a	DT	0
printing	printing	NN	B-NP
process	process	NN	I-NP
to	to	TO	0
the	the	DT	0
pattern	pattern	NN	0
of	of	IN	0
a	a	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
having	having	VBG	0
implemented	implemented	VBN	0
thereon	thereon	VBG	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
and	and	CC	0
then	then	RB	0
heating	heating	VBG	0
the	the	DT	0
entire	entire	JJ	0
package	package	NN	0
,	,	,	0
thereby	thereby	RB	0
melting	melting	VBG	0
the	the	DT	0
soldering	soldering	JJ	0
balls	balls	NNS	0
58	58	CD	0
for	for	IN	0
soldering	soldering	NN	B-NP
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
with	with	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
being	being	VBG	0
implemented	implemented	VBN	0
on	on	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
through	through	IN	0
soldering	soldering	NN	B-NP
,	,	,	0
the	the	DT	0
state	state	NN	0
of	of	IN	0
soldering	soldering	NN	B-NP
by	by	IN	0
the	the	DT	0
soldering	soldering	JJ	0
balls	balls	NNS	0
58	58	CD	0
with	with	IN	0
the	the	DT	0
pattern	pattern	NN	0
at	at	IN	0
the	the	DT	0
back	back	JJ	0
side	side	NN	0
cannot	cannot	RB	0
be	be	VB	0
seen	seen	VBN	0
from	from	IN	0
outside	outside	JJ	0
.	.	.	0
FIGS.	FIGS.	NNP	0
2A	2A	NNP	0
and	and	CC	0
2B	2B	NNP	0
are	are	VBP	0
circuit	circuit	NN	B-NP
block	block	NN	I-NP
diagram	diagram	NN	I-NP
with	with	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
of	of	IN	0
FIGS.	FIGS.	NNP	0
1A	1A	NNP	0
and	and	CC	0
1B	1B	RB	0
being	being	VBG	0
implemented	implemented	VBN	0
through	through	IN	0
soldering	soldering	NN	B-NP
on	on	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
12	12	CD	0
.	.	.	0
In	In	IN	0
FIGS.	FIGS.	NNP	0
2A	2A	NNP	0
and	and	CC	0
2B	2B	NNP	0
,	,	,	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
using	using	VBG	0
the	the	DT	0
ball-grid-array	ball-grid-array	JJ	B-NP
package	package	NN	I-NP
includes	includes	VBZ	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
48	48	CD	0
for	for	IN	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
performing	performing	VBG	I-NP
fault	fault	NN	I-NP
diagnosis	diagnosis	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
pattern	pattern	NN	0
by	by	IN	0
soldering	soldering	JJ	0
balls	balls	NNS	0
.	.	.	0
The	The	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
48	48	CD	0
tests	tests	NNS	0
an	an	DT	0
fixed	fixed	VBN	B-NP
leadless	leadless	JJ	I-NP
terminal	terminal	NN	I-NP
output	output	NN	I-NP
voltage	voltage	NN	I-NP
by	by	IN	0
soldering	soldering	NN	B-NP
with	with	IN	0
soldering	soldering	JJ	0
balls	balls	NNS	0
,	,	,	0
with	with	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
being	being	VBG	0
implemented	implemented	VBN	0
on	on	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
12	12	CD	0
,	,	,	0
to	to	TO	0
determine	determine	VB	0
whether	whether	IN	0
the	the	DT	0
output	output	NN	B-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
or	or	CC	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NN	0
.	.	.	0
Correspondingly	Correspondingly	JJ	0
to	to	TO	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
48	48	CD	0
of	of	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
,	,	,	0
an	an	DT	0
MPU	MPU	NNP	B-NP
20	20	CD	0
implemented	implemented	VBN	0
on	on	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
12	12	CD	0
includes	includes	VBZ	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
control	control	NN	I-NP
unit	unit	NN	I-NP
46	46	CD	0
.	.	.	0
In	In	IN	0
a	a	DT	0
diagnosis	diagnosis	NN	B-NP
process	process	NN	I-NP
by	by	IN	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
48	48	CD	0
of	of	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
,	,	,	0
when	when	WRB	0
a	a	DT	0
device	device	NN	0
using	using	VBG	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
12	12	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
test	test	NN	B-NP
processing	processing	NN	I-NP
testing	testing	NN	I-NP
equipment	equipment	NN	I-NP
in	in	IN	0
the	the	DT	0
stage	stage	NN	0
where	where	WRB	0
assembly	assembly	NN	0
in	in	IN	0
the	the	DT	0
manufacturing	manufacturing	NN	B-NP
line	line	NN	I-NP
has	has	VBZ	0
been	been	VBN	0
completed	completed	VBN	0
,	,	,	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
process	process	NN	I-NP
is	is	VBZ	0
simultaneously	simultaneously	RB	0
performed	performed	VBN	0
.	.	.	0
The	The	DT	0
testing	testing	NN	B-NP
equipment	equipment	NN	I-NP
having	having	VBG	0
connected	connected	VBN	0
thereto	thereto	VBG	0
the	the	DT	0
device	device	NN	0
allows	allows	VBZ	0
a	a	DT	0
testing	testing	NN	B-NP
program	program	NN	I-NP
to	to	TO	0
be	be	VB	0
downloaded	downloaded	VBN	0
to	to	TO	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
mpu	mpu	NN	B-NP
memory	memory	NN	I-NP
20	20	CD	0
.	.	.	0
The	The	DT	0
MPU	MPU	NNP	B-NP
20	20	CD	0
executes	executes	VBZ	0
the	the	DT	0
testing	testing	NN	B-NP
program	program	NN	I-NP
downloaded	downloaded	NN	0
to	to	TO	0
its	its	PRP$	0
memory	memory	NN	B-NP
to	to	TO	0
perform	perform	VB	0
a	a	DT	0
necessary	necessary	JJ	0
testing	testing	NN	B-NP
process	process	NN	I-NP
.	.	.	0
The	The	DT	0
testing	testing	NN	B-NP
program	program	NN	I-NP
downloaded	downloaded	NN	0
from	from	IN	0
the	the	DT	0
testing	testing	NN	B-NP
equipment	equipment	NN	I-NP
includes	includes	VBZ	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
program	program	NN	I-NP
according	according	VBG	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
By	By	IN	0
executing	executing	VBG	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
program	program	NN	I-NP
,	,	,	0
the	the	DT	0
function	function	NN	0
of	of	IN	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
control	control	NN	I-NP
unit	unit	NN	I-NP
46	46	CD	0
of	of	IN	0
the	the	DT	0
MPU	MPU	NNP	B-NP
20	20	CD	0
is	is	VBZ	0
achieved	achieved	VBN	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
the	the	DT	0
MPU	MPU	NNP	B-NP
20	20	CD	0
executes	executes	VBZ	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
program	program	NN	I-NP
downloaded	downloaded	NN	0
from	from	IN	0
the	the	DT	0
testing	testing	NN	B-NP
equipment	equipment	NN	I-NP
to	to	TO	0
achieve	achieve	VB	0
the	the	DT	0
function	function	NN	0
of	of	IN	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
control	control	NN	I-NP
unit	unit	NN	I-NP
46	46	CD	0
,	,	,	0
instructs	instructs	VBZ	0
via	via	IN	0
a	a	DT	0
bus	bus	NN	0
30	30	CD	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
48	48	CD	0
included	included	VBD	0
in	in	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
to	to	TO	0
perform	perform	VB	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
for	for	IN	0
diagnosing	diagnosing	VBG	0
the	the	DT	0
state	state	NN	0
of	of	IN	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
soldering	soldering	NN	I-NP
,	,	,	0
receives	receives	VBZ	0
the	the	DT	0
diagnosis	diagnosis	NN	B-NP
result	result	NN	I-NP
obtained	obtained	VBN	0
through	through	IN	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
fault	fault	NN	I-NP
diagnosing	diagnosing	NN	I-NP
operation	operation	NN	I-NP
48	48	CD	0
,	,	,	0
and	and	CC	0
then	then	RB	0
notifies	notifies	VB	0
the	the	DT	0
results	results	NNS	0
to	to	TO	0
the	the	DT	0
testing	testing	NN	B-NP
equipment	equipment	NN	I-NP
.	.	.	0
Inside	Inside	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
,	,	,	0
a	a	DT	0
logic	logic	NN	B-NP
circuit	circuit	NN	I-NP
62	62	CD	0
is	is	VBZ	0
provided	provided	VBN	0
.	.	.	0
The	The	DT	0
logic	logic	NN	B-NP
circuit	circuit	NN	I-NP
62	62	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
64-1	64-1	VBP	0
to	to	TO	0
64-6	64-6	CD	0
for	for	IN	0
outputting	outputting	VBG	0
a	a	DT	0
logic	logic	NN	B-NP
signal	signal	NN	I-NP
according	according	VBG	0
to	to	TO	0
a	a	DT	0
logic	logic	NN	B-NP
level	level	NN	I-NP
of	of	IN	0
H	H	NNP	0
or	or	CC	0
l.	l.	NN	B-NP
output	output	NN	I-NP
line	line	NN	I-NP
from	from	IN	0
the	the	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
64-1	64-1	VBP	0
to	to	TO	0
64-6	64-6	CD	0
are	are	VBP	0
connected	connected	VBN	0
to	to	TO	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
66-1	66-1	VBP	0
to	to	TO	0
66-6	66-6	CD	0
by	by	IN	0
a	a	DT	0
circuit	circuit	NN	B-NP
pattern	pattern	NN	I-NP
via	via	IN	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
65-1	65-1	VBP	0
to	to	TO	0
65-6	65-6	CD	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
pattern	pattern	NN	0
on	on	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
12	12	CD	0
by	by	IN	0
the	the	DT	0
soldering	soldering	JJ	0
balls	balls	NNS	0
58	58	CD	0
shown	shown	VBN	0
in	in	IN	0
FIGS.	FIGS.	NNP	0
1A	1A	NNP	0
and	and	CC	0
1B	1B	NNP	0
.	.	.	0
A	A	DT	0
circuit	circuit	NN	B-NP
portion	portion	NN	I-NP
including	including	VBG	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
65-1	65-1	VBP	0
to	to	TO	0
65-6	65-6	CD	0
at	at	IN	0
output	output	NN	B-NP
side	side	NN	I-NP
on	on	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
described	described	VBD	0
above	above	RB	0
is	is	VBZ	0
provided	provided	VBN	0
with	with	IN	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
48	48	CD	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
The	The	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
48	48	CD	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
includes	includes	VBZ	0
a	a	DT	0
first	first	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
68	68	CD	0
,	,	,	0
a	a	DT	0
second	second	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
72	72	CD	0
,	,	,	0
a	a	DT	0
switching	switching	JJ	0
control	control	NN	B-NP
unit	unit	NN	I-NP
76	76	CD	0
,	,	,	0
a	a	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
78	78	CD	0
,	,	,	0
a	a	DT	0
measuring	measuring	JJ	0
unit	unit	NN	0
80	80	CD	0
,	,	,	0
a	a	DT	0
determining	determining	JJ	0
unit	unit	NN	0
82	82	CD	0
,	,	,	0
and	and	CC	0
a	a	DT	0
bus	bus	NN	B-NP
interface	interface	NN	I-NP
unit	unit	NN	I-NP
84	84	CD	0
.	.	.	0
When	When	WRB	0
the	the	DT	0
switching	switching	JJ	0
control	control	NN	B-NP
unit	unit	NN	I-NP
76	76	CD	0
receives	receives	VBZ	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
instruction	instruction	NN	I-NP
from	from	IN	0
the	the	DT	0
MPU	MPU	NNP	B-NP
20	20	CD	0
via	via	IN	0
the	the	DT	0
bus	bus	NN	B-NP
interface	interface	NN	I-NP
unit	unit	NN	I-NP
84	84	CD	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
68	68	CD	0
cuts	cuts	NNS	0
the	the	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
64-1	64-1	VBP	0
to	to	TO	0
64-6	64-6	CD	0
from	from	IN	0
the	the	DT	0
corresponding	corresponding	JJ	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
65-1	65-1	VBP	0
to	to	TO	0
65-6	65-6	CD	0
,	,	,	0
respectively	respectively	RB	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
68	68	CD	0
includes	includes	VBZ	0
switches	switches	JJ	0
70-1	70-1	NN	0
to	to	TO	0
70-6	70-6	CD	0
.	.	.	0
At	At	IN	0
the	the	DT	0
normal	normal	JJ	B-NP
state	state	NN	I-NP
,	,	,	0
the	the	DT	0
switches	switches	JJ	0
70-1	70-1	NN	0
to	to	TO	0
70-6	70-6	CD	0
are	are	VBP	0
closed	closed	VBN	0
in	in	IN	0
an	an	DT	0
ON	ON	NNP	0
state	state	NN	0
to	to	TO	0
connect	connect	VB	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
output	output	NN	I-NP
64-1	64-1	VBP	0
to	to	TO	0
64-6	64-6	CD	0
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
65-1	65-1	NNP	0
and	and	CC	0
65-6	65-6	NNP	0
.	.	.	0
Upon	Upon	IN	0
reception	reception	NN	0
of	of	IN	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
instruction	instruction	NN	I-NP
from	from	IN	0
the	the	DT	0
MPU	MPU	NNP	B-NP
20	20	CD	0
,	,	,	0
the	the	DT	0
switches	switches	JJ	0
70-1	70-1	NN	0
to	to	TO	0
70-6	70-6	CD	0
are	are	VBP	0
sequentially	sequentially	VBN	0
switched	switched	VBN	0
with	with	IN	0
a	a	DT	0
switch	switch	NN	B-NP
control	control	NN	I-NP
signal	signal	NN	I-NP
from	from	IN	0
the	the	DT	0
switching	switching	JJ	0
control	control	NN	B-NP
unit	unit	NN	I-NP
76	76	CD	0
in	in	IN	0
the	the	DT	0
order	order	NN	0
of	of	IN	0
the	the	DT	0
switches	switches	JJ	0
70-1	70-1	NN	0
to	to	TO	0
70-6	70-6	CD	0
from	from	IN	0
an	an	DT	0
ON	ON	NNP	0
state	state	NN	0
to	to	TO	0
an	an	DT	0
OFF	OFF	NNP	0
state	state	NN	0
,	,	,	0
thereby	thereby	RB	0
sequentially	sequentially	VBP	0
cutting	cutting	VBG	0
the	the	DT	0
connection	connection	NN	0
of	of	IN	0
the	the	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
64-1	64-1	VBP	0
to	to	TO	0
64-6	64-6	CD	0
to	to	TO	0
leadless	leadless	VB	0
terminals	terminals	JJ	0
65-1	65-1	NN	0
and	and	CC	0
65-6	65-6	NNP	0
.	.	.	0
The	The	DT	0
second	second	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
72	72	CD	0
includes	includes	VBZ	0
switches	switches	JJ	0
74-1	74-1	NN	0
to	to	TO	0
74-6	74-6	CD	0
to	to	TO	0
connect	connect	VB	0
an	an	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
output	output	NN	I-NP
78	78	CD	0
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
65-1	65-1	VBP	0
to	to	TO	0
65-6	65-6	CD	0
side	side	NN	0
.	.	.	0
The	The	DT	0
second	second	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
72	72	CD	0
performs	performs	VBZ	0
switching	switching	VBG	B-NP
control	control	NN	I-NP
in	in	IN	0
synchronization	synchronization	NN	B-NP
with	with	IN	0
the	the	DT	0
first	first	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
68	68	CD	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
in	in	IN	0
synchronization	synchronization	NN	B-NP
with	with	IN	0
sequential	sequential	JJ	B-NP
cutting	cutting	NN	I-NP
of	of	IN	0
the	the	DT	0
switches	switches	JJ	0
70-1	70-1	NN	0
to	to	TO	0
70-6	70-6	CD	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
68	68	CD	0
,	,	,	0
the	the	DT	0
switches	switches	JJ	0
74-1	74-1	NN	0
to	to	TO	0
74-6	74-6	CD	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
72	72	CD	0
are	are	VBP	0
sequentially	sequentially	VBN	0
turned	turned	VBN	0
on	on	RP	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
with	with	IN	0
the	the	DT	0
switch	switch	NN	0
74-1	74-1	VBZ	0
being	being	VBG	0
turned	turned	VBN	0
on	on	RP	0
to	to	TO	0
the	the	DT	0
output	output	NN	B-NP
line	line	NN	I-NP
at	at	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
65-1	65-1	CD	0
side	side	NN	0
that	that	WDT	0
was	was	VBD	0
cut	cut	VBN	0
from	from	IN	0
the	the	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
64-1	64-1	NN	0
by	by	IN	0
the	the	DT	0
switch	switch	NN	0
70-1	70-1	NN	0
,	,	,	0
a	a	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
pseudo-output	pseudo-output	JJ	I-NP
voltage	voltage	NN	I-NP
78	78	CD	0
is	is	VBZ	0
supplied	supplied	VBN	0
.	.	.	0
The	The	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
78	78	CD	0
output	output	NN	B-NP
a	a	DT	0
predetermined	predetermined	JJ	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
fault	fault	NN	I-NP
diagnosis	diagnosis	NN	I-NP
pseudo-output	pseudo-output	JJ	I-NP
voltage	voltage	NN	I-NP
65-1	65-1	VBP	0
to	to	TO	0
65-6	65-6	CD	0
.	.	.	0
As	As	IN	0
a	a	DT	0
pseudo-output	pseudo-output	JJ	B-NP
voltage	voltage	JJ	I-NP
Vs	Vs	JJ	0
output	output	NN	B-NP
from	from	IN	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
78	78	CD	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
a	a	DT	0
half	half	NN	0
of	of	IN	0
a	a	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
voltage	voltage	VBD	I-NP
Vc	Vc	NNP	I-NP
at	at	IN	0
the	the	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
64	64	CD	0
,	,	,	0
that	that	WDT	0
is	is	VBZ	0
,	,	,	0
Vc	Vc	NNP	B-NP
/	/	CD	0
2	2	CD	0
,	,	,	0
is	is	VBZ	0
output	output	NN	B-NP
by	by	IN	0
a	a	DT	0
resistance-voltage-divider	resistance-voltage-divider	JJ	B-NP
circuit	circuit	NN	I-NP
.	.	.	0
The	The	DT	0
measuring	measuring	JJ	0
unit	unit	NN	0
80	80	CD	0
sequentially	sequentially	CD	0
measures	measures	NNS	0
terminal	terminal	VBP	B-NP
voltage	voltage	NN	I-NP
at	at	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
65-1	65-1	NNP	0
and	and	CC	0
65-6	65-6	CD	0
with	with	IN	0
a	a	DT	0
pseudo-output	pseudo-output	JJ	B-NP
voltage	voltage	NN	I-NP
being	being	VBG	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
65-1	65-1	NN	0
by	by	IN	0
switching	switching	VBG	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
68	68	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
72	72	CD	0
,	,	,	0
and	and	CC	0
then	then	RB	0
output	output	NN	B-NP
the	the	DT	0
results	results	NNS	0
to	to	TO	0
the	the	DT	0
determining	determining	JJ	0
unit	unit	NN	0
82	82	CD	0
.	.	.	0
The	The	DT	0
determining	determining	JJ	0
unit	unit	NN	0
82	82	CD	0
determines	determines	NN	0
,	,	,	0
from	from	IN	0
the	the	DT	0
voltages	voltages	NN	0
measured	measured	VBN	0
by	by	IN	0
the	the	DT	0
measuring	measuring	JJ	0
unit	unit	NN	0
80	80	CD	0
,	,	,	0
whether	whether	IN	0
the	the	DT	0
voltage	voltage	NN	0
of	of	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
65-1	65-1	VBP	0
to	to	TO	0
65-6	65-6	NNP	0
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
or	or	CC	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NNS	0
resulting	resulting	VBG	0
from	from	IN	0
an	an	DT	0
increase	increase	NN	0
in	in	IN	0
leak	leak	JJ	0
current	current	JJ	0
,	,	,	0
short-circuit	short-circuit	JJ	B-NP
malfunction	malfunction	NN	I-NP
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	VBP	0
caused	caused	VBN	0
by	by	IN	0
a	a	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
or	or	CC	0
the	the	DT	0
like	like	VBP	0
attached	attached	VBN	0
between	between	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
65-1	65-1	VBP	0
to	to	TO	0
65-6	65-6	CD	0
and	and	CC	0
the	the	DT	0
pattern	pattern	NN	0
at	at	IN	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
side	side	NN	I-NP
or	or	CC	0
the	the	DT	0
pattern	pattern	NN	0
at	at	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
ground	ground	NN	I-NP
side	side	NN	I-NP
12	12	CD	0
.	.	.	0
The	The	DT	0
determination	determination	NN	B-NP
result	result	NN	I-NP
obtained	obtained	VBN	0
by	by	IN	0
the	the	DT	0
determining	determining	JJ	0
unit	unit	NN	0
82	82	CD	0
as	as	IN	0
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
65-1	65-1	VBP	0
to	to	TO	0
65-6	65-6	CD	0
are	are	VBP	0
reported	reported	VBN	0
from	from	IN	0
the	the	DT	0
bus	bus	NN	B-NP
interface	interface	NN	I-NP
unit	unit	NN	I-NP
84	84	CD	0
via	via	IN	0
the	the	DT	0
bus	bus	NN	0
30	30	CD	0
to	to	TO	0
the	the	DT	0
MPU	MPU	NNP	B-NP
20	20	CD	0
.	.	.	0
As	As	IN	0
the	the	DT	0
bus	bus	NN	B-NP
interface	interface	NN	I-NP
unit	unit	NN	I-NP
84	84	CD	0
,	,	,	0
the	the	DT	0
one	one	NN	0
included	included	VBD	0
in	in	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
as	as	IN	0
it	it	PRP	0
is	is	VBZ	0
.	.	.	0
Here	Here	RB	0
,	,	,	0
determination	determination	NN	B-NP
by	by	IN	0
the	the	DT	0
determining	determining	JJ	0
unit	unit	NN	0
82	82	CD	0
provided	provided	VBN	0
to	to	TO	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
48	48	CD	0
as	as	IN	0
to	to	TO	0
whether	whether	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
of	of	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
65-1	65-1	VBP	0
to	to	TO	0
65-6	65-6	NNP	0
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
or	or	CC	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NNS	0
differ	differ	VBP	0
depending	depending	VBG	0
on	on	IN	0
the	the	DT	0
type	type	NN	0
of	of	IN	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
input	input	NN	I-NP
circuit	circuit	NN	I-NP
66-1	66-1	VBP	0
to	to	TO	0
66-6	66-6	CD	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
as	as	IN	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
input	input	NN	I-NP
circuit	circuit	NN	I-NP
portion	portion	NN	I-NP
66-1	66-1	VBP	0
to	to	TO	0
66-6	66-6	CD	0
,	,	,	0
the	the	DT	0
following	following	JJ	0
three	three	CD	0
types	types	NNS	0
are	are	VBP	0
present	present	JJ	0
:	:	:	0
(	(	-LRB-	0
1	1	LS	0
)	)	-RRB-	0
A	A	DT	0
circuit	circuit	NN	0
with	with	IN	0
an	an	DT	0
input	input	NN	B-NP
line	line	NN	I-NP
being	being	VBG	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
line	line	NN	I-NP
with	with	IN	0
a	a	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
;	;	:	0
(	(	-LRB-	0
2	2	LS	0
)	)	-RRB-	0
A	A	DT	0
circuit	circuit	NN	0
with	with	IN	0
an	an	DT	0
input	input	NN	B-NP
line	line	NN	I-NP
being	being	VBG	0
connected	connected	VBN	0
to	to	TO	0
ground	ground	VB	0
with	with	IN	0
a	a	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NN	0
;	;	:	0
and	and	CC	0
(	(	-LRB-	0
3	3	LS	0
)	)	-RRB-	0
An	An	DT	0
input	input	NN	B-NP
circuit	circuit	NN	I-NP
in	in	IN	0
a	a	DT	0
floating	floating	JJ	0
state	state	NN	0
with	with	IN	0
neither	neither	DT	0
a	a	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
nor	nor	CC	0
a	a	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NNS	0
being	being	VBG	0
connected	connected	VBN	0
to	to	TO	0
an	an	DT	0
input	input	NN	B-NP
line	line	NN	I-NP
.	.	.	0
Also	Also	RB	0
,	,	,	0
since	since	IN	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
66-1	66-1	VBP	0
to	to	TO	0
66-6	66-6	CD	0
are	are	VBP	0
cmo	cmo	NN	B-NP
circuit	circuit	NN	I-NP
in	in	IN	0
most	most	JJS	0
cases	cases	NNS	0
,	,	,	0
their	their	PRP$	0
impedance	impedance	NN	B-NP
is	is	VBZ	0
sufficiently	sufficiently	RB	0
high	high	JJ	0
,	,	,	0
and	and	CC	0
therefore	therefore	RB	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
output	output	NN	I-NP
voltage	voltage	NN	I-NP
65-1	65-1	VBP	0
to	to	TO	0
65-6	65-6	CD	0
depend	depend	NNS	0
solely	solely	RB	0
on	on	IN	0
the	the	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
,	,	,	0
the	the	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NN	0
,	,	,	0
or	or	CC	0
the	the	DT	0
floating	floating	JJ	0
state	state	NN	0
.	.	.	0
FIGS.	FIGS.	NNP	0
3A	3A	NNP	0
to	to	TO	0
3C	3C	CD	0
are	are	VBP	0
drawings	drawings	NNS	0
for	for	IN	0
describing	describing	VBG	0
the	the	DT	0
diagnosis	diagnosis	NN	0
principles	principles	NNS	0
by	by	IN	0
the	the	DT	0
fault	fault	NN	0
diagnosing	diagnosing	NN	0
unit	unit	NN	0
and	and	CC	0
when	when	WRB	0
a	a	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
an	an	DT	0
input	input	NN	0
line	line	NN	0
of	of	IN	0
an	an	DT	0
external	external	JJ	0
circuit	circuit	NN	0
.	.	.	0
FIG.	FIG.	NNP	0
3A	3A	NNP	0
particularly	particularly	RB	0
depicts	depicts	VBZ	0
an	an	DT	0
output	output	NN	0
system	system	NN	0
of	of	IN	0
the	the	DT	0
output	output	NN	0
circuit	circuit	NN	0
64-1	64-1	NN	0
of	of	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
external	external	JJ	0
circuit	circuit	NN	0
66-1	66-1	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
65-1	65-1	NN	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
power	power	NN	0
source	source	NN	0
line	line	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	0
source	source	NN	0
voltage	voltage	VBD	0
Vc	Vc	NNP	0
with	with	IN	0
a	a	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
90	90	CD	0
.	.	.	0
Also	Also	RB	0
,	,	,	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	0
unit	unit	NN	0
78	78	CD	0
provided	provided	VBN	0
to	to	TO	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
makes	makes	VBZ	0
a	a	DT	0
serial	serial	JJ	0
connection	connection	NN	0
of	of	IN	0
resistances	resistances	CD	0
86	86	CD	0
and	and	CC	0
88	88	CD	0
to	to	TO	0
a	a	DT	0
portion	portion	NN	0
between	between	IN	0
the	the	DT	0
power	power	NN	0
source	source	NN	0
line	line	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	0
source	source	NN	0
voltage	voltage	VBD	0
Vc	Vc	NNP	0
and	and	CC	0
ground	ground	NN	0
,	,	,	0
and	and	CC	0
a	a	DT	0
voltage	voltage	NN	0
at	at	IN	0
its	its	PRP$	0
connecting	connecting	JJ	0
point	point	NN	0
is	is	VBZ	0
taken	taken	VBN	0
as	as	IN	0
a	a	DT	0
pseudo-output	pseudo-output	JJ	0
voltage	voltage	JJ	0
Vs	Vs	NNS	0
for	for	IN	0
output	output	NN	0
.	.	.	0
Here	Here	RB	0
,	,	,	0
when	when	WRB	0
resistance	resistance	NN	0
values	values	NNS	0
of	of	IN	0
the	the	DT	0
resistances	resistances	JJ	0
86	86	CD	0
and	and	CC	0
88	88	CD	0
are	are	VBP	0
taken	taken	VBN	0
as	as	IN	0
R1	R1	NNP	0
and	and	CC	0
R2	R2	NNP	0
,	,	,	0
respectively	respectively	RB	0
,	,	,	0
R1=R2	R1=R2	NNP	0
is	is	VBZ	0
set	set	VBN	0
,	,	,	0
for	for	IN	0
example	example	NN	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	0
voltage	voltage	JJ	0
Vs	Vs	NNS	0
with	with	IN	0
the	the	DT	0
switch	switch	NN	0
74-1	74-1	VBZ	0
being	being	VBG	0
cut	cut	NN	0
is	is	VBZ	0
Vs=Vc	Vs=Vc	CD	0
/	/	CD	0
2	2	CD	0
.	.	.	0
The	The	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
65-1	65-1	NN	0
does	does	VBZ	0
not	not	RB	0
have	have	VB	0
a	a	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
at	at	IN	0
the	the	DT	0
normal	normal	JJ	0
time	time	NN	0
,	,	,	0
but	but	CC	0
may	may	MD	0
have	have	VB	0
a	a	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
92	92	CD	0
or	or	CC	0
a	a	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
94	94	CD	0
attached	attached	JJ	0
thereto	thereto	NN	0
for	for	IN	0
some	some	DT	0
reason	reason	NN	0
.	.	.	0
The	The	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
92	92	CD	0
is	is	VBZ	0
attached	attached	VBN	0
between	between	IN	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
65-1	65-1	NN	0
and	and	CC	0
Vc	Vc	NNP	0
of	of	IN	0
the	the	DT	0
power	power	NN	0
source	source	NN	0
line	line	NN	0
,	,	,	0
and	and	CC	0
has	has	VBZ	0
a	a	DT	0
resistance	resistance	NN	0
component	component	NN	0
Rx	Rx	NNP	0
.	.	.	0
Furthermore	Furthermore	RB	0
,	,	,	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
94	94	CD	0
is	is	VBZ	0
attached	attached	VBN	0
between	between	IN	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
65-1	65-1	NN	0
and	and	CC	0
the	the	DT	0
ground	ground	NN	0
pattern	pattern	NN	0
of	of	IN	0
the	the	DT	0
external	external	JJ	0
circuit	circuit	NN	0
,	,	,	0
and	and	CC	0
similarly	similarly	RB	0
has	has	VBZ	0
a	a	DT	0
resistance	resistance	NN	0
component	component	NN	0
Ry	Ry	NNP	0
.	.	.	0
Here	Here	RB	0
,	,	,	0
depending	depending	VBG	0
on	on	IN	0
the	the	DT	0
state	state	NN	0
of	of	IN	0
the	the	DT	0
foreign	foreign	JJ	0
matters	matters	NNS	0
,	,	,	0
the	the	DT	0
resistance	resistance	NN	0
components	components	NNS	0
Rx	Rx	NNP	0
and	and	CC	0
Ry	Ry	NNP	0
have	have	VBP	0
varying	varying	VBG	0
values	values	NNS	0
and	and	CC	0
are	are	VBP	0
not	not	RB	0
constant	constant	JJ	0
.	.	.	0
In	In	IN	0
operation	operation	NN	0
,	,	,	0
the	the	DT	0
fault	fault	NN	0
diagnosing	diagnosing	NN	0
unit	unit	NN	0
turns	turns	VBZ	0
off	off	RP	0
the	the	DT	0
switch	switch	NN	0
70-1	70-1	VBZ	0
as	as	RB	0
shown	shown	VBN	0
to	to	TO	0
cut	cut	VB	0
the	the	DT	0
output	output	NN	0
circuit	circuit	NN	0
64-1	64-1	NN	0
from	from	IN	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
65-1	65-1	NN	0
,	,	,	0
and	and	CC	0
simultaneously	simultaneously	RB	0
turns	turns	VBZ	0
on	on	IN	0
the	the	DT	0
switch	switch	NN	0
74-1	74-1	NN	0
to	to	TO	0
apply	apply	VB	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	0
voltage	voltage	JJ	0
Vs	Vs	NNS	0
from	from	IN	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	0
unit	unit	NN	0
78	78	CD	0
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
65-1	65-1	NN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
state	state	NN	0
,	,	,	0
the	the	DT	0
voltage	voltage	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
65-1	65-1	NN	0
is	is	VBZ	0
measured	measured	VBN	0
by	by	IN	0
the	the	DT	0
measuring	measuring	JJ	0
unit	unit	NN	0
80	80	CD	0
.	.	.	0
FIG.	FIG.	CD	0
3B	3B	CD	0
shows	shows	NNS	0
,	,	,	0
with	with	IN	0
the	the	DT	0
fault	fault	NN	0
diagnosing	diagnosing	NN	0
unit	unit	NN	0
being	being	VBG	0
in	in	IN	0
operation	operation	NN	0
,	,	,	0
the	the	DT	0
resistances	resistances	JJ	0
86	86	CD	0
and	and	CC	0
88	88	CD	0
of	of	IN	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	0
unit	unit	NN	0
78	78	CD	0
for	for	IN	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
65-1	65-1	NN	0
,	,	,	0
the	the	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
90	90	CD	0
of	of	IN	0
the	the	DT	0
input	input	NN	0
line	line	NN	0
of	of	IN	0
the	the	DT	0
external	external	JJ	0
circuit	circuit	NN	0
66-1	66-1	NN	0
,	,	,	0
and	and	CC	0
further	further	RBR	0
an	an	DT	0
equivalent	equivalent	JJ	0
circuit	circuit	NN	0
by	by	IN	0
the	the	DT	0
foreign	foreign	JJ	0
matters	matters	NNS	0
92	92	CD	0
and	and	CC	0
94	94	CD	0
attached	attached	VBN	0
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
65-1	65-1	NN	0
.	.	.	0
In	In	IN	0
FIG.	FIG.	CD	0
3B	3B	CD	0
,	,	,	0
when	when	WRB	0
no	no	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
is	is	VBZ	0
attached	attached	VBN	0
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
65-1	65-1	NN	0
,	,	,	0
a	a	DT	0
resistor	resistor	JJ	0
circuit	circuit	NN	0
formed	formed	VBN	0
of	of	IN	0
the	the	DT	0
resistances	resistances	JJ	0
86	86	CD	0
and	and	CC	0
88	88	CD	0
and	and	CC	0
the	the	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
90	90	CD	0
is	is	VBZ	0
configured	configured	VBN	0
.	.	.	0
The	The	DT	0
voltage	voltage	JJ	0
Vs	Vs	NNS	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
65-1	65-1	NN	0
at	at	IN	0
this	this	DT	0
time	time	NN	0
is	is	VBZ	0
:	:	:	0
Vs	Vs	NNP	0
=	=	NNP	0
R	R	NNP	0
2	2	CD	0
(	(	-LRB-	0
R	R	NNP	0
1	1	CD	0
/	/	CD	0
/	/	CD	0
R	R	NN	0
3	3	LS	0
)	)	-RRB-	0
+	+	NNP	0
R	R	NNP	0
2	2	CD	0
Vc	Vc	NNP	0
[	[	-LRB-	0
Equation	Equation	NNP	0
1	1	CD	0
]	]	-RRB-	0
Here	Here	RB	0
,	,	,	0
when	when	WRB	0
R1=R2=R3	R1=R2=R3	NNP	0
,	,	,	0
Vs	Vs	NNP	0
becomes	becomes	VBZ	0
as	as	IN	0
Vs=Vc	Vs=Vc	CD	0
2	2	CD	0
/	/	CD	0
3	3	CD	0
,	,	,	0
where	where	WRB	0
(	(	-LRB-	0
R1	R1	CD	0
/	/	CD	0
/	/	CD	0
R3	R3	CD	0
)	)	-RRB-	0
represents	represents	VBZ	0
a	a	DT	0
parallel	parallel	JJ	0
resistance	resistance	NN	0
value	value	NN	0
of	of	IN	0
1	1	CD	0
/	/	CD	0
{	{	CD	0
(	(	-LRB-	0
1	1	CD	0
/	/	CD	0
R1	R1	CD	0
)	)	-RRB-	0
+	+	NNP	0
(	(	-LRB-	0
1	1	CD	0
/	/	CD	0
R3	R3	CD	0
)	)	-RRB-	0
}	}	-RRB-	0
of	of	IN	0
the	the	DT	0
resistances	resistances	JJ	0
R1	R1	NN	0
and	and	CC	0
R3	R3	CD	0
in	in	IN	0
a	a	DT	0
simple	simple	JJ	0
form	form	NN	0
.	.	.	0
FIG.	FIG.	NNP	0
3C	3C	NNP	0
shows	shows	VBZ	0
a	a	DT	0
normal	normal	JJ	0
voltage	voltage	JJ	0
Vs	Vs	NNS	0
with	with	IN	0
respect	respect	NN	0
to	to	TO	0
the	the	DT	0
power	power	NN	0
supply	supply	NN	0
voltage	voltage	VBD	0
Vc	Vc	NNP	0
in	in	IN	0
the	the	DT	0
normal	normal	JJ	0
state	state	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
65-1	65-1	NN	0
.	.	.	0
A	A	DT	0
range	range	NN	0
centering	centering	NN	0
on	on	IN	0
the	the	DT	0
voltage	voltage	NN	0
at	at	IN	0
the	the	DT	0
normal	normal	JJ	0
time	time	NN	0
with	with	IN	0
V	V	NNP	0
is	is	VBZ	0
denoted	denoted	VBN	0
as	as	IN	0
a	a	DT	0
normal	normal	JJ	0
voltage	voltage	JJ	0
range	range	NN	0
98	98	CD	0
.	.	.	0
On	On	IN	0
the	the	DT	0
other	other	JJ	0
hand	hand	NN	0
,	,	,	0
as	as	RB	0
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
65-1	65-1	VBZ	0
as	as	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3A	3A	CD	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
92	92	CD	0
is	is	VBZ	0
attached	attached	VBN	0
between	between	IN	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
65-1	65-1	NN	0
and	and	CC	0
the	the	DT	0
power	power	NN	0
supply	supply	NN	0
line	line	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	0
voltage	voltage	VBD	0
Vc	Vc	NNP	0
,	,	,	0
as	as	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3B	3B	CD	0
,	,	,	0
the	the	DT	0
resistance	resistance	NN	0
component	component	NN	0
Rx	Rx	NNP	0
is	is	VBZ	0
added	added	VBN	0
due	due	JJ	0
to	to	TO	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
92	92	CD	0
.	.	.	0
The	The	DT	0
voltage	voltage	JJ	0
Vs	Vs	NNS	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
65-1	65-1	NN	0
in	in	IN	0
this	this	DT	0
case	case	NN	0
is	is	VBZ	0
:	:	:	0
Vs	Vs	NNP	0
=	=	NNP	0
R	R	NNP	0
2	2	CD	0
(	(	-LRB-	0
R	R	NNP	0
1	1	CD	0
/	/	CD	0
/	/	CD	0
R	R	NN	0
3	3	CD	0
/	/	CD	0
/	/	CD	0
Rx	Rx	NNP	0
)	)	-RRB-	0
+	+	NNP	0
R	R	NNP	0
2	2	CD	0
Vc	Vc	NNP	0
[	[	-LRB-	0
Equation	Equation	NNP	0
2	2	CD	0
]	]	-RRB-	0
and	and	CC	0
thus	thus	RB	0
the	the	DT	0
voltage	voltage	JJ	0
Vs	Vs	NNS	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
65-1	65-1	NN	0
is	is	VBZ	0
increase	increase	NN	0
by	by	IN	0
the	the	DT	0
resistance	resistance	NN	B-NP
component	component	NN	I-NP
rx	rx	NN	I-NP
addition	addition	NN	I-NP
due	due	JJ	0
to	to	TO	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
92	92	CD	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
a	a	DT	0
voltage	voltage	JJ	B-NP
range	range	NN	I-NP
exceeding	exceeding	VBG	0
the	the	DT	0
normal	normal	JJ	B-NP
voltage	voltage	JJ	I-NP
range	range	NN	I-NP
in	in	IN	0
FIG.	FIG.	NNP	0
3C	3C	NNP	0
is	is	VBZ	0
taken	taken	VBN	0
as	as	IN	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	JJ	B-NP
range	range	NN	I-NP
100	100	CD	0
.	.	.	0
Also	Also	RB	0
,	,	,	0
as	as	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3A	3A	CD	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
94	94	CD	0
is	is	VBZ	0
attached	attached	VBN	0
between	between	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
65-1	65-1	NN	0
and	and	CC	0
the	the	DT	0
external	external	JJ	B-NP
ground	ground	NN	I-NP
pattern	pattern	NN	I-NP
,	,	,	0
the	the	DT	0
resistance	resistance	NN	B-NP
component	component	NN	I-NP
Ry	Ry	NNP	I-NP
is	is	VBZ	0
added	added	VBN	0
to	to	TO	0
FIG.	FIG.	CD	0
3B	3B	CD	0
due	due	JJ	0
to	to	TO	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
94	94	CD	0
.	.	.	0
The	The	DT	0
voltage	voltage	JJ	0
Vs	Vs	NNS	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
65-1	65-1	NN	0
in	in	IN	0
this	this	DT	0
case	case	NN	0
is	is	VBZ	0
:	:	:	0
Vs	Vs	NNP	0
=	=	NNP	0
R	R	NNP	0
2	2	CD	0
(	(	-LRB-	0
R	R	NNP	0
1	1	CD	0
/	/	CD	0
/	/	CD	0
R	R	NN	0
3	3	LS	0
)	)	-RRB-	0
+	+	NNP	0
(	(	-LRB-	0
R	R	NNP	0
2	2	CD	0
/	/	CD	0
/	/	CD	0
Ry	Ry	NNP	0
)	)	-RRB-	0
Vc	Vc	NNP	0
[	[	-LRB-	0
Equation	Equation	NNP	0
3	3	CD	0
]	]	-RRB-	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
with	with	IN	0
the	the	DT	0
resistance	resistance	NN	B-NP
component	component	NN	I-NP
Ry	Ry	NN	I-NP
being	being	VBG	0
added	added	VBN	0
due	due	JJ	0
to	to	TO	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
94	94	CD	0
,	,	,	0
the	the	DT	0
voltage	voltage	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
65-1	65-1	NN	0
is	is	VBZ	0
below	below	IN	0
the	the	DT	0
normal	normal	JJ	B-NP
voltage	voltage	JJ	I-NP
range	range	NN	I-NP
98	98	CD	0
in	in	IN	0
FIG.	FIG.	CD	0
3C	3C	CD	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
a	a	DT	0
voltage	voltage	JJ	B-NP
range	range	NN	I-NP
under	under	IN	0
the	the	DT	0
normal	normal	JJ	B-NP
voltage	voltage	JJ	I-NP
range	range	NN	I-NP
98	98	CD	0
is	is	VBZ	0
taken	taken	VBN	0
as	as	IN	0
the	the	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	JJ	B-NP
range	range	NN	I-NP
102	102	CD	0
.	.	.	0
As	As	IN	0
such	such	JJ	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
90	90	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
66-1	66-1	NN	0
,	,	,	0
the	the	DT	0
normal	normal	JJ	B-NP
voltage	voltage	JJ	I-NP
range	range	NN	I-NP
98	98	CD	0
and	and	CC	0
the	the	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	JJ	B-NP
area	area	NN	I-NP
100	100	CD	0
and	and	CC	0
102	102	CD	0
in	in	IN	0
FIG.	FIG.	NNP	0
3C	3C	NNP	0
are	are	VBP	0
set	set	VBN	0
in	in	IN	0
advance	advance	NN	0
as	as	IN	0
determination	determination	NN	B-NP
criterion	criterion	NN	I-NP
in	in	IN	0
the	the	DT	0
determining	determining	JJ	0
unit	unit	NN	0
82	82	CD	0
of	of	IN	0
FIGS.	FIGS.	NNP	0
2A	2A	NNP	0
and	and	CC	0
2B	2B	NNP	0
.	.	.	0
In	In	IN	0
comparison	comparison	NN	0
with	with	IN	0
the	the	DT	0
measured	measured	VBN	B-NP
voltage	voltage	JJ	I-NP
Vs	Vs	NNS	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
obtained	obtained	VBN	0
through	through	IN	0
measurement	measurement	NN	0
by	by	IN	0
the	the	DT	0
measuring	measuring	JJ	0
unit	unit	NN	0
80	80	CD	0
through	through	IN	0
a	a	DT	0
fault	fault	NN	B-NP
testing	testing	NN	I-NP
operation	operation	NN	I-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
determined	determined	VBN	0
whether	whether	IN	0
the	the	DT	0
voltage	voltage	NN	0
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
or	or	CC	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NN	0
.	.	.	0
FIGS.	FIGS.	NNP	0
4A	4A	NNP	0
to	to	TO	0
4C	4C	CD	0
are	are	VBP	0
drawings	drawings	NNS	0
for	for	IN	0
describing	describing	VBG	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
and	and	CC	0
diagnosis	diagnosis	NN	B-NP
principle	principle	NN	I-NP
when	when	WRB	0
a	a	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NN	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
input	input	NN	I-NP
line	line	NN	I-NP
.	.	.	0
FIG.	FIG.	NNP	0
4A	4A	NNP	0
particularly	particularly	RB	0
depicts	depicts	VBZ	0
an	an	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
output	output	NN	I-NP
system	system	NN	I-NP
64-1	64-1	NN	0
,	,	,	0
wherein	wherein	VBG	0
a	a	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NN	0
96	96	CD	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
66-1	66-1	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
65-1	65-1	NN	0
.	.	.	0
There	There	EX	0
is	is	VBZ	0
a	a	DT	0
possibility	possibility	NN	0
of	of	IN	0
existence	existence	NN	0
of	of	IN	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
92	92	CD	0
attached	attached	VBN	0
between	between	IN	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
voltage	voltage	VBD	I-NP
vc	vc	NN	I-NP
power	power	NN	I-NP
source	source	NN	I-NP
line	line	NN	I-NP
and	and	CC	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
65-1	65-1	NN	0
or	or	CC	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
94	94	CD	0
attached	attached	VBN	0
between	between	IN	0
the	the	DT	0
ground	ground	NN	B-NP
pattern	pattern	NN	I-NP
and	and	CC	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
65-1	65-1	NN	0
.	.	.	0
FIG.	FIG.	NNP	0
4B	4B	NNP	0
shows	shows	VBZ	0
an	an	DT	0
equivalent	equivalent	JJ	0
circuit	circuit	NN	0
of	of	IN	0
a	a	DT	0
resistance	resistance	NN	B-NP
connection	connection	NN	I-NP
with	with	IN	0
respect	respect	NN	0
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
65-1	65-1	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
4A	4A	CD	0
.	.	.	0
At	At	IN	0
the	the	DT	0
normal	normal	JJ	B-NP
time	time	NN	I-NP
,	,	,	0
the	the	DT	0
resistances	resistances	JJ	0
86	86	CD	0
,	,	,	0
88	88	CD	0
,	,	,	0
96	96	CD	0
form	form	NN	0
a	a	DT	0
resistor	resistor	JJ	B-NP
circuit	circuit	NN	I-NP
network	network	NN	I-NP
.	.	.	0
With	With	IN	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
92	92	CD	0
or	or	CC	0
94	94	CD	0
being	being	VBG	0
attached	attached	VBN	0
,	,	,	0
the	the	DT	0
corresponding	corresponding	JJ	0
resistance	resistance	NN	B-NP
Rx	Rx	NNP	I-NP
or	or	CC	0
Ry	Ry	NNP	B-NP
is	is	VBZ	0
added	added	VBN	0
.	.	.	0
Here	Here	RB	0
,	,	,	0
at	at	IN	0
the	the	DT	0
normal	normal	JJ	0
time	time	NN	0
,	,	,	0
the	the	DT	0
voltage	voltage	JJ	0
Vs	Vs	NNS	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
65-1	65-1	NN	0
in	in	IN	0
FIG.	FIG.	NNP	0
4B	4B	NNP	0
is	is	VBZ	0
:	:	:	0
Vs	Vs	NNP	0
=	=	NNP	0
(	(	-LRB-	0
R	R	NNP	0
2	2	CD	0
/	/	CD	0
/	/	CD	0
R	R	NN	0
4	4	CD	0
)	)	-RRB-	0
R	R	NNP	0
1	1	CD	0
+	+	CD	0
(	(	-LRB-	0
R	R	NNP	0
2	2	CD	0
/	/	CD	0
/	/	CD	0
R	R	NN	0
4	4	CD	0
)	)	-RRB-	0
Vc	Vc	NNP	0
[	[	-LRB-	0
Equation	Equation	NNP	0
4	4	CD	0
]	]	-RRB-	0
When	When	WRB	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
92	92	CD	0
is	is	VBZ	0
attached	attached	VBN	0
between	between	IN	0
the	the	DT	0
power	power	NN	0
source	source	NN	0
line	line	NN	0
and	and	CC	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
,	,	,	0
the	the	DT	0
voltage	voltage	JJ	0
Vs	Vs	NNP	0
is	is	VBZ	0
:	:	:	0
Vs	Vs	NNP	0
=	=	NNP	0
(	(	-LRB-	0
R	R	NNP	0
2	2	CD	0
/	/	CD	0
/	/	CD	0
R	R	NN	0
4	4	CD	0
)	)	-RRB-	0
(	(	-LRB-	0
R	R	NNP	0
1	1	CD	0
/	/	CD	0
/	/	CD	0
R	R	NN	0
x	x	LS	0
)	)	-RRB-	0
+	+	NNP	0
(	(	-LRB-	0
R	R	NNP	0
2	2	CD	0
/	/	CD	0
/	/	CD	0
R	R	NN	0
4	4	CD	0
)	)	-RRB-	0
Vc	Vc	NNP	0
[	[	-LRB-	0
Equation	Equation	NNP	0
5	5	CD	0
]	]	-RRB-	0
and	and	CC	0
,	,	,	0
on	on	IN	0
the	the	DT	0
other	other	JJ	0
hand	hand	NN	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
94	94	CD	0
is	is	VBZ	0
attached	attached	VBN	0
between	between	IN	0
the	the	DT	0
ground	ground	NN	0
pattern	pattern	NN	0
and	and	CC	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
,	,	,	0
the	the	DT	0
voltage	voltage	JJ	0
Vs	Vs	NNP	0
is	is	VBZ	0
:	:	:	0
Vs	Vs	NNP	0
=	=	NNP	0
(	(	-LRB-	0
R	R	NNP	0
2	2	CD	0
/	/	CD	0
/	/	CD	0
R	R	NN	0
4	4	CD	0
/	/	CD	0
/	/	CD	0
Ry	Ry	NNP	0
)	)	-RRB-	0
R	R	NNP	0
1	1	CD	0
+	+	CD	0
(	(	-LRB-	0
R	R	NNP	0
2	2	CD	0
/	/	CD	0
/	/	CD	0
R	R	NN	0
4	4	CD	0
/	/	CD	0
/	/	CD	0
Ry	Ry	NNP	0
)	)	-RRB-	0
Vc	Vc	NNP	0
[	[	-LRB-	0
Equation	Equation	NNP	0
6	6	CD	0
]	]	-RRB-	0
as	as	IN	0
the	the	DT	0
above	above	JJ	0
.	.	.	0
Here	Here	RB	0
,	,	,	0
when	when	WRB	0
it	it	PRP	0
is	is	VBZ	0
assumed	assumed	VBN	0
that	that	IN	0
R1=R2=R4	R1=R2=R4	NNP	0
,	,	,	0
Vs=Vc	Vs=Vc	CD	0
/	/	CD	0
3	3	CD	0
.	.	.	0
The	The	DT	0
voltage	voltage	NN	0
at	at	IN	0
the	the	DT	0
time	time	NN	0
of	of	IN	0
a	a	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
fault	fault	NN	I-NP
diagnosis	diagnosis	NN	I-NP
operation	operation	NN	I-NP
65-1	65-1	NN	0
is	is	VBZ	0
,	,	,	0
as	as	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
4C	4C	CD	0
,	,	,	0
in	in	IN	0
a	a	DT	0
range	range	NN	0
of	of	IN	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	JJ	I-NP
range	range	NN	I-NP
104	104	CD	0
,	,	,	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	JJ	B-NP
range	range	NN	I-NP
106	106	CD	0
due	due	JJ	0
to	to	TO	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
92	92	CD	0
attached	attached	VBN	0
between	between	IN	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
line	line	NN	I-NP
and	and	CC	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
,	,	,	0
and	and	CC	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	JJ	B-NP
range	range	NN	I-NP
108	108	CD	0
due	due	JJ	0
to	to	TO	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
94	94	CD	0
attached	attached	VBN	0
between	between	IN	0
the	the	DT	0
ground	ground	NN	B-NP
pattern	pattern	NN	I-NP
and	and	CC	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
.	.	.	0
The	The	DT	0
normal	normal	JJ	B-NP
voltage	voltage	JJ	I-NP
range	range	NN	I-NP
104	104	CD	0
and	and	CC	0
the	the	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NN	0
ranges	ranges	VBZ	0
106	106	CD	0
and	and	CC	0
108	108	CD	0
are	are	VBP	0
set	set	VBN	0
as	as	IN	0
determination	determination	NN	B-NP
criterion	criterion	NN	I-NP
in	in	IN	0
the	the	DT	0
determining	determining	JJ	0
unit	unit	NN	0
82	82	CD	0
of	of	IN	0
FIGS.	FIGS.	NNP	0
2A	2A	NNP	0
and	and	CC	0
2B	2B	CD	0
correspondingly	correspondingly	NN	0
to	to	TO	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
66-1	66-1	VBZ	0
having	having	VBG	0
the	the	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NN	0
96	96	CD	0
.	.	.	0
FIGS.	FIGS.	NNP	0
5A	5A	NNP	0
to	to	TO	0
5C	5C	CD	0
are	are	VBP	0
drawings	drawings	NNS	0
for	for	IN	0
describing	describing	VBG	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
and	and	CC	0
diagnosis	diagnosis	NN	B-NP
principle	principle	NN	I-NP
when	when	WRB	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
input	input	NN	I-NP
line	line	NN	I-NP
is	is	VBZ	0
in	in	IN	0
a	a	DT	0
floating	floating	JJ	0
state	state	NN	0
.	.	.	0
FIG.	FIG.	NNP	0
5A	5A	NNP	0
particularly	particularly	RB	0
depicts	depicts	VBZ	0
an	an	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
output	output	NN	I-NP
system	system	NN	I-NP
64-1	64-1	NN	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
input	input	NN	I-NP
line	line	NN	I-NP
66-1	66-1	NN	0
has	has	VBZ	0
no	no	DT	0
connection	connection	NN	0
with	with	IN	0
a	a	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
or	or	CC	0
a	a	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NN	0
and	and	CC	0
is	is	VBZ	0
in	in	IN	0
a	a	DT	0
floating	floating	JJ	0
state	state	NN	0
.	.	.	0
As	As	RB	0
for	for	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
65-1	65-1	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
input	input	NN	B-NP
line	line	NN	I-NP
in	in	IN	0
a	a	DT	0
floating	floating	JJ	0
state	state	NN	0
,	,	,	0
there	there	EX	0
is	is	VBZ	0
a	a	DT	0
possibility	possibility	NN	0
of	of	IN	0
attachment	attachment	NN	0
of	of	IN	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
92	92	CD	0
between	between	IN	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
line	line	NN	I-NP
and	and	CC	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
or	or	CC	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
94	94	CD	0
between	between	IN	0
the	the	DT	0
ground	ground	NN	B-NP
line	line	NN	I-NP
and	and	CC	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
.	.	.	0
FIG.	FIG.	NNP	0
5B	5B	NNP	0
shows	shows	VBZ	0
a	a	DT	0
resistor	resistor	JJ	B-NP
circuit	circuit	NN	I-NP
network	network	NN	I-NP
viewed	viewed	VBN	0
from	from	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
65-1	65-1	NN	0
with	with	IN	0
respect	respect	NN	0
to	to	TO	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
input	input	NN	I-NP
line	line	NN	I-NP
in	in	IN	0
a	a	DT	0
floating	floating	JJ	0
state	state	NN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
5A	5A	CD	0
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
at	at	IN	0
the	the	DT	0
normal	normal	JJ	B-NP
time	time	NN	I-NP
,	,	,	0
only	only	RB	0
the	the	DT	0
resistances	resistances	JJ	0
86	86	CD	0
and	and	CC	0
88	88	CD	0
of	of	IN	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
78	78	CD	0
are	are	VBP	0
present	present	JJ	0
.	.	.	0
To	To	TO	0
these	these	DT	0
,	,	,	0
the	the	DT	0
resistance	resistance	NN	B-NP
component	component	NN	I-NP
Rx	Rx	NNP	I-NP
due	due	JJ	0
to	to	TO	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
92	92	CD	0
attached	attached	VBN	0
between	between	IN	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
line	line	NN	I-NP
and	and	CC	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
and	and	CC	0
the	the	DT	0
resistance	resistance	NN	B-NP
component	component	NN	I-NP
Ry	Ry	NNP	I-NP
due	due	JJ	0
to	to	TO	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
94	94	CD	0
attached	attached	VBN	0
between	between	IN	0
the	the	DT	0
ground	ground	NN	B-NP
line	line	NN	I-NP
and	and	CC	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
are	are	VBP	0
added	added	VBN	0
.	.	.	0
The	The	DT	0
voltage	voltage	JJ	0
Vs	Vs	NNS	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
65-1	65-1	NN	0
in	in	IN	0
this	this	DT	0
case	case	NN	0
is	is	VBZ	0
:	:	:	0
Vs	Vs	NNP	0
=	=	NNP	0
R	R	NNP	0
2	2	CD	0
R	R	NN	0
1	1	CD	0
+	+	CD	0
R	R	NN	0
2	2	CD	0
Vc	Vc	NNP	0
[	[	-LRB-	0
Equation	Equation	NNP	0
7	7	CD	0
]	]	-RRB-	0
When	When	WRB	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
92	92	CD	0
is	is	VBZ	0
attached	attached	VBN	0
between	between	IN	0
the	the	DT	0
power	power	NN	0
source	source	NN	0
line	line	NN	0
and	and	CC	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
,	,	,	0
the	the	DT	0
voltage	voltage	NN	0
is	is	VBZ	0
:	:	:	0
Vs	Vs	NNP	0
=	=	NNP	0
R	R	NNP	0
2	2	CD	0
(	(	-LRB-	0
R	R	NNP	0
1	1	CD	0
/	/	CD	0
/	/	CD	0
R	R	NN	0
x	x	LS	0
)	)	-RRB-	0
+	+	NNP	0
R	R	NNP	0
2	2	CD	0
Vc	Vc	NNP	0
[	[	-LRB-	0
Equation	Equation	NNP	0
8	8	CD	0
]	]	-RRB-	0
On	On	IN	0
the	the	DT	0
other	other	JJ	0
hand	hand	NN	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
94	94	CD	0
is	is	VBZ	0
attached	attached	VBN	0
between	between	IN	0
the	the	DT	0
ground	ground	NN	0
line	line	NN	0
and	and	CC	0
the	the	DT	0
leadless	leadless	JJ	0
terminal	terminal	NN	0
,	,	,	0
the	the	DT	0
voltage	voltage	NN	0
is	is	VBZ	0
:	:	:	0
Vs	Vs	NNP	0
=	=	NNP	0
(	(	-LRB-	0
R	R	NNP	0
2	2	CD	0
/	/	CD	0
/	/	CD	0
Ry	Ry	NNP	0
)	)	-RRB-	0
R	R	NNP	0
1	1	CD	0
+	+	CD	0
(	(	-LRB-	0
R	R	NNP	0
2	2	CD	0
/	/	CD	0
/	/	CD	0
Ry	Ry	NNP	0
)	)	-RRB-	0
Vc	Vc	NNP	0
[	[	-LRB-	0
Equation	Equation	NNP	0
9	9	CD	0
]	]	-RRB-	0
as	as	IN	0
the	the	DT	0
above	above	JJ	0
.	.	.	0
FIG.	FIG.	NNP	0
5C	5C	NNP	0
shows	shows	VBZ	0
the	the	DT	0
normal	normal	JJ	B-NP
voltage	voltage	JJ	I-NP
range	range	NN	I-NP
110	110	CD	0
and	and	CC	0
the	the	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NN	0
ranges	ranges	VBZ	0
112	112	CD	0
and	and	CC	0
114	114	CD	0
correspondingly	correspondingly	NN	0
to	to	TO	0
the	the	DT	0
equivalent	equivalent	JJ	0
circuit	circuit	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
5B	5B	CD	0
.	.	.	0
When	When	WRB	0
R1=R2	R1=R2	NNP	0
,	,	,	0
the	the	DT	0
normal	normal	JJ	B-NP
voltage	voltage	JJ	I-NP
range	range	NN	I-NP
110	110	CD	0
is	is	VBZ	0
in	in	IN	0
a	a	DT	0
range	range	NN	0
of	of	IN	0
V	V	NNP	0
of	of	IN	0
Vc	Vc	NNP	B-NP
/	/	CD	0
2	2	CD	0
obtained	obtained	VBN	0
through	through	IN	0
voltage	voltage	JJ	B-NP
division	division	NN	I-NP
by	by	IN	0
the	the	DT	0
resistance	resistance	NN	0
86	86	CD	0
and	and	CC	0
88	88	CD	0
of	of	IN	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
78	78	CD	0
.	.	.	0
When	When	WRB	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
92	92	CD	0
is	is	VBZ	0
attached	attached	VBN	0
between	between	IN	0
the	the	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
line	line	NN	I-NP
and	and	CC	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
,	,	,	0
the	the	DT	0
voltage	voltage	NN	0
is	is	VBZ	0
in	in	IN	0
the	the	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	JJ	B-NP
range	range	NN	I-NP
112	112	CD	0
exceeding	exceeding	VBG	0
the	the	DT	0
normal	normal	JJ	B-NP
voltage	voltage	JJ	I-NP
range	range	NN	I-NP
110	110	CD	0
.	.	.	0
On	On	IN	0
the	the	DT	0
other	other	JJ	0
hand	hand	NN	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
foreign	foreign	JJ	0
matter	matter	NN	0
94	94	CD	0
is	is	VBZ	0
attached	attached	VBN	0
between	between	IN	0
the	the	DT	0
ground	ground	NN	B-NP
pattern	pattern	NN	I-NP
and	and	CC	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
,	,	,	0
the	the	DT	0
voltage	voltage	NN	0
is	is	VBZ	0
in	in	IN	0
the	the	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	JJ	B-NP
range	range	NN	I-NP
114	114	CD	0
lower	lower	JJR	0
than	than	IN	0
the	the	DT	0
normal	normal	JJ	B-NP
voltage	voltage	JJ	I-NP
range	range	NN	I-NP
110	110	CD	0
.	.	.	0
Values	Values	NNS	0
of	of	IN	0
the	the	DT	0
normal	normal	JJ	B-NP
voltage	voltage	JJ	I-NP
range	range	NN	I-NP
110	110	CD	0
and	and	CC	0
the	the	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NN	0
ranges	ranges	VBZ	0
112	112	CD	0
and	and	CC	0
114	114	CD	0
are	are	VBP	0
previously	previously	RB	0
set	set	VBN	0
in	in	IN	0
the	the	DT	0
determining	determining	JJ	0
unit	unit	NN	0
82	82	CD	0
of	of	IN	0
FIGS.	FIGS.	NNP	0
2A	2A	NNP	0
and	and	CC	0
2B	2B	CD	0
as	as	IN	0
determination	determination	NN	B-NP
criterion	criterion	NN	I-NP
correspondingly	correspondingly	VBP	0
to	to	TO	0
the	the	DT	0
fact	fact	NN	0
that	that	IN	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
is	is	VBZ	0
in	in	IN	0
a	a	DT	0
floating	floating	JJ	0
state	state	NN	0
.	.	.	0
FIG.	FIG.	CD	0
6	6	CD	0
is	is	VBZ	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
control	control	NN	I-NP
flowchart	flowchart	NN	I-NP
by	by	IN	0
the	the	DT	0
MPU	MPU	NNP	B-NP
20	20	CD	0
of	of	IN	0
FIGS.	FIGS.	NNP	0
2A	2A	NNP	0
and	and	CC	0
2B	2B	NNP	0
.	.	.	0
In	In	IN	0
FIG.	FIG.	CD	0
6	6	CD	0
,	,	,	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
program	program	NN	I-NP
is	is	VBZ	0
loaded	loaded	VBN	0
from	from	IN	0
testing	testing	VBG	B-NP
equipment	equipment	NN	I-NP
in	in	IN	0
step	step	NN	B-NP
S1	S1	NN	I-NP
.	.	.	0
With	With	IN	0
the	the	DT	0
function	function	NN	0
of	of	IN	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
control	control	NN	I-NP
unit	unit	NN	I-NP
46	46	CD	0
achieved	achieved	VBN	0
by	by	IN	0
this	this	DT	0
execution	execution	NN	0
of	of	IN	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
program	program	NN	I-NP
,	,	,	0
in	in	IN	0
step	step	NN	B-NP
S2	S2	NN	I-NP
,	,	,	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
command	command	NN	I-NP
is	is	VBZ	0
issued	issued	VBN	0
to	to	TO	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
including	including	VBG	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
function	function	VBP	0
as	as	RB	0
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
,	,	,	0
thereby	thereby	RB	0
making	making	VBG	0
an	an	DT	0
instruction	instruction	NN	0
for	for	IN	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
.	.	.	0
Then	Then	RB	0
in	in	IN	0
step	step	NN	B-NP
S3	S3	NN	I-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
checked	checked	VBN	0
whether	whether	IN	0
the	the	DT	0
diagnosis	diagnosis	NN	B-NP
result	result	NN	I-NP
has	has	VBZ	0
been	been	VBN	0
received	received	VBN	0
from	from	IN	0
the	the	DT	0
diagnosis	diagnosis	NN	B-NP
target	target	NN	I-NP
,	,	,	0
and	and	CC	0
upon	upon	IN	0
receipt	receipt	NN	0
of	of	IN	0
the	the	DT	0
diagnosis	diagnosis	NN	B-NP
result	result	NN	I-NP
,	,	,	0
the	the	DT	0
diagnosis	diagnosis	NN	B-NP
result	result	NN	I-NP
is	is	VBZ	0
stored	stored	VBN	0
in	in	IN	0
a	a	DT	0
diagnosis	diagnosis	NN	B-NP
file	file	NN	I-NP
in	in	IN	0
step	step	NN	B-NP
S4	S4	NN	I-NP
.	.	.	0
Then	Then	RB	0
in	in	IN	0
step	step	NN	B-NP
S5	S5	NN	I-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
checked	checked	VBN	0
whether	whether	IN	0
diagnosis	diagnosis	NN	0
has	has	VBZ	0
been	been	VBN	0
performed	performed	VBN	0
on	on	IN	0
all	all	DT	0
integrated	integrated	JJ	0
circuits	circuits	NNS	0
.	.	.	0
As	As	RB	0
with	with	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
,	,	,	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
command	command	NN	I-NP
is	is	VBZ	0
issued	issued	VBN	0
in	in	IN	0
step	step	NN	B-NP
S2	S2	NN	I-NP
to	to	TO	0
another	another	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
including	including	VBG	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
48	48	CD	0
,	,	,	0
thereby	thereby	RB	0
causing	causing	VBG	0
a	a	DT	0
self-diagnosis	self-diagnosis	JJ	B-NP
process	process	NN	I-NP
to	to	TO	0
be	be	VB	0
performed	performed	VBN	0
,	,	,	0
and	and	CC	0
then	then	RB	0
the	the	DT	0
processes	processes	NNS	0
in	in	IN	0
steps	steps	NNS	0
S2	S2	VBP	0
to	to	TO	0
S4	S4	CD	0
of	of	IN	0
receiving	receiving	VBG	0
the	the	DT	0
diagnosis	diagnosis	NN	B-NP
result	result	NN	I-NP
and	and	CC	0
storing	storing	VBG	0
the	the	DT	0
diagnosis	diagnosis	NN	B-NP
result	result	NN	I-NP
in	in	IN	0
the	the	DT	0
diagnosis	diagnosis	NN	B-NP
file	file	NN	I-NP
are	are	VBP	0
repeated	repeated	VBN	0
.	.	.	0
If	If	IN	0
it	it	PRP	0
is	is	VBZ	0
determined	determined	VBN	0
in	in	IN	0
step	step	NN	B-NP
S5	S5	NN	I-NP
that	that	IN	0
diagnosis	diagnosis	NN	0
has	has	VBZ	0
been	been	VBN	0
performed	performed	VBN	0
on	on	IN	0
all	all	DT	0
integrated	integrated	JJ	0
circuits	circuits	NNS	0
,	,	,	0
the	the	DT	0
diagnosis	diagnosis	NN	B-NP
file	file	NN	I-NP
is	is	VBZ	0
transmitted	transmitted	VBN	0
to	to	TO	0
the	the	DT	0
testing	testing	NN	B-NP
equipment	equipment	NN	I-NP
in	in	IN	0
step	step	NN	B-NP
S6	S6	NN	I-NP
.	.	.	0
In	In	IN	0
step	step	NN	B-NP
S7	S7	NN	I-NP
,	,	,	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
program	program	NN	I-NP
is	is	VBZ	0
unloaded	unloaded	VBN	0
.	.	.	0
FIG.	FIG.	CD	0
7	7	CD	0
is	is	VBZ	0
a	a	DT	0
diagnosis	diagnosis	NN	B-NP
process	process	NN	I-NP
flowchart	flowchart	NN	I-NP
by	by	IN	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
of	of	IN	0
FIGS.	FIGS.	NNP	0
2A	2A	NNP	0
and	and	CC	0
2B	2B	NNP	0
.	.	.	0
In	In	IN	0
FIG.	FIG.	CD	0
7	7	CD	0
,	,	,	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
process	process	NN	I-NP
is	is	VBZ	0
such	such	JJ	0
that	that	IN	0
,	,	,	0
after	after	IN	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
78	78	CD	0
is	is	VBZ	0
activated	activated	VBN	0
in	in	IN	0
step	step	NN	B-NP
S1	S1	NN	I-NP
,	,	,	0
one	one	CD	0
of	of	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
is	is	VBZ	0
selected	selected	VBN	0
in	in	IN	0
step	step	NN	B-NP
S2	S2	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
corresponding	corresponding	JJ	0
switch	switch	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
68	68	CD	0
is	is	VBZ	0
turned	turned	VBN	0
off	off	RP	0
in	in	IN	0
step	step	NN	B-NP
S3	S3	NN	I-NP
,	,	,	0
thereby	thereby	RB	0
cutting	cutting	VBG	0
the	the	DT	0
connection	connection	NN	0
of	of	IN	0
the	the	DT	0
selected	selected	JJ	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
with	with	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
.	.	.	0
Then	Then	RB	0
in	in	IN	0
step	step	NN	B-NP
S4	S4	NN	I-NP
,	,	,	0
the	the	DT	0
corresponding	corresponding	JJ	0
switch	switch	NN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
72	72	CD	0
is	is	VBZ	0
turned	turned	VBN	0
on	on	IN	0
,	,	,	0
thereby	thereby	RB	0
applying	applying	VBG	0
a	a	DT	0
pseudo-output	pseudo-output	JJ	B-NP
voltage	voltage	NN	I-NP
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
.	.	.	0
With	With	IN	0
this	this	DT	0
state	state	NN	0
,	,	,	0
the	the	DT	0
voltage	voltage	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
is	is	VBZ	0
measured	measured	VBN	0
in	in	IN	0
step	step	NN	B-NP
S5	S5	NN	I-NP
by	by	IN	0
the	the	DT	0
measuring	measuring	JJ	0
unit	unit	NN	0
80	80	CD	0
.	.	.	0
In	In	IN	0
step	step	NN	B-NP
S6	S6	NN	I-NP
,	,	,	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
determined	determined	VBN	0
by	by	IN	0
the	the	DT	0
determining	determining	JJ	0
unit	unit	NN	0
82	82	CD	0
.	.	.	0
In	In	IN	0
the	the	DT	0
determination	determination	NN	B-NP
process	process	NN	I-NP
,	,	,	0
in	in	IN	0
step	step	NN	B-NP
S7	S7	NN	I-NP
,	,	,	0
if	if	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
in	in	IN	0
the	the	DT	0
normal	normal	JJ	B-NP
voltage	voltage	JJ	I-NP
range	range	NN	I-NP
,	,	,	0
the	the	DT	0
procedure	procedure	NN	0
goes	goes	VBZ	0
to	to	TO	0
step	step	VB	0
S9	S9	CD	0
.	.	.	0
If	If	IN	0
it	it	PRP	0
is	is	VBZ	0
in	in	IN	0
the	the	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	JJ	B-NP
range	range	NN	I-NP
,	,	,	0
an	an	DT	0
abnormal	abnormal	JJ	0
flag	flag	NN	0
in	in	IN	0
the	the	DT	0
self-diagnosis	self-diagnosis	JJ	B-NP
file	file	NN	I-NP
is	is	VBZ	0
turned	turned	VBN	0
on	on	IN	0
in	in	IN	0
step	step	NN	B-NP
S8	S8	NN	I-NP
.	.	.	0
Then	Then	RB	0
in	in	IN	0
step	step	NN	B-NP
S9	S9	NN	I-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
checked	checked	VBN	0
whether	whether	IN	0
the	the	DT	0
process	process	NN	0
has	has	VBZ	0
been	been	VBN	0
performed	performed	VBN	0
on	on	IN	0
all	all	DT	0
of	of	IN	0
the	the	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
.	.	.	0
If	If	IN	0
the	the	DT	0
process	process	NN	0
has	has	VBZ	0
not	not	RB	0
been	been	VBN	0
completed	completed	VBN	0
,	,	,	0
the	the	DT	0
processes	processes	NNS	0
from	from	IN	0
step	step	NN	0
S2	S2	RB	0
are	are	VBP	0
repeated	repeated	VBN	0
.	.	.	0
If	If	IN	0
it	it	PRP	0
is	is	VBZ	0
determined	determined	VBN	0
in	in	IN	0
step	step	NN	B-NP
S9	S9	NN	I-NP
that	that	IN	0
the	the	DT	0
process	process	NN	0
has	has	VBZ	0
been	been	VBN	0
performed	performed	VBN	0
on	on	IN	0
all	all	DT	0
of	of	IN	0
the	the	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
,	,	,	0
after	after	IN	0
a	a	DT	0
response	response	NN	0
with	with	IN	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
file	file	NN	I-NP
is	is	VBZ	0
sent	sent	VBN	0
to	to	TO	0
the	the	DT	0
MPU	MPU	NNP	B-NP
20	20	CD	0
in	in	IN	0
step	step	NN	B-NP
S10	S10	NN	I-NP
,	,	,	0
a	a	DT	0
recovery	recovery	NN	B-NP
process	process	NN	I-NP
of	of	IN	0
recovering	recovering	VBG	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
to	to	TO	0
an	an	DT	0
initial	initial	JJ	0
state	state	NN	0
is	is	VBZ	0
performed	performed	VBN	0
in	in	IN	0
step	step	NN	B-NP
S11	S11	NN	I-NP
,	,	,	0
thereby	thereby	RB	0
ending	ending	VBG	0
a	a	DT	0
series	series	NN	0
of	of	IN	0
the	the	DT	0
processes	processes	NNS	0
.	.	.	0
FIGS.	FIGS.	NNP	0
8A	8A	NNP	0
and	and	CC	0
8B	8B	NNP	0
shows	shows	VBZ	0
another	another	DT	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
according	according	VBG	0
to	to	TO	0
another	another	DT	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
provided	provided	VBN	0
on	on	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
.	.	.	0
This	This	DT	0
embodiment	embodiment	NN	0
has	has	VBZ	0
a	a	DT	0
feature	feature	NN	0
that	that	IN	0
,	,	,	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
pull-up	pull-up	JJ	0
resistors	resistors	NN	0
,	,	,	0
pull-down	pull-down	JJ	0
resistors	resistors	NN	0
,	,	,	0
and	and	CC	0
a	a	DT	0
floating	floating	JJ	0
state	state	NN	0
of	of	IN	0
the	the	DT	0
external	external	JJ	B-NP
output	output	NN	I-NP
circuit	circuit	NN	I-NP
input	input	NN	I-NP
line	line	NN	I-NP
,	,	,	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
are	are	VBP	0
divided	divided	VBN	0
into	into	IN	0
groups	groups	NNS	0
,	,	,	0
and	and	CC	0
a	a	DT	0
pseudo-output	pseudo-output	JJ	B-NP
voltage	voltage	JJ	I-NP
unique	unique	JJ	0
to	to	TO	0
each	each	DT	0
group	group	NN	0
of	of	IN	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
is	is	VBZ	0
supplied	supplied	VBN	0
.	.	.	0
In	In	IN	0
FIGS.	FIGS.	NNP	0
8A	8A	NNP	0
and	and	CC	0
8B	8B	NNP	0
,	,	,	0
the	the	DT	0
logic	logic	NN	B-NP
circuit	circuit	NN	I-NP
62	62	CD	0
of	of	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
implemented	implemented	VBN	0
on	on	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
12	12	CD	0
includes	includes	VBZ	0
the	the	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
64-1	64-1	VBP	0
to	to	TO	0
64-6	64-6	CD	0
.	.	.	0
The	The	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
66-1	66-1	VBP	0
to	to	TO	0
66-6	66-6	CD	0
on	on	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
12	12	CD	0
that	that	WDT	0
are	are	VBP	0
connected	connected	VBN	0
via	via	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
65-1	65-1	VBP	0
to	to	TO	0
65-6	65-6	CD	0
are	are	VBP	0
classified	classified	VBN	0
into	into	IN	0
a	a	DT	0
group	group	NN	0
containing	containing	VBG	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
66-1	66-1	NNP	0
and	and	CC	0
66-2	66-2	RB	0
having	having	VBG	B-NP
pull-up	pull-up	JJ	I-NP
resistor	resistor	NN	I-NP
90-1	90-1	NN	0
and	and	CC	0
90-2	90-2	NNP	0
,	,	,	0
respectively	respectively	RB	0
,	,	,	0
connected	connected	VBN	0
to	to	TO	0
their	their	PRP$	0
input	input	NN	B-NP
line	line	NN	I-NP
,	,	,	0
a	a	DT	0
group	group	NN	0
containing	containing	VBG	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
66-3	66-3	NNP	0
and	and	CC	0
66-4	66-4	RB	0
having	having	VBG	0
pull-down	pull-down	JJ	0
resistors	resistors	JJ	0
96-3	96-3	NN	0
and	and	CC	0
96-4	96-4	NNP	0
,	,	,	0
respectively	respectively	RB	0
,	,	,	0
connected	connected	VBN	0
to	to	TO	0
their	their	PRP$	0
input	input	NN	B-NP
line	line	NN	I-NP
,	,	,	0
and	and	CC	0
further	further	RBR	0
a	a	DT	0
group	group	NN	0
containing	containing	VBG	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
66-5	66-5	NNP	0
and	and	CC	0
66-6	66-6	CD	0
in	in	IN	0
a	a	DT	0
floating	floating	JJ	0
state	state	NN	0
without	without	IN	0
having	having	VBG	0
connected	connected	VBN	0
thereto	thereto	VBG	0
a	a	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
or	or	CC	0
a	a	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NN	0
.	.	.	0
Correspondingly	Correspondingly	JJ	0
to	to	TO	0
the	the	DT	0
grouping	grouping	NN	0
of	of	IN	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
66-1	66-1	VBP	0
to	to	TO	0
66-6	66-6	CD	0
,	,	,	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
48	48	CD	0
provided	provided	VBN	0
on	on	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
includes	includes	VBZ	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
78-1	78-1	RB	0
,	,	,	0
78-2	78-2	NNP	0
,	,	,	0
and	and	CC	0
78-3	78-3	CD	0
for	for	IN	0
the	the	DT	0
respective	respective	JJ	0
groups	groups	NNS	0
.	.	.	0
The	The	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
78-1	78-1	NN	0
is	is	VBZ	0
provided	provided	VBN	0
correspondingly	correspondingly	VBN	0
to	to	TO	0
the	the	DT	0
group	group	NN	0
containing	containing	VBG	0
of	of	IN	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
66-1	66-1	NNP	0
and	and	CC	0
66-2	66-2	RB	0
including	including	VBG	0
the	the	DT	0
pull-up	pull-up	JJ	0
resistors	resistors	JJ	0
90-1	90-1	NN	0
and	and	CC	0
90-2	90-2	NNP	0
,	,	,	0
respectively	respectively	RB	0
,	,	,	0
and	and	CC	0
its	its	PRP$	0
circuit	circuit	NN	B-NP
configuration	configuration	NN	I-NP
is	is	VBZ	0
the	the	DT	0
one	one	NN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3B	3B	CD	0
,	,	,	0
for	for	IN	0
example	example	NN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
embodiment	embodiment	NN	0
of	of	IN	0
FIGS.	FIGS.	NNP	0
8A	8A	NNP	0
and	and	CC	0
8B	8B	NNP	0
,	,	,	0
the	the	DT	0
resistance	resistance	NN	0
values	values	VBZ	0
R1and	R1and	CD	0
R2	R2	CD	0
of	of	IN	0
the	the	DT	0
resistances	resistances	JJ	0
86	86	CD	0
and	and	CC	0
88	88	CD	0
,	,	,	0
respectively	respectively	RB	0
,	,	,	0
of	of	IN	0
each	each	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
78	78	CD	0
are	are	VBP	0
set	set	VBN	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
normal	normal	JJ	B-NP
voltage	voltage	JJ	I-NP
range	range	NN	I-NP
98	98	CD	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	NNP	0
3C	3C	NNP	0
is	is	VBZ	0
located	located	VBN	0
at	at	IN	0
a	a	DT	0
center	center	NN	0
position	position	NN	0
representing	representing	VBG	0
a	a	DT	0
half	half	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
voltage	voltage	VBD	I-NP
Vc	Vc	NNP	I-NP
.	.	.	0
Also	Also	RB	0
,	,	,	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
78-2	78-2	NN	0
of	of	IN	0
FIGS.	FIGS.	NNP	0
8A	8A	NNP	0
and	and	CC	0
8B	8B	CD	0
corresponds	corresponds	NN	0
to	to	TO	0
the	the	DT	0
group	group	NN	0
containing	containing	VBG	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
66-3	66-3	NNP	0
and	and	CC	0
66-4	66-4	RB	0
having	having	VBG	0
connected	connected	VBN	0
thereto	thereto	VBG	0
the	the	DT	0
pull-down	pull-down	JJ	0
resistors	resistors	JJ	0
96-3	96-3	NN	0
and	and	CC	0
96-4	96-4	NNP	0
,	,	,	0
respectively	respectively	RB	0
.	.	.	0
The	The	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
78-2	78-2	CD	0
output	output	NN	B-NP
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
a	a	DT	0
divided	divided	JJ	0
voltage	voltage	NN	0
by	by	IN	0
a	a	DT	0
series	series	NN	B-NP
circuit	circuit	NN	I-NP
of	of	IN	0
the	the	DT	0
resistances	resistances	JJ	0
86	86	CD	0
and	and	CC	0
88	88	CD	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
4B	4B	CD	0
.	.	.	0
Unlike	Unlike	IN	0
in	in	IN	0
FIG.	FIG.	CD	0
4C	4C	CD	0
where	where	WRB	0
the	the	DT	0
normal	normal	JJ	B-NP
voltage	voltage	JJ	I-NP
range	range	NN	I-NP
104	104	CD	0
is	is	VBZ	0
present	present	JJ	0
at	at	IN	0
a	a	DT	0
lower	lower	JJR	0
voltage	voltage	JJ	B-NP
side	side	NN	I-NP
,	,	,	0
the	the	DT	0
resistance	resistance	NN	0
values	values	VBZ	0
R1and	R1and	CD	0
R2	R2	CD	0
of	of	IN	0
the	the	DT	0
resistances	resistances	JJ	0
86	86	CD	0
and	and	CC	0
88	88	CD	0
,	,	,	0
respectively	respectively	RB	0
,	,	,	0
are	are	VBP	0
set	set	VBN	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
normal	normal	JJ	B-NP
voltage	voltage	JJ	I-NP
range	range	NN	I-NP
is	is	VBZ	0
located	located	VBN	0
at	at	IN	0
an	an	DT	0
approximately	approximately	JJ	0
center	center	NN	0
representing	representing	VBG	0
a	a	DT	0
half	half	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
voltage	voltage	VBD	I-NP
Vc	Vc	NNP	I-NP
.	.	.	0
Furthermore	Furthermore	RB	0
,	,	,	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
78-3	78-3	NN	0
is	is	VBZ	0
provided	provided	VBN	0
correspondingly	correspondingly	VBN	0
to	to	TO	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
66-5	66-5	NNP	0
and	and	CC	0
66-6	66-6	CD	0
in	in	IN	0
a	a	DT	0
floating	floating	JJ	0
state	state	NN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
as	as	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
5C	5C	CD	0
,	,	,	0
the	the	DT	0
normal	normal	JJ	B-NP
voltage	voltage	JJ	I-NP
range	range	NN	I-NP
110	110	CD	0
is	is	VBZ	0
located	located	VBN	0
at	at	IN	0
an	an	DT	0
approximately	approximately	JJ	0
center	center	NN	0
representing	representing	VBG	0
a	a	DT	0
half	half	NN	0
of	of	IN	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
voltage	voltage	VBD	I-NP
Vc	Vc	NNP	I-NP
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
as	as	RB	0
with	with	IN	0
FIG.	FIG.	CD	0
5B	5B	CD	0
,	,	,	0
a	a	DT	0
circuit	circuit	NN	0
is	is	VBZ	0
formed	formed	VBN	0
where	where	WRB	0
the	the	DT	0
resistance	resistance	NN	0
values	values	VBZ	0
R1and	R1and	CD	0
R2	R2	CD	0
of	of	IN	0
the	the	DT	0
resistances	resistances	JJ	0
86	86	CD	0
and	and	CC	0
88	88	CD	0
,	,	,	0
respectively	respectively	RB	0
,	,	,	0
are	are	VBP	0
set	set	VBN	0
as	as	IN	0
R1=R2	R1=R2	CD	0
.	.	.	0
As	As	IN	0
such	such	JJ	0
,	,	,	0
by	by	IN	0
setting	setting	VBG	0
a	a	DT	0
pseudo-output	pseudo-output	JJ	B-NP
voltage	voltage	NN	I-NP
for	for	IN	0
each	each	DT	0
of	of	IN	0
a	a	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
,	,	,	0
a	a	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NN	0
,	,	,	0
and	and	CC	0
a	a	DT	0
floating	floating	JJ	0
state	state	NN	0
in	in	IN	0
the	the	DT	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
input	input	NN	I-NP
line	line	NN	I-NP
,	,	,	0
the	the	DT	0
normal	normal	JJ	B-NP
voltage	voltage	JJ	I-NP
range	range	NN	I-NP
with	with	IN	0
respect	respect	NN	0
to	to	TO	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
voltage	voltage	NN	I-NP
can	can	MD	0
be	be	VB	0
set	set	VBN	0
as	as	IN	0
a	a	DT	0
half	half	NN	0
(	(	-LRB-	0
approximately	approximately	RB	0
the	the	DT	0
center	center	NN	0
)	)	-RRB-	0
of	of	IN	0
the	the	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
range	range	VBP	0
even	even	RB	0
with	with	IN	0
different	different	JJ	0
types	types	NNS	0
of	of	IN	0
the	the	DT	0
external	external	JJ	B-NP
device	device	NN	I-NP
input	input	NN	I-NP
line	line	NN	I-NP
.	.	.	0
With	With	IN	0
this	this	DT	0
,	,	,	0
irrespectively	irrespectively	VBG	0
of	of	IN	0
the	the	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
,	,	,	0
the	the	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NN	0
,	,	,	0
or	or	CC	0
the	the	DT	0
floating	floating	JJ	0
state	state	NN	0
,	,	,	0
the	the	DT	0
same	same	JJ	0
determination	determination	NN	B-NP
criterion	criterion	NN	I-NP
can	can	MD	0
be	be	VB	0
used	used	VBN	0
for	for	IN	0
the	the	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
determination	determination	NN	I-NP
range	range	NN	I-NP
and	and	CC	0
the	the	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NN	0
in	in	IN	0
the	the	DT	0
determination	determination	NN	B-NP
circuit	circuit	NN	I-NP
52	52	CD	0
,	,	,	0
thereby	thereby	RB	0
simplifying	simplifying	VBG	0
the	the	DT	0
determination	determination	NN	B-NP
process	process	NN	I-NP
.	.	.	0
FIGS.	FIGS.	NNP	0
9A	9A	NNP	0
and	and	CC	0
9B	9B	NNP	0
shows	shows	VBZ	0
still	still	RB	0
another	another	DT	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
embodiment	embodiment	NN	0
,	,	,	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
is	is	VBZ	0
provided	provided	VBN	0
for	for	IN	0
the	the	DT	0
connecting	connecting	VBG	B-NP
input/output	input/output	NN	I-NP
line	line	NN	I-NP
leadless	leadless	JJ	I-NP
terminal	terminal	JJ	I-NP
of	of	IN	0
an	an	DT	0
input	input	NN	B-NP
/	/	CD	I-NP
output	output	NN	I-NP
circuit	circuit	NN	I-NP
provided	provided	VBD	0
to	to	TO	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
to	to	TO	0
the	the	DT	0
pattern	pattern	NN	0
on	on	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
12	12	CD	0
.	.	.	0
In	In	IN	0
FIGS.	FIGS.	NNP	0
9A	9A	NNP	0
and	and	CC	0
9B	9B	NNP	0
,	,	,	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
10	10	CD	0
includes	includes	VBZ	0
input/output	input/output	NN	B-NP
circuit	circuit	NN	I-NP
102-1	102-1	VBP	0
to	to	TO	0
102-6	102-6	CD	0
for	for	IN	0
the	the	DT	0
logic	logic	NN	B-NP
circuit	circuit	NN	I-NP
62	62	CD	0
,	,	,	0
which	which	WDT	0
are	are	VBP	0
connected	connected	VBN	0
via	via	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
65-1	65-1	VBP	0
to	to	TO	0
65-6	65-6	CD	0
to	to	TO	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
66-1	66-1	VBP	0
to	to	TO	0
66-6	66-6	CD	0
on	on	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
12	12	CD	0
each	each	DT	0
also	also	RB	0
having	having	VBG	0
an	an	DT	0
input	input	NN	B-NP
/	/	CD	I-NP
output	output	NN	I-NP
function	function	NN	I-NP
.	.	.	0
Also	Also	RB	0
in	in	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
as	as	IN	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
48	48	CD	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
68	68	CD	0
,	,	,	0
the	the	DT	0
second	second	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
72	72	CD	0
,	,	,	0
the	the	DT	0
switching	switching	JJ	0
control	control	NN	B-NP
unit	unit	NN	I-NP
76	76	CD	0
,	,	,	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
78	78	CD	0
,	,	,	0
the	the	DT	0
measuring	measuring	JJ	0
unit	unit	NN	0
80	80	CD	0
,	,	,	0
the	the	DT	0
determining	determining	JJ	0
unit	unit	NN	0
82	82	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
bus	bus	NN	B-NP
interface	interface	NN	I-NP
unit	unit	NN	I-NP
84	84	CD	0
are	are	VBP	0
provided	provided	VBN	0
.	.	.	0
With	With	IN	0
this	this	DT	0
,	,	,	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	JJ	0
due	due	JJ	0
to	to	TO	0
a	a	DT	0
foreign	foreign	JJ	0
substance	substance	NN	0
attached	attached	VBN	0
,	,	,	0
by	by	IN	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
soldering	soldering	NN	I-NP
65-1	65-1	NN	0
,	,	,	0
between	between	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
and	and	CC	0
the	the	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
line	line	NN	I-NP
or	or	CC	0
ground	ground	NN	B-NP
line	line	NN	I-NP
can	can	MD	0
be	be	VB	0
determined	determined	VBN	0
through	through	IN	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
operation	operation	NN	I-NP
and	and	CC	0
then	then	RB	0
be	be	VB	0
reported	reported	VBN	0
to	to	TO	0
the	the	DT	0
outside	outside	JJ	0
.	.	.	0
Here	Here	RB	0
,	,	,	0
in	in	IN	0
the	the	DT	0
above	above	JJ	0
embodiment	embodiment	NN	0
,	,	,	0
as	as	IN	0
the	the	DT	0
package	package	NN	B-NP
structure	structure	NN	I-NP
in	in	IN	0
which	which	WDT	0
the	the	DT	0
state	state	NN	0
of	of	IN	0
soldering	soldering	NN	B-NP
of	of	IN	0
the	the	DT	0
terminal	terminal	NN	0
to	to	TO	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
,	,	,	0
with	with	IN	0
the	the	DT	0
terminal	terminal	NN	0
as	as	IN	0
being	being	VBG	0
implemented	implemented	VBN	0
on	on	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
,	,	,	0
cannot	cannot	VBD	0
been	been	VBN	0
seen	seen	VBN	0
from	from	IN	0
the	the	DT	0
outside	outside	JJ	0
,	,	,	0
the	the	DT	0
ball	ball	NN	0
grid	grid	NN	0
array	array	NN	0
is	is	VBZ	0
taken	taken	VBN	0
as	as	IN	0
an	an	DT	0
example	example	NN	0
.	.	.	0
Other	Other	JJ	0
than	than	IN	0
that	that	DT	0
,	,	,	0
the	the	DT	0
structure	structure	NN	0
in	in	IN	0
which	which	WDT	0
the	the	DT	0
soldering	soldering	JJ	0
portion	portion	NN	0
is	is	VBZ	0
difficult	difficult	JJ	0
to	to	TO	0
see	see	VB	0
from	from	IN	0
the	the	DT	0
outside	outside	JJ	0
as	as	IN	0
being	being	VBG	B-NP
implemented	implemented	NN	I-NP
includes	includes	VBZ	0
quad	quad	NN	B-NP
flat	flat	JJ	I-NP
non	non	NN	I-NP
leaded	leaded	JJ	I-NP
(	(	-LRB-	0
Quad	Quad	NNP	B-NP
Flat	Flat	NNP	0
Non-Leaded	Non-Leaded	NNP	B-NP
Package	Package	NNP	I-NP
)	)	-RRB-	0
,	,	,	0
leadles	leadles	NN	B-NP
chip	chip	NN	I-NP
carrier	carrier	NN	I-NP
(	(	-LRB-	0
Leadless	Leadless	NNP	B-NP
Chip	Chip	NNP	I-NP
Carrier	Carrier	NNP	I-NP
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
The	The	DT	0
leadles	leadles	NN	B-NP
chip	chip	NN	I-NP
carrier	carrier	NN	I-NP
and	and	CC	0
quad	quad	NN	B-NP
flat	flat	JJ	I-NP
non	non	NN	I-NP
leaded	leaded	JJ	I-NP
have	have	VBP	0
a	a	DT	0
package	package	NN	0
with	with	IN	0
a	a	DT	0
structure	structure	NN	0
in	in	IN	0
which	which	WDT	0
only	only	RB	0
an	an	DT	0
electrode	electrode	JJ	0
pad	pad	NN	0
is	is	VBZ	0
formed	formed	VBN	0
without	without	IN	0
a	a	DT	0
lead	lead	NN	0
.	.	.	0
For	For	IN	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
in	in	IN	0
a	a	DT	0
package	package	NN	B-NP
structure	structure	NN	I-NP
having	having	VBG	0
such	such	PDT	0
a	a	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
,	,	,	0
as	as	RB	0
with	with	IN	0
the	the	DT	0
ball	ball	NN	0
grid	grid	NN	0
array	array	NN	0
,	,	,	0
a	a	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
fault	fault	NN	I-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
according	according	VBG	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
is	is	VBZ	0
provided	provided	VBN	0
,	,	,	0
thereby	thereby	RB	0
making	making	VBG	0
it	it	PRP	0
possible	possible	JJ	0
to	to	TO	0
detect	detect	VB	0
an	an	DT	0
abnormality	abnormality	JJ	B-NP
due	due	JJ	0
to	to	TO	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
soldering	soldering	VB	I-NP
as	as	IN	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
.	.	.	0
Also	Also	RB	0
,	,	,	0
devices	devices	NNS	0
using	using	VBG	0
a	a	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
having	having	VBG	0
implemented	implemented	VBN	0
thereon	thereon	VBG	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NNS	0
include	include	VBP	0
appropriate	appropriate	JJ	0
information	information	NN	B-NP
processing	processing	NN	I-NP
apparatus	apparatus	NN	I-NP
and	and	CC	0
equipment	equipment	NN	B-NP
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
magnetic	magnetic	JJ	B-NP
disk	disk	NN	I-NP
apparatus	apparatus	NN	I-NP
.	.	.	0
Furthermore	Furthermore	RB	0
,	,	,	0
in	in	IN	0
the	the	DT	0
above	above	JJ	0
embodiment	embodiment	NN	0
,	,	,	0
a	a	DT	0
case	case	NN	0
where	where	WRB	0
an	an	DT	0
MPU	MPU	NNP	B-NP
(	(	-LRB-	0
processor	processor	NN	0
)	)	-RRB-	0
is	is	VBZ	0
implemented	implemented	VBN	0
on	on	IN	0
a	a	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
having	having	VBG	0
implemented	implemented	VBN	0
thereon	thereon	VBG	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
is	is	VBZ	0
taken	taken	VBN	0
as	as	IN	0
an	an	DT	0
example	example	NN	0
.	.	.	0
Alternatively	Alternatively	RB	0
,	,	,	0
the	the	DT	0
MPU	MPU	NNP	B-NP
can	can	MD	0
be	be	VB	0
incorporated	incorporated	VBN	0
in	in	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
.	.	.	0
Still	Still	RB	0
further	further	RBR	0
,	,	,	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
includes	includes	VBZ	0
appropriate	appropriate	JJ	0
modification	modification	NN	B-NP
without	without	IN	0
impairing	impairing	VBG	0
the	the	DT	0
purpose	purpose	NN	0
or	or	CC	0
advantage	advantage	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
,	,	,	0
and	and	CC	0
is	is	VBZ	0
not	not	RB	0
restricted	restricted	VBN	0
by	by	IN	0
numerical	numerical	JJ	B-NP
value	value	NN	I-NP
shown	shown	VBN	0
in	in	IN	0
the	the	DT	0
above	above	JJ	0
embodiment	embodiment	NN	0
.	.	.	0
What	What	WP	0
is	is	VBZ	0
claimed	claimed	VBN	0
is	is	VBZ	0
:	:	:	0
1	1	LS	0
.	.	.	0
An	An	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
comprising	comprising	NNS	0
:	:	:	0
an	an	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
that	that	IN	0
output	output	NN	B-NP
a	a	DT	0
logic	logic	NN	B-NP
signal	signal	NN	I-NP
;	;	:	0
a	a	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
connecting	connecting	VBG	0
an	an	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
output	output	NN	I-NP
line	line	NN	I-NP
and	and	CC	0
being	being	VBG	0
connected	connected	VBN	0
by	by	IN	0
soldering	soldering	JJ	0
to	to	TO	0
a	a	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
;	;	:	0
and	and	CC	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
that	that	WDT	0
tests	tests	VBZ	0
an	an	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
output	output	NN	I-NP
voltage	voltage	NN	I-NP
as	as	IN	0
being	being	VBG	0
implemented	implemented	VBN	0
on	on	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
to	to	TO	0
determine	determine	VB	0
whether	whether	IN	0
the	the	DT	0
output	output	NN	B-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
or	or	CC	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage.	voltage.	CD	0
2	2	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
includes	includes	VBZ	0
:	:	:	0
a	a	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
that	that	WDT	0
applies	applies	VBZ	0
a	a	DT	0
predetermined	predetermined	JJ	0
pseudo-output	pseudo-output	JJ	B-NP
voltage	voltage	NN	I-NP
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
;	;	:	0
a	a	DT	0
switching	switching	JJ	0
unit	unit	NN	0
that	that	WDT	0
cuts	cuts	VBZ	0
a	a	DT	0
connection	connection	NN	0
of	of	IN	0
the	the	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
at	at	IN	0
the	the	DT	0
time	time	NN	0
of	of	IN	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
,	,	,	0
and	and	CC	0
supplies	supplies	VBZ	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
pseudo-output	pseudo-output	JJ	I-NP
voltage	voltage	NN	I-NP
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
side	side	NN	I-NP
as	as	IN	0
being	being	VBG	B-NP
cut	cut	NN	I-NP
;	;	:	0
a	a	DT	0
measuring	measuring	JJ	0
unit	unit	NN	0
that	that	WDT	0
measures	measures	VBZ	0
a	a	DT	0
voltage	voltage	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
in	in	IN	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
state	state	NN	I-NP
by	by	IN	0
the	the	DT	0
switching	switching	JJ	0
unit	unit	NN	0
;	;	:	0
and	and	CC	0
a	a	DT	0
determining	determining	JJ	0
unit	unit	NN	0
that	that	WDT	0
determines	determines	VBZ	0
,	,	,	0
from	from	IN	0
the	the	DT	0
voltage	voltage	NN	0
measured	measured	VBN	0
by	by	IN	0
the	the	DT	0
measuring	measuring	JJ	0
unit	unit	NN	0
,	,	,	0
whether	whether	IN	0
the	the	DT	0
voltage	voltage	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
or	or	CC	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage.	voltage.	CD	0
3	3	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
2	2	CD	0
,	,	,	0
wherein	wherein	VBG	0
when	when	WRB	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
said	said	VBD	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
are	are	VBP	0
present	present	JJ	0
,	,	,	0
the	the	DT	0
switching	switching	JJ	0
unit	unit	NN	0
sequentially	sequentially	NN	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
cuts	cuts	NNS	I-NP
connection	connection	NN	I-NP
with	with	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
at	at	IN	0
the	the	DT	0
time	time	NN	0
of	of	IN	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
and	and	CC	0
,	,	,	0
in	in	IN	0
synchronization	synchronization	NN	B-NP
with	with	IN	0
the	the	DT	0
cutting	cutting	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
,	,	,	0
connects	connects	VBZ	0
an	an	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
output	output	NN	I-NP
to	to	TO	0
a	a	DT	0
relevant	relevant	JJ	0
one	one	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
4	4	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
2	2	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
switching	switching	JJ	0
unit	unit	NN	0
includes	includes	VBZ	0
a	a	DT	0
first	first	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
that	that	WDT	0
cuts	cuts	VBZ	0
an	an	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
output	output	NN	I-NP
from	from	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
at	at	IN	0
the	the	DT	0
time	time	NN	0
of	of	IN	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
and	and	CC	0
a	a	DT	0
second	second	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
that	that	WDT	0
connects	connects	VBZ	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
output	output	NN	I-NP
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
side	side	NN	I-NP
cut	cut	NN	I-NP
by	by	IN	0
the	the	DT	0
first	first	JJ	0
switching	switching	VBG	B-NP
unit.	unit.	CD	I-NP
5	5	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
2	2	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
output	output	NN	I-NP
a	a	DT	0
resistance	resistance	NN	0
divided	divided	VBN	B-NP
voltage	voltage	RB	I-NP
generated	generated	VBN	0
by	by	IN	0
a	a	DT	0
resistance	resistance	NN	B-NP
series	series	NN	I-NP
circuit	circuit	NN	I-NP
as	as	IN	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
voltage.	voltage.	CD	I-NP
6	6	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
5	5	CD	0
,	,	,	0
wherein	wherein	VBG	0
with	with	IN	0
an	an	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
external	external	JJ	I-NP
circuit	circuit	NN	I-NP
making	making	VBG	0
a	a	DT	0
pull-up	pull-up	JJ	0
connection	connection	NN	0
of	of	IN	0
an	an	DT	0
input	input	NN	B-NP
line	line	NN	I-NP
to	to	TO	0
a	a	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
line	line	NN	I-NP
via	via	IN	0
a	a	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
in	in	IN	0
a	a	DT	0
predetermined	predetermined	JJ	0
voltage	voltage	NNS	0
range	range	VBP	0
centering	centering	VBG	0
on	on	IN	0
a	a	DT	0
specific	specific	JJ	0
voltage	voltage	NNS	0
defined	defined	VBN	0
by	by	IN	0
a	a	DT	0
resistance	resistance	NN	0
of	of	IN	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
and	and	CC	0
the	the	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
,	,	,	0
the	the	DT	0
determining	determining	JJ	0
unit	unit	NN	0
determines	determines	VBZ	0
that	that	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
,	,	,	0
and	and	CC	0
when	when	WRB	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
outside	outside	IN	0
the	the	DT	0
predetermined	predetermined	JJ	0
voltage	voltage	JJ	B-NP
range	range	NN	I-NP
,	,	,	0
determines	determines	VBZ	0
that	that	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NNS	0
resulting	resulting	VBG	0
from	from	IN	0
a	a	DT	0
soldering	soldering	JJ	0
connection	connection	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal.	terminal.	CD	I-NP
7	7	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
5	5	CD	0
,	,	,	0
wherein	wherein	VBG	0
with	with	IN	0
an	an	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
external	external	JJ	I-NP
circuit	circuit	NN	I-NP
making	making	VBG	0
a	a	DT	0
pull-down	pull-down	JJ	0
connection	connection	NN	0
of	of	IN	0
an	an	DT	0
input	input	NN	B-NP
line	line	NN	I-NP
to	to	TO	0
a	a	DT	0
ground	ground	NN	0
via	via	IN	0
a	a	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NN	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
in	in	IN	0
a	a	DT	0
predetermined	predetermined	JJ	0
voltage	voltage	NNS	0
range	range	VBP	0
centering	centering	VBG	0
on	on	IN	0
a	a	DT	0
specific	specific	JJ	0
voltage	voltage	NNS	0
defined	defined	VBN	0
by	by	IN	0
a	a	DT	0
resistance	resistance	NN	0
of	of	IN	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
and	and	CC	0
the	the	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NN	0
,	,	,	0
the	the	DT	0
determining	determining	JJ	0
unit	unit	NN	0
determines	determines	VBZ	0
that	that	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
,	,	,	0
and	and	CC	0
when	when	WRB	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
outside	outside	IN	0
the	the	DT	0
predetermined	predetermined	JJ	0
voltage	voltage	JJ	B-NP
range	range	NN	I-NP
,	,	,	0
determines	determines	VBZ	0
that	that	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NNS	0
resulting	resulting	VBG	0
from	from	IN	0
a	a	DT	0
soldering	soldering	JJ	0
connection	connection	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal.	terminal.	CD	I-NP
8	8	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
5	5	CD	0
,	,	,	0
wherein	wherein	VBG	0
with	with	IN	0
an	an	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
external	external	JJ	I-NP
circuit	circuit	NN	I-NP
being	being	VBG	0
in	in	IN	0
a	a	DT	0
floating	floating	JJ	0
state	state	NN	0
in	in	IN	0
which	which	WDT	0
an	an	DT	0
input	input	NN	B-NP
line	line	NN	I-NP
is	is	VBZ	0
cut	cut	VBN	0
from	from	IN	0
a	a	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
line	line	NN	I-NP
and	and	CC	0
a	a	DT	0
ground	ground	NN	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
in	in	IN	0
a	a	DT	0
predetermined	predetermined	JJ	0
voltage	voltage	NNS	0
range	range	VBP	0
centering	centering	VBG	0
on	on	IN	0
a	a	DT	0
specific	specific	JJ	0
voltage	voltage	NNS	0
defined	defined	VBN	0
by	by	IN	0
a	a	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
divided	divided	VBN	I-NP
voltage	voltage	JJ	I-NP
resistance	resistance	NN	I-NP
,	,	,	0
the	the	DT	0
determining	determining	JJ	0
unit	unit	NN	0
determines	determines	VBZ	0
that	that	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
,	,	,	0
and	and	CC	0
when	when	WRB	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
outside	outside	IN	0
the	the	DT	0
predetermined	predetermined	JJ	0
voltage	voltage	JJ	B-NP
range	range	NN	I-NP
,	,	,	0
determines	determines	VBZ	0
that	that	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NNS	0
resulting	resulting	VBG	0
from	from	IN	0
a	a	DT	0
soldering	soldering	JJ	0
connection	connection	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal.	terminal.	CD	I-NP
9	9	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
1	1	CD	0
,	,	,	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
is	is	VBZ	0
provided	provided	VBN	0
to	to	TO	0
divide	divide	VB	0
external	external	JJ	B-NP
circuit	circuit	NN	I-NP
on	on	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
into	into	IN	0
groups	groups	NNS	0
corresponding	corresponding	JJ	0
to	to	TO	0
a	a	DT	0
connection	connection	NN	0
of	of	IN	0
a	a	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
,	,	,	0
a	a	DT	0
connection	connection	NN	0
of	of	IN	0
a	a	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NN	0
,	,	,	0
or	or	CC	0
floating	floating	VBG	0
without	without	IN	0
a	a	DT	0
connection	connection	NN	0
of	of	IN	0
the	the	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
or	or	CC	0
the	the	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NN	0
and	and	CC	0
output	output	NN	B-NP
a	a	DT	0
pseudo-output	pseudo-output	JJ	B-NP
voltage	voltage	JJ	I-NP
unique	unique	JJ	0
to	to	TO	0
each	each	DT	0
group.	group.	CD	0
10	10	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
includes	includes	VBZ	0
an	an	DT	0
input	input	NN	B-NP
/	/	CD	I-NP
output	output	NN	I-NP
circuit.	circuit.	CD	I-NP
11	11	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
performs	performs	VBZ	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
upon	upon	IN	0
receipt	receipt	NN	0
of	of	IN	0
an	an	DT	0
instruction	instruction	NN	0
from	from	IN	0
a	a	DT	0
processor	processor	NN	0
incorporated	incorporated	VBN	0
in	in	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
or	or	CC	0
implemented	implemented	VBN	0
on	on	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
and	and	CC	0
responds	responds	VBZ	0
with	with	IN	0
the	the	DT	0
diagnosis	diagnosis	NN	B-NP
result.	result.	CD	I-NP
12	12	CD	0
.	.	.	0
A	A	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
having	having	VBG	0
implemented	implemented	VBN	0
thereon	thereon	VBG	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
and	and	CC	0
a	a	DT	0
circuit	circuit	NN	0
external	external	JJ	0
thereto	thereto	NN	0
,	,	,	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
comprising	comprising	NNS	0
:	:	:	0
an	an	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
that	that	IN	0
output	output	NN	B-NP
a	a	DT	0
logic	logic	NN	B-NP
signal	signal	NN	I-NP
;	;	:	0
a	a	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
connecting	connecting	VBG	0
an	an	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
output	output	NN	I-NP
line	line	NN	I-NP
and	and	CC	0
being	being	VBG	0
connected	connected	VBN	0
by	by	IN	0
soldering	soldering	JJ	0
to	to	TO	0
a	a	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
;	;	:	0
and	and	CC	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
that	that	WDT	0
tests	tests	VBZ	0
an	an	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
output	output	NN	I-NP
voltage	voltage	NN	I-NP
as	as	IN	0
being	being	VBG	0
implemented	implemented	VBN	0
on	on	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
to	to	TO	0
determine	determine	VB	0
whether	whether	IN	0
the	the	DT	0
output	output	NN	B-NP
voltage	voltage	NN	I-NP
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
or	or	CC	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage.	voltage.	CD	0
13	13	CD	0
.	.	.	0
The	The	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
12	12	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
includes	includes	VBZ	0
a	a	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
that	that	WDT	0
applies	applies	VBZ	0
a	a	DT	0
pseudo-set	pseudo-set	JJ	B-NP
predetermined	predetermined	JJ	0
pseudo-output	pseudo-output	JJ	B-NP
voltage	voltage	NN	I-NP
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
;	;	:	0
a	a	DT	0
switching	switching	JJ	0
unit	unit	NN	0
that	that	WDT	0
cuts	cuts	VBZ	0
a	a	DT	0
connection	connection	NN	0
of	of	IN	0
the	the	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
at	at	IN	0
the	the	DT	0
time	time	NN	0
of	of	IN	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
,	,	,	0
and	and	CC	0
supplies	supplies	VBZ	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
pseudo-output	pseudo-output	JJ	I-NP
voltage	voltage	NN	I-NP
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
side	side	NN	I-NP
as	as	IN	0
being	being	VBG	B-NP
cut	cut	NN	I-NP
;	;	:	0
a	a	DT	0
measuring	measuring	JJ	0
unit	unit	NN	0
that	that	WDT	0
measures	measures	VBZ	0
a	a	DT	0
voltage	voltage	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
in	in	IN	0
a	a	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
state	state	NN	I-NP
by	by	IN	0
the	the	DT	0
switching	switching	JJ	0
unit	unit	NN	0
;	;	:	0
and	and	CC	0
a	a	DT	0
determining	determining	JJ	0
unit	unit	NN	0
that	that	WDT	0
determines	determines	VBZ	0
,	,	,	0
from	from	IN	0
the	the	DT	0
voltage	voltage	NN	0
measured	measured	VBN	0
by	by	IN	0
the	the	DT	0
measuring	measuring	JJ	0
unit	unit	NN	0
,	,	,	0
whether	whether	IN	0
the	the	DT	0
voltage	voltage	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
or	or	CC	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage.	voltage.	CD	0
14	14	CD	0
.	.	.	0
The	The	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
13	13	CD	0
,	,	,	0
wherein	wherein	VBG	0
when	when	WRB	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
said	said	VBD	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
are	are	VBP	0
present	present	JJ	0
,	,	,	0
the	the	DT	0
switching	switching	JJ	0
unit	unit	NN	0
sequentially	sequentially	NN	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
cuts	cuts	NNS	I-NP
connection	connection	NN	I-NP
with	with	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
at	at	IN	0
the	the	DT	0
time	time	NN	0
of	of	IN	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
and	and	CC	0
,	,	,	0
in	in	IN	0
synchronization	synchronization	NN	B-NP
with	with	IN	0
the	the	DT	0
cutting	cutting	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
,	,	,	0
connects	connects	VBZ	0
an	an	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
output	output	NN	I-NP
to	to	TO	0
a	a	DT	0
relevant	relevant	JJ	0
one	one	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	JJ	I-NP
15	15	CD	0
.	.	.	0
The	The	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
13	13	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
switching	switching	JJ	0
unit	unit	NN	0
includes	includes	VBZ	0
a	a	DT	0
first	first	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
that	that	WDT	0
cuts	cuts	VBZ	0
an	an	DT	0
output	output	NN	B-NP
circuit	circuit	NN	I-NP
output	output	NN	I-NP
from	from	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
at	at	IN	0
the	the	DT	0
time	time	NN	0
of	of	IN	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
and	and	CC	0
a	a	DT	0
second	second	JJ	0
switching	switching	JJ	0
unit	unit	NN	0
that	that	WDT	0
connects	connects	VBZ	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
output	output	NN	I-NP
to	to	TO	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal	terminal	NN	I-NP
side	side	NN	I-NP
cut	cut	NN	I-NP
by	by	IN	0
the	the	DT	0
first	first	JJ	0
switching	switching	VBG	B-NP
unit.	unit.	CD	I-NP
16	16	CD	0
.	.	.	0
The	The	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
13	13	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
output	output	NN	I-NP
a	a	DT	0
resistance	resistance	NN	0
divided	divided	VBN	B-NP
voltage	voltage	RB	I-NP
generated	generated	VBN	0
by	by	IN	0
a	a	DT	0
resistance	resistance	NN	B-NP
series	series	NN	I-NP
circuit	circuit	NN	I-NP
as	as	IN	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
voltage.	voltage.	CD	I-NP
17	17	CD	0
.	.	.	0
The	The	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
16	16	CD	0
,	,	,	0
wherein	wherein	VBG	0
with	with	IN	0
an	an	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
external	external	JJ	I-NP
circuit	circuit	NN	I-NP
making	making	VBG	0
a	a	DT	0
pull-up	pull-up	JJ	0
connection	connection	NN	0
of	of	IN	0
an	an	DT	0
input	input	NN	B-NP
line	line	NN	I-NP
to	to	TO	0
a	a	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
line	line	NN	I-NP
via	via	IN	0
a	a	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
in	in	IN	0
a	a	DT	0
predetermined	predetermined	JJ	0
voltage	voltage	NNS	0
range	range	VBP	0
centering	centering	VBG	0
on	on	IN	0
a	a	DT	0
specific	specific	JJ	0
voltage	voltage	NNS	0
defined	defined	VBN	0
by	by	IN	0
a	a	DT	0
resistance	resistance	NN	0
of	of	IN	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
and	and	CC	0
the	the	DT	0
pull-up	pull-up	JJ	0
resistor	resistor	NN	0
,	,	,	0
the	the	DT	0
determining	determining	JJ	0
unit	unit	NN	0
determines	determines	VBZ	0
that	that	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
,	,	,	0
and	and	CC	0
when	when	WRB	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
outside	outside	IN	0
the	the	DT	0
predetermined	predetermined	JJ	0
voltage	voltage	JJ	B-NP
range	range	NN	I-NP
,	,	,	0
determines	determines	VBZ	0
that	that	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NNS	0
resulting	resulting	VBG	0
from	from	IN	0
a	a	DT	0
soldering	soldering	JJ	0
connection	connection	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal.	terminal.	CD	I-NP
18	18	CD	0
.	.	.	0
The	The	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
17	17	CD	0
,	,	,	0
wherein	wherein	VBG	0
with	with	IN	0
an	an	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
external	external	JJ	I-NP
circuit	circuit	NN	I-NP
making	making	VBG	0
a	a	DT	0
pull-down	pull-down	JJ	0
connection	connection	NN	0
of	of	IN	0
an	an	DT	0
input	input	NN	B-NP
line	line	NN	I-NP
to	to	TO	0
a	a	DT	0
ground	ground	NN	0
via	via	IN	0
a	a	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NN	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
in	in	IN	0
a	a	DT	0
predetermined	predetermined	JJ	0
voltage	voltage	NNS	0
range	range	VBP	0
centering	centering	VBG	0
on	on	IN	0
a	a	DT	0
specific	specific	JJ	0
voltage	voltage	NNS	0
defined	defined	VBN	0
by	by	IN	0
a	a	DT	0
resistance	resistance	NN	0
of	of	IN	0
the	the	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
and	and	CC	0
the	the	DT	0
pull-down	pull-down	JJ	0
resistor	resistor	NN	0
,	,	,	0
the	the	DT	0
determining	determining	JJ	0
unit	unit	NN	0
determines	determines	VBZ	0
that	that	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
,	,	,	0
and	and	CC	0
when	when	WRB	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
outside	outside	IN	0
the	the	DT	0
predetermined	predetermined	JJ	0
voltage	voltage	JJ	B-NP
range	range	NN	I-NP
,	,	,	0
determines	determines	VBZ	0
that	that	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NNS	0
resulting	resulting	VBG	0
from	from	IN	0
a	a	DT	0
soldering	soldering	JJ	0
connection	connection	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal.	terminal.	CD	I-NP
19	19	CD	0
.	.	.	0
The	The	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
17	17	CD	0
,	,	,	0
wherein	wherein	VBG	0
with	with	IN	0
an	an	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
external	external	JJ	I-NP
circuit	circuit	NN	I-NP
being	being	VBG	0
in	in	IN	0
a	a	DT	0
floating	floating	JJ	0
state	state	NN	0
in	in	IN	0
which	which	WDT	0
an	an	DT	0
input	input	NN	B-NP
line	line	NN	I-NP
is	is	VBZ	0
cut	cut	VBN	0
from	from	IN	0
a	a	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
line	line	NN	I-NP
and	and	CC	0
a	a	DT	0
ground	ground	NN	0
,	,	,	0
when	when	WRB	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
in	in	IN	0
a	a	DT	0
predetermined	predetermined	JJ	0
voltage	voltage	NNS	0
range	range	VBP	0
centering	centering	VBG	0
on	on	IN	0
a	a	DT	0
specific	specific	JJ	0
voltage	voltage	NNS	0
defined	defined	VBN	0
by	by	IN	0
a	a	DT	0
pseudo-output	pseudo-output	JJ	B-NP
unit	unit	NN	I-NP
divided	divided	VBN	I-NP
voltage	voltage	JJ	I-NP
resistance	resistance	NN	I-NP
,	,	,	0
the	the	DT	0
determining	determining	JJ	0
unit	unit	NN	0
determines	determines	VBZ	0
that	that	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
a	a	DT	0
normal	normal	JJ	B-NP
voltage	voltage	NN	I-NP
,	,	,	0
and	and	CC	0
when	when	WRB	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
outside	outside	IN	0
the	the	DT	0
predetermined	predetermined	JJ	0
voltage	voltage	JJ	B-NP
range	range	NN	I-NP
,	,	,	0
determines	determines	VBZ	0
that	that	IN	0
the	the	DT	0
measured	measured	JJ	0
voltage	voltage	NN	0
is	is	VBZ	0
an	an	DT	0
abnormal	abnormal	JJ	0
voltage	voltage	NNS	0
resulting	resulting	VBG	0
from	from	IN	0
a	a	DT	0
soldering	soldering	JJ	0
connection	connection	NN	0
of	of	IN	0
the	the	DT	0
leadless	leadless	JJ	B-NP
terminal.	terminal.	CD	I-NP
20	20	CD	0
.	.	.	0
The	The	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
17	17	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
fault	fault	NN	B-NP
diagnosing	diagnosing	NN	I-NP
unit	unit	NN	I-NP
performs	performs	VBZ	0
fault	fault	NN	B-NP
diagnosis	diagnosis	NN	I-NP
upon	upon	IN	0
receipt	receipt	NN	0
of	of	IN	0
an	an	DT	0
instruction	instruction	NN	0
from	from	IN	0
a	a	DT	0
processor	processor	NN	0
incorporated	incorporated	VBN	0
in	in	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
or	or	CC	0
implemented	implemented	VBN	0
on	on	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
and	and	CC	0
responds	responds	VBZ	0
with	with	IN	0
the	the	DT	0
diagnosis	diagnosis	NN	B-NP
result	result	NN	I-NP
.	.	.	0
