{"vcs1":{"timestamp_begin":1724934643.379835423, "rt":8.25, "ut":7.96, "st":0.28}}
{"vcselab":{"timestamp_begin":1724934651.691959123, "rt":0.39, "ut":0.32, "st":0.07}}
{"link":{"timestamp_begin":1724934652.129753184, "rt":0.35, "ut":0.21, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1724934642.534035198}
{"VCS_COMP_START_TIME": 1724934642.534035198}
{"VCS_COMP_END_TIME": 1724934662.706939247}
{"VCS_USER_OPTIONS": "-full64 +error+100 +define+XGMII_LB -debug_access+all -ntb_opts uvm-1.1 +vcs+lic+wait -sverilog -R -l vcs.log +UVM_TESTNAME=uvm_test_top +UVM_VERBOSITE=MEDIUM -override_timescale=1ps/1ps +incdir+../../rtl/include +incdir+/home/sf10281/UVM-Project/MadhekarAdvait/lab-project-10gEthernetMAC/Advait_Madhekar/testbench/verilog_new/ +incdir+/home/sf10281/UVM-Project/MadhekarAdvait/lab-project-10gEthernetMAC/Advait_Madhekar/testbench/verilog_new/* +incdir+/home/sf10281/UVM-Project/MadhekarAdvait/lab-project-10gEthernetMAC/Advait_Madhekar/testcases/ ../../rtl/verilog/fault_sm.v ../../rtl/verilog/generic_fifo_ctrl.v ../../rtl/verilog/generic_fifo.v ../../rtl/verilog/generic_mem_medium.v ../../rtl/verilog/generic_mem_small.v ../../rtl/verilog/meta_sync_single.v ../../rtl/verilog/meta_sync.v ../../rtl/verilog/rx_data_fifo.v ../../rtl/verilog/rx_dequeue.v ../../rtl/verilog/rx_enqueue.v ../../rtl/verilog/rx_hold_fifo.v ../../rtl/verilog/sync_clk_core.v ../../rtl/verilog/sync_clk_wb.v ../../rtl/verilog/sync_clk_xgmii_tx.v ../../rtl/verilog/tx_data_fifo.v ../../rtl/verilog/tx_dequeue.v ../../rtl/verilog/tx_enqueue.v ../../rtl/verilog/tx_hold_fifo.v ../../rtl/verilog/wishbone_if.v ../../rtl/verilog/xge_mac.v ../../testbench/verilog_new/top_tb.sv ../../testbench/verilog_new/uvm_test_top.sv ../../testbench/verilog_new/testcase.sv"}
{"vcs1": {"peak_mem": 417912}}
{"vcselab": {"peak_mem": 240340}}
