$date
	Fri Nov 22 10:42:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module moore61_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ w $end
$scope module f $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ w $end
$var parameter 2 % q0 $end
$var parameter 2 & q1 $end
$var parameter 2 ' q2 $end
$var reg 2 ( current_state [1:0] $end
$var reg 2 ) next_state [1:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 )
b0 (
0$
1#
0"
0!
$end
#5
1"
#10
0"
0#
#15
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0"
1$
#45
b1 )
1"
#50
0"
0$
#55
b0 )
b1 (
1"
#60
0"
1$
#65
b1 )
b0 (
1"
#70
0"
#75
b10 )
b1 (
1"
#80
0"
#85
1!
b10 (
1"
#90
0"
#95
1"
#100
0"
0$
#105
b0 )
1"
#110
0"
1$
#115
b1 )
0!
b0 (
1"
#120
0"
0$
#125
b0 )
b1 (
1"
#130
0"
1$
#135
b1 )
b0 (
1"
#140
0"
0$
#145
b0 )
b1 (
1"
#150
0"
1$
#155
b1 )
b0 (
1"
#160
0"
0$
#165
b0 )
b1 (
1"
#170
0"
1$
#175
b1 )
b0 (
1"
#180
0"
0$
#185
b0 )
b1 (
1"
#190
0"
1$
#195
b1 )
b0 (
1"
#200
0"
#205
b10 )
b1 (
1"
#210
0"
0$
#215
b0 )
1!
b10 (
1"
#220
0"
