<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="joh1445336307712" xml:lang="en-us">
	<title class="- topic/title " id="TitleAArch64MemoryModelFeatureRegister1_EL1">ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register
		1, EL1</title>
	<shortdesc class="- topic/shortdesc ">The ID_AA64MMFR1_EL1 provides information about the implemented memory model and memory management
		support in the AArch64 Execution state.</shortdesc>
	<prolog class="- topic/prolog ">
		<permissions class="- topic/permissions " view="nonconfidential"/>
		
	</prolog>
	<refbody class="- topic/body        reference/refbody ">
		<section class="- topic/section ">
			<title class="- topic/title ">Bit field descriptions</title>
			<p class="- topic/p ">ID_AA64MMFR1_EL1 is a 64-bit register, and is part of the Identification registers functional
				group.</p>
			<p class="- topic/p ">This register is Read Only.</p>
			
			<fig class="- topic/fig ">
				<title class="- topic/title ">ID_AA64MMFR1_EL1 bit assignments</title>
				<image class="- topic/image " href="shs1477389091517.svg" placement="inline">
					<alt class="- topic/alt ">ID_AA64MMFR1_EL1 bit assignments</alt>
				</image>
			</fig>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">RES0, [63:32]</dt>
					<dd class="- topic/dd ">
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">RES0</term></dt>
								<dd class="- topic/dd ">Reserved.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">XNX, [31:28]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Indicates whether provision of EL0 vs EL1 execute never control at Stage 2 is
							supported.</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">1</ph></dt>
								<dd class="- topic/dd ">EL0/EL1 execute control distinction at Stage 2 bit is supported. All
									other values are reserved.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">SpecSEI, [27:24]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Describes whether the <term keyref="pe">PE</term> can generate SError interrupt <term keyref="exception">exception</term>s from speculative <term keyref="read">read</term>s of memory, including speculative instruction fetches.</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">0</ph></dt>
								<dd class="- topic/dd ">The  never generates an SError interrupt due to an external <term keyref="abort">abort</term> on a speculative .</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt "><term keyref="pa">PA</term>N, [23:20]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Privileged Access Never. Indicates support for the N bit in PSTATE, <term keyref="sp">SP</term>SR_EL1,
							SR_EL2, SR_EL3, and DSR_EL0.</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">2</ph></dt>
								<dd class="- topic/dd ">N supported and AT S1E1RP and AT S1E1WP instructions supported.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">LO, [19:16]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Indicates support for LORegions.</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">1</ph></dt>
								<dd class="- topic/dd ">LORegions are supported.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">HD, [15:12]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Presence of Hierarchical Disables. Enables an operating
							system or hypervisor to hand over up to 4 bits of the last level page
							table descriptor (bits[62:59] of the <term keyref="pagetable">page table</term> entry) for use by
							hardware for <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> usage. The value is:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">2</ph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">Hierarchical Permission Disables and
										Hardware allocation of bits[62:59] supported.</p>
								</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">VH, [11:8]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Indicates whether Virtualization Host Extensions are supported.</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">1</ph></dt>
								<dd class="- topic/dd ">Virtualization Host Extensions supported.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">VMID, [7:4]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Indicates the number of VMID bits supported.</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">2</ph></dt>
								<dd class="- topic/dd ">16 bits are supported.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">HAFDBS, [3:0]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Indicates the support for hardware updates to Access flag and <term keyref="dirty">dirty</term> state
							in <term keyref="translationtable">translation table</term>s.</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">2</ph></dt>
								<dd class="- topic/dd ">Hardware update of both the Access flag and  state is supported in
									hardware.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
			</dl>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">Configurations</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">There are no configuration notes.</p>
						<p class="- topic/p ">Bit fields and details that are not provided in this
							description are architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
					</dd>
				</dlentry>
			</dl>
		</section>
		
	</refbody>
</reference>
