# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 414 \
    name rgnET_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_0 \
    op interface \
    ports { rgnET_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 415 \
    name rgnET_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_1 \
    op interface \
    ports { rgnET_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 416 \
    name rgnET_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_2 \
    op interface \
    ports { rgnET_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 417 \
    name rgnET_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_3 \
    op interface \
    ports { rgnET_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 418 \
    name rgnET_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_4 \
    op interface \
    ports { rgnET_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 419 \
    name rgnET_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_5 \
    op interface \
    ports { rgnET_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 420 \
    name rgnET_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_6 \
    op interface \
    ports { rgnET_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 421 \
    name rgnET_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_7 \
    op interface \
    ports { rgnET_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 422 \
    name rgnET_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_8 \
    op interface \
    ports { rgnET_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 423 \
    name rgnET_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_9 \
    op interface \
    ports { rgnET_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 424 \
    name rgnET_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_10 \
    op interface \
    ports { rgnET_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 425 \
    name rgnET_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_11 \
    op interface \
    ports { rgnET_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 426 \
    name rgnET_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_12 \
    op interface \
    ports { rgnET_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 427 \
    name rgnET_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_13 \
    op interface \
    ports { rgnET_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 428 \
    name rgnET_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_14 \
    op interface \
    ports { rgnET_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 429 \
    name rgnET_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_15 \
    op interface \
    ports { rgnET_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 430 \
    name rgnET_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_16 \
    op interface \
    ports { rgnET_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 431 \
    name rgnET_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_17 \
    op interface \
    ports { rgnET_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 432 \
    name rgnET_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_18 \
    op interface \
    ports { rgnET_18 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 433 \
    name rgnET_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_19 \
    op interface \
    ports { rgnET_19 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 434 \
    name rgnET_20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_20 \
    op interface \
    ports { rgnET_20 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 435 \
    name rgnET_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_21 \
    op interface \
    ports { rgnET_21 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 436 \
    name rgnET_22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_22 \
    op interface \
    ports { rgnET_22 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 437 \
    name rgnET_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_23 \
    op interface \
    ports { rgnET_23 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 438 \
    name rgnET_24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_24 \
    op interface \
    ports { rgnET_24 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 439 \
    name rgnET_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_25 \
    op interface \
    ports { rgnET_25 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 440 \
    name rgnET_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_26 \
    op interface \
    ports { rgnET_26 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 441 \
    name rgnET_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_27 \
    op interface \
    ports { rgnET_27 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 442 \
    name rgnET_28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_28 \
    op interface \
    ports { rgnET_28 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 443 \
    name rgnET_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_29 \
    op interface \
    ports { rgnET_29 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 444 \
    name rgnET_30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_30 \
    op interface \
    ports { rgnET_30 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 445 \
    name rgnET_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_31 \
    op interface \
    ports { rgnET_31 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 446 \
    name rgnET_32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_32 \
    op interface \
    ports { rgnET_32 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 447 \
    name rgnET_33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_33 \
    op interface \
    ports { rgnET_33 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 448 \
    name rgnET_34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_34 \
    op interface \
    ports { rgnET_34 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 449 \
    name rgnET_35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_35 \
    op interface \
    ports { rgnET_35 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 450 \
    name rgnET_36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_36 \
    op interface \
    ports { rgnET_36 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 451 \
    name rgnET_37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_37 \
    op interface \
    ports { rgnET_37 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 452 \
    name rgnET_38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_38 \
    op interface \
    ports { rgnET_38 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 453 \
    name rgnET_39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_39 \
    op interface \
    ports { rgnET_39 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 454 \
    name rgnET_40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_40 \
    op interface \
    ports { rgnET_40 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 455 \
    name rgnET_41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_41 \
    op interface \
    ports { rgnET_41 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 456 \
    name rgnET_42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_42 \
    op interface \
    ports { rgnET_42 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 457 \
    name rgnET_43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_43 \
    op interface \
    ports { rgnET_43 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 458 \
    name rgnET_44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_44 \
    op interface \
    ports { rgnET_44 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 459 \
    name rgnET_45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_45 \
    op interface \
    ports { rgnET_45 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 460 \
    name rgnET_46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_46 \
    op interface \
    ports { rgnET_46 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 461 \
    name rgnET_47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_47 \
    op interface \
    ports { rgnET_47 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 462 \
    name rgnET_48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_48 \
    op interface \
    ports { rgnET_48 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 463 \
    name rgnET_49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_49 \
    op interface \
    ports { rgnET_49 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 464 \
    name rgnET_50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_50 \
    op interface \
    ports { rgnET_50 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 465 \
    name rgnET_51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_51 \
    op interface \
    ports { rgnET_51 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 466 \
    name rgnET_52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_52 \
    op interface \
    ports { rgnET_52 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 467 \
    name rgnET_53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_53 \
    op interface \
    ports { rgnET_53 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 468 \
    name rgnET_54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_54 \
    op interface \
    ports { rgnET_54 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 469 \
    name rgnET_55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_55 \
    op interface \
    ports { rgnET_55 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 470 \
    name rgnET_56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_56 \
    op interface \
    ports { rgnET_56 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 471 \
    name rgnET_57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_57 \
    op interface \
    ports { rgnET_57 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 472 \
    name rgnET_58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_58 \
    op interface \
    ports { rgnET_58 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 473 \
    name rgnET_59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_59 \
    op interface \
    ports { rgnET_59 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 474 \
    name rgnET_60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_60 \
    op interface \
    ports { rgnET_60 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 475 \
    name rgnET_61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_61 \
    op interface \
    ports { rgnET_61 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 476 \
    name rgnET_62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_62 \
    op interface \
    ports { rgnET_62 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 477 \
    name rgnET_63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_63 \
    op interface \
    ports { rgnET_63 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 478 \
    name rgnET_64 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_64 \
    op interface \
    ports { rgnET_64 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 479 \
    name rgnET_65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_65 \
    op interface \
    ports { rgnET_65 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 480 \
    name rgnET_66 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_66 \
    op interface \
    ports { rgnET_66 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 481 \
    name rgnET_67 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_67 \
    op interface \
    ports { rgnET_67 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 482 \
    name rgnET_68 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_68 \
    op interface \
    ports { rgnET_68 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 483 \
    name rgnET_69 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_69 \
    op interface \
    ports { rgnET_69 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 484 \
    name rgnET_70 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_70 \
    op interface \
    ports { rgnET_70 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 485 \
    name rgnET_71 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_71 \
    op interface \
    ports { rgnET_71 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 486 \
    name rgnET_72 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_72 \
    op interface \
    ports { rgnET_72 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 487 \
    name rgnET_73 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_73 \
    op interface \
    ports { rgnET_73 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 488 \
    name rgnET_74 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_74 \
    op interface \
    ports { rgnET_74 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 489 \
    name rgnET_75 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_75 \
    op interface \
    ports { rgnET_75 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 490 \
    name rgnET_76 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_76 \
    op interface \
    ports { rgnET_76 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 491 \
    name rgnET_77 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_77 \
    op interface \
    ports { rgnET_77 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 492 \
    name rgnET_78 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_78 \
    op interface \
    ports { rgnET_78 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 493 \
    name rgnET_79 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_79 \
    op interface \
    ports { rgnET_79 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 494 \
    name rgnET_80 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_80 \
    op interface \
    ports { rgnET_80 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 495 \
    name rgnET_81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_81 \
    op interface \
    ports { rgnET_81 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 496 \
    name rgnET_82 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_82 \
    op interface \
    ports { rgnET_82 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 497 \
    name rgnET_83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_83 \
    op interface \
    ports { rgnET_83 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 498 \
    name rgnET_84 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_84 \
    op interface \
    ports { rgnET_84 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 499 \
    name rgnET_85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_85 \
    op interface \
    ports { rgnET_85 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 500 \
    name rgnET_86 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_86 \
    op interface \
    ports { rgnET_86 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 501 \
    name rgnET_87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_87 \
    op interface \
    ports { rgnET_87 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 502 \
    name rgnET_88 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_88 \
    op interface \
    ports { rgnET_88 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 503 \
    name rgnET_89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_89 \
    op interface \
    ports { rgnET_89 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 504 \
    name rgnET_90 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_90 \
    op interface \
    ports { rgnET_90 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 505 \
    name rgnET_91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_91 \
    op interface \
    ports { rgnET_91 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 506 \
    name rgnET_92 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_92 \
    op interface \
    ports { rgnET_92 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 507 \
    name rgnET_93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_93 \
    op interface \
    ports { rgnET_93 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 508 \
    name rgnET_94 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_94 \
    op interface \
    ports { rgnET_94 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 509 \
    name rgnET_95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_95 \
    op interface \
    ports { rgnET_95 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 510 \
    name rgnET_96 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_96 \
    op interface \
    ports { rgnET_96 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 511 \
    name rgnET_97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_97 \
    op interface \
    ports { rgnET_97 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 512 \
    name rgnET_98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_98 \
    op interface \
    ports { rgnET_98 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 513 \
    name rgnET_99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_99 \
    op interface \
    ports { rgnET_99 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 514 \
    name rgnET_100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_100 \
    op interface \
    ports { rgnET_100 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 515 \
    name rgnET_101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_101 \
    op interface \
    ports { rgnET_101 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 516 \
    name rgnET_102 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_102 \
    op interface \
    ports { rgnET_102 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 517 \
    name rgnET_103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_103 \
    op interface \
    ports { rgnET_103 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 518 \
    name rgnET_104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_104 \
    op interface \
    ports { rgnET_104 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 519 \
    name rgnET_105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_105 \
    op interface \
    ports { rgnET_105 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 520 \
    name rgnET_106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_106 \
    op interface \
    ports { rgnET_106 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 521 \
    name rgnET_107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_107 \
    op interface \
    ports { rgnET_107 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 522 \
    name rgnET_108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_108 \
    op interface \
    ports { rgnET_108 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 523 \
    name rgnET_109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_109 \
    op interface \
    ports { rgnET_109 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 524 \
    name rgnET_110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_110 \
    op interface \
    ports { rgnET_110 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 525 \
    name rgnET_111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_111 \
    op interface \
    ports { rgnET_111 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 526 \
    name rgnET_112 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_112 \
    op interface \
    ports { rgnET_112 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 527 \
    name rgnET_113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_113 \
    op interface \
    ports { rgnET_113 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 528 \
    name rgnET_114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_114 \
    op interface \
    ports { rgnET_114 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 529 \
    name rgnET_115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_115 \
    op interface \
    ports { rgnET_115 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 530 \
    name rgnET_116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_116 \
    op interface \
    ports { rgnET_116 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 531 \
    name rgnET_117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_117 \
    op interface \
    ports { rgnET_117 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 532 \
    name rgnET_118 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_118 \
    op interface \
    ports { rgnET_118 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 533 \
    name rgnET_119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_119 \
    op interface \
    ports { rgnET_119 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 534 \
    name rgnET_120 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_120 \
    op interface \
    ports { rgnET_120 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 535 \
    name rgnET_121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_121 \
    op interface \
    ports { rgnET_121 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 536 \
    name rgnET_122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_122 \
    op interface \
    ports { rgnET_122 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 537 \
    name rgnET_123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_123 \
    op interface \
    ports { rgnET_123 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 538 \
    name rgnET_124 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_124 \
    op interface \
    ports { rgnET_124 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 539 \
    name rgnET_125 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_125 \
    op interface \
    ports { rgnET_125 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 540 \
    name rgnET_126 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_126 \
    op interface \
    ports { rgnET_126 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 541 \
    name rgnET_127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_127 \
    op interface \
    ports { rgnET_127 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 542 \
    name rgnET_128 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_128 \
    op interface \
    ports { rgnET_128 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 543 \
    name rgnET_129 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_129 \
    op interface \
    ports { rgnET_129 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 544 \
    name rgnET_130 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_130 \
    op interface \
    ports { rgnET_130 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 545 \
    name rgnET_131 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_131 \
    op interface \
    ports { rgnET_131 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 546 \
    name rgnET_132 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_132 \
    op interface \
    ports { rgnET_132 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 547 \
    name rgnET_133 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_133 \
    op interface \
    ports { rgnET_133 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 548 \
    name rgnET_134 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_134 \
    op interface \
    ports { rgnET_134 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 549 \
    name rgnET_135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_135 \
    op interface \
    ports { rgnET_135 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 550 \
    name rgnET_136 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_136 \
    op interface \
    ports { rgnET_136 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 551 \
    name rgnET_137 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_137 \
    op interface \
    ports { rgnET_137 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 552 \
    name rgnET_138 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_138 \
    op interface \
    ports { rgnET_138 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 553 \
    name rgnET_139 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_139 \
    op interface \
    ports { rgnET_139 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 554 \
    name rgnET_140 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_140 \
    op interface \
    ports { rgnET_140 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 555 \
    name rgnET_141 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_141 \
    op interface \
    ports { rgnET_141 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 556 \
    name rgnET_142 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_142 \
    op interface \
    ports { rgnET_142 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 557 \
    name rgnET_143 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_143 \
    op interface \
    ports { rgnET_143 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 558 \
    name rgnET_144 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_144 \
    op interface \
    ports { rgnET_144 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 559 \
    name rgnET_145 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_145 \
    op interface \
    ports { rgnET_145 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 560 \
    name rgnET_146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_146 \
    op interface \
    ports { rgnET_146 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 561 \
    name rgnET_147 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_147 \
    op interface \
    ports { rgnET_147 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 562 \
    name rgnET_148 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_148 \
    op interface \
    ports { rgnET_148 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 563 \
    name rgnET_149 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_149 \
    op interface \
    ports { rgnET_149 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 564 \
    name rgnET_150 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_150 \
    op interface \
    ports { rgnET_150 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 565 \
    name rgnET_151 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_151 \
    op interface \
    ports { rgnET_151 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 566 \
    name rgnET_152 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_152 \
    op interface \
    ports { rgnET_152 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 567 \
    name rgnET_153 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_153 \
    op interface \
    ports { rgnET_153 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 568 \
    name rgnET_154 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_154 \
    op interface \
    ports { rgnET_154 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 569 \
    name rgnET_155 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_155 \
    op interface \
    ports { rgnET_155 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 570 \
    name rgnET_156 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_156 \
    op interface \
    ports { rgnET_156 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 571 \
    name rgnET_157 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_157 \
    op interface \
    ports { rgnET_157 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 572 \
    name rgnET_158 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_158 \
    op interface \
    ports { rgnET_158 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 573 \
    name rgnET_159 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_159 \
    op interface \
    ports { rgnET_159 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 574 \
    name rgnET_160 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_160 \
    op interface \
    ports { rgnET_160 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 575 \
    name rgnET_161 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_161 \
    op interface \
    ports { rgnET_161 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 576 \
    name rgnET_162 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_162 \
    op interface \
    ports { rgnET_162 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 577 \
    name rgnET_163 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_163 \
    op interface \
    ports { rgnET_163 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 578 \
    name rgnET_164 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_164 \
    op interface \
    ports { rgnET_164 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 579 \
    name rgnET_165 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_165 \
    op interface \
    ports { rgnET_165 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 580 \
    name rgnET_166 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_166 \
    op interface \
    ports { rgnET_166 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 581 \
    name rgnET_167 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_167 \
    op interface \
    ports { rgnET_167 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 582 \
    name rgnET_168 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_168 \
    op interface \
    ports { rgnET_168 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 583 \
    name rgnET_169 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_169 \
    op interface \
    ports { rgnET_169 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 584 \
    name rgnET_170 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_170 \
    op interface \
    ports { rgnET_170 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 585 \
    name rgnET_171 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_171 \
    op interface \
    ports { rgnET_171 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 586 \
    name rgnET_172 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_172 \
    op interface \
    ports { rgnET_172 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 587 \
    name rgnET_173 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_173 \
    op interface \
    ports { rgnET_173 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 588 \
    name rgnET_174 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_174 \
    op interface \
    ports { rgnET_174 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 589 \
    name rgnET_175 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_175 \
    op interface \
    ports { rgnET_175 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 590 \
    name rgnET_176 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_176 \
    op interface \
    ports { rgnET_176 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 591 \
    name rgnET_177 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_177 \
    op interface \
    ports { rgnET_177 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 592 \
    name rgnET_178 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_178 \
    op interface \
    ports { rgnET_178 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 593 \
    name rgnET_179 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_179 \
    op interface \
    ports { rgnET_179 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 594 \
    name rgnET_180 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_180 \
    op interface \
    ports { rgnET_180 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 595 \
    name rgnET_181 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_181 \
    op interface \
    ports { rgnET_181 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 596 \
    name rgnET_182 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_182 \
    op interface \
    ports { rgnET_182 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 597 \
    name rgnET_183 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_183 \
    op interface \
    ports { rgnET_183 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 598 \
    name rgnET_184 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_184 \
    op interface \
    ports { rgnET_184 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 599 \
    name rgnET_185 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_185 \
    op interface \
    ports { rgnET_185 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 600 \
    name rgnET_186 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_186 \
    op interface \
    ports { rgnET_186 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 601 \
    name rgnET_187 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_187 \
    op interface \
    ports { rgnET_187 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 602 \
    name rgnET_188 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_188 \
    op interface \
    ports { rgnET_188 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 603 \
    name rgnET_189 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_189 \
    op interface \
    ports { rgnET_189 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 604 \
    name rgnET_190 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_190 \
    op interface \
    ports { rgnET_190 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 605 \
    name rgnET_191 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_191 \
    op interface \
    ports { rgnET_191 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 606 \
    name rgnET_192 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_192 \
    op interface \
    ports { rgnET_192 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 607 \
    name rgnET_193 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_193 \
    op interface \
    ports { rgnET_193 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 608 \
    name rgnET_194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_194 \
    op interface \
    ports { rgnET_194 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 609 \
    name rgnET_195 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_195 \
    op interface \
    ports { rgnET_195 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 610 \
    name rgnET_196 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_196 \
    op interface \
    ports { rgnET_196 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 611 \
    name rgnET_197 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_197 \
    op interface \
    ports { rgnET_197 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 612 \
    name rgnET_198 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_198 \
    op interface \
    ports { rgnET_198 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 613 \
    name rgnET_199 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_199 \
    op interface \
    ports { rgnET_199 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 614 \
    name rgnET_200 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_200 \
    op interface \
    ports { rgnET_200 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 615 \
    name rgnET_201 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_201 \
    op interface \
    ports { rgnET_201 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 616 \
    name rgnET_202 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_202 \
    op interface \
    ports { rgnET_202 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 617 \
    name rgnET_203 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_203 \
    op interface \
    ports { rgnET_203 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 618 \
    name rgnET_204 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_204 \
    op interface \
    ports { rgnET_204 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 619 \
    name rgnET_205 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_205 \
    op interface \
    ports { rgnET_205 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 620 \
    name rgnET_206 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_206 \
    op interface \
    ports { rgnET_206 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 621 \
    name rgnET_207 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_207 \
    op interface \
    ports { rgnET_207 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 622 \
    name rgnET_208 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_208 \
    op interface \
    ports { rgnET_208 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 623 \
    name rgnET_209 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_209 \
    op interface \
    ports { rgnET_209 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 624 \
    name rgnET_210 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_210 \
    op interface \
    ports { rgnET_210 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 625 \
    name rgnET_211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_211 \
    op interface \
    ports { rgnET_211 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 626 \
    name rgnET_212 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_212 \
    op interface \
    ports { rgnET_212 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 627 \
    name rgnET_213 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_213 \
    op interface \
    ports { rgnET_213 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 628 \
    name rgnET_214 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_214 \
    op interface \
    ports { rgnET_214 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 629 \
    name rgnET_215 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_215 \
    op interface \
    ports { rgnET_215 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 630 \
    name rgnET_216 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_216 \
    op interface \
    ports { rgnET_216 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 631 \
    name rgnET_217 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_217 \
    op interface \
    ports { rgnET_217 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 632 \
    name rgnET_218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_218 \
    op interface \
    ports { rgnET_218 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 633 \
    name rgnET_219 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_219 \
    op interface \
    ports { rgnET_219 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 634 \
    name rgnET_220 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_220 \
    op interface \
    ports { rgnET_220 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 635 \
    name rgnET_221 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_221 \
    op interface \
    ports { rgnET_221 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 636 \
    name rgnET_222 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_222 \
    op interface \
    ports { rgnET_222 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 637 \
    name rgnET_223 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_223 \
    op interface \
    ports { rgnET_223 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 638 \
    name rgnET_224 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_224 \
    op interface \
    ports { rgnET_224 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 639 \
    name rgnET_225 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_225 \
    op interface \
    ports { rgnET_225 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 640 \
    name rgnET_226 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_226 \
    op interface \
    ports { rgnET_226 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 641 \
    name rgnET_227 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_227 \
    op interface \
    ports { rgnET_227 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 642 \
    name rgnET_228 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_228 \
    op interface \
    ports { rgnET_228 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 643 \
    name rgnET_229 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_229 \
    op interface \
    ports { rgnET_229 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 644 \
    name rgnET_230 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_230 \
    op interface \
    ports { rgnET_230 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 645 \
    name rgnET_231 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_231 \
    op interface \
    ports { rgnET_231 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 646 \
    name rgnET_232 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_232 \
    op interface \
    ports { rgnET_232 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 647 \
    name rgnET_233 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_233 \
    op interface \
    ports { rgnET_233 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 648 \
    name rgnET_234 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_234 \
    op interface \
    ports { rgnET_234 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 649 \
    name rgnET_235 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_235 \
    op interface \
    ports { rgnET_235 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 650 \
    name rgnET_236 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_236 \
    op interface \
    ports { rgnET_236 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 651 \
    name rgnET_237 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_237 \
    op interface \
    ports { rgnET_237 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 652 \
    name rgnET_238 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_238 \
    op interface \
    ports { rgnET_238 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 653 \
    name rgnET_239 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_239 \
    op interface \
    ports { rgnET_239 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 654 \
    name rgnET_240 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_240 \
    op interface \
    ports { rgnET_240 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 655 \
    name rgnET_241 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_241 \
    op interface \
    ports { rgnET_241 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 656 \
    name rgnET_242 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_242 \
    op interface \
    ports { rgnET_242 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 657 \
    name rgnET_243 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_243 \
    op interface \
    ports { rgnET_243 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 658 \
    name rgnET_244 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_244 \
    op interface \
    ports { rgnET_244 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 659 \
    name rgnET_245 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_245 \
    op interface \
    ports { rgnET_245 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 660 \
    name rgnET_246 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_246 \
    op interface \
    ports { rgnET_246 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 661 \
    name rgnET_247 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_247 \
    op interface \
    ports { rgnET_247 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 662 \
    name rgnET_248 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_248 \
    op interface \
    ports { rgnET_248 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 663 \
    name rgnET_249 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_249 \
    op interface \
    ports { rgnET_249 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 664 \
    name rgnET_250 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_250 \
    op interface \
    ports { rgnET_250 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 665 \
    name rgnET_251 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgnET_251 \
    op interface \
    ports { rgnET_251 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 666 \
    name hfET_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_0 \
    op interface \
    ports { hfET_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 667 \
    name hfET_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_1 \
    op interface \
    ports { hfET_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 668 \
    name hfET_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_2 \
    op interface \
    ports { hfET_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 669 \
    name hfET_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_3 \
    op interface \
    ports { hfET_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 670 \
    name hfET_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_4 \
    op interface \
    ports { hfET_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 671 \
    name hfET_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_5 \
    op interface \
    ports { hfET_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 672 \
    name hfET_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_6 \
    op interface \
    ports { hfET_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 673 \
    name hfET_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_7 \
    op interface \
    ports { hfET_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 674 \
    name hfET_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_8 \
    op interface \
    ports { hfET_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 675 \
    name hfET_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_9 \
    op interface \
    ports { hfET_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 676 \
    name hfET_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_10 \
    op interface \
    ports { hfET_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 677 \
    name hfET_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_11 \
    op interface \
    ports { hfET_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 678 \
    name hfET_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_12 \
    op interface \
    ports { hfET_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 679 \
    name hfET_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_13 \
    op interface \
    ports { hfET_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 680 \
    name hfET_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_14 \
    op interface \
    ports { hfET_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 681 \
    name hfET_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_15 \
    op interface \
    ports { hfET_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 682 \
    name hfET_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_16 \
    op interface \
    ports { hfET_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 683 \
    name hfET_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_17 \
    op interface \
    ports { hfET_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 684 \
    name hfET_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_18 \
    op interface \
    ports { hfET_18 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 685 \
    name hfET_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_19 \
    op interface \
    ports { hfET_19 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 686 \
    name hfET_20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_20 \
    op interface \
    ports { hfET_20 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 687 \
    name hfET_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_21 \
    op interface \
    ports { hfET_21 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 688 \
    name hfET_22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_22 \
    op interface \
    ports { hfET_22 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 689 \
    name hfET_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_23 \
    op interface \
    ports { hfET_23 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 690 \
    name hfET_24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_24 \
    op interface \
    ports { hfET_24 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 691 \
    name hfET_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_25 \
    op interface \
    ports { hfET_25 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 692 \
    name hfET_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_26 \
    op interface \
    ports { hfET_26 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 693 \
    name hfET_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_27 \
    op interface \
    ports { hfET_27 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 694 \
    name hfET_28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_28 \
    op interface \
    ports { hfET_28 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 695 \
    name hfET_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_29 \
    op interface \
    ports { hfET_29 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 696 \
    name hfET_30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_30 \
    op interface \
    ports { hfET_30 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 697 \
    name hfET_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_31 \
    op interface \
    ports { hfET_31 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 698 \
    name hfET_32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_32 \
    op interface \
    ports { hfET_32 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 699 \
    name hfET_33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_33 \
    op interface \
    ports { hfET_33 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 700 \
    name hfET_34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_34 \
    op interface \
    ports { hfET_34 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 701 \
    name hfET_35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_35 \
    op interface \
    ports { hfET_35 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 702 \
    name hfET_36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_36 \
    op interface \
    ports { hfET_36 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 703 \
    name hfET_37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_37 \
    op interface \
    ports { hfET_37 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 704 \
    name hfET_38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_38 \
    op interface \
    ports { hfET_38 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 705 \
    name hfET_39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_39 \
    op interface \
    ports { hfET_39 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 706 \
    name hfET_40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_40 \
    op interface \
    ports { hfET_40 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 707 \
    name hfET_41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_41 \
    op interface \
    ports { hfET_41 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 708 \
    name hfET_42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_42 \
    op interface \
    ports { hfET_42 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 709 \
    name hfET_43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_43 \
    op interface \
    ports { hfET_43 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 710 \
    name hfET_44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_44 \
    op interface \
    ports { hfET_44 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 711 \
    name hfET_45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_45 \
    op interface \
    ports { hfET_45 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 712 \
    name hfET_46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_46 \
    op interface \
    ports { hfET_46 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 713 \
    name hfET_47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_47 \
    op interface \
    ports { hfET_47 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 714 \
    name hfET_48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_48 \
    op interface \
    ports { hfET_48 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 715 \
    name hfET_49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_49 \
    op interface \
    ports { hfET_49 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 716 \
    name hfET_50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_50 \
    op interface \
    ports { hfET_50 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 717 \
    name hfET_51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_51 \
    op interface \
    ports { hfET_51 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 718 \
    name hfET_52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_52 \
    op interface \
    ports { hfET_52 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 719 \
    name hfET_53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_53 \
    op interface \
    ports { hfET_53 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 720 \
    name hfET_54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_54 \
    op interface \
    ports { hfET_54 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 721 \
    name hfET_55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_55 \
    op interface \
    ports { hfET_55 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 722 \
    name hfET_56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_56 \
    op interface \
    ports { hfET_56 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 723 \
    name hfET_57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_57 \
    op interface \
    ports { hfET_57 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 724 \
    name hfET_58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_58 \
    op interface \
    ports { hfET_58 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 725 \
    name hfET_59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_59 \
    op interface \
    ports { hfET_59 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 726 \
    name hfET_60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_60 \
    op interface \
    ports { hfET_60 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 727 \
    name hfET_61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_61 \
    op interface \
    ports { hfET_61 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 728 \
    name hfET_62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_62 \
    op interface \
    ports { hfET_62 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 729 \
    name hfET_63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_63 \
    op interface \
    ports { hfET_63 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 730 \
    name hfET_64 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_64 \
    op interface \
    ports { hfET_64 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 731 \
    name hfET_65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_65 \
    op interface \
    ports { hfET_65 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 732 \
    name hfET_66 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_66 \
    op interface \
    ports { hfET_66 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 733 \
    name hfET_67 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_67 \
    op interface \
    ports { hfET_67 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 734 \
    name hfET_68 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_68 \
    op interface \
    ports { hfET_68 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 735 \
    name hfET_69 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_69 \
    op interface \
    ports { hfET_69 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 736 \
    name hfET_70 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_70 \
    op interface \
    ports { hfET_70 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 737 \
    name hfET_71 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_71 \
    op interface \
    ports { hfET_71 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 738 \
    name hfET_72 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_72 \
    op interface \
    ports { hfET_72 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 739 \
    name hfET_73 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_73 \
    op interface \
    ports { hfET_73 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 740 \
    name hfET_74 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_74 \
    op interface \
    ports { hfET_74 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 741 \
    name hfET_75 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_75 \
    op interface \
    ports { hfET_75 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 742 \
    name hfET_76 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_76 \
    op interface \
    ports { hfET_76 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 743 \
    name hfET_77 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_77 \
    op interface \
    ports { hfET_77 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 744 \
    name hfET_78 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_78 \
    op interface \
    ports { hfET_78 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 745 \
    name hfET_79 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_79 \
    op interface \
    ports { hfET_79 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 746 \
    name hfET_80 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_80 \
    op interface \
    ports { hfET_80 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 747 \
    name hfET_81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_81 \
    op interface \
    ports { hfET_81 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 748 \
    name hfET_82 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_82 \
    op interface \
    ports { hfET_82 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 749 \
    name hfET_83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_83 \
    op interface \
    ports { hfET_83 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 750 \
    name hfET_84 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_84 \
    op interface \
    ports { hfET_84 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 751 \
    name hfET_85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_85 \
    op interface \
    ports { hfET_85 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 752 \
    name hfET_86 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_86 \
    op interface \
    ports { hfET_86 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 753 \
    name hfET_87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_87 \
    op interface \
    ports { hfET_87 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 754 \
    name hfET_88 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_88 \
    op interface \
    ports { hfET_88 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 755 \
    name hfET_89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_89 \
    op interface \
    ports { hfET_89 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 756 \
    name hfET_90 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_90 \
    op interface \
    ports { hfET_90 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 757 \
    name hfET_91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_91 \
    op interface \
    ports { hfET_91 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 758 \
    name hfET_92 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_92 \
    op interface \
    ports { hfET_92 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 759 \
    name hfET_93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_93 \
    op interface \
    ports { hfET_93 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 760 \
    name hfET_94 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_94 \
    op interface \
    ports { hfET_94 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 761 \
    name hfET_95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_95 \
    op interface \
    ports { hfET_95 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 762 \
    name hfET_96 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_96 \
    op interface \
    ports { hfET_96 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 763 \
    name hfET_97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_97 \
    op interface \
    ports { hfET_97 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 764 \
    name hfET_98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_98 \
    op interface \
    ports { hfET_98 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 765 \
    name hfET_99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_99 \
    op interface \
    ports { hfET_99 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 766 \
    name hfET_100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_100 \
    op interface \
    ports { hfET_100 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 767 \
    name hfET_101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_101 \
    op interface \
    ports { hfET_101 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 768 \
    name hfET_102 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_102 \
    op interface \
    ports { hfET_102 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 769 \
    name hfET_103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_103 \
    op interface \
    ports { hfET_103 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 770 \
    name hfET_104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_104 \
    op interface \
    ports { hfET_104 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 771 \
    name hfET_105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_105 \
    op interface \
    ports { hfET_105 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 772 \
    name hfET_106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_106 \
    op interface \
    ports { hfET_106 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 773 \
    name hfET_107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_107 \
    op interface \
    ports { hfET_107 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 774 \
    name hfET_108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_108 \
    op interface \
    ports { hfET_108 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 775 \
    name hfET_109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_109 \
    op interface \
    ports { hfET_109 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 776 \
    name hfET_110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_110 \
    op interface \
    ports { hfET_110 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 777 \
    name hfET_111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_111 \
    op interface \
    ports { hfET_111 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 778 \
    name hfET_112 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_112 \
    op interface \
    ports { hfET_112 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 779 \
    name hfET_113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_113 \
    op interface \
    ports { hfET_113 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 780 \
    name hfET_114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_114 \
    op interface \
    ports { hfET_114 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 781 \
    name hfET_115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_115 \
    op interface \
    ports { hfET_115 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 782 \
    name hfET_116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_116 \
    op interface \
    ports { hfET_116 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 783 \
    name hfET_117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_117 \
    op interface \
    ports { hfET_117 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 784 \
    name hfET_118 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_118 \
    op interface \
    ports { hfET_118 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 785 \
    name hfET_119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_119 \
    op interface \
    ports { hfET_119 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 786 \
    name hfET_120 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_120 \
    op interface \
    ports { hfET_120 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 787 \
    name hfET_121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_121 \
    op interface \
    ports { hfET_121 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 788 \
    name hfET_122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_122 \
    op interface \
    ports { hfET_122 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 789 \
    name hfET_123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_123 \
    op interface \
    ports { hfET_123 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 790 \
    name hfET_124 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_124 \
    op interface \
    ports { hfET_124 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 791 \
    name hfET_125 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_125 \
    op interface \
    ports { hfET_125 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 792 \
    name hfET_126 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_126 \
    op interface \
    ports { hfET_126 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 793 \
    name hfET_127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_127 \
    op interface \
    ports { hfET_127 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 794 \
    name hfET_128 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_128 \
    op interface \
    ports { hfET_128 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 795 \
    name hfET_129 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_129 \
    op interface \
    ports { hfET_129 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 796 \
    name hfET_130 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_130 \
    op interface \
    ports { hfET_130 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 797 \
    name hfET_131 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_131 \
    op interface \
    ports { hfET_131 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 798 \
    name hfET_132 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_132 \
    op interface \
    ports { hfET_132 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 799 \
    name hfET_133 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_133 \
    op interface \
    ports { hfET_133 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 800 \
    name hfET_134 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_134 \
    op interface \
    ports { hfET_134 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 801 \
    name hfET_135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_135 \
    op interface \
    ports { hfET_135 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 802 \
    name hfET_136 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_136 \
    op interface \
    ports { hfET_136 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 803 \
    name hfET_137 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_137 \
    op interface \
    ports { hfET_137 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 804 \
    name hfET_138 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_138 \
    op interface \
    ports { hfET_138 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 805 \
    name hfET_139 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_139 \
    op interface \
    ports { hfET_139 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 806 \
    name hfET_140 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_140 \
    op interface \
    ports { hfET_140 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 807 \
    name hfET_141 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_141 \
    op interface \
    ports { hfET_141 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 808 \
    name hfET_142 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_142 \
    op interface \
    ports { hfET_142 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 809 \
    name hfET_143 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hfET_143 \
    op interface \
    ports { hfET_143 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 810 \
    name HT_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_HT_0 \
    op interface \
    ports { HT_0 { O 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 811 \
    name HT_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_HT_1 \
    op interface \
    ports { HT_1 { O 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 812 \
    name HT_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_HT_2 \
    op interface \
    ports { HT_2 { O 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


