// Seed: 743103406
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1
);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_5;
  assign id_3 = 1 ? id_5 : 1;
endmodule
module module_3;
  logic [7:0] id_1;
  assign id_1[1] = id_1[1 : 1];
  id_2 :
  assert property (@(posedge id_2 - ('b0)) id_2)
  else $display("", 1);
  module_2(
      id_2, id_2, id_2, id_2
  );
  wire id_3;
endmodule
