{
    "code": "```verilog\nmodule TopModule (\n    input logic mode,         // 1-bit input: mode of operation (1 = heating, 0 = cooling)\n    input logic too_cold,    // 1-bit input: indicates if the temperature is too cold (1 = true)\n    input logic too_hot,      // 1-bit input: indicates if the temperature is too hot (1 = true)\n    input logic fan_on,       // 1-bit input: user request to turn on the fan (1 = true)\n    output logic heater,       // 1-bit output: heater control signal (1 = on)\n    output logic aircon,       // 1-bit output: air conditioner control signal (1 = on)\n    output logic fan           // 1-bit output: fan control signal (1 = on)\n);\n\n    always @(*) begin\n        // Default states\n        heater = 1'b0;\n        aircon = 1'b0;\n        fan = 1'b0;\n\n        if (mode) begin // Heating mode\n            if (too_cold) begin\n                heater = 1'b1;\n            end\n            // Aircon is always off in heating mode\n            fan = heater | fan_on; // Fan on if heater is on or fan_on is requested\n        end else begin // Cooling mode\n            if (too_hot) begin\n                aircon = 1'b1;\n            end\n            // Heater is always off in cooling mode\n            fan = aircon | fan_on; // Fan on if aircon is on or fan_on is requested\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}