Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/user/Xylinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot heap_pq_top_behav xil_defaultlib.heap_pq_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'addr' [/home/mckayla/Desktop/mdennis_thesis_23_24/heap_pq/heap_pq.sv:53]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/heap_pq/heap_pq_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/heap_pq/heap_pq_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.mem_swsr(W=16,D=17)
Compiling module xil_defaultlib.heap_pq
Compiling module xil_defaultlib.heap_pq_tb
Compiling module xil_defaultlib.heap_pq_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot heap_pq_top_behav
