
---------- Begin Simulation Statistics ----------
host_inst_rate                                 223982                       # Simulator instruction rate (inst/s)
host_mem_usage                                 380316                       # Number of bytes of host memory used
host_seconds                                    89.29                       # Real time elapsed on the host
host_tick_rate                              247386511                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.022090                       # Number of seconds simulated
sim_ticks                                 22089972000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4691239                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 26035.071700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 21032.906481                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4272896                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    10891590000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.089175                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               418343                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            282776                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   2851347000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028898                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135566                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 51862.495468                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 55484.160840                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2088957                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   10304092462                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.086850                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              198681                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           126485                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4005734476                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72196                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 27588.972334                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.040452                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           90146                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2487035500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6978877                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 34351.471680                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 33004.502633                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6361853                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     21195682462                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.088413                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                617024                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             409261                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   6857081476                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029770                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207762                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997023                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000750                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.951928                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.768343                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6978877                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 34351.471680                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 33004.502633                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6361853                       # number of overall hits
system.cpu.dcache.overall_miss_latency    21195682462                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.088413                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               617024                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            409261                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   6857081476                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029770                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207762                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167869                       # number of replacements
system.cpu.dcache.sampled_refs                 168893                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.567765                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6424766                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525053729000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72157                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13033192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 70691.126280                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 69910.869565                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13032899                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       20712500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  293                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                62                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     16079500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        22250                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               56419.476190                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        44500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13033192                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 70691.126280                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 69910.869565                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13032899                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        20712500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   293                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 62                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     16079500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.206723                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            105.842113                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13033192                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 70691.126280                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 69910.869565                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13032899                       # number of overall hits
system.cpu.icache.overall_miss_latency       20712500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  293                       # number of overall misses
system.cpu.icache.overall_mshr_hits                62                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     16079500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                105.842113                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13032899                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 73026.871535                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      6228607927                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 85292                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     61612.331819                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 85743.744607                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        10434                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1410429500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.686911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      22892                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   14779                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       695639000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.243444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  8113                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135798                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       68995.506608                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  88225.469508                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         113098                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             1566198000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.167160                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        22700                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     13220                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         836201000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.069795                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    9478                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38870                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    61526.447606                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 45630.129409                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits                           1                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency          2391471492                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate               0.999974                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38869                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1773597500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate          0.999974                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38869                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72157                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72157                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.801706                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169124                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        65288.372960                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   87080.893639                       # average overall mshr miss latency
system.l2.demand_hits                          123532                       # number of demand (read+write) hits
system.l2.demand_miss_latency              2976627500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.269577                       # miss rate for demand accesses
system.l2.demand_misses                         45592                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      27999                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1531840000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.104012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    17591                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.218924                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.276101                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   3586.848338                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4523.631330                       # Average occupied blocks per context
system.l2.overall_accesses                     169124                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       65288.372960                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  75429.837067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         123532                       # number of overall hits
system.l2.overall_miss_latency             2976627500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.269577                       # miss rate for overall accesses
system.l2.overall_misses                        45592                       # number of overall misses
system.l2.overall_mshr_hits                     27999                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        7760447927                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.608329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  102883                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.466550                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         39793                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        88366                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted             500                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       198221                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            91409                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        17946                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          80290                       # number of replacements
system.l2.sampled_refs                          90033                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       8110.479667                       # Cycle average of tags in use
system.l2.total_refs                           162213                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            43032                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31218630                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1626639                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1707621                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        51156                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1714323                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1729952                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7561                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       216342                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     11446912                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.876920                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.895636                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      8520237     74.43%     74.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       735350      6.42%     80.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       576166      5.03%     85.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       483270      4.22%     90.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       395451      3.45%     93.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        86945      0.76%     94.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        78790      0.69%     95.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       354361      3.10%     98.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       216342      1.89%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     11446912                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        51049                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      6521163                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.296131                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.296131                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1064255                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          112                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7686                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     21103267                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6726089                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3601556                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1139590                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          440                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        55011                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4649552                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4461784                       # DTB hits
system.switch_cpus_1.dtb.data_misses           187768                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3449730                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3264537                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           185193                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199822                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197247                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2575                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1729952                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3028651                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7242482                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        41096                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             25504400                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        660297                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.133470                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3028651                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1634200                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.967733                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     12586502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.026329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.188285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        8372700     66.52%     66.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         579577      4.60%     71.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          47673      0.38%     71.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37634      0.30%     71.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         435790      3.46%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43386      0.34%     75.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         508085      4.04%     79.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         785281      6.24%     85.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1776376     14.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     12586502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                374811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1026859                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73325                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.174351                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            5935188                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336132                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7670969                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14058054                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812602                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6233445                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.084617                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14259165                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        61792                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        375619                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      4822926                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       106642                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1847628                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     16700382                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4599056                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       281869                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15221125                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          863                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           32                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1139590                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         9489                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       934736                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1608                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64134                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1879033                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       551241                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64134                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4845                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        56947                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.771527                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.771527                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      7587258     48.94%     48.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4037      0.03%     48.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     48.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       865334      5.58%     54.55% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3375      0.02%     54.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     54.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1018031      6.57%     61.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          678      0.00%     61.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4673697     30.15%     91.29% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1350505      8.71%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15502996                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        57103                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003683                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          773      1.35%      1.35% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          103      0.18%      1.53% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42931     75.18%     76.72% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            9      0.02%     76.73% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     76.73% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        12620     22.10%     98.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          667      1.17%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     12586502                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.231716                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.856727                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7408205     58.86%     58.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1521693     12.09%     70.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       706734      5.62%     76.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1060409      8.42%     84.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       901069      7.16%     92.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       250635      1.99%     94.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       644086      5.12%     99.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        84727      0.67%     99.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         8944      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     12586502                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.196098                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         16627057                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15502996                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      6546506                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        10209                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3270674                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3028681                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3028651                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       984575                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       991358                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      4822926                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1847628                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               12961313                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       804291                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21245                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6816855                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       240266                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         7244                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     29120225                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     20623683                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     14341049                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3564079                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1139590                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       261686                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7301586                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       445090                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  6439                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
