PRCMU_B2R2CLK	,	V_59
PRCMU_DSI2ESCCLK	,	V_71
of_clk_add_provider	,	F_24
PRCMU_PER1CLK	,	V_41
u8500_clk_of_match	,	V_24
PRCMU_SSPCLK	,	V_61
"per5clk"	,	L_17
clk_onecell_data	,	V_74
PRCMU_LCDCLK	,	V_47
"p2_pclk11"	,	L_69
"p6_pclk5"	,	L_87
PRCMU_IPI2CCLK	,	V_56
"p2_pclk5"	,	L_63
"armss"	,	L_44
ARRAY_SIZE	,	F_23
"apetraceclk"	,	L_26
PRCMU_PLLSOC1	,	V_29
PRCMU_HDMICLK	,	V_52
PRCMU_ARMSS	,	V_72
"p2_pclk10"	,	L_68
PRCMU_PLLSOC0	,	V_25
CLK_SET_RATE_GATE	,	V_48
prcmu_clk	,	V_28
"p6_pclk4"	,	L_86
PRCMU_MCDECLK	,	V_55
of_node_cmp	,	F_22
pr_err	,	F_3
args_count	,	V_8
PRCMU_HSIRXCLK	,	V_51
"p2_pclk4"	,	L_62
PRCC_SHOW	,	F_4
PRCMU_I2CCLK	,	V_39
"ipi2cclk"	,	L_28
"smp-twd-clock"	,	L_119
device_node	,	V_18
PRCMU_PER6CLK	,	V_45
"dsialtclk"	,	L_29
"tvclk"	,	L_32
of_phandle_args	,	V_2
rtc_clk	,	V_22
"p2_pclk3"	,	L_61
"p6_pclk3"	,	L_85
"dsi0clk"	,	L_39
clkrst5_base	,	V_14
"prcc-periph-clock"	,	L_116
clk_reg_prcmu_scalable	,	F_11
clk_reg_prcmu_opp_volt_scalable	,	F_13
"p1_pclk9"	,	L_55
"p1_msp0_kclk"	,	L_93
"p3_i2c0_kclk"	,	L_109
PRCMU_DMACLK	,	V_58
PRCMU_APETRACECLK	,	V_54
"p2_pclk12"	,	L_70
"per2clk"	,	L_15
"ddr_pll"	,	L_5
CLK_IS_ROOT	,	V_26
PRCMU_FW_PROJECT_U8500_C2	,	V_32
"p5_pclk0"	,	L_80
of_clk_src_onecell_get	,	V_78
"p6_pclk2"	,	L_84
"rtc32k-clock"	,	L_118
u8500_of_clk_init	,	F_5
PRCMU_PLLDSI	,	V_66
"p2_pclk2"	,	L_60
"prcc-kernel-clock"	,	L_117
ERR_PTR	,	F_2
PRCMU_DSIALTCLK	,	V_57
clk_reg_prcmu_gate	,	F_8
"p1_pclk8"	,	L_54
prcc_kclk	,	V_80
project	,	V_31
"dmaclk"	,	L_30
"hdmiclk"	,	L_24
PRCMU_DSI1CLK	,	V_68
PRCMU_RNGCLK	,	V_62
"p2_sdi1_kclk"	,	L_103
"Either DT or U8500 Clock node not found\n"	,	L_2
"p1_uart0_kclk"	,	L_90
"sgclk"	,	L_8
"p2_pclk1"	,	L_59
"p1_pclk7"	,	L_53
PRCMU_FW_PROJECT_U8520	,	V_33
"msp1clk"	,	L_11
"dsi_pll"	,	L_38
PRCMU_DSI1ESCCLK	,	V_70
clkspec	,	V_3
"dsi0escclk"	,	L_41
"dsi2escclk"	,	L_43
CLK_IGNORE_UNUSED	,	V_27
"apeatclk"	,	L_25
name	,	V_75
"smp_twd"	,	L_45
"p2_sdi4_kclk"	,	L_101
child	,	V_20
"p2_pclk0"	,	L_58
"prcmu-clock"	,	L_115
"p1_pclk11"	,	L_57
"soc0_pll"	,	L_3
"p1_pclk6"	,	L_52
"p2_msp2_kclk"	,	L_102
"b2r2clk"	,	L_31
clkrst3_base	,	V_13
sgaclk_parent	,	V_21
"p3_ske_kclk"	,	L_111
"p6_pclk7"	,	L_89
"soc1_pll"	,	L_4
"p3_pclk7"	,	L_78
prcmu_fw_version	,	V_16
"p2_sdi3_kclk"	,	L_104
"rtc32k"	,	L_6
"timclk"	,	L_36
"%s: invalid PRCC base %d\n"	,	L_1
"p1_pclk10"	,	L_56
PRCMU_FW_PROJECT_U8420	,	V_34
"p1_pclk5"	,	L_51
PRCMU_SDMMCCLK	,	V_65
PRCMU_PER2CLK	,	V_42
clk_reg_prcmu_scalable_rate	,	F_14
BIT	,	F_17
"per3clk"	,	L_16
"NULL"	,	L_7
PRCMU_DSI0CLK	,	V_67
"p6_pclk6"	,	L_88
PRCMU_PER7CLK	,	V_46
"rngclk"	,	L_34
"p3_pclk8"	,	L_79
"p2_i2c3_kclk"	,	L_100
"msp02clk"	,	L_10
base	,	V_6
"hsitxclk"	,	L_22
"p1_pclk4"	,	L_50
PRCMU_UARTCLK	,	V_36
"sspclk"	,	L_33
PRCC_KCLK_STORE	,	F_20
clkrst6_base	,	V_15
bit	,	V_7
of_clk_src_simple_get	,	V_81
"mcdeclk"	,	L_27
"p3_pclk5"	,	L_76
PRCMU_HSITXCLK	,	V_50
"dsi1clk"	,	L_40
"p1_pclk3"	,	L_49
clk	,	V_1
"p1_slimbus0_kclk"	,	L_97
"sdmmcclk"	,	L_37
"p3_ssp1_kclk"	,	L_108
PRCC_PCLK_STORE	,	F_18
PRCMU_MSP1CLK	,	V_38
"per7clk"	,	L_19
"i2cclk"	,	L_12
twd_clk	,	V_23
__func__	,	V_10
clk_reg_prcc_pclk	,	F_16
"p3_pclk6"	,	L_77
"p1_i2c2_kclk"	,	L_96
"p1_pclk2"	,	L_48
clk_reg_prcc_kclk	,	F_19
"p1_msp1_kclk"	,	L_94
"p3_uart2_kclk"	,	L_112
PRCMU_PER3CLK	,	V_43
"uiccclk"	,	L_35
PRCMU_DSI0ESCCLK	,	V_69
"p3_pclk3"	,	L_74
for_each_child_of_node	,	F_21
clk_register_fixed_factor	,	F_15
clkrst2_base	,	V_12
"p1_pclk1"	,	L_47
"uartclk"	,	L_9
"p1_i2c1_kclk"	,	L_92
EINVAL	,	V_9
prcc_pclk	,	V_79
CLK_SET_RATE_PARENT	,	V_73
"p3_sdi5_kclk"	,	L_113
"p3_pclk4"	,	L_75
"p1_uart1_kclk"	,	L_91
"p2_ssirx_kclk"	,	L_105
"p1_pclk0"	,	L_46
"lcdclk"	,	L_20
data	,	V_4
"per6clk"	,	L_18
"p3_sdi2_kclk"	,	L_110
PRCMU_PLLDDR	,	V_30
"p1_msp3_kclk"	,	L_99
clkrst1_base	,	V_11
of_find_matching_node	,	F_7
prcmu_get_fw_version	,	F_10
clk_num	,	V_77
clk_data	,	V_5
u32	,	T_1
"p1_sdi0_kclk"	,	L_95
"p2_pclk9"	,	L_67
"hsirxclk"	,	L_23
clk_reg_prcmu_opp_gate	,	F_12
PRCMU_TVCLK	,	V_60
"p3_pclk1"	,	L_72
"p5_pclk1"	,	L_81
"p6_pclk1"	,	L_83
PRCMU_APEATCLK	,	V_53
"slimclk"	,	L_13
PRCMU_PER5CLK	,	V_44
of_have_populated_dt	,	F_6
"p2_pclk8"	,	L_66
"p3_pclk2"	,	L_73
"p6_pclk0"	,	L_82
ux500_twocell_get	,	F_1
clks	,	V_76
"p2_ssitx_kclk"	,	L_106
np	,	V_19
"p3_ssp0_kclk"	,	L_107
"p3_rng_kclk"	,	L_114
"p1_i2c4_kclk"	,	L_98
"per1clk"	,	L_14
PRCMU_BMLCLK	,	V_49
"p2_pclk7"	,	L_65
PRCMU_MSP02CLK	,	V_37
PRCMU_SLIMCLK	,	V_40
PRCMU_UICCCLK	,	V_63
PRCMU_TIMCLK	,	V_64
"bmlclk"	,	L_21
"dsi1escclk"	,	L_42
"p2_pclk6"	,	L_64
PRCMU_SGACLK	,	V_35
"p3_pclk0"	,	L_71
fw_version	,	V_17
clk_register_fixed_rate	,	F_9
