Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Aug 26 14:27:51 2020
| Host         : DESKTOP-9GBQU5S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: checkfsm/sclk/M_ctr_q_reg[24]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.667        0.000                      0                  149        0.249        0.000                      0                  149        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.667        0.000                      0                  149        0.249        0.000                      0                  149        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 checkfsm/check/p2reg/M_regs_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checkfsm/check/p2reg/M_regs_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 2.181ns (41.409%)  route 3.086ns (58.591%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.623     5.207    checkfsm/check/p2reg/CLK
    SLICE_X64Y88         FDRE                                         r  checkfsm/check/p2reg/M_regs_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  checkfsm/check/p2reg/M_regs_q_reg[0]/Q
                         net (fo=1, routed)           0.667     6.392    checkfsm/check/p2reg/M_regs_q_reg_n_0_[0]
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.516 r  checkfsm/check/p2reg/out0_carry_i_9/O
                         net (fo=1, routed)           0.423     6.939    checkfsm/check/alu/S[0]
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.595 r  checkfsm/check/alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.595    checkfsm/check/alu/out0_carry_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.709 r  checkfsm/check/alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.709    checkfsm/check/alu/out0_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.931 f  checkfsm/check/alu/out0_carry__1/O[0]
                         net (fo=2, routed)           0.591     8.522    checkfsm/check/alu/sel0[8]
    SLICE_X63Y89         LUT4 (Prop_lut4_I0_O)        0.299     8.821 f  checkfsm/check/alu/io_led_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.571     9.392    checkfsm/check/alu/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     9.516 r  checkfsm/check/alu/io_led_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.408     9.924    checkfsm/check/alu/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X65Y88         LUT5 (Prop_lut5_I3_O)        0.124    10.048 r  checkfsm/check/alu/io_led_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.426    10.474    checkfsm/check/p2reg/io_led_OBUF[0]
    SLICE_X64Y88         FDRE                                         r  checkfsm/check/p2reg/M_regs_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.506    14.910    checkfsm/check/p2reg/CLK
    SLICE_X64Y88         FDRE                                         r  checkfsm/check/p2reg/M_regs_q_reg[0]/C
                         clock pessimism              0.297    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X64Y88         FDRE (Setup_fdre_C_D)       -0.031    15.141    checkfsm/check/p2reg/M_regs_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -10.474    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.694ns  (required time - arrival time)
  Source:                 checkfsm/check/p2reg/M_regs_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checkfsm/check/p1reg/M_regs_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 2.181ns (42.093%)  route 3.000ns (57.907%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.623     5.207    checkfsm/check/p2reg/CLK
    SLICE_X64Y88         FDRE                                         r  checkfsm/check/p2reg/M_regs_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  checkfsm/check/p2reg/M_regs_q_reg[0]/Q
                         net (fo=1, routed)           0.667     6.392    checkfsm/check/p2reg/M_regs_q_reg_n_0_[0]
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.516 r  checkfsm/check/p2reg/out0_carry_i_9/O
                         net (fo=1, routed)           0.423     6.939    checkfsm/check/alu/S[0]
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.595 r  checkfsm/check/alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.595    checkfsm/check/alu/out0_carry_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.709 r  checkfsm/check/alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.709    checkfsm/check/alu/out0_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.931 f  checkfsm/check/alu/out0_carry__1/O[0]
                         net (fo=2, routed)           0.591     8.522    checkfsm/check/alu/sel0[8]
    SLICE_X63Y89         LUT4 (Prop_lut4_I0_O)        0.299     8.821 f  checkfsm/check/alu/io_led_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.571     9.392    checkfsm/check/alu/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X63Y88         LUT5 (Prop_lut5_I3_O)        0.124     9.516 r  checkfsm/check/alu/io_led_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.408     9.924    checkfsm/check/alu/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X65Y88         LUT5 (Prop_lut5_I3_O)        0.124    10.048 r  checkfsm/check/alu/io_led_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.340    10.388    checkfsm/check/p1reg/M_regs_q_reg[8]_0[0]
    SLICE_X65Y88         FDRE                                         r  checkfsm/check/p1reg/M_regs_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.506    14.910    checkfsm/check/p1reg/CLK
    SLICE_X65Y88         FDRE                                         r  checkfsm/check/p1reg/M_regs_q_reg[0]/C
                         clock pessimism              0.275    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)       -0.067    15.083    checkfsm/check/p1reg/M_regs_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  4.694    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checkfsm/check/p2reg/M_regs_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.952ns (21.356%)  route 3.506ns (78.644%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.624     5.208    btn_cond/CLK
    SLICE_X61Y91         FDRE                                         r  btn_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  btn_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.840     6.504    btn_cond/M_ctr_q_reg[0]
    SLICE_X62Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.628 r  btn_cond/M_last_q_i_6/O
                         net (fo=1, routed)           0.159     6.787    btn_cond/M_last_q_i_6_n_0
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.911 r  btn_cond/M_last_q_i_5/O
                         net (fo=2, routed)           0.786     7.697    btn_cond/M_last_q_i_5_n_0
    SLICE_X59Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.821 r  btn_cond/M_last_q_i_2/O
                         net (fo=4, routed)           0.645     8.466    btn_cond/M_last_q_i_2_n_0
    SLICE_X59Y91         LUT3 (Prop_lut3_I2_O)        0.124     8.590 r  btn_cond/M_regs_q[8]_i_1/O
                         net (fo=43, routed)          1.076     9.666    checkfsm/check/p2reg/M_button_pressed_out
    SLICE_X64Y88         FDRE                                         r  checkfsm/check/p2reg/M_regs_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.506    14.910    checkfsm/check/p2reg/CLK
    SLICE_X64Y88         FDRE                                         r  checkfsm/check/p2reg/M_regs_q_reg[0]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X64Y88         FDRE (Setup_fdre_C_R)       -0.524    14.609    checkfsm/check/p2reg/M_regs_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checkfsm/check/p2reg/M_regs_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.952ns (21.356%)  route 3.506ns (78.644%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.624     5.208    btn_cond/CLK
    SLICE_X61Y91         FDRE                                         r  btn_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  btn_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.840     6.504    btn_cond/M_ctr_q_reg[0]
    SLICE_X62Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.628 r  btn_cond/M_last_q_i_6/O
                         net (fo=1, routed)           0.159     6.787    btn_cond/M_last_q_i_6_n_0
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.911 r  btn_cond/M_last_q_i_5/O
                         net (fo=2, routed)           0.786     7.697    btn_cond/M_last_q_i_5_n_0
    SLICE_X59Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.821 r  btn_cond/M_last_q_i_2/O
                         net (fo=4, routed)           0.645     8.466    btn_cond/M_last_q_i_2_n_0
    SLICE_X59Y91         LUT3 (Prop_lut3_I2_O)        0.124     8.590 r  btn_cond/M_regs_q[8]_i_1/O
                         net (fo=43, routed)          1.076     9.666    checkfsm/check/p2reg/M_button_pressed_out
    SLICE_X64Y88         FDRE                                         r  checkfsm/check/p2reg/M_regs_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.506    14.910    checkfsm/check/p2reg/CLK
    SLICE_X64Y88         FDRE                                         r  checkfsm/check/p2reg/M_regs_q_reg[1]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X64Y88         FDRE (Setup_fdre_C_R)       -0.524    14.609    checkfsm/check/p2reg/M_regs_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checkfsm/check/p2reg/M_regs_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.952ns (21.356%)  route 3.506ns (78.644%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.624     5.208    btn_cond/CLK
    SLICE_X61Y91         FDRE                                         r  btn_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  btn_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.840     6.504    btn_cond/M_ctr_q_reg[0]
    SLICE_X62Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.628 r  btn_cond/M_last_q_i_6/O
                         net (fo=1, routed)           0.159     6.787    btn_cond/M_last_q_i_6_n_0
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.911 r  btn_cond/M_last_q_i_5/O
                         net (fo=2, routed)           0.786     7.697    btn_cond/M_last_q_i_5_n_0
    SLICE_X59Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.821 r  btn_cond/M_last_q_i_2/O
                         net (fo=4, routed)           0.645     8.466    btn_cond/M_last_q_i_2_n_0
    SLICE_X59Y91         LUT3 (Prop_lut3_I2_O)        0.124     8.590 r  btn_cond/M_regs_q[8]_i_1/O
                         net (fo=43, routed)          1.076     9.666    checkfsm/check/p2reg/M_button_pressed_out
    SLICE_X64Y88         FDRE                                         r  checkfsm/check/p2reg/M_regs_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.506    14.910    checkfsm/check/p2reg/CLK
    SLICE_X64Y88         FDRE                                         r  checkfsm/check/p2reg/M_regs_q_reg[2]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X64Y88         FDRE (Setup_fdre_C_R)       -0.524    14.609    checkfsm/check/p2reg/M_regs_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checkfsm/check/p2reg/M_regs_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.952ns (21.356%)  route 3.506ns (78.644%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.624     5.208    btn_cond/CLK
    SLICE_X61Y91         FDRE                                         r  btn_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  btn_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.840     6.504    btn_cond/M_ctr_q_reg[0]
    SLICE_X62Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.628 r  btn_cond/M_last_q_i_6/O
                         net (fo=1, routed)           0.159     6.787    btn_cond/M_last_q_i_6_n_0
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.911 r  btn_cond/M_last_q_i_5/O
                         net (fo=2, routed)           0.786     7.697    btn_cond/M_last_q_i_5_n_0
    SLICE_X59Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.821 r  btn_cond/M_last_q_i_2/O
                         net (fo=4, routed)           0.645     8.466    btn_cond/M_last_q_i_2_n_0
    SLICE_X59Y91         LUT3 (Prop_lut3_I2_O)        0.124     8.590 r  btn_cond/M_regs_q[8]_i_1/O
                         net (fo=43, routed)          1.076     9.666    checkfsm/check/p2reg/M_button_pressed_out
    SLICE_X64Y88         FDRE                                         r  checkfsm/check/p2reg/M_regs_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.506    14.910    checkfsm/check/p2reg/CLK
    SLICE_X64Y88         FDRE                                         r  checkfsm/check/p2reg/M_regs_q_reg[3]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X64Y88         FDRE (Setup_fdre_C_R)       -0.524    14.609    checkfsm/check/p2reg/M_regs_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checkfsm/check/p1reg/M_regs_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.952ns (21.356%)  route 3.506ns (78.644%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.624     5.208    btn_cond/CLK
    SLICE_X61Y91         FDRE                                         r  btn_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  btn_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.840     6.504    btn_cond/M_ctr_q_reg[0]
    SLICE_X62Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.628 r  btn_cond/M_last_q_i_6/O
                         net (fo=1, routed)           0.159     6.787    btn_cond/M_last_q_i_6_n_0
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.911 r  btn_cond/M_last_q_i_5/O
                         net (fo=2, routed)           0.786     7.697    btn_cond/M_last_q_i_5_n_0
    SLICE_X59Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.821 r  btn_cond/M_last_q_i_2/O
                         net (fo=4, routed)           0.645     8.466    btn_cond/M_last_q_i_2_n_0
    SLICE_X59Y91         LUT3 (Prop_lut3_I2_O)        0.124     8.590 r  btn_cond/M_regs_q[8]_i_1/O
                         net (fo=43, routed)          1.076     9.666    checkfsm/check/p1reg/M_button_pressed_out
    SLICE_X65Y88         FDRE                                         r  checkfsm/check/p1reg/M_regs_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.506    14.910    checkfsm/check/p1reg/CLK
    SLICE_X65Y88         FDRE                                         r  checkfsm/check/p1reg/M_regs_q_reg[0]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X65Y88         FDRE (Setup_fdre_C_R)       -0.429    14.704    checkfsm/check/p1reg/M_regs_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checkfsm/check/p1reg/M_regs_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.952ns (21.356%)  route 3.506ns (78.644%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.624     5.208    btn_cond/CLK
    SLICE_X61Y91         FDRE                                         r  btn_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  btn_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.840     6.504    btn_cond/M_ctr_q_reg[0]
    SLICE_X62Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.628 r  btn_cond/M_last_q_i_6/O
                         net (fo=1, routed)           0.159     6.787    btn_cond/M_last_q_i_6_n_0
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.911 r  btn_cond/M_last_q_i_5/O
                         net (fo=2, routed)           0.786     7.697    btn_cond/M_last_q_i_5_n_0
    SLICE_X59Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.821 r  btn_cond/M_last_q_i_2/O
                         net (fo=4, routed)           0.645     8.466    btn_cond/M_last_q_i_2_n_0
    SLICE_X59Y91         LUT3 (Prop_lut3_I2_O)        0.124     8.590 r  btn_cond/M_regs_q[8]_i_1/O
                         net (fo=43, routed)          1.076     9.666    checkfsm/check/p1reg/M_button_pressed_out
    SLICE_X65Y88         FDRE                                         r  checkfsm/check/p1reg/M_regs_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.506    14.910    checkfsm/check/p1reg/CLK
    SLICE_X65Y88         FDRE                                         r  checkfsm/check/p1reg/M_regs_q_reg[1]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X65Y88         FDRE (Setup_fdre_C_R)       -0.429    14.704    checkfsm/check/p1reg/M_regs_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checkfsm/check/p1reg/M_regs_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.952ns (21.356%)  route 3.506ns (78.644%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.624     5.208    btn_cond/CLK
    SLICE_X61Y91         FDRE                                         r  btn_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  btn_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.840     6.504    btn_cond/M_ctr_q_reg[0]
    SLICE_X62Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.628 r  btn_cond/M_last_q_i_6/O
                         net (fo=1, routed)           0.159     6.787    btn_cond/M_last_q_i_6_n_0
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.911 r  btn_cond/M_last_q_i_5/O
                         net (fo=2, routed)           0.786     7.697    btn_cond/M_last_q_i_5_n_0
    SLICE_X59Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.821 r  btn_cond/M_last_q_i_2/O
                         net (fo=4, routed)           0.645     8.466    btn_cond/M_last_q_i_2_n_0
    SLICE_X59Y91         LUT3 (Prop_lut3_I2_O)        0.124     8.590 r  btn_cond/M_regs_q[8]_i_1/O
                         net (fo=43, routed)          1.076     9.666    checkfsm/check/p1reg/M_button_pressed_out
    SLICE_X65Y88         FDRE                                         r  checkfsm/check/p1reg/M_regs_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.506    14.910    checkfsm/check/p1reg/CLK
    SLICE_X65Y88         FDRE                                         r  checkfsm/check/p1reg/M_regs_q_reg[2]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X65Y88         FDRE (Setup_fdre_C_R)       -0.429    14.704    checkfsm/check/p1reg/M_regs_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checkfsm/check/p1reg/M_regs_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.952ns (21.356%)  route 3.506ns (78.644%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.624     5.208    btn_cond/CLK
    SLICE_X61Y91         FDRE                                         r  btn_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  btn_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.840     6.504    btn_cond/M_ctr_q_reg[0]
    SLICE_X62Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.628 r  btn_cond/M_last_q_i_6/O
                         net (fo=1, routed)           0.159     6.787    btn_cond/M_last_q_i_6_n_0
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.911 r  btn_cond/M_last_q_i_5/O
                         net (fo=2, routed)           0.786     7.697    btn_cond/M_last_q_i_5_n_0
    SLICE_X59Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.821 r  btn_cond/M_last_q_i_2/O
                         net (fo=4, routed)           0.645     8.466    btn_cond/M_last_q_i_2_n_0
    SLICE_X59Y91         LUT3 (Prop_lut3_I2_O)        0.124     8.590 r  btn_cond/M_regs_q[8]_i_1/O
                         net (fo=43, routed)          1.076     9.666    checkfsm/check/p1reg/M_button_pressed_out
    SLICE_X65Y88         FDRE                                         r  checkfsm/check/p1reg/M_regs_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.506    14.910    checkfsm/check/p1reg/CLK
    SLICE_X65Y88         FDRE                                         r  checkfsm/check/p1reg/M_regs_q_reg[3]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X65Y88         FDRE (Setup_fdre_C_R)       -0.429    14.704    checkfsm/check/p1reg/M_regs_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  5.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 btn_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.537    btn_cond/sync/CLK
    SLICE_X62Y93         FDRE                                         r  btn_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  btn_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.852    btn_cond/sync/M_pipe_d[1]
    SLICE_X62Y93         FDRE                                         r  btn_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.863     2.053    btn_cond/sync/CLK
    SLICE_X62Y93         FDRE                                         r  btn_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X62Y93         FDRE (Hold_fdre_C_D)         0.066     1.603    btn_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 checkfsm/sclk/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checkfsm/sclk/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.532    checkfsm/sclk/CLK
    SLICE_X60Y86         FDRE                                         r  checkfsm/sclk/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  checkfsm/sclk/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.810    checkfsm/sclk/M_ctr_q_reg_n_0_[2]
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  checkfsm/sclk/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    checkfsm/sclk/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X60Y86         FDRE                                         r  checkfsm/sclk/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.856     2.046    checkfsm/sclk/CLK
    SLICE_X60Y86         FDRE                                         r  checkfsm/sclk/M_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X60Y86         FDRE (Hold_fdre_C_D)         0.134     1.666    checkfsm/sclk/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 checkfsm/sclk/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checkfsm/sclk/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.534    checkfsm/sclk/CLK
    SLICE_X60Y88         FDRE                                         r  checkfsm/sclk/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  checkfsm/sclk/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.812    checkfsm/sclk/M_ctr_q_reg_n_0_[10]
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  checkfsm/sclk/M_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.922    checkfsm/sclk/M_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X60Y88         FDRE                                         r  checkfsm/sclk/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.860     2.049    checkfsm/sclk/CLK
    SLICE_X60Y88         FDRE                                         r  checkfsm/sclk/M_ctr_q_reg[10]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X60Y88         FDRE (Hold_fdre_C_D)         0.134     1.668    checkfsm/sclk/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 checkfsm/sclk/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checkfsm/sclk/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.534    checkfsm/sclk/CLK
    SLICE_X60Y89         FDRE                                         r  checkfsm/sclk/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  checkfsm/sclk/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.812    checkfsm/sclk/M_ctr_q_reg_n_0_[14]
    SLICE_X60Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  checkfsm/sclk/M_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.922    checkfsm/sclk/M_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X60Y89         FDRE                                         r  checkfsm/sclk/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.860     2.049    checkfsm/sclk/CLK
    SLICE_X60Y89         FDRE                                         r  checkfsm/sclk/M_ctr_q_reg[14]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X60Y89         FDRE (Hold_fdre_C_D)         0.134     1.668    checkfsm/sclk/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 checkfsm/sclk/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checkfsm/sclk/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.535    checkfsm/sclk/CLK
    SLICE_X60Y90         FDRE                                         r  checkfsm/sclk/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  checkfsm/sclk/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.813    checkfsm/sclk/M_ctr_q_reg_n_0_[18]
    SLICE_X60Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  checkfsm/sclk/M_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.923    checkfsm/sclk/M_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X60Y90         FDRE                                         r  checkfsm/sclk/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.860     2.050    checkfsm/sclk/CLK
    SLICE_X60Y90         FDRE                                         r  checkfsm/sclk/M_ctr_q_reg[18]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X60Y90         FDRE (Hold_fdre_C_D)         0.134     1.669    checkfsm/sclk/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 checkfsm/sclk/M_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checkfsm/sclk/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.535    checkfsm/sclk/CLK
    SLICE_X60Y91         FDRE                                         r  checkfsm/sclk/M_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  checkfsm/sclk/M_ctr_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.813    checkfsm/sclk/M_ctr_q_reg_n_0_[22]
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  checkfsm/sclk/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    checkfsm/sclk/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X60Y91         FDRE                                         r  checkfsm/sclk/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.860     2.050    checkfsm/sclk/CLK
    SLICE_X60Y91         FDRE                                         r  checkfsm/sclk/M_ctr_q_reg[22]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X60Y91         FDRE (Hold_fdre_C_D)         0.134     1.669    checkfsm/sclk/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 checkfsm/sclk/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checkfsm/sclk/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.589     1.533    checkfsm/sclk/CLK
    SLICE_X60Y87         FDRE                                         r  checkfsm/sclk/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  checkfsm/sclk/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.811    checkfsm/sclk/M_ctr_q_reg_n_0_[6]
    SLICE_X60Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  checkfsm/sclk/M_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.921    checkfsm/sclk/M_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X60Y87         FDRE                                         r  checkfsm/sclk/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.858     2.047    checkfsm/sclk/CLK
    SLICE_X60Y87         FDRE                                         r  checkfsm/sclk/M_ctr_q_reg[6]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X60Y87         FDRE (Hold_fdre_C_D)         0.134     1.667    checkfsm/sclk/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 btn_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.535    btn_cond/CLK
    SLICE_X61Y92         FDRE                                         r  btn_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  btn_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.118     1.794    btn_cond/M_ctr_q_reg[7]
    SLICE_X61Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  btn_cond/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    btn_cond/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X61Y92         FDRE                                         r  btn_cond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.860     2.050    btn_cond/CLK
    SLICE_X61Y92         FDRE                                         r  btn_cond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X61Y92         FDRE (Hold_fdre_C_D)         0.105     1.640    btn_cond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btn_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.592     1.536    btn_cond/CLK
    SLICE_X61Y95         FDRE                                         r  btn_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  btn_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.796    btn_cond/M_ctr_q_reg[19]
    SLICE_X61Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  btn_cond/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    btn_cond/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X61Y95         FDRE                                         r  btn_cond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.861     2.051    btn_cond/CLK
    SLICE_X61Y95         FDRE                                         r  btn_cond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X61Y95         FDRE (Hold_fdre_C_D)         0.105     1.641    btn_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.592     1.536    btn_cond/CLK
    SLICE_X61Y93         FDRE                                         r  btn_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  btn_cond/M_ctr_q_reg[11]/Q
                         net (fo=6, routed)           0.120     1.797    btn_cond/M_ctr_q_reg[11]
    SLICE_X61Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  btn_cond/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    btn_cond/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X61Y93         FDRE                                         r  btn_cond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.861     2.051    btn_cond/CLK
    SLICE_X61Y93         FDRE                                         r  btn_cond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X61Y93         FDRE (Hold_fdre_C_D)         0.105     1.641    btn_cond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y91   btn_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y93   btn_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y93   btn_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y94   btn_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y94   btn_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y94   btn_cond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y94   btn_cond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y95   btn_cond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y95   btn_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y93   btn_cond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y93   btn_cond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y94   btn_cond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y94   btn_cond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y94   btn_cond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y94   btn_cond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   btn_cond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   btn_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   btn_cond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   btn_cond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91   btn_cond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y93   btn_cond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y93   btn_cond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y94   btn_cond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y94   btn_cond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y94   btn_cond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y94   btn_cond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   btn_cond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   btn_cond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   btn_cond/M_ctr_q_reg[18]/C



