# Reading F:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do wishbone_cycy10_soc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/wb_conmax {F:/undergraduate_thesis/wishbone_cyc10/wb_conmax/wb_conmax_defines.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:32 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/wb_conmax" F:/undergraduate_thesis/wishbone_cyc10/wb_conmax/wb_conmax_defines.v 
# End time: 09:36:32 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu {F:/undergraduate_thesis/wishbone_cyc10/cpu/defines.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:32 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu" F:/undergraduate_thesis/wishbone_cyc10/cpu/defines.v 
# End time: 09:36:32 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10 {F:/undergraduate_thesis/wishbone_cyc10/ip_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:33 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10" F:/undergraduate_thesis/wishbone_cyc10/ip_rom.v 
# -- Compiling module ip_rom
# 
# Top level modules:
# 	ip_rom
# End time: 09:36:33 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10 {F:/undergraduate_thesis/wishbone_cyc10/ip_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:33 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10" F:/undergraduate_thesis/wishbone_cyc10/ip_ram.v 
# -- Compiling module ip_ram
# 
# Top level modules:
# 	ip_ram
# End time: 09:36:33 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10 {F:/undergraduate_thesis/wishbone_cyc10/ip_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:33 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10" F:/undergraduate_thesis/wishbone_cyc10/ip_pll.v 
# -- Compiling module ip_pll
# 
# Top level modules:
# 	ip_pll
# End time: 09:36:33 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/db {F:/undergraduate_thesis/wishbone_cyc10/db/ip_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:33 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/db" F:/undergraduate_thesis/wishbone_cyc10/db/ip_pll_altpll.v 
# -- Compiling module ip_pll_altpll
# 
# Top level modules:
# 	ip_pll_altpll
# End time: 09:36:33 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10 {F:/undergraduate_thesis/wishbone_cyc10/wishbone_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:33 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10" F:/undergraduate_thesis/wishbone_cyc10/wishbone_soc.v 
# -- Compiling module wishbone_soc
# 
# Top level modules:
# 	wishbone_soc
# End time: 09:36:33 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10 {F:/undergraduate_thesis/wishbone_cyc10/rom_wishbone.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:33 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10" F:/undergraduate_thesis/wishbone_cyc10/rom_wishbone.v 
# -- Compiling module rom_wishbone
# 
# Top level modules:
# 	rom_wishbone
# End time: 09:36:33 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10 {F:/undergraduate_thesis/wishbone_cyc10/ram_wishbone.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:33 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10" F:/undergraduate_thesis/wishbone_cyc10/ram_wishbone.v 
# -- Compiling module ram_wishbone
# 
# Top level modules:
# 	ram_wishbone
# End time: 09:36:34 on Nov 25,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10 {F:/undergraduate_thesis/wishbone_cyc10/phy_bus_addr_conv.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:34 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10" F:/undergraduate_thesis/wishbone_cyc10/phy_bus_addr_conv.v 
# -- Compiling module phy_bus_addr_conv
# ** Warning: F:/undergraduate_thesis/wishbone_cyc10/phy_bus_addr_conv.v(99): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	phy_bus_addr_conv
# End time: 09:36:34 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10 {F:/undergraduate_thesis/wishbone_cyc10/config_string_and_timer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:34 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10" F:/undergraduate_thesis/wishbone_cyc10/config_string_and_timer.v 
# -- Compiling module config_string_and_timer
# 
# Top level modules:
# 	config_string_and_timer
# End time: 09:36:34 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/wb_conmax {F:/undergraduate_thesis/wishbone_cyc10/wb_conmax/wb_conmax_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:34 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/wb_conmax" F:/undergraduate_thesis/wishbone_cyc10/wb_conmax/wb_conmax_top.v 
# -- Compiling module wb_conmax_top
# 
# Top level modules:
# 	wb_conmax_top
# End time: 09:36:34 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/wb_conmax {F:/undergraduate_thesis/wishbone_cyc10/wb_conmax/wb_conmax_slave_if.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:34 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/wb_conmax" F:/undergraduate_thesis/wishbone_cyc10/wb_conmax/wb_conmax_slave_if.v 
# -- Compiling module wb_conmax_slave_if
# 
# Top level modules:
# 	wb_conmax_slave_if
# End time: 09:36:34 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/wb_conmax {F:/undergraduate_thesis/wishbone_cyc10/wb_conmax/wb_conmax_rf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:34 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/wb_conmax" F:/undergraduate_thesis/wishbone_cyc10/wb_conmax/wb_conmax_rf.v 
# -- Compiling module wb_conmax_rf
# 
# Top level modules:
# 	wb_conmax_rf
# End time: 09:36:34 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/wb_conmax {F:/undergraduate_thesis/wishbone_cyc10/wb_conmax/wb_conmax_pri_enc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:34 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/wb_conmax" F:/undergraduate_thesis/wishbone_cyc10/wb_conmax/wb_conmax_pri_enc.v 
# -- Compiling module wb_conmax_pri_enc
# 
# Top level modules:
# 	wb_conmax_pri_enc
# End time: 09:36:35 on Nov 25,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/wb_conmax {F:/undergraduate_thesis/wishbone_cyc10/wb_conmax/wb_conmax_pri_dec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:35 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/wb_conmax" F:/undergraduate_thesis/wishbone_cyc10/wb_conmax/wb_conmax_pri_dec.v 
# -- Compiling module wb_conmax_pri_dec
# 
# Top level modules:
# 	wb_conmax_pri_dec
# End time: 09:36:35 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/wb_conmax {F:/undergraduate_thesis/wishbone_cyc10/wb_conmax/wb_conmax_msel.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:35 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/wb_conmax" F:/undergraduate_thesis/wishbone_cyc10/wb_conmax/wb_conmax_msel.v 
# -- Compiling module wb_conmax_msel
# 
# Top level modules:
# 	wb_conmax_msel
# End time: 09:36:35 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/wb_conmax {F:/undergraduate_thesis/wishbone_cyc10/wb_conmax/wb_conmax_master_if.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:35 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/wb_conmax" F:/undergraduate_thesis/wishbone_cyc10/wb_conmax/wb_conmax_master_if.v 
# -- Compiling module wb_conmax_master_if
# 
# Top level modules:
# 	wb_conmax_master_if
# End time: 09:36:35 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/wb_conmax {F:/undergraduate_thesis/wishbone_cyc10/wb_conmax/wb_conmax_arb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:35 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/wb_conmax" F:/undergraduate_thesis/wishbone_cyc10/wb_conmax/wb_conmax_arb.v 
# -- Compiling module wb_conmax_arb
# 
# Top level modules:
# 	wb_conmax_arb
# End time: 09:36:35 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu {F:/undergraduate_thesis/wishbone_cyc10/cpu/wishbone_bus_if.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:35 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu" F:/undergraduate_thesis/wishbone_cyc10/cpu/wishbone_bus_if.v 
# -- Compiling module wishbone_bus_if
# 
# Top level modules:
# 	wishbone_bus_if
# End time: 09:36:35 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu {F:/undergraduate_thesis/wishbone_cyc10/cpu/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:35 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu" F:/undergraduate_thesis/wishbone_cyc10/cpu/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 09:36:36 on Nov 25,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu {F:/undergraduate_thesis/wishbone_cyc10/cpu/pc_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:36 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu" F:/undergraduate_thesis/wishbone_cyc10/cpu/pc_reg.v 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 09:36:36 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu {F:/undergraduate_thesis/wishbone_cyc10/cpu/openriscv.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:36 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu" F:/undergraduate_thesis/wishbone_cyc10/cpu/openriscv.v 
# -- Compiling module openriscv
# 
# Top level modules:
# 	openriscv
# End time: 09:36:36 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu {F:/undergraduate_thesis/wishbone_cyc10/cpu/mmu_conv.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:36 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu" F:/undergraduate_thesis/wishbone_cyc10/cpu/mmu_conv.v 
# -- Compiling module mmu_conv
# 
# Top level modules:
# 	mmu_conv
# End time: 09:36:36 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu {F:/undergraduate_thesis/wishbone_cyc10/cpu/mem_wb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:36 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu" F:/undergraduate_thesis/wishbone_cyc10/cpu/mem_wb.v 
# -- Compiling module mem_wb
# 
# Top level modules:
# 	mem_wb
# End time: 09:36:36 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu {F:/undergraduate_thesis/wishbone_cyc10/cpu/mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:36 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu" F:/undergraduate_thesis/wishbone_cyc10/cpu/mem.v 
# -- Compiling module mem
# 
# Top level modules:
# 	mem
# End time: 09:36:36 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu {F:/undergraduate_thesis/wishbone_cyc10/cpu/llbit_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:36 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu" F:/undergraduate_thesis/wishbone_cyc10/cpu/llbit_reg.v 
# -- Compiling module LLbit_reg
# 
# Top level modules:
# 	LLbit_reg
# End time: 09:36:36 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu {F:/undergraduate_thesis/wishbone_cyc10/cpu/if_id.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:36 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu" F:/undergraduate_thesis/wishbone_cyc10/cpu/if_id.v 
# -- Compiling module if_id
# 
# Top level modules:
# 	if_id
# End time: 09:36:37 on Nov 25,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu {F:/undergraduate_thesis/wishbone_cyc10/cpu/id_ex.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:37 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu" F:/undergraduate_thesis/wishbone_cyc10/cpu/id_ex.v 
# -- Compiling module id_ex
# 
# Top level modules:
# 	id_ex
# End time: 09:36:37 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu {F:/undergraduate_thesis/wishbone_cyc10/cpu/id.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:37 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu" F:/undergraduate_thesis/wishbone_cyc10/cpu/id.v 
# -- Compiling module id
# 
# Top level modules:
# 	id
# End time: 09:36:37 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu {F:/undergraduate_thesis/wishbone_cyc10/cpu/ex_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:37 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu" F:/undergraduate_thesis/wishbone_cyc10/cpu/ex_mem.v 
# -- Compiling module ex_mem
# 
# Top level modules:
# 	ex_mem
# End time: 09:36:37 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu {F:/undergraduate_thesis/wishbone_cyc10/cpu/ex.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:37 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu" F:/undergraduate_thesis/wishbone_cyc10/cpu/ex.v 
# -- Compiling module ex
# 
# Top level modules:
# 	ex
# End time: 09:36:37 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu {F:/undergraduate_thesis/wishbone_cyc10/cpu/div.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:37 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu" F:/undergraduate_thesis/wishbone_cyc10/cpu/div.v 
# -- Compiling module div
# 
# Top level modules:
# 	div
# End time: 09:36:37 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu {F:/undergraduate_thesis/wishbone_cyc10/cpu/ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:37 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu" F:/undergraduate_thesis/wishbone_cyc10/cpu/ctrl.v 
# -- Compiling module ctrl
# 
# Top level modules:
# 	ctrl
# End time: 09:36:37 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu {F:/undergraduate_thesis/wishbone_cyc10/cpu/csr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:38 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/cpu" F:/undergraduate_thesis/wishbone_cyc10/cpu/csr.v 
# -- Compiling module csr
# 
# Top level modules:
# 	csr
# End time: 09:36:38 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10 {F:/undergraduate_thesis/wishbone_cyc10/led_wishbone.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:38 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10" F:/undergraduate_thesis/wishbone_cyc10/led_wishbone.v 
# -- Compiling module led_wishbone
# 
# Top level modules:
# 	led_wishbone
# End time: 09:36:38 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10 {F:/undergraduate_thesis/wishbone_cyc10/wishbone_uart_lite.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:38 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10" F:/undergraduate_thesis/wishbone_cyc10/wishbone_uart_lite.v 
# -- Compiling module wishbone_uart_lite
# 
# Top level modules:
# 	wishbone_uart_lite
# End time: 09:36:38 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/undergraduate_thesis/wishbone_cyc10/simulation/modelsim {F:/undergraduate_thesis/wishbone_cyc10/simulation/modelsim/wishbone_soc.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:38 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/undergraduate_thesis/wishbone_cyc10/simulation/modelsim" F:/undergraduate_thesis/wishbone_cyc10/simulation/modelsim/wishbone_soc.vt 
# -- Compiling module wishbone_soc_vlg_tst
# 
# Top level modules:
# 	wishbone_soc_vlg_tst
# End time: 09:36:38 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs="+acc"  wishbone_soc_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs=""+acc"" wishbone_soc_vlg_tst 
# Start time: 09:36:38 on Nov 25,2019
# Loading work.wishbone_soc_vlg_tst
# Loading work.wishbone_soc
# Loading work.ip_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.phy_bus_addr_conv
# Loading work.openriscv
# Loading work.pc_reg
# Loading work.if_id
# Loading work.id
# Loading work.regfile
# Loading work.id_ex
# Loading work.ex
# Loading work.ex_mem
# Loading work.mem
# Loading work.mem_wb
# Loading work.ctrl
# Loading work.div
# Loading work.LLbit_reg
# Loading work.csr
# Loading work.mmu_conv
# Loading work.wishbone_bus_if
# Loading work.wishbone_uart_lite
# Loading work.config_string_and_timer
# Loading work.rom_wishbone
# Loading work.ip_rom
# Loading altera_mf_ver.altsyncram
# Loading work.led_wishbone
# Loading work.ram_wishbone
# Loading work.ip_ram
# Loading work.wb_conmax_top
# Loading work.wb_conmax_master_if
# Loading work.wb_conmax_slave_if
# Loading work.wb_conmax_arb
# Loading work.wb_conmax_msel
# Loading work.wb_conmax_pri_enc
# Loading work.wb_conmax_pri_dec
# Loading work.wb_conmax_rf
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) F:/undergraduate_thesis/wishbone_cyc10/cpu/openriscv.v(600): [PCDPC] - Port size (12) does not match connection size (32) for port 'csr_reg_addr_i'. The port definition is at: F:/undergraduate_thesis/wishbone_cyc10/cpu/mem.v(65).
#    Time: 0 ps  Iteration: 0  Instance: /wishbone_soc_vlg_tst/i1/openriscv0/mem0 File: F:/undergraduate_thesis/wishbone_cyc10/cpu/mem.v
# ** Warning: Design size of 11016 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fanzhipeng  Hostname: LAPTOP-ILT6KOAH  ProcessID: 24584
#           Attempting to use alternate WLF file "./wlftbhxgbd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbhxgbd
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone 10 LP PLL was reset
# Time: 0  Instance: wishbone_soc_vlg_tst.i1.ip_pll0.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone 10 LP PLL locked to incoming clock
# Time: 798000  Instance: wishbone_soc_vlg_tst.i1.ip_pll0.altpll_component.cycloneiii_pll.pll3
run -all
add wave -position insertpoint sim:/wishbone_soc_vlg_tst/i1/wishbone_uart_lite0/*
restart
# ** Warning: (vsim-3015) F:/undergraduate_thesis/wishbone_cyc10/cpu/openriscv.v(600): [PCDPC] - Port size (12) does not match connection size (32) for port 'csr_reg_addr_i'. The port definition is at: F:/undergraduate_thesis/wishbone_cyc10/cpu/mem.v(65).
#    Time: 0 ps  Iteration: 0  Instance: /wishbone_soc_vlg_tst/i1/openriscv0/mem0 File: F:/undergraduate_thesis/wishbone_cyc10/cpu/mem.v
restart
# ** Warning: (vsim-3015) F:/undergraduate_thesis/wishbone_cyc10/cpu/openriscv.v(600): [PCDPC] - Port size (12) does not match connection size (32) for port 'csr_reg_addr_i'. The port definition is at: F:/undergraduate_thesis/wishbone_cyc10/cpu/mem.v(65).
#    Time: 0 ps  Iteration: 0  Instance: /wishbone_soc_vlg_tst/i1/openriscv0/mem0 File: F:/undergraduate_thesis/wishbone_cyc10/cpu/mem.v
run -all
# GetModuleFileName: 找不到指定的模块。
# 
# 
#  Note : Cyclone 10 LP PLL was reset
# Time: 0  Instance: wishbone_soc_vlg_tst.i1.ip_pll0.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone 10 LP PLL locked to incoming clock
# Time: 798000  Instance: wishbone_soc_vlg_tst.i1.ip_pll0.altpll_component.cycloneiii_pll.pll3
run -all
# End time: 12:05:45 on Nov 25,2019, Elapsed time: 2:29:07
# Errors: 0, Warnings: 6
