Timing Analyzer report for KZQ
Wed Dec 18 09:15:55 2019
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clock'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                   ;
+------------------------------+-------+---------------+----------------------------------+---------------------+--------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                ; To                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------+--------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.058 ns                         ; z_flag              ; add_r[0]           ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.221 ns                         ; data_r_out[19]~reg0 ; data_r_out[19]     ; clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 7.849 ns                         ; op[2]               ; op_out[2]          ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.575 ns                        ; reset               ; data_r_out[0]~reg0 ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 237.64 MHz ( period = 4.208 ns ) ; add_r[0]            ; add_r[0]           ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                     ;                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------+--------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                ;
+-------+------------------------------------------------+----------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 237.64 MHz ( period = 4.208 ns )               ; add_r[0] ; add_r[0]            ; clock      ; clock    ; None                        ; None                      ; 4.042 ns                ;
; N/A   ; 253.49 MHz ( period = 3.945 ns )               ; add_r[2] ; add_r[0]            ; clock      ; clock    ; None                        ; None                      ; 3.779 ns                ;
; N/A   ; 259.27 MHz ( period = 3.857 ns )               ; add_r[1] ; add_r[0]            ; clock      ; clock    ; None                        ; None                      ; 3.691 ns                ;
; N/A   ; 265.75 MHz ( period = 3.763 ns )               ; add_r[3] ; add_r[0]            ; clock      ; clock    ; None                        ; None                      ; 3.597 ns                ;
; N/A   ; 282.25 MHz ( period = 3.543 ns )               ; add_r[0] ; add_r_out[0]~reg0   ; clock      ; clock    ; None                        ; None                      ; 3.377 ns                ;
; N/A   ; 282.89 MHz ( period = 3.535 ns )               ; add_r[0] ; add_r[1]            ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A   ; 283.77 MHz ( period = 3.524 ns )               ; add_r[0] ; add_r[2]            ; clock      ; clock    ; None                        ; None                      ; 3.358 ns                ;
; N/A   ; 291.72 MHz ( period = 3.428 ns )               ; add_r[2] ; add_r[1]            ; clock      ; clock    ; None                        ; None                      ; 3.262 ns                ;
; N/A   ; 293.86 MHz ( period = 3.403 ns )               ; add_r[0] ; add_r[3]            ; clock      ; clock    ; None                        ; None                      ; 3.237 ns                ;
; N/A   ; 304.88 MHz ( period = 3.280 ns )               ; add_r[2] ; add_r_out[0]~reg0   ; clock      ; clock    ; None                        ; None                      ; 3.114 ns                ;
; N/A   ; 306.65 MHz ( period = 3.261 ns )               ; add_r[2] ; add_r[2]            ; clock      ; clock    ; None                        ; None                      ; 3.095 ns                ;
; N/A   ; 307.41 MHz ( period = 3.253 ns )               ; add_r[0] ; add_r_out[1]~reg0   ; clock      ; clock    ; None                        ; None                      ; 3.087 ns                ;
; N/A   ; 307.98 MHz ( period = 3.247 ns )               ; add_r[0] ; add_r_out[2]~reg0   ; clock      ; clock    ; None                        ; None                      ; 3.081 ns                ;
; N/A   ; 313.28 MHz ( period = 3.192 ns )               ; add_r[1] ; add_r_out[0]~reg0   ; clock      ; clock    ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; 314.07 MHz ( period = 3.184 ns )               ; add_r[1] ; add_r[1]            ; clock      ; clock    ; None                        ; None                      ; 3.018 ns                ;
; N/A   ; 315.16 MHz ( period = 3.173 ns )               ; add_r[1] ; add_r[2]            ; clock      ; clock    ; None                        ; None                      ; 3.007 ns                ;
; N/A   ; 315.46 MHz ( period = 3.170 ns )               ; add_r[2] ; add_r_out[1]~reg0   ; clock      ; clock    ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 318.47 MHz ( period = 3.140 ns )               ; add_r[2] ; add_r[3]            ; clock      ; clock    ; None                        ; None                      ; 2.974 ns                ;
; N/A   ; 322.79 MHz ( period = 3.098 ns )               ; add_r[3] ; add_r_out[0]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.932 ns                ;
; N/A   ; 323.62 MHz ( period = 3.090 ns )               ; add_r[3] ; add_r[1]            ; clock      ; clock    ; None                        ; None                      ; 2.924 ns                ;
; N/A   ; 324.78 MHz ( period = 3.079 ns )               ; add_r[3] ; add_r[2]            ; clock      ; clock    ; None                        ; None                      ; 2.913 ns                ;
; N/A   ; 327.65 MHz ( period = 3.052 ns )               ; add_r[1] ; add_r[3]            ; clock      ; clock    ; None                        ; None                      ; 2.886 ns                ;
; N/A   ; 335.12 MHz ( period = 2.984 ns )               ; add_r[2] ; add_r_out[2]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 335.57 MHz ( period = 2.980 ns )               ; add_r[0] ; add_r_out[3]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; 338.07 MHz ( period = 2.958 ns )               ; add_r[3] ; add_r[3]            ; clock      ; clock    ; None                        ; None                      ; 2.792 ns                ;
; N/A   ; 344.71 MHz ( period = 2.901 ns )               ; add_r[1] ; add_r_out[1]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.735 ns                ;
; N/A   ; 345.30 MHz ( period = 2.896 ns )               ; add_r[1] ; add_r_out[2]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.730 ns                ;
; N/A   ; 356.13 MHz ( period = 2.808 ns )               ; add_r[3] ; add_r_out[1]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.642 ns                ;
; N/A   ; 356.89 MHz ( period = 2.802 ns )               ; add_r[3] ; add_r_out[2]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.636 ns                ;
; N/A   ; 368.05 MHz ( period = 2.717 ns )               ; add_r[2] ; add_r_out[3]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.551 ns                ;
; N/A   ; 380.37 MHz ( period = 2.629 ns )               ; add_r[1] ; add_r_out[3]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.463 ns                ;
; N/A   ; 394.48 MHz ( period = 2.535 ns )               ; add_r[3] ; add_r_out[3]~reg0   ; clock      ; clock    ; None                        ; None                      ; 2.369 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[0] ; data_r_out[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[1] ; data_r_out[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.999 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[0] ; data_r_out[4]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.989 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[1] ; data_r_out[0]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[2] ; data_r_out[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[0] ; data_r_out[1]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.869 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[2] ; data_r_out[0]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.866 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[3] ; data_r_out[0]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[1] ; data_r_out[4]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.654 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[2] ; data_r_out[1]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.606 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[2] ; data_r_out[18]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.457 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[2] ; data_r_out[17]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.456 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[2] ; data_r_out[16]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.455 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[2] ; data_r_out[19]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.448 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[2] ; data_r_out[11]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.443 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[3] ; data_r_out[2]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.443 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[3] ; data_r_out[1]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.424 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[0] ; data_r_out[0]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.410 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[0] ; data_r_out[18]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.371 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[0] ; data_r_out[17]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.370 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[0] ; data_r_out[19]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[0] ; data_r_out[16]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[3] ; data_r_out[4]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[0] ; data_r_out[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[2] ; data_r_out[8]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.210 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[2] ; data_r_out[14]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.209 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[2] ; data_r_out[6]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.209 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[2] ; data_r_out[12]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.208 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[2] ; data_r_out[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[2] ; data_r_out[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[2] ; data_r_out[7]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[2] ; data_r_out[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[2] ; data_r_out[10]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.204 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[1] ; data_r_out[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.193 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[1] ; data_r_out[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.192 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[1] ; data_r_out[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.192 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[1] ; data_r_out[10]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.191 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[1] ; data_r_out[7]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[1] ; data_r_out[12]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[1] ; data_r_out[6]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.186 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[1] ; data_r_out[14]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[1] ; data_r_out[8]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[1] ; data_r_out[1]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.151 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[0] ; data_r_out[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.128 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[0] ; data_r_out[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.128 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[0] ; data_r_out[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[0] ; data_r_out[10]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[2] ; data_r_out[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[3] ; data_r_out[13]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.125 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[0] ; data_r_out[7]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.125 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[3] ; data_r_out[15]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[3] ; data_r_out[9]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[0] ; data_r_out[12]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[0] ; data_r_out[14]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.122 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[0] ; data_r_out[8]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.122 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[3] ; data_r_out[10]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.121 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[3] ; data_r_out[7]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.120 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[0] ; data_r_out[6]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.120 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[3] ; data_r_out[12]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[3] ; data_r_out[6]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[3] ; data_r_out[14]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.112 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[3] ; data_r_out[8]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[2] ; data_r_out[4]~reg0  ; clock      ; clock    ; None                        ; None                      ; 1.095 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[1] ; data_r_out[11]~reg0 ; clock      ; clock    ; None                        ; None                      ; 0.953 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[1] ; data_r_out[19]~reg0 ; clock      ; clock    ; None                        ; None                      ; 0.952 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[1] ; data_r_out[5]~reg0  ; clock      ; clock    ; None                        ; None                      ; 0.948 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[1] ; data_r_out[16]~reg0 ; clock      ; clock    ; None                        ; None                      ; 0.946 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[1] ; data_r_out[17]~reg0 ; clock      ; clock    ; None                        ; None                      ; 0.945 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[1] ; data_r_out[18]~reg0 ; clock      ; clock    ; None                        ; None                      ; 0.942 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[3] ; data_r_out[11]~reg0 ; clock      ; clock    ; None                        ; None                      ; 0.844 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[3] ; data_r_out[19]~reg0 ; clock      ; clock    ; None                        ; None                      ; 0.843 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[3] ; data_r_out[18]~reg0 ; clock      ; clock    ; None                        ; None                      ; 0.839 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[3] ; data_r_out[17]~reg0 ; clock      ; clock    ; None                        ; None                      ; 0.839 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; add_r[3] ; data_r_out[16]~reg0 ; clock      ; clock    ; None                        ; None                      ; 0.838 ns                ;
+-------+------------------------------------------------+----------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; tsu                                                                         ;
+-------+--------------+------------+--------+---------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                  ; To Clock ;
+-------+--------------+------------+--------+---------------------+----------+
; N/A   ; None         ; 4.058 ns   ; z_flag ; add_r[0]            ; clock    ;
; N/A   ; None         ; 3.393 ns   ; z_flag ; add_r_out[0]~reg0   ; clock    ;
; N/A   ; None         ; 3.384 ns   ; op[0]  ; add_r[0]            ; clock    ;
; N/A   ; None         ; 3.208 ns   ; op[1]  ; add_r[1]            ; clock    ;
; N/A   ; None         ; 3.150 ns   ; op[2]  ; add_r[2]            ; clock    ;
; N/A   ; None         ; 2.956 ns   ; z_flag ; add_r[1]            ; clock    ;
; N/A   ; None         ; 2.950 ns   ; op[1]  ; add_r_out[1]~reg0   ; clock    ;
; N/A   ; None         ; 2.898 ns   ; op[2]  ; add_r_out[2]~reg0   ; clock    ;
; N/A   ; None         ; 2.682 ns   ; op[0]  ; add_r_out[0]~reg0   ; clock    ;
; N/A   ; None         ; 2.661 ns   ; z_flag ; add_r_out[1]~reg0   ; clock    ;
; N/A   ; None         ; 0.745 ns   ; reset  ; data_r_out[1]~reg0  ; clock    ;
; N/A   ; None         ; 0.745 ns   ; reset  ; data_r_out[5]~reg0  ; clock    ;
; N/A   ; None         ; 0.745 ns   ; reset  ; data_r_out[11]~reg0 ; clock    ;
; N/A   ; None         ; 0.745 ns   ; reset  ; data_r_out[16]~reg0 ; clock    ;
; N/A   ; None         ; 0.745 ns   ; reset  ; data_r_out[17]~reg0 ; clock    ;
; N/A   ; None         ; 0.745 ns   ; reset  ; data_r_out[18]~reg0 ; clock    ;
; N/A   ; None         ; 0.745 ns   ; reset  ; data_r_out[19]~reg0 ; clock    ;
; N/A   ; None         ; 0.714 ns   ; reset  ; add_r_out[0]~reg0   ; clock    ;
; N/A   ; None         ; 0.714 ns   ; reset  ; add_r_out[1]~reg0   ; clock    ;
; N/A   ; None         ; 0.714 ns   ; reset  ; add_r_out[2]~reg0   ; clock    ;
; N/A   ; None         ; 0.699 ns   ; reset  ; data_r_out[6]~reg0  ; clock    ;
; N/A   ; None         ; 0.699 ns   ; reset  ; data_r_out[7]~reg0  ; clock    ;
; N/A   ; None         ; 0.699 ns   ; reset  ; data_r_out[8]~reg0  ; clock    ;
; N/A   ; None         ; 0.699 ns   ; reset  ; data_r_out[10]~reg0 ; clock    ;
; N/A   ; None         ; 0.699 ns   ; reset  ; data_r_out[12]~reg0 ; clock    ;
; N/A   ; None         ; 0.699 ns   ; reset  ; data_r_out[13]~reg0 ; clock    ;
; N/A   ; None         ; 0.699 ns   ; reset  ; data_r_out[14]~reg0 ; clock    ;
; N/A   ; None         ; 0.699 ns   ; reset  ; data_r_out[15]~reg0 ; clock    ;
; N/A   ; None         ; 0.699 ns   ; reset  ; data_r_out[9]~reg0  ; clock    ;
; N/A   ; None         ; 0.699 ns   ; reset  ; add_r_out[3]~reg0   ; clock    ;
; N/A   ; None         ; 0.693 ns   ; reset  ; data_r_out[4]~reg0  ; clock    ;
; N/A   ; None         ; 0.686 ns   ; reset  ; data_r_out[2]~reg0  ; clock    ;
; N/A   ; None         ; 0.685 ns   ; reset  ; data_r_out[0]~reg0  ; clock    ;
+-------+--------------+------------+--------+---------------------+----------+


+---------------------------------------------------------------------------------------+
; tco                                                                                   ;
+-------+--------------+------------+---------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                ; To             ; From Clock ;
+-------+--------------+------------+---------------------+----------------+------------+
; N/A   ; None         ; 8.221 ns   ; data_r_out[19]~reg0 ; data_r_out[19] ; clock      ;
; N/A   ; None         ; 8.203 ns   ; data_r_out[19]~reg0 ; load_PC        ; clock      ;
; N/A   ; None         ; 7.901 ns   ; data_r_out[12]~reg0 ; load_MDR       ; clock      ;
; N/A   ; None         ; 7.867 ns   ; data_r_out[14]~reg0 ; load_MAR       ; clock      ;
; N/A   ; None         ; 7.814 ns   ; data_r_out[9]~reg0  ; data_r_out[9]  ; clock      ;
; N/A   ; None         ; 7.814 ns   ; data_r_out[9]~reg0  ; data_r_out[3]  ; clock      ;
; N/A   ; None         ; 7.808 ns   ; data_r_out[15]~reg0 ; load_IR        ; clock      ;
; N/A   ; None         ; 7.741 ns   ; add_r_out[2]~reg0   ; add_r_out[2]   ; clock      ;
; N/A   ; None         ; 7.679 ns   ; data_r_out[17]~reg0 ; load_ACC       ; clock      ;
; N/A   ; None         ; 7.564 ns   ; data_r_out[9]~reg0  ; Addr_bus       ; clock      ;
; N/A   ; None         ; 7.548 ns   ; data_r_out[4]~reg0  ; add_r_out[4]   ; clock      ;
; N/A   ; None         ; 7.548 ns   ; data_r_out[4]~reg0  ; data_r_out[4]  ; clock      ;
; N/A   ; None         ; 7.521 ns   ; add_r_out[0]~reg0   ; add_r_out[0]   ; clock      ;
; N/A   ; None         ; 7.396 ns   ; data_r_out[18]~reg0 ; ACC_bus        ; clock      ;
; N/A   ; None         ; 7.396 ns   ; data_r_out[18]~reg0 ; data_r_out[18] ; clock      ;
; N/A   ; None         ; 7.268 ns   ; data_r_out[8]~reg0  ; cs             ; clock      ;
; N/A   ; None         ; 7.268 ns   ; data_r_out[8]~reg0  ; data_r_out[8]  ; clock      ;
; N/A   ; None         ; 7.265 ns   ; data_r_out[17]~reg0 ; data_r_out[17] ; clock      ;
; N/A   ; None         ; 7.251 ns   ; data_r_out[1]~reg0  ; data_r_out[1]  ; clock      ;
; N/A   ; None         ; 7.219 ns   ; data_r_out[16]~reg0 ; PC_bus         ; clock      ;
; N/A   ; None         ; 7.219 ns   ; data_r_out[16]~reg0 ; data_r_out[16] ; clock      ;
; N/A   ; None         ; 7.208 ns   ; data_r_out[11]~reg0 ; ALU_flag       ; clock      ;
; N/A   ; None         ; 7.208 ns   ; data_r_out[11]~reg0 ; data_r_out[11] ; clock      ;
; N/A   ; None         ; 7.129 ns   ; data_r_out[15]~reg0 ; data_r_out[15] ; clock      ;
; N/A   ; None         ; 7.120 ns   ; data_r_out[7]~reg0  ; data_r_out[7]  ; clock      ;
; N/A   ; None         ; 7.115 ns   ; data_r_out[7]~reg0  ; R_NW           ; clock      ;
; N/A   ; None         ; 7.103 ns   ; data_r_out[14]~reg0 ; data_r_out[14] ; clock      ;
; N/A   ; None         ; 7.102 ns   ; data_r_out[6]~reg0  ; ALU_op[6]      ; clock      ;
; N/A   ; None         ; 7.102 ns   ; data_r_out[6]~reg0  ; data_r_out[6]  ; clock      ;
; N/A   ; None         ; 7.068 ns   ; data_r_out[10]~reg0 ; INC_PC         ; clock      ;
; N/A   ; None         ; 6.928 ns   ; add_r_out[1]~reg0   ; add_r_out[1]   ; clock      ;
; N/A   ; None         ; 6.896 ns   ; data_r_out[12]~reg0 ; data_r_out[12] ; clock      ;
; N/A   ; None         ; 6.892 ns   ; data_r_out[0]~reg0  ; data_r_out[0]  ; clock      ;
; N/A   ; None         ; 6.890 ns   ; data_r_out[5]~reg0  ; ALU_op[5]      ; clock      ;
; N/A   ; None         ; 6.890 ns   ; data_r_out[5]~reg0  ; data_r_out[5]  ; clock      ;
; N/A   ; None         ; 6.722 ns   ; data_r_out[13]~reg0 ; MDR_bus        ; clock      ;
; N/A   ; None         ; 6.722 ns   ; data_r_out[13]~reg0 ; data_r_out[13] ; clock      ;
; N/A   ; None         ; 6.706 ns   ; data_r_out[10]~reg0 ; data_r_out[10] ; clock      ;
; N/A   ; None         ; 6.698 ns   ; data_r_out[2]~reg0  ; data_r_out[2]  ; clock      ;
; N/A   ; None         ; 6.671 ns   ; add_r_out[3]~reg0   ; add_r_out[3]   ; clock      ;
+-------+--------------+------------+---------------------+----------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+-------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To        ;
+-------+-------------------+-----------------+-------+-----------+
; N/A   ; None              ; 7.849 ns        ; op[2] ; op_out[2] ;
; N/A   ; None              ; 7.838 ns        ; op[0] ; op_out[0] ;
; N/A   ; None              ; 7.315 ns        ; clock ; load_ACC  ;
; N/A   ; None              ; 7.225 ns        ; clock ; load_PC   ;
; N/A   ; None              ; 7.020 ns        ; op[1] ; op_out[1] ;
; N/A   ; None              ; 6.552 ns        ; clock ; load_MDR  ;
; N/A   ; None              ; 6.134 ns        ; clock ; load_IR   ;
; N/A   ; None              ; 6.132 ns        ; clock ; load_MAR  ;
+-------+-------------------+-----------------+-------+-----------+


+-----------------------------------------------------------------------------------+
; th                                                                                ;
+---------------+-------------+-----------+--------+---------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                  ; To Clock ;
+---------------+-------------+-----------+--------+---------------------+----------+
; N/A           ; None        ; -0.575 ns ; reset  ; data_r_out[0]~reg0  ; clock    ;
; N/A           ; None        ; -0.576 ns ; reset  ; data_r_out[2]~reg0  ; clock    ;
; N/A           ; None        ; -0.583 ns ; reset  ; data_r_out[4]~reg0  ; clock    ;
; N/A           ; None        ; -0.589 ns ; reset  ; data_r_out[6]~reg0  ; clock    ;
; N/A           ; None        ; -0.589 ns ; reset  ; data_r_out[7]~reg0  ; clock    ;
; N/A           ; None        ; -0.589 ns ; reset  ; data_r_out[8]~reg0  ; clock    ;
; N/A           ; None        ; -0.589 ns ; reset  ; data_r_out[10]~reg0 ; clock    ;
; N/A           ; None        ; -0.589 ns ; reset  ; data_r_out[12]~reg0 ; clock    ;
; N/A           ; None        ; -0.589 ns ; reset  ; data_r_out[13]~reg0 ; clock    ;
; N/A           ; None        ; -0.589 ns ; reset  ; data_r_out[14]~reg0 ; clock    ;
; N/A           ; None        ; -0.589 ns ; reset  ; data_r_out[15]~reg0 ; clock    ;
; N/A           ; None        ; -0.589 ns ; reset  ; data_r_out[9]~reg0  ; clock    ;
; N/A           ; None        ; -0.589 ns ; reset  ; add_r_out[3]~reg0   ; clock    ;
; N/A           ; None        ; -0.604 ns ; reset  ; add_r_out[0]~reg0   ; clock    ;
; N/A           ; None        ; -0.604 ns ; reset  ; add_r_out[1]~reg0   ; clock    ;
; N/A           ; None        ; -0.604 ns ; reset  ; add_r_out[2]~reg0   ; clock    ;
; N/A           ; None        ; -0.635 ns ; reset  ; data_r_out[1]~reg0  ; clock    ;
; N/A           ; None        ; -0.635 ns ; reset  ; data_r_out[5]~reg0  ; clock    ;
; N/A           ; None        ; -0.635 ns ; reset  ; data_r_out[11]~reg0 ; clock    ;
; N/A           ; None        ; -0.635 ns ; reset  ; data_r_out[16]~reg0 ; clock    ;
; N/A           ; None        ; -0.635 ns ; reset  ; data_r_out[17]~reg0 ; clock    ;
; N/A           ; None        ; -0.635 ns ; reset  ; data_r_out[18]~reg0 ; clock    ;
; N/A           ; None        ; -0.635 ns ; reset  ; data_r_out[19]~reg0 ; clock    ;
; N/A           ; None        ; -2.551 ns ; z_flag ; add_r_out[1]~reg0   ; clock    ;
; N/A           ; None        ; -2.572 ns ; op[0]  ; add_r_out[0]~reg0   ; clock    ;
; N/A           ; None        ; -2.788 ns ; op[2]  ; add_r_out[2]~reg0   ; clock    ;
; N/A           ; None        ; -2.840 ns ; op[1]  ; add_r_out[1]~reg0   ; clock    ;
; N/A           ; None        ; -2.846 ns ; z_flag ; add_r[1]            ; clock    ;
; N/A           ; None        ; -3.040 ns ; op[2]  ; add_r[2]            ; clock    ;
; N/A           ; None        ; -3.098 ns ; op[1]  ; add_r[1]            ; clock    ;
; N/A           ; None        ; -3.274 ns ; op[0]  ; add_r[0]            ; clock    ;
; N/A           ; None        ; -3.283 ns ; z_flag ; add_r_out[0]~reg0   ; clock    ;
; N/A           ; None        ; -3.948 ns ; z_flag ; add_r[0]            ; clock    ;
+---------------+-------------+-----------+--------+---------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Wed Dec 18 09:15:54 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KZQ -c KZQ --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 237.64 MHz between source register "add_r[0]" and destination register "add_r[0]" (period= 4.208 ns)
    Info: + Longest register to register delay is 4.042 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X51_Y17_N6; Fanout = 20; REG Node = 'add_r[0]'
        Info: 2: + IC(0.582 ns) + CELL(0.366 ns) = 0.948 ns; Loc. = LC_X51_Y17_N7; Fanout = 3; COMB Node = 'Mux~358'
        Info: 3: + IC(0.789 ns) + CELL(0.366 ns) = 2.103 ns; Loc. = LC_X51_Y17_N2; Fanout = 4; COMB Node = 'rtl~102'
        Info: 4: + IC(0.329 ns) + CELL(0.075 ns) = 2.507 ns; Loc. = LC_X51_Y17_N4; Fanout = 2; COMB Node = 'add_r~445'
        Info: 5: + IC(0.331 ns) + CELL(0.366 ns) = 3.204 ns; Loc. = LC_X51_Y17_N8; Fanout = 1; COMB Node = 'add_r~446'
        Info: 6: + IC(0.753 ns) + CELL(0.085 ns) = 4.042 ns; Loc. = LC_X51_Y17_N6; Fanout = 20; REG Node = 'add_r[0]'
        Info: Total cell delay = 1.258 ns ( 31.12 % )
        Info: Total interconnect delay = 2.784 ns ( 68.88 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.906 ns
            Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 32; CLK Node = 'clock'
            Info: 2: + IC(1.639 ns) + CELL(0.542 ns) = 2.906 ns; Loc. = LC_X51_Y17_N6; Fanout = 20; REG Node = 'add_r[0]'
            Info: Total cell delay = 1.267 ns ( 43.60 % )
            Info: Total interconnect delay = 1.639 ns ( 56.40 % )
        Info: - Longest clock path from clock "clock" to source register is 2.906 ns
            Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 32; CLK Node = 'clock'
            Info: 2: + IC(1.639 ns) + CELL(0.542 ns) = 2.906 ns; Loc. = LC_X51_Y17_N6; Fanout = 20; REG Node = 'add_r[0]'
            Info: Total cell delay = 1.267 ns ( 43.60 % )
            Info: Total interconnect delay = 1.639 ns ( 56.40 % )
    Info: + Micro clock to output delay of source is 0.156 ns
    Info: + Micro setup delay of destination is 0.010 ns
Info: tsu for register "add_r[0]" (data pin = "z_flag", clock pin = "clock") is 4.058 ns
    Info: + Longest pin to register delay is 6.954 ns
        Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_C3; Fanout = 3; PIN Node = 'z_flag'
        Info: 2: + IC(4.149 ns) + CELL(0.183 ns) = 5.419 ns; Loc. = LC_X51_Y17_N4; Fanout = 2; COMB Node = 'add_r~445'
        Info: 3: + IC(0.331 ns) + CELL(0.366 ns) = 6.116 ns; Loc. = LC_X51_Y17_N8; Fanout = 1; COMB Node = 'add_r~446'
        Info: 4: + IC(0.753 ns) + CELL(0.085 ns) = 6.954 ns; Loc. = LC_X51_Y17_N6; Fanout = 20; REG Node = 'add_r[0]'
        Info: Total cell delay = 1.721 ns ( 24.75 % )
        Info: Total interconnect delay = 5.233 ns ( 75.25 % )
    Info: + Micro setup delay of destination is 0.010 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 32; CLK Node = 'clock'
        Info: 2: + IC(1.639 ns) + CELL(0.542 ns) = 2.906 ns; Loc. = LC_X51_Y17_N6; Fanout = 20; REG Node = 'add_r[0]'
        Info: Total cell delay = 1.267 ns ( 43.60 % )
        Info: Total interconnect delay = 1.639 ns ( 56.40 % )
Info: tco from clock "clock" to destination pin "data_r_out[19]" through register "data_r_out[19]~reg0" is 8.221 ns
    Info: + Longest clock path from clock "clock" to source register is 2.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 32; CLK Node = 'clock'
        Info: 2: + IC(1.639 ns) + CELL(0.542 ns) = 2.906 ns; Loc. = LC_X50_Y17_N3; Fanout = 2; REG Node = 'data_r_out[19]~reg0'
        Info: Total cell delay = 1.267 ns ( 43.60 % )
        Info: Total interconnect delay = 1.639 ns ( 56.40 % )
    Info: + Micro clock to output delay of source is 0.156 ns
    Info: + Longest register to pin delay is 5.159 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X50_Y17_N3; Fanout = 2; REG Node = 'data_r_out[19]~reg0'
        Info: 2: + IC(2.783 ns) + CELL(2.376 ns) = 5.159 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'data_r_out[19]'
        Info: Total cell delay = 2.376 ns ( 46.06 % )
        Info: Total interconnect delay = 2.783 ns ( 53.94 % )
Info: Longest tpd from source pin "op[2]" to destination pin "op_out[2]" is 7.849 ns
    Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_AA3; Fanout = 3; PIN Node = 'op[2]'
    Info: 2: + IC(4.358 ns) + CELL(2.404 ns) = 7.849 ns; Loc. = PIN_AA2; Fanout = 0; PIN Node = 'op_out[2]'
    Info: Total cell delay = 3.491 ns ( 44.48 % )
    Info: Total interconnect delay = 4.358 ns ( 55.52 % )
Info: th for register "data_r_out[0]~reg0" (data pin = "reset", clock pin = "clock") is -0.575 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 32; CLK Node = 'clock'
        Info: 2: + IC(1.639 ns) + CELL(0.542 ns) = 2.906 ns; Loc. = LC_X51_Y18_N2; Fanout = 1; REG Node = 'data_r_out[0]~reg0'
        Info: Total cell delay = 1.267 ns ( 43.60 % )
        Info: Total interconnect delay = 1.639 ns ( 56.40 % )
    Info: + Micro hold delay of destination is 0.100 ns
    Info: - Shortest pin to register delay is 3.581 ns
        Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L3; Fanout = 27; PIN Node = 'reset'
        Info: 2: + IC(2.048 ns) + CELL(0.705 ns) = 3.581 ns; Loc. = LC_X51_Y18_N2; Fanout = 1; REG Node = 'data_r_out[0]~reg0'
        Info: Total cell delay = 1.533 ns ( 42.81 % )
        Info: Total interconnect delay = 2.048 ns ( 57.19 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Wed Dec 18 09:15:55 2019
    Info: Elapsed time: 00:00:01


