VPR FPGA Placement and Routing.
Version: 8.1.0-dev+109c5adcc
Revision: v8.0.0-9695-g109c5adcc
Compiled: 2024-02-23T09:38:13
Compiler: GNU 11.2.0 on Linux-4.18.0-348.el8.0.2.x86_64 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/packages/apps/vtr/8.0.0-git/vpr/vpr k6_frac_N10_mem32K_40nm.xml sha --circuit_file sha.pre-vpr.blif --RL_agent_placement off --max_router_iterations 150 --route --route_chan_width 62


Architecture file: k6_frac_N10_mem32K_40nm.xml
Circuit name: sha

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 15.5 MiB, delta_rss +2.7 MiB)

Timing analysis: ON
Circuit netlist file: sha.net
Circuit placement file: sha.place
Circuit routing file: sha.route
Circuit SDC file: sha.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 62
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 62
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 150
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.01 seconds (max_rss 22.2 MiB, delta_rss +6.7 MiB)
Circuit file: sha.pre-vpr.blif
# Load circuit
# Load circuit took 0.02 seconds (max_rss 27.4 MiB, delta_rss +5.1 MiB)
# Clean circuit
Absorbed 36 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 27.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 27.7 MiB, delta_rss +0.3 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 27.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 2606
    .input :      38
    .latch :     885
    .output:      36
    6-LUT  :    1647
  Nets  : 2570
    Avg Fanout:     3.9
    Max Fanout:   885.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 12697
  Timing Graph Edges: 20218
  Timing Graph Levels: 46
# Build Timing Graph took 0.01 seconds (max_rss 29.6 MiB, delta_rss +1.9 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk_i' Fanout: 885 pins (7.0%), 885 blocks (34.0%)
# Load Timing Constraints

SDC file 'sha.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk_i'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk_i' Source: 'clk_i.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 29.6 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'sha.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.155982 seconds).
Warning 2: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.16 seconds (max_rss 78.2 MiB, delta_rss +48.6 MiB)
Warning 3: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io             : 74
   inpad         : 38
   outpad        : 36
  clb            : 149
   fle           : 1458
    lut5inter    : 533
     ble5        : 725
      lut5       : 722
       lut       : 722
      ff         : 176
    ble6         : 925
     lut6        : 925
      lut        : 925
     ff          : 709

# Create Device
## Build Device Grid
FPGA sized to 17 x 17: 289 grid tiles (auto)

Resource usage...
	Netlist
		74	blocks of type: io
	Architecture
		480	blocks of type: io
	Netlist
		149	blocks of type: clb
	Architecture
		165	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		6	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		4	blocks of type: memory

Device Utilization: 0.55 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.15 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.90 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 78.2 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:13013
OPIN->CHANX/CHANY edge count before creating direct connections: 27608
OPIN->CHANX/CHANY edge count after creating direct connections: 27608
CHAN->CHAN type edge count:130448
## Build routing resource graph took 0.10 seconds (max_rss 78.2 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 28519
  RR Graph Edges: 171069
# Create Device took 0.10 seconds (max_rss 78.2 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading sha.place.

Successfully read sha.place.

# Load Placement took 0.00 seconds (max_rss 78.2 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.27 seconds (max_rss 78.2 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 4: Found no sample locations for EMPTY
Warning 5: Found no more sample locations for SOURCE in io
Warning 6: Found no more sample locations for OPIN in io
Warning 7: Found no more sample locations for SOURCE in clb
Warning 8: Found no more sample locations for OPIN in clb
Warning 9: Found no more sample locations for SOURCE in mult_36
Warning 10: Found no more sample locations for OPIN in mult_36
Warning 11: Found no more sample locations for SOURCE in memory
Warning 12: Found no more sample locations for OPIN in memory
## Computing src/opin lookahead took 0.00 seconds (max_rss 78.2 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.28 seconds (max_rss 78.2 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 947 ( 30.8%) |***********************************************
[      0.1:      0.2) 828 ( 26.9%) |*****************************************
[      0.2:      0.3) 388 ( 12.6%) |*******************
[      0.3:      0.4) 106 (  3.4%) |*****
[      0.4:      0.5)  85 (  2.8%) |****
[      0.5:      0.6) 133 (  4.3%) |*******
[      0.6:      0.7) 121 (  3.9%) |******
[      0.7:      0.8)  71 (  2.3%) |****
[      0.8:      0.9) 103 (  3.3%) |*****
[      0.9:        1) 297 (  9.6%) |***************
## Initializing router criticalities took 0.04 seconds (max_rss 78.2 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   81371    1073    2932    1411 ( 4.948%)   12991 (43.7%)   14.465     -2937.    -14.465      0.000      0.000      N/A
   2    0.0     0.5    5   76957     799    2544     619 ( 2.170%)   13121 (44.1%)   14.469     -2954.    -14.469      0.000      0.000      N/A
   3    0.0     0.6    3   54074     553    1710     523 ( 1.834%)   13127 (44.1%)   14.466     -2989.    -14.466      0.000      0.000      N/A
   4    0.0     0.8    1   56071     504    1662     466 ( 1.634%)   13410 (45.1%)   14.466     -3093.    -14.466      0.000      0.000      N/A
   5    0.0     1.1    2   47427     410    1359     330 ( 1.157%)   13497 (45.4%)   14.465     -3055.    -14.465      0.000      0.000      N/A
   6    0.0     1.4    3   40187     320    1037     228 ( 0.799%)   13601 (45.7%)   14.465     -3114.    -14.465      0.000      0.000      N/A
   7    0.0     1.9    1   28358     204     681     130 ( 0.456%)   13860 (46.6%)   14.465     -3114.    -14.465      0.000      0.000      N/A
   8    0.0     2.4    3   19180     143     445      82 ( 0.288%)   14099 (47.4%)   14.465     -3113.    -14.465      0.000      0.000      N/A
   9    0.0     3.1    3   10306      82     220      39 ( 0.137%)   14189 (47.7%)   14.465     -3121.    -14.465      0.000      0.000      N/A
  10    0.0     4.1    1    5866      50     120      29 ( 0.102%)   14213 (47.8%)   14.465     -3120.    -14.465      0.000      0.000       16
  11    0.0     5.3    1    4084      36      79      11 ( 0.039%)   14300 (48.1%)   14.465     -3123.    -14.465      0.000      0.000       16
  12    0.0     6.9    1    2433      19      51      12 ( 0.042%)   14335 (48.2%)   14.465     -3123.    -14.465      0.000      0.000       15
  13    0.0     9.0    0    2685      13      42       3 ( 0.011%)   14377 (48.3%)   14.465     -3126.    -14.465      0.000      0.000       16
  14    0.0    11.6    0     220       3       7       0 ( 0.000%)   14369 (48.3%)   14.465     -3126.    -14.465      0.000      0.000       15
Restoring best routing
Critical path: 14.4652 ns
Successfully routed after 14 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 766 ( 24.9%) |**********************************************
[      0.1:      0.2) 791 ( 25.7%) |***********************************************
[      0.2:      0.3) 588 ( 19.1%) |***********************************
[      0.3:      0.4) 106 (  3.4%) |******
[      0.4:      0.5)  95 (  3.1%) |******
[      0.5:      0.6) 123 (  4.0%) |*******
[      0.6:      0.7) 131 (  4.3%) |********
[      0.7:      0.8)  70 (  2.3%) |****
[      0.8:      0.9)  97 (  3.2%) |******
[      0.9:        1) 312 ( 10.1%) |*******************
Router Stats: total_nets_routed: 4209 total_connections_routed: 12889 total_heap_pushes: 429219 total_heap_pops: 75931 
# Routing took 0.17 seconds (max_rss 78.2 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 78.2 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1828754249
Circuit successfully routed with a channel width factor of 62.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 78.2 MiB, delta_rss +0.0 MiB)
Found 3926 mismatches between routing and packing results.
Fixed 2823 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.02 seconds (max_rss 78.2 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         74                               0.486486                     0.513514   
       clb        149                                20.4228                      6.95302   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 1496 out of 2570 nets, 1074 nets not absorbed.


Average number of bends per net: 1.34017  Maximum # of bends: 24

Number of global nets: 1
Number of routed nets (nonglobal): 1073
Wire length results (in units of 1 clb segments)...
	Total wirelength: 14369, average net length: 13.3914
	Maximum net length: 270

Wire length results in terms of physical segments...
	Total wiring segments used: 3789, average wire segments per net: 3.53122
	Maximum segments used by a net: 77
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   6 (  1.2%) |**
[      0.7:      0.8) 162 ( 31.6%) |***********************************************
[      0.5:      0.6)  68 ( 13.3%) |********************
[      0.4:      0.5)  70 ( 13.7%) |********************
[      0.3:      0.4)  64 ( 12.5%) |*******************
[      0.2:      0.3)  46 (  9.0%) |*************
[      0.1:      0.2)  44 (  8.6%) |*************
[        0:      0.1)  52 ( 10.2%) |***************
Maximum routing channel utilization:      0.84 at (11,8)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      34  20.118       62
                         1      42  22.765       62
                         2      47  26.059       62
                         3      46  27.235       62
                         4      47  29.706       62
                         5      50  32.000       62
                         6      51  31.941       62
                         7      48  33.529       62
                         8      52  34.235       62
                         9      48  33.471       62
                        10      46  31.824       62
                        11      41  27.176       62
                        12      39  24.059       62
                        13      37  21.118       62
                        14      24  14.176       62
                        15      19   7.059       62
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      33  13.588       62
                         1      32  14.824       62
                         2      41  21.882       62
                         3      52  27.706       62
                         4      51  33.706       62
                         5      51  29.647       62
                         6      51  31.176       62
                         7      50  34.765       62
                         8      54  35.529       62
                         9      55  30.294       62
                        10      48  29.824       62
                        11      55  35.294       62
                        12      52  30.118       62
                        13      47  24.824       62
                        14      37  19.588       62
                        15      33  16.000       62

Total tracks in x-direction: 992, in y-direction: 992

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.34605e+07
	Total used logic block area: 8.03021e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 1.10659e+06, per logic tile: 3829.03

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4   4464
                                                      Y      4   4464

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4        0.42

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.429

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4           0.424

Segment occupancy by type:              name type utilization
                           ----------------- ---- -----------
                           unnamed_segment_0    0       0.424

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.9e-10:  4.7e-10) 878 ( 95.3%) |***********************************************
[  4.7e-10:  6.4e-10)  18 (  2.0%) |*
[  6.4e-10:  8.1e-10)  12 (  1.3%) |*
[  8.1e-10:  9.8e-10)   7 (  0.8%) |
[  9.8e-10:  1.2e-09)   1 (  0.1%) |
[  1.2e-09:  1.3e-09)   2 (  0.2%) |
[  1.3e-09:  1.5e-09)   0 (  0.0%) |
[  1.5e-09:  1.7e-09)   2 (  0.2%) |
[  1.7e-09:  1.8e-09)   0 (  0.0%) |
[  1.8e-09:    2e-09)   1 (  0.1%) |

Final critical path delay (least slack): 14.4652 ns, Fmax: 69.1312 MHz
Final setup Worst Negative Slack (sWNS): -14.4652 ns
Final setup Total Negative Slack (sTNS): -3126.5 ns

Final setup slack histogram:
[ -1.4e-08: -1.3e-08)   7 (  0.8%) |*
[ -1.3e-08: -1.2e-08)   4 (  0.4%) |
[ -1.2e-08:   -1e-08)   4 (  0.4%) |
[   -1e-08: -8.9e-09)  31 (  3.4%) |***
[ -8.9e-09: -7.5e-09)  33 (  3.6%) |****
[ -7.5e-09: -6.1e-09)  18 (  2.0%) |**
[ -6.1e-09: -4.6e-09)  17 (  1.8%) |**
[ -4.6e-09: -3.2e-09) 221 ( 24.0%) |************************
[ -3.2e-09: -1.8e-09) 435 ( 47.2%) |***********************************************
[ -1.8e-09: -4.4e-10) 151 ( 16.4%) |****************

Final geomean non-virtual intra-domain period: 14.4652 ns (69.1312 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 14.4652 ns (69.1312 MHz)

Incr Slack updates 1 in 0.000143971 sec
Full Max Req/Worst Slack updates 1 in 1.5499e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000214323 sec
Flow timing analysis took 0.119692 seconds (0.110573 STA, 0.00911898 slack) (16 full updates: 0 setup, 0 hold, 16 combined).
VPR succeeded
The entire flow of VPR took 1.00 seconds (max_rss 78.2 MiB)
Incr Slack updates 15 in 0.00162759 sec
Full Max Req/Worst Slack updates 4 in 6.1255e-05 sec
Incr Max Req/Worst Slack updates 11 in 0.000219665 sec
Incr Criticality updates 10 in 0.00166935 sec
Full Criticality updates 5 in 0.00104166 sec
