// Seed: 1799080347
module module_0 (
    output tri0 id_0,
    output tri1 id_1
);
  tri0 id_4;
  module_2 modCall_1 (
      id_4,
      id_4
  );
  assign id_4 = 1;
  wire id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    inout tri0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.type_6 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
  assign module_0.type_0 = 0;
  wire id_5;
  id_6(
      .id_0(1 == id_2 * 1 - id_1), .id_1(id_5), .id_2(id_3 && 1), .id_3(), .id_4(), .id_5(1)
  );
  wire id_7;
endmodule
