
array.elf:     file format elf32-littleriscv


Disassembly of section .vectors:

00000000 <_stack_start-0x10000>:
  // external interrupts are handled by the same callback
  // until compiler supports IRQ routines
  .org 0x00
  .rept 31
  nop
  .endr
   0:	00000013          	nop
   4:	00000013          	nop
   8:	00000013          	nop
   c:	00000013          	nop
  10:	00000013          	nop
  14:	00000013          	nop
  18:	00000013          	nop
  1c:	00000013          	nop
  20:	00000013          	nop
  24:	00000013          	nop
  28:	00000013          	nop
  2c:	00000013          	nop
  30:	00000013          	nop
  34:	00000013          	nop
  38:	00000013          	nop
  3c:	00000013          	nop
  40:	00000013          	nop
  44:	00000013          	nop
  48:	00000013          	nop
  4c:	00000013          	nop
  50:	00000013          	nop
  54:	00000013          	nop
  58:	00000013          	nop
  5c:	00000013          	nop
  60:	00000013          	nop
  64:	00000013          	nop
  68:	00000013          	nop
  6c:	00000013          	nop
  70:	00000013          	nop
  74:	00000013          	nop
  78:	00000013          	nop
  jal x0, default_exc_handler
  7c:	0160006f          	j	92 <default_exc_handler>

  // reset vector
  .org 0x80
  jal x0, reset_handler
  80:	0160006f          	j	96 <reset_handler>

  // illegal instruction exception
  .org 0x84
  jal x0, default_exc_handler
  84:	00e0006f          	j	92 <default_exc_handler>

  // ecall handler
  .org 0x88
  jal x0, default_exc_handler
  88:	00a0006f          	j	92 <default_exc_handler>

Disassembly of section .text:

0000008c <custom>:

//static unsigned int *a0;

//not: bu instructionda işleme girecek arraylerin boyutlarının eşit ve önceden bilindiği varsayılmaktadır...

  asm volatile(
  8c:	02b5750b          	0x2b5750b
	: "=r"(&a1[0])				 // designation register => a0 variable'ına atılacak
	: "r"(&a1[0]), "r"(&a2[0])			// a1 ve a2 variable'ları compiler tarafından uygun register'lara atılacak

  );
return;
}
  90:	8082                	ret

00000092 <default_exc_handler>:
  jal x0, default_exc_handler
  92:	0000006f          	j	92 <default_exc_handler>

00000096 <reset_handler>:
  mv  x1, x0
  96:	00000093          	li	ra,0
  mv  x2, x1
  9a:	8106                	mv	sp,ra
  mv  x3, x1
  9c:	8186                	mv	gp,ra
  mv  x4, x1
  9e:	8206                	mv	tp,ra
  mv  x5, x1
  a0:	8286                	mv	t0,ra
  mv  x6, x1
  a2:	8306                	mv	t1,ra
  mv  x7, x1
  a4:	8386                	mv	t2,ra
  mv  x8, x1
  a6:	8406                	mv	s0,ra
  mv  x9, x1
  a8:	8486                	mv	s1,ra
  mv x10, x1
  aa:	8506                	mv	a0,ra
  mv x11, x1
  ac:	8586                	mv	a1,ra
  mv x12, x1
  ae:	8606                	mv	a2,ra
  mv x13, x1
  b0:	8686                	mv	a3,ra
  mv x14, x1
  b2:	8706                	mv	a4,ra
  mv x15, x1
  b4:	8786                	mv	a5,ra
  mv x16, x1
  b6:	8806                	mv	a6,ra
  mv x17, x1
  b8:	8886                	mv	a7,ra
  mv x18, x1
  ba:	8906                	mv	s2,ra
  mv x19, x1
  bc:	8986                	mv	s3,ra
  mv x20, x1
  be:	8a06                	mv	s4,ra
  mv x21, x1
  c0:	8a86                	mv	s5,ra
  mv x22, x1
  c2:	8b06                	mv	s6,ra
  mv x23, x1
  c4:	8b86                	mv	s7,ra
  mv x24, x1
  c6:	8c06                	mv	s8,ra
  mv x25, x1
  c8:	8c86                	mv	s9,ra
  mv x26, x1
  ca:	8d06                	mv	s10,ra
  mv x27, x1
  cc:	8d86                	mv	s11,ra
  mv x28, x1
  ce:	8e06                	mv	t3,ra
  mv x29, x1
  d0:	8e86                	mv	t4,ra
  mv x30, x1
  d2:	8f06                	mv	t5,ra
  mv x31, x1
  d4:	8f86                	mv	t6,ra
  la   x2, _stack_start
  d6:	00010117          	auipc	sp,0x10
  da:	f2a10113          	addi	sp,sp,-214 # 10000 <_stack_start>

000000de <_start>:
  la x26, _bss_start
  de:	1c000d13          	li	s10,448
  la x27, _bss_end
  e2:	1c000d93          	li	s11,448
  bge x26, x27, zero_loop_end
  e6:	01bd5763          	bge	s10,s11,f4 <main_entry>

000000ea <zero_loop>:
  sw x0, 0(x26)
  ea:	000d2023          	sw	zero,0(s10)
  addi x26, x26, 4
  ee:	0d11                	addi	s10,s10,4
  ble x26, x27, zero_loop
  f0:	ffaddde3          	bge	s11,s10,ea <zero_loop>

000000f4 <main_entry>:
  addi x10, x0, 0
  f4:	00000513          	li	a0,0
  addi x11, x0, 0
  f8:	00000593          	li	a1,0
  jal x1, main
  fc:	004000ef          	jal	ra,100 <main>

00000100 <main>:
  asm volatile(
 100:	12000793          	li	a5,288
 104:	17000713          	li	a4,368
 108:	02e7f78b          	0x2e7f78b

//}
custom(array1,array2);

return 0;
}
 10c:	4501                	li	a0,0
 10e:	8082                	ret

00000110 <__CTOR_LIST__>:
	...

00000118 <__CTOR_END__>:
	...

Disassembly of section .data:

00000120 <array1>:
 120:	0001                	nop
 122:	0000                	unimp
 124:	0002                	c.slli64	zero
 126:	0000                	unimp
 128:	00000003          	lb	zero,0(zero) # 0 <__DYNAMIC>
 12c:	ffff                	0xffff
 12e:	ffff                	0xffff
 130:	0001                	nop
 132:	0000                	unimp
 134:	0002                	c.slli64	zero
 136:	0000                	unimp
 138:	00000003          	lb	zero,0(zero) # 0 <__DYNAMIC>
 13c:	0001                	nop
 13e:	0000                	unimp
 140:	ffff                	0xffff
 142:	ffff                	0xffff
 144:	0002                	c.slli64	zero
 146:	0000                	unimp
 148:	fffe                	fsw	ft11,252(sp)
 14a:	ffff                	0xffff
 14c:	0000                	unimp
 14e:	0000                	unimp
 150:	0002                	c.slli64	zero
 152:	0000                	unimp
 154:	00000003          	lb	zero,0(zero) # 0 <__DYNAMIC>
 158:	0001                	nop
 15a:	0000                	unimp
 15c:	ffff                	0xffff
 15e:	ffff                	0xffff
 160:	fffe                	fsw	ft11,252(sp)
 162:	ffff                	0xffff
 164:	ffff                	0xffff
 166:	ffff                	0xffff
 168:	0002                	c.slli64	zero
 16a:	0000                	unimp
 16c:	0001                	nop
	...

00000170 <array2>:
unsigned int array2[20] = {1,1,2,2,-1,2,-2,0,2,2,3,1,-1,-2,-1,3,-1,3,1,1};
 170:	0001                	nop
 172:	0000                	unimp
 174:	0001                	nop
 176:	0000                	unimp
 178:	0002                	c.slli64	zero
 17a:	0000                	unimp
 17c:	0002                	c.slli64	zero
 17e:	0000                	unimp
 180:	ffff                	0xffff
 182:	ffff                	0xffff
 184:	0002                	c.slli64	zero
 186:	0000                	unimp
 188:	fffe                	fsw	ft11,252(sp)
 18a:	ffff                	0xffff
 18c:	0000                	unimp
 18e:	0000                	unimp
 190:	0002                	c.slli64	zero
 192:	0000                	unimp
 194:	0002                	c.slli64	zero
 196:	0000                	unimp
 198:	00000003          	lb	zero,0(zero) # 0 <__DYNAMIC>
 19c:	0001                	nop
 19e:	0000                	unimp
 1a0:	ffff                	0xffff
 1a2:	ffff                	0xffff
 1a4:	fffe                	fsw	ft11,252(sp)
 1a6:	ffff                	0xffff
 1a8:	ffff                	0xffff
 1aa:	ffff                	0xffff
 1ac:	00000003          	lb	zero,0(zero) # 0 <__DYNAMIC>
 1b0:	ffff                	0xffff
 1b2:	ffff                	0xffff
 1b4:	00000003          	lb	zero,0(zero) # 0 <__DYNAMIC>
 1b8:	0001                	nop
 1ba:	0000                	unimp
 1bc:	0001                	nop
	...

Disassembly of section .stack:

0000c000 <_stack-0x2000>:
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
  .endr
   0:	0124                	addi	s1,sp,136
   2:	0000                	unimp
   4:	0004                	0x4
   6:	0000                	unimp
   8:	0000                	unimp
   a:	0104                	addi	s1,sp,128
   c:	0068                	addi	a0,sp,12
   e:	0000                	unimp
  10:	070c                	addi	a1,sp,896
  12:	0000                	unimp
  14:	d400                	sw	s0,40(s0)
	...
  22:	0000                	unimp
  24:	0200                	addi	s0,sp,256
  26:	0601                	addi	a2,a2,0
  28:	0011                	c.nop	4
  2a:	0000                	unimp
  2c:	0102                	c.slli64	sp
  2e:	0f08                	addi	a0,sp,912
  30:	0000                	unimp
  32:	0200                	addi	s0,sp,256
  34:	0502                	c.slli64	a0
  36:	00ca                	slli	ra,ra,0x12
  38:	0000                	unimp
  3a:	0202                	c.slli64	tp
  3c:	00001d07          	0x1d07
  40:	0200                	addi	s0,sp,256
  42:	0504                	addi	s1,sp,640
  44:	0058                	addi	a4,sp,4
  46:	0000                	unimp
  48:	0402                	c.slli64	s0
  4a:	00004107          	flq	ft2,0(zero) # 0 <__DYNAMIC>
  4e:	0200                	addi	s0,sp,256
  50:	0508                	addi	a0,sp,640
  52:	00000053          	fadd.s	ft0,ft0,ft0,rne
  56:	0802                	c.slli64	a6
  58:	00003c07          	fld	fs8,0(zero) # 0 <__DYNAMIC>
  5c:	0300                	addi	s0,sp,384
  5e:	0504                	addi	s1,sp,640
  60:	6e69                	lui	t3,0x1a
  62:	0074                	addi	a3,sp,12
  64:	0402                	c.slli64	s0
  66:	00004607          	flq	fa2,0(zero) # 0 <__DYNAMIC>
  6a:	0400                	addi	s0,sp,512
  6c:	0064                	addi	s1,sp,12
  6e:	0000                	unimp
  70:	0000007b          	0x7b
  74:	6405                	lui	s0,0x1
  76:	0000                	unimp
  78:	1300                	addi	s0,sp,416
  7a:	0600                	addi	s0,sp,768
  jal x0, default_exc_handler
  7c:	0030                	addi	a2,sp,8
  7e:	0000                	unimp
  jal x0, reset_handler
  80:	0401                	addi	s0,s0,0
  82:	6b0e                	flw	fs6,192(sp)
  jal x0, default_exc_handler
  84:	0000                	unimp
  86:	0500                	addi	s0,sp,640
  jal x0, default_exc_handler
  88:	00012003          	lw	zero,0(sp)
  asm volatile(
  8c:	0600                	addi	s0,sp,768
  8e:	0061                	c.nop	24
}
  90:	0000                	unimp
  jal x0, default_exc_handler
  92:	0501                	addi	a0,a0,0
  94:	6b0e                	flw	fs6,192(sp)
  mv  x1, x0
  96:	0000                	unimp
  98:	0500                	addi	s0,sp,640
  mv  x2, x1
  9a:	00017003          	0x17003
  mv  x4, x1
  9e:	0700                	addi	s0,sp,896
  mv  x5, x1
  a0:	00000037          	lui	zero,0x0
  mv  x7, x1
  a4:	1d01                	addi	s10,s10,-32
  mv  x8, x1
  a6:	5d05                	li	s10,-31
  mv  x9, x1
  a8:	0000                	unimp
  mv x10, x1
  aa:	0000                	unimp
  mv x11, x1
  ac:	0001                	nop
  mv x12, x1
  ae:	1000                	addi	s0,sp,32
  mv x13, x1
  b0:	0000                	unimp
  mv x14, x1
  b2:	0100                	addi	s0,sp,128
  mv x15, x1
  b4:	dd9c                	sw	a5,56(a1)
  mv x16, x1
  b6:	0000                	unimp
  mv x17, x1
  b8:	0800                	addi	s0,sp,16
  mv x18, x1
  ba:	00dd                	addi	ra,ra,23
  mv x19, x1
  bc:	0000                	unimp
  mv x20, x1
  be:	0100                	addi	s0,sp,128
  mv x21, x1
  c0:	0000                	unimp
  mv x22, x1
  c2:	000c                	0xc
  mv x23, x1
  c4:	0000                	unimp
  mv x24, x1
  c6:	2c01                	jal	2d6 <_edata+0x116>
  mv x25, x1
  c8:	0901                	addi	s2,s2,0
  mv x26, x1
  ca:	00f5                	addi	ra,ra,29
  mv x27, x1
  cc:	0000                	unimp
  mv x28, x1
  ce:	0000                	unimp
  mv x29, x1
  d0:	0000                	unimp
  mv x30, x1
  d2:	ea09                	bnez	a2,e4 <_start+0x6>
  mv x31, x1
  d4:	0000                	unimp
  la   x2, _stack_start
  d6:	1800                	addi	s0,sp,48
  d8:	0000                	unimp
  da:	0000                	unimp
  dc:	0a00                	addi	s0,sp,272
  la x26, _bss_start
  de:	0000                	unimp
  e0:	0000                	unimp
  la x27, _bss_end
  e2:	0901                	addi	s2,s2,0
  e4:	0106                	slli	sp,sp,0x1
  bge x26, x27, zero_loop_end
  e6:	0101                	addi	sp,sp,0
  e8:	0000                	unimp
  sw x0, 0(x26)
  ea:	0031610b          	0x31610b
  addi x26, x26, 4
  ee:	0901                	addi	s2,s2,0
  ble x26, x27, zero_loop
  f0:	0001011b          	0x1011b
  addi x10, x0, 0
  f4:	0b00                	addi	s0,sp,400
  f6:	3261                	jal	fffffa7e <_stack_start+0xfffefa7e>
  addi x11, x0, 0
  f8:	0100                	addi	s0,sp,128
  fa:	2d09                	jal	70c <_edata+0x54c>
  jal x1, main
  fc:	0101                	addi	sp,sp,0
  fe:	0000                	unimp
  asm volatile(
 100:	0c00                	addi	s0,sp,528
 102:	6404                	flw	fs1,8(s0)
 104:	0000                	unimp
 106:	0d00                	addi	s0,sp,656
 108:	00dd                	addi	ra,ra,23
 10a:	0000                	unimp
}
 10c:	008c                	addi	a1,sp,64
 10e:	0000                	unimp
 110:	0006                	c.slli	zero,0x1
 112:	0000                	unimp
 114:	9c01                	0x9c01
 116:	ea09                	bnez	a2,128 <__DTOR_END__+0x8>
 118:	0000                	unimp
 11a:	3000                	fld	fs0,32(s0)
 11c:	0000                	unimp
 11e:	0e00                	addi	s0,sp,784
 120:	00f5                	addi	ra,ra,29
 122:	0000                	unimp
 124:	5b01                	li	s6,-32
 126:	0000                	unimp
 128:	001e                	c.slli	zero,0x7
 12a:	0000                	unimp
 12c:	0002                	c.slli64	zero
 12e:	000000cb          	fnmsub.s	ft1,ft0,ft0,ft0,rne
 132:	0104                	addi	s1,sp,128
 134:	0086                	slli	ra,ra,0x1
 136:	0000                	unimp
 138:	0018                	0x18
 13a:	0000                	unimp
 13c:	0000010f          	0x10f
 140:	0116                	slli	sp,sp,0x5
 142:	0000                	unimp
 144:	0156                	slli	sp,sp,0x15
 146:	0000                	unimp
 148:	8001                	c.srli64	s0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
  .endr
   0:	1101                	addi	sp,sp,-32
   2:	2501                	jal	602 <_edata+0x442>
   4:	130e                	slli	t1,t1,0x23
   6:	1b0e030b          	0x1b0e030b
   a:	550e                	lw	a0,224(sp)
   c:	10011117          	auipc	sp,0x10011
  10:	02000017          	auipc	zero,0x2000
  14:	0024                	addi	s1,sp,8
  16:	0b3e0b0b          	0xb3e0b0b
  1a:	00000e03          	lb	t3,0(zero) # 0 <__DYNAMIC>
  1e:	0b002403          	lw	s0,176(zero) # b0 <reset_handler+0x1a>
  22:	030b3e0b          	0x30b3e0b
  26:	0008                	0x8
  28:	0400                	addi	s0,sp,512
  2a:	0101                	addi	sp,sp,0
  2c:	1349                	addi	t1,t1,-14
  2e:	1301                	addi	t1,t1,-32
  30:	0000                	unimp
  32:	2105                	jal	452 <_edata+0x292>
  34:	4900                	lw	s0,16(a0)
  36:	000b2f13          	slti	t5,s6,0
  3a:	0600                	addi	s0,sp,768
  3c:	0034                	addi	a3,sp,8
  3e:	0b3a0e03          	lb	t3,179(s4)
  42:	0b390b3b          	0xb390b3b
  46:	1349                	addi	t1,t1,-14
  48:	1802193f 2e070000 	0x2e0700001802193f
  50:	3f01                	jal	ffffff60 <_stack_start+0xfffeff60>
  52:	0319                	addi	t1,t1,6
  54:	3a0e                	fld	fs4,224(sp)
  56:	390b3b0b          	0x390b3b0b
  5a:	1113490b          	0x1113490b
  5e:	1201                	addi	tp,tp,-32
  60:	4006                	0x4006
  62:	9718                	0x9718
  64:	1942                	slli	s2,s2,0x30
  66:	1301                	addi	t1,t1,-32
  68:	0000                	unimp
  6a:	1d08                	addi	a0,sp,688
  6c:	3101                	jal	fffffc6c <_stack_start+0xfffefc6c>
  6e:	12011113          	0x12011113
  72:	5806                	lw	a6,96(sp)
  74:	570b590b          	0x570b590b
  78:	0900000b          	0x900000b
  jal x0, default_exc_handler
  7c:	0005                	c.nop	1
  7e:	1331                	addi	t1,t1,-20
  jal x0, reset_handler
  80:	1702                	slli	a4,a4,0x20
  82:	0000                	unimp
  jal x0, default_exc_handler
  84:	2e0a                	fld	ft8,128(sp)
  86:	3f01                	jal	ffffff96 <_stack_start+0xfffeff96>
  jal x0, default_exc_handler
  88:	0319                	addi	t1,t1,6
  8a:	3a0e                	fld	fs4,224(sp)
  asm volatile(
  8c:	390b3b0b          	0x390b3b0b
}
  90:	2019270b          	0x2019270b
  jal x0, default_exc_handler
  94:	0013010b          	0x13010b
  mv  x1, x0
  98:	0b00                	addi	s0,sp,400
  mv  x2, x1
  9a:	0005                	c.nop	1
  mv  x3, x1
  9c:	0b3a0803          	lb	a6,179(s4)
  mv  x5, x1
  a0:	0b390b3b          	0xb390b3b
  mv  x7, x1
  a4:	1349                	addi	t1,t1,-14
  mv  x8, x1
  a6:	0000                	unimp
  mv  x9, x1
  a8:	0f0c                	addi	a1,sp,912
  mv x10, x1
  aa:	0b00                	addi	s0,sp,400
  mv x11, x1
  ac:	0013490b          	0x13490b
  mv x13, x1
  b0:	0d00                	addi	s0,sp,656
  mv x14, x1
  b2:	012e                	slli	sp,sp,0xb
  mv x15, x1
  b4:	1331                	addi	t1,t1,-20
  mv x16, x1
  b6:	0111                	addi	sp,sp,4
  mv x17, x1
  b8:	0612                	slli	a2,a2,0x4
  mv x18, x1
  ba:	1840                	addi	s0,sp,52
  mv x19, x1
  bc:	00194297          	auipc	t0,0x194
  mv x21, x1
  c0:	0e00                	addi	s0,sp,784
  mv x22, x1
  c2:	0005                	c.nop	1
  mv x23, x1
  c4:	1331                	addi	t1,t1,-20
  mv x24, x1
  c6:	1802                	slli	a6,a6,0x20
  mv x25, x1
  c8:	0000                	unimp
  mv x26, x1
  ca:	0100                	addi	s0,sp,128
  mv x27, x1
  cc:	0011                	c.nop	4
  mv x28, x1
  ce:	0610                	addi	a2,sp,768
  mv x29, x1
  d0:	0655                	addi	a2,a2,21
  mv x30, x1
  d2:	0e1b0e03          	lb	t3,225(s6)
  la   x2, _stack_start
  d6:	0e25                	addi	t3,t3,9
  d8:	00000513          	li	a0,0
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
  .endr
   0:	0100                	addi	s0,sp,128
   2:	0000                	unimp
   4:	010c                	addi	a1,sp,128
   6:	0000                	unimp
   8:	0006                	c.slli	zero,0x1
   a:	00017003          	0x17003
   e:	9f00                	0x9f00
	...
  18:	0100                	addi	s0,sp,128
  1a:	0000                	unimp
  1c:	010c                	addi	a1,sp,128
  1e:	0000                	unimp
  20:	0006                	c.slli	zero,0x1
  22:	00012003          	lw	zero,0(sp) # 1001100c <_stack_start+0x1000100c>
  26:	9f00                	0x9f00
	...
  30:	008c                	addi	a1,sp,64
  32:	0000                	unimp
  34:	0090                	addi	a2,sp,64
  36:	0000                	unimp
  38:	0001                	nop
  3a:	005a                	c.slli	zero,0x16
  3c:	0000                	unimp
  3e:	0000                	unimp
  40:	0000                	unimp
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0024                	addi	s1,sp,8
   2:	0000                	unimp
   4:	0002                	c.slli64	zero
   6:	0000                	unimp
   8:	0000                	unimp
   a:	0004                	0x4
   c:	0000                	unimp
   e:	0000                	unimp
  10:	008c                	addi	a1,sp,64
  12:	0000                	unimp
  14:	0006                	c.slli	zero,0x1
  16:	0000                	unimp
  18:	0100                	addi	s0,sp,128
  1a:	0000                	unimp
  1c:	0010                	0x10
	...
  26:	0000                	unimp
  28:	0024                	addi	s1,sp,8
  2a:	0000                	unimp
  2c:	0002                	c.slli64	zero
  2e:	0128                	addi	a0,sp,136
  30:	0000                	unimp
  32:	0004                	0x4
  34:	0000                	unimp
  36:	0000                	unimp
  38:	0092                	slli	ra,ra,0x4
  3a:	0000                	unimp
  3c:	006e                	c.slli	zero,0x1b
  3e:	0000                	unimp
  40:	0000                	unimp
  42:	0000                	unimp
  44:	008c                	addi	a1,sp,64
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	008c                	addi	a1,sp,64
   2:	0000                	unimp
   4:	0092                	slli	ra,ra,0x4
   6:	0000                	unimp
   8:	0100                	addi	s0,sp,128
   a:	0000                	unimp
   c:	0110                	addi	a2,sp,128
	...
  16:	0000                	unimp
  18:	ffff                	0xffff
  1a:	ffff                	0xffff
  1c:	0000                	unimp
  1e:	0000                	unimp
  20:	0092                	slli	ra,ra,0x4
  22:	0000                	unimp
  24:	0100                	addi	s0,sp,128
  26:	0000                	unimp
  28:	0000                	unimp
  2a:	0000                	unimp
  2c:	008c                	addi	a1,sp,64
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0082                	c.slli64	ra
   2:	0000                	unimp
   4:	001e0003          	lb	zero,1(t3) # 1a001 <_stack_start+0xa001>
   8:	0000                	unimp
   a:	0101                	addi	sp,sp,0
   c:	000d0efb          	0xd0efb
  10:	0101                	addi	sp,sp,0
  12:	0101                	addi	sp,sp,0
  14:	0000                	unimp
  16:	0100                	addi	s0,sp,128
  18:	0000                	unimp
  1a:	0001                	nop
  1c:	7261                	lui	tp,0xffff8
  1e:	6172                	flw	ft2,28(sp)
  20:	2e79                	jal	3be <_edata+0x1fe>
  22:	00000063          	beqz	zero,22 <__DYNAMIC+0x22>
  26:	0000                	unimp
  28:	3105                	jal	fffffc48 <_stack_start+0xfffefc48>
  2a:	0500                	addi	s0,sp,640
  2c:	8c02                	jr	s8
  2e:	0000                	unimp
  30:	1a00                	addi	s0,sp,304
  32:	0305                	addi	t1,t1,1
  34:	00090603          	lb	a2,0(s2)
  38:	0100                	addi	s0,sp,128
  3a:	0105                	addi	sp,sp,1
  3c:	04090903          	lb	s2,64(s2)
  40:	0100                	addi	s0,sp,128
  42:	0306                	slli	t1,t1,0x1
  44:	0901                	addi	s2,s2,0
  46:	0000                	unimp
  48:	0901                	addi	s2,s2,0
  4a:	0002                	c.slli64	zero
  4c:	0100                	addi	s0,sp,128
  4e:	0501                	addi	a0,a0,0
  50:	000c                	0xc
  52:	0205                	addi	tp,tp,1
  54:	0100                	addi	s0,sp,128
  56:	0000                	unimp
  58:	05011c03          	lh	s8,80(sp)
  5c:	0301                	addi	t1,t1,0
  5e:	0000090f          	0x90f
  62:	0501                	addi	a0,a0,0
  64:	09630303          	lb	t1,150(t1)
  68:	0000                	unimp
  6a:	0501                	addi	a0,a0,0
  6c:	0301                	addi	t1,t1,0
  6e:	0909                	addi	s2,s2,2
  70:	000c                	0xc
  72:	0301                	addi	t1,t1,0
  74:	0916                	slli	s2,s2,0x5
  76:	0000                	unimp
  78:	0601                	addi	a2,a2,0
  7a:	00090103          	lb	sp,0(s2)
  jal x0, default_exc_handler
  7e:	0100                	addi	s0,sp,128
  jal x0, reset_handler
  80:	0409                	addi	s0,s0,2
  82:	0000                	unimp
  jal x0, default_exc_handler
  84:	0101                	addi	sp,sp,0
  86:	0150                	addi	a2,sp,132
  jal x0, default_exc_handler
  88:	0000                	unimp
  8a:	001d0003          	lb	zero,1(s10)
  asm volatile(
  8e:	0000                	unimp
}
  90:	0101                	addi	sp,sp,0
  jal x0, default_exc_handler
  92:	000d0efb          	0xd0efb
  mv  x1, x0
  96:	0101                	addi	sp,sp,0
  98:	0101                	addi	sp,sp,0
  mv  x2, x1
  9a:	0000                	unimp
  mv  x3, x1
  9c:	0100                	addi	s0,sp,128
  mv  x4, x1
  9e:	0000                	unimp
  mv  x5, x1
  a0:	0001                	nop
  mv  x6, x1
  a2:	30747263          	bgeu	s0,t2,3a6 <_edata+0x1e6>
  mv  x8, x1
  a6:	532e                	lw	t1,232(sp)
  mv  x9, x1
  a8:	0000                	unimp
  mv x10, x1
  aa:	0000                	unimp
  mv x11, x1
  ac:	0000                	unimp
  mv x12, x1
  ae:	0205                	addi	tp,tp,1
  mv x13, x1
  b0:	0092                	slli	ra,ra,0x4
  mv x14, x1
  b2:	0000                	unimp
  mv x15, x1
  b4:	0315                	addi	t1,t1,5
  mv x16, x1
  b6:	0904                	addi	s1,sp,144
  mv x17, x1
  b8:	0004                	0x4
  mv x18, x1
  ba:	0301                	addi	t1,t1,0
  mv x19, x1
  bc:	0901                	addi	s2,s2,0
  mv x20, x1
  be:	0004                	0x4
  mv x21, x1
  c0:	0301                	addi	t1,t1,0
  mv x22, x1
  c2:	0901                	addi	s2,s2,0
  mv x23, x1
  c4:	0002                	c.slli64	zero
  mv x24, x1
  c6:	0301                	addi	t1,t1,0
  mv x25, x1
  c8:	0901                	addi	s2,s2,0
  mv x26, x1
  ca:	0002                	c.slli64	zero
  mv x27, x1
  cc:	0301                	addi	t1,t1,0
  mv x28, x1
  ce:	0901                	addi	s2,s2,0
  mv x29, x1
  d0:	0002                	c.slli64	zero
  mv x30, x1
  d2:	0301                	addi	t1,t1,0
  mv x31, x1
  d4:	0901                	addi	s2,s2,0
  la   x2, _stack_start
  d6:	0002                	c.slli64	zero
  d8:	0301                	addi	t1,t1,0
  da:	0901                	addi	s2,s2,0
  dc:	0002                	c.slli64	zero
  la x26, _bss_start
  de:	0301                	addi	t1,t1,0
  e0:	0901                	addi	s2,s2,0
  la x27, _bss_end
  e2:	0002                	c.slli64	zero
  e4:	0301                	addi	t1,t1,0
  bge x26, x27, zero_loop_end
  e6:	0901                	addi	s2,s2,0
  e8:	0002                	c.slli64	zero
  sw x0, 0(x26)
  ea:	0301                	addi	t1,t1,0
  ec:	0901                	addi	s2,s2,0
  addi x26, x26, 4
  ee:	0002                	c.slli64	zero
  ble x26, x27, zero_loop
  f0:	0301                	addi	t1,t1,0
  f2:	0901                	addi	s2,s2,0
  addi x10, x0, 0
  f4:	0002                	c.slli64	zero
  f6:	0301                	addi	t1,t1,0
  addi x11, x0, 0
  f8:	0901                	addi	s2,s2,0
  fa:	0002                	c.slli64	zero
  jal x1, main
  fc:	0301                	addi	t1,t1,0
  fe:	0901                	addi	s2,s2,0
  asm volatile(
 100:	0002                	c.slli64	zero
 102:	0301                	addi	t1,t1,0
 104:	0901                	addi	s2,s2,0
 106:	0002                	c.slli64	zero
 108:	0301                	addi	t1,t1,0
 10a:	0901                	addi	s2,s2,0
}
 10c:	0002                	c.slli64	zero
 10e:	0301                	addi	t1,t1,0
 110:	0901                	addi	s2,s2,0
 112:	0002                	c.slli64	zero
 114:	0301                	addi	t1,t1,0
 116:	0901                	addi	s2,s2,0
 118:	0002                	c.slli64	zero
 11a:	0301                	addi	t1,t1,0
 11c:	0901                	addi	s2,s2,0
 11e:	0002                	c.slli64	zero
 120:	0301                	addi	t1,t1,0
 122:	0901                	addi	s2,s2,0
 124:	0002                	c.slli64	zero
 126:	0301                	addi	t1,t1,0
 128:	0901                	addi	s2,s2,0
 12a:	0002                	c.slli64	zero
 12c:	0301                	addi	t1,t1,0
 12e:	0901                	addi	s2,s2,0
 130:	0002                	c.slli64	zero
 132:	0301                	addi	t1,t1,0
 134:	0901                	addi	s2,s2,0
 136:	0002                	c.slli64	zero
 138:	0301                	addi	t1,t1,0
 13a:	0901                	addi	s2,s2,0
 13c:	0002                	c.slli64	zero
 13e:	0301                	addi	t1,t1,0
 140:	0901                	addi	s2,s2,0
 142:	0002                	c.slli64	zero
 144:	0301                	addi	t1,t1,0
 146:	0901                	addi	s2,s2,0
 148:	0002                	c.slli64	zero
 14a:	0301                	addi	t1,t1,0
 14c:	0901                	addi	s2,s2,0
 14e:	0002                	c.slli64	zero
 150:	0301                	addi	t1,t1,0
 152:	0901                	addi	s2,s2,0
 154:	0002                	c.slli64	zero
 156:	0301                	addi	t1,t1,0
 158:	0901                	addi	s2,s2,0
 15a:	0002                	c.slli64	zero
 15c:	0301                	addi	t1,t1,0
 15e:	0901                	addi	s2,s2,0
 160:	0002                	c.slli64	zero
 162:	0301                	addi	t1,t1,0
 164:	0901                	addi	s2,s2,0
 166:	0002                	c.slli64	zero
 168:	0301                	addi	t1,t1,0
 16a:	0901                	addi	s2,s2,0
 16c:	0002                	c.slli64	zero
 16e:	0301                	addi	t1,t1,0
 170:	00020903          	lb	s2,0(tp) # ffff8000 <_stack_start+0xfffe8000>
 174:	0301                	addi	t1,t1,0
 176:	0906                	slli	s2,s2,0x1
 178:	0008                	0x8
 17a:	0301                	addi	t1,t1,0
 17c:	0901                	addi	s2,s2,0
 17e:	0004                	0x4
 180:	0301                	addi	t1,t1,0
 182:	0902                	c.slli64	s2
 184:	0004                	0x4
 186:	0301                	addi	t1,t1,0
 188:	00040903          	lb	s2,0(s0) # 1000 <_edata+0xe40>
 18c:	0301                	addi	t1,t1,0
 18e:	0901                	addi	s2,s2,0
 190:	0004                	0x4
 192:	0301                	addi	t1,t1,0
 194:	0901                	addi	s2,s2,0
 196:	0002                	c.slli64	zero
 198:	0301                	addi	t1,t1,0
 19a:	0906                	slli	s2,s2,0x1
 19c:	0004                	0x4
 19e:	0301                	addi	t1,t1,0
 1a0:	0901                	addi	s2,s2,0
 1a2:	0004                	0x4
 1a4:	0301                	addi	t1,t1,0
 1a6:	0901                	addi	s2,s2,0
 1a8:	0004                	0x4
 1aa:	0901                	addi	s2,s2,0
 1ac:	0004                	0x4
 1ae:	0100                	addi	s0,sp,128
 1b0:	0001                	nop
 1b2:	0205                	addi	tp,tp,1
 1b4:	0000                	unimp
 1b6:	0000                	unimp
 1b8:	0100cb03          	lbu	s6,16(ra)
 1bc:	7c090103          	lb	sp,1984(s2)
 1c0:	0100                	addi	s0,sp,128
 1c2:	04090403          	lb	s0,64(s2)
 1c6:	0100                	addi	s0,sp,128
 1c8:	04090403          	lb	s0,64(s2)
 1cc:	0100                	addi	s0,sp,128
 1ce:	04090403          	lb	s0,64(s2)
 1d2:	0100                	addi	s0,sp,128
 1d4:	0409                	addi	s0,s0,2
 1d6:	0000                	unimp
 1d8:	0101                	addi	sp,sp,0

Disassembly of section .debug_str:

00000000 <.debug_str>:
  .endr
   0:	74737563          	bgeu	t1,t2,74a <_edata+0x58a>
   4:	61006d6f          	jal	s10,6614 <_stack_len+0x2614>
   8:	7272                	flw	ft4,60(sp)
   a:	7961                	lui	s2,0xffff8
   c:	632e                	flw	ft6,200(sp)
   e:	7500                	flw	fs0,40(a0)
  10:	736e                	flw	ft6,248(sp)
  12:	6769                	lui	a4,0x1a
  14:	656e                	flw	fa0,216(sp)
  16:	2064                	fld	fs1,192(s0)
  18:	72616863          	bltu	sp,t1,748 <_edata+0x588>
  1c:	7300                	flw	fs0,32(a4)
  1e:	6f68                	flw	fa0,92(a4)
  20:	7472                	flw	fs0,60(sp)
  22:	7520                	flw	fs0,104(a0)
  24:	736e                	flw	ft6,248(sp)
  26:	6769                	lui	a4,0x1a
  28:	656e                	flw	fa0,216(sp)
  2a:	2064                	fld	fs1,192(s0)
  2c:	6e69                	lui	t3,0x1a
  2e:	0074                	addi	a3,sp,12
  30:	7261                	lui	tp,0xffff8
  32:	6172                	flw	ft2,28(sp)
  34:	3179                	jal	fffffcc2 <_stack_start+0xfffefcc2>
  36:	6d00                	flw	fs0,24(a0)
  38:	6961                	lui	s2,0x18
  3a:	006e                	c.slli	zero,0x1b
  3c:	6f6c                	flw	fa1,92(a4)
  3e:	676e                	flw	fa4,216(sp)
  40:	6c20                	flw	fs0,88(s0)
  42:	20676e6f          	jal	t3,76248 <_stack_start+0x66248>
  46:	6e75                	lui	t3,0x1d
  48:	6e676973          	csrrsi	s2,0x6e6,14
  4c:	6465                	lui	s0,0x19
  4e:	6920                	flw	fs0,80(a0)
  50:	746e                	flw	fs0,248(sp)
  52:	6c00                	flw	fs0,24(s0)
  54:	20676e6f          	jal	t3,7625a <_stack_start+0x6625a>
  58:	6f6c                	flw	fa1,92(a4)
  5a:	676e                	flw	fa4,216(sp)
  5c:	6920                	flw	fs0,80(a0)
  5e:	746e                	flw	fs0,248(sp)
  60:	6100                	flw	fs0,0(a0)
  62:	7272                	flw	ft4,60(sp)
  64:	7961                	lui	s2,0xffff8
  66:	0032                	c.slli	zero,0xc
  68:	20554e47          	fmsub.s	ft8,fa0,ft5,ft4,rmm
  6c:	20373143          	fmadd.s	ft2,fa4,ft3,ft4,rup
  70:	2e39                	jal	38e <_edata+0x1ce>
  72:	2e32                	fld	ft8,264(sp)
  74:	2030                	fld	fa2,64(s0)
  76:	6d2d                	lui	s10,0xb
  78:	7261                	lui	tp,0xffff8
  7a:	723d6863          	bltu	s10,gp,7aa <_edata+0x5ea>
  jal x0, default_exc_handler
  7e:	3376                	fld	ft6,376(sp)
  jal x0, reset_handler
  80:	6932                	flw	fs2,12(sp)
  82:	636d                	lui	t1,0x1b
  jal x0, default_exc_handler
  84:	2d20                	fld	fs0,88(a0)
  86:	616d                	addi	sp,sp,240
  jal x0, default_exc_handler
  88:	6962                	flw	fs2,24(sp)
  8a:	693d                	lui	s2,0xf
  asm volatile(
  8c:	706c                	flw	fa1,100(s0)
  8e:	2d203233          	0x2d203233
  jal x0, default_exc_handler
  92:	636d                	lui	t1,0x1b
  94:	6f6d                	lui	t5,0x1b
  mv  x1, x0
  96:	6564                	flw	fs1,76(a0)
  98:	3d6c                	fld	fa1,248(a0)
  mv  x2, x1
  9a:	656d                	lui	a0,0x1b
  mv  x3, x1
  9c:	6164                	flw	fs1,68(a0)
  mv  x4, x1
  9e:	796e                	flw	fs2,248(sp)
  mv  x5, x1
  a0:	2d20                	fld	fs0,88(a0)
  mv  x6, x1
  a2:	746d                	lui	s0,0xffffb
  mv  x7, x1
  a4:	6e75                	lui	t3,0x1d
  mv  x8, x1
  a6:	3d65                	jal	ffffff5e <_stack_start+0xfffeff5e>
  mv  x9, x1
  a8:	6f72                	flw	ft10,28(sp)
  mv x10, x1
  aa:	74656b63          	bltu	a0,t1,800 <_edata+0x640>
  mv x12, x1
  ae:	2d20                	fld	fs0,88(a0)
  mv x13, x1
  b0:	4f2d2067          	0x4f2d2067
  mv x15, x1
  b4:	662d2073          	csrs	0x662,s10
  mv x17, x1
  b8:	6976                	flw	fs2,92(sp)
  mv x18, x1
  ba:	69626973          	csrrsi	s2,0x696,4
  mv x20, x1
  be:	696c                	flw	fa1,84(a0)
  mv x21, x1
  c0:	7974                	flw	fa3,116(a0)
  mv x22, x1
  c2:	683d                	lui	a6,0xf
  mv x23, x1
  c4:	6469                	lui	s0,0x1a
  mv x24, x1
  c6:	6564                	flw	fs1,76(a0)
  mv x25, x1
  c8:	006e                	c.slli	zero,0x1b
  mv x26, x1
  ca:	726f6873          	csrrsi	a6,0x726,30
  mv x28, x1
  ce:	2074                	fld	fa3,192(s0)
  mv x29, x1
  d0:	6e69                	lui	t3,0x1a
  mv x30, x1
  d2:	0074                	addi	a3,sp,12
  mv x31, x1
  d4:	6d6f682f          	0x6d6f682f
  la   x2, _stack_start
  d8:	2f65                	jal	890 <_edata+0x6d0>
  da:	6f74                	flw	fa3,92(a4)
  dc:	6170                	flw	fa2,68(a0)
  la x26, _bss_start
  de:	636c                	flw	fa1,68(a4)
  e0:	7365442f          	0x7365442f
  la x27, _bss_end
  e4:	706f746b          	0x706f746b
  bge x26, x27, zero_loop_end
  e8:	6562692f          	0x6562692f
  sw x0, 0(x26)
  ec:	2d78                	fld	fa4,216(a0)
  addi x26, x26, 4
  ee:	616d                	addi	sp,sp,240
  ble x26, x27, zero_loop
  f0:	72657473          	csrrci	s0,0x726,10
  addi x10, x0, 0
  f4:	6178652f          	0x6178652f
  addi x11, x0, 0
  f8:	706d                	c.lui	zero,0xffffb
  fa:	656c                	flw	fa1,76(a0)
  jal x1, main
  fc:	77732f73          	csrrs	t5,0x777,t1
 100:	7375632f          	0x7375632f
 104:	6f74                	flw	fa3,92(a4)
 106:	5f6d                	li	t5,-5
 108:	65727473          	csrrci	s0,0x657,4
}
 10c:	63007373          	csrrci	t1,0x630,0
 110:	7472                	flw	fs0,60(sp)
 112:	2e30                	fld	fa2,88(a2)
 114:	682f0053          	0x682f0053
 118:	2f656d6f          	jal	s10,5640e <_stack_start+0x4640e>
 11c:	6f74                	flw	fa3,92(a4)
 11e:	6170                	flw	fa2,68(a0)
 120:	636c                	flw	fa1,68(a4)
 122:	7365442f          	0x7365442f
 126:	706f746b          	0x706f746b
 12a:	6562692f          	0x6562692f
 12e:	2d78                	fld	fa4,216(a0)
 130:	616d                	addi	sp,sp,240
 132:	72657473          	csrrci	s0,0x726,10
 136:	6178652f          	0x6178652f
 13a:	706d                	c.lui	zero,0xffffb
 13c:	656c                	flw	fa1,76(a0)
 13e:	77732f73          	csrrs	t5,0x777,t1
 142:	7272612f          	0x7272612f
 146:	7961                	lui	s2,0xffff8
 148:	656c                	flw	fa1,76(a0)
 14a:	5f72                	lw	t5,60(sp)
 14c:	6576                	flw	fa0,92(sp)
 14e:	6d5f 6d65 726f      	0x726f6d656d5f
 154:	0079                	c.nop	30
 156:	20554e47          	fmsub.s	ft8,fa0,ft5,ft4,rmm
 15a:	5341                	li	t1,-16
 15c:	3220                	fld	fs0,96(a2)
 15e:	332e                	fld	ft6,232(sp)
 160:	0032                	c.slli	zero,0xc

Disassembly of section .comment:

00000000 <.comment>:
  .endr
   0:	3a434347          	fmsub.d	ft6,ft6,ft4,ft7,rmm
   4:	2820                	fld	fs0,80(s0)
   6:	29554e47          	fmsub.s	ft8,fa0,fs5,ft5,rmm
   a:	3920                	fld	fs0,112(a0)
   c:	322e                	fld	ft4,232(sp)
   e:	302e                	fld	ft0,232(sp)
	...

Disassembly of section .riscv.attributes:

00000000 <.riscv.attributes>:
   0:	2541                	jal	680 <_edata+0x4c0>
   2:	0000                	unimp
   4:	7200                	flw	fs0,32(a2)
   6:	7369                	lui	t1,0xffffa
   8:	01007663          	bgeu	zero,a6,14 <__DYNAMIC+0x14>
   c:	0000001b          	0x1b
  10:	1004                	addi	s1,sp,32
  12:	7205                	lui	tp,0xfffe1
  14:	3376                	fld	ft6,376(sp)
  16:	6932                	flw	fs2,12(sp)
  18:	7032                	flw	ft0,44(sp)
  1a:	5f30                	lw	a2,120(a4)
  1c:	326d                	jal	fffff9c6 <_stack_start+0xfffef9c6>
  1e:	3070                	fld	fa2,224(s0)
  20:	635f 7032 0030      	0x307032635f

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	000c                	0xc
   2:	0000                	unimp
   4:	ffff                	0xffff
   6:	ffff                	0xffff
   8:	0001                	nop
   a:	7c01                	lui	s8,0xfffe0
   c:	0d01                	addi	s10,s10,0
   e:	0002                	c.slli64	zero
  10:	000c                	0xc
  12:	0000                	unimp
  14:	0000                	unimp
  16:	0000                	unimp
  18:	008c                	addi	a1,sp,64
  1a:	0000                	unimp
  1c:	0006                	c.slli	zero,0x1
  1e:	0000                	unimp
  20:	000c                	0xc
  22:	0000                	unimp
  24:	0000                	unimp
  26:	0000                	unimp
  28:	0100                	addi	s0,sp,128
  2a:	0000                	unimp
  2c:	0010                	0x10
	...
