Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,497
design__instance__area,6693.32
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0004406416555866599
power__switching__total,0.00024104732437990606
power__leakage__total,0.0000014351684285429656
power__total,0.0006831241771578789
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25757144368632245
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25974886865495034
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12065762619433633
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.155230832581806
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.120658
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2682212305956602
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2724058000716982
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6492862542506277
timing__setup__ws__corner:nom_slow_1p08V_125C,10.316888968479546
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.649286
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26161901163724705
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26460701045907836
timing__hold__ws__corner:nom_typ_1p20V_25C,0.31176201391797825
timing__setup__ws__corner:nom_typ_1p20V_25C,10.840813886758802
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.311762
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25757144368632245
clock__skew__worst_setup,0.25974886865495034
timing__hold__ws,0.12065762619433633
timing__setup__ws,10.316888968479546
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.120658
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,497
design__instance__area__stdcell,6693.32
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.231271
design__instance__utilization__stdcell,0.231271
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,8
design__instance__area__class:buffer,58.0608
design__instance__count__class:inverter,10
design__instance__area__class:inverter,56.2464
design__instance__count__class:sequential_cell,35
design__instance__area__class:sequential_cell,1651.1
design__instance__count__class:multi_input_combinational_cell,347
design__instance__area__class:multi_input_combinational_cell,3766.69
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,83
design__instance__area__class:timing_repair_buffer,1052.35
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,10933.6
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__class:clock_inverter,5
design__instance__area__class:clock_inverter,27.216
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,37
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,546
route__net__special,2
route__drc_errors__iter:0,395
route__wirelength__iter:0,12556
route__drc_errors__iter:1,202
route__wirelength__iter:1,12468
route__drc_errors__iter:2,226
route__wirelength__iter:2,12399
route__drc_errors__iter:3,67
route__wirelength__iter:3,12297
route__drc_errors__iter:4,8
route__wirelength__iter:4,12308
route__drc_errors__iter:5,0
route__wirelength__iter:5,12306
route__drc_errors,0
route__wirelength,12306
route__vias,3417
route__vias__singlecut,3417
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,213.315
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,39
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,39
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,39
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,39
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000285133
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000271926
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000717819
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000271926
design_powergrid__voltage__worst,0.0000271926
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000285133
design_powergrid__drop__worst__net:VPWR,0.0000285133
design_powergrid__voltage__worst__net:VGND,0.0000271926
design_powergrid__drop__worst__net:VGND,0.0000271926
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000802999999999999935075371826354029280992108397185802459716796875
ir__drop__worst,0.000028500000000000001569057384021022016895585693418979644775390625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
