# Logic design project 2020

The project consists in a simple harware component descripted in VHDL language. A full documentation can be consulted: [_doc_] https://github.com/romano-francesco/logic-design-project-2020/blob/master/documentation.pdf
