{
  "module_name": "imx6qdl-clock.h",
  "hash_id": "2e5ab33107866b62dd966e72f07995f94f0ff528a83d340de62d8ba422c32345",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/imx6qdl-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_IMX6QDL_H\n#define __DT_BINDINGS_CLOCK_IMX6QDL_H\n\n#define IMX6QDL_CLK_DUMMY\t\t\t0\n#define IMX6QDL_CLK_CKIL\t\t\t1\n#define IMX6QDL_CLK_CKIH\t\t\t2\n#define IMX6QDL_CLK_OSC\t\t\t\t3\n#define IMX6QDL_CLK_PLL2_PFD0_352M\t\t4\n#define IMX6QDL_CLK_PLL2_PFD1_594M\t\t5\n#define IMX6QDL_CLK_PLL2_PFD2_396M\t\t6\n#define IMX6QDL_CLK_PLL3_PFD0_720M\t\t7\n#define IMX6QDL_CLK_PLL3_PFD1_540M\t\t8\n#define IMX6QDL_CLK_PLL3_PFD2_508M\t\t9\n#define IMX6QDL_CLK_PLL3_PFD3_454M\t\t10\n#define IMX6QDL_CLK_PLL2_198M\t\t\t11\n#define IMX6QDL_CLK_PLL3_120M\t\t\t12\n#define IMX6QDL_CLK_PLL3_80M\t\t\t13\n#define IMX6QDL_CLK_PLL3_60M\t\t\t14\n#define IMX6QDL_CLK_TWD\t\t\t\t15\n#define IMX6QDL_CLK_STEP\t\t\t16\n#define IMX6QDL_CLK_PLL1_SW\t\t\t17\n#define IMX6QDL_CLK_PERIPH_PRE\t\t\t18\n#define IMX6QDL_CLK_PERIPH2_PRE\t\t\t19\n#define IMX6QDL_CLK_PERIPH_CLK2_SEL\t\t20\n#define IMX6QDL_CLK_PERIPH2_CLK2_SEL\t\t21\n#define IMX6QDL_CLK_AXI_SEL\t\t\t22\n#define IMX6QDL_CLK_ESAI_SEL\t\t\t23\n#define IMX6QDL_CLK_ASRC_SEL\t\t\t24\n#define IMX6QDL_CLK_SPDIF_SEL\t\t\t25\n#define IMX6QDL_CLK_GPU2D_AXI\t\t\t26\n#define IMX6QDL_CLK_GPU3D_AXI\t\t\t27\n#define IMX6QDL_CLK_GPU2D_CORE_SEL\t\t28\n#define IMX6QDL_CLK_GPU3D_CORE_SEL\t\t29\n#define IMX6QDL_CLK_GPU3D_SHADER_SEL\t\t30\n#define IMX6QDL_CLK_IPU1_SEL\t\t\t31\n#define IMX6QDL_CLK_IPU2_SEL\t\t\t32\n#define IMX6QDL_CLK_LDB_DI0_SEL\t\t\t33\n#define IMX6QDL_CLK_LDB_DI1_SEL\t\t\t34\n#define IMX6QDL_CLK_IPU1_DI0_PRE_SEL\t\t35\n#define IMX6QDL_CLK_IPU1_DI1_PRE_SEL\t\t36\n#define IMX6QDL_CLK_IPU2_DI0_PRE_SEL\t\t37\n#define IMX6QDL_CLK_IPU2_DI1_PRE_SEL\t\t38\n#define IMX6QDL_CLK_IPU1_DI0_SEL\t\t39\n#define IMX6QDL_CLK_IPU1_DI1_SEL\t\t40\n#define IMX6QDL_CLK_IPU2_DI0_SEL\t\t41\n#define IMX6QDL_CLK_IPU2_DI1_SEL\t\t42\n#define IMX6QDL_CLK_HSI_TX_SEL\t\t\t43\n#define IMX6QDL_CLK_PCIE_AXI_SEL\t\t44\n#define IMX6QDL_CLK_SSI1_SEL\t\t\t45\n#define IMX6QDL_CLK_SSI2_SEL\t\t\t46\n#define IMX6QDL_CLK_SSI3_SEL\t\t\t47\n#define IMX6QDL_CLK_USDHC1_SEL\t\t\t48\n#define IMX6QDL_CLK_USDHC2_SEL\t\t\t49\n#define IMX6QDL_CLK_USDHC3_SEL\t\t\t50\n#define IMX6QDL_CLK_USDHC4_SEL\t\t\t51\n#define IMX6QDL_CLK_ENFC_SEL\t\t\t52\n#define IMX6QDL_CLK_EIM_SEL\t\t\t53\n#define IMX6QDL_CLK_EIM_SLOW_SEL\t\t54\n#define IMX6QDL_CLK_VDO_AXI_SEL\t\t\t55\n#define IMX6QDL_CLK_VPU_AXI_SEL\t\t\t56\n#define IMX6QDL_CLK_CKO1_SEL\t\t\t57\n#define IMX6QDL_CLK_PERIPH\t\t\t58\n#define IMX6QDL_CLK_PERIPH2\t\t\t59\n#define IMX6QDL_CLK_PERIPH_CLK2\t\t\t60\n#define IMX6QDL_CLK_PERIPH2_CLK2\t\t61\n#define IMX6QDL_CLK_IPG\t\t\t\t62\n#define IMX6QDL_CLK_IPG_PER\t\t\t63\n#define IMX6QDL_CLK_ESAI_PRED\t\t\t64\n#define IMX6QDL_CLK_ESAI_PODF\t\t\t65\n#define IMX6QDL_CLK_ASRC_PRED\t\t\t66\n#define IMX6QDL_CLK_ASRC_PODF\t\t\t67\n#define IMX6QDL_CLK_SPDIF_PRED\t\t\t68\n#define IMX6QDL_CLK_SPDIF_PODF\t\t\t69\n#define IMX6QDL_CLK_CAN_ROOT\t\t\t70\n#define IMX6QDL_CLK_ECSPI_ROOT\t\t\t71\n#define IMX6QDL_CLK_GPU2D_CORE_PODF\t\t72\n#define IMX6QDL_CLK_GPU3D_CORE_PODF\t\t73\n#define IMX6QDL_CLK_GPU3D_SHADER\t\t74\n#define IMX6QDL_CLK_IPU1_PODF\t\t\t75\n#define IMX6QDL_CLK_IPU2_PODF\t\t\t76\n#define IMX6QDL_CLK_LDB_DI0_PODF\t\t77\n#define IMX6QDL_CLK_LDB_DI1_PODF\t\t78\n#define IMX6QDL_CLK_IPU1_DI0_PRE\t\t79\n#define IMX6QDL_CLK_IPU1_DI1_PRE\t\t80\n#define IMX6QDL_CLK_IPU2_DI0_PRE\t\t81\n#define IMX6QDL_CLK_IPU2_DI1_PRE\t\t82\n#define IMX6QDL_CLK_HSI_TX_PODF\t\t\t83\n#define IMX6QDL_CLK_SSI1_PRED\t\t\t84\n#define IMX6QDL_CLK_SSI1_PODF\t\t\t85\n#define IMX6QDL_CLK_SSI2_PRED\t\t\t86\n#define IMX6QDL_CLK_SSI2_PODF\t\t\t87\n#define IMX6QDL_CLK_SSI3_PRED\t\t\t88\n#define IMX6QDL_CLK_SSI3_PODF\t\t\t89\n#define IMX6QDL_CLK_UART_SERIAL_PODF\t\t90\n#define IMX6QDL_CLK_USDHC1_PODF\t\t\t91\n#define IMX6QDL_CLK_USDHC2_PODF\t\t\t92\n#define IMX6QDL_CLK_USDHC3_PODF\t\t\t93\n#define IMX6QDL_CLK_USDHC4_PODF\t\t\t94\n#define IMX6QDL_CLK_ENFC_PRED\t\t\t95\n#define IMX6QDL_CLK_ENFC_PODF\t\t\t96\n#define IMX6QDL_CLK_EIM_PODF\t\t\t97\n#define IMX6QDL_CLK_EIM_SLOW_PODF\t\t98\n#define IMX6QDL_CLK_VPU_AXI_PODF\t\t99\n#define IMX6QDL_CLK_CKO1_PODF\t\t\t100\n#define IMX6QDL_CLK_AXI\t\t\t\t101\n#define IMX6QDL_CLK_MMDC_CH0_AXI_PODF\t\t102\n#define IMX6QDL_CLK_MMDC_CH1_AXI_PODF\t\t103\n#define IMX6QDL_CLK_ARM\t\t\t\t104\n#define IMX6QDL_CLK_AHB\t\t\t\t105\n#define IMX6QDL_CLK_APBH_DMA\t\t\t106\n#define IMX6QDL_CLK_ASRC\t\t\t107\n#define IMX6QDL_CLK_CAN1_IPG\t\t\t108\n#define IMX6QDL_CLK_CAN1_SERIAL\t\t\t109\n#define IMX6QDL_CLK_CAN2_IPG\t\t\t110\n#define IMX6QDL_CLK_CAN2_SERIAL\t\t\t111\n#define IMX6QDL_CLK_ECSPI1\t\t\t112\n#define IMX6QDL_CLK_ECSPI2\t\t\t113\n#define IMX6QDL_CLK_ECSPI3\t\t\t114\n#define IMX6QDL_CLK_ECSPI4\t\t\t115\n#define IMX6Q_CLK_ECSPI5\t\t\t116\n#define IMX6DL_CLK_I2C4\t\t\t\t116\n#define IMX6QDL_CLK_ENET\t\t\t117\n#define IMX6QDL_CLK_ESAI_EXTAL\t\t\t118\n#define IMX6QDL_CLK_GPT_IPG\t\t\t119\n#define IMX6QDL_CLK_GPT_IPG_PER\t\t\t120\n#define IMX6QDL_CLK_GPU2D_CORE\t\t\t121\n#define IMX6QDL_CLK_GPU3D_CORE\t\t\t122\n#define IMX6QDL_CLK_HDMI_IAHB\t\t\t123\n#define IMX6QDL_CLK_HDMI_ISFR\t\t\t124\n#define IMX6QDL_CLK_I2C1\t\t\t125\n#define IMX6QDL_CLK_I2C2\t\t\t126\n#define IMX6QDL_CLK_I2C3\t\t\t127\n#define IMX6QDL_CLK_IIM\t\t\t\t128\n#define IMX6QDL_CLK_ENFC\t\t\t129\n#define IMX6QDL_CLK_IPU1\t\t\t130\n#define IMX6QDL_CLK_IPU1_DI0\t\t\t131\n#define IMX6QDL_CLK_IPU1_DI1\t\t\t132\n#define IMX6QDL_CLK_IPU2\t\t\t133\n#define IMX6QDL_CLK_IPU2_DI0\t\t\t134\n#define IMX6QDL_CLK_LDB_DI0\t\t\t135\n#define IMX6QDL_CLK_LDB_DI1\t\t\t136\n#define IMX6QDL_CLK_IPU2_DI1\t\t\t137\n#define IMX6QDL_CLK_HSI_TX\t\t\t138\n#define IMX6QDL_CLK_MLB\t\t\t\t139\n#define IMX6QDL_CLK_MMDC_CH0_AXI\t\t140\n#define IMX6QDL_CLK_MMDC_CH1_AXI\t\t141\n#define IMX6QDL_CLK_OCRAM\t\t\t142\n#define IMX6QDL_CLK_OPENVG_AXI\t\t\t143\n#define IMX6QDL_CLK_PCIE_AXI\t\t\t144\n#define IMX6QDL_CLK_PWM1\t\t\t145\n#define IMX6QDL_CLK_PWM2\t\t\t146\n#define IMX6QDL_CLK_PWM3\t\t\t147\n#define IMX6QDL_CLK_PWM4\t\t\t148\n#define IMX6QDL_CLK_PER1_BCH\t\t\t149\n#define IMX6QDL_CLK_GPMI_BCH_APB\t\t150\n#define IMX6QDL_CLK_GPMI_BCH\t\t\t151\n#define IMX6QDL_CLK_GPMI_IO\t\t\t152\n#define IMX6QDL_CLK_GPMI_APB\t\t\t153\n#define IMX6QDL_CLK_SATA\t\t\t154\n#define IMX6QDL_CLK_SDMA\t\t\t155\n#define IMX6QDL_CLK_SPBA\t\t\t156\n#define IMX6QDL_CLK_SSI1\t\t\t157\n#define IMX6QDL_CLK_SSI2\t\t\t158\n#define IMX6QDL_CLK_SSI3\t\t\t159\n#define IMX6QDL_CLK_UART_IPG\t\t\t160\n#define IMX6QDL_CLK_UART_SERIAL\t\t\t161\n#define IMX6QDL_CLK_USBOH3\t\t\t162\n#define IMX6QDL_CLK_USDHC1\t\t\t163\n#define IMX6QDL_CLK_USDHC2\t\t\t164\n#define IMX6QDL_CLK_USDHC3\t\t\t165\n#define IMX6QDL_CLK_USDHC4\t\t\t166\n#define IMX6QDL_CLK_VDO_AXI\t\t\t167\n#define IMX6QDL_CLK_VPU_AXI\t\t\t168\n#define IMX6QDL_CLK_CKO1\t\t\t169\n#define IMX6QDL_CLK_PLL1_SYS\t\t\t170\n#define IMX6QDL_CLK_PLL2_BUS\t\t\t171\n#define IMX6QDL_CLK_PLL3_USB_OTG\t\t172\n#define IMX6QDL_CLK_PLL4_AUDIO\t\t\t173\n#define IMX6QDL_CLK_PLL5_VIDEO\t\t\t174\n#define IMX6QDL_CLK_PLL8_MLB\t\t\t175\n#define IMX6QDL_CLK_PLL7_USB_HOST\t\t176\n#define IMX6QDL_CLK_PLL6_ENET\t\t\t177\n#define IMX6QDL_CLK_SSI1_IPG\t\t\t178\n#define IMX6QDL_CLK_SSI2_IPG\t\t\t179\n#define IMX6QDL_CLK_SSI3_IPG\t\t\t180\n#define IMX6QDL_CLK_ROM\t\t\t\t181\n#define IMX6QDL_CLK_USBPHY1\t\t\t182\n#define IMX6QDL_CLK_USBPHY2\t\t\t183\n#define IMX6QDL_CLK_LDB_DI0_DIV_3_5\t\t184\n#define IMX6QDL_CLK_LDB_DI1_DIV_3_5\t\t185\n#define IMX6QDL_CLK_SATA_REF\t\t\t186\n#define IMX6QDL_CLK_SATA_REF_100M\t\t187\n#define IMX6QDL_CLK_PCIE_REF\t\t\t188\n#define IMX6QDL_CLK_PCIE_REF_125M\t\t189\n#define IMX6QDL_CLK_ENET_REF\t\t\t190\n#define IMX6QDL_CLK_USBPHY1_GATE\t\t191\n#define IMX6QDL_CLK_USBPHY2_GATE\t\t192\n#define IMX6QDL_CLK_PLL4_POST_DIV\t\t193\n#define IMX6QDL_CLK_PLL5_POST_DIV\t\t194\n#define IMX6QDL_CLK_PLL5_VIDEO_DIV\t\t195\n#define IMX6QDL_CLK_EIM_SLOW\t\t\t196\n#define IMX6QDL_CLK_SPDIF\t\t\t197\n#define IMX6QDL_CLK_CKO2_SEL\t\t\t198\n#define IMX6QDL_CLK_CKO2_PODF\t\t\t199\n#define IMX6QDL_CLK_CKO2\t\t\t200\n#define IMX6QDL_CLK_CKO\t\t\t\t201\n#define IMX6QDL_CLK_VDOA\t\t\t202\n#define IMX6QDL_CLK_PLL4_AUDIO_DIV\t\t203\n#define IMX6QDL_CLK_LVDS1_SEL\t\t\t204\n#define IMX6QDL_CLK_LVDS2_SEL\t\t\t205\n#define IMX6QDL_CLK_LVDS1_GATE\t\t\t206\n#define IMX6QDL_CLK_LVDS2_GATE\t\t\t207\n#define IMX6QDL_CLK_ESAI_IPG\t\t\t208\n#define IMX6QDL_CLK_ESAI_MEM\t\t\t209\n#define IMX6QDL_CLK_ASRC_IPG\t\t\t210\n#define IMX6QDL_CLK_ASRC_MEM\t\t\t211\n#define IMX6QDL_CLK_LVDS1_IN\t\t\t212\n#define IMX6QDL_CLK_LVDS2_IN\t\t\t213\n#define IMX6QDL_CLK_ANACLK1\t\t\t214\n#define IMX6QDL_CLK_ANACLK2\t\t\t215\n#define IMX6QDL_PLL1_BYPASS_SRC\t\t\t216\n#define IMX6QDL_PLL2_BYPASS_SRC\t\t\t217\n#define IMX6QDL_PLL3_BYPASS_SRC\t\t\t218\n#define IMX6QDL_PLL4_BYPASS_SRC\t\t\t219\n#define IMX6QDL_PLL5_BYPASS_SRC\t\t\t220\n#define IMX6QDL_PLL6_BYPASS_SRC\t\t\t221\n#define IMX6QDL_PLL7_BYPASS_SRC\t\t\t222\n#define IMX6QDL_CLK_PLL1\t\t\t223\n#define IMX6QDL_CLK_PLL2\t\t\t224\n#define IMX6QDL_CLK_PLL3\t\t\t225\n#define IMX6QDL_CLK_PLL4\t\t\t226\n#define IMX6QDL_CLK_PLL5\t\t\t227\n#define IMX6QDL_CLK_PLL6\t\t\t228\n#define IMX6QDL_CLK_PLL7\t\t\t229\n#define IMX6QDL_PLL1_BYPASS\t\t\t230\n#define IMX6QDL_PLL2_BYPASS\t\t\t231\n#define IMX6QDL_PLL3_BYPASS\t\t\t232\n#define IMX6QDL_PLL4_BYPASS\t\t\t233\n#define IMX6QDL_PLL5_BYPASS\t\t\t234\n#define IMX6QDL_PLL6_BYPASS\t\t\t235\n#define IMX6QDL_PLL7_BYPASS\t\t\t236\n#define IMX6QDL_CLK_GPT_3M\t\t\t237\n#define IMX6QDL_CLK_VIDEO_27M\t\t\t238\n#define IMX6QDL_CLK_MIPI_CORE_CFG\t\t239\n#define IMX6QDL_CLK_MIPI_IPG\t\t\t240\n#define IMX6QDL_CLK_CAAM_MEM\t\t\t241\n#define IMX6QDL_CLK_CAAM_ACLK\t\t\t242\n#define IMX6QDL_CLK_CAAM_IPG\t\t\t243\n#define IMX6QDL_CLK_SPDIF_GCLK\t\t\t244\n#define IMX6QDL_CLK_UART_SEL\t\t\t245\n#define IMX6QDL_CLK_IPG_PER_SEL\t\t\t246\n#define IMX6QDL_CLK_ECSPI_SEL\t\t\t247\n#define IMX6QDL_CLK_CAN_SEL\t\t\t248\n#define IMX6QDL_CLK_MMDC_CH1_AXI_CG\t\t249\n#define IMX6QDL_CLK_PRE0\t\t\t250\n#define IMX6QDL_CLK_PRE1\t\t\t251\n#define IMX6QDL_CLK_PRE2\t\t\t252\n#define IMX6QDL_CLK_PRE3\t\t\t253\n#define IMX6QDL_CLK_PRG0_AXI\t\t\t254\n#define IMX6QDL_CLK_PRG1_AXI\t\t\t255\n#define IMX6QDL_CLK_PRG0_APB\t\t\t256\n#define IMX6QDL_CLK_PRG1_APB\t\t\t257\n#define IMX6QDL_CLK_PRE_AXI\t\t\t258\n#define IMX6QDL_CLK_MLB_SEL\t\t\t259\n#define IMX6QDL_CLK_MLB_PODF\t\t\t260\n#define IMX6QDL_CLK_EPIT1\t\t\t261\n#define IMX6QDL_CLK_EPIT2\t\t\t262\n#define IMX6QDL_CLK_MMDC_P0_IPG\t\t\t263\n#define IMX6QDL_CLK_DCIC1\t\t\t264\n#define IMX6QDL_CLK_DCIC2\t\t\t265\n#define IMX6QDL_CLK_ENET_REF_SEL\t\t266\n#define IMX6QDL_CLK_ENET_REF_PAD\t\t267\n#define IMX6QDL_CLK_END\t\t\t\t268\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}