

================================================================
== Vivado HLS Report for 'gmul_hw'
================================================================
* Date:           Tue Apr  9 22:40:14 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.248|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%b_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %b) nounwind"   --->   Operation 2 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%a_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %a) nounwind"   --->   Operation 3 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns) (grouped into LUT with out node rslt_0_6)   --->   "%tmp = trunc i3 %b_read to i1" [AES_HLS_ECE1155/src/aes_hw.cpp:13]   --->   Operation 4 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node rslt_0_6)   --->   "%tmp_5 = select i1 %tmp, i8 %a_read, i8 0" [AES_HLS_ECE1155/src/aes_hw.cpp:13]   --->   Operation 5 'select' 'tmp_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node rslt_0_6)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %a_read, i32 7)" [AES_HLS_ECE1155/src/aes_hw.cpp:15]   --->   Operation 6 'bitselect' 'tmp_1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_2 = shl i8 %a_read, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:16]   --->   Operation 7 'shl' 'tmp_2' <Predicate = (tmp_3)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node rslt_0_6)   --->   "%a_assign = xor i8 %tmp_2, 27" [AES_HLS_ECE1155/src/aes_hw.cpp:16]   --->   Operation 8 'xor' 'a_assign' <Predicate = (tmp_1 & tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node rslt_0_6)   --->   "%p_1 = select i1 %tmp_1, i8 %a_assign, i8 %tmp_2" [AES_HLS_ECE1155/src/aes_hw.cpp:15]   --->   Operation 9 'select' 'p_1' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node rslt_0_6)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %b_read, i32 1)" [AES_HLS_ECE1155/src/aes_hw.cpp:13]   --->   Operation 10 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node rslt_0_6)   --->   "%tmp_5_1 = select i1 %tmp_3, i8 %p_1, i8 0" [AES_HLS_ECE1155/src/aes_hw.cpp:13]   --->   Operation 11 'select' 'tmp_5_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.24ns) (out node of the LUT)   --->   "%rslt_0_6 = xor i8 %tmp_5, %tmp_5_1" [AES_HLS_ECE1155/src/aes_hw.cpp:13]   --->   Operation 12 'xor' 'rslt_0_6' <Predicate = true> <Delay = 1.24> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "ret i8 %rslt_0_6" [AES_HLS_ECE1155/src/aes_hw.cpp:22]   --->   Operation 13 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.25ns
The critical path consists of the following:
	wire read on port 'b' [3]  (0 ns)
	'select' operation ('tmp_5', AES_HLS_ECE1155/src/aes_hw.cpp:13) [6]  (0 ns)
	'xor' operation ('rslt_0_6', AES_HLS_ECE1155/src/aes_hw.cpp:13) [13]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
