
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: \\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_Q202003MSP1
OS: Windows 6.2

Hostname: HYD-LT-I30849

Implementation : synthesis_1

# Written on Tue Dec 29 11:09:05 2020

##### DESIGN INFO #######################################################

Top View:                "IOG_IOD_DDRX4_COMP"
Constraint File(s):      "C:\ALL_OLD_DATA\20211\IOD_2bitERR\designer\IOG_IOD_DDRX4_COMP\synthesis.fdc"




##### SUMMARY ############################################################

Found 118 issues in 117 out of 249 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                               Ending                                                 |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                |     8.000            |     No paths         |     No paths         |     No paths                         
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2            |     8.000            |     No paths         |     No paths         |     No paths                         
PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     |     16.000           |     No paths         |     8.000            |     No paths                         
PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2            PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     |     8.000            |     No paths         |     No paths         |     No paths                         
PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2            PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2            |     8.000            |     No paths         |     No paths         |     No paths                         
=========================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:Algn_Done
p:Algn_Err
p:BIT_ALGN_DONE
p:BIT_ALGN_DONE_0
p:BIT_ALGN_ERR
p:BIT_ALGN_ERR_0
p:BIT_ALGN_EYE_IN[0]
p:BIT_ALGN_EYE_IN[1]
p:BIT_ALGN_EYE_IN[2]
p:BIT_ALGN_OOR
p:BIT_ALGN_OOR_0
p:BIT_ALGN_START
p:BIT_ALGN_START_0
p:BIT_ALGN_START_1
p:CLK_TRAIN_ERROR
p:DEM_BIT_ALGN_TAPDLY[0]
p:DEM_BIT_ALGN_TAPDLY[1]
p:DEM_BIT_ALGN_TAPDLY[2]
p:DEM_BIT_ALGN_TAPDLY[3]
p:DEM_BIT_ALGN_TAPDLY[4]
p:DEM_BIT_ALGN_TAPDLY[5]
p:DEM_BIT_ALGN_TAPDLY[6]
p:DEM_BIT_ALGN_TAPDLY[7]
p:DEM_BIT_ALGN_TAPDLY_0[0]
p:DEM_BIT_ALGN_TAPDLY_0[1]
p:DEM_BIT_ALGN_TAPDLY_0[2]
p:DEM_BIT_ALGN_TAPDLY_0[3]
p:DEM_BIT_ALGN_TAPDLY_0[4]
p:DEM_BIT_ALGN_TAPDLY_0[5]
p:DEM_BIT_ALGN_TAPDLY_0[6]
p:DEM_BIT_ALGN_TAPDLY_0[7]
p:PLL_LOCK
p:PLL_LOCK_0
p:PRBS_ERR
p:PRBS_ERR_0
p:RESTARTN
p:RXD[0]
p:RXD[1]
p:RXD_N[0]
p:RXD_N[1]
p:RX_BIT_ALIGN_LEFT_WIN[0]
p:RX_BIT_ALIGN_LEFT_WIN[1]
p:RX_BIT_ALIGN_LEFT_WIN[2]
p:RX_BIT_ALIGN_LEFT_WIN[3]
p:RX_BIT_ALIGN_LEFT_WIN[4]
p:RX_BIT_ALIGN_LEFT_WIN[5]
p:RX_BIT_ALIGN_LEFT_WIN[6]
p:RX_BIT_ALIGN_LEFT_WIN[7]
p:RX_BIT_ALIGN_LEFT_WIN_0[0]
p:RX_BIT_ALIGN_LEFT_WIN_0[1]
p:RX_BIT_ALIGN_LEFT_WIN_0[2]
p:RX_BIT_ALIGN_LEFT_WIN_0[3]
p:RX_BIT_ALIGN_LEFT_WIN_0[4]
p:RX_BIT_ALIGN_LEFT_WIN_0[5]
p:RX_BIT_ALIGN_LEFT_WIN_0[6]
p:RX_BIT_ALIGN_LEFT_WIN_0[7]
p:RX_BIT_ALIGN_RGHT_WIN[0]
p:RX_BIT_ALIGN_RGHT_WIN[1]
p:RX_BIT_ALIGN_RGHT_WIN[2]
p:RX_BIT_ALIGN_RGHT_WIN[3]
p:RX_BIT_ALIGN_RGHT_WIN[4]
p:RX_BIT_ALIGN_RGHT_WIN[5]
p:RX_BIT_ALIGN_RGHT_WIN[6]
p:RX_BIT_ALIGN_RGHT_WIN[7]
p:RX_BIT_ALIGN_RGHT_WIN_0[0]
p:RX_BIT_ALIGN_RGHT_WIN_0[1]
p:RX_BIT_ALIGN_RGHT_WIN_0[2]
p:RX_BIT_ALIGN_RGHT_WIN_0[3]
p:RX_BIT_ALIGN_RGHT_WIN_0[4]
p:RX_BIT_ALIGN_RGHT_WIN_0[5]
p:RX_BIT_ALIGN_RGHT_WIN_0[6]
p:RX_BIT_ALIGN_RGHT_WIN_0[7]
p:RX_CLK_N
p:SWITCH
p:TXD[0]
p:TXD[1]
p:TXD_N[0]
p:TXD_N[1]
p:TX_CLK
p:TX_CLK_N
p:Y
p:prbs_chk_error_o_1


Inapplicable constraints
************************

set_false_path -from [get_cells { PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.*.genblk1.U_PLL_BCLKSCLKALIGN.hold_state_flag }] -to [get_cells { PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.*.genblk1.U_PLL_BCLKSCLKALIGN.current_state[*] }]
	@E::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":37:0:37:0|Timing constraint (from [get_cells { PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.*.genblk1.U_PLL_BCLKSCLKALIGN.hold_state_flag }] to [get_cells { PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.*.genblk1.U_PLL_BCLKSCLKALIGN.current_state[*] }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design
	@E::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":37:0:37:0|collection "[get_cells { PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.*.genblk1.U_PLL_BCLKSCLKALIGN.hold_state_flag }]" is empty

Applicable constraints with issues
**********************************

set_false_path -to [get_pins { PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":30:0:30:0|Timing constraint (to [get_pins { PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":31:0:31:0|Timing constraint (to [get_pins { PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.LOAD_PHASE_N }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":32:0:32:0|Timing constraint (to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.LOAD_PHASE_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.PHASE_DIRECTION }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":33:0:33:0|Timing constraint (to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.PHASE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.PHASE_OUT0_SEL }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":35:0:35:0|Timing constraint (to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.PHASE_OUT0_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.PHASE_OUT1_SEL }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":36:0:36:0|Timing constraint (to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.PHASE_OUT1_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.PHASE_ROTATE }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":34:0:34:0|Timing constraint (to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.PHASE_ROTATE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":87:0:87:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":89:0:89:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":83:0:83:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":85:0:85:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":95:0:95:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":97:0:97:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":91:0:91:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":93:0:93:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.tap_cnt[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":81:0:81:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.tap_cnt[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_found_lsb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":43:0:43:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_found_lsb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_found_msb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":45:0:45:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_found_msb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_not_found_lsb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":47:0:47:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_not_found_lsb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_not_found_msb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":49:0:49:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_not_found_msb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_found_lsb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":39:0:39:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_found_lsb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_found_msb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":41:0:41:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_found_msb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_not_found_lsb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":51:0:51:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_not_found_lsb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_not_found_msb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":53:0:53:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_not_found_msb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":147:0:147:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":149:0:149:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":143:0:143:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":145:0:145:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":155:0:155:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":157:0:157:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":151:0:151:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":153:0:153:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.tap_cnt[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":141:0:141:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.tap_cnt[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_found_lsb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":103:0:103:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_found_lsb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_found_msb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":105:0:105:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_found_msb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_not_found_lsb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":107:0:107:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_not_found_lsb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_not_found_msb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":109:0:109:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_not_found_msb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_found_lsb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":99:0:99:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_found_lsb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_found_msb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":101:0:101:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_found_msb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_not_found_lsb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":111:0:111:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_not_found_lsb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_not_found_msb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":113:0:113:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_not_found_msb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_CLR_FLGS }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":247:0:247:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_CLR_FLGS }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_LOAD }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":243:0:243:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_LOAD }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_MOVE }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":241:0:241:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_MOVE }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_RESET_LANE }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":245:0:245:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_RESET_LANE }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.calc_done }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":251:0:251:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.calc_done }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clk_align_done }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":255:0:255:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clk_align_done }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_lsb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":191:0:191:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_lsb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_msb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":193:0:193:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_msb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_set }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":221:0:221:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_set }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_val[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":213:0:213:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_val[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_set }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":215:0:215:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_set }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_val[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":207:0:207:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_val[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_set }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":217:0:217:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_set }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":209:0:209:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_set }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":219:0:219:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_set }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_val[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":211:0:211:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_val[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":237:0:237:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_lsb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":195:0:195:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_lsb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_msb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":197:0:197:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_msb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.rx_err }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":253:0:253:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.rx_err }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.rx_trng_done }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":249:0:249:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.rx_trng_done }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tap_cnt[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":235:0:235:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tap_cnt[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tapcnt_final[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":231:0:231:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tapcnt_final[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tapcnt_offset[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":229:0:229:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tapcnt_offset[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.timeout_cnt[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":239:0:239:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.timeout_cnt[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.wait_cnt[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":233:0:233:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.wait_cnt[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":223:0:223:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_lsb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":199:0:199:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_lsb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_msb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":201:0:201:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_msb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_lsb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":203:0:203:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_lsb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_msb[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":205:0:205:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_msb[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tap_cnt[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":227:0:227:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tap_cnt[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":225:0:225:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_found_lsb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":163:0:163:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_found_lsb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_found_msb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":165:0:165:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_found_msb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_not_found_lsb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":167:0:167:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_not_found_lsb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_not_found_msb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":169:0:169:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_not_found_msb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_found_lsb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":159:0:159:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_found_lsb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_found_msb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":161:0:161:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_found_msb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_not_found_lsb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":171:0:171:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_not_found_lsb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_not_found_msb_d }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":173:0:173:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_not_found_msb_d }]) (multi path 1) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_cur_set }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":55:0:55:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_cur_set }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_last_set }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":57:0:57:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_last_set }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_late_diff[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":75:0:75:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_late_diff[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_val[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":63:0:63:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_val[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_cur_set }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":59:0:59:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_cur_set }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_last_set }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":61:0:61:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_last_set }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_val[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":65:0:65:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_val[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_end1[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":69:0:69:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_end1[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_end2[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":73:0:73:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_end2[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_st1[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":67:0:67:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_st1[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_st2[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":71:0:71:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_st2[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":79:0:79:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.noearly_nolate_diff_start[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":77:0:77:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.noearly_nolate_diff_start[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_cur_set }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":115:0:115:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_cur_set }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_last_set }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":117:0:117:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_last_set }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_late_diff[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":135:0:135:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_late_diff[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_val[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":123:0:123:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_val[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_cur_set }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":119:0:119:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_cur_set }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_last_set }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":121:0:121:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_last_set }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_val[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":125:0:125:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_val[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_end1[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":129:0:129:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_end1[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_end2[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":133:0:133:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_end2[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_st1[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":127:0:127:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_st1[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_st2[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":131:0:131:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_st2[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":139:0:139:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.noearly_nolate_diff_start[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":137:0:137:0|Timing constraint (from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.noearly_nolate_diff_start[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_set }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":181:0:181:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_set }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_val[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":189:0:189:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_val[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_set }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":175:0:175:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_set }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_val[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":183:0:183:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_val[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_set }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":177:0:177:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_set }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":185:0:185:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[*] }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_set }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":179:0:179:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_set }]) (multi path 2) was not applied to the design because no matching path had hold check
set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_val[*] }]
	@W::"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":187:0:187:0|Timing constraint (from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_val[*] }]) (multi path 2) was not applied to the design because no matching path had hold check

Constraints with matching wildcard expressions
**********************************************

set_false_path -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.mv_dn_fg }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":16:0:16:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.mv_dn_fg }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.mv_dn_fg
set_false_path -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.mv_up_fg }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":14:0:14:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.mv_up_fg }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.mv_up_fg
set_false_path -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.reset_dly_fg }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":18:0:18:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.reset_dly_fg }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.reset_dly_fg
set_false_path -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.rx_trng_done }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":19:0:19:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.rx_trng_done }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.rx_trng_done
set_false_path -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.timeout_cnt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":20:0:20:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.timeout_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[7]
set_false_path -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.mv_dn_fg }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":24:0:24:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.mv_dn_fg }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.mv_dn_fg
set_false_path -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.mv_up_fg }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":22:0:22:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.mv_up_fg }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.mv_up_fg
set_false_path -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.reset_dly_fg }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":26:0:26:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.reset_dly_fg }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.reset_dly_fg
set_false_path -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.rx_trng_done }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":27:0:27:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.rx_trng_done }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.rx_trng_done
set_false_path -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.timeout_cnt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":28:0:28:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.timeout_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[7]
set_false_path -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.mv_dn_fg }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":17:0:17:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.mv_dn_fg }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.mv_dn_fg
set_false_path -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.mv_up_fg }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":15:0:15:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.mv_up_fg }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.mv_up_fg
set_false_path -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.timeout_cnt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":21:0:21:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.timeout_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[7]
set_false_path -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.mv_dn_fg }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":25:0:25:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.mv_dn_fg }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.mv_dn_fg
set_false_path -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.mv_up_fg }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":23:0:23:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.mv_up_fg }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.mv_up_fg
set_false_path -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.timeout_cnt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":29:0:29:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.timeout_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.timeout_cnt[7]
set_false_path -to [get_pins { PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":30:0:30:0|expression "[get_pins { PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL.HS_IO_CLK_PAUSE
		PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL_PAUSE_SYNC.HS_IO_CLK_PAUSE
set_false_path -to [get_pins { PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":31:0:31:0|expression "[get_pins { PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]" applies to objects:
		PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.HS_IO_CLK_PAUSE
		PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.I_LANECTRL_PAUSE_SYNC.HS_IO_CLK_PAUSE
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":87:0:87:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[29]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":87:0:87:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[29]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[30]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[31]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[32]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[33]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[34]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[35]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[36]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[37]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[38]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[39]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[40]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[41]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[42]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[43]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[44]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[45]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[46]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[47]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[48]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[49]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[50]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[51]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[52]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[53]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[54]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[55]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[56]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[57]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[58]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[59]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[60]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[61]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[62]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[63]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[64]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[65]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[66]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[67]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[68]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[69]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[70]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[71]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[72]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[73]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[74]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[75]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[76]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[77]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[78]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[79]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[80]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[81]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[82]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[83]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[84]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[85]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[86]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[87]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[88]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[89]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[90]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[91]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[92]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[93]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[94]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[95]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[96]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[97]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[98]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[99]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[100]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[101]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[102]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[103]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[104]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[105]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[106]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[107]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[108]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[109]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[110]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[111]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[112]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[113]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[114]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[115]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[116]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[117]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[118]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[119]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[120]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[121]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[122]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[123]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[124]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[125]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[126]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[127]
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":89:0:89:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[29]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":89:0:89:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[29]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[30]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[31]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[32]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[33]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[34]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[35]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[36]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[37]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[38]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[39]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[40]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[41]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[42]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[43]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[44]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[45]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[46]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[47]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[48]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[49]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[50]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[51]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[52]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[53]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[54]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[55]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[56]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[57]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[58]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[59]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[60]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[61]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[62]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[63]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[64]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[65]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[66]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[67]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[68]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[69]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[70]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[71]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[72]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[73]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[74]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[75]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[76]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[77]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[78]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[79]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[80]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[81]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[82]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[83]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[84]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[85]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[86]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[87]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[88]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[89]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[90]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[91]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[92]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[93]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[94]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[95]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[96]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[97]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[98]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[99]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[100]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[101]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[102]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[103]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[104]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[105]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[106]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[107]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[108]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[109]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[110]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[111]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[112]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[113]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[114]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[115]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[116]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[117]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[118]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[119]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[120]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[121]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[122]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[123]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[124]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[125]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[126]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[127]
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":83:0:83:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[29]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":83:0:83:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[29]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[30]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[31]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[32]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[33]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[34]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[35]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[36]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[37]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[38]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[39]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[40]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[41]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[42]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[43]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[44]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[45]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[46]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[47]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[48]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[49]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[50]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[51]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[52]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[53]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[54]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[55]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[56]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[57]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[58]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[59]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[60]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[61]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[62]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[63]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[64]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[65]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[66]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[67]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[68]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[69]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[70]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[71]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[72]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[73]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[74]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[75]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[76]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[77]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[78]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[79]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[80]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[81]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[82]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[83]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[84]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[85]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[86]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[87]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[88]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[89]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[90]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[91]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[92]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[93]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[94]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[95]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[96]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[97]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[98]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[99]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[100]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[101]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[102]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[103]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[104]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[105]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[106]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[107]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[108]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[109]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[110]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[111]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[112]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[113]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[114]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[115]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[116]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[117]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[118]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[119]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[120]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[121]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[122]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[123]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[124]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[125]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[126]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[127]
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":85:0:85:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[29]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":85:0:85:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[29]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[30]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[31]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[32]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[33]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[34]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[35]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[36]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[37]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[38]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[39]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[40]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[41]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[42]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[43]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[44]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[45]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[46]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[47]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[48]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[49]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[50]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[51]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[52]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[53]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[54]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[55]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[56]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[57]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[58]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[59]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[60]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[61]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[62]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[63]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[64]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[65]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[66]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[67]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[68]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[69]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[70]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[71]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[72]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[73]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[74]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[75]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[76]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[77]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[78]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[79]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[80]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[81]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[82]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[83]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[84]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[85]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[86]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[87]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[88]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[89]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[90]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[91]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[92]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[93]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[94]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[95]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[96]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[97]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[98]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[99]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[100]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[101]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[102]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[103]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[104]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[105]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[106]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[107]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[108]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[109]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[110]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[111]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[112]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[113]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[114]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[115]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[116]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[117]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[118]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[119]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[120]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[121]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[122]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[123]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[124]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[125]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[126]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[127]
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":95:0:95:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":95:0:95:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[29]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[30]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[31]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[32]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[33]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[34]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[35]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[36]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[37]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[38]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[39]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[40]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[41]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[42]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[43]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[44]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[45]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[46]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[47]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[48]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[49]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[50]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[51]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[52]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[53]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[54]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[55]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[56]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[57]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[58]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[59]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[60]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[61]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[62]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[63]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[64]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[65]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[66]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[67]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[68]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[69]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[70]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[71]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[72]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[73]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[74]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[75]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[76]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[77]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[78]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[79]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[80]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[81]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[82]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[83]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[84]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[85]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[86]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[87]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[88]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[89]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[90]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[91]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[92]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[93]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[94]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[95]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[96]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[97]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[98]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[99]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[100]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[101]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[102]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[103]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[104]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[105]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[106]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[107]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[108]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[109]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[110]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[111]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[112]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[113]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[114]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[115]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[116]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[117]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[118]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[119]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[120]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[121]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[122]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[123]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[124]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[125]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[126]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[127]
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":97:0:97:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":97:0:97:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[29]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[30]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[31]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[32]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[33]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[34]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[35]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[36]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[37]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[38]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[39]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[40]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[41]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[42]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[43]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[44]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[45]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[46]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[47]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[48]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[49]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[50]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[51]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[52]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[53]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[54]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[55]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[56]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[57]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[58]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[59]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[60]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[61]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[62]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[63]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[64]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[65]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[66]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[67]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[68]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[69]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[70]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[71]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[72]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[73]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[74]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[75]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[76]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[77]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[78]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[79]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[80]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[81]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[82]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[83]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[84]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[85]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[86]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[87]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[88]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[89]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[90]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[91]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[92]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[93]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[94]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[95]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[96]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[97]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[98]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[99]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[100]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[101]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[102]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[103]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[104]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[105]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[106]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[107]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[108]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[109]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[110]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[111]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[112]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[113]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[114]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[115]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[116]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[117]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[118]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[119]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[120]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[121]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[122]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[123]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[124]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[125]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[126]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[127]
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":91:0:91:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":91:0:91:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[29]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[30]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[31]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[32]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[33]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[34]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[35]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[36]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[37]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[38]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[39]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[40]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[41]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[42]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[43]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[44]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[45]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[46]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[47]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[48]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[49]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[50]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[51]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[52]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[53]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[54]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[55]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[56]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[57]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[58]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[59]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[60]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[61]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[62]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[63]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[64]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[65]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[66]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[67]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[68]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[69]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[70]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[71]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[72]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[73]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[74]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[75]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[76]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[77]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[78]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[79]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[80]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[81]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[82]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[83]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[84]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[85]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[86]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[87]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[88]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[89]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[90]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[91]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[92]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[93]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[94]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[95]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[96]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[97]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[98]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[99]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[100]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[101]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[102]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[103]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[104]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[105]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[106]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[107]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[108]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[109]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[110]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[111]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[112]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[113]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[114]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[115]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[116]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[117]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[118]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[119]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[120]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[121]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[122]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[123]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[124]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[125]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[126]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[127]
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":93:0:93:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":93:0:93:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[29]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[30]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[31]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[32]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[33]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[34]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[35]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[36]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[37]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[38]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[39]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[40]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[41]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[42]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[43]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[44]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[45]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[46]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[47]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[48]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[49]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[50]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[51]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[52]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[53]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[54]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[55]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[56]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[57]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[58]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[59]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[60]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[61]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[62]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[63]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[64]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[65]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[66]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[67]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[68]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[69]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[70]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[71]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[72]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[73]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[74]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[75]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[76]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[77]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[78]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[79]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[80]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[81]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[82]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[83]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[84]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[85]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[86]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[87]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[88]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[89]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[90]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[91]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[92]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[93]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[94]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[95]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[96]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[97]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[98]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[99]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[100]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[101]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[102]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[103]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[104]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[105]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[106]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[107]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[108]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[109]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[110]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[111]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[112]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[113]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[114]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[115]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[116]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[117]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[118]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[119]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[120]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[121]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[122]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[123]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[124]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[125]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[126]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[127]
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.tap_cnt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":81:0:81:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":81:0:81:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.tap_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[7]
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":43:0:43:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":43:0:43:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_found_lsb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_found_lsb_d
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":45:0:45:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":45:0:45:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_found_msb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_found_msb_d
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_not_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":47:0:47:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":47:0:47:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_not_found_lsb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_not_found_lsb_d
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_not_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":49:0:49:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":49:0:49:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_not_found_msb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_not_found_msb_d
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":39:0:39:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":39:0:39:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_found_lsb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_found_lsb_d
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":41:0:41:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":41:0:41:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_found_msb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_found_msb_d
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_not_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":51:0:51:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":51:0:51:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_not_found_lsb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_not_found_lsb_d
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_not_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":53:0:53:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":53:0:53:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_not_found_msb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_not_found_msb_d
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":147:0:147:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[29]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":147:0:147:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[29]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[30]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[31]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[32]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[33]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[34]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[35]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[36]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[37]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[38]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[39]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[40]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[41]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[42]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[43]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[44]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[45]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[46]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[47]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[48]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[49]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[50]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[51]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[52]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[53]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[54]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[55]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[56]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[57]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[58]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[59]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[60]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[61]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[62]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[63]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[64]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[65]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[66]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[67]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[68]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[69]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[70]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[71]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[72]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[73]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[74]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[75]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[76]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[77]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[78]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[79]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[80]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[81]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[82]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[83]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[84]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[85]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[86]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[87]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[88]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[89]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[90]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[91]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[92]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[93]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[94]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[95]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[96]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[97]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[98]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[99]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[100]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[101]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[102]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[103]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[104]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[105]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[106]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[107]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[108]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[109]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[110]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[111]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[112]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[113]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[114]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[115]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[116]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[117]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[118]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[119]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[120]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[121]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[122]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[123]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[124]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[125]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[126]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[127]
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":149:0:149:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[29]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":149:0:149:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[29]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[30]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[31]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[32]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[33]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[34]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[35]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[36]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[37]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[38]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[39]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[40]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[41]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[42]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[43]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[44]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[45]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[46]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[47]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[48]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[49]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[50]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[51]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[52]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[53]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[54]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[55]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[56]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[57]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[58]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[59]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[60]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[61]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[62]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[63]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[64]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[65]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[66]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[67]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[68]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[69]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[70]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[71]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[72]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[73]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[74]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[75]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[76]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[77]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[78]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[79]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[80]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[81]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[82]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[83]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[84]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[85]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[86]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[87]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[88]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[89]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[90]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[91]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[92]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[93]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[94]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[95]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[96]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[97]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[98]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[99]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[100]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[101]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[102]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[103]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[104]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[105]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[106]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[107]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[108]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[109]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[110]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[111]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[112]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[113]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[114]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[115]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[116]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[117]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[118]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[119]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[120]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[121]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[122]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[123]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[124]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[125]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[126]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[127]
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":143:0:143:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[29]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":143:0:143:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[29]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[30]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[31]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[32]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[33]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[34]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[35]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[36]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[37]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[38]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[39]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[40]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[41]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[42]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[43]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[44]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[45]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[46]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[47]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[48]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[49]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[50]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[51]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[52]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[53]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[54]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[55]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[56]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[57]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[58]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[59]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[60]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[61]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[62]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[63]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[64]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[65]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[66]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[67]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[68]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[69]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[70]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[71]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[72]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[73]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[74]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[75]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[76]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[77]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[78]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[79]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[80]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[81]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[82]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[83]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[84]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[85]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[86]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[87]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[88]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[89]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[90]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[91]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[92]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[93]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[94]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[95]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[96]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[97]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[98]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[99]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[100]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[101]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[102]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[103]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[104]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[105]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[106]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[107]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[108]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[109]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[110]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[111]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[112]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[113]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[114]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[115]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[116]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[117]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[118]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[119]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[120]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[121]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[122]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[123]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[124]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[125]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[126]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[127]
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":145:0:145:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[29]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":145:0:145:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[29]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[30]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[31]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[32]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[33]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[34]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[35]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[36]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[37]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[38]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[39]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[40]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[41]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[42]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[43]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[44]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[45]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[46]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[47]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[48]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[49]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[50]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[51]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[52]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[53]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[54]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[55]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[56]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[57]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[58]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[59]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[60]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[61]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[62]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[63]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[64]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[65]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[66]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[67]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[68]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[69]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[70]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[71]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[72]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[73]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[74]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[75]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[76]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[77]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[78]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[79]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[80]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[81]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[82]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[83]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[84]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[85]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[86]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[87]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[88]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[89]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[90]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[91]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[92]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[93]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[94]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[95]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[96]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[97]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[98]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[99]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[100]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[101]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[102]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[103]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[104]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[105]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[106]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[107]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[108]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[109]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[110]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[111]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[112]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[113]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[114]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[115]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[116]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[117]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[118]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[119]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[120]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[121]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[122]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[123]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[124]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[125]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[126]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[127]
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":155:0:155:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":155:0:155:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[29]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[30]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[31]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[32]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[33]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[34]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[35]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[36]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[37]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[38]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[39]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[40]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[41]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[42]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[43]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[44]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[45]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[46]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[47]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[48]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[49]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[50]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[51]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[52]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[53]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[54]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[55]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[56]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[57]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[58]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[59]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[60]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[61]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[62]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[63]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[64]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[65]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[66]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[67]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[68]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[69]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[70]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[71]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[72]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[73]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[74]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[75]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[76]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[77]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[78]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[79]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[80]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[81]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[82]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[83]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[84]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[85]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[86]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[87]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[88]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[89]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[90]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[91]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[92]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[93]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[94]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[95]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[96]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[97]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[98]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[99]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[100]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[101]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[102]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[103]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[104]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[105]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[106]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[107]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[108]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[109]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[110]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[111]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[112]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[113]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[114]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[115]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[116]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[117]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[118]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[119]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[120]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[121]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[122]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[123]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[124]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[125]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[126]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[127]
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":157:0:157:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":157:0:157:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[29]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[30]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[31]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[32]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[33]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[34]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[35]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[36]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[37]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[38]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[39]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[40]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[41]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[42]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[43]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[44]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[45]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[46]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[47]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[48]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[49]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[50]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[51]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[52]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[53]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[54]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[55]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[56]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[57]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[58]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[59]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[60]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[61]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[62]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[63]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[64]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[65]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[66]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[67]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[68]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[69]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[70]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[71]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[72]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[73]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[74]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[75]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[76]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[77]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[78]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[79]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[80]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[81]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[82]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[83]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[84]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[85]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[86]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[87]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[88]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[89]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[90]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[91]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[92]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[93]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[94]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[95]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[96]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[97]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[98]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[99]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[100]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[101]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[102]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[103]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[104]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[105]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[106]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[107]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[108]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[109]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[110]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[111]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[112]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[113]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[114]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[115]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[116]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[117]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[118]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[119]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[120]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[121]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[122]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[123]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[124]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[125]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[126]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[127]
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":151:0:151:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":151:0:151:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[29]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[30]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[31]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[32]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[33]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[34]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[35]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[36]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[37]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[38]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[39]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[40]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[41]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[42]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[43]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[44]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[45]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[46]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[47]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[48]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[49]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[50]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[51]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[52]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[53]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[54]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[55]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[56]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[57]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[58]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[59]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[60]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[61]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[62]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[63]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[64]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[65]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[66]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[67]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[68]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[69]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[70]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[71]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[72]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[73]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[74]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[75]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[76]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[77]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[78]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[79]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[80]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[81]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[82]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[83]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[84]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[85]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[86]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[87]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[88]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[89]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[90]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[91]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[92]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[93]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[94]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[95]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[96]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[97]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[98]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[99]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[100]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[101]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[102]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[103]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[104]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[105]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[106]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[107]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[108]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[109]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[110]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[111]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[112]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[113]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[114]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[115]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[116]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[117]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[118]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[119]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[120]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[121]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[122]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[123]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[124]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[125]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[126]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[127]
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":153:0:153:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":153:0:153:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[29]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[30]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[31]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[32]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[33]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[34]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[35]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[36]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[37]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[38]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[39]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[40]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[41]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[42]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[43]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[44]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[45]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[46]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[47]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[48]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[49]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[50]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[51]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[52]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[53]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[54]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[55]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[56]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[57]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[58]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[59]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[60]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[61]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[62]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[63]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[64]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[65]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[66]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[67]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[68]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[69]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[70]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[71]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[72]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[73]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[74]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[75]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[76]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[77]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[78]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[79]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[80]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[81]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[82]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[83]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[84]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[85]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[86]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[87]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[88]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[89]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[90]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[91]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[92]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[93]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[94]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[95]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[96]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[97]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[98]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[99]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[100]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[101]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[102]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[103]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[104]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[105]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[106]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[107]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[108]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[109]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[110]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[111]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[112]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[113]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[114]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[115]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[116]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[117]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[118]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[119]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[120]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[121]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[122]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[123]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[124]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[125]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[126]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[127]
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.tap_cnt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":141:0:141:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":141:0:141:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.tap_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[7]
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":103:0:103:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":103:0:103:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_found_lsb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_found_lsb_d
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":105:0:105:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":105:0:105:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_found_msb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_found_msb_d
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_not_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":107:0:107:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":107:0:107:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_not_found_lsb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_not_found_lsb_d
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_not_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":109:0:109:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":109:0:109:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_not_found_msb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_not_found_msb_d
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":99:0:99:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":99:0:99:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_found_lsb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_found_lsb_d
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":101:0:101:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":101:0:101:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_found_msb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_found_msb_d
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_not_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":111:0:111:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":111:0:111:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_not_found_lsb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_not_found_lsb_d
set_multicycle_path -hold 1 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_not_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":113:0:113:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":113:0:113:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_not_found_msb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_not_found_msb_d
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_CLR_FLGS }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":247:0:247:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":247:0:247:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_CLR_FLGS }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_CLR_FLGS
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_LOAD }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":243:0:243:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":243:0:243:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_LOAD }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_LOAD
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_MOVE }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":241:0:241:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":241:0:241:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_MOVE }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_MOVE
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_RESET_LANE }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":245:0:245:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":245:0:245:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_RESET_LANE }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.RX_RESET_LANE
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.calc_done }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":251:0:251:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":251:0:251:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.calc_done }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.calc_done
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clk_align_done }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":255:0:255:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":255:0:255:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clk_align_done }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clk_align_done
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":191:0:191:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":191:0:191:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_lsb[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[7]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[8]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[9]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[10]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[11]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[12]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[13]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[14]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[15]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[16]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[17]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[18]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[19]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[20]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[21]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[22]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[23]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[24]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[25]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[26]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[27]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[28]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[29]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[30]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[31]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[32]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[33]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[34]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[35]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[36]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[37]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[38]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[39]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[40]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[41]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[42]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[43]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[44]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[45]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[46]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[47]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[48]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[49]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[50]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[51]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[52]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[53]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[54]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[55]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[56]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[57]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[58]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[59]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[60]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[61]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[62]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[63]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[64]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[65]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[66]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[67]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[68]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[69]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[70]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[71]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[72]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[73]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[74]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[75]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[76]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[77]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[78]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[79]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[80]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[81]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[82]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[83]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[84]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[85]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[86]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[87]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[88]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[89]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[90]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[91]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[92]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[93]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[94]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[95]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[96]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[97]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[98]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[99]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[100]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[101]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[102]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[103]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[104]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[105]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[106]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[107]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[108]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[109]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[110]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[111]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[112]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[113]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[114]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[115]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[116]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[117]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[118]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[119]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[120]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[121]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[122]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[123]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[124]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[125]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[126]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[127]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":193:0:193:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":193:0:193:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_msb[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[7]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[8]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[9]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[10]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[11]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[12]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[13]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[14]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[15]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[16]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[17]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[18]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[19]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[20]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[21]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[22]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[23]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[24]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[25]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[26]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[27]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[28]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[29]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[30]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[31]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[32]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[33]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[34]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[35]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[36]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[37]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[38]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[39]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[40]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[41]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[42]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[43]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[44]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[45]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[46]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[47]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[48]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[49]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[50]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[51]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[52]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[53]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[54]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[55]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[56]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[57]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[58]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[59]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[60]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[61]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[62]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[63]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[64]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[65]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[66]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[67]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[68]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[69]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[70]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[71]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[72]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[73]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[74]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[75]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[76]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[77]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[78]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[79]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[80]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[81]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[82]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[83]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[84]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[85]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[86]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[87]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[88]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[89]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[90]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[91]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[92]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[93]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[94]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[95]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[96]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[97]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[98]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[99]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[100]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[101]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[102]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[103]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[104]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[105]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[106]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[107]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[108]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[109]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[110]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[111]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[112]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[113]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[114]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[115]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[116]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[117]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[118]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[119]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[120]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[121]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[122]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[123]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[124]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[125]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[126]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[127]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":221:0:221:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":221:0:221:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_set }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_set
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":213:0:213:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":213:0:213:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_val[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[7]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":215:0:215:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":215:0:215:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_set }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_set
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":207:0:207:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":207:0:207:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_val[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[7]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":217:0:217:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":217:0:217:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_set }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_set
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":209:0:209:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":209:0:209:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[7]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":219:0:219:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":219:0:219:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_set }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_set
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":211:0:211:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":211:0:211:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_val[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[7]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":237:0:237:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":237:0:237:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":195:0:195:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":195:0:195:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_lsb[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[7]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[8]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[9]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[10]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[11]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[12]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[13]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[14]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[15]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[16]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[17]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[18]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[19]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[20]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[21]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[22]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[23]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[24]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[25]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[26]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[27]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[28]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[29]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[30]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[31]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[32]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[33]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[34]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[35]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[36]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[37]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[38]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[39]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[40]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[41]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[42]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[43]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[44]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[45]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[46]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[47]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[48]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[49]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[50]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[51]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[52]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[53]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[54]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[55]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[56]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[57]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[58]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[59]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[60]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[61]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[62]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[63]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[64]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[65]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[66]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[67]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[68]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[69]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[70]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[71]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[72]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[73]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[74]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[75]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[76]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[77]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[78]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[79]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[80]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[81]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[82]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[83]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[84]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[85]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[86]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[87]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[88]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[89]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[90]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[91]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[92]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[93]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[94]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[95]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[96]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[97]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[98]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[99]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[100]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[101]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[102]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[103]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[104]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[105]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[106]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[107]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[108]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[109]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[110]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[111]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[112]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[113]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[114]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[115]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[116]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[117]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[118]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[119]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[120]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[121]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[122]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[123]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[124]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[125]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[126]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[127]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":197:0:197:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":197:0:197:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_msb[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[7]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[8]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[9]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[10]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[11]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[12]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[13]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[14]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[15]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[16]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[17]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[18]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[19]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[20]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[21]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[22]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[23]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[24]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[25]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[26]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[27]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[28]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[29]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[30]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[31]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[32]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[33]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[34]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[35]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[36]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[37]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[38]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[39]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[40]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[41]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[42]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[43]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[44]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[45]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[46]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[47]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[48]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[49]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[50]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[51]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[52]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[53]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[54]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[55]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[56]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[57]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[58]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[59]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[60]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[61]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[62]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[63]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[64]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[65]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[66]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[67]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[68]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[69]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[70]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[71]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[72]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[73]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[74]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[75]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[76]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[77]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[78]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[79]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[80]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[81]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[82]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[83]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[84]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[85]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[86]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[87]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[88]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[89]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[90]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[91]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[92]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[93]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[94]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[95]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[96]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[97]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[98]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[99]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[100]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[101]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[102]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[103]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[104]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[105]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[106]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[107]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[108]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[109]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[110]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[111]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[112]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[113]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[114]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[115]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[116]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[117]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[118]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[119]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[120]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[121]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[122]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[123]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[124]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[125]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[126]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[127]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.rx_err }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":253:0:253:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":253:0:253:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.rx_err }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.rx_err
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.rx_trng_done }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":249:0:249:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":249:0:249:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.rx_trng_done }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.rx_trng_done
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tap_cnt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":235:0:235:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":235:0:235:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tap_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[7]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tapcnt_final[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":231:0:231:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":231:0:231:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tapcnt_final[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_final[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_final[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_final[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_final[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_final[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_final[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_final[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_final[7]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tapcnt_offset[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":229:0:229:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":229:0:229:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tapcnt_offset[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_offset[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_offset[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_offset[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_offset[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_offset[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_offset[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_offset[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_offset[7]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.timeout_cnt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":239:0:239:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":239:0:239:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.timeout_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.timeout_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.timeout_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.timeout_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.timeout_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.timeout_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.timeout_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.timeout_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.timeout_cnt[7]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.wait_cnt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":233:0:233:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":233:0:233:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.wait_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.wait_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.wait_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.wait_cnt[2]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":223:0:223:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":223:0:223:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":199:0:199:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":199:0:199:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_lsb[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[7]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[8]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[9]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[10]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[11]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[12]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[13]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[14]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[15]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[16]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[17]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[18]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[19]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[20]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[21]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[22]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[23]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[24]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[25]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[26]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[27]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[28]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[29]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[30]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[31]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[32]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[33]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[34]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[35]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[36]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[37]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[38]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[39]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[40]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[41]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[42]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[43]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[44]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[45]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[46]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[47]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[48]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[49]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[50]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[51]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[52]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[53]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[54]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[55]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[56]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[57]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[58]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[59]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[60]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[61]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[62]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[63]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[64]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[65]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[66]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[67]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[68]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[69]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[70]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[71]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[72]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[73]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[74]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[75]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[76]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[77]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[78]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[79]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[80]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[81]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[82]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[83]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[84]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[85]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[86]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[87]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[88]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[89]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[90]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[91]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[92]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[93]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[94]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[95]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[96]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[97]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[98]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[99]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[100]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[101]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[102]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[103]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[104]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[105]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[106]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[107]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[108]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[109]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[110]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[111]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[112]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[113]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[114]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[115]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[116]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[117]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[118]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[119]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[120]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[121]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[122]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[123]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[124]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[125]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[126]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[127]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":201:0:201:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":201:0:201:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_msb[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[7]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[8]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[9]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[10]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[11]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[12]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[13]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[14]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[15]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[16]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[17]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[18]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[19]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[20]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[21]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[22]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[23]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[24]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[25]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[26]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[27]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[28]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[29]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[30]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[31]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[32]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[33]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[34]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[35]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[36]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[37]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[38]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[39]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[40]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[41]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[42]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[43]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[44]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[45]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[46]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[47]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[48]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[49]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[50]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[51]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[52]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[53]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[54]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[55]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[56]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[57]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[58]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[59]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[60]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[61]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[62]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[63]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[64]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[65]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[66]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[67]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[68]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[69]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[70]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[71]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[72]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[73]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[74]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[75]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[76]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[77]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[78]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[79]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[80]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[81]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[82]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[83]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[84]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[85]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[86]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[87]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[88]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[89]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[90]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[91]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[92]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[93]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[94]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[95]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[96]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[97]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[98]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[99]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[100]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[101]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[102]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[103]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[104]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[105]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[106]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[107]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[108]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[109]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[110]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[111]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[112]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[113]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[114]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[115]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[116]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[117]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[118]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[119]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[120]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[121]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[122]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[123]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[124]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[125]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[126]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[127]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":203:0:203:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":203:0:203:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_lsb[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[7]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[8]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[9]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[10]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[11]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[12]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[13]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[14]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[15]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[16]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[17]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[18]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[19]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[20]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[21]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[22]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[23]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[24]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[25]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[26]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[27]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[28]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[29]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[30]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[31]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[32]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[33]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[34]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[35]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[36]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[37]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[38]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[39]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[40]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[41]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[42]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[43]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[44]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[45]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[46]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[47]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[48]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[49]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[50]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[51]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[52]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[53]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[54]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[55]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[56]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[57]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[58]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[59]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[60]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[61]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[62]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[63]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[64]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[65]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[66]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[67]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[68]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[69]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[70]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[71]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[72]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[73]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[74]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[75]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[76]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[77]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[78]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[79]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[80]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[81]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[82]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[83]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[84]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[85]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[86]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[87]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[88]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[89]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[90]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[91]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[92]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[93]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[94]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[95]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[96]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[97]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[98]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[99]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[100]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[101]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[102]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[103]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[104]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[105]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[106]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[107]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[108]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[109]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[110]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[111]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[112]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[113]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[114]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[115]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[116]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[117]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[118]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[119]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[120]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[121]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[122]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[123]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[124]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[125]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[126]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[127]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":205:0:205:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":205:0:205:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_msb[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[7]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[8]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[9]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[10]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[11]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[12]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[13]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[14]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[15]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[16]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[17]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[18]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[19]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[20]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[21]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[22]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[23]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[24]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[25]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[26]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[27]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[28]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[29]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[30]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[31]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[32]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[33]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[34]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[35]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[36]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[37]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[38]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[39]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[40]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[41]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[42]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[43]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[44]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[45]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[46]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[47]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[48]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[49]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[50]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[51]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[52]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[53]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[54]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[55]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[56]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[57]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[58]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[59]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[60]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[61]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[62]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[63]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[64]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[65]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[66]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[67]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[68]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[69]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[70]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[71]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[72]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[73]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[74]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[75]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[76]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[77]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[78]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[79]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[80]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[81]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[82]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[83]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[84]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[85]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[86]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[87]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[88]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[89]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[90]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[91]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[92]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[93]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[94]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[95]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[96]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[97]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[98]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[99]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[100]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[101]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[102]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[103]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[104]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[105]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[106]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[107]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[108]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[109]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[110]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[111]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[112]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[113]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[114]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[115]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[116]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[117]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[118]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[119]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[120]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[121]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[122]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[123]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[124]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[125]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[126]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[127]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tap_cnt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":227:0:227:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":227:0:227:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tap_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[7]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":225:0:225:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":225:0:225:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":163:0:163:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":163:0:163:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_found_lsb_d }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_found_lsb_d
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":165:0:165:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":165:0:165:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_found_msb_d }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_found_msb_d
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_not_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":167:0:167:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":167:0:167:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_not_found_lsb_d }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_not_found_lsb_d
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_not_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":169:0:169:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":169:0:169:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_not_found_msb_d }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_not_found_msb_d
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":159:0:159:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":159:0:159:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_found_lsb_d }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_found_lsb_d
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":161:0:161:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":161:0:161:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_found_msb_d }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_found_msb_d
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_not_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":171:0:171:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":171:0:171:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_not_found_lsb_d }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_not_found_lsb_d
set_multicycle_path -hold 1 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_not_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":173:0:173:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":173:0:173:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_not_found_msb_d }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_not_found_msb_d
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_cur_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":55:0:55:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":55:0:55:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_cur_set }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_cur_set
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_last_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":57:0:57:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":57:0:57:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_last_set }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_last_set
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_late_diff[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":75:0:75:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":75:0:75:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_late_diff[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[8]
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":63:0:63:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":63:0:63:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_val[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[7]
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_cur_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":59:0:59:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":59:0:59:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_cur_set }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_cur_set
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_last_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":61:0:61:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":61:0:61:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_last_set }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_last_set
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":65:0:65:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":65:0:65:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_val[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[7]
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_end1[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":69:0:69:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":69:0:69:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_end1[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[7]
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_end2[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":73:0:73:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":73:0:73:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_end2[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[7]
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_st1[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":67:0:67:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":67:0:67:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_st1[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[7]
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_st2[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":71:0:71:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":71:0:71:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_st2[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[7]
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":79:0:79:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":79:0:79:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[8]
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.noearly_nolate_diff_start[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":77:0:77:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":77:0:77:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.noearly_nolate_diff_start[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[8]
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_cur_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":115:0:115:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":115:0:115:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_cur_set }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_cur_set
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_last_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":117:0:117:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":117:0:117:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_last_set }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_last_set
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_late_diff[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":135:0:135:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":135:0:135:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_late_diff[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[8]
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":123:0:123:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":123:0:123:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_val[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[7]
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_cur_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":119:0:119:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":119:0:119:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_cur_set }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_cur_set
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_last_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":121:0:121:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":121:0:121:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_last_set }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_last_set
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":125:0:125:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":125:0:125:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_val[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[7]
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_end1[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":129:0:129:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":129:0:129:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_end1[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[7]
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_end2[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":133:0:133:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":133:0:133:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_end2[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[7]
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_st1[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":127:0:127:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":127:0:127:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_st1[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[7]
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_st2[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":131:0:131:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":131:0:131:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_st2[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[7]
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":139:0:139:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":139:0:139:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[8]
set_multicycle_path -hold 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.noearly_nolate_diff_start[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":137:0:137:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":137:0:137:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.noearly_nolate_diff_start[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[8]
set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":181:0:181:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":181:0:181:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_set }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_set
set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":189:0:189:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":189:0:189:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_val[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[7]
set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":175:0:175:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":175:0:175:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_set }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_set
set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":183:0:183:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":183:0:183:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_val[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[7]
set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":177:0:177:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":177:0:177:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_set }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_set
set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":185:0:185:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":185:0:185:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[7]
set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":179:0:179:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":179:0:179:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_set }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_set
set_multicycle_path -hold 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":187:0:187:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":187:0:187:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_val[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[7]
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":86:0:86:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[29]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":86:0:86:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[29]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[30]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[31]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[32]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[33]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[34]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[35]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[36]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[37]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[38]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[39]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[40]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[41]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[42]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[43]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[44]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[45]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[46]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[47]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[48]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[49]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[50]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[51]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[52]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[53]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[54]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[55]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[56]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[57]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[58]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[59]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[60]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[61]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[62]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[63]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[64]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[65]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[66]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[67]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[68]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[69]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[70]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[71]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[72]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[73]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[74]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[75]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[76]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[77]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[78]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[79]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[80]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[81]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[82]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[83]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[84]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[85]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[86]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[87]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[88]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[89]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[90]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[91]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[92]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[93]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[94]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[95]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[96]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[97]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[98]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[99]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[100]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[101]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[102]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[103]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[104]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[105]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[106]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[107]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[108]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[109]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[110]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[111]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[112]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[113]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[114]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[115]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[116]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[117]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[118]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[119]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[120]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[121]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[122]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[123]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[124]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[125]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[126]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[127]
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":88:0:88:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[29]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":88:0:88:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[29]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[30]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[31]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[32]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[33]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[34]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[35]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[36]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[37]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[38]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[39]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[40]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[41]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[42]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[43]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[44]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[45]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[46]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[47]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[48]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[49]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[50]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[51]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[52]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[53]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[54]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[55]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[56]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[57]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[58]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[59]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[60]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[61]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[62]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[63]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[64]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[65]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[66]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[67]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[68]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[69]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[70]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[71]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[72]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[73]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[74]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[75]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[76]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[77]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[78]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[79]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[80]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[81]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[82]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[83]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[84]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[85]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[86]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[87]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[88]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[89]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[90]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[91]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[92]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[93]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[94]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[95]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[96]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[97]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[98]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[99]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[100]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[101]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[102]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[103]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[104]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[105]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[106]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[107]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[108]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[109]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[110]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[111]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[112]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[113]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[114]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[115]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[116]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[117]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[118]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[119]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[120]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[121]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[122]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[123]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[124]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[125]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[126]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[127]
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":82:0:82:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[29]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":82:0:82:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[29]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[30]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[31]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[32]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[33]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[34]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[35]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[36]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[37]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[38]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[39]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[40]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[41]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[42]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[43]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[44]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[45]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[46]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[47]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[48]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[49]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[50]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[51]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[52]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[53]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[54]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[55]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[56]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[57]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[58]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[59]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[60]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[61]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[62]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[63]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[64]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[65]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[66]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[67]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[68]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[69]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[70]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[71]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[72]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[73]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[74]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[75]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[76]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[77]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[78]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[79]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[80]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[81]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[82]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[83]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[84]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[85]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[86]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[87]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[88]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[89]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[90]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[91]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[92]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[93]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[94]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[95]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[96]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[97]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[98]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[99]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[100]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[101]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[102]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[103]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[104]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[105]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[106]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[107]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[108]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[109]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[110]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[111]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[112]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[113]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[114]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[115]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[116]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[117]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[118]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[119]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[120]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[121]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[122]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[123]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[124]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[125]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[126]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[127]
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":84:0:84:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[29]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":84:0:84:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[29]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[30]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[31]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[32]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[33]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[34]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[35]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[36]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[37]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[38]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[39]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[40]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[41]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[42]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[43]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[44]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[45]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[46]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[47]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[48]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[49]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[50]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[51]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[52]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[53]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[54]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[55]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[56]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[57]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[58]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[59]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[60]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[61]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[62]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[63]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[64]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[65]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[66]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[67]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[68]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[69]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[70]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[71]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[72]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[73]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[74]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[75]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[76]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[77]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[78]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[79]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[80]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[81]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[82]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[83]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[84]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[85]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[86]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[87]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[88]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[89]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[90]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[91]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[92]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[93]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[94]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[95]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[96]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[97]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[98]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[99]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[100]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[101]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[102]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[103]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[104]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[105]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[106]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[107]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[108]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[109]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[110]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[111]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[112]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[113]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[114]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[115]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[116]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[117]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[118]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[119]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[120]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[121]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[122]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[123]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[124]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[125]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[126]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[127]
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":94:0:94:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":94:0:94:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[29]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[30]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[31]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[32]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[33]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[34]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[35]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[36]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[37]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[38]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[39]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[40]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[41]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[42]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[43]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[44]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[45]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[46]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[47]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[48]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[49]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[50]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[51]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[52]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[53]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[54]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[55]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[56]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[57]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[58]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[59]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[60]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[61]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[62]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[63]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[64]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[65]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[66]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[67]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[68]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[69]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[70]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[71]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[72]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[73]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[74]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[75]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[76]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[77]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[78]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[79]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[80]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[81]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[82]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[83]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[84]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[85]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[86]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[87]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[88]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[89]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[90]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[91]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[92]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[93]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[94]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[95]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[96]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[97]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[98]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[99]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[100]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[101]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[102]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[103]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[104]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[105]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[106]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[107]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[108]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[109]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[110]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[111]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[112]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[113]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[114]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[115]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[116]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[117]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[118]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[119]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[120]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[121]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[122]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[123]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[124]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[125]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[126]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[127]
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":96:0:96:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":96:0:96:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[29]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[30]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[31]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[32]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[33]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[34]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[35]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[36]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[37]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[38]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[39]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[40]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[41]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[42]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[43]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[44]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[45]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[46]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[47]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[48]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[49]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[50]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[51]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[52]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[53]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[54]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[55]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[56]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[57]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[58]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[59]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[60]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[61]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[62]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[63]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[64]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[65]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[66]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[67]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[68]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[69]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[70]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[71]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[72]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[73]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[74]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[75]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[76]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[77]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[78]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[79]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[80]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[81]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[82]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[83]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[84]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[85]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[86]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[87]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[88]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[89]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[90]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[91]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[92]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[93]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[94]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[95]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[96]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[97]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[98]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[99]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[100]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[101]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[102]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[103]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[104]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[105]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[106]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[107]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[108]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[109]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[110]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[111]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[112]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[113]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[114]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[115]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[116]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[117]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[118]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[119]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[120]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[121]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[122]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[123]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[124]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[125]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[126]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[127]
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":90:0:90:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":90:0:90:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[29]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[30]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[31]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[32]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[33]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[34]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[35]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[36]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[37]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[38]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[39]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[40]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[41]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[42]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[43]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[44]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[45]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[46]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[47]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[48]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[49]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[50]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[51]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[52]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[53]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[54]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[55]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[56]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[57]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[58]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[59]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[60]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[61]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[62]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[63]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[64]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[65]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[66]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[67]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[68]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[69]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[70]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[71]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[72]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[73]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[74]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[75]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[76]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[77]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[78]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[79]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[80]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[81]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[82]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[83]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[84]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[85]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[86]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[87]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[88]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[89]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[90]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[91]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[92]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[93]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[94]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[95]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[96]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[97]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[98]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[99]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[100]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[101]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[102]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[103]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[104]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[105]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[106]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[107]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[108]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[109]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[110]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[111]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[112]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[113]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[114]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[115]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[116]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[117]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[118]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[119]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[120]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[121]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[122]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[123]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[124]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[125]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[126]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[127]
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":92:0:92:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":92:0:92:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[8]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[9]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[10]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[11]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[12]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[13]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[14]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[15]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[16]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[17]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[18]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[19]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[20]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[21]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[22]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[23]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[24]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[25]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[26]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[27]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[28]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[29]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[30]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[31]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[32]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[33]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[34]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[35]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[36]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[37]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[38]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[39]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[40]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[41]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[42]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[43]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[44]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[45]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[46]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[47]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[48]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[49]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[50]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[51]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[52]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[53]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[54]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[55]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[56]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[57]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[58]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[59]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[60]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[61]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[62]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[63]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[64]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[65]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[66]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[67]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[68]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[69]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[70]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[71]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[72]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[73]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[74]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[75]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[76]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[77]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[78]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[79]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[80]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[81]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[82]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[83]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[84]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[85]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[86]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[87]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[88]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[89]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[90]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[91]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[92]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[93]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[94]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[95]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[96]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[97]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[98]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[99]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[100]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[101]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[102]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[103]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[104]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[105]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[106]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[107]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[108]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[109]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[110]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[111]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[112]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[113]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[114]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[115]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[116]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[117]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[118]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[119]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[120]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[121]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[122]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[123]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[124]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[125]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[126]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[127]
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.tap_cnt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":80:0:80:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":80:0:80:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.tap_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[7]
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":42:0:42:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":42:0:42:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_found_lsb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_found_lsb_d
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":44:0:44:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":44:0:44:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_found_msb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_found_msb_d
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_not_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":46:0:46:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":46:0:46:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_not_found_lsb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_not_found_lsb_d
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_not_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":48:0:48:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":48:0:48:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_not_found_msb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_not_found_msb_d
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":38:0:38:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":38:0:38:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_found_lsb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_found_lsb_d
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":40:0:40:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":40:0:40:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_found_msb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_found_msb_d
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_not_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":50:0:50:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":50:0:50:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_not_found_lsb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_not_found_lsb_d
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_not_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":52:0:52:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":52:0:52:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_not_found_msb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_not_found_msb_d
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":146:0:146:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[29]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":146:0:146:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[29]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[30]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[31]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[32]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[33]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[34]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[35]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[36]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[37]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[38]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[39]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[40]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[41]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[42]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[43]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[44]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[45]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[46]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[47]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[48]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[49]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[50]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[51]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[52]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[53]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[54]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[55]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[56]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[57]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[58]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[59]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[60]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[61]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[62]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[63]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[64]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[65]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[66]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[67]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[68]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[69]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[70]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[71]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[72]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[73]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[74]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[75]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[76]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[77]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[78]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[79]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[80]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[81]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[82]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[83]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[84]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[85]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[86]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[87]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[88]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[89]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[90]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[91]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[92]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[93]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[94]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[95]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[96]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[97]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[98]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[99]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[100]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[101]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[102]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[103]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[104]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[105]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[106]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[107]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[108]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[109]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[110]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[111]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[112]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[113]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[114]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[115]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[116]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[117]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[118]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[119]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[120]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[121]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[122]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[123]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[124]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[125]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[126]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[127]
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":148:0:148:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[29]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":148:0:148:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[29]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[30]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[31]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[32]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[33]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[34]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[35]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[36]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[37]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[38]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[39]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[40]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[41]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[42]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[43]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[44]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[45]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[46]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[47]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[48]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[49]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[50]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[51]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[52]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[53]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[54]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[55]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[56]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[57]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[58]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[59]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[60]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[61]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[62]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[63]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[64]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[65]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[66]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[67]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[68]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[69]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[70]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[71]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[72]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[73]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[74]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[75]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[76]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[77]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[78]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[79]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[80]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[81]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[82]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[83]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[84]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[85]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[86]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[87]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[88]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[89]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[90]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[91]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[92]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[93]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[94]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[95]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[96]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[97]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[98]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[99]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[100]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[101]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[102]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[103]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[104]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[105]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[106]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[107]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[108]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[109]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[110]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[111]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[112]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[113]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[114]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[115]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[116]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[117]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[118]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[119]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[120]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[121]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[122]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[123]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[124]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[125]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[126]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[127]
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":142:0:142:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[29]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":142:0:142:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[29]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[30]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[31]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[32]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[33]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[34]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[35]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[36]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[37]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[38]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[39]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[40]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[41]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[42]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[43]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[44]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[45]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[46]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[47]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[48]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[49]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[50]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[51]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[52]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[53]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[54]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[55]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[56]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[57]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[58]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[59]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[60]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[61]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[62]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[63]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[64]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[65]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[66]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[67]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[68]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[69]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[70]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[71]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[72]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[73]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[74]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[75]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[76]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[77]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[78]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[79]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[80]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[81]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[82]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[83]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[84]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[85]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[86]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[87]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[88]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[89]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[90]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[91]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[92]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[93]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[94]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[95]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[96]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[97]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[98]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[99]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[100]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[101]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[102]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[103]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[104]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[105]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[106]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[107]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[108]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[109]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[110]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[111]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[112]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[113]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[114]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[115]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[116]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[117]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[118]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[119]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[120]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[121]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[122]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[123]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[124]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[125]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[126]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[127]
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":144:0:144:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.bitalign_curr_state[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.bitalign_curr_state[29]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":144:0:144:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[29]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[30]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[31]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[32]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[33]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[34]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[35]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[36]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[37]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[38]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[39]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[40]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[41]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[42]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[43]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[44]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[45]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[46]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[47]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[48]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[49]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[50]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[51]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[52]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[53]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[54]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[55]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[56]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[57]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[58]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[59]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[60]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[61]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[62]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[63]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[64]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[65]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[66]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[67]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[68]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[69]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[70]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[71]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[72]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[73]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[74]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[75]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[76]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[77]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[78]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[79]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[80]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[81]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[82]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[83]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[84]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[85]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[86]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[87]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[88]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[89]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[90]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[91]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[92]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[93]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[94]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[95]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[96]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[97]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[98]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[99]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[100]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[101]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[102]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[103]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[104]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[105]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[106]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[107]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[108]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[109]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[110]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[111]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[112]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[113]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[114]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[115]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[116]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[117]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[118]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[119]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[120]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[121]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[122]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[123]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[124]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[125]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[126]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[127]
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":154:0:154:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":154:0:154:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_lsb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[29]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[30]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[31]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[32]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[33]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[34]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[35]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[36]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[37]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[38]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[39]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[40]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[41]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[42]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[43]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[44]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[45]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[46]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[47]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[48]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[49]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[50]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[51]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[52]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[53]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[54]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[55]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[56]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[57]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[58]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[59]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[60]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[61]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[62]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[63]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[64]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[65]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[66]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[67]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[68]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[69]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[70]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[71]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[72]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[73]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[74]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[75]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[76]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[77]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[78]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[79]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[80]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[81]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[82]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[83]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[84]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[85]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[86]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[87]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[88]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[89]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[90]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[91]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[92]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[93]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[94]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[95]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[96]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[97]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[98]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[99]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[100]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[101]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[102]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[103]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[104]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[105]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[106]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[107]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[108]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[109]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[110]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[111]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[112]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[113]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[114]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[115]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[116]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[117]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[118]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[119]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[120]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[121]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[122]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[123]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[124]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[125]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[126]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_lsb[127]
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":156:0:156:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":156:0:156:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_flags_msb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[29]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[30]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[31]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[32]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[33]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[34]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[35]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[36]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[37]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[38]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[39]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[40]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[41]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[42]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[43]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[44]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[45]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[46]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[47]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[48]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[49]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[50]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[51]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[52]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[53]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[54]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[55]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[56]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[57]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[58]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[59]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[60]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[61]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[62]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[63]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[64]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[65]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[66]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[67]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[68]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[69]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[70]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[71]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[72]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[73]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[74]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[75]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[76]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[77]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[78]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[79]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[80]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[81]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[82]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[83]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[84]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[85]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[86]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[87]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[88]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[89]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[90]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[91]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[92]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[93]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[94]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[95]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[96]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[97]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[98]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[99]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[100]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[101]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[102]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[103]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[104]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[105]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[106]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[107]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[108]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[109]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[110]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[111]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[112]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[113]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[114]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[115]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[116]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[117]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[118]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[119]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[120]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[121]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[122]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[123]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[124]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[125]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[126]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_flags_msb[127]
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":150:0:150:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":150:0:150:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_lsb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[29]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[30]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[31]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[32]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[33]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[34]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[35]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[36]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[37]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[38]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[39]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[40]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[41]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[42]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[43]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[44]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[45]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[46]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[47]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[48]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[49]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[50]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[51]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[52]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[53]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[54]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[55]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[56]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[57]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[58]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[59]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[60]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[61]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[62]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[63]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[64]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[65]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[66]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[67]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[68]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[69]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[70]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[71]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[72]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[73]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[74]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[75]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[76]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[77]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[78]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[79]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[80]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[81]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[82]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[83]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[84]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[85]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[86]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[87]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[88]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[89]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[90]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[91]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[92]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[93]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[94]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[95]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[96]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[97]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[98]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[99]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[100]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[101]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[102]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[103]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[104]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[105]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[106]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[107]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[108]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[109]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[110]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[111]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[112]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[113]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[114]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[115]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[116]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[117]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[118]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[119]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[120]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[121]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[122]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[123]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[124]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[125]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[126]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_lsb[127]
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":152:0:152:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":152:0:152:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_flags_msb[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[8]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[9]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[10]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[11]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[12]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[13]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[14]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[15]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[16]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[17]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[18]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[19]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[20]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[21]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[22]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[23]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[24]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[25]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[26]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[27]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[28]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[29]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[30]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[31]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[32]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[33]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[34]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[35]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[36]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[37]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[38]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[39]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[40]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[41]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[42]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[43]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[44]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[45]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[46]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[47]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[48]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[49]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[50]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[51]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[52]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[53]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[54]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[55]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[56]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[57]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[58]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[59]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[60]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[61]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[62]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[63]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[64]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[65]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[66]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[67]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[68]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[69]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[70]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[71]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[72]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[73]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[74]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[75]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[76]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[77]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[78]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[79]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[80]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[81]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[82]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[83]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[84]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[85]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[86]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[87]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[88]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[89]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[90]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[91]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[92]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[93]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[94]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[95]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[96]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[97]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[98]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[99]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[100]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[101]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[102]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[103]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[104]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[105]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[106]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[107]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[108]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[109]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[110]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[111]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[112]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[113]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[114]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[115]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[116]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[117]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[118]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[119]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[120]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[121]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[122]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[123]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[124]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[125]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[126]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_flags_msb[127]
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.tap_cnt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":140:0:140:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":140:0:140:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.tap_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.tap_cnt[7]
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":102:0:102:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":102:0:102:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_found_lsb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_found_lsb_d
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":104:0:104:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":104:0:104:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_found_msb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_found_msb_d
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_not_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":106:0:106:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":106:0:106:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_not_found_lsb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_not_found_lsb_d
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_not_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":108:0:108:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":108:0:108:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_not_found_msb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_not_found_msb_d
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":98:0:98:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":98:0:98:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_found_lsb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_found_lsb_d
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":100:0:100:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":100:0:100:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_found_msb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_found_msb_d
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_not_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":110:0:110:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":110:0:110:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_not_found_lsb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_not_found_lsb_d
set_multicycle_path -setup 2 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_not_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":112:0:112:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":112:0:112:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_not_found_msb_d }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_not_found_msb_d
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_CLR_FLGS }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":246:0:246:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":246:0:246:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_CLR_FLGS }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_CLR_FLGS
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_LOAD }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":242:0:242:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":242:0:242:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_LOAD }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_LOAD
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_MOVE }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":240:0:240:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":240:0:240:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_MOVE }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.RX_CLK_ALIGN_MOVE
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_RESET_LANE }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":244:0:244:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":244:0:244:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.RX_RESET_LANE }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.RX_RESET_LANE
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.calc_done }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":250:0:250:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":250:0:250:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.calc_done }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.calc_done
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clk_align_done }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":254:0:254:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":254:0:254:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clk_align_done }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clk_align_done
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":190:0:190:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":190:0:190:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_lsb[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[7]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[8]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[9]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[10]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[11]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[12]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[13]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[14]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[15]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[16]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[17]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[18]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[19]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[20]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[21]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[22]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[23]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[24]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[25]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[26]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[27]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[28]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[29]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[30]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[31]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[32]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[33]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[34]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[35]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[36]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[37]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[38]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[39]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[40]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[41]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[42]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[43]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[44]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[45]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[46]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[47]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[48]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[49]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[50]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[51]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[52]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[53]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[54]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[55]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[56]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[57]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[58]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[59]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[60]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[61]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[62]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[63]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[64]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[65]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[66]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[67]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[68]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[69]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[70]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[71]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[72]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[73]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[74]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[75]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[76]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[77]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[78]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[79]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[80]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[81]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[82]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[83]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[84]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[85]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[86]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[87]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[88]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[89]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[90]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[91]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[92]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[93]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[94]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[95]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[96]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[97]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[98]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[99]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[100]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[101]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[102]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[103]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[104]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[105]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[106]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[107]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[108]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[109]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[110]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[111]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[112]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[113]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[114]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[115]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[116]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[117]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[118]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[119]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[120]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[121]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[122]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[123]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[124]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[125]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[126]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[127]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":192:0:192:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":192:0:192:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_msb[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[7]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[8]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[9]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[10]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[11]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[12]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[13]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[14]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[15]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[16]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[17]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[18]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[19]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[20]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[21]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[22]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[23]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[24]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[25]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[26]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[27]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[28]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[29]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[30]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[31]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[32]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[33]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[34]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[35]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[36]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[37]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[38]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[39]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[40]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[41]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[42]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[43]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[44]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[45]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[46]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[47]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[48]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[49]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[50]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[51]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[52]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[53]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[54]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[55]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[56]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[57]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[58]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[59]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[60]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[61]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[62]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[63]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[64]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[65]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[66]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[67]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[68]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[69]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[70]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[71]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[72]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[73]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[74]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[75]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[76]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[77]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[78]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[79]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[80]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[81]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[82]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[83]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[84]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[85]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[86]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[87]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[88]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[89]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[90]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[91]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[92]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[93]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[94]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[95]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[96]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[97]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[98]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[99]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[100]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[101]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[102]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[103]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[104]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[105]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[106]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[107]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[108]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[109]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[110]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[111]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[112]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[113]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[114]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[115]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[116]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[117]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[118]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[119]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[120]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[121]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[122]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[123]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[124]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[125]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[126]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[127]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":220:0:220:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":220:0:220:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_set }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_set
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":212:0:212:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":212:0:212:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_val[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[7]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":214:0:214:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":214:0:214:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_set }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_set
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":206:0:206:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":206:0:206:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_val[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[7]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":216:0:216:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":216:0:216:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_set }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_set
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":208:0:208:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":208:0:208:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[7]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":218:0:218:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":218:0:218:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_set }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_set
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":210:0:210:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":210:0:210:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_val[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[7]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":236:0:236:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":236:0:236:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":194:0:194:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":194:0:194:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_lsb[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[7]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[8]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[9]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[10]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[11]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[12]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[13]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[14]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[15]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[16]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[17]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[18]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[19]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[20]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[21]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[22]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[23]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[24]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[25]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[26]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[27]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[28]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[29]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[30]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[31]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[32]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[33]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[34]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[35]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[36]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[37]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[38]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[39]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[40]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[41]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[42]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[43]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[44]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[45]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[46]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[47]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[48]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[49]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[50]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[51]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[52]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[53]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[54]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[55]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[56]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[57]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[58]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[59]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[60]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[61]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[62]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[63]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[64]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[65]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[66]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[67]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[68]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[69]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[70]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[71]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[72]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[73]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[74]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[75]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[76]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[77]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[78]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[79]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[80]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[81]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[82]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[83]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[84]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[85]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[86]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[87]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[88]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[89]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[90]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[91]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[92]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[93]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[94]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[95]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[96]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[97]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[98]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[99]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[100]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[101]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[102]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[103]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[104]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[105]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[106]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[107]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[108]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[109]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[110]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[111]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[112]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[113]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[114]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[115]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[116]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[117]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[118]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[119]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[120]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[121]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[122]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[123]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[124]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[125]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[126]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[127]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":196:0:196:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":196:0:196:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_msb[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[7]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[8]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[9]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[10]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[11]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[12]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[13]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[14]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[15]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[16]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[17]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[18]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[19]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[20]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[21]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[22]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[23]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[24]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[25]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[26]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[27]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[28]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[29]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[30]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[31]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[32]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[33]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[34]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[35]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[36]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[37]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[38]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[39]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[40]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[41]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[42]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[43]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[44]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[45]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[46]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[47]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[48]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[49]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[50]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[51]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[52]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[53]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[54]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[55]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[56]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[57]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[58]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[59]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[60]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[61]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[62]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[63]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[64]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[65]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[66]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[67]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[68]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[69]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[70]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[71]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[72]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[73]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[74]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[75]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[76]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[77]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[78]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[79]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[80]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[81]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[82]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[83]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[84]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[85]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[86]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[87]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[88]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[89]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[90]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[91]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[92]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[93]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[94]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[95]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[96]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[97]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[98]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[99]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[100]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[101]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[102]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[103]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[104]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[105]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[106]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[107]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[108]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[109]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[110]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[111]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[112]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[113]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[114]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[115]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[116]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[117]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[118]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[119]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[120]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[121]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[122]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[123]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[124]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[125]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[126]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[127]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.rx_err }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":252:0:252:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":252:0:252:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.rx_err }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.rx_err
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.rx_trng_done }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":248:0:248:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":248:0:248:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.rx_trng_done }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.rx_trng_done
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tap_cnt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":234:0:234:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":234:0:234:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tap_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[7]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tapcnt_final[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":230:0:230:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":230:0:230:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tapcnt_final[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_final[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_final[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_final[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_final[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_final[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_final[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_final[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_final[7]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tapcnt_offset[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":228:0:228:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":228:0:228:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tapcnt_offset[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_offset[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_offset[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_offset[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_offset[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_offset[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_offset[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_offset[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tapcnt_offset[7]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.timeout_cnt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":238:0:238:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":238:0:238:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.timeout_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.timeout_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.timeout_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.timeout_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.timeout_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.timeout_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.timeout_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.timeout_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.timeout_cnt[7]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.wait_cnt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":232:0:232:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":232:0:232:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.wait_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.wait_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.wait_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.wait_cnt[2]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":222:0:222:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":222:0:222:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":198:0:198:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":198:0:198:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_lsb[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[7]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[8]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[9]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[10]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[11]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[12]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[13]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[14]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[15]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[16]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[17]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[18]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[19]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[20]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[21]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[22]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[23]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[24]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[25]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[26]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[27]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[28]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[29]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[30]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[31]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[32]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[33]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[34]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[35]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[36]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[37]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[38]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[39]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[40]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[41]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[42]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[43]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[44]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[45]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[46]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[47]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[48]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[49]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[50]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[51]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[52]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[53]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[54]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[55]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[56]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[57]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[58]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[59]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[60]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[61]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[62]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[63]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[64]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[65]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[66]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[67]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[68]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[69]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[70]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[71]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[72]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[73]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[74]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[75]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[76]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[77]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[78]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[79]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[80]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[81]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[82]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[83]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[84]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[85]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[86]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[87]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[88]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[89]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[90]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[91]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[92]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[93]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[94]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[95]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[96]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[97]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[98]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[99]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[100]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[101]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[102]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[103]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[104]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[105]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[106]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[107]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[108]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[109]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[110]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[111]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[112]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[113]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[114]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[115]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[116]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[117]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[118]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[119]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[120]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[121]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[122]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[123]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[124]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[125]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[126]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_lsb[127]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":200:0:200:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":200:0:200:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_flags_msb[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[7]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[8]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[9]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[10]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[11]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[12]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[13]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[14]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[15]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[16]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[17]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[18]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[19]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[20]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[21]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[22]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[23]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[24]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[25]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[26]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[27]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[28]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[29]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[30]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[31]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[32]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[33]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[34]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[35]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[36]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[37]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[38]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[39]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[40]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[41]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[42]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[43]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[44]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[45]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[46]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[47]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[48]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[49]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[50]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[51]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[52]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[53]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[54]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[55]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[56]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[57]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[58]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[59]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[60]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[61]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[62]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[63]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[64]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[65]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[66]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[67]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[68]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[69]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[70]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[71]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[72]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[73]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[74]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[75]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[76]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[77]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[78]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[79]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[80]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[81]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[82]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[83]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[84]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[85]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[86]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[87]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[88]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[89]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[90]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[91]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[92]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[93]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[94]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[95]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[96]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[97]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[98]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[99]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[100]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[101]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[102]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[103]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[104]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[105]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[106]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[107]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[108]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[109]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[110]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[111]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[112]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[113]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[114]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[115]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[116]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[117]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[118]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[119]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[120]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[121]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[122]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[123]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[124]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[125]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[126]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_flags_msb[127]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_lsb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":202:0:202:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":202:0:202:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_lsb[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[7]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[8]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[9]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[10]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[11]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[12]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[13]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[14]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[15]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[16]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[17]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[18]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[19]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[20]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[21]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[22]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[23]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[24]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[25]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[26]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[27]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[28]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[29]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[30]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[31]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[32]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[33]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[34]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[35]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[36]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[37]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[38]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[39]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[40]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[41]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[42]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[43]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[44]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[45]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[46]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[47]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[48]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[49]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[50]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[51]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[52]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[53]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[54]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[55]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[56]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[57]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[58]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[59]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[60]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[61]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[62]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[63]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[64]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[65]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[66]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[67]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[68]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[69]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[70]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[71]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[72]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[73]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[74]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[75]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[76]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[77]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[78]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[79]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[80]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[81]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[82]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[83]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[84]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[85]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[86]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[87]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[88]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[89]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[90]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[91]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[92]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[93]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[94]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[95]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[96]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[97]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[98]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[99]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[100]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[101]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[102]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[103]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[104]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[105]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[106]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[107]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[108]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[109]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[110]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[111]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[112]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[113]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[114]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[115]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[116]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[117]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[118]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[119]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[120]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[121]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[122]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[123]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[124]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[125]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[126]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_lsb[127]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_msb[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":204:0:204:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":204:0:204:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_flags_msb[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[7]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[8]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[9]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[10]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[11]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[12]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[13]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[14]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[15]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[16]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[17]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[18]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[19]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[20]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[21]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[22]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[23]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[24]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[25]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[26]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[27]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[28]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[29]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[30]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[31]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[32]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[33]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[34]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[35]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[36]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[37]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[38]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[39]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[40]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[41]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[42]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[43]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[44]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[45]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[46]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[47]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[48]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[49]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[50]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[51]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[52]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[53]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[54]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[55]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[56]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[57]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[58]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[59]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[60]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[61]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[62]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[63]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[64]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[65]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[66]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[67]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[68]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[69]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[70]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[71]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[72]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[73]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[74]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[75]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[76]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[77]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[78]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[79]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[80]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[81]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[82]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[83]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[84]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[85]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[86]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[87]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[88]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[89]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[90]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[91]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[92]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[93]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[94]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[95]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[96]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[97]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[98]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[99]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[100]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[101]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[102]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[103]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[104]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[105]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[106]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[107]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[108]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[109]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[110]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[111]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[112]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[113]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[114]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[115]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[116]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[117]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[118]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[119]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[120]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[121]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[122]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[123]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[124]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[125]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[126]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_flags_msb[127]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tap_cnt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":226:0:226:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.cnt[1]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":226:0:226:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.tap_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.tap_cnt[7]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":224:0:224:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":224:0:224:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.clkalign_curr_state[5]
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":162:0:162:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":162:0:162:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_found_lsb_d }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_found_lsb_d
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":164:0:164:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":164:0:164:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_found_msb_d }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_found_msb_d
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_not_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":166:0:166:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":166:0:166:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_not_found_lsb_d }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_not_found_lsb_d
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_not_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":168:0:168:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":168:0:168:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_not_found_msb_d }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_not_found_msb_d
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":158:0:158:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":158:0:158:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_found_lsb_d }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_found_lsb_d
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":160:0:160:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":160:0:160:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_found_msb_d }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_found_msb_d
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_not_found_lsb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":170:0:170:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":170:0:170:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_not_found_lsb_d }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_not_found_lsb_d
set_multicycle_path -setup 2 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_not_found_msb_d }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":172:0:172:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":172:0:172:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.late_not_found_msb_d }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.late_not_found_msb_d
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_cur_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":54:0:54:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":54:0:54:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_cur_set }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_cur_set
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_last_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":56:0:56:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":56:0:56:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_last_set }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_last_set
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_late_diff[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":74:0:74:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":74:0:74:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_late_diff[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[8]
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":62:0:62:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":62:0:62:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.early_val[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[7]
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_cur_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":58:0:58:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":58:0:58:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_cur_set }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_cur_set
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_last_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":60:0:60:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":60:0:60:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_last_set }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_last_set
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":64:0:64:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":64:0:64:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.late_val[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[7]
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_end1[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":68:0:68:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":68:0:68:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_end1[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[7]
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_end2[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":72:0:72:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":72:0:72:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_end2[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[7]
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_st1[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":66:0:66:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":66:0:66:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_st1[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[7]
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_st2[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":70:0:70:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":70:0:70:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.no_early_no_late_val_st2[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[7]
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":78:0:78:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":78:0:78:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[8]
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.noearly_nolate_diff_start[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":76:0:76:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":76:0:76:0|expression "[get_cells { CORERXIODBITALIGN_C0_0.*.u_CoreRxIODBitAlign.noearly_nolate_diff_start[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[0]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[1]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[2]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[3]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[4]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[5]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[6]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[7]
		CORERXIODBITALIGN_C0_0.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[8]
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_cur_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":114:0:114:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":114:0:114:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_cur_set }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_cur_set
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_last_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":116:0:116:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":116:0:116:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_last_set }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_last_set
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_late_diff[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":134:0:134:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":134:0:134:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_late_diff[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_late_diff[8]
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":122:0:122:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":122:0:122:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.early_val[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.early_val[7]
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_cur_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":118:0:118:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":118:0:118:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_cur_set }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_cur_set
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_last_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":120:0:120:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":120:0:120:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_last_set }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_last_set
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":124:0:124:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":124:0:124:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.late_val[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.late_val[7]
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_end1[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":128:0:128:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":128:0:128:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_end1[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end1[7]
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_end2[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":132:0:132:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":132:0:132:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_end2[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_end2[7]
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_st1[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":126:0:126:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":126:0:126:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_st1[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st1[7]
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_st2[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":130:0:130:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":130:0:130:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.no_early_no_late_val_st2[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.no_early_no_late_val_st2[7]
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":138:0:138:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":138:0:138:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_nxt[8]
set_multicycle_path -setup 3 -from [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }] -to [get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.noearly_nolate_diff_start[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":136:0:136:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.emflag_cnt[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":136:0:136:0|expression "[get_cells { CORERXIODBITALIGN_C0_1.*.u_CoreRxIODBitAlign.noearly_nolate_diff_start[*] }]" applies to objects:
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[0]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[1]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[2]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[3]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[4]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[5]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[6]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[7]
		CORERXIODBITALIGN_C0_1.CORERXIODBITALIGN_C0_0.u_CoreRxIODBitAlign.noearly_nolate_diff_start[8]
set_multicycle_path -setup 3 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":180:0:180:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":180:0:180:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_set }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_set
set_multicycle_path -setup 3 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":188:0:188:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":188:0:188:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_end_val[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_end_val[7]
set_multicycle_path -setup 3 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":174:0:174:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":174:0:174:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_set }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_set
set_multicycle_path -setup 3 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":182:0:182:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":182:0:182:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_init_val[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_init_val[7]
set_multicycle_path -setup 3 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":176:0:176:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":176:0:176:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_set }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_set
set_multicycle_path -setup 3 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":184:0:184:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":184:0:184:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_nxt_val[7]
set_multicycle_path -setup 3 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_set }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":178:0:178:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":178:0:178:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_set }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_set
set_multicycle_path -setup 3 -from [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }] -to [get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_val[*] }]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":186:0:186:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.emflag_cnt[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.emflag_cnt[7]
	@N:MF891:"c:/all_old_data/20211/iod_2biterr/designer/iog_iod_ddrx4_comp/synthesis.fdc":186:0:186:0|expression "[get_cells { PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.*.genblk1.U_ICB_BCLKSCLKALIGN.early_late_start_val[*] }]" applies to objects:
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[0]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[1]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[2]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[3]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[4]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[5]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[6]
		PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1\.U_ICB_BCLKSCLKALIGN.early_late_start_val[7]

Library Report
**************


# End of Constraint Checker Report
