// Seed: 1306370194
module module_0 (
    input wire id_0,
    input wor id_1,
    output wire id_2,
    input tri0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri0 id_7
);
  wand id_9;
  wire id_10;
  assign id_4 = 1'b0;
  assign id_9 = 1'b0 == id_0 - 1;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri id_4,
    input wire id_5,
    input wor id_6,
    input wor id_7,
    input tri0 id_8,
    input supply1 id_9,
    input wand id_10,
    input wand id_11,
    input supply0 id_12,
    input tri1 id_13,
    input wire id_14,
    input wor id_15,
    inout wire id_16
    , id_24,
    input tri0 id_17,
    input tri1 id_18,
    input tri0 id_19,
    input supply1 id_20,
    output wand id_21,
    output tri1 id_22
);
  assign id_21 = id_15 - 1;
  module_0(
      id_2, id_18, id_21, id_13, id_16, id_16, id_18, id_21
  );
endmodule
