// Defines for the SPI block register offsets:

#define RX0 0x0
#define RX1 0x4
#define RX2 0x8
#define RX3 0xc
#define TX0 0x0
#define TX1 0x4
#define TX2 0x8
#define TX3 0xc
#define CTRL 0x10
#define DIVIDER 0x14
#define SS 0x18
