Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon May 23 11:02:30 2022
| Host         : Yun running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPUDownload_timing_summary_routed.rpt -pb CPUDownload_timing_summary_routed.pb -rpx CPUDownload_timing_summary_routed.rpx -warn_on_violation
| Design       : CPUDownload
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: BTNC (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BTND (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BTNL (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BTNR (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BTNU (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pdu/chk_addr_r_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pdu/chk_addr_r_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pdu/chk_addr_r_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pdu/chk_addr_r_reg[15]/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: pdu/cnt_clk_r_reg[16]/Q (HIGH)

 There are 2417 register/latch pins with no clock driven by root clock pin: pdu/cnt_clk_r_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: pdu/rstn_r_reg[15]/Q (HIGH)

 There are 2274 register/latch pins with no clock driven by root clock pin: pdu/run_n_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7392 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.875        0.000                      0                   55        0.176        0.000                      0                   55        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.401        0.000                      0                   35        0.176        0.000                      0                   35        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.875        0.000                      0                   20        1.056        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 1.902ns (28.812%)  route 4.699ns (71.188%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.811     5.414    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y41         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.742     8.612    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.708 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=144, routed)         1.957    10.665    pdu/clk_pdu
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.339 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.339    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.453 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.453    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.567    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  pdu/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.681    pdu/cnt_clk_r_reg[12]_i_1_n_1
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.015 r  pdu/cnt_clk_r_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.015    pdu/cnt_clk_r_reg[16]_i_1_n_7
    SLICE_X41Y45         FDCE                                         r  pdu/cnt_clk_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    15.105    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y45         FDCE                                         r  pdu/cnt_clk_r_reg[17]/C
                         clock pessimism              0.284    15.390    
                         clock uncertainty           -0.035    15.354    
    SLICE_X41Y45         FDCE (Setup_fdce_C_D)        0.062    15.416    pdu/cnt_clk_r_reg[17]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                         -12.015    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 1.881ns (28.585%)  route 4.699ns (71.415%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.811     5.414    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y41         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.742     8.612    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.708 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=144, routed)         1.957    10.665    pdu/clk_pdu
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.339 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.339    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.453 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.453    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.567    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  pdu/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.681    pdu/cnt_clk_r_reg[12]_i_1_n_1
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.994 r  pdu/cnt_clk_r_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.994    pdu/cnt_clk_r_reg[16]_i_1_n_5
    SLICE_X41Y45         FDCE                                         r  pdu/cnt_clk_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    15.105    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y45         FDCE                                         r  pdu/cnt_clk_r_reg[19]/C
                         clock pessimism              0.284    15.390    
                         clock uncertainty           -0.035    15.354    
    SLICE_X41Y45         FDCE (Setup_fdce_C_D)        0.062    15.416    pdu/cnt_clk_r_reg[19]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.496ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 1.807ns (27.772%)  route 4.699ns (72.228%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.811     5.414    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y41         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.742     8.612    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.708 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=144, routed)         1.957    10.665    pdu/clk_pdu
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.339 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.339    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.453 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.453    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.567    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  pdu/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.681    pdu/cnt_clk_r_reg[12]_i_1_n_1
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.920 r  pdu/cnt_clk_r_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.920    pdu/cnt_clk_r_reg[16]_i_1_n_6
    SLICE_X41Y45         FDCE                                         r  pdu/cnt_clk_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    15.105    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y45         FDCE                                         r  pdu/cnt_clk_r_reg[18]/C
                         clock pessimism              0.284    15.390    
                         clock uncertainty           -0.035    15.354    
    SLICE_X41Y45         FDCE (Setup_fdce_C_D)        0.062    15.416    pdu/cnt_clk_r_reg[18]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                         -11.920    
  -------------------------------------------------------------------
                         slack                                  3.496    

Slack (MET) :             3.512ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 1.791ns (27.594%)  route 4.699ns (72.406%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.811     5.414    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y41         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.742     8.612    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.708 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=144, routed)         1.957    10.665    pdu/clk_pdu
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.339 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.339    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.453 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.453    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.567    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  pdu/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.681    pdu/cnt_clk_r_reg[12]_i_1_n_1
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.904 r  pdu/cnt_clk_r_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.904    pdu/cnt_clk_r_reg[16]_i_1_n_8
    SLICE_X41Y45         FDCE                                         r  pdu/cnt_clk_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    15.105    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y45         FDCE                                         r  pdu/cnt_clk_r_reg[16]/C
                         clock pessimism              0.284    15.390    
                         clock uncertainty           -0.035    15.354    
    SLICE_X41Y45         FDCE (Setup_fdce_C_D)        0.062    15.416    pdu/cnt_clk_r_reg[16]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                  3.512    

Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 1.788ns (27.561%)  route 4.699ns (72.439%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.811     5.414    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y41         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.742     8.612    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.708 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=144, routed)         1.957    10.665    pdu/clk_pdu
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.339 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.339    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.453 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.453    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.567    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.901 r  pdu/cnt_clk_r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.901    pdu/cnt_clk_r_reg[12]_i_1_n_7
    SLICE_X41Y44         FDCE                                         r  pdu/cnt_clk_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    15.105    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y44         FDCE                                         r  pdu/cnt_clk_r_reg[13]/C
                         clock pessimism              0.284    15.390    
                         clock uncertainty           -0.035    15.354    
    SLICE_X41Y44         FDCE (Setup_fdce_C_D)        0.062    15.416    pdu/cnt_clk_r_reg[13]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  3.515    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 1.767ns (27.326%)  route 4.699ns (72.674%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.811     5.414    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y41         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.742     8.612    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.708 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=144, routed)         1.957    10.665    pdu/clk_pdu
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.339 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.339    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.453 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.453    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.567    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.880 r  pdu/cnt_clk_r_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.880    pdu/cnt_clk_r_reg[12]_i_1_n_5
    SLICE_X41Y44         FDCE                                         r  pdu/cnt_clk_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    15.105    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y44         FDCE                                         r  pdu/cnt_clk_r_reg[15]/C
                         clock pessimism              0.284    15.390    
                         clock uncertainty           -0.035    15.354    
    SLICE_X41Y44         FDCE (Setup_fdce_C_D)        0.062    15.416    pdu/cnt_clk_r_reg[15]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                         -11.880    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 1.693ns (26.484%)  route 4.699ns (73.516%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.811     5.414    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y41         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.742     8.612    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.708 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=144, routed)         1.957    10.665    pdu/clk_pdu
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.339 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.339    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.453 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.453    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.567    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.806 r  pdu/cnt_clk_r_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.806    pdu/cnt_clk_r_reg[12]_i_1_n_6
    SLICE_X41Y44         FDCE                                         r  pdu/cnt_clk_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    15.105    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y44         FDCE                                         r  pdu/cnt_clk_r_reg[14]/C
                         clock pessimism              0.284    15.390    
                         clock uncertainty           -0.035    15.354    
    SLICE_X41Y44         FDCE (Setup_fdce_C_D)        0.062    15.416    pdu/cnt_clk_r_reg[14]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 1.677ns (26.300%)  route 4.699ns (73.700%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.811     5.414    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y41         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.742     8.612    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.708 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=144, routed)         1.957    10.665    pdu/clk_pdu
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.339 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.339    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.453 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.453    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.567    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.790 r  pdu/cnt_clk_r_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.790    pdu/cnt_clk_r_reg[12]_i_1_n_8
    SLICE_X41Y44         FDCE                                         r  pdu/cnt_clk_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    15.105    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y44         FDCE                                         r  pdu/cnt_clk_r_reg[12]/C
                         clock pessimism              0.284    15.390    
                         clock uncertainty           -0.035    15.354    
    SLICE_X41Y44         FDCE (Setup_fdce_C_D)        0.062    15.416    pdu/cnt_clk_r_reg[12]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.629ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 1.674ns (26.265%)  route 4.699ns (73.735%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.811     5.414    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y41         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.742     8.612    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.708 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=144, routed)         1.957    10.665    pdu/clk_pdu
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.339 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.339    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.453 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.453    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.787 r  pdu/cnt_clk_r_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.787    pdu/cnt_clk_r_reg[8]_i_1_n_7
    SLICE_X41Y43         FDCE                                         r  pdu/cnt_clk_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    15.105    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y43         FDCE                                         r  pdu/cnt_clk_r_reg[9]/C
                         clock pessimism              0.284    15.390    
                         clock uncertainty           -0.035    15.354    
    SLICE_X41Y43         FDCE (Setup_fdce_C_D)        0.062    15.416    pdu/cnt_clk_r_reg[9]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                         -11.787    
  -------------------------------------------------------------------
                         slack                                  3.629    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 1.653ns (26.021%)  route 4.699ns (73.979%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.811     5.414    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y41         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.742     8.612    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.708 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=144, routed)         1.957    10.665    pdu/clk_pdu
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.339 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.339    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.453 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.453    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.766 r  pdu/cnt_clk_r_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.766    pdu/cnt_clk_r_reg[8]_i_1_n_5
    SLICE_X41Y43         FDCE                                         r  pdu/cnt_clk_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    15.105    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y43         FDCE                                         r  pdu/cnt_clk_r_reg[11]/C
                         clock pessimism              0.284    15.390    
                         clock uncertainty           -0.035    15.354    
    SLICE_X41Y43         FDCE (Setup_fdce_C_D)        0.062    15.416    pdu/cnt_clk_r_reg[11]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  3.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/rstn_r_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    pdu/cnt_clk_r_reg[0]_0
    SLICE_X40Y61         FDPE                                         r  pdu/rstn_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  pdu/rstn_r_reg[11]/Q
                         net (fo=1, routed)           0.118     1.744    pdu/rstn_r[11]
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.838     2.003    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[12]/C
                         clock pessimism             -0.504     1.498    
    SLICE_X41Y61         FDPE (Hold_fdpe_C_D)         0.070     1.568    pdu/rstn_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/rstn_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.475    pdu/cnt_clk_r_reg[0]_0
    SLICE_X43Y76         FDPE                                         r  pdu/rstn_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  pdu/rstn_r_reg[2]/Q
                         net (fo=1, routed)           0.176     1.793    pdu/rstn_r[2]
    SLICE_X42Y76         FDPE                                         r  pdu/rstn_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.823     1.988    pdu/cnt_clk_r_reg[0]_0
    SLICE_X42Y76         FDPE                                         r  pdu/rstn_r_reg[3]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X42Y76         FDPE (Hold_fdpe_C_D)         0.059     1.547    pdu/rstn_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/rstn_r_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    pdu/cnt_clk_r_reg[0]_0
    SLICE_X40Y61         FDPE                                         r  pdu/rstn_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  pdu/rstn_r_reg[10]/Q
                         net (fo=1, routed)           0.174     1.800    pdu/rstn_r[10]
    SLICE_X40Y61         FDPE                                         r  pdu/rstn_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.838     2.003    pdu/cnt_clk_r_reg[0]_0
    SLICE_X40Y61         FDPE                                         r  pdu/rstn_r_reg[11]/C
                         clock pessimism             -0.517     1.485    
    SLICE_X40Y61         FDPE (Hold_fdpe_C_D)         0.066     1.551    pdu/rstn_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.633     1.553    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y41         FDCE                                         r  pdu/cnt_clk_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.141     1.694 r  pdu/cnt_clk_r_reg[3]/Q
                         net (fo=1, routed)           0.108     1.802    pdu/cnt_clk_r_reg_n_1_[3]
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.910 r  pdu/cnt_clk_r_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    pdu/cnt_clk_r_reg[0]_i_1_n_5
    SLICE_X41Y41         FDCE                                         r  pdu/cnt_clk_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.909     2.074    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y41         FDCE                                         r  pdu/cnt_clk_r_reg[3]/C
                         clock pessimism             -0.521     1.553    
    SLICE_X41Y41         FDCE (Hold_fdce_C_D)         0.105     1.658    pdu/cnt_clk_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.633     1.553    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y42         FDCE                                         r  pdu/cnt_clk_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.141     1.694 r  pdu/cnt_clk_r_reg[7]/Q
                         net (fo=1, routed)           0.108     1.802    pdu/cnt_clk_r_reg_n_1_[7]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.910 r  pdu/cnt_clk_r_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    pdu/cnt_clk_r_reg[4]_i_1_n_5
    SLICE_X41Y42         FDCE                                         r  pdu/cnt_clk_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.909     2.074    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y42         FDCE                                         r  pdu/cnt_clk_r_reg[7]/C
                         clock pessimism             -0.521     1.553    
    SLICE_X41Y42         FDCE (Hold_fdce_C_D)         0.105     1.658    pdu/cnt_clk_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.634     1.554    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y43         FDCE                                         r  pdu/cnt_clk_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  pdu/cnt_clk_r_reg[8]/Q
                         net (fo=1, routed)           0.105     1.800    pdu/cnt_clk_r_reg_n_1_[8]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.915 r  pdu/cnt_clk_r_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    pdu/cnt_clk_r_reg[8]_i_1_n_8
    SLICE_X41Y43         FDCE                                         r  pdu/cnt_clk_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.910     2.075    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y43         FDCE                                         r  pdu/cnt_clk_r_reg[8]/C
                         clock pessimism             -0.521     1.554    
    SLICE_X41Y43         FDCE (Hold_fdce_C_D)         0.105     1.659    pdu/cnt_clk_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.633     1.553    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y42         FDCE                                         r  pdu/cnt_clk_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.141     1.694 r  pdu/cnt_clk_r_reg[4]/Q
                         net (fo=1, routed)           0.105     1.799    pdu/cnt_clk_r_reg_n_1_[4]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.914 r  pdu/cnt_clk_r_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.914    pdu/cnt_clk_r_reg[4]_i_1_n_8
    SLICE_X41Y42         FDCE                                         r  pdu/cnt_clk_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.909     2.074    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y42         FDCE                                         r  pdu/cnt_clk_r_reg[4]/C
                         clock pessimism             -0.521     1.553    
    SLICE_X41Y42         FDCE (Hold_fdce_C_D)         0.105     1.658    pdu/cnt_clk_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.633     1.553    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y41         FDCE                                         r  pdu/cnt_clk_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDCE (Prop_fdce_C_Q)         0.141     1.694 r  pdu/cnt_clk_r_reg[2]/Q
                         net (fo=1, routed)           0.109     1.803    pdu/cnt_clk_r_reg_n_1_[2]
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.914 r  pdu/cnt_clk_r_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    pdu/cnt_clk_r_reg[0]_i_1_n_6
    SLICE_X41Y41         FDCE                                         r  pdu/cnt_clk_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.909     2.074    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y41         FDCE                                         r  pdu/cnt_clk_r_reg[2]/C
                         clock pessimism             -0.521     1.553    
    SLICE_X41Y41         FDCE (Hold_fdce_C_D)         0.105     1.658    pdu/cnt_clk_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.633     1.553    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y42         FDCE                                         r  pdu/cnt_clk_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.141     1.694 r  pdu/cnt_clk_r_reg[6]/Q
                         net (fo=1, routed)           0.109     1.803    pdu/cnt_clk_r_reg_n_1_[6]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.914 r  pdu/cnt_clk_r_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    pdu/cnt_clk_r_reg[4]_i_1_n_6
    SLICE_X41Y42         FDCE                                         r  pdu/cnt_clk_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.909     2.074    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y42         FDCE                                         r  pdu/cnt_clk_r_reg[6]/C
                         clock pessimism             -0.521     1.553    
    SLICE_X41Y42         FDCE (Hold_fdce_C_D)         0.105     1.658    pdu/cnt_clk_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.634     1.554    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y43         FDCE                                         r  pdu/cnt_clk_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  pdu/cnt_clk_r_reg[11]/Q
                         net (fo=5, routed)           0.120     1.815    pdu/cnt_clk_r_reg_n_1_[11]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.923 r  pdu/cnt_clk_r_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    pdu/cnt_clk_r_reg[8]_i_1_n_5
    SLICE_X41Y43         FDCE                                         r  pdu/cnt_clk_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.910     2.075    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y43         FDCE                                         r  pdu/cnt_clk_r_reg[11]/C
                         clock pessimism             -0.521     1.554    
    SLICE_X41Y43         FDCE (Hold_fdce_C_D)         0.105     1.659    pdu/cnt_clk_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X43Y76    pdu/rstn_r_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X40Y61    pdu/rstn_r_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X40Y61    pdu/rstn_r_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X41Y61    pdu/rstn_r_reg[12]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X41Y61    pdu/rstn_r_reg[13]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X41Y61    pdu/rstn_r_reg[14]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X41Y61    pdu/rstn_r_reg[15]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X43Y76    pdu/rstn_r_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X43Y76    pdu/rstn_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41    pdu/cnt_clk_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41    pdu/cnt_clk_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41    pdu/cnt_clk_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41    pdu/cnt_clk_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42    pdu/cnt_clk_r_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42    pdu/cnt_clk_r_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42    pdu/cnt_clk_r_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42    pdu/cnt_clk_r_reg[7]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y76    pdu/rstn_r_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y76    pdu/rstn_r_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y76    pdu/rstn_r_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y61    pdu/rstn_r_reg[10]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y61    pdu/rstn_r_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y61    pdu/rstn_r_reg[12]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y61    pdu/rstn_r_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y61    pdu/rstn_r_reg[14]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y61    pdu/rstn_r_reg[15]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y76    pdu/rstn_r_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y76    pdu/rstn_r_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y76    pdu/rstn_r_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.456ns (6.767%)  route 6.283ns (93.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.239    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.456     5.695 f  pdu/rstn_r_reg[15]/Q
                         net (fo=902, routed)         6.283    11.977    pdu/Q[0]
    SLICE_X41Y43         FDCE                                         f  pdu/cnt_clk_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    15.105    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y43         FDCE                                         r  pdu/cnt_clk_r_reg[10]/C
                         clock pessimism              0.187    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X41Y43         FDCE (Recov_fdce_C_CLR)     -0.405    14.852    pdu/cnt_clk_r_reg[10]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -11.977    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.456ns (6.767%)  route 6.283ns (93.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.239    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.456     5.695 f  pdu/rstn_r_reg[15]/Q
                         net (fo=902, routed)         6.283    11.977    pdu/Q[0]
    SLICE_X41Y43         FDCE                                         f  pdu/cnt_clk_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    15.105    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y43         FDCE                                         r  pdu/cnt_clk_r_reg[11]/C
                         clock pessimism              0.187    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X41Y43         FDCE (Recov_fdce_C_CLR)     -0.405    14.852    pdu/cnt_clk_r_reg[11]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -11.977    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.456ns (6.767%)  route 6.283ns (93.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.239    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.456     5.695 f  pdu/rstn_r_reg[15]/Q
                         net (fo=902, routed)         6.283    11.977    pdu/Q[0]
    SLICE_X41Y43         FDCE                                         f  pdu/cnt_clk_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    15.105    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y43         FDCE                                         r  pdu/cnt_clk_r_reg[8]/C
                         clock pessimism              0.187    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X41Y43         FDCE (Recov_fdce_C_CLR)     -0.405    14.852    pdu/cnt_clk_r_reg[8]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -11.977    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.456ns (6.767%)  route 6.283ns (93.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.239    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.456     5.695 f  pdu/rstn_r_reg[15]/Q
                         net (fo=902, routed)         6.283    11.977    pdu/Q[0]
    SLICE_X41Y43         FDCE                                         f  pdu/cnt_clk_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    15.105    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y43         FDCE                                         r  pdu/cnt_clk_r_reg[9]/C
                         clock pessimism              0.187    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X41Y43         FDCE (Recov_fdce_C_CLR)     -0.405    14.852    pdu/cnt_clk_r_reg[9]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -11.977    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 0.456ns (7.267%)  route 5.819ns (92.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.239    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.456     5.695 f  pdu/rstn_r_reg[15]/Q
                         net (fo=902, routed)         5.819    11.514    pdu/Q[0]
    SLICE_X41Y45         FDCE                                         f  pdu/cnt_clk_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    15.105    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y45         FDCE                                         r  pdu/cnt_clk_r_reg[16]/C
                         clock pessimism              0.187    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X41Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.852    pdu/cnt_clk_r_reg[16]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 0.456ns (7.267%)  route 5.819ns (92.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.239    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.456     5.695 f  pdu/rstn_r_reg[15]/Q
                         net (fo=902, routed)         5.819    11.514    pdu/Q[0]
    SLICE_X41Y45         FDCE                                         f  pdu/cnt_clk_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    15.105    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y45         FDCE                                         r  pdu/cnt_clk_r_reg[17]/C
                         clock pessimism              0.187    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X41Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.852    pdu/cnt_clk_r_reg[17]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 0.456ns (7.267%)  route 5.819ns (92.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.239    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.456     5.695 f  pdu/rstn_r_reg[15]/Q
                         net (fo=902, routed)         5.819    11.514    pdu/Q[0]
    SLICE_X41Y45         FDCE                                         f  pdu/cnt_clk_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    15.105    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y45         FDCE                                         r  pdu/cnt_clk_r_reg[18]/C
                         clock pessimism              0.187    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X41Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.852    pdu/cnt_clk_r_reg[18]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 0.456ns (7.267%)  route 5.819ns (92.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.239    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.456     5.695 f  pdu/rstn_r_reg[15]/Q
                         net (fo=902, routed)         5.819    11.514    pdu/Q[0]
    SLICE_X41Y45         FDCE                                         f  pdu/cnt_clk_r_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    15.105    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y45         FDCE                                         r  pdu/cnt_clk_r_reg[19]/C
                         clock pessimism              0.187    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X41Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.852    pdu/cnt_clk_r_reg[19]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 0.456ns (7.440%)  route 5.673ns (92.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.239    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.456     5.695 f  pdu/rstn_r_reg[15]/Q
                         net (fo=902, routed)         5.673    11.368    pdu/Q[0]
    SLICE_X41Y44         FDCE                                         f  pdu/cnt_clk_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    15.105    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y44         FDCE                                         r  pdu/cnt_clk_r_reg[12]/C
                         clock pessimism              0.187    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X41Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.852    pdu/cnt_clk_r_reg[12]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -11.368    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 0.456ns (7.440%)  route 5.673ns (92.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.636     5.239    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.456     5.695 f  pdu/rstn_r_reg[15]/Q
                         net (fo=902, routed)         5.673    11.368    pdu/Q[0]
    SLICE_X41Y44         FDCE                                         f  pdu/cnt_clk_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    15.105    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y44         FDCE                                         r  pdu/cnt_clk_r_reg[13]/C
                         clock pessimism              0.187    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X41Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.852    pdu/cnt_clk_r_reg[13]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -11.368    
  -------------------------------------------------------------------
                         slack                                  3.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.141ns (10.832%)  route 1.161ns (89.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.626 f  pdu/rstn_r_reg[15]/Q
                         net (fo=902, routed)         1.161     2.787    pdu/Q[0]
    SLICE_X41Y41         FDCE                                         f  pdu/cnt_clk_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.909     2.074    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y41         FDCE                                         r  pdu/cnt_clk_r_reg[0]/C
                         clock pessimism             -0.250     1.823    
    SLICE_X41Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.731    pdu/cnt_clk_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.141ns (10.832%)  route 1.161ns (89.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.626 f  pdu/rstn_r_reg[15]/Q
                         net (fo=902, routed)         1.161     2.787    pdu/Q[0]
    SLICE_X41Y41         FDCE                                         f  pdu/cnt_clk_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.909     2.074    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y41         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
                         clock pessimism             -0.250     1.823    
    SLICE_X41Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.731    pdu/cnt_clk_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.141ns (10.832%)  route 1.161ns (89.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.626 f  pdu/rstn_r_reg[15]/Q
                         net (fo=902, routed)         1.161     2.787    pdu/Q[0]
    SLICE_X41Y41         FDCE                                         f  pdu/cnt_clk_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.909     2.074    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y41         FDCE                                         r  pdu/cnt_clk_r_reg[2]/C
                         clock pessimism             -0.250     1.823    
    SLICE_X41Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.731    pdu/cnt_clk_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.141ns (10.832%)  route 1.161ns (89.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.626 f  pdu/rstn_r_reg[15]/Q
                         net (fo=902, routed)         1.161     2.787    pdu/Q[0]
    SLICE_X41Y41         FDCE                                         f  pdu/cnt_clk_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.909     2.074    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y41         FDCE                                         r  pdu/cnt_clk_r_reg[3]/C
                         clock pessimism             -0.250     1.823    
    SLICE_X41Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.731    pdu/cnt_clk_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.141ns (10.405%)  route 1.214ns (89.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.626 f  pdu/rstn_r_reg[15]/Q
                         net (fo=902, routed)         1.214     2.840    pdu/Q[0]
    SLICE_X41Y42         FDCE                                         f  pdu/cnt_clk_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.909     2.074    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y42         FDCE                                         r  pdu/cnt_clk_r_reg[4]/C
                         clock pessimism             -0.250     1.823    
    SLICE_X41Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.731    pdu/cnt_clk_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.141ns (10.405%)  route 1.214ns (89.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.626 f  pdu/rstn_r_reg[15]/Q
                         net (fo=902, routed)         1.214     2.840    pdu/Q[0]
    SLICE_X41Y42         FDCE                                         f  pdu/cnt_clk_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.909     2.074    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y42         FDCE                                         r  pdu/cnt_clk_r_reg[5]/C
                         clock pessimism             -0.250     1.823    
    SLICE_X41Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.731    pdu/cnt_clk_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.141ns (10.405%)  route 1.214ns (89.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.626 f  pdu/rstn_r_reg[15]/Q
                         net (fo=902, routed)         1.214     2.840    pdu/Q[0]
    SLICE_X41Y42         FDCE                                         f  pdu/cnt_clk_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.909     2.074    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y42         FDCE                                         r  pdu/cnt_clk_r_reg[6]/C
                         clock pessimism             -0.250     1.823    
    SLICE_X41Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.731    pdu/cnt_clk_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.141ns (10.405%)  route 1.214ns (89.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.626 f  pdu/rstn_r_reg[15]/Q
                         net (fo=902, routed)         1.214     2.840    pdu/Q[0]
    SLICE_X41Y42         FDCE                                         f  pdu/cnt_clk_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.909     2.074    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y42         FDCE                                         r  pdu/cnt_clk_r_reg[7]/C
                         clock pessimism             -0.250     1.823    
    SLICE_X41Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.731    pdu/cnt_clk_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             2.368ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.141ns (5.392%)  route 2.474ns (94.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.626 f  pdu/rstn_r_reg[15]/Q
                         net (fo=902, routed)         2.474     4.100    pdu/Q[0]
    SLICE_X41Y44         FDCE                                         f  pdu/cnt_clk_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.910     2.075    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y44         FDCE                                         r  pdu/cnt_clk_r_reg[12]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X41Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.732    pdu/cnt_clk_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           4.100    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.368ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.141ns (5.392%)  route 2.474ns (94.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y61         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.626 f  pdu/rstn_r_reg[15]/Q
                         net (fo=902, routed)         2.474     4.100    pdu/Q[0]
    SLICE_X41Y44         FDCE                                         f  pdu/cnt_clk_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.910     2.075    pdu/cnt_clk_r_reg[0]_0
    SLICE_X41Y44         FDCE                                         r  pdu/cnt_clk_r_reg[13]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X41Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.732    pdu/cnt_clk_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           4.100    
  -------------------------------------------------------------------
                         slack                                  2.368    





