<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Git\Pmod\Pmod_DS2\impl\gwsynthesis\nes.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Git\Pmod\Pmod_DS2\src\nestang.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Git\Pmod\Pmod_DS2\src\nes.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Aug 13 22:03:52 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2893</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2999</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>64</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>5</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>130</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>all_inputs</td>
</tr>
<tr>
<td>2</td>
<td>clk3</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>all_inputs</td>
<td>sys_clk</td>
<td>clk3 </td>
</tr>
<tr>
<td>3</td>
<td>sclk</td>
<td>Generated</td>
<td>7560.000</td>
<td>0.132
<td>0.000</td>
<td>3780.000</td>
<td>clk3 </td>
<td>clk3</td>
<td>sclk </td>
</tr>
<tr>
<td>4</td>
<td>joystick_clk</td>
<td>Generated</td>
<td>7560.000</td>
<td>0.132
<td>0.000</td>
<td>3780.000</td>
<td>sclk </td>
<td>sclk</td>
<td>joystick_clk joystick_clk_d </td>
</tr>
<tr>
<td>5</td>
<td>joystick_clk2</td>
<td>Generated</td>
<td>7560.000</td>
<td>0.132
<td>0.000</td>
<td>3780.000</td>
<td>sclk </td>
<td>sclk</td>
<td>joystick_clk2 joystick_clk2_d </td>
</tr>
<tr>
<td>6</td>
<td>controller/W_scan_seq_pls</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller/pls/O_SCAN_SEQ_PLS_s0/Q </td>
</tr>
<tr>
<td>7</td>
<td>controller/n50_13</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller/n50_s1/F </td>
</tr>
<tr>
<td>8</td>
<td>controller/W_TXSET</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller/pls/W_TXSET_s/F </td>
</tr>
<tr>
<td>9</td>
<td>controller2/W_TXSET</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller2/pls/W_TXSET_s/F </td>
</tr>
<tr>
<td>10</td>
<td>controller2/W_RXWT</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller2/pls/W_RXWT_s/F </td>
</tr>
<tr>
<td>11</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>3.077</td>
<td>325.000
<td>0.000</td>
<td>1.538</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>12</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>15.385</td>
<td>65.000
<td>0.000</td>
<td>7.692</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>clk_div/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk3</td>
<td>25.000(MHz)</td>
<td>216.714(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sclk</td>
<td>0.132(MHz)</td>
<td>134.683(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>joystick_clk</td>
<td>0.132(MHz)</td>
<td>381.307(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>joystick_clk2</td>
<td>0.132(MHz)</td>
<td>458.165(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>controller/n50_13</td>
<td>100.000(MHz)</td>
<td>190.181(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>controller/W_TXSET</td>
<td>100.000(MHz)</td>
<td>242.314(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>controller2/W_TXSET</td>
<td>100.000(MHz)</td>
<td>290.962(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>65.000(MHz)</td>
<td>130.756(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk!</h4>
<h4>No timing paths to get frequency of controller/W_scan_seq_pls!</h4>
<h4>No timing paths to get frequency of controller2/W_RXWT!</h4>
<h4>No timing paths to get frequency of pll_clk/PLLA_inst/CLKOUT2.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>joystick_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>joystick_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>joystick_clk2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>joystick_clk2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/W_scan_seq_pls</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/W_scan_seq_pls</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/n50_13</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/n50_13</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/W_TXSET</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/W_TXSET</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller2/W_TXSET</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller2/W_TXSET</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller2/W_RXWT</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller2/W_RXWT</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.232</td>
<td>controller/pls/O_byte_cnt_3_s0/Q</td>
<td>controller/O_RXD_1_4_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>-0.118</td>
<td>4.595</td>
</tr>
<tr>
<td>2</td>
<td>0.968</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_3_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>-0.121</td>
<td>3.861</td>
</tr>
<tr>
<td>3</td>
<td>0.970</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_1_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>-0.069</td>
<td>3.807</td>
</tr>
<tr>
<td>4</td>
<td>0.976</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_2_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>-0.075</td>
<td>3.807</td>
</tr>
<tr>
<td>5</td>
<td>0.982</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_5_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>-0.151</td>
<td>3.878</td>
</tr>
<tr>
<td>6</td>
<td>1.076</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_0_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>-0.094</td>
<td>3.726</td>
</tr>
<tr>
<td>7</td>
<td>1.083</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_7_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>-0.101</td>
<td>3.726</td>
</tr>
<tr>
<td>8</td>
<td>1.128</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_6_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>-0.142</td>
<td>3.722</td>
</tr>
<tr>
<td>9</td>
<td>2.371</td>
<td>controller/rxd/O_RXD_DAT_1_s0/Q</td>
<td>controller/O_RXD_2_1_s1/D</td>
<td>controller/n50_13:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.152</td>
<td>2.469</td>
</tr>
<tr>
<td>10</td>
<td>2.523</td>
<td>controller/rxd/O_RXD_DAT_0_s0/Q</td>
<td>controller/O_RXD_2_0_s1/D</td>
<td>controller/n50_13:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.127</td>
<td>2.346</td>
</tr>
<tr>
<td>11</td>
<td>2.590</td>
<td>controller/rxd/O_RXD_DAT_6_s0/Q</td>
<td>controller/O_RXD_2_6_s1/D</td>
<td>controller/n50_13:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.060</td>
<td>2.346</td>
</tr>
<tr>
<td>12</td>
<td>2.599</td>
<td>controller/rxd/O_RXD_DAT_5_s0/Q</td>
<td>controller/O_RXD_2_5_s1/D</td>
<td>controller/n50_13:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.051</td>
<td>2.346</td>
</tr>
<tr>
<td>13</td>
<td>2.704</td>
<td>controller/rxd/O_RXD_DAT_4_s0/Q</td>
<td>controller/O_RXD_1_4_s1/D</td>
<td>controller/n50_13:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.083</td>
<td>2.209</td>
</tr>
<tr>
<td>14</td>
<td>2.707</td>
<td>controller/rxd/O_RXD_DAT_3_s0/Q</td>
<td>controller/O_RXD_2_3_s1/D</td>
<td>controller/n50_13:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.081</td>
<td>2.209</td>
</tr>
<tr>
<td>15</td>
<td>2.726</td>
<td>controller/rxd/O_RXD_DAT_2_s0/Q</td>
<td>controller/O_RXD_2_2_s1/D</td>
<td>controller/n50_13:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.127</td>
<td>2.144</td>
</tr>
<tr>
<td>16</td>
<td>5.627</td>
<td>controller/rxd/O_RXD_DAT_7_s0/Q</td>
<td>controller/cmd/conf_ent_reg_s1/CE</td>
<td>controller/n50_13:[R]</td>
<td>controller/W_TXSET:[R]</td>
<td>10.000</td>
<td>-0.196</td>
<td>4.223</td>
</tr>
<tr>
<td>17</td>
<td>5.873</td>
<td>controller/cmd/conf_state_0_s1/Q</td>
<td>controller/cmd/conf_done_s0/CE</td>
<td>controller/W_TXSET:[R]</td>
<td>controller/W_TXSET:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.825</td>
</tr>
<tr>
<td>18</td>
<td>6.563</td>
<td>controller2/cmd/conf_state_0_s1/Q</td>
<td>controller2/cmd/conf_done_s0/CE</td>
<td>controller2/W_TXSET:[R]</td>
<td>controller2/W_TXSET:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.135</td>
</tr>
<tr>
<td>19</td>
<td>6.745</td>
<td>controller2/pls/O_byte_cnt_1_s0/Q</td>
<td>controller2/cmd/conf_entry_s1/CE</td>
<td>sclk:[R]</td>
<td>controller2/W_TXSET:[R]</td>
<td>10.000</td>
<td>-0.289</td>
<td>3.197</td>
</tr>
<tr>
<td>20</td>
<td>6.788</td>
<td>controller2/rxd/sp_7_s0/Q</td>
<td>controller2/rxd/O_RXD_DAT_7_s0/D</td>
<td>joystick_clk2:[R]</td>
<td>controller2/W_RXWT:[R]</td>
<td>10.000</td>
<td>0.867</td>
<td>2.252</td>
</tr>
<tr>
<td>21</td>
<td>6.798</td>
<td>controller/cmd/conf_state_0_s1/Q</td>
<td>controller/cmd/conf_state_0_s1/D</td>
<td>controller/W_TXSET:[R]</td>
<td>controller/W_TXSET:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.139</td>
</tr>
<tr>
<td>22</td>
<td>6.851</td>
<td>controller2/pls/O_byte_cnt_2_s0/Q</td>
<td>controller2/cmd/conf_ent_reg_s1/CE</td>
<td>sclk:[R]</td>
<td>controller2/W_TXSET:[R]</td>
<td>10.000</td>
<td>-0.280</td>
<td>3.082</td>
</tr>
<tr>
<td>23</td>
<td>6.873</td>
<td>controller2/cmd/pad_id_s0/Q</td>
<td>controller2/pls/psSEL_s0/CE</td>
<td>controller2/W_TXSET:[R]</td>
<td>sclk:[R]</td>
<td>10.000</td>
<td>0.282</td>
<td>2.499</td>
</tr>
<tr>
<td>24</td>
<td>6.999</td>
<td>controller/cmd/conf_state_0_s1/Q</td>
<td>controller/cmd/O_TXD_DAT_6_s1/D</td>
<td>controller/W_TXSET:[R]</td>
<td>controller/W_TXSET:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.937</td>
</tr>
<tr>
<td>25</td>
<td>4.001</td>
<td>controller/rxd/O_RXD_DAT_7_s0/Q</td>
<td>controller/O_RXD_2_7_s1/D</td>
<td>controller/n50_13:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.100</td>
<td>0.890</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.614</td>
<td>controller/txd/n4_s2/I0</td>
<td>sclk_s1/D</td>
<td>sclk:[R]</td>
<td>clk3:[R]</td>
<td>0.000</td>
<td>-0.713</td>
<td>0.159</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.609</td>
<td>joystick_miso2_ibuf/O</td>
<td>controller2/rxd/sp_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>joystick_clk2:[R]</td>
<td>0.000</td>
<td>-1.237</td>
<td>0.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.272</td>
<td>joystick_miso_ibuf/O</td>
<td>controller/rxd/sp_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>joystick_clk:[R]</td>
<td>0.000</td>
<td>-0.900</td>
<td>0.675</td>
</tr>
<tr>
<td>4</td>
<td>0.007</td>
<td>controller/pls/psSEL_s0/RESET</td>
<td>controller/pls/psSEL_s0/RESET</td>
<td>controller/W_scan_seq_pls:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>-0.904</td>
<td>0.852</td>
</tr>
<tr>
<td>5</td>
<td>0.011</td>
<td>controller/pls/O_byte_cnt_0_s0/RESET</td>
<td>controller/pls/O_byte_cnt_0_s0/RESET</td>
<td>controller/W_scan_seq_pls:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>-0.900</td>
<td>0.852</td>
</tr>
<tr>
<td>6</td>
<td>0.011</td>
<td>controller/pls/O_byte_cnt_1_s0/RESET</td>
<td>controller/pls/O_byte_cnt_1_s0/RESET</td>
<td>controller/W_scan_seq_pls:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>-0.900</td>
<td>0.852</td>
</tr>
<tr>
<td>7</td>
<td>0.011</td>
<td>controller/pls/O_byte_cnt_2_s0/RESET</td>
<td>controller/pls/O_byte_cnt_2_s0/RESET</td>
<td>controller/W_scan_seq_pls:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>-0.900</td>
<td>0.852</td>
</tr>
<tr>
<td>8</td>
<td>0.011</td>
<td>controller/pls/O_byte_cnt_3_s0/RESET</td>
<td>controller/pls/O_byte_cnt_3_s0/RESET</td>
<td>controller/W_scan_seq_pls:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>-0.900</td>
<td>0.852</td>
</tr>
<tr>
<td>9</td>
<td>0.191</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s/DI[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.246</td>
</tr>
<tr>
<td>10</td>
<td>0.193</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/DI[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.235</td>
</tr>
<tr>
<td>11</td>
<td>0.205</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/DI[4]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>12</td>
<td>0.205</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/DI[3]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>13</td>
<td>0.206</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/DI[1]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.238</td>
</tr>
<tr>
<td>14</td>
<td>0.207</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/DI[6]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.258</td>
</tr>
<tr>
<td>15</td>
<td>0.207</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/DI[5]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.258</td>
</tr>
<tr>
<td>16</td>
<td>0.220</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s/DI[6]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.013</td>
<td>0.269</td>
</tr>
<tr>
<td>17</td>
<td>0.231</td>
<td>controller/rxd/sp_0_s0/Q</td>
<td>controller/rxd/O_RXD_DAT_0_s0/D</td>
<td>joystick_clk:[R]</td>
<td>controller/n50_13:[R]</td>
<td>0.000</td>
<td>-0.104</td>
<td>0.383</td>
</tr>
<tr>
<td>18</td>
<td>0.233</td>
<td>controller/rxd/sp_1_s0/Q</td>
<td>controller/rxd/O_RXD_DAT_1_s0/D</td>
<td>joystick_clk:[R]</td>
<td>controller/n50_13:[R]</td>
<td>0.000</td>
<td>-0.104</td>
<td>0.385</td>
</tr>
<tr>
<td>19</td>
<td>0.242</td>
<td>controller/rxd/sp_5_s0/Q</td>
<td>controller/rxd/O_RXD_DAT_5_s0/D</td>
<td>joystick_clk:[R]</td>
<td>controller/n50_13:[R]</td>
<td>0.000</td>
<td>-0.096</td>
<td>0.386</td>
</tr>
<tr>
<td>20</td>
<td>0.247</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/DI[2]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.279</td>
</tr>
<tr>
<td>21</td>
<td>0.248</td>
<td>controller/rxd/sp_2_s0/Q</td>
<td>controller/rxd/O_RXD_DAT_2_s0/D</td>
<td>joystick_clk:[R]</td>
<td>controller/n50_13:[R]</td>
<td>0.000</td>
<td>-0.096</td>
<td>0.392</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>sclk_cnt_0_s0/Q</td>
<td>sclk_cnt_0_s0/D</td>
<td>clk3:[R]</td>
<td>clk3:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>vga_timing_m0/v_cnt_0_s0/Q</td>
<td>vga_timing_m0/v_cnt_0_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>vga_timing_m0/h_cnt_9_s0/Q</td>
<td>vga_timing_m0/h_cnt_9_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>vga_timing_m0/v_cnt_7_s0/Q</td>
<td>vga_timing_m0/v_cnt_7_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.554</td>
<td>sys_resetn_s0/Q</td>
<td>clk_div/clkdiv_inst/RESETN</td>
<td>clk3:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-0.694</td>
<td>4.260</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.425</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>clk3:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.538</td>
<td>-0.692</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.425</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>clk3:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.538</td>
<td>-0.692</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.425</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>clk3:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.538</td>
<td>-0.692</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.425</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>clk3:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.538</td>
<td>-0.692</td>
<td>2.469</td>
</tr>
<tr>
<td>6</td>
<td>1.113</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>clk3:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-0.694</td>
<td>2.469</td>
</tr>
<tr>
<td>7</td>
<td>1.113</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>clk3:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-0.694</td>
<td>2.469</td>
</tr>
<tr>
<td>8</td>
<td>1.113</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>clk3:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-0.694</td>
<td>2.469</td>
</tr>
<tr>
<td>9</td>
<td>1.113</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>clk3:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-0.694</td>
<td>2.469</td>
</tr>
<tr>
<td>10</td>
<td>2.081</td>
<td>sys_resetn_s0/Q</td>
<td>vga_timing_m0/v_cnt_5_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-1.801</td>
<td>2.414</td>
</tr>
<tr>
<td>11</td>
<td>2.081</td>
<td>sys_resetn_s0/Q</td>
<td>vga_timing_m0/h_cnt_0_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-1.807</td>
<td>2.420</td>
</tr>
<tr>
<td>12</td>
<td>2.081</td>
<td>sys_resetn_s0/Q</td>
<td>vga_timing_m0/h_cnt_1_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-1.807</td>
<td>2.420</td>
</tr>
<tr>
<td>13</td>
<td>2.081</td>
<td>sys_resetn_s0/Q</td>
<td>vga_timing_m0/h_cnt_5_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-1.807</td>
<td>2.420</td>
</tr>
<tr>
<td>14</td>
<td>2.081</td>
<td>sys_resetn_s0/Q</td>
<td>vga_timing_m0/h_cnt_6_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-1.807</td>
<td>2.420</td>
</tr>
<tr>
<td>15</td>
<td>2.081</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-1.813</td>
<td>2.426</td>
</tr>
<tr>
<td>16</td>
<td>2.081</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-1.813</td>
<td>2.426</td>
</tr>
<tr>
<td>17</td>
<td>2.081</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-1.813</td>
<td>2.426</td>
</tr>
<tr>
<td>18</td>
<td>2.081</td>
<td>sys_resetn_s0/Q</td>
<td>vga_timing_m0/v_active_s1/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-1.813</td>
<td>2.426</td>
</tr>
<tr>
<td>19</td>
<td>2.081</td>
<td>sys_resetn_s0/Q</td>
<td>vga_timing_m0/v_cnt_6_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-1.813</td>
<td>2.426</td>
</tr>
<tr>
<td>20</td>
<td>2.081</td>
<td>sys_resetn_s0/Q</td>
<td>vga_timing_m0/v_cnt_7_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-1.813</td>
<td>2.426</td>
</tr>
<tr>
<td>21</td>
<td>2.085</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-1.819</td>
<td>2.428</td>
</tr>
<tr>
<td>22</td>
<td>2.085</td>
<td>sys_resetn_s0/Q</td>
<td>vga_timing_m0/vs_reg_s1/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-1.819</td>
<td>2.428</td>
</tr>
<tr>
<td>23</td>
<td>2.085</td>
<td>sys_resetn_s0/Q</td>
<td>vga_timing_m0/v_cnt_4_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-1.819</td>
<td>2.428</td>
</tr>
<tr>
<td>24</td>
<td>2.085</td>
<td>sys_resetn_s0/Q</td>
<td>vga_timing_m0/h_cnt_4_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-1.825</td>
<td>2.434</td>
</tr>
<tr>
<td>25</td>
<td>2.085</td>
<td>sys_resetn_s0/Q</td>
<td>vga_timing_m0/h_cnt_8_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.077</td>
<td>-1.825</td>
<td>2.434</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.050</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.870</td>
<td>1.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.050</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.870</td>
<td>1.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.046</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.866</td>
<td>1.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.046</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.866</td>
<td>1.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.859</td>
<td>sys_resetn_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.847</td>
<td>0.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.856</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.844</td>
<td>0.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.856</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.844</td>
<td>0.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.856</td>
<td>sys_resetn_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.844</td>
<td>0.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.852</td>
<td>sys_resetn_s0/Q</td>
<td>vga_timing_m0/h_cnt_7_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.857</td>
<td>0.987</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.852</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.854</td>
<td>0.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.852</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.854</td>
<td>0.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.852</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.854</td>
<td>0.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.852</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.854</td>
<td>0.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.852</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.854</td>
<td>0.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.852</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.840</td>
<td>0.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.852</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.840</td>
<td>0.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.852</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.840</td>
<td>0.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.852</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.840</td>
<td>0.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.852</td>
<td>sys_resetn_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.854</td>
<td>0.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.852</td>
<td>sys_resetn_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.854</td>
<td>0.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.852</td>
<td>sys_resetn_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.854</td>
<td>0.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.852</td>
<td>sys_resetn_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.854</td>
<td>0.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.852</td>
<td>sys_resetn_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.840</td>
<td>0.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.849</td>
<td>sys_resetn_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.850</td>
<td>0.983</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.848</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLEAR</td>
<td>clk3:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.871</td>
<td>1.004</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.068</td>
<td>3.318</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller2/W_TXSET</td>
<td>controller2/cmd/conf_state_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.068</td>
<td>3.318</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller2/W_TXSET</td>
<td>controller2/cmd/conf_done_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.068</td>
<td>3.318</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller2/W_TXSET</td>
<td>controller2/cmd/pad_id_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.071</td>
<td>3.321</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller2/W_TXSET</td>
<td>controller2/cmd/conf_state_2_s1</td>
</tr>
<tr>
<td>5</td>
<td>3.073</td>
<td>3.323</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller2/W_TXSET</td>
<td>controller2/cmd/conf_entry_s1</td>
</tr>
<tr>
<td>6</td>
<td>3.073</td>
<td>3.323</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller2/W_TXSET</td>
<td>controller2/cmd/conf_state_0_s1</td>
</tr>
<tr>
<td>7</td>
<td>3.074</td>
<td>3.324</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller2/W_TXSET</td>
<td>controller2/cmd/O_TXD_DAT_7_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.074</td>
<td>3.324</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller2/W_TXSET</td>
<td>controller2/cmd/O_TXD_DAT_6_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.074</td>
<td>3.324</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller2/W_TXSET</td>
<td>controller2/cmd/O_TXD_DAT_4_s1</td>
</tr>
<tr>
<td>10</td>
<td>3.076</td>
<td>3.326</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>controller2/W_TXSET</td>
<td>controller2/cmd/O_TXD_DAT_3_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.124</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R24C43[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.297</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>controller/pls/O_byte_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.680</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R26C43[0][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[1][B]</td>
<td>controller/n271_s1/I1</td>
</tr>
<tr>
<td>3.742</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C42[1][B]</td>
<td style=" background: #97FFFF;">controller/n271_s1/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>controller/n271_s0/I3</td>
</tr>
<tr>
<td>4.893</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" background: #97FFFF;">controller/n271_s0/F</td>
</tr>
<tr>
<td>6.892</td>
<td>1.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_1_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.415</td>
<td>2.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL5[B]</td>
<td>controller/O_RXD_1_4_s1/CLK</td>
</tr>
<tr>
<td>7.380</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_1_4_s1</td>
</tr>
<tr>
<td>7.124</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[B]</td>
<td>controller/O_RXD_1_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.118</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.053, 22.905%; route: 3.160, 68.770%; tC2Q: 0.382, 8.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.415, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R24C43[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.297</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.680</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R26C43[1][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.508</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R26C41[1][A]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.671</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.132</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.158</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.418</td>
<td>2.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>controller/O_RXD_2_3_s1/CLK</td>
</tr>
<tr>
<td>7.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_3_s1</td>
</tr>
<tr>
<td>7.127</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[A]</td>
<td>controller/O_RXD_2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.922, 23.891%; route: 2.556, 66.203%; tC2Q: 0.382, 9.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.418, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R24C43[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.297</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.680</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R26C43[1][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.508</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R26C41[1][A]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.671</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.132</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.105</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.366</td>
<td>2.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[A]</td>
<td>controller/O_RXD_2_1_s1/CLK</td>
</tr>
<tr>
<td>7.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_1_s1</td>
</tr>
<tr>
<td>7.075</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>controller/O_RXD_2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.922, 24.228%; route: 2.503, 65.726%; tC2Q: 0.382, 10.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.366, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R24C43[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.297</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.680</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R26C43[1][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.508</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R26C41[1][A]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.671</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.132</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.105</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.372</td>
<td>2.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[B]</td>
<td>controller/O_RXD_2_2_s1/CLK</td>
</tr>
<tr>
<td>7.337</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_2_s1</td>
</tr>
<tr>
<td>7.081</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[B]</td>
<td>controller/O_RXD_2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.922, 24.228%; route: 2.503, 65.726%; tC2Q: 0.382, 10.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.372, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R24C43[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.297</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.680</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R26C43[1][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.508</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R26C41[1][A]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.671</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.132</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.175</td>
<td>2.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.448</td>
<td>2.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td>controller/O_RXD_2_5_s1/CLK</td>
</tr>
<tr>
<td>7.413</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_5_s1</td>
</tr>
<tr>
<td>7.157</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>controller/O_RXD_2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.922, 23.791%; route: 2.573, 66.344%; tC2Q: 0.382, 9.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.448, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.100</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R24C43[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.297</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.680</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R26C43[1][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.508</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R26C41[1][A]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.671</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.132</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.023</td>
<td>1.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.391</td>
<td>2.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[B]</td>
<td>controller/O_RXD_2_0_s1/CLK</td>
</tr>
<tr>
<td>7.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_0_s1</td>
</tr>
<tr>
<td>7.100</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[B]</td>
<td>controller/O_RXD_2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.094</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.922, 24.757%; route: 2.421, 64.978%; tC2Q: 0.382, 10.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.391, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.107</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R24C43[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.297</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.680</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R26C43[1][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.508</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R26C41[1][A]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.671</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.132</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.023</td>
<td>1.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.398</td>
<td>2.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[A]</td>
<td>controller/O_RXD_2_7_s1/CLK</td>
</tr>
<tr>
<td>7.363</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_7_s1</td>
</tr>
<tr>
<td>7.107</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>controller/O_RXD_2_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.101</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.922, 24.757%; route: 2.421, 64.978%; tC2Q: 0.382, 10.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.398, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R24C43[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.297</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.680</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R26C43[1][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.047</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.508</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R26C41[1][A]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.671</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.132</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.020</td>
<td>1.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[B]</td>
<td>controller/O_RXD_2_6_s1/CLK</td>
</tr>
<tr>
<td>7.404</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_6_s1</td>
</tr>
<tr>
<td>7.148</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[B]</td>
<td>controller/O_RXD_2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.142</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.922, 24.782%; route: 2.417, 64.943%; tC2Q: 0.382, 10.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.439, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.357</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.518</td>
<td>2.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td>controller/rxd/O_RXD_DAT_1_s0/CLK</td>
</tr>
<tr>
<td>2.900</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C39[0][B]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_1_s0/Q</td>
</tr>
<tr>
<td>4.986</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.366</td>
<td>2.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[A]</td>
<td>controller/O_RXD_2_1_s1/CLK</td>
</tr>
<tr>
<td>7.357</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>controller/O_RXD_2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.152</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.518, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.086, 84.506%; tC2Q: 0.382, 15.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.366, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.518</td>
<td>2.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>controller/rxd/O_RXD_DAT_0_s0/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C39[0][A]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_0_s0/Q</td>
</tr>
<tr>
<td>4.864</td>
<td>1.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.391</td>
<td>2.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[B]</td>
<td>controller/O_RXD_2_0_s1/CLK</td>
</tr>
<tr>
<td>7.387</td>
<td>-0.004</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[B]</td>
<td>controller/O_RXD_2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.127</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.518, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.979, 84.337%; tC2Q: 0.368, 15.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.391, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.435</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.499</td>
<td>2.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td>controller/rxd/O_RXD_DAT_6_s0/CLK</td>
</tr>
<tr>
<td>2.866</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C41[2][B]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_6_s0/Q</td>
</tr>
<tr>
<td>4.845</td>
<td>1.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[B]</td>
<td>controller/O_RXD_2_6_s1/CLK</td>
</tr>
<tr>
<td>7.435</td>
<td>-0.004</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[B]</td>
<td>controller/O_RXD_2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.499, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.979, 84.337%; tC2Q: 0.368, 15.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.439, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.499</td>
<td>2.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td>controller/rxd/O_RXD_DAT_5_s0/CLK</td>
</tr>
<tr>
<td>2.866</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C41[2][A]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_5_s0/Q</td>
</tr>
<tr>
<td>4.845</td>
<td>1.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.448</td>
<td>2.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td>controller/O_RXD_2_5_s1/CLK</td>
</tr>
<tr>
<td>7.444</td>
<td>-0.004</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>controller/O_RXD_2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.051</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.499, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.979, 84.337%; tC2Q: 0.368, 15.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.448, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.499</td>
<td>2.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td>controller/rxd/O_RXD_DAT_4_s0/CLK</td>
</tr>
<tr>
<td>2.866</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C41[1][B]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_4_s0/Q</td>
</tr>
<tr>
<td>4.707</td>
<td>1.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL5[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_1_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.415</td>
<td>2.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL5[B]</td>
<td>controller/O_RXD_1_4_s1/CLK</td>
</tr>
<tr>
<td>7.412</td>
<td>-0.004</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[B]</td>
<td>controller/O_RXD_1_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.499, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.841, 83.362%; tC2Q: 0.368, 16.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.415, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.499</td>
<td>2.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td>controller/rxd/O_RXD_DAT_3_s0/CLK</td>
</tr>
<tr>
<td>2.866</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C41[1][A]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_3_s0/Q</td>
</tr>
<tr>
<td>4.707</td>
<td>1.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.418</td>
<td>2.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>controller/O_RXD_2_3_s1/CLK</td>
</tr>
<tr>
<td>7.414</td>
<td>-0.004</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[A]</td>
<td>controller/O_RXD_2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.499, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.841, 83.362%; tC2Q: 0.368, 16.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.418, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.368</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.499</td>
<td>2.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td>controller/rxd/O_RXD_DAT_2_s0/CLK</td>
</tr>
<tr>
<td>2.866</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C41[0][B]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_2_s0/Q</td>
</tr>
<tr>
<td>4.642</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.372</td>
<td>2.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[B]</td>
<td>controller/O_RXD_2_2_s1/CLK</td>
</tr>
<tr>
<td>7.368</td>
<td>-0.004</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[B]</td>
<td>controller/O_RXD_2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.127</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.499, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 82.857%; tC2Q: 0.368, 17.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.372, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cmd/conf_ent_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.498</td>
<td>2.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>controller/rxd/O_RXD_DAT_7_s0/CLK</td>
</tr>
<tr>
<td>2.866</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_7_s0/Q</td>
</tr>
<tr>
<td>4.529</td>
<td>1.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td>controller/cmd/n328_s8/I2</td>
</tr>
<tr>
<td>5.046</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C40[1][B]</td>
<td style=" background: #97FFFF;">controller/cmd/n328_s8/F</td>
</tr>
<tr>
<td>5.183</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>controller/cmd/n328_s5/I3</td>
</tr>
<tr>
<td>5.709</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">controller/cmd/n328_s5/F</td>
</tr>
<tr>
<td>6.057</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][B]</td>
<td>controller/cmd/n328_s4/I1</td>
</tr>
<tr>
<td>6.583</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][B]</td>
<td style=" background: #97FFFF;">controller/cmd/n328_s4/F</td>
</tr>
<tr>
<td>6.721</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[2][A]</td>
<td style=" font-weight:bold;">controller/cmd/conf_ent_reg_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R26C41[3][A]</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>12.694</td>
<td>2.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[2][A]</td>
<td>controller/cmd/conf_ent_reg_s1/CLK</td>
</tr>
<tr>
<td>12.659</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/cmd/conf_ent_reg_s1</td>
</tr>
<tr>
<td>12.348</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C43[2][A]</td>
<td>controller/cmd/conf_ent_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.498, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.569, 37.152%; route: 2.286, 54.144%; tC2Q: 0.368, 8.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.694, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/cmd/conf_state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cmd/conf_done_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/W_TXSET:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R26C41[3][A]</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>controller/cmd/conf_state_0_s1/CLK</td>
</tr>
<tr>
<td>3.076</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C41[2][A]</td>
<td style=" font-weight:bold;">controller/cmd/conf_state_0_s1/Q</td>
</tr>
<tr>
<td>3.597</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[3][A]</td>
<td>controller/cmd/n318_s11/I0</td>
</tr>
<tr>
<td>4.095</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C43[3][A]</td>
<td style=" background: #97FFFF;">controller/cmd/n318_s11/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[0][B]</td>
<td>controller/cmd/n316_s15/I1</td>
</tr>
<tr>
<td>4.786</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C42[0][B]</td>
<td style=" background: #97FFFF;">controller/cmd/n316_s15/F</td>
</tr>
<tr>
<td>4.949</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[1][B]</td>
<td>controller/cmd/n328_s7/I3</td>
</tr>
<tr>
<td>5.475</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C43[1][B]</td>
<td style=" background: #97FFFF;">controller/cmd/n328_s7/F</td>
</tr>
<tr>
<td>5.645</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[2][B]</td>
<td>controller/cmd/conf_done_s3/I3</td>
</tr>
<tr>
<td>6.171</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C43[2][B]</td>
<td style=" background: #97FFFF;">controller/cmd/conf_done_s3/F</td>
</tr>
<tr>
<td>6.519</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td style=" font-weight:bold;">controller/cmd/conf_done_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R26C41[3][A]</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>12.703</td>
<td>2.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>controller/cmd/conf_done_s0/CLK</td>
</tr>
<tr>
<td>12.392</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>controller/cmd/conf_done_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.694, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.076, 54.281%; route: 1.366, 35.719%; tC2Q: 0.382, 10.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.703, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/cmd/conf_state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/cmd/conf_done_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller2/W_TXSET:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller2/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R30C39[2][A]</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.557</td>
<td>2.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[2][A]</td>
<td>controller2/cmd/conf_state_0_s1/CLK</td>
</tr>
<tr>
<td>2.940</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R27C38[2][A]</td>
<td style=" font-weight:bold;">controller2/cmd/conf_state_0_s1/Q</td>
</tr>
<tr>
<td>3.320</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>controller2/cmd/conf_done_s5/I2</td>
</tr>
<tr>
<td>3.836</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">controller2/cmd/conf_done_s5/F</td>
</tr>
<tr>
<td>3.974</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>controller2/cmd/conf_done_s6/I3</td>
</tr>
<tr>
<td>4.500</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td style=" background: #97FFFF;">controller2/cmd/conf_done_s6/F</td>
</tr>
<tr>
<td>4.657</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[3][A]</td>
<td>controller2/cmd/conf_done_s3/I1</td>
</tr>
<tr>
<td>5.155</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C39[3][A]</td>
<td style=" background: #97FFFF;">controller2/cmd/conf_done_s3/F</td>
</tr>
<tr>
<td>5.692</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" font-weight:bold;">controller2/cmd/conf_done_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R30C39[2][A]</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>12.567</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td>controller2/cmd/conf_done_s0/CLK</td>
</tr>
<tr>
<td>12.256</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C39[1][A]</td>
<td>controller2/cmd/conf_done_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.557, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 49.123%; route: 1.213, 38.676%; tC2Q: 0.382, 12.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.567, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/cmd/conf_entry_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller2/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R24C43[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td>controller2/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R30C38[1][A]</td>
<td style=" font-weight:bold;">controller2/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.188</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[1][A]</td>
<td>controller2/cmd/n340_s3/I1</td>
</tr>
<tr>
<td>3.705</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R26C39[1][A]</td>
<td style=" background: #97FFFF;">controller2/cmd/n340_s3/F</td>
</tr>
<tr>
<td>3.932</td>
<td>0.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[0][B]</td>
<td>controller2/cmd/conf_entry_s4/I0</td>
</tr>
<tr>
<td>4.195</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C38[0][B]</td>
<td style=" background: #97FFFF;">controller2/cmd/conf_entry_s4/F</td>
</tr>
<tr>
<td>4.197</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[1][A]</td>
<td>controller2/cmd/conf_entry_s3/I0</td>
</tr>
<tr>
<td>4.713</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C38[1][A]</td>
<td style=" background: #97FFFF;">controller2/cmd/conf_entry_s3/F</td>
</tr>
<tr>
<td>5.466</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td style=" font-weight:bold;">controller2/cmd/conf_entry_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R30C39[2][A]</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>12.557</td>
<td>2.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td>controller2/cmd/conf_entry_s1/CLK</td>
</tr>
<tr>
<td>12.523</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/cmd/conf_entry_s1</td>
</tr>
<tr>
<td>12.211</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C38[0][A]</td>
<td>controller2/cmd/conf_entry_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 40.500%; route: 1.520, 47.537%; tC2Q: 0.382, 11.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.557, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.990</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/rxd/sp_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/rxd/O_RXD_DAT_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>joystick_clk2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller2/W_RXWT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>joystick_clk2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R30C37[0][A]</td>
<td>controller2/pls/joystick_clk2_d_s/F</td>
</tr>
<tr>
<td>2.949</td>
<td>2.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>controller2/rxd/sp_7_s0/CLK</td>
</tr>
<tr>
<td>3.317</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">controller2/rxd/sp_7_s0/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>1.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td style=" font-weight:bold;">controller2/rxd/O_RXD_DAT_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_RXWT</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R30C39[3][B]</td>
<td>controller2/pls/W_RXWT_s/F</td>
</tr>
<tr>
<td>12.083</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>controller2/rxd/O_RXD_DAT_7_s0/CLK</td>
</tr>
<tr>
<td>12.048</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/rxd/O_RXD_DAT_7_s0</td>
</tr>
<tr>
<td>11.990</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>controller2/rxd/O_RXD_DAT_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.867</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.949, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.885, 83.685%; tC2Q: 0.368, 16.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/cmd/conf_state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cmd/conf_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/W_TXSET:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R26C41[3][A]</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>controller/cmd/conf_state_0_s1/CLK</td>
</tr>
<tr>
<td>3.076</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C41[2][A]</td>
<td style=" font-weight:bold;">controller/cmd/conf_state_0_s1/Q</td>
</tr>
<tr>
<td>3.589</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>controller/cmd/n341_s4/I3</td>
</tr>
<tr>
<td>4.115</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td style=" background: #97FFFF;">controller/cmd/n341_s4/F</td>
</tr>
<tr>
<td>4.272</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][B]</td>
<td>controller/cmd/n341_s2/I2</td>
</tr>
<tr>
<td>4.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R27C42[1][B]</td>
<td style=" background: #97FFFF;">controller/cmd/n341_s2/F</td>
</tr>
<tr>
<td>4.954</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td>controller/cmd/n342_s7/I2</td>
</tr>
<tr>
<td>5.369</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C41[3][A]</td>
<td style=" background: #97FFFF;">controller/cmd/n342_s7/F</td>
</tr>
<tr>
<td>5.371</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>controller/cmd/n342_s1/I3</td>
</tr>
<tr>
<td>5.832</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td style=" background: #97FFFF;">controller/cmd/n342_s1/F</td>
</tr>
<tr>
<td>5.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td style=" font-weight:bold;">controller/cmd/conf_state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R26C41[3][A]</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>12.694</td>
<td>2.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>controller/cmd/conf_state_0_s1/CLK</td>
</tr>
<tr>
<td>12.630</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>controller/cmd/conf_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.694, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.919, 61.131%; route: 0.837, 26.683%; tC2Q: 0.382, 12.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.694, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/pls/O_byte_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/cmd/conf_ent_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller2/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R24C43[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td>controller2/pls/O_byte_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R30C38[0][B]</td>
<td style=" font-weight:bold;">controller2/pls/O_byte_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.432</td>
<td>0.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>controller2/cmd/n322_s15/I0</td>
</tr>
<tr>
<td>3.948</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">controller2/cmd/n322_s15/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>controller2/cmd/n328_s6/I2</td>
</tr>
<tr>
<td>4.451</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">controller2/cmd/n328_s6/F</td>
</tr>
<tr>
<td>4.453</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>controller2/cmd/n328_s4/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">controller2/cmd/n328_s4/F</td>
</tr>
<tr>
<td>5.351</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">controller2/cmd/conf_ent_reg_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R30C39[2][A]</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>12.548</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>controller2/cmd/conf_ent_reg_s1/CLK</td>
</tr>
<tr>
<td>12.513</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/cmd/conf_ent_reg_s1</td>
</tr>
<tr>
<td>12.202</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>controller2/cmd/conf_ent_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.280</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.429, 46.350%; route: 1.271, 41.241%; tC2Q: 0.382, 12.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.548, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7555.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7561.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/cmd/pad_id_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/pls/psSEL_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller2/W_TXSET:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7550.000</td>
<td>7550.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7550.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>7550.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R30C39[2][A]</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>7552.567</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>controller2/cmd/pad_id_s0/CLK</td>
</tr>
<tr>
<td>7552.949</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">controller2/cmd/pad_id_s0/Q</td>
</tr>
<tr>
<td>7553.121</td>
<td>0.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[3][B]</td>
<td>controller2/pls/n185_s2/I2</td>
</tr>
<tr>
<td>7553.536</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C39[3][B]</td>
<td style=" background: #97FFFF;">controller2/pls/n185_s2/F</td>
</tr>
<tr>
<td>7553.888</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>controller2/pls/n185_s1/I1</td>
</tr>
<tr>
<td>7554.404</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" background: #97FFFF;">controller2/pls/n185_s1/F</td>
</tr>
<tr>
<td>7554.407</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td>controller2/pls/n185_s0/I3</td>
</tr>
<tr>
<td>7554.928</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C38[3][B]</td>
<td style=" background: #97FFFF;">controller2/pls/n185_s0/F</td>
</tr>
<tr>
<td>7555.066</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">controller2/pls/psSEL_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R24C43[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7562.285</td>
<td>2.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>controller2/pls/psSEL_s0/CLK</td>
</tr>
<tr>
<td>7562.250</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/pls/psSEL_s0</td>
</tr>
<tr>
<td>7561.939</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>controller2/pls/psSEL_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.282</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.452, 58.129%; route: 0.664, 26.563%; tC2Q: 0.382, 15.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.285, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/cmd/conf_state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cmd/O_TXD_DAT_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/W_TXSET:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/W_TXSET:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R26C41[3][A]</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>controller/cmd/conf_state_0_s1/CLK</td>
</tr>
<tr>
<td>3.076</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C41[2][A]</td>
<td style=" font-weight:bold;">controller/cmd/conf_state_0_s1/Q</td>
</tr>
<tr>
<td>3.597</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[3][A]</td>
<td>controller/cmd/n318_s11/I0</td>
</tr>
<tr>
<td>4.095</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C43[3][A]</td>
<td style=" background: #97FFFF;">controller/cmd/n318_s11/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[0][B]</td>
<td>controller/cmd/n316_s15/I1</td>
</tr>
<tr>
<td>4.786</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C42[0][B]</td>
<td style=" background: #97FFFF;">controller/cmd/n316_s15/F</td>
</tr>
<tr>
<td>5.115</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>controller/cmd/n316_s13/I1</td>
</tr>
<tr>
<td>5.631</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td style=" background: #97FFFF;">controller/cmd/n316_s13/F</td>
</tr>
<tr>
<td>5.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td style=" font-weight:bold;">controller/cmd/O_TXD_DAT_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R26C41[3][A]</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>12.694</td>
<td>2.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>controller/cmd/O_TXD_DAT_6_s1/CLK</td>
</tr>
<tr>
<td>12.630</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>controller/cmd/O_TXD_DAT_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.694, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 52.426%; route: 1.015, 34.553%; tC2Q: 0.382, 13.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.694, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.498</td>
<td>2.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>controller/rxd/O_RXD_DAT_7_s0/CLK</td>
</tr>
<tr>
<td>2.881</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_7_s0/Q</td>
</tr>
<tr>
<td>3.388</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.398</td>
<td>2.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[A]</td>
<td>controller/O_RXD_2_7_s1/CLK</td>
</tr>
<tr>
<td>7.389</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>controller/O_RXD_2_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.498, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 57.022%; tC2Q: 0.382, 42.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.398, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/txd/n4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sclk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R24C43[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>0.006</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td style=" font-weight:bold;">controller/txd/n4_s2/I0</td>
</tr>
<tr>
<td>0.159</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td style=" background: #97FFFF;">controller/txd/n4_s2/F</td>
</tr>
<tr>
<td>0.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td style=" font-weight:bold;">sclk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.713</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td>sclk_s1/CLK</td>
</tr>
<tr>
<td>0.748</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sclk_s1</td>
</tr>
<tr>
<td>0.773</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C43[0][A]</td>
<td>sclk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 96.226%; route: 0.000, 0.000%; tC2Q: 0.006, 3.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7560.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7561.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>joystick_miso2_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/rxd/sp_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>joystick_clk2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>joystick_miso2_ibuf/I</td>
</tr>
<tr>
<td>7560.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">joystick_miso2_ibuf/O</td>
</tr>
<tr>
<td>7560.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">controller2/rxd/sp_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>joystick_clk2</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R30C37[0][A]</td>
<td>controller2/pls/joystick_clk2_d_s/F</td>
</tr>
<tr>
<td>7561.236</td>
<td>1.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>controller2/rxd/sp_7_s0/CLK</td>
</tr>
<tr>
<td>7561.271</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller2/rxd/sp_7_s0</td>
</tr>
<tr>
<td>7561.285</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT11[B]</td>
<td>controller2/rxd/sp_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.237</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.675, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.237, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7560.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7560.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>joystick_miso_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/rxd/sp_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>joystick_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>joystick_miso_ibuf/I</td>
</tr>
<tr>
<td>7560.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">joystick_miso_ibuf/O</td>
</tr>
<tr>
<td>7560.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">controller/rxd/sp_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>joystick_clk</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C40[3][A]</td>
<td>controller/pls/joystick_clk_d_s/F</td>
</tr>
<tr>
<td>7560.900</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>controller/rxd/sp_7_s0/CLK</td>
</tr>
<tr>
<td>7560.935</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/rxd/sp_7_s0</td>
</tr>
<tr>
<td>7560.948</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>controller/rxd/sp_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.900</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.675, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.900, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7560.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7560.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/psSEL_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pls/psSEL_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/W_scan_seq_pls:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_scan_seq_pls</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R26C42[1][A]</td>
<td>controller/pls/O_SCAN_SEQ_PLS_s0/Q</td>
</tr>
<tr>
<td>7560.852</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[2][A]</td>
<td style=" font-weight:bold;">controller/pls/psSEL_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R24C43[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7560.904</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[2][A]</td>
<td>controller/pls/psSEL_s0/CLK</td>
</tr>
<tr>
<td>7560.939</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pls/psSEL_s0</td>
</tr>
<tr>
<td>7560.845</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C42[2][A]</td>
<td>controller/pls/psSEL_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.904</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.852, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.904, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7560.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7560.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/W_scan_seq_pls:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_scan_seq_pls</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R26C42[1][A]</td>
<td>controller/pls/O_SCAN_SEQ_PLS_s0/Q</td>
</tr>
<tr>
<td>7560.852</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R24C43[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7560.900</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][B]</td>
<td>controller/pls/O_byte_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>7560.935</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
<tr>
<td>7560.841</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C43[0][B]</td>
<td>controller/pls/O_byte_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.900</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.852, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.900, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7560.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7560.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/W_scan_seq_pls:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_scan_seq_pls</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R26C42[1][A]</td>
<td>controller/pls/O_SCAN_SEQ_PLS_s0/Q</td>
</tr>
<tr>
<td>7560.852</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R24C43[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7560.900</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>7560.935</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td>7560.841</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C43[1][B]</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.900</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.852, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.900, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7560.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7560.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pls/O_byte_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/W_scan_seq_pls:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_scan_seq_pls</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R26C42[1][A]</td>
<td>controller/pls/O_SCAN_SEQ_PLS_s0/Q</td>
</tr>
<tr>
<td>7560.852</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R24C43[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7560.900</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][A]</td>
<td>controller/pls/O_byte_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>7560.935</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pls/O_byte_cnt_2_s0</td>
</tr>
<tr>
<td>7560.841</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C43[1][A]</td>
<td>controller/pls/O_byte_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.900</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.852, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.900, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7560.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7560.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pls/O_byte_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/W_scan_seq_pls:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/W_scan_seq_pls</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>R26C42[1][A]</td>
<td>controller/pls/O_SCAN_SEQ_PLS_s0/Q</td>
</tr>
<tr>
<td>7560.852</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7560.000</td>
<td>7560.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>7560.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R24C43[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7560.900</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>controller/pls/O_byte_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>7560.935</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pls/O_byte_cnt_3_s0</td>
</tr>
<tr>
<td>7560.841</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>controller/pls/O_byte_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.900</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.852, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.900, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.554</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0/CLK</td>
</tr>
<tr>
<td>2.695</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0/Q</td>
</tr>
<tr>
<td>2.800</td>
<td>0.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.572</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.609</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.105, 42.683%; tC2Q: 0.141, 57.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.704, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.563</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/CLK</td>
</tr>
<tr>
<td>2.704</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C44[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/Q</td>
</tr>
<tr>
<td>2.798</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.568</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.605</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.573</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C44[1][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0/Q</td>
</tr>
<tr>
<td>2.810</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.568</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.605</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.573</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/Q</td>
</tr>
<tr>
<td>2.810</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.568</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.605</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.573</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/CLK</td>
</tr>
<tr>
<td>2.714</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C44[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>0.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.568</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.605</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.097, 40.756%; tC2Q: 0.141, 59.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.554</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0/CLK</td>
</tr>
<tr>
<td>2.695</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0/Q</td>
</tr>
<tr>
<td>2.812</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.568</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.605</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 45.349%; tC2Q: 0.141, 54.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.554</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0/CLK</td>
</tr>
<tr>
<td>2.695</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0/Q</td>
</tr>
<tr>
<td>2.812</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.568</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.605</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 45.349%; tC2Q: 0.141, 54.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.559</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0/CLK</td>
</tr>
<tr>
<td>2.700</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0/Q</td>
</tr>
<tr>
<td>2.828</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.572</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.609</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 47.584%; tC2Q: 0.141, 52.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.704, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/sp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/rxd/O_RXD_DAT_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>joystick_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>joystick_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C40[3][A]</td>
<td>controller/pls/joystick_clk_d_s/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>controller/rxd/sp_0_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" font-weight:bold;">controller/rxd/sp_0_s0/Q</td>
</tr>
<tr>
<td>1.276</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>0.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>controller/rxd/O_RXD_DAT_0_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/rxd/O_RXD_DAT_0_s0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>controller/rxd/O_RXD_DAT_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.104</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/sp_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/rxd/O_RXD_DAT_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>joystick_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>joystick_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C40[3][A]</td>
<td>controller/pls/joystick_clk_d_s/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>controller/rxd/sp_1_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C40[0][B]</td>
<td style=" font-weight:bold;">controller/rxd/sp_1_s0/Q</td>
</tr>
<tr>
<td>1.278</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>0.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td>controller/rxd/O_RXD_DAT_1_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/rxd/O_RXD_DAT_1_s0</td>
</tr>
<tr>
<td>1.045</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C39[0][B]</td>
<td>controller/rxd/O_RXD_DAT_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.104</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 62.597%; tC2Q: 0.144, 37.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/sp_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/rxd/O_RXD_DAT_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>joystick_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>joystick_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C40[3][A]</td>
<td>controller/pls/joystick_clk_d_s/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>controller/rxd/sp_5_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C40[2][B]</td>
<td style=" font-weight:bold;">controller/rxd/sp_5_s0/Q</td>
</tr>
<tr>
<td>1.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>0.989</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td>controller/rxd/O_RXD_DAT_5_s0/CLK</td>
</tr>
<tr>
<td>1.024</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/rxd/O_RXD_DAT_5_s0</td>
</tr>
<tr>
<td>1.037</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C41[2][A]</td>
<td>controller/rxd/O_RXD_DAT_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.096</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.989, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.573</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>2.717</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.568</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.605</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 48.387%; tC2Q: 0.144, 51.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/sp_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/rxd/O_RXD_DAT_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>joystick_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>joystick_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C40[3][A]</td>
<td>controller/pls/joystick_clk_d_s/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>controller/rxd/sp_2_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C40[1][A]</td>
<td style=" font-weight:bold;">controller/rxd/sp_2_s0/Q</td>
</tr>
<tr>
<td>1.285</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C42[0][B]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>0.989</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td>controller/rxd/O_RXD_DAT_2_s0/CLK</td>
</tr>
<tr>
<td>1.024</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/rxd/O_RXD_DAT_2_s0</td>
</tr>
<tr>
<td>1.037</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C41[0][B]</td>
<td>controller/rxd/O_RXD_DAT_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.096</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.893, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 63.265%; tC2Q: 0.144, 36.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.989, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>sclk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sclk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>sclk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.843</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C48[0][A]</td>
<td style=" font-weight:bold;">sclk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>n224_s2/I0</td>
</tr>
<tr>
<td>1.002</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td style=" background: #97FFFF;">n224_s2/F</td>
</tr>
<tr>
<td>1.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td style=" font-weight:bold;">sclk_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>sclk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.727</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>sclk_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/v_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.582</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[0][A]</td>
<td>vga_timing_m0/v_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.723</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R21C50[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.729</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[0][A]</td>
<td>vga_timing_m0/n170_s4/I0</td>
</tr>
<tr>
<td>2.882</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C50[0][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n170_s4/F</td>
</tr>
<tr>
<td>2.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.582</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[0][A]</td>
<td>vga_timing_m0/v_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.607</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C50[0][A]</td>
<td>vga_timing_m0/v_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/h_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.582</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[1][A]</td>
<td>vga_timing_m0/h_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.723</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R21C50[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_9_s0/Q</td>
</tr>
<tr>
<td>2.729</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[1][A]</td>
<td>vga_timing_m0/n42_s2/I1</td>
</tr>
<tr>
<td>2.882</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C50[1][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n42_s2/F</td>
</tr>
<tr>
<td>2.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.582</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[1][A]</td>
<td>vga_timing_m0/h_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.607</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C50[1][A]</td>
<td>vga_timing_m0/h_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/v_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.554</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>vga_timing_m0/v_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.695</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C50[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_7_s0/Q</td>
</tr>
<tr>
<td>2.701</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>vga_timing_m0/n163_s2/I3</td>
</tr>
<tr>
<td>2.854</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td style=" background: #97FFFF;">vga_timing_m0/n163_s2/F</td>
</tr>
<tr>
<td>2.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.554</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>vga_timing_m0/v_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>vga_timing_m0/v_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_div/clkdiv_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>4.623</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td>n91_s0/I0</td>
</tr>
<tr>
<td>4.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td style=" background: #97FFFF;">n91_s0/F</td>
</tr>
<tr>
<td>6.223</td>
<td>1.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td style=" font-weight:bold;">clk_div/clkdiv_inst/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.077</td>
<td>3.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.759</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.734</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>5.699</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst</td>
</tr>
<tr>
<td>5.669</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 6.162%; route: 3.615, 84.859%; tC2Q: 0.382, 8.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>4.432</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.538</td>
<td>1.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>2.220</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.193</td>
<td>1.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>4.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>4.007</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.692</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.973, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>4.432</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.538</td>
<td>1.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>2.220</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.193</td>
<td>1.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>4.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>4.007</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.692</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.973, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>4.432</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.538</td>
<td>1.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>2.220</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.193</td>
<td>1.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>4.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>4.007</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.692</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.973, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>4.432</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.538</td>
<td>1.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>2.220</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.193</td>
<td>1.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>4.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>4.007</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.692</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.973, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>4.432</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.077</td>
<td>3.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.759</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.734</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>5.699</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>5.546</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>4.432</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.077</td>
<td>3.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.759</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.734</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>5.699</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>5.546</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>4.432</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.077</td>
<td>3.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.759</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.734</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>5.699</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>5.546</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>2.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>4.432</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.077</td>
<td>3.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.759</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.734</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>5.699</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>5.546</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.459</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>121.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>122.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>124.378</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C50[1][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>123.077</td>
<td>123.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>123.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>124.945</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>126.841</td>
<td>1.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[1][B]</td>
<td>vga_timing_m0/v_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>126.806</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_timing_m0/v_cnt_5_s0</td>
</tr>
<tr>
<td>126.459</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C50[1][B]</td>
<td>vga_timing_m0/v_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.047, 84.779%; tC2Q: 0.368, 15.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>121.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>122.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>124.383</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>123.077</td>
<td>123.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>123.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>124.945</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>126.847</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td>vga_timing_m0/h_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>126.812</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_timing_m0/h_cnt_0_s0</td>
</tr>
<tr>
<td>126.465</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C50[1][B]</td>
<td>vga_timing_m0/h_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.053, 84.816%; tC2Q: 0.368, 15.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>121.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>122.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>124.383</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>123.077</td>
<td>123.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>123.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>124.945</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>126.847</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td>vga_timing_m0/h_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>126.812</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_timing_m0/h_cnt_1_s0</td>
</tr>
<tr>
<td>126.465</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C50[2][B]</td>
<td>vga_timing_m0/h_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.053, 84.816%; tC2Q: 0.368, 15.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>121.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>122.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>124.383</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>123.077</td>
<td>123.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>123.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>124.945</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>126.847</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td>vga_timing_m0/h_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>126.812</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_timing_m0/h_cnt_5_s0</td>
</tr>
<tr>
<td>126.465</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C50[1][A]</td>
<td>vga_timing_m0/h_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.053, 84.816%; tC2Q: 0.368, 15.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>121.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>122.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>124.383</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>123.077</td>
<td>123.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>123.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>124.945</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>126.847</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td>vga_timing_m0/h_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>126.812</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_timing_m0/h_cnt_6_s0</td>
</tr>
<tr>
<td>126.465</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C50[2][A]</td>
<td>vga_timing_m0/h_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.053, 84.816%; tC2Q: 0.368, 15.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.902, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>121.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>122.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>124.389</td>
<td>2.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C54[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>123.077</td>
<td>123.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>123.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>124.945</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>126.853</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>126.818</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
<tr>
<td>126.471</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C54[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.813</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.059, 84.853%; tC2Q: 0.368, 15.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>121.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>122.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>124.389</td>
<td>2.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C54[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>123.077</td>
<td>123.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>123.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>124.945</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>126.853</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLK</td>
</tr>
<tr>
<td>126.818</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
<tr>
<td>126.471</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C54[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.813</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.059, 84.853%; tC2Q: 0.368, 15.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>121.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>122.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>124.389</td>
<td>2.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C54[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>123.077</td>
<td>123.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>123.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>124.945</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>126.853</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/CLK</td>
</tr>
<tr>
<td>126.818</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0</td>
</tr>
<tr>
<td>126.471</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C54[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.813</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.059, 84.853%; tC2Q: 0.368, 15.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_active_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>121.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>122.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>124.389</td>
<td>2.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_active_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>123.077</td>
<td>123.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>123.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>124.945</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>126.853</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>vga_timing_m0/v_active_s1/CLK</td>
</tr>
<tr>
<td>126.818</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_timing_m0/v_active_s1</td>
</tr>
<tr>
<td>126.471</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>vga_timing_m0/v_active_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.813</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.059, 84.853%; tC2Q: 0.368, 15.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>121.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>122.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>124.389</td>
<td>2.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>123.077</td>
<td>123.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>123.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>124.945</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>126.853</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>vga_timing_m0/v_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>126.818</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_timing_m0/v_cnt_6_s0</td>
</tr>
<tr>
<td>126.471</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>vga_timing_m0/v_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.813</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.059, 84.853%; tC2Q: 0.368, 15.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>121.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>122.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>124.389</td>
<td>2.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>123.077</td>
<td>123.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>123.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>124.945</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>126.853</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>vga_timing_m0/v_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>126.818</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_timing_m0/v_cnt_7_s0</td>
</tr>
<tr>
<td>126.471</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>vga_timing_m0/v_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.813</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.059, 84.853%; tC2Q: 0.368, 15.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>121.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>122.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>124.391</td>
<td>2.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C54[3][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>123.077</td>
<td>123.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>123.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>124.945</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>126.859</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C54[3][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>126.824</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
<tr>
<td>126.477</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C54[3][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.061, 84.865%; tC2Q: 0.368, 15.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/vs_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>121.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>122.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>124.391</td>
<td>2.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C50[2][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/vs_reg_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>123.077</td>
<td>123.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>123.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>124.945</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>126.859</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[2][A]</td>
<td>vga_timing_m0/vs_reg_s1/CLK</td>
</tr>
<tr>
<td>126.824</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_timing_m0/vs_reg_s1</td>
</tr>
<tr>
<td>126.477</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C50[2][A]</td>
<td>vga_timing_m0/vs_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.061, 84.865%; tC2Q: 0.368, 15.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/v_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>121.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>122.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>124.391</td>
<td>2.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C50[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/v_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>123.077</td>
<td>123.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>123.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>124.945</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>126.859</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[1][A]</td>
<td>vga_timing_m0/v_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>126.824</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_timing_m0/v_cnt_4_s0</td>
</tr>
<tr>
<td>126.477</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C50[1][A]</td>
<td>vga_timing_m0/v_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.061, 84.865%; tC2Q: 0.368, 15.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>121.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>122.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>124.397</td>
<td>2.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>123.077</td>
<td>123.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>123.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>124.945</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>126.865</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>vga_timing_m0/h_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>126.830</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_timing_m0/h_cnt_4_s0</td>
</tr>
<tr>
<td>126.482</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>vga_timing_m0/h_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.066, 84.900%; tC2Q: 0.368, 15.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>121.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>122.331</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>124.397</td>
<td>2.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>123.077</td>
<td>123.077</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>123.077</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>124.945</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>126.865</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>vga_timing_m0/h_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>126.830</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_timing_m0/h_cnt_8_s0</td>
</tr>
<tr>
<td>126.482</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>vga_timing_m0/h_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.066, 84.900%; tC2Q: 0.368, 15.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.778</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.727</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.590</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>2.625</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>2.778</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.870</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 85.711%; tC2Q: 0.144, 14.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.778</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.727</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.590</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>2.625</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>2.778</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.870</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 85.711%; tC2Q: 0.144, 14.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.727</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.586</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>2.621</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>2.774</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 85.711%; tC2Q: 0.144, 14.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.727</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.586</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>2.621</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>2.774</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 85.711%; tC2Q: 0.144, 14.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0</td>
</tr>
<tr>
<td>2.549</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C45[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.847</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C56[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.563</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C56[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>2.598</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
<tr>
<td>2.545</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C56[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C56[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.563</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C56[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>2.598</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0</td>
</tr>
<tr>
<td>2.545</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C56[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.563</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/CLK</td>
</tr>
<tr>
<td>2.598</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
<tr>
<td>2.545</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C44[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.844</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.707</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/h_cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.577</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>vga_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.612</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td>2.559</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>vga_timing_m0/h_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.857</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.843, 85.410%; tC2Q: 0.144, 14.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C56[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.573</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C56[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
<tr>
<td>2.555</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C56[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.854</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C56[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.573</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C56[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td>2.555</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C56[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.854</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C56[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.573</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C56[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td>2.555</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C56[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.854</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C56[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.573</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C56[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td>2.555</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C56[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.854</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C56[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.573</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C56[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td>2.555</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C56[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.854</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[3][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.559</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[3][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>2.594</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td>2.541</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C53[3][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.840</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.559</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>2.594</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
<tr>
<td>2.541</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C57[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.840</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.559</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>2.594</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
<tr>
<td>2.541</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C55[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.840</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.559</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.594</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
<tr>
<td>2.541</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C55[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.840</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.573</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
<tr>
<td>2.555</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C44[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.854</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.573</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
<tr>
<td>2.555</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.854</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.573</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
<tr>
<td>2.555</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.854</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[1][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.573</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0</td>
</tr>
<tr>
<td>2.555</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C44[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.854</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.559</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0/CLK</td>
</tr>
<tr>
<td>2.594</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0</td>
</tr>
<tr>
<td>2.541</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C51[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.840</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.703</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.570</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0/CLK</td>
</tr>
<tr>
<td>2.605</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0</td>
</tr>
<tr>
<td>2.552</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C47[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.839, 85.355%; tC2Q: 0.144, 14.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>0.864</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>380</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1.724</td>
<td>0.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C52[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.868</td>
<td>1.868</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.590</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C52[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>2.625</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
<tr>
<td>2.572</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C52[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.871</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.860, 85.661%; tC2Q: 0.144, 14.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.068</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.318</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>controller2/cmd/conf_state_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.567</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>controller2/cmd/conf_state_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>5.885</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>controller2/cmd/conf_state_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.068</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.318</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>controller2/cmd/conf_done_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.567</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>controller2/cmd/conf_done_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>5.885</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>controller2/cmd/conf_done_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.068</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.318</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>controller2/cmd/pad_id_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.567</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>controller2/cmd/pad_id_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>5.885</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>controller2/cmd/pad_id_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.071</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.321</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>controller2/cmd/conf_state_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.565</td>
<td>2.565</td>
<td>tNET</td>
<td>RR</td>
<td>controller2/cmd/conf_state_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>5.885</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>controller2/cmd/conf_state_2_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.073</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>controller2/cmd/conf_entry_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.557</td>
<td>2.557</td>
<td>tNET</td>
<td>RR</td>
<td>controller2/cmd/conf_entry_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>5.880</td>
<td>0.881</td>
<td>tNET</td>
<td>FF</td>
<td>controller2/cmd/conf_entry_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.073</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>controller2/cmd/conf_state_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.557</td>
<td>2.557</td>
<td>tNET</td>
<td>RR</td>
<td>controller2/cmd/conf_state_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>5.880</td>
<td>0.881</td>
<td>tNET</td>
<td>FF</td>
<td>controller2/cmd/conf_state_0_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.324</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>controller2/cmd/O_TXD_DAT_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.562</td>
<td>2.562</td>
<td>tNET</td>
<td>RR</td>
<td>controller2/cmd/O_TXD_DAT_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>controller2/cmd/O_TXD_DAT_7_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.324</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>controller2/cmd/O_TXD_DAT_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.562</td>
<td>2.562</td>
<td>tNET</td>
<td>RR</td>
<td>controller2/cmd/O_TXD_DAT_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>controller2/cmd/O_TXD_DAT_6_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.324</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>controller2/cmd/O_TXD_DAT_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.562</td>
<td>2.562</td>
<td>tNET</td>
<td>RR</td>
<td>controller2/cmd/O_TXD_DAT_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>controller2/cmd/O_TXD_DAT_4_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.076</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.326</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>controller2/cmd/O_TXD_DAT_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>2.555</td>
<td>2.555</td>
<td>tNET</td>
<td>RR</td>
<td>controller2/cmd/O_TXD_DAT_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller2/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller2/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>5.881</td>
<td>0.881</td>
<td>tNET</td>
<td>FF</td>
<td>controller2/cmd/O_TXD_DAT_3_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>380</td>
<td>sys_resetn</td>
<td>-0.554</td>
<td>2.308</td>
</tr>
<tr>
<td>253</td>
<td>clk_p</td>
<td>6.690</td>
<td>1.975</td>
</tr>
<tr>
<td>64</td>
<td>sclk</td>
<td>0.232</td>
<td>2.462</td>
</tr>
<tr>
<td>48</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r[1]</td>
<td>6.272</td>
<td>0.751</td>
</tr>
<tr>
<td>48</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w[1]</td>
<td>6.294</td>
<td>0.664</td>
</tr>
<tr>
<td>42</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/de_d</td>
<td>13.151</td>
<td>1.288</td>
</tr>
<tr>
<td>23</td>
<td>controller2/cmd/conf_entry</td>
<td>7.063</td>
<td>0.547</td>
</tr>
<tr>
<td>21</td>
<td>controller2/cmd/conf_state[2]</td>
<td>7.405</td>
<td>0.551</td>
</tr>
<tr>
<td>19</td>
<td>Timer[0]</td>
<td>7557.269</td>
<td>0.902</td>
</tr>
<tr>
<td>19</td>
<td>controller/cmd/conf_state[1]</td>
<td>6.223</td>
<td>0.386</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C21</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C24</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C88</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C35</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R25C32</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 20 -waveform {0 10} [all_inputs]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk3 -source [get_ports {sys_clk}] -master_clock sys_clk -divide_by 2 -multiply_by 1 [get_nets {clk3}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name sclk -source [get_nets {clk3}] -master_clock clk3 -divide_by 189 [get_nets {sclk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name joystick_clk -source [get_nets {sclk}] -master_clock sclk -divide_by 1 -multiply_by 1 [get_ports {joystick_clk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name joystick_clk2 -source [get_nets {sclk}] -master_clock sclk -divide_by 1 -multiply_by 1 [get_ports {joystick_clk2}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
