<h1>成員名單</h1>
<t1>李奕勳、劉旭祐、陳哲均</t1>
<h1>問題描述</h1>
提供直角三角形的三個頂點座標(x1,y1),(x2,y2)與(x3,y3)後，將直角三角形平面內的所有座標點之輸出。
<h1>設計說明</h1>
<img src="https://github.com/sanwich27/2019_FPGA_Design_Group4/blob/master/hw00/FSM/FSM_hw0.png?raw=true" alt="FSM-hw0">
<img src="https://github.com/sanwich27/2019_FPGA_Design_Group4/blob/master/hw00/FSM/move_hw0.png?raw=true" alt="FSM-hw0">

<img src="https://github.com/sanwich27/2019_FPGA_Design_Group4/blob/master/hw00/simulation%20messages/messages.JPG?raw=true" alt="FSM-hw0">
<img src="https://github.com/sanwich27/2019_FPGA_Design_Group4/blob/master/hw00/waveform/wave.JPG?raw=true" alt="FSM-hw0">
<img src="https://github.com/sanwich27/2019_FPGA_Design_Group4/blob/master/hw00/waveform/wave2.JPG?raw=true" alt="FSM-hw0">
<img src="https://github.com/sanwich27/2019_FPGA_Design_Group4/blob/master/hw00/waveform/wave3.JPG?raw=true" alt="FSM-hw0">
<img src="https://github.com/sanwich27/2019_FPGA_Design_Group4/blob/master/hw00/waveform/wave4.JPG?raw=true" alt="FSM-hw0">


