// Translation document for the collection
// =======================================
// This file contains the texts
// annotated for translation
//
// Instructions:
// 1. Open the PO file with Poedit
// 2. Press "Update" to update from sources

gettext('DFFs');
gettext('Sys-DFF');
gettext('System - D Flip-flop. Capture data every system clock cycle');
gettext('Parameter: Initial value');
gettext('System clock');
gettext('Input data');
gettext('Output');
gettext('# D Flip-Flop  (system)\n\nIt stores the input data that arrives at cycle n  \nIts output is shown in the cycle n+1');
gettext('TESTs');
gettext('00-index');
gettext('D Flip-flop (verilog implementation)');
gettext('# INDEX: IceFF Collection');
gettext('D Flip-Flop');
gettext('## DFFs');
gettext('# D Flip-Flop  \n\nIt stores the input data that arrives at cycle n  \nIts output is shown in the cycle n+1');
gettext('DFFs');
gettext('01-manual-testing');
gettext('Constant bit 0');
gettext('Ledoscope. Capture the input signal during the first 4 cycles after circuit initialization');
gettext('RS-FF-set. RS Flip-flop with priority set');
gettext('2-to-1 Multplexer (1-bit channels)');
gettext('OR2: Two bits input OR gate');
gettext('Two bits input And gate');
gettext('NOT gate (Verilog implementation)');
gettext('Constant bit 1');
gettext('SReg-right-x4: 4 bits Shift register (to the right)');
gettext('Reg: 1-Bit register');
gettext('2-to-1 Multplexer (1-bit channels). Fippled version');
gettext('Bus4-Join-all: Join all the wires into a 4-bits Bus');
gettext('2-bits Syscounter');
gettext('Inc1-2bit: Increment a 2-bits number by one');
gettext('AdderK-2bit: Adder of 2-bit operand and 2-bit constant');
gettext('Generic: 2-bits generic constant (0,1,2,3)');
gettext('Adder-2bits: Adder of two operands of 2 bits');
gettext('Bus2-Split-all: Split the 2-bits bus into two wires');
gettext('Adder-1bit: Adder of two operands of 1 bit');
gettext('AdderC-1bit: Adder of two operands of 1 bit plus the carry in');
gettext('XOR gate: two bits input xor gate');
gettext('Bus2-Join-all: Joint two wires into a 2-bits Bus');
gettext('DFF-02: Two D flip-flops in paralell');
gettext('## Sys-DFF: Manual testing\n\nAn Initial pulse is generated. Its initial value is 1, and then it  \nchange to 0 in the next cycle. The signal can be observed with the OSCILOSCOPE');
gettext('Initial value: cycle 0');
gettext('LEDOscope');
gettext('DFF: D-Flip-Flop');
gettext('Values for cycles >= 1');
gettext('4-bits Shift register');
gettext('The input channel is captured  \non the register. One bit per  \nsystem clock');
gettext('RS FlipFlop initialized to 1');
gettext('while 1, the shift register  \nis capturing');
gettext('2-bits counter');
gettext('After 4 cycles the Flip-Flop is  \nreset and it stops capturing  \nbits');
gettext('As the 2-bits system counter is counting  \nall the time, the done signal is only  \ngenerated when the counter reaches the maximum  \nvalue and the Ledoscope is on (busy)');
gettext('Priority for the set');
gettext('Input');
gettext('Mux 2-1');
gettext('D Flip-flip\n(System)');
