/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [6:0] _03_;
  wire [9:0] _04_;
  wire [11:0] _05_;
  wire [8:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [18:0] celloutsig_0_21z;
  wire [16:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [10:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_17z & celloutsig_1_17z);
  assign celloutsig_0_1z = !(in_data[63] ? in_data[23] : celloutsig_0_0z[3]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z | _00_);
  assign celloutsig_0_11z = ~(celloutsig_0_1z | _01_);
  assign celloutsig_0_16z = ~celloutsig_0_12z[0];
  assign celloutsig_1_0z = ~in_data[126];
  assign celloutsig_1_5z = ~((celloutsig_1_0z | in_data[145]) & in_data[190]);
  assign celloutsig_0_8z = ~((celloutsig_0_0z[1] | celloutsig_0_1z) & celloutsig_0_2z);
  assign celloutsig_0_20z = ~((_02_ | celloutsig_0_3z) & (celloutsig_0_0z[7] | celloutsig_0_5z));
  assign celloutsig_0_2z = ~((in_data[22] | celloutsig_0_1z) & (celloutsig_0_1z | celloutsig_0_0z[0]));
  assign celloutsig_0_29z = celloutsig_0_17z[2] | in_data[42];
  assign celloutsig_0_4z = celloutsig_0_0z[0] ^ celloutsig_0_0z[6];
  assign celloutsig_0_18z = celloutsig_0_3z ^ celloutsig_0_7z[2];
  assign celloutsig_0_15z = ~(celloutsig_0_13z ^ celloutsig_0_4z);
  reg [9:0] _20_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 10'h000;
    else _20_ <= in_data[164:155];
  assign { _04_[9:5], _00_, _04_[3:0] } = _20_;
  reg [11:0] _21_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _21_ <= 12'h000;
    else _21_ <= { in_data[12:2], celloutsig_0_2z };
  assign { _05_[11:8], _02_, _05_[6:5], _01_, _05_[3:0] } = _21_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 7'h00;
    else _03_ <= { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_6z[5:0] / { 1'h1, celloutsig_0_6z[6], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_10z = { in_data[143:131], celloutsig_1_5z } == { in_data[189:183], _03_ };
  assign celloutsig_0_13z = celloutsig_0_7z[4:2] == celloutsig_0_12z[3:1];
  assign celloutsig_0_3z = in_data[20:18] <= in_data[20:18];
  assign celloutsig_0_14z = { celloutsig_0_12z[3:1], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z } <= { _05_[11:8], _02_, _05_[6:5], _01_, _05_[3:0], celloutsig_0_12z };
  assign celloutsig_0_5z = ! { in_data[21:20], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_17z = in_data[159] & ~(celloutsig_1_5z);
  assign celloutsig_0_12z = celloutsig_0_6z[6:0] % { 1'h1, celloutsig_0_0z[6:1] };
  assign celloutsig_1_7z = { _04_[7:5], _00_, _04_[3], _04_[9:5], _00_, _04_[3:0] } != in_data[179:165];
  assign celloutsig_1_19z = celloutsig_1_13z[9:6] !== _03_[4:1];
  assign celloutsig_0_0z = in_data[67:59] | in_data[81:73];
  assign celloutsig_0_17z = { _05_[8], _02_, _05_[6], celloutsig_0_13z, celloutsig_0_11z } | { _05_[8], _02_, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_21z = { _05_[11:8], _02_, _05_[6:5], _01_, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_13z } | { celloutsig_0_17z[3], celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_27z = | celloutsig_0_21z[18:3];
  assign celloutsig_1_2z = ~^ _03_[5:0];
  assign celloutsig_0_28z = celloutsig_0_26z[11:1] >> { celloutsig_0_10z[4:3], celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_27z };
  assign celloutsig_0_6z = { in_data[91:86], celloutsig_0_4z, celloutsig_0_3z } >> { in_data[54], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_8z = _03_[2:0] - { _03_[3:2], celloutsig_1_2z };
  assign celloutsig_1_13z = { _04_[2:0], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } - { _04_[7:5], _00_, _04_[3:0], celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_10z = { _05_[9:8], _02_, _05_[6:5], _01_ } - { celloutsig_0_6z[0], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_26z = { _01_, _05_[3:0], celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_15z } - { celloutsig_0_17z[4:1], celloutsig_0_15z, _05_[11:8], _02_, _05_[6:5], _01_, _05_[3:0] };
  assign _04_[4] = _00_;
  assign { _05_[7], _05_[4] } = { _02_, _01_ };
  assign { out_data[128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
