<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="PWMSS_EQEP" id="PWMSS_EQEP">
  
  
  <register acronym="QPOSCNT" description="" id="QPOSCNT" offset="0x0" width="32">
    
  <bitfield begin="31" description=" This 32 bit position counter register counts up/down on every eQEP pulse based on direction input. [[br]]This counter acts as a position integrator whose count value is proportional to position from a give reference point. [[br]]" end="0" id="QPOSCNT" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="QPOSINIT" description="" id="QPOSINIT" offset="0x4" width="32">
    
  <bitfield begin="31" description=" This register contains the position value that is used to initialize the position counter based on external strobe or index event. [[br]]The position counter can be initialized through software." end="0" id="QPOSINIT" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="QPOSMAX" description="" id="QPOSMAX" offset="0x8" width="32">
    
  <bitfield begin="31" description=" This register contains the maximum position counter value." end="0" id="QPOSMAX" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="QPOSCMP" description="" id="QPOSCMP" offset="0xC" width="32">
    
  <bitfield begin="31" description=" The position-compare value in this register is compared with the position counter (QPOSCNT) to generate sync output and/or interrupt on compare match." end="0" id="QPOSCMP" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="QPOSILAT" description="" id="QPOSILAT" offset="0x10" width="32">
    
  <bitfield begin="31" description=" The position-counter value is latched into this register on an index event as defined by the QEPCTL[IEL] bits." end="0" id="QPOSILAT" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="QPOSSLAT" description="" id="QPOSSLAT" offset="0x14" width="32">
    
  <bitfield begin="31" description=" The position-counter value is latched into this register on strobe event as defined by the QEPCTL[SEL] bits." end="0" id="QPOSSLAT" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="QPOSLAT" description="" id="QPOSLAT" offset="0x18" width="32">
    
  <bitfield begin="31" description=" The position-counter value is latched into this register on unit time out event." end="0" id="QPOSLAT" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="QUTMR" description="" id="QUTMR" offset="0x1C" width="32">
    
  <bitfield begin="31" description=" This register acts as time base for unit time event generation. [[br]]When this timer value matches with unit time period value, unit time event is generated." end="0" id="QUTMR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="QUPRD" description="" id="QUPRD" offset="0x20" width="32">
    
  <bitfield begin="31" description=" This register contains the period count for unit timer to generate periodic unit time events to latch the eQEP position information at periodic interval and optionally to generate interrupt." end="0" id="QUPRD" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="QWDTMR" description="" id="QWDTMR" offset="0x24" width="16">
    
  <bitfield begin="15" description=" This register acts as time base for watch dog to detect motor stalls. [[br]]When this timer value matches with watch dog period value, watch dog timeout interrupt is generated. [[br]]This register is reset upon edge transition in quadrature-clock indicating the motion." end="0" id="QWDTMR" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="QWDPRD" description="" id="QWDPRD" offset="0x26" width="16">
    
  <bitfield begin="15" description=" This register contains the time-out count for the eQEP peripheral watch dog timer. [[br]]When the watchdog timer value matches the watchdog period value, a watchdog timeout interrupt is generated." end="0" id="QWDPRD" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="QDECCTL" description="" id="QDECCTL" offset="0x28" width="16">
    
  <bitfield begin="15" description=" Position-counter source selection." end="14" id="QSRC" rwaccess="RW" width="2">
    <bitenum description="DOWN count mode for frequency measurement (QCLK = xCLK, QDIR = 0)" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="UP count mode for frequency measurement (QCLK = xCLK, QDIR = 1)" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Direction-count mode (QCLK = xCLK, QDIR = xDIR)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Quadrature count mode (QCLK = iCLK, QDIR = iDIR)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Sync output-enable" end="13" id="SOEN" rwaccess="RW" width="1">
    <bitenum description="Enable position-compare sync output" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable position-compare sync output" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" Sync output pin selection" end="12" id="SPSEL" rwaccess="RW" width="1">
    <bitenum description="Strobe pin is used for sync output" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Index pin is used for sync output" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" External clock rate" end="11" id="XCR" rwaccess="RW" width="1">
    <bitenum description="1x resolution: Count the rising edge only" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="2x resolution: Count the rising/falling edge" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Swap quadrature clock inputs. [[br]]This swaps the input to the quadrature decoder, reversing the counting direction. " end="10" id="SWAP" rwaccess="RW" width="1">
    <bitenum description="Quadrature-clock inputs are swapped" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Quadrature-clock inputs are not swapped" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" Index pulse gating option" end="9" id="IGATE" rwaccess="RW" width="1">
    <bitenum description="Gate the index pin with strobe" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable gating of Index pulse" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" QEPA input polarity" end="8" id="QAP" rwaccess="RW" width="1">
    <bitenum description="Negates QEPA input" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" QEPB input polarity" end="7" id="QBP" rwaccess="RW" width="1">
    <bitenum description="Negates QEPB input" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" QEPI input polarity" end="6" id="QIP" rwaccess="RW" width="1">
    <bitenum description="Negates QEPI input" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" QEPS input polarity" end="5" id="QSP" rwaccess="RW" width="1">
    <bitenum description="Negates QEPS input" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" " end="0" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
  </register>
  
  
  <register acronym="QEPCTL" description="" id="QEPCTL" offset="0x2A" width="16">
    
  <bitfield begin="15" description=" Emulation Control Bits. [[br]]In the values 0 through 3 listed below, x is different for the four following behaviors. [[br]]QPOSCNT behavior, x refers to the Position counter. [[br]]QWDTMR behavior, x refers to the Watchdog counter. [[br]]QUTMR behavior, x refers to the Unit timer. [[br]]QCTMR behavior, x refers to the Capture timer. " end="14" id="FREE_SOFT" rwaccess="RW" width="2">
    <bitenum description="x is unaffected by emulation suspend." id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="x is unaffected by emulation suspend." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="x continues to count until the rollover." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="x stops immediately. For QPOSCNT behavior, the stop is on emulation suspend." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Position counter reset mode" end="12" id="PCRM" rwaccess="RW" width="2">
    <bitenum description="Position counter reset on a unit time event" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Position counter reset on the first index event" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Position counter reset on the maximum position" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Position counter reset on an index event" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" Strobe event initialization of position counter" end="10" id="SEI" rwaccess="RW" width="2">
    <bitenum description="Clockwise Direction: Initializes the position counter on the rising edge of QEPS strobe. Counter Clockwise Direction: Initializes the position counter on the falling edge of QEPS strobe" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Initializes the position counter on rising edge of the QEPS signal" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Does nothing (action disabled)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Does nothing (action disabled)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" Index event initialization of position counter" end="8" id="IEI" rwaccess="RW" width="2">
    <bitenum description="Initializes the position counter on the falling edge of QEPI signal (QPOSCNT = QPOSINIT)" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Initializes the position counter on the rising edge of the QEPI signal (QPOSCNT = QPOSINIT)" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Do nothing (action disabled)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Do nothing (action disabled)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Software initialization of position counter" end="7" id="SWI" rwaccess="RW" width="1">
    <bitenum description="Initialize position counter, this bit is cleared automatically" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Do nothing (action disabled)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" Strobe event latch of position counter" end="6" id="SEL" rwaccess="RW" width="1">
    <bitenum description="Clockwise Direction: Position counter is latched on rising edge of QEPS strobe. Counter Clockwise Direction: Position counter is latched on falling edge of QEPS strobe." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The position counter is latched on the rising edge of QEPS strobe (QPOSSLAT = POSCCNT). Latching on the falling edge can be done by inverting the strobe input using the QSP bit in the QDECCTL register." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" Index event latch of position counter (software index marker)" end="4" id="IEL" rwaccess="RW" width="2">
    <bitenum description="Software index marker. Latches the position counter and quadrature direction flag on index event marker. The position counter is latched to the QPOSILAT register and the direction flag is latched in the QEPSTS[QDLF] bit. This mode is useful for software index marking." id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Latches position counter on falling edge of the index signal" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Latches position counter on rising edge of the index signal" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" Quadrature position counter enable/software reset" end="3" id="PHEN" rwaccess="RW" width="1">
    <bitenum description="eQEP position counter is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Reset the eQEP peripheral internal operating flags/read-only registers. Control/configuration registers are not disturbed by a software reset." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" eQEP capture latch mode" end="2" id="QCLM" rwaccess="RW" width="1">
    <bitenum description="Latch on unit time out. Position counter, capture timer and capture period values are latched into QPOSLAT, QCTMRLAT and QCPRDLAT registers on unit time out." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Latch on position counter read by CPU. Capture timer and capture period values are latched into QCTMRLAT and QCPRDLAT registers when CPU reads the QPOSCNT register." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" eQEP unit timer enable" end="1" id="UTE" rwaccess="RW" width="1">
    <bitenum description="Enable unit timer" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable eQEP unit timer" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" eQEP watchdog enable" end="0" id="WDE" rwaccess="RW" width="1">
    <bitenum description="Enable the eQEP watchdog timer" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable the eQEP watchdog timer" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="QCAPCTL" description="" id="QCAPCTL" offset="0x2C" width="16">
    
  <bitfield begin="15" description=" Enable eQEP capture" end="15" id="CEN" rwaccess="RW" width="1">
    <bitenum description="eQEP capture unit is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="eQEP capture unit is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" " end="7" id="RESERVED_1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="6" description=" eQEP capture timer clock prescaler" end="4" id="CCPS" rwaccess="RW" width="3">
    <bitenum description="CAPCLK = SYSCLKOUT/128" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="CAPCLK = SYSCLKOUT/64" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="CAPCLK = SYSCLKOUT/32" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="CAPCLK = SYSCLKOUT/16" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="CAPCLK = SYSCLKOUT/8" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="CAPCLK = SYSCLKOUT/4" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="CAPCLK = SYSCLKOUT/2" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="CAPCLK = SYSCLKOUT/1" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" Unit position event prescaler" end="0" id="UPPS" rwaccess="RW" width="4">
    <bitenum description="Reserved" id="en_16_0xF" token="en_16_0xF" value="0xF"></bitenum>
    <bitenum description="Reserved" id="en_15_0xE" token="en_15_0xE" value="0xE"></bitenum>
    <bitenum description="Reserved" id="en_14_0xD" token="en_14_0xD" value="0xD"></bitenum>
    <bitenum description="Reserved" id="en_13_0xC" token="en_13_0xC" value="0xC"></bitenum>
    <bitenum description="UPEVNT = QCLK/2048" id="en_12_0xB" token="en_12_0xB" value="0xB"></bitenum>
    <bitenum description="UPEVNT = QCLK/1024" id="en_11_0xA" token="en_11_0xA" value="0xA"></bitenum>
    <bitenum description="UPEVNT = QCLK/512" id="en_10_0x9" token="en_10_0x9" value="0x9"></bitenum>
    <bitenum description="UPEVNT = QCLK/256" id="en_9_0x8" token="en_9_0x8" value="0x8"></bitenum>
    <bitenum description="UPEVNT = QCLK/128" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="UPEVNT = QCLK/64" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="UPEVNT = QCLK/32" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="UPEVNT = QCLK/16" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="UPEVNT = QCLK/8" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="UPEVNT = QCLK/4" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="UPEVNT = QCLK/2" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="UPEVNT = QCLK/1" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="QPOSCTL" description="" id="QPOSCTL" offset="0x2E" width="16">
    
  <bitfield begin="15" description=" Position-compare shadow enable" end="15" id="PCSHDW" rwaccess="RW" width="1">
    <bitenum description="Shadow enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Shadow disabled, load Immediate" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" Position-compare shadow load mode" end="14" id="PCLOAD" rwaccess="RW" width="1">
    <bitenum description="Load when QPOSCNT = QPOSCMP" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Load on QPOSCNT = 0" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Polarity of sync output" end="13" id="PCPOL" rwaccess="RW" width="1">
    <bitenum description="Active LOW pulse output" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Active HIGH pulse output" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" Position-compare enable/disable" end="12" id="PCE" rwaccess="RW" width="1">
    <bitenum description="Enable position compare unit" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable position compare unit" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" Select-position-compare sync output pulse width ..." end="0" id="PCSPW" rwaccess="RW" width="12">
    <bitenum description="3 x 4 x SYSCLKOUT cycles to 4096 x 4 x SYSCLKOUT cycles" id="en_4_0xFFF" token="en_4_0xFFF" value="0xFFF"></bitenum>
    <bitenum description="3 x 4 x SYSCLKOUT cycles to 4096 x 4 x SYSCLKOUT cycles" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="2 x 4 x SYSCLKOUT cycles" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="1 x 4 x SYSCLKOUT cycles" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="QEINT" description="" id="QEINT" offset="0x30" width="16">
    
  <bitfield begin="15" description=" " end="12" id="RESERVED_1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="11" description=" Unit time out interrupt enable" end="11" id="UTO" rwaccess="RW" width="1">
    <bitenum description="Interrupt is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Index event latch interrupt enable" end="10" id="IEL" rwaccess="RW" width="1">
    <bitenum description="Interrupt is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" Strobe event latch interrupt enable" end="9" id="SEL" rwaccess="RW" width="1">
    <bitenum description="Interrupt is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Position-compare match interrupt enable" end="8" id="PCM" rwaccess="RW" width="1">
    <bitenum description="Interrupt is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Position-compare ready interrupt enable" end="7" id="PCR" rwaccess="RW" width="1">
    <bitenum description="Interrupt is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" Position counter overflow interrupt enable" end="6" id="PCO" rwaccess="RW" width="1">
    <bitenum description="Interrupt is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" Position counter underflow interrupt enable" end="5" id="PCU" rwaccess="RW" width="1">
    <bitenum description="Interrupt is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Watchdog time out interrupt enable" end="4" id="WTO" rwaccess="RW" width="1">
    <bitenum description="Interrupt is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" Quadrature direction change interrupt enable" end="3" id="QDC" rwaccess="RW" width="1">
    <bitenum description="Interrupt is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" Quadrature phase error interrupt enable" end="2" id="PHE" rwaccess="RW" width="1">
    <bitenum description="Interrupt is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Position counter error interrupt enable" end="1" id="PCE" rwaccess="RW" width="1">
    <bitenum description="Interrupt is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" " end="0" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="QFLG" description="" id="QFLG" offset="0x32" width="16">
    
  <bitfield begin="15" description=" " end="12" id="RESERVED_1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="11" description=" Unit time out interrupt flag" end="11" id="UTO" rwaccess="R" width="1">
    <bitenum description="Set by eQEP unit timer period match" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No interrupt generated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Index event latch interrupt flag" end="10" id="IEL" rwaccess="R" width="1">
    <bitenum description="This bit is set after latching the QPOSCNT to QPOSILAT" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No interrupt generated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" Strobe event latch interrupt flag" end="9" id="SEL" rwaccess="R" width="1">
    <bitenum description="This bit is set after latching the QPOSCNT to QPOSSLAT" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No interrupt generated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" eQEP compare match event interrupt flag" end="8" id="PCM" rwaccess="R" width="1">
    <bitenum description="This bit is set on position-compare match" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No interrupt generated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Position-compare ready interrupt flag" end="7" id="PCR" rwaccess="R" width="1">
    <bitenum description="This bit is set after transferring the shadow register value to the active position compare register." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No interrupt generated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" Position counter overflow interrupt flag" end="6" id="PCO" rwaccess="R" width="1">
    <bitenum description="This bit is set on position counter overflow." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No interrupt generated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" Position counter underflow interrupt flag" end="5" id="PCU" rwaccess="R" width="1">
    <bitenum description="This bit is set on position counter underflow." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No interrupt generated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Watchdog timeout interrupt flag" end="4" id="WTO" rwaccess="R" width="1">
    <bitenum description="Set by watch dog timeout" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No interrupt generated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" Quadrature direction change interrupt flag" end="3" id="QDC" rwaccess="R" width="1">
    <bitenum description="This bit is set during change of direction" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No interrupt generated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" Quadrature phase error interrupt flag" end="2" id="PHE" rwaccess="R" width="1">
    <bitenum description="Set on simultaneous transition of QEPA and QEPB" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No interrupt generated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Position counter error interrupt flag" end="1" id="PCE" rwaccess="R" width="1">
    <bitenum description="Position counter error" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No interrupt generated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Global interrupt status flag" end="0" id="INT" rwaccess="R" width="1">
    <bitenum description="Interrupt was generated" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No interrupt generated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="QCLR" description="" id="QCLR" offset="0x34" width="16">
    
  <bitfield begin="15" description=" " end="12" id="RESERVED_1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="11" description=" Clear unit time out interrupt flag" end="11" id="UTO" rwaccess="RW" width="1">
    <bitenum description="Clears the interrupt flag" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Clear index event latch interrupt flag" end="10" id="IEL" rwaccess="RW" width="1">
    <bitenum description="Clears the interrupt flag" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" Clear strobe event latch interrupt flag" end="9" id="SEL" rwaccess="RW" width="1">
    <bitenum description="Clears the interrupt flag" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Clear eQEP compare match event interrupt flag" end="8" id="PCM" rwaccess="RW" width="1">
    <bitenum description="Clears the interrupt flag" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Clear position-compare ready interrupt flag" end="7" id="PCR" rwaccess="RW" width="1">
    <bitenum description="Clears the interrupt flag" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" Clear position counter overflow interrupt flag" end="6" id="PCO" rwaccess="RW" width="1">
    <bitenum description="Clears the interrupt flag" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" Clear position counter underflow interrupt flag" end="5" id="PCU" rwaccess="RW" width="1">
    <bitenum description="Clears the interrupt flag" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Clear watchdog timeout interrupt flag" end="4" id="WTO" rwaccess="RW" width="1">
    <bitenum description="Clears the interrupt flag" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" Clear quadrature direction change interrupt flag" end="3" id="QDC" rwaccess="RW" width="1">
    <bitenum description="Clears the interrupt flag" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" Clear quadrature phase error interrupt flag" end="2" id="PHE" rwaccess="RW" width="1">
    <bitenum description="Clears the interrupt flag" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Clear position counter error interrupt flag" end="1" id="PCE" rwaccess="RW" width="1">
    <bitenum description="Clears the interrupt flag" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Global interrupt clear flag" end="0" id="INT" rwaccess="RW" width="1">
    <bitenum description="Clears the interrupt flag and enables further interrupts to be generated if an event flags is set to 1." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="QFRC" description="" id="QFRC" offset="0x36" width="16">
    
  <bitfield begin="15" description=" " end="12" id="RESERVED_1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="11" description=" Force unit time out interrupt" end="11" id="UTO" rwaccess="RW" width="1">
    <bitenum description="Force the interrupt" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Force index event latch interrupt" end="10" id="IEL" rwaccess="RW" width="1">
    <bitenum description="Force the interrupt" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" Force strobe event latch interrupt" end="9" id="SEL" rwaccess="RW" width="1">
    <bitenum description="Force the interrupt" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Force position-compare match interrupt" end="8" id="PCM" rwaccess="RW" width="1">
    <bitenum description="Force the interrupt" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Force position-compare ready interrupt" end="7" id="PCR" rwaccess="RW" width="1">
    <bitenum description="Force the interrupt" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" Force position counter overflow interrupt" end="6" id="PCO" rwaccess="RW" width="1">
    <bitenum description="Force the interrupt" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" Force position counter underflow interrupt" end="5" id="PCU" rwaccess="RW" width="1">
    <bitenum description="Force the interrupt" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Force watchdog time out interrupt" end="4" id="WTO" rwaccess="RW" width="1">
    <bitenum description="Force the interrupt" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" Force quadrature direction change interrupt" end="3" id="QDC" rwaccess="RW" width="1">
    <bitenum description="Force the interrupt" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" Force quadrature phase error interrupt" end="2" id="PHE" rwaccess="RW" width="1">
    <bitenum description="Force the interrupt" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Force position counter error interrupt" end="1" id="PCE" rwaccess="RW" width="1">
    <bitenum description="Force the interrupt" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" " end="0" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="QEPSTS" description="" id="QEPSTS" offset="0x38" width="16">
    
  <bitfield begin="15" description=" " end="8" id="RESERVED_1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description=" Unit position event flag" end="7" id="UPEVNT" rwaccess="R" width="1">
    <bitenum description="Unit position event detected. Write 1 to clear." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No unit position event detected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" Direction on the first index marker. [[br]]Status of the direction is latched on the first index event marker. " end="6" id="FDF" rwaccess="R" width="1">
    <bitenum description="Clockwise rotation (or forward movement) on the first index event" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Counter-clockwise rotation (or reverse movement) on the first index event" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" Quadrature direction flag" end="5" id="QDF" rwaccess="R" width="1">
    <bitenum description="Clockwise rotation (or forward movement)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Counter-clockwise rotation (or reverse movement)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" eQEP direction latch flag. [[br]]Status of direction is latched on every index event marker. " end="4" id="QDLF" rwaccess="R" width="1">
    <bitenum description="Clockwise rotation (or forward movement) on index event marker" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Counter-clockwise rotation (or reverse movement) on index event marker" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" Capture overflow error flag" end="3" id="COEF" rwaccess="RW" width="1">
    <bitenum description="Overflow occurred in eQEP Capture timer (QEPCTMR)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Sticky bit, cleared by writing 1" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" Capture direction error flag" end="2" id="CDEF" rwaccess="RW" width="1">
    <bitenum description="Direction change occurred between the capture position event." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Sticky bit, cleared by writing 1" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" First index marker flag" end="1" id="FIMF" rwaccess="RW" width="1">
    <bitenum description="Set by first occurrence of index pulse" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Sticky bit, cleared by writing 1" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Position counter error flag. [[br]]This bit is not sticky and it is updated for every index event. " end="0" id="PCEF" rwaccess="R" width="1">
    <bitenum description="Position counter error" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No error occurred during the last index transition." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="QCTMR" description="" id="QCTMR" offset="0x3A" width="16">
    
  <bitfield begin="15" description=" This register provides time base for edge capture unit." end="0" id="QCTMR" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="QCPRD" description="" id="QCPRD" offset="0x3C" width="16">
    
  <bitfield begin="15" description=" This register holds the period count value between the last successive eQEP position events" end="0" id="QCPRD" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="QCTMRLAT" description="" id="QCTMRLAT" offset="0x3E" width="16">
    
  <bitfield begin="15" description=" The eQEP capture timer value can be latched into this register on two events, that is, unit timeout event, reading the eQEP position counter." end="0" id="QCTMRLAT" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="QCPRDLAT" description="" id="QCPRDLAT" offset="0x40" width="16">
    
  <bitfield begin="15" description=" eQEP capture period value can be latched into this register on two events, that is, unit timeout event, reading the eQEP position counter." end="0" id="QCPRDLAT" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="REVID" description="" id="REVID" offset="0x5C" width="32">
    
  <bitfield begin="31" description=" eQEP revision ID" end="0" id="REV" rwaccess="R" width="32"></bitfield>
  </register>
</module>
