{"Source Block": ["hdl/library/axi_dmac/axi_dmac_transfer.v@247:257@HdlStmAssign", " * before they are propagated downstream. Otherwise we'd need to take special\n * care to not accidentally accept requests while the DMA is going through a\n * shutdown and reset phase.\n */\nassign req_valid_gated = req_enable & req_valid;\nassign req_ready = req_enable & req_ready_gated;\n\ngenerate if (DMA_2D_TRANSFER == 1) begin\n\ndmac_2d_transfer #(\n  .DMA_AXI_ADDR_WIDTH(DMA_AXI_ADDR_WIDTH),\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_transfer.v@246:256", " * Things become a lot easier if we gate incoming requests in a central place\n * before they are propagated downstream. Otherwise we'd need to take special\n * care to not accidentally accept requests while the DMA is going through a\n * shutdown and reset phase.\n */\nassign req_valid_gated = req_enable & req_valid;\nassign req_ready = req_enable & req_ready_gated;\n\ngenerate if (DMA_2D_TRANSFER == 1) begin\n\ndmac_2d_transfer #(\n"]], "Diff Content": {"Delete": [[252, "assign req_ready = req_enable & req_ready_gated;\n"]], "Add": []}}