
*** Running vivado
    with args -log CountDownTimer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CountDownTimer.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CountDownTimer.tcl -notrace
Command: synth_design -top CountDownTimer -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16280 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 814.262 ; gain = 233.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CountDownTimer' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/imports/CountDownTimer/CountDownTimer.vhd:17]
INFO: [Synth 8-638] synthesizing module 'ResetModule' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/ResetModule.vhd:33]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ResetModule' (1#1) [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/ResetModule.vhd:33]
INFO: [Synth 8-638] synthesizing module 'PulseGenerator' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/PulseGenerator.vhd:36]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PulseGenerator' (2#1) [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/PulseGenerator.vhd:36]
INFO: [Synth 8-638] synthesizing module 'DebounceUnit' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/DebounceUnit.vhd:36]
	Parameter kHzClkFreq bound to: 100000 - type: integer 
	Parameter mSecMinInWidth bound to: 100 - type: integer 
	Parameter inPolarity bound to: 1'b1 
	Parameter outPolarity bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'DebounceUnit' (3#1) [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/DebounceUnit.vhd:36]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/ControlUnit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/ControlUnit.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CountDatapath' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/CountDatapath.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'CountDatapath' (5#1) [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/CountDatapath.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Nexys4DisplayDriver' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/Nexys4DisplayDriver.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Nexys4DisplayDriver' (6#1) [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/Nexys4DisplayDriver.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'CountDownTimer' (7#1) [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/imports/CountDownTimer/CountDownTimer.vhd:17]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port zeroFlag
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 887.949 ; gain = 307.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 887.949 ; gain = 307.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 887.949 ; gain = 307.004
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 887.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/constrs_1/imports/Resources/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/constrs_1/imports/Resources/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/constrs_1/imports/Resources/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CountDownTimer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CountDownTimer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 979.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 979.500 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 979.500 ; gain = 398.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 979.500 ; gain = 398.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 979.500 ; gain = 398.555
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_currentState_reg' in module 'ControlUnit'
WARNING: [Synth 8-327] inferring latch for variable 'runFlag_reg' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/ControlUnit.vhd:72]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 stopped |                              000 |                              000
                 running |                              001 |                              001
           change_sec_ls |                              010 |                              010
           change_sec_ms |                              011 |                              011
           change_min_ls |                              100 |                              100
           change_min_ms |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_currentState_reg' using encoding 'sequential' in module 'ControlUnit'
WARNING: [Synth 8-327] inferring latch for variable 'setFlags_reg' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/ControlUnit.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'secLSSetInc_reg' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/ControlUnit.vhd:75]
WARNING: [Synth 8-327] inferring latch for variable 'secLSSetDec_reg' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/ControlUnit.vhd:76]
WARNING: [Synth 8-327] inferring latch for variable 'secMSSetInc_reg' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/ControlUnit.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'secMSSetDec_reg' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/ControlUnit.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'minLSSetInc_reg' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/ControlUnit.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'minLSSetDec_reg' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/ControlUnit.vhd:80]
WARNING: [Synth 8-327] inferring latch for variable 'minMSSetInc_reg' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/ControlUnit.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'minMSSetDec_reg' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/ControlUnit.vhd:82]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 979.500 ; gain = 398.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     23 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CountDownTimer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module DebounceUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'control_unit/setFlags_reg[0]' (LD) to 'control_unit/setFlags_reg[1]'
INFO: [Synth 8-3886] merging instance 'control_unit/setFlags_reg[1]' (LD) to 'control_unit/setFlags_reg[2]'
INFO: [Synth 8-3886] merging instance 'control_unit/setFlags_reg[2]' (LD) to 'control_unit/setFlags_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\control_unit/setFlags_reg[3] )
WARNING: [Synth 8-3332] Sequential element (control_unit/setFlags_reg[3]) is unused and will be removed from module CountDownTimer.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 979.500 ; gain = 398.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 979.500 ; gain = 398.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 986.684 ; gain = 405.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 988.055 ; gain = 407.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 992.859 ; gain = 411.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 992.859 ; gain = 411.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 992.859 ; gain = 411.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 992.859 ; gain = 411.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 992.859 ; gain = 411.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 992.859 ; gain = 411.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |ResetModule         |         1|
|2     |PulseGenerator      |         1|
|3     |CountDatapath       |         1|
|4     |Nexys4DisplayDriver |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |CountDatapath       |     1|
|2     |Nexys4DisplayDriver |     1|
|3     |PulseGenerator      |     1|
|4     |ResetModule         |     1|
|5     |BUFG                |     1|
|6     |CARRY4              |    12|
|7     |LUT1                |    50|
|8     |LUT2                |    21|
|9     |LUT3                |     3|
|10    |LUT4                |    17|
|11    |LUT5                |     8|
|12    |LUT6                |     6|
|13    |FDRE                |    59|
|14    |LD                  |     9|
|15    |IBUF                |     6|
|16    |OBUF                |    17|
+------+--------------------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |   248|
|2     |  control_unit        |ControlUnit    |    29|
|3     |  set_but_debouncer   |DebounceUnit   |    77|
|4     |  start_but_debouncer |DebounceUnit_0 |    77|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 992.859 ; gain = 411.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 992.859 ; gain = 320.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 992.859 ; gain = 411.914
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 992.859 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1006.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1006.434 ; gain = 715.496
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1006.434 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.runs/synth_1/CountDownTimer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CountDownTimer_utilization_synth.rpt -pb CountDownTimer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 19 00:52:43 2020...
