
*** Running vivado
    with args -log axis_fifo_v1_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source axis_fifo_v1_0.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axis_fifo_v1_0.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml, Invalid xml file C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml: equal sign expected
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/fpga-neural-network-/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
Command: link_design -top axis_fifo_v1_0 -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/ip/bram_blk_mem_gen_0_0/bram_blk_mem_gen_0_0.dcp' for cell 'engine/buffers[0].buffer/brams[0].bram/bram_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.dcp' for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_xbip_dsp48_macro_0_0/design_1_xbip_dsp48_macro_0_0.dcp' for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 589.180 ; gain = 336.047
zip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create filesCommand: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.618 . Memory (MB): peak = 607.840 ; gain = 17.719
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b7b75f6c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.741 . Memory (MB): peak = 1104.559 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1045f1400

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1104.559 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 7125 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 3a7a09e6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1104.559 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4659 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 3a7a09e6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1104.559 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 3a7a09e6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1104.559 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1104.559 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 3a7a09e6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1104.559 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11fa1d5d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1104.559 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1104.559 ; gain = 514.438
INFO: [Common 17-1381] The checkpoint 'h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file axis_fifo_v1_0_drc_opted.rpt -pb axis_fifo_v1_0_drc_opted.pb -rpx axis_fifo_v1_0_drc_opted.rpx
Command: report_drc -file axis_fifo_v1_0_drc_opted.rpt -pb axis_fifo_v1_0_drc_opted.pb -rpx axis_fifo_v1_0_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1104.559 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e8e884a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1104.559 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1104.559 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b0555bef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.692 . Memory (MB): peak = 1104.559 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f0ba4610

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.713 . Memory (MB): peak = 1104.559 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f0ba4610

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.719 . Memory (MB): peak = 1104.559 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1f0ba4610

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.724 . Memory (MB): peak = 1104.559 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1d874d6ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1104.559 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d874d6ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1104.559 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1771491b8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1104.559 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c903bc80

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1104.559 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c903bc80

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1104.559 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 158717c37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1104.559 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 158717c37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1104.559 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 158717c37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1104.559 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 158717c37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1104.559 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 158717c37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1104.559 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 158717c37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1104.559 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 158717c37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1104.559 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 160c3c894

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1104.559 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 160c3c894

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1104.559 ; gain = 0.000
Ending Placer Task | Checksum: 10402e090

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1104.559 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.531 . Memory (MB): peak = 1104.559 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file axis_fifo_v1_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1104.559 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file axis_fifo_v1_0_utilization_placed.rpt -pb axis_fifo_v1_0_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1104.559 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file axis_fifo_v1_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1104.559 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1b1a5bee ConstDB: 0 ShapeSum: e8e884a2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c0255291

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1169.098 ; gain = 64.539
Post Restoration Checksum: NetGraph: 3f98da77 NumContArr: 808c781a Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: c0255291

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1173.133 ; gain = 68.574

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c0255291

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1173.133 ; gain = 68.574
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: d7c09f52

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1175.758 ; gain = 71.199

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 7d3a3b8c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1175.758 ; gain = 71.199

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 10c032ae

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1175.758 ; gain = 71.199
Phase 4 Rip-up And Reroute | Checksum: 10c032ae

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1175.758 ; gain = 71.199

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 10c032ae

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1175.758 ; gain = 71.199

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 10c032ae

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1175.758 ; gain = 71.199
Phase 6 Post Hold Fix | Checksum: 10c032ae

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1175.758 ; gain = 71.199

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0136543 %
  Global Horizontal Routing Utilization  = 0.0199908 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 9.00901%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 12.6126%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 14.7059%, No Congested Regions.
Phase 7 Route finalize | Checksum: 10c032ae

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1175.758 ; gain = 71.199

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10c032ae

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1176.035 ; gain = 71.477

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 869fc7ad

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1176.035 ; gain = 71.477
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1176.035 ; gain = 71.477

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1176.035 ; gain = 71.477
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.477 . Memory (MB): peak = 1177.910 ; gain = 1.875
INFO: [Common 17-1381] The checkpoint 'h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file axis_fifo_v1_0_drc_routed.rpt -pb axis_fifo_v1_0_drc_routed.pb -rpx axis_fifo_v1_0_drc_routed.rpx
Command: report_drc -file axis_fifo_v1_0_drc_routed.rpt -pb axis_fifo_v1_0_drc_routed.pb -rpx axis_fifo_v1_0_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file axis_fifo_v1_0_methodology_drc_routed.rpt -pb axis_fifo_v1_0_methodology_drc_routed.pb -rpx axis_fifo_v1_0_methodology_drc_routed.rpx
Command: report_methodology -file axis_fifo_v1_0_methodology_drc_routed.rpt -pb axis_fifo_v1_0_methodology_drc_routed.pb -rpx axis_fifo_v1_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/axis_fifo_v1_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file axis_fifo_v1_0_power_routed.rpt -pb axis_fifo_v1_0_power_summary_routed.pb -rpx axis_fifo_v1_0_power_routed.rpx
Command: report_power -file axis_fifo_v1_0_power_routed.rpt -pb axis_fifo_v1_0_power_summary_routed.pb -rpx axis_fifo_v1_0_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file axis_fifo_v1_0_route_status.rpt -pb axis_fifo_v1_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file axis_fifo_v1_0_timing_summary_routed.rpt -warn_on_violation  -rpx axis_fifo_v1_0_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file axis_fifo_v1_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file axis_fifo_v1_0_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Apr 26 19:56:06 2018...
