begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright (c) KATO Takenori, 1997.  *   * All rights reserved.  Unpublished rights reserved under the copyright  * laws of Japan.  *   * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  *   * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer as  *    the first lines of this file unmodified.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *   * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  *  *		$Id: initcpu.c,v 1.11 1998/01/03 05:35:51 kato Exp $  */
end_comment

begin_include
include|#
directive|include
file|"opt_cpu.h"
end_include

begin_include
include|#
directive|include
file|"opt_failsafe.h"
end_include

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<machine/cputypes.h>
end_include

begin_include
include|#
directive|include
file|<machine/md_var.h>
end_include

begin_include
include|#
directive|include
file|<machine/specialreg.h>
end_include

begin_function_decl
name|void
name|initializecpu
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_ifdef
ifdef|#
directive|ifdef
name|I486_CPU
end_ifdef

begin_function_decl
specifier|static
name|void
name|init_5x86
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|init_bluelightning
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|init_486dlc
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|init_cy486dx
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_ifdef
ifdef|#
directive|ifdef
name|CPU_I486_ON_386
end_ifdef

begin_function_decl
specifier|static
name|void
name|init_i486_on_386
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_endif
endif|#
directive|endif
end_endif

begin_function_decl
specifier|static
name|void
name|init_6x86
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* I486_CPU */
end_comment

begin_ifdef
ifdef|#
directive|ifdef
name|I686_CPU
end_ifdef

begin_function_decl
specifier|static
name|void
name|init_6x86MX
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_endif
endif|#
directive|endif
end_endif

begin_ifdef
ifdef|#
directive|ifdef
name|I486_CPU
end_ifdef

begin_comment
comment|/*  * IBM Blue Lightning  */
end_comment

begin_function
specifier|static
name|void
name|init_bluelightning
parameter_list|(
name|void
parameter_list|)
block|{
name|u_long
name|eflags
decl_stmt|;
if|#
directive|if
name|defined
argument_list|(
name|PC98
argument_list|)
operator|&&
operator|!
name|defined
argument_list|(
name|CPU_UPGRADE_HW_CACHE
argument_list|)
name|need_post_dma_flush
operator|=
literal|1
expr_stmt|;
endif|#
directive|endif
name|eflags
operator|=
name|read_eflags
argument_list|()
expr_stmt|;
name|disable_intr
argument_list|()
expr_stmt|;
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator||
name|CR0_CD
operator||
name|CR0_NW
argument_list|)
expr_stmt|;
name|invd
argument_list|()
expr_stmt|;
ifdef|#
directive|ifdef
name|CPU_BLUELIGHTNING_FPU_OP_CACHE
name|wrmsr
argument_list|(
literal|0x1000
argument_list|,
literal|0x9c92LL
argument_list|)
expr_stmt|;
comment|/* FP operand can be cacheable on Cyrix FPU */
else|#
directive|else
name|wrmsr
argument_list|(
literal|0x1000
argument_list|,
literal|0x1c92LL
argument_list|)
expr_stmt|;
comment|/* Intel FPU */
endif|#
directive|endif
comment|/* Enables 13MB and 0-640KB cache. */
name|wrmsr
argument_list|(
literal|0x1001
argument_list|,
operator|(
literal|0xd0LL
operator|<<
literal|32
operator|)
operator||
literal|0x3ff
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|CPU_BLUELIGHTNING_3X
name|wrmsr
argument_list|(
literal|0x1002
argument_list|,
literal|0x04000000LL
argument_list|)
expr_stmt|;
comment|/* Enables triple-clock mode. */
else|#
directive|else
name|wrmsr
argument_list|(
literal|0x1002
argument_list|,
literal|0x03000000LL
argument_list|)
expr_stmt|;
comment|/* Enables double-clock mode. */
endif|#
directive|endif
comment|/* Enable caching in CR0. */
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator|&
operator|~
operator|(
name|CR0_CD
operator||
name|CR0_NW
operator|)
argument_list|)
expr_stmt|;
comment|/* CD = 0 and NW = 0 */
name|invd
argument_list|()
expr_stmt|;
name|write_eflags
argument_list|(
name|eflags
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Cyrix 486SLC/DLC/SR/DR series  */
end_comment

begin_function
specifier|static
name|void
name|init_486dlc
parameter_list|(
name|void
parameter_list|)
block|{
name|u_long
name|eflags
decl_stmt|;
name|u_char
name|ccr0
decl_stmt|;
name|eflags
operator|=
name|read_eflags
argument_list|()
expr_stmt|;
name|disable_intr
argument_list|()
expr_stmt|;
name|invd
argument_list|()
expr_stmt|;
name|ccr0
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR0
argument_list|)
expr_stmt|;
ifndef|#
directive|ifndef
name|CYRIX_CACHE_WORKS
name|ccr0
operator||=
name|CCR0_NC1
operator||
name|CCR0_BARB
expr_stmt|;
name|write_cyrix_reg
argument_list|(
name|CCR0
argument_list|,
name|ccr0
argument_list|)
expr_stmt|;
name|invd
argument_list|()
expr_stmt|;
else|#
directive|else
name|ccr0
operator|&=
operator|~
name|CCR0_NC0
expr_stmt|;
ifndef|#
directive|ifndef
name|CYRIX_CACHE_REALLY_WORKS
name|ccr0
operator||=
name|CCR0_NC1
operator||
name|CCR0_BARB
expr_stmt|;
else|#
directive|else
name|ccr0
operator||=
name|CCR0_NC1
expr_stmt|;
endif|#
directive|endif
ifdef|#
directive|ifdef
name|CPU_DIRECT_MAPPED_CACHE
name|ccr0
operator||=
name|CCR0_CO
expr_stmt|;
comment|/* Direct mapped mode. */
endif|#
directive|endif
name|write_cyrix_reg
argument_list|(
name|CCR0
argument_list|,
name|ccr0
argument_list|)
expr_stmt|;
comment|/* Clear non-cacheable region. */
name|write_cyrix_reg
argument_list|(
name|NCR1
operator|+
literal|2
argument_list|,
name|NCR_SIZE_0K
argument_list|)
expr_stmt|;
name|write_cyrix_reg
argument_list|(
name|NCR2
operator|+
literal|2
argument_list|,
name|NCR_SIZE_0K
argument_list|)
expr_stmt|;
name|write_cyrix_reg
argument_list|(
name|NCR3
operator|+
literal|2
argument_list|,
name|NCR_SIZE_0K
argument_list|)
expr_stmt|;
name|write_cyrix_reg
argument_list|(
name|NCR4
operator|+
literal|2
argument_list|,
name|NCR_SIZE_0K
argument_list|)
expr_stmt|;
name|write_cyrix_reg
argument_list|(
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* dummy write */
comment|/* Enable caching in CR0. */
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator|&
operator|~
operator|(
name|CR0_CD
operator||
name|CR0_NW
operator|)
argument_list|)
expr_stmt|;
comment|/* CD = 0 and NW = 0 */
name|invd
argument_list|()
expr_stmt|;
endif|#
directive|endif
comment|/* !CYRIX_CACHE_WORKS */
name|write_eflags
argument_list|(
name|eflags
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Cyrix 486S/DX series  */
end_comment

begin_function
specifier|static
name|void
name|init_cy486dx
parameter_list|(
name|void
parameter_list|)
block|{
name|u_long
name|eflags
decl_stmt|;
name|u_char
name|ccr2
decl_stmt|;
name|eflags
operator|=
name|read_eflags
argument_list|()
expr_stmt|;
name|disable_intr
argument_list|()
expr_stmt|;
name|invd
argument_list|()
expr_stmt|;
name|ccr2
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|CPU_SUSP_HLT
name|ccr2
operator||=
name|CCR2_SUSP_HLT
expr_stmt|;
endif|#
directive|endif
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|ccr2
argument_list|)
expr_stmt|;
name|write_eflags
argument_list|(
name|eflags
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Cyrix 5x86  */
end_comment

begin_function
specifier|static
name|void
name|init_5x86
parameter_list|(
name|void
parameter_list|)
block|{
name|u_long
name|eflags
decl_stmt|;
name|u_char
name|ccr2
decl_stmt|,
name|ccr3
decl_stmt|,
name|ccr4
decl_stmt|,
name|pcr0
decl_stmt|;
name|eflags
operator|=
name|read_eflags
argument_list|()
expr_stmt|;
name|disable_intr
argument_list|()
expr_stmt|;
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator||
name|CR0_CD
operator||
name|CR0_NW
argument_list|)
expr_stmt|;
name|wbinvd
argument_list|()
expr_stmt|;
operator|(
name|void
operator|)
name|read_cyrix_reg
argument_list|(
name|CCR3
argument_list|)
expr_stmt|;
comment|/* dummy */
comment|/* Initialize CCR2. */
name|ccr2
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
expr_stmt|;
name|ccr2
operator||=
name|CCR2_WB
expr_stmt|;
ifdef|#
directive|ifdef
name|CPU_SUSP_HLT
name|ccr2
operator||=
name|CCR2_SUSP_HLT
expr_stmt|;
else|#
directive|else
name|ccr2
operator|&=
operator|~
name|CCR2_SUSP_HLT
expr_stmt|;
endif|#
directive|endif
name|ccr2
operator||=
name|CCR2_WT1
expr_stmt|;
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|ccr2
argument_list|)
expr_stmt|;
comment|/* Initialize CCR4. */
name|ccr3
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR3
argument_list|)
expr_stmt|;
name|write_cyrix_reg
argument_list|(
name|CCR3
argument_list|,
name|CCR3_MAPEN0
argument_list|)
expr_stmt|;
name|ccr4
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR4
argument_list|)
expr_stmt|;
name|ccr4
operator||=
name|CCR4_DTE
expr_stmt|;
name|ccr4
operator||=
name|CCR4_MEM
expr_stmt|;
ifdef|#
directive|ifdef
name|CPU_FASTER_5X86_FPU
name|ccr4
operator||=
name|CCR4_FASTFPE
expr_stmt|;
else|#
directive|else
name|ccr4
operator|&=
operator|~
name|CCR4_FASTFPE
expr_stmt|;
endif|#
directive|endif
name|ccr4
operator|&=
operator|~
name|CCR4_IOMASK
expr_stmt|;
comment|/******************************************************************** 	 * WARNING: The "BIOS Writers Guide" mentions that I/O recovery time 	 * should be 0 for errata fix. 	 ********************************************************************/
ifdef|#
directive|ifdef
name|CPU_IORT
name|ccr4
operator||=
name|CPU_IORT
operator|&
name|CCR4_IOMASK
expr_stmt|;
endif|#
directive|endif
name|write_cyrix_reg
argument_list|(
name|CCR4
argument_list|,
name|ccr4
argument_list|)
expr_stmt|;
comment|/* Initialize PCR0. */
comment|/**************************************************************** 	 * WARNING: RSTK_EN and LOOP_EN could make your system unstable. 	 * BTB_EN might make your system unstable. 	 ****************************************************************/
name|pcr0
operator|=
name|read_cyrix_reg
argument_list|(
name|PCR0
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|CPU_RSTK_EN
name|pcr0
operator||=
name|PCR0_RSTK
expr_stmt|;
else|#
directive|else
name|pcr0
operator|&=
operator|~
name|PCR0_RSTK
expr_stmt|;
endif|#
directive|endif
ifdef|#
directive|ifdef
name|CPU_BTB_EN
name|pcr0
operator||=
name|PCR0_BTB
expr_stmt|;
else|#
directive|else
name|pcr0
operator|&=
operator|~
name|PCR0_BTB
expr_stmt|;
endif|#
directive|endif
ifdef|#
directive|ifdef
name|CPU_LOOP_EN
name|pcr0
operator||=
name|PCR0_LOOP
expr_stmt|;
else|#
directive|else
name|pcr0
operator|&=
operator|~
name|PCR0_LOOP
expr_stmt|;
endif|#
directive|endif
comment|/**************************************************************** 	 * WARNING: if you use a memory mapped I/O device, don't use 	 * DISABLE_5X86_LSSER option, which may reorder memory mapped 	 * I/O access. 	 * IF YOUR MOTHERBOARD HAS PCI BUS, DON'T DISABLE LSSER. 	 ****************************************************************/
ifdef|#
directive|ifdef
name|CPU_DISABLE_5X86_LSSER
name|pcr0
operator|&=
operator|~
name|PCR0_LSSER
expr_stmt|;
else|#
directive|else
name|pcr0
operator||=
name|PCR0_LSSER
expr_stmt|;
endif|#
directive|endif
name|write_cyrix_reg
argument_list|(
name|PCR0
argument_list|,
name|pcr0
argument_list|)
expr_stmt|;
comment|/* Restore CCR3. */
name|write_cyrix_reg
argument_list|(
name|CCR3
argument_list|,
name|ccr3
argument_list|)
expr_stmt|;
operator|(
name|void
operator|)
name|read_cyrix_reg
argument_list|(
literal|0x80
argument_list|)
expr_stmt|;
comment|/* dummy */
comment|/* Unlock NW bit in CR0. */
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
operator|&
operator|~
name|CCR2_LOCK_NW
argument_list|)
expr_stmt|;
name|load_cr0
argument_list|(
operator|(
name|rcr0
argument_list|()
operator|&
operator|~
name|CR0_CD
operator|)
operator||
name|CR0_NW
argument_list|)
expr_stmt|;
comment|/* CD = 0, NW = 1 */
comment|/* Lock NW bit in CR0. */
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
operator||
name|CCR2_LOCK_NW
argument_list|)
expr_stmt|;
name|write_eflags
argument_list|(
name|eflags
argument_list|)
expr_stmt|;
block|}
end_function

begin_ifdef
ifdef|#
directive|ifdef
name|CPU_I486_ON_386
end_ifdef

begin_comment
comment|/*  * There are i486 based upgrade products for i386 machines.  * In this case, BIOS doesn't enables CPU cache.  */
end_comment

begin_function
name|void
name|init_i486_on_386
parameter_list|(
name|void
parameter_list|)
block|{
name|u_long
name|eflags
decl_stmt|;
if|#
directive|if
name|defined
argument_list|(
name|PC98
argument_list|)
operator|&&
operator|!
name|defined
argument_list|(
name|CPU_UPGRADE_HW_CACHE
argument_list|)
name|need_post_dma_flush
operator|=
literal|1
expr_stmt|;
endif|#
directive|endif
name|eflags
operator|=
name|read_eflags
argument_list|()
expr_stmt|;
name|disable_intr
argument_list|()
expr_stmt|;
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator|&
operator|~
operator|(
name|CR0_CD
operator||
name|CR0_NW
operator|)
argument_list|)
expr_stmt|;
comment|/* CD = 0, NW = 0 */
name|write_eflags
argument_list|(
name|eflags
argument_list|)
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/*  * Cyrix 6x86  *  * XXX - What should I do here?  Please let me know.  */
end_comment

begin_function
specifier|static
name|void
name|init_6x86
parameter_list|(
name|void
parameter_list|)
block|{
name|u_long
name|eflags
decl_stmt|;
name|u_char
name|ccr3
decl_stmt|,
name|ccr4
decl_stmt|;
name|eflags
operator|=
name|read_eflags
argument_list|()
expr_stmt|;
name|disable_intr
argument_list|()
expr_stmt|;
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator||
name|CR0_CD
operator||
name|CR0_NW
argument_list|)
expr_stmt|;
name|wbinvd
argument_list|()
expr_stmt|;
comment|/* Initialize CCR0. */
name|write_cyrix_reg
argument_list|(
name|CCR0
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR0
argument_list|)
operator||
name|CCR0_NC1
argument_list|)
expr_stmt|;
comment|/* Initialize CCR1. */
ifdef|#
directive|ifdef
name|CPU_CYRIX_NO_LOCK
name|write_cyrix_reg
argument_list|(
name|CCR1
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR1
argument_list|)
operator||
name|CCR1_NO_LOCK
argument_list|)
expr_stmt|;
else|#
directive|else
ifdef|#
directive|ifdef
name|FAILSAFE
name|write_cyrix_reg
argument_list|(
name|CCR1
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR1
argument_list|)
operator|&
operator|~
name|CCR1_NO_LOCK
argument_list|)
expr_stmt|;
endif|#
directive|endif
endif|#
directive|endif
comment|/* Initialize CCR2. */
ifdef|#
directive|ifdef
name|CPU_SUSP_HLT
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
operator||
name|CCR2_SUSP_HLT
argument_list|)
expr_stmt|;
else|#
directive|else
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
operator|&
operator|~
name|CCR2_SUSP_HLT
argument_list|)
expr_stmt|;
endif|#
directive|endif
name|ccr3
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR3
argument_list|)
expr_stmt|;
name|write_cyrix_reg
argument_list|(
name|CCR3
argument_list|,
name|CCR3_MAPEN0
argument_list|)
expr_stmt|;
comment|/* Initialize CCR4. */
name|ccr4
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR4
argument_list|)
expr_stmt|;
name|ccr4
operator||=
name|CCR4_DTE
expr_stmt|;
name|ccr4
operator|&=
operator|~
name|CCR4_IOMASK
expr_stmt|;
ifdef|#
directive|ifdef
name|CPU_IORT
name|write_cyrix_reg
argument_list|(
name|CCR4
argument_list|,
name|ccr4
operator||
operator|(
name|CPU_IORT
operator|&
name|CCR4_IOMASK
operator|)
argument_list|)
expr_stmt|;
else|#
directive|else
name|write_cyrix_reg
argument_list|(
name|CCR4
argument_list|,
name|ccr4
operator||
literal|7
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* Initialize CCR5. */
ifdef|#
directive|ifdef
name|CPU_WT_ALLOC
name|write_cyrix_reg
argument_list|(
name|CCR5
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR5
argument_list|)
operator||
name|CCR5_WT_ALLOC
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* Restore CCR3. */
name|write_cyrix_reg
argument_list|(
name|CCR3
argument_list|,
name|ccr3
argument_list|)
expr_stmt|;
comment|/* Unlock NW bit in CR0. */
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
operator|&
operator|~
name|CCR2_LOCK_NW
argument_list|)
expr_stmt|;
comment|/* 	 * Earlier revision of the 6x86 CPU could crash the system if 	 * L1 cache is in write-back mode. 	 */
if|if
condition|(
operator|(
name|cyrix_did
operator|&
literal|0xff00
operator|)
operator|>
literal|0x1600
condition|)
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator|&
operator|~
operator|(
name|CR0_CD
operator||
name|CR0_NW
operator|)
argument_list|)
expr_stmt|;
comment|/* CD = 0 and NW = 0 */
else|else
block|{
comment|/* Revision 2.6 and lower. */
ifdef|#
directive|ifdef
name|CYRIX_CACHE_REALLY_WORKS
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator|&
operator|~
operator|(
name|CR0_CD
operator||
name|CR0_NW
operator|)
argument_list|)
expr_stmt|;
comment|/* CD = 0 and NW = 0 */
else|#
directive|else
name|load_cr0
argument_list|(
operator|(
name|rcr0
argument_list|()
operator|&
operator|~
name|CR0_CD
operator|)
operator||
name|CR0_NW
argument_list|)
expr_stmt|;
comment|/* CD = 0 and NW = 1 */
endif|#
directive|endif
block|}
comment|/* Lock NW bit in CR0. */
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
operator||
name|CCR2_LOCK_NW
argument_list|)
expr_stmt|;
name|write_eflags
argument_list|(
name|eflags
argument_list|)
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* I486_CPU */
end_comment

begin_ifdef
ifdef|#
directive|ifdef
name|I686_CPU
end_ifdef

begin_comment
comment|/*  * Cyrix 6x86MX (code-named M2)  *  * XXX - What should I do here?  Please let me know.  */
end_comment

begin_function
specifier|static
name|void
name|init_6x86MX
parameter_list|(
name|void
parameter_list|)
block|{
name|u_long
name|eflags
decl_stmt|;
name|u_char
name|ccr3
decl_stmt|,
name|ccr4
decl_stmt|;
name|eflags
operator|=
name|read_eflags
argument_list|()
expr_stmt|;
name|disable_intr
argument_list|()
expr_stmt|;
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator||
name|CR0_CD
operator||
name|CR0_NW
argument_list|)
expr_stmt|;
name|wbinvd
argument_list|()
expr_stmt|;
comment|/* Initialize CCR0. */
name|write_cyrix_reg
argument_list|(
name|CCR0
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR0
argument_list|)
operator||
name|CCR0_NC1
argument_list|)
expr_stmt|;
comment|/* Initialize CCR1. */
ifdef|#
directive|ifdef
name|CPU_CYRIX_NO_LOCK
name|write_cyrix_reg
argument_list|(
name|CCR1
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR1
argument_list|)
operator||
name|CCR1_NO_LOCK
argument_list|)
expr_stmt|;
else|#
directive|else
ifdef|#
directive|ifdef
name|FAILSAFE
name|write_cyrix_reg
argument_list|(
name|CCR1
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR1
argument_list|)
operator|&
operator|~
name|CCR1_NO_LOCK
argument_list|)
expr_stmt|;
endif|#
directive|endif
endif|#
directive|endif
comment|/* Initialize CCR2. */
ifdef|#
directive|ifdef
name|CPU_SUSP_HLT
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
operator||
name|CCR2_SUSP_HLT
argument_list|)
expr_stmt|;
else|#
directive|else
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
operator|&
operator|~
name|CCR2_SUSP_HLT
argument_list|)
expr_stmt|;
endif|#
directive|endif
name|ccr3
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR3
argument_list|)
expr_stmt|;
name|write_cyrix_reg
argument_list|(
name|CCR3
argument_list|,
name|CCR3_MAPEN0
argument_list|)
expr_stmt|;
comment|/* Initialize CCR4. */
name|ccr4
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR4
argument_list|)
expr_stmt|;
name|ccr4
operator|&=
operator|~
name|CCR4_IOMASK
expr_stmt|;
ifdef|#
directive|ifdef
name|CPU_IORT
name|write_cyrix_reg
argument_list|(
name|CCR4
argument_list|,
name|ccr4
operator||
operator|(
name|CPU_IORT
operator|&
name|CCR4_IOMASK
operator|)
argument_list|)
expr_stmt|;
else|#
directive|else
name|write_cyrix_reg
argument_list|(
name|CCR4
argument_list|,
name|ccr4
operator||
literal|7
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* Initialize CCR5. */
ifdef|#
directive|ifdef
name|CPU_WT_ALLOC
name|write_cyrix_reg
argument_list|(
name|CCR5
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR5
argument_list|)
operator||
name|CCR5_WT_ALLOC
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* Restore CCR3. */
name|write_cyrix_reg
argument_list|(
name|CCR3
argument_list|,
name|ccr3
argument_list|)
expr_stmt|;
comment|/* Unlock NW bit in CR0. */
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
operator|&
operator|~
name|CCR2_LOCK_NW
argument_list|)
expr_stmt|;
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator|&
operator|~
operator|(
name|CR0_CD
operator||
name|CR0_NW
operator|)
argument_list|)
expr_stmt|;
comment|/* CD = 0 and NW = 0 */
comment|/* Lock NW bit in CR0. */
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
operator||
name|CCR2_LOCK_NW
argument_list|)
expr_stmt|;
name|write_eflags
argument_list|(
name|eflags
argument_list|)
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* I686_CPU */
end_comment

begin_function
name|void
name|initializecpu
parameter_list|(
name|void
parameter_list|)
block|{
switch|switch
condition|(
name|cpu
condition|)
block|{
ifdef|#
directive|ifdef
name|I486_CPU
case|case
name|CPU_BLUE
case|:
name|init_bluelightning
argument_list|()
expr_stmt|;
break|break;
case|case
name|CPU_486DLC
case|:
name|init_486dlc
argument_list|()
expr_stmt|;
break|break;
case|case
name|CPU_CY486DX
case|:
name|init_cy486dx
argument_list|()
expr_stmt|;
break|break;
case|case
name|CPU_M1SC
case|:
name|init_5x86
argument_list|()
expr_stmt|;
break|break;
ifdef|#
directive|ifdef
name|CPU_I486_ON_386
case|case
name|CPU_486
case|:
name|init_i486_on_386
argument_list|()
expr_stmt|;
break|break;
endif|#
directive|endif
case|case
name|CPU_M1
case|:
name|init_6x86
argument_list|()
expr_stmt|;
break|break;
endif|#
directive|endif
comment|/* I486_CPU */
ifdef|#
directive|ifdef
name|I686_CPU
case|case
name|CPU_M2
case|:
name|init_6x86MX
argument_list|()
expr_stmt|;
break|break;
endif|#
directive|endif
default|default:
break|break;
block|}
if|#
directive|if
name|defined
argument_list|(
name|PC98
argument_list|)
operator|&&
operator|!
name|defined
argument_list|(
name|CPU_UPGRADE_HW_CACHE
argument_list|)
comment|/* 	 * OS should flush L1 cahce by itself because no PC-98 supports 	 * non-Intel CPUs.  Use wbinvd instruction before DMA transfer 	 * when need_pre_dma_flush = 1, use invd instruction after DMA 	 * transfer when need_post_dma_flush = 1.  If your CPU upgrade 	 * product support hardware cache control, you can add 	 * UPGRADE_CPU_HW_CACHE option in your kernel configuration file. 	 * This option elminate unneeded cache flush instruction. 	 */
if|if
condition|(
name|strcmp
argument_list|(
name|cpu_vendor
argument_list|,
literal|"CyrixInstead"
argument_list|)
operator|==
literal|0
condition|)
block|{
switch|switch
condition|(
name|cpu
condition|)
block|{
ifdef|#
directive|ifdef
name|I486_CPU
case|case
name|CPU_486DLC
case|:
name|need_post_dma_flush
operator|=
literal|1
expr_stmt|;
break|break;
case|case
name|CPU_M1SC
case|:
name|need_pre_dma_flush
operator|=
literal|1
expr_stmt|;
break|break;
endif|#
directive|endif
default|default:
break|break;
block|}
block|}
elseif|else
if|if
condition|(
name|strcmp
argument_list|(
name|cpu_vendor
argument_list|,
literal|"AuthenticAMD"
argument_list|)
operator|==
literal|0
condition|)
block|{
switch|switch
condition|(
name|cpu_id
operator|&
literal|0xFF0
condition|)
block|{
case|case
literal|0x470
case|:
comment|/* Enhanced Am486DX2 WB */
case|case
literal|0x490
case|:
comment|/* Enhanced Am486DX4 WB */
case|case
literal|0x4F0
case|:
comment|/* Am5x86 WB */
name|need_pre_dma_flush
operator|=
literal|1
expr_stmt|;
break|break;
block|}
block|}
elseif|else
if|if
condition|(
name|strcmp
argument_list|(
name|cpu_vendor
argument_list|,
literal|"IBM"
argument_list|)
operator|==
literal|0
condition|)
block|{
name|need_post_dma_flush
operator|=
literal|1
expr_stmt|;
block|}
else|else
block|{
ifdef|#
directive|ifdef
name|CPU_I486_ON_386
name|need_pre_dma_flush
operator|=
literal|1
expr_stmt|;
endif|#
directive|endif
block|}
endif|#
directive|endif
comment|/* PC98&& !UPGRADE_CPU_HW_CACHE */
block|}
end_function

begin_include
include|#
directive|include
file|"opt_ddb.h"
end_include

begin_ifdef
ifdef|#
directive|ifdef
name|DDB
end_ifdef

begin_include
include|#
directive|include
file|<ddb/ddb.h>
end_include

begin_macro
name|DB_SHOW_COMMAND
argument_list|(
argument|cyrixreg
argument_list|,
argument|cyrixreg
argument_list|)
end_macro

begin_block
block|{
name|u_long
name|eflags
decl_stmt|;
name|u_int
name|cr0
decl_stmt|;
name|u_char
name|ccr0
decl_stmt|,
name|ccr1
decl_stmt|,
name|ccr2
decl_stmt|,
name|ccr3
decl_stmt|,
name|ccr4
decl_stmt|,
name|ccr5
decl_stmt|,
name|pcr0
decl_stmt|;
name|cr0
operator|=
name|rcr0
argument_list|()
expr_stmt|;
if|if
condition|(
name|strcmp
argument_list|(
name|cpu_vendor
argument_list|,
literal|"CyrixInstead"
argument_list|)
operator|==
literal|0
condition|)
block|{
name|eflags
operator|=
name|read_eflags
argument_list|()
expr_stmt|;
name|disable_intr
argument_list|()
expr_stmt|;
if|if
condition|(
operator|(
name|cpu
operator|!=
name|CPU_M1SC
operator|)
operator|&&
operator|(
name|cpu
operator|!=
name|CPU_CY486DX
operator|)
condition|)
block|{
name|ccr0
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR0
argument_list|)
expr_stmt|;
block|}
name|ccr1
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR1
argument_list|)
expr_stmt|;
name|ccr2
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
expr_stmt|;
name|ccr3
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR3
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|cpu
operator|==
name|CPU_M1SC
operator|)
operator|||
operator|(
name|cpu
operator|==
name|CPU_M1
operator|)
operator|||
operator|(
name|cpu
operator|==
name|CPU_M2
operator|)
condition|)
block|{
name|write_cyrix_reg
argument_list|(
name|CCR3
argument_list|,
name|CCR3_MAPEN0
argument_list|)
expr_stmt|;
name|ccr4
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR4
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|cpu
operator|==
name|CPU_M1
operator|)
operator|||
operator|(
name|cpu
operator|==
name|CPU_M2
operator|)
condition|)
name|ccr5
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR5
argument_list|)
expr_stmt|;
else|else
name|pcr0
operator|=
name|read_cyrix_reg
argument_list|(
name|PCR0
argument_list|)
expr_stmt|;
name|write_cyrix_reg
argument_list|(
name|CCR3
argument_list|,
name|ccr3
argument_list|)
expr_stmt|;
comment|/* Restore CCR3. */
block|}
name|write_eflags
argument_list|(
name|eflags
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|cpu
operator|!=
name|CPU_M1SC
operator|)
operator|&&
operator|(
name|cpu
operator|!=
name|CPU_CY486DX
operator|)
condition|)
name|printf
argument_list|(
literal|"CCR0=%x, "
argument_list|,
operator|(
name|u_int
operator|)
name|ccr0
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"CCR1=%x, CCR2=%x, CCR3=%x"
argument_list|,
operator|(
name|u_int
operator|)
name|ccr1
argument_list|,
operator|(
name|u_int
operator|)
name|ccr2
argument_list|,
operator|(
name|u_int
operator|)
name|ccr3
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|cpu
operator|==
name|CPU_M1SC
operator|)
operator|||
operator|(
name|cpu
operator|==
name|CPU_M1
operator|)
operator|||
operator|(
name|cpu
operator|==
name|CPU_M2
operator|)
condition|)
block|{
name|printf
argument_list|(
literal|", CCR4=%x, "
argument_list|,
operator|(
name|u_int
operator|)
name|ccr4
argument_list|)
expr_stmt|;
if|if
condition|(
name|cpu
operator|==
name|CPU_M1SC
condition|)
name|printf
argument_list|(
literal|"PCR0=%x\n"
argument_list|,
name|pcr0
argument_list|)
expr_stmt|;
else|else
name|printf
argument_list|(
literal|"CCR5=%x\n"
argument_list|,
name|ccr5
argument_list|)
expr_stmt|;
block|}
block|}
name|printf
argument_list|(
literal|"CR0=%x\n"
argument_list|,
name|cr0
argument_list|)
expr_stmt|;
block|}
end_block

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* DDB */
end_comment

end_unit

