INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:34:43 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.070ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 2.521ns (36.459%)  route 4.394ns (63.541%))
  Logic Levels:           25  (CARRY4=14 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2091, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X32Y66         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf1/operator/sigProdExt_c2_reg[25]/Q
                         net (fo=3, routed)           0.604     1.328    mulf1/operator/sigProdExt_c2[25]
    SLICE_X30Y66         LUT6 (Prop_lut6_I2_O)        0.043     1.371 r  mulf1/operator/level5_c1[6]_i_10__0/O
                         net (fo=1, routed)           0.096     1.468    mulf1/operator/level5_c1[6]_i_10__0_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I3_O)        0.043     1.511 r  mulf1/operator/level5_c1[6]_i_6__0/O
                         net (fo=1, routed)           0.212     1.723    mulf1/operator/level5_c1[6]_i_6__0_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I1_O)        0.043     1.766 r  mulf1/operator/level5_c1[6]_i_5__0/O
                         net (fo=1, routed)           0.000     1.766    mulf1/operator/RoundingAdder/S[0]
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.017 r  mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.017    mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.066 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.066    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5__0_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.115 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.115    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.164 r  mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.164    mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4__0_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.213 r  mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.213    mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.262 r  mulf1/operator/RoundingAdder/i__carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    mulf1/operator/RoundingAdder/i__carry_i_9__0_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.311 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.311    mulf1/operator/RoundingAdder/ltOp_carry__2_i_18__0_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.456 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_13__0/O[3]
                         net (fo=24, routed)          0.436     2.891    mulf1/operator/RoundingAdder/p_0_in[31]
    SLICE_X30Y74         LUT5 (Prop_lut5_I4_O)        0.120     3.011 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_9__0/O
                         net (fo=5, routed)           0.397     3.408    mulf1/operator/RoundingAdder/exc_c2_reg[1]_0
    SLICE_X30Y74         LUT5 (Prop_lut5_I2_O)        0.043     3.451 r  mulf1/operator/RoundingAdder/level4_c1[8]_i_4__0/O
                         net (fo=5, routed)           0.243     3.693    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp1_in
    SLICE_X29Y73         LUT4 (Prop_lut4_I0_O)        0.043     3.736 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_6/O
                         net (fo=21, routed)          0.294     4.030    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/sfracX1__0
    SLICE_X32Y72         LUT6 (Prop_lut6_I1_O)        0.043     4.073 r  mulf1/operator/RoundingAdder/level4_c1[10]_i_3__0/O
                         net (fo=5, routed)           0.405     4.478    mem_controller3/read_arbiter/data/excExpFracY_c0[8]
    SLICE_X26Y74         LUT6 (Prop_lut6_I4_O)        0.043     4.521 r  mem_controller3/read_arbiter/data/ltOp_carry__0_i_4__0/O
                         net (fo=1, routed)           0.292     4.813    addf1/operator/ltOp_carry__1_0[0]
    SLICE_X27Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.075 r  addf1/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.007     5.082    addf1/operator/ltOp_carry__0_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.131 r  addf1/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.131    addf1/operator/ltOp_carry__1_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.180 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.180    addf1/operator/ltOp_carry__2_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.307 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=93, routed)          0.407     5.714    mem_controller3/read_arbiter/data/CO[0]
    SLICE_X25Y76         LUT6 (Prop_lut6_I0_O)        0.130     5.844 r  mem_controller3/read_arbiter/data/i__carry_i_4__0/O
                         net (fo=1, routed)           0.183     6.027    addf1/operator/p_1_in[0]
    SLICE_X26Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.289 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.289    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X26Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.442 r  addf1/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.410     6.852    addf1/operator/RightShifterComponent/ps_c1_reg[3]_0[1]
    SLICE_X28Y76         LUT6 (Prop_lut6_I4_O)        0.119     6.971 r  addf1/operator/RightShifterComponent/level4_c1[25]_i_2__0/O
                         net (fo=7, routed)           0.104     7.075    addf1/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.043     7.118 r  addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0/O
                         net (fo=15, routed)          0.305     7.423    addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0_n_0
    SLICE_X28Y75         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=2091, unset)         0.483     6.683    addf1/operator/RightShifterComponent/clk
    SLICE_X28Y75         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.295     6.352    addf1/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          6.352    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                 -1.070    




