64|359|Public
50|$|The {{tertiary}} {{cooling circuit}} {{is an open}} circuit diverting water from an outside reservoir such as a lake or river. Evaporative cooling towers, cooling basins or ponds transfer the waste heat from the <b>generation</b> <b>circuit</b> into the environment.|$|E
50|$|Ultrasonic testing {{equipment}} includes a pulse <b>generation</b> <b>circuit,</b> consisting of electronic circuit for generating pulses and a transducer for transforming electronic pulse into mechanical pulse having an oscillation frequency in range of 40 kHz to 50 kHz, and a pulse reception circuit that receives the signal.|$|E
5000|$|An injection-locked {{oscillator}} (ILO) {{is usually}} based on cross-coupled LC oscillator. It has been employed for frequency division [...] or jitter reduction in PLL, with {{the input of}} pure sinusoidal waveform. It was employed in continuous mode clock and data recovery (CDR) or clock recovery to perform clock restoration from the aid of either preceding pulse <b>generation</b> <b>circuit</b> to convert non-return-to-zero (NRZ) data to pseudo-return-to-zero (PRZ) format or nonideal retiming circuit residing at the transmitter side to couple the clock signal into the data. Recently, the ILO was employed for burst mode clock recovery scheme.|$|E
40|$|Abstract — This work {{describes}} {{an analysis of}} timing jitter induced by power-supply noise in nonoverlapping clock <b>generation</b> <b>circuits</b> typically used in switched-capacitor sigma-delta modulators. Substrate noise effects are also included but not treated as a separate phenomenon since the MOSFET bulk contacts {{are connected to the}} power-supply or ground. Two different nonoverlapping clock <b>generation</b> <b>circuits</b> have been compared and treated independently: the NOR based and the NAND based architectures. Furthermore, all possible connection topologies of the circuit blocks in the clock <b>generation</b> <b>circuits</b> are investigated. Monte Carlo simulations have been performed in Spectre at BSIM 3 v 3 transistor model level using parameters from a 0. 18 µm process to show which of the topologies is most suitable as clock generator for wideband applications. In terms of timing jitter sensitivity to power-supply noise, the NOR based architecture is slightly more robust and suitable for providing a timing reference to a sampling circuit. I...|$|R
50|$|However, it has {{not been}} {{possible}} to scale the supply voltage used to operate these ICs proportionately due to factors such as compatibility with previous <b>generation</b> <b>circuits,</b> noise margin, power and delay requirements, and non-scaling of threshold voltage, subthreshold slope, and parasitic capacitance.|$|R
40|$|Abstract. To {{overcome}} {{the shortcomings of}} realizing chaotic system by analog circuits, digital chaotic signal <b>generation</b> <b>circuits</b> based on DSP are designed. Computer simulation of chaotic system is performed firstly, and the discrete equations are obtained using discretization algorithm. On this basis, the design of hardware circuits based on DSP is made, and the corresponding C programs are constructed. Through the debugging of software and hardware, digital design of chaotic system based on DSP is achieved, and chaotic attractor is observed through an oscilloscope by digital-to-analog conversion circuit. The experimental results coincide with the simulation, proving the correctness of the design. The chaotic signal <b>generation</b> <b>circuits</b> can provide rich digital chaotic signals sources {{for the application of}} chaotic systems in engineering...|$|R
50|$|A {{new class}} of pulse {{generator}} microwave pulse generation microwave pulse generation architecture, the RACE (Rapid Automatic Cascode Exchange) pulse <b>generation</b> <b>circuit,</b> is implemented using low-cost monolithic IC technology and can produce pulses as short as 1 picosecond, and with repetition rates exceeding 30 billion pulses per second. These pulsers are typically used in military communications applications, and low-power microwave transceiver ICs. Such pulsers, if driven by a continuous frequency clock, will act as microwave comb generators, having output frequency components at integer multiples of the pulse repetition rate, and extending to well over 100 gigahertz.|$|E
50|$|NLTL-based pulse {{generators}} generally have lower jitter, but {{are more complex}} to manufacture and do not suit integration in low-cost monolithic ICs. A new class of microwave pulse generation architecture, the RACE (Rapid Automatic Cascode Exchange) pulse <b>generation</b> <b>circuit</b> https://web.archive.org/web/20111002171631/http://www.mwjournal.com/Journal/article.asp?HH_ID=AR_6311,http://patft.uspto.gov/netacgi/nph-Parser?u=%2Fnetahtml%2Fsrchnum.htm&Sect1=PTO1&Sect2=HITOFF&p=1&r=1&l=50&f=G&d=PALL&s1=6433720.PN.&OS=PN/6433720&RS=PN/6433720, is implemented using low-cost monolithic IC technology and can produce pulses as short as 1 picosecond, and with repetition rates exceeding 30 billion pulses per second. These pulsers are typically used in military communications applications, and low-power microwave transceiver ICs. Such pulsers, if driven by a continuous frequency clock, will act as microwave comb generators, having output frequency components at integer multiples of the pulse repetition rate, and extending to well over 100 gigahertz (for example http://www.learningace.com/doc/640168/6c1ebcf23af0790510dbc97ec75c1f6a/furaxa_40908-presentation).|$|E
50|$|Peddle {{continued}} {{working for}} Motorola while looking for investors {{for his new}} microprocessor concept. In August 1974 Chuck Peddle left Motorola and joined a small semiconductor company in Pennsylvania, MOS Technology. He was followed by seven other Motorola engineers: Harry Bawcum, Ray Hirt, Terry Holdt, Mike James, Will Mathis, Bill Mensch and Rod Orgill. Peddle's group at MOS Technology developed two new microprocessors that were compatible with the Motorola peripheral chips like the 6820 PIA. Rod Orgill designed the MCS6501 processor that would plug into a MC6800 socket and Bill Mensch did the MCS6502 that had the clock <b>generation</b> <b>circuit</b> on chip. These microprocessors would not run 6800 programs {{because they had a}} different architecture and instruction set. The major goal was a microprocessor that would sell for under $25. This would be done by removing non-essential features to reduce the chip size. An 8-bit stack pointer was used instead of a 16-bit one. The second accumulator was omitted. The address buffers did not have a three-state mode for Direct Memory Access (DMA) data transfers. The goal was to get the chip size down to 153 mils x 168 mils (3.9 mm x 4.3 mm).|$|E
5000|$|The Digital Tape Recorder was a {{portable}} four-channel digital audio processor containing the analog to digital converters, tape-data recovery and clock <b>generation</b> <b>circuits,</b> and the {{digital to analog}} converters. External hardware (tape drive, editing system, and digital delay unit) connected to the DTR through connectors on the back panel. The unit measured 20"x18"x10" [...] and weighed 67 pounds.|$|R
40|$|In this paper, an {{algorithm}} for the coupled {{simulation of}} circuit and piezoelectric laminate devices is presented. A finite element solver for piezoelectric laminates {{is included in}} the SPICE framework as a capacitor. The charge of this capacitor is a function of both the terminal voltage and the mechanical strain in the piezoelectric material. The coupled simulator allows simulation of novel micropower <b>generation</b> <b>circuits</b> based on piezoelectric laminates. 1...|$|R
40|$|In {{this paper}} control of {{multi-phase}} induction drives is discussed. Structure of six-phase frequency inverter is examined. The article deals with dead-time <b>generation</b> <b>circuits</b> in six-phase frequency inverter for transistor control signals. Computer models of dead-time circuits is created using LTspice software package. Simulation results are compared with experimental {{results of the}} tested dead-time circuits. Parameters obtained in simulation results {{are close to the}} parameters obtained in experimental results...|$|R
40|$|Abstract—A clock <b>generation</b> <b>circuit</b> {{having the}} {{function}} of multiphase locking was designed using the synchronous mirror delay (SMD) scheme. The internal clock can be synchronized to the external clock with intended phase difference. The synchro-nizing error of the clock <b>generation</b> <b>circuit</b> is reduced below the delay time of unit delay stage by compensation characteristics of detecting circuit in SMD. A 32 -M double data rate (DDR) SRAM including the clock <b>generation</b> <b>circuit</b> is fabricated using 0. 13 - m CMOS technology. To measure the synchronizing error of the clock <b>generation</b> <b>circuit,</b> the test elements group (TEG) system is designed and fabricated with the main system. The synchronizing error of the clock <b>generation</b> <b>circuit</b> is far smaller than the delay time of unit delay stage at zero phase locking and similar to the delay time of unit delay stage at multiphase locking. Index Terms—Clock, multiphase, SRAM, synchronous mirror delay...|$|E
40|$|In {{the program}} {{controlled}} exchange technology college course, the signal transmission and voice data {{exchange for the}} communication system were usually achieved by utilizing the program controlled telephone exchange equipment choosing MT 8980 series chip as the processing core which {{was limited to the}} numbers of communication channels and inflexibility of information interchange manners. A variety of extern circuits, taking time slice <b>generation</b> <b>circuit</b> and tone signal <b>generation</b> <b>circuit</b> as examples, will even be required which directly causes the complexity of the whole structure. Considering the disadvantages referred above, a new method of SPC (Stored Program Control) exchange exploiting FPGA (Field Programmable Gate Array) is proposed in this paper. The time slice generation, signal tone generation, user calls, voice data exchange functions, as well as other secondary functions, were realized by applying the new approach which allows the further development through hardware in-system programming. The superiority of the means is furnished in the end via comparing the experimental data in detail.  </p...|$|E
40|$|Current FPGAs include large {{blocks of}} memory that require {{separate}} address generation circuits. This not only uses logic resources surrounding the memory blocks, but also results in unnecessary routing congestions. This paper proposes {{the integration of}} the address <b>generation</b> <b>circuit</b> into the block memory to form an Autonomous Memory Block (AMB). Quantitative comparison between using AMB and conventional FPGA block memory architectures demonstrates that this approach is promising. 1...|$|E
5000|$|The SN76477 generates complex {{audio signal}} {{waveforms}} {{by combining the}} outputs of a low frequency oscillator, variable frequency (voltage controlled) oscillator, and noise source, modulating the resulting composite signal with a selected envelope and, finally, adjusting the signal's attack and decay periods. At each stage, the process can be controlled at the programming inputs of the signal modification and <b>generation</b> <b>circuits,</b> using control voltages, logic levels, or different resistor and capacitor values. Lou Garner ...|$|R
40|$|This brief {{presents}} a 7 -GS/s 6 -bit current-steering digital-to-analog converter (DAC) in 28 -nm CMOS for VLSI System On Chip I/O embedding with an on-chip memory and clock <b>generation</b> <b>circuits</b> for wafer-sort testing. It demonstrates how Spurious Free Dynamic Range (2 ̆ 6 gt; 50) dB {{can be maintained}} up to 1 GHz, while keeping the DAC footprint small (- 0. 035) mm(^mathrm mathbf 2). Several linearization techniques, such as current source cascodes with local biasing, thick-oxide output cascodes, bleeding currents, and 50...|$|R
40|$|A {{significant}} reduction in 60 hz beam motion has been achieved in the UV storage ring. From the wide band harmonic beam motion signal, 60 hz signal is extracted by tuned bandpass filter. This signal is processed by the phase and amplitude adjustment circuits and then, it is fed into the harmonic orbit <b>generation</b> <b>circuits.</b> Several harmonics, near the tune, were canceled by employing one circuit for each harmonic. The design and description of this experiment is given in this paper. The results showing reduction in beam motion at 60 hz are also provided...|$|R
40|$|PROBLEM TO BE SOLVED: To {{provide an}} {{amplification}} factor variable amplifier capable of achieving temperature compensation of an amplification factor {{over a wide}} variable amplification factor range.; SOLUTION: A Gilbert type amplification factor variable amplifier 11 amplifies an input signal and can vary an amplification factor of the input signal {{in response to an}} amplification factor control signal. An amplification factor monitor circuit 12 is comprised of a circuit which is equivalent with a predetermined circuit included in the Gilbert type amplification factor variable amplifier 11 and has a predetermined amplification factor, and outputs a voltage corresponding to that amplification factor. An amplification factor compensation signal <b>generation</b> <b>circuit</b> 13 compares the output voltage from the amplification factor monitor circuit 12 with a temperature independent predetermined reference voltage and generates an amplification factor compensation signal corresponding to a difference therebetween.; The amplification factor compensation signal generated by the amplification factor compensation signal <b>generation</b> <b>circuit</b> 13 is used to compensate for amplification factors dependent upon temperatures of the Gilbert type amplification factor variable amplifier 11 and the amplification factor monitor circuit 12, respectively...|$|E
40|$|The {{invention}} {{relates to}} an optical sensor arrangement (1) for measuring {{at least two}} observables, the arrangement comprising: a light <b>generation</b> <b>circuit</b> (2) including a light source for generating light of a frequency including a first and second light component; an optical resonance circuit (4) including at least a first and a second optical resonator (41 - 44), each of said optical resonators comprising an entry port (51 - 54) for coupling light into the optical resonator and a drop port (61 - 64) for decoupling light from the optical resonator, wherein the light <b>generation</b> <b>circuit</b> is optically coupled to the entry port {{of each of the}} at least two optical resonators; and a detector unit (7) for detecting the light including at least one photosensitive element, wherein the detector unit is optically coupled to the drop port of each of the at least two optical resonators and wherein the first light component arrives at the detector unit passing the first optical resonator and the second light component arrives at the detector unit passing the second optical resonator...|$|E
40|$|Abstract. This paper {{makes some}} {{research}} on designing and manufacturing a nanosecond pulse power supply of electrochemical micromachining, including DC power supply, waveform <b>generation</b> <b>circuit,</b> rectifier and filter circuit, power amplification and rapid protection circuit. This power supply can generate 5 MHz maximum frequency and square wave of 100 ns pulse width, stably. The voltage ranges from 0 V to 10 V, and duty ratio ranges from 0. 1 to 0. 5, continuously...|$|E
40|$|In this paper, an optimum {{stage ratio}} (tapering factor) for a tapered CMOS {{inverter}} chain is derived {{to minimize the}} product of power dissipation and jitter variance due to device mismatch. Analysis shows that this optimum stage ratio (2. 4) is {{lower than that of}} minimum delay (3. 6) and minimum power-delay (6. 35) product. This analysis is verified by simulation results using standard 180 nm as well as 90 nm CMOS technology. Knowledge of the optimum stage ratio helps to design low power low mismatch jitter buffers for multi phase clock <b>generation</b> <b>circuits</b> that can drive large load capacitances. ...|$|R
40|$|We analyze {{circuits}} for {{a number}} of kernels from popular quantum computing applications, characterizing the hardware resources necessary to take ancilla preparation off the critical path. The result is a chip entirely dominated by ancilla <b>generation</b> <b>circuits.</b> To address this issue, we introduce optimized ancilla factories and analyze their structure and physical layout for ion trap technology. We introduce a new quantum computing architecture with highly concentrated data-only regions surrounded by shared ancilla factories. The results are a reduced dependence on costly teleportation, more efficient distribution of generated ancillae and more than five times speedup over previous proposals. ...|$|R
50|$|The UJT is {{not used}} as a linear amplifier. It is used in {{free-running}} oscillators, synchronized or triggered oscillators, and pulse <b>generation</b> <b>circuits</b> at low to moderate frequencies (hundreds of kilohertz). It is widely used in the triggering circuits for silicon controlled rectifiers. The low cost per unit, combined with its unique characteristic, have warranted its use {{in a wide variety}} of applications like oscillators, pulse generators, saw-tooth generators, triggering circuits, phase control, timing circuits, and voltage- or current-regulated supplies. The original unijunction transistor types are now considered obsolete, but a later multi-layer device, the programmable unijunction transistor (PUT), is still widely available.|$|R
40|$|High voltage {{equipments}} {{are often}} placed in open air {{and they are}} often exposed to lightning strike as well as surge voltage. Most of such high voltage power equipments are placed in the power transmission line. They are sustaining high surge voltage during the lightning phenomena. To protect all such power equipments and quality power supply the study of lightning characteristics is most important for every power engineers. Lightning impulse voltage and standard impulse voltage (1. 2 / 50 μs) are similar to each other. So, to achieving better protection of high voltage equipment, study of impulse voltage waveform is very important. A comparison has been made between standard impulse waveform obtained by simulating Marx impulse <b>generation</b> <b>circuit</b> in LabVIEW Multisim and practical Marx circuit. This impulse waveform {{can be used to}} test the capacity of electrical equipment against the lightning and switching surge voltage. So, generation and simulation of an impulse wave has been carried out by the help of LabVIEW Multisim Software Package. A practical Marx circuit has been made and its comparison has been drawn with standard impulse voltage. Data acquisition of the practical impulse voltage <b>generation</b> <b>circuit</b> has been performed...|$|E
40|$|DAC 9881 是美国TI公司 2008 年秋季推出的一款 18 位单通道高精度的D/A转换芯片,它采用SPI数据串行输入、逻辑控制、并行处理、电压输出方式,输入数据时钟可达 50 MHz,可配置 1. 8 V/ 3 V/ 5 V逻辑,具有分辨率高,噪声低,速度快,稳定等特点。在此给出这种高精度带闭环的模拟控制系统和高精度DAC在任意波形产生电路的一个典型应用,待该芯片投放市场后对相关的专业人士有一定的指导作用。DAC 9881 is an 18 b {{single channel}} high {{precision}} D/A converter,it adopts SPI serial input,logic control,paraller prcessing and voltage output,the input clock can reach 50 MHz and configure 1. 8 V/ 3 V/ 5 V logic,it has single-channel,low noise,fast speed,serial input,parallel processing,voltage output {{digital to analog}} converter by TI Corporation. It can be widely used in high precision control system and waveform <b>generation</b> <b>circuit...</b>|$|E
40|$|AbstractThis work {{describes}} a multi-channel electronic {{board for the}} acquisition and digitalization of current signals {{in the range from}} femto-amperes up to the tens of micro-amperes suitable {{in a wide range of}} applications for the readout of photodiodes. The electronic board includes a sensor bias <b>generation</b> <b>circuit</b> capable to drive large capacitive loads with good noise performances. The system also has user-congurable general-purpose pins for the control and actuation of external subsystems and provides both USB and UART interfaces for data transfer. The system features low power consumption in order to enable point-of-care applications...|$|E
40|$|Due to {{technology}} scaling, smaller devices and lower operating voltages, next <b>generation</b> <b>circuits</b> are highly susceptible to soft errors. Another important problem confronting silicon scaling is static power consumption. In this paper, we analyze {{the effect of}} increasing threshold voltage (widely used for reducing static power consumption) on the soft error rate (SER). We find that increasing threshold voltage improves SER of transmission gate based flip-flops, but can adversely affect the robustness of combinational logic due {{to the effect of}} higher threshold voltages on the attenuation of transient pulses. We also show that clever use of high V t can improve the robustness of 6 T-SRAMs...|$|R
5000|$|... #Caption: This AFCI (the {{circuit breaker}} {{with the yellow}} label) is an older <b>generation</b> AFCI <b>circuit</b> breaker. The current (as of 2013) devices are {{referred}} to as [...] "combination type" [...] and usually appear with a green label.|$|R
40|$|Abstract. Measurement of {{wheel set}} wear was an {{important}} step {{for the safety of}} train running. High-speed acquisition and processing method for high resolution image of wheel set based on the hardware platform of DSP (digital signal processor) and PC was proposed. High-speed acquisition and processing was completed by PC and DSP unit separately. PC and DSP unit worked in parallel operational mode. Ethernet transport program based on TCP was designed for data exchange. Asynchronous reset pulse <b>generation</b> <b>circuits</b> were designed. High resolution images of wheel set were captured in 500 fps and asynchronous reset mode. Resolution of images was 1280 * 1024. The experimental results showed that this method improved image processing speed effectively...|$|R
40|$|Simultaneous {{switching}} noise {{has become}} an important issue due to its signal integrity and timing implications. Therefore {{a lot of time}} and resources are spent during the PDN design to minimize the supply voltage variation. This paper presents the self-adaptive clock as an alternative to tolerate the critical path delay variation due to supply noise thanks to its self-adaptable nature. A self-adaptive clock <b>generation</b> <b>circuit</b> is proposed in this paper and its benefits, in terms of clock period reduction, are assessed under a realistic supply noise obtained through simulation for different switching activities. Peer ReviewedPostprint (published version...|$|E
40|$|Abstract. The design {{introduces}} the master-slave current sharing technology as the core, DC-DC converter {{consists of two}} parallel systems consisting of digital switching power supply. The design for the master MCU AVR mega 16 ，driven by the IR 2105 BUCK circuit composed of power MOS, TL 084 and TL 494 consisting of voltage and current sampling and PWM <b>generation</b> <b>circuit.</b> The achievement of master-slave current-sharing technology, through {{the collection of the}} current in branch one and programmable gain to set the current in branch two, to reach the proportional relation of branch one and branch two. After testing, the system stabilizes with high control precision and high efficiency. 1...|$|E
40|$|A voltage {{reference}} circuit which utilizes {{a pair of}} BJTs and a MOSFET operating in subthreshold mode is designed in 0. 13 um CMOS 1 P 6 M process. The proportional to temperature (PTAT) signal is derived using a pair of BJTs, while complementary to temperature (CTAT) signal is realized as gate to source voltage of subthreshold MOSFET. It requires smaller silicon area and is less sensitive to mismatches compared to the conventional bandgap <b>generation</b> <b>circuit.</b> The reference circuit works well from 1. 3 V to 3. 6 V. It has temperature stability 18 ppm/°C for reference voltage of 1. 0 V in the temperature range of - 40 °C to 85 °C and it consumes 52 nW power...|$|E
40|$|In this paper, {{we present}} {{the test and}} {{characterization}} results for a back-illuminated megapixel CMOS imager. The imager pixel consists of a standard junction photodiode coupled to a three transistor-per-pixel switched source-follower readout [1]. The imager also consists of integrated timing and control and bias <b>generation</b> <b>circuits,</b> and provides analog output. The analog column-scan circuits were implemented {{in such a way}} that the imager could be configured to run in off-chip correlated double-sampling (CDS) mode. The imager was originally designed for normal front-illuminated operation, and was fabricated in a commercially available 0. 5 pn triple-metal CMOS-imager compatible process. For backside illumination, the imager was thinned by etching away the substrate was etched away in a post-fabrication processing step...|$|R
40|$|The {{design and}} {{implementation}} of high purity, high speed and power efficient clock <b>generation</b> Integrated <b>Circuits</b> continue to be one the greatest challenges facing IC designers today. In order to address this challenge, this thesis considers the modeling and design of two fundamental clock <b>generation</b> <b>circuits</b> – the VCO and PLL. An improved ring oscillator topology is proposed which {{has the advantage of}} an ultra wide tuning range. A novel noise aware ring oscillator model is also proposed which links the noise performance of the oscillator to its transistor dimensions giving insight to the design procedure. The use of this VCO model in a noise-aware PLL model allows the trade-off between noise performance and the loop bandwidth to be quantified accurately. From further analysis of the proposed PLL model, a novel PLL structure has been designed which is extremely successful at reference spur suppression. Simulation results based on the proposed model and foundry BSIM 3 v 3 models are provided for all the VCO and PLL designs. To validate the proposed VCO topology and VCO model, two prototype chips have been fabricated and measured results show close agreement with theoretical analysis and simulatio...|$|R
40|$|The fourth {{volume in}} the set Designing Waveform-Processing Circuits builds on the {{previous}} 3 volumes and presents a variety of analog non-amplifier circuits, including voltage references, current sources, filters, hysteresis switches and oscilloscope trigger and sweep circuitry, function <b>generation,</b> absolute-value <b>circuits,</b> and peak detectors...|$|R
