<module name="ADC0_FIFO" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="ADC12_FIFO_DMA_FIFO0DMADATA" acronym="ADC12_FIFO_DMA_FIFO0DMADATA" offset="0x100" width="32" description="DMA sample FIFO">
		<bitfield id="ADCCHANLID" width="4" begin="19" end="16" resetval="0x0" description="Optional ID tag of channel that captured the data. If tag option is disabled, these bits will be 0" range="19 - 16" rwaccess="R"/> 
		<bitfield id="ADCDATA" width="12" begin="11" end="0" resetval="0x0" description="sampled ADC converted data value stored in FIFO" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ADC12_FIFO_DMA_FIFO1DMADATA" acronym="ADC12_FIFO_DMA_FIFO1DMADATA" offset="0x200" width="32" description="DMA sample FIFO">
		<bitfield id="ADCCHANLID" width="4" begin="19" end="16" resetval="0x0" description="Optional ID tag of channel that captured the data. If tag option is disabled, these bits will be 0" range="19 - 16" rwaccess="R"/> 
		<bitfield id="ADCDATA" width="12" begin="11" end="0" resetval="0x0" description="sampled ADC converted data value stored in FIFO" range="11 - 0" rwaccess="R"/>
	</register>
</module>