m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/cinnabon_fpga/simulation/modelsim
valtera_avalon_st_pipeline_base
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1582493894
!i10b 1
!s100 IZ246NSd;dW2a7WAUFMLa1
I40>=0lLY;cAg_EBLeR_=O3
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_avalon_st_pipeline_base_v_unit
S1
R0
w1582473635
8D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_pipeline_base.v
FD:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_pipeline_base.v
Z3 L0 22
Z4 OV;L;10.5b;63
r1
!s85 0
31
!s108 1582493894.000000
!s107 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_pipeline_base.v|
!s90 -reportprogress|300|-sv|D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_pipeline_base.v|-work|onchip_memory_s1_burst_adapter|
!i113 1
Z5 o-sv -work onchip_memory_s1_burst_adapter
Z6 tSvlog 1 CvgOpt 0
valtera_avalon_st_pipeline_stage
R1
Z7 !s110 1582493893
!i10b 1
!s100 0[eR^H<[LF9R7ZA?d`HaW2
I29j:]MbHhKU^OzA`;nCD72
R2
!s105 altera_avalon_st_pipeline_stage_sv_unit
S1
R0
Z8 w1582473636
8D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_pipeline_stage.sv
FD:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_pipeline_stage.sv
R3
R4
r1
!s85 0
31
Z9 !s108 1582493893.000000
!s107 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_pipeline_stage.sv|
!s90 -reportprogress|300|-sv|D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_pipeline_stage.sv|-work|onchip_memory_s1_burst_adapter|
!i113 1
R5
R6
valtera_default_burst_converter
R1
Z10 !s110 1582493892
!i10b 1
!s100 EmN7^KGFmnmba?3NNCWgU0
IOh3S[8>EnH6hgHKCcTd:M1
R2
!s105 altera_default_burst_converter_sv_unit
S1
R0
R8
8D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_default_burst_converter.sv
FD:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_default_burst_converter.sv
L0 30
R4
r1
!s85 0
31
Z11 !s108 1582493892.000000
!s107 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_default_burst_converter.sv|
!s90 -reportprogress|300|-sv|D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_default_burst_converter.sv|-work|onchip_memory_s1_burst_adapter|
!i113 1
R5
R6
valtera_incr_burst_converter
R1
R10
!i10b 1
!s100 9gP0R0To835oQO4JK^zb<3
IV2]dFkIeeZiB;7?S=NznJ1
R2
!s105 altera_incr_burst_converter_sv_unit
S1
R0
R8
8D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_incr_burst_converter.sv
FD:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_incr_burst_converter.sv
L0 28
R4
r1
!s85 0
31
R11
!s107 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_incr_burst_converter.sv|
!s90 -reportprogress|300|-sv|D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_incr_burst_converter.sv|-work|onchip_memory_s1_burst_adapter|
!i113 1
R5
R6
valtera_merlin_address_alignment
R1
R7
!i10b 1
!s100 ;A9^i^d]cR@BAQXEG>h_<3
I@QQ<UI6@<ElYPdYQolK_a1
R2
!s105 altera_merlin_address_alignment_sv_unit
S1
R0
R8
8D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_address_alignment.sv
FD:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_address_alignment.sv
L0 26
R4
r1
!s85 0
31
R9
!s107 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_address_alignment.sv|
!s90 -reportprogress|300|-sv|D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_address_alignment.sv|-work|onchip_memory_s1_burst_adapter|
!i113 1
R5
R6
valtera_merlin_burst_adapter
R1
!s110 1582493890
!i10b 1
!s100 OCc70X^k:B?GW6i71n`L_3
I6YJj]n=A^of;UoKeE117Q2
R2
!s105 altera_merlin_burst_adapter_sv_unit
S1
R0
R8
8D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter.sv
FD:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter.sv
L0 21
R4
r1
!s85 0
31
!s108 1582493890.000000
!s107 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter.sv|
!s90 -reportprogress|300|-sv|D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter.sv|-work|onchip_memory_s1_burst_adapter|
!i113 1
R5
R6
valtera_merlin_burst_adapter_13_1
R1
Z12 !s110 1582493891
!i10b 1
!s100 iQDJAL[b9z>XeokOb35D]1
I08E8d[XRahXXO01M4Bn[L2
R2
Z13 !s105 altera_merlin_burst_adapter_13_1_sv_unit
S1
R0
R8
Z14 8D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_13_1.sv
Z15 FD:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_13_1.sv
L0 264
R4
r1
!s85 0
31
Z16 !s108 1582493891.000000
Z17 !s107 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_13_1.sv|
Z18 !s90 -reportprogress|300|-sv|D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_13_1.sv|-work|onchip_memory_s1_burst_adapter|
!i113 1
R5
R6
valtera_merlin_burst_adapter_adder
R1
R12
!i10b 1
!s100 cJB8e]Mn>T^mE[9iEE1jk1
IakN1hckW7OD>C17WDn5oc0
R2
R13
S1
R0
R8
R14
R15
L0 55
R4
r1
!s85 0
31
R16
R17
R18
!i113 1
R5
R6
valtera_merlin_burst_adapter_burstwrap_increment
R1
R12
!i10b 1
!s100 ILP^RoOQ^]Ef]XAJeF<SX0
Ik:`j4]FhjE^P0h@IVXKLe2
R2
R13
S1
R0
R8
R14
R15
L0 40
R4
r1
!s85 0
31
R16
R17
R18
!i113 1
R5
R6
valtera_merlin_burst_adapter_min
R1
R12
!i10b 1
!s100 5OK?oF?>S0i7IYQi<IKhS1
IkFn9VNF@Mbg^dhXLklHh91
R2
R13
S1
R0
R8
R14
R15
L0 98
R4
r1
!s85 0
31
R16
R17
R18
!i113 1
R5
R6
valtera_merlin_burst_adapter_new
R1
R12
!i10b 1
!s100 eY?@Ti=8ZUfaj_BZGBf:M0
I`;e;lKSW^?VEoohJohWf42
R2
!s105 altera_merlin_burst_adapter_new_sv_unit
S1
R0
R8
8D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv
FD:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv
L0 25
R4
r1
!s85 0
31
R16
!s107 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv|
!s90 -reportprogress|300|-sv|D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv|-work|onchip_memory_s1_burst_adapter|
!i113 1
R5
R6
valtera_merlin_burst_adapter_subtractor
R1
R12
!i10b 1
!s100 3nMfY`gC_:azzfSULAX8f2
IKTDz:E=1[ECT]>5CUEa4l0
R2
R13
S1
R0
R8
R14
R15
L0 77
R4
r1
!s85 0
31
R16
R17
R18
!i113 1
R5
R6
valtera_merlin_burst_adapter_uncompressed_only
R1
R12
!i10b 1
!s100 STH]BdUM[JDMJZNJGXCd>0
IdlBF9@:7[F_BSLX5KYXM:1
R2
!s105 altera_merlin_burst_adapter_uncmpr_sv_unit
S1
R0
R8
8D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv
FD:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv
L0 39
R4
r1
!s85 0
31
R16
!s107 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv|
!s90 -reportprogress|300|-sv|D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv|-work|onchip_memory_s1_burst_adapter|
!i113 1
R5
R6
valtera_wrap_burst_converter
R1
R10
!i10b 1
!s100 NPBYN=]<L:km?aGk_2fQE3
IR0M;4zbBK11eBA>=GMGE32
R2
!s105 altera_wrap_burst_converter_sv_unit
S1
R0
R8
8D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_wrap_burst_converter.sv
FD:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_wrap_burst_converter.sv
L0 27
R4
r1
!s85 0
31
R11
!s107 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_wrap_burst_converter.sv|
!s90 -reportprogress|300|-sv|D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_wrap_burst_converter.sv|-work|onchip_memory_s1_burst_adapter|
!i113 1
R5
R6
