================================================================================ 
Commit: 4468b3a471ab33dec2a32ba45bab83febd211d4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 16:13:13 2021 -0800 
-------------------------------------------------------------------------------- 
Deleting extra files not needed for build

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Itbm.asl
ClientOneSiliconPkg/Cpu/Include/Txt.inc
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.inf
ClientOneSiliconPkg/Cpu/Library/PeiDxeTxtLibNull/PeiDxeTxtLibNull.inf
ClientOneSiliconPkg/Cpu/Library/PeiDxeTxtLibNull/TxtLibNull.c
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.i
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.inc
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLibFsp.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/x64/Mmx64.inc
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
ClientOneSiliconPkg/Fsp/Library/BaseDebugLibFspTraceHubCatalog/BaseDebugLibFspTraceHubCatalog.c
ClientOneSiliconPkg/Fsp/Library/BaseDebugLibFspTraceHubCatalog/BaseDebugLibFspTraceHubCatalog.inf
ClientOneSiliconPkg/Fsp/Library/BaseDebugLibFspTraceHubCatalog/BaseDebugLibFspTraceHubCatalog.uni
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLibNull.c
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLibNull.inf
ClientOneSiliconPkg/Fsp/Library/SerialPortLib/SioRegs.h
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/DxeTscTimerLib.c
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/DxeTscTimerLib.inf
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/PeiTscTimerLib.c
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/PeiTscTimerLib.inf
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/SecTscTimerLib.c
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/SecTscTimerLib.inf
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/TscTimerLibInternal.h
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/TscTimerLibShare.c
ClientOneSiliconPkg/Include/ConfigBlock/Fia/FiaMuxConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen11/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/Ver2/HostBridgeConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/EnterprisePcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsCommonConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsDxeConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsPeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Vpu/VpuConfig.h
ClientOneSiliconPkg/Include/FusaInfoHob.h
ClientOneSiliconPkg/Include/IpStatusHob.h
ClientOneSiliconPkg/Include/Library/FiaOverrideStatusHob.h
ClientOneSiliconPkg/Include/Library/GpioGsxLib.h
ClientOneSiliconPkg/Include/Library/HeciCommonLib.h
ClientOneSiliconPkg/Include/Library/HeciConfigureLib.h
ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
ClientOneSiliconPkg/Include/Library/HeciTransportCoreLib.h
ClientOneSiliconPkg/Include/Library/IioDmiApi.h
ClientOneSiliconPkg/Include/Library/IocAccessLib.h
ClientOneSiliconPkg/Include/Library/MeFiaMuxLib.h
ClientOneSiliconPkg/Include/Library/MeGetConfigBlock.h
ClientOneSiliconPkg/Include/Library/OcPlatformLib.h
ClientOneSiliconPkg/Include/Library/PeiFiaMuxConfigInitLib.h
ClientOneSiliconPkg/Include/Library/PmcSsramLib.h
ClientOneSiliconPkg/Include/Library/PttPtpLib.h
ClientOneSiliconPkg/Include/Library/SiAssertErrorHandlerLib.h
ClientOneSiliconPkg/Include/Library/SpsDxeLib.h
ClientOneSiliconPkg/Include/Library/SpsGetDxeConfigBlock.h
ClientOneSiliconPkg/Include/Library/VpuInfoLib.h
ClientOneSiliconPkg/Include/MeBiosExtensionSetup.h
ClientOneSiliconPkg/Include/MebxDataHob.h
ClientOneSiliconPkg/Include/Pins/GpioPinsIbl.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer1N.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer3.h
ClientOneSiliconPkg/Include/Ppi/Dwr.h
ClientOneSiliconPkg/Include/Ppi/HeciTransportPpi.h
ClientOneSiliconPkg/Include/Ppi/NvmOwnershipAcquiredPpi.h
ClientOneSiliconPkg/Include/Ppi/ReadOnlyVariablePreMemoryDescriptorPpi.h
ClientOneSiliconPkg/Include/Ppi/VariableStoragePpi.h
ClientOneSiliconPkg/Include/Ppi/VariableStorageSelectorPpi.h
ClientOneSiliconPkg/Include/Protocol/EdkiiSmmVariable.h
ClientOneSiliconPkg/Include/Protocol/HeciTransportProtocol.h
ClientOneSiliconPkg/Include/Protocol/ScsEmmcSoftwareTuning.h
ClientOneSiliconPkg/Include/Protocol/VariableStorageIoCompletionProtocol.h
ClientOneSiliconPkg/Include/Protocol/VariableStorageProtocol.h
ClientOneSiliconPkg/Include/Protocol/VariableStorageSelectorProtocol.h
ClientOneSiliconPkg/Include/Protocol/VariableStorageSupportProtocol.h
ClientOneSiliconPkg/Include/Register/FlashRegsVer1.h
ClientOneSiliconPkg/Include/Register/GpioRegsIbl.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer1.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer3.h
ClientOneSiliconPkg/IncludePrivate/Library/PchIoExpanderBdfLib.h
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibHelperVer2.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibVer2.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLibNull/PeiCnviLibNull.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLibNull/PeiCnviLibNull.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLibNull/PeiCnviPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLibNull/PeiCnviPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmiInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmiInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaPolicyLib/PeiFiaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaPolicyLib/PeiFiaPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaE2eCtcLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcCoreIdi.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcDisplayIsochPort.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcIoPort.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLibInternal.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLlcEcc.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcOpiLink.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLibNull/PeiFusaE2eCtcLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLibNull/PeiFusaE2eCtcLibNull.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLibNull/PeiFusaPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLibNull/PeiFusaPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Gpio/Library/BaseGpioCheckConflictLibNull/BaseGpioCheckConflictLibNull.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/BaseGpioCheckConflictLibNull/BaseGpioCheckConflictLibNull.inf
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/GpioGsxDataIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/GpioGsxDataVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/GpioGsxLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/GpioGsxLibrary.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/PeiDxeSmmGsxLibIbl.inf
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/PeiDxeSmmGsxLibVer3.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer6.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer6.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer6.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibIbl.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer3.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer6.inf
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer2.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer2.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsPolicyLibNull/DxeGraphicsPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsPolicyLibNull/DxeGraphicsPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibNull/PeiGraphicsPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibNull/PeiGraphicsPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiAceInitLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.asm
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer2.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer2.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.inf
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Register/PchRegsHsioVer3.h
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer3.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer3.inf
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLibNull/PeiIehPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLibNull/PeiIehPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer5.h
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer6.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer6.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiIoApicLib/PeiIoApicLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer3.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer6.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer3.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer6MP.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer3.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer6.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer3.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer3.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxeSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonDxeSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceMini.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceMiniLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceNull.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceNullLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCore.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreDxeSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCorePei.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPeiPreMem.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPeiPreMem.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPeiPrePostMem.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/DxeTouchHeciMsgsLib.h
ClientOneSiliconPkg/IpBlock/Me/Jhi/DxeJhiSupportLib/File.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLibNull/DxeMePolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLibNull/DxeMePolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeTouchHeciMsgsLib/DxeTouchHeciMsgsLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeTouchHeciMsgsLib/DxeTouchHeciMsgsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLibVer3.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciLegacyCore.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciLegacyCore.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciPpiInitVer3.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLibVer3.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLibNull/PeiMePolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLibNull/PeiMePolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCoreVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/PeiDxeHeciInitLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLibNull/MeEnhancedDebugSupportNull.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLibNull/PeiMeEnhancedDebugLibNull.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInitVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/ResetHandler/Dxe/ResetHandler.c
ClientOneSiliconPkg/IpBlock/Me/ResetHandler/Dxe/ResetHandler.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl11xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl14xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl15xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Cxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglCxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl11xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl14xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl15xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Cxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglCxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/Pci000Tgl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/Ddr4.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/Ddr4.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McDone.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McDone.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McInit.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McInit.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McMemoryMap.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McMemoryMap.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/Build.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/Cln.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/MinBuild.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin/FindEntryPoint.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin/Fwpad.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin/PLACEPE.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin/Split.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin2Obj32/Bin2Obj32.pl
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC16/CpuRc16.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC16/crcpm32.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC16/near_jump.bin
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/CpuRc32.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcinit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcmacros.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcoem.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcoemhook.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcsetup.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcstart.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/LICENSE.TXT
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_02_90670_80000013.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_82_90671_8000000d.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/ConfigBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/CpuGenInfo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/CpuRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/EcCommands.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioLibrary.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativeLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativePrivateLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPinsIclLp.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPinsIclN.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPrivateLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Io.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Io.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/MemoryUtils.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/MemoryUtils.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchInfoLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchLimits.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPcrLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPcrLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPsfPrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPsfPrivateLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPsfPrivateLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPsfPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchReservedResources.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoUartLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PciLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PciSegmentLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PciSegmentLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PeiDxeSmmPchSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PeiKscLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PeiKscLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsDmi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsGpio.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsGpioIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsIsh.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsLpc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsLpcIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPcr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPmc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPmcCnl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPsf.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPsfIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsSerialIo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsSerialIoIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsSmbus.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Smb.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Smb.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/uart16550.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/uart16550.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcMiniBiosEfiDefs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2008_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2010.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2010_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2012_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2013_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2015_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2017_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBios_VS2008.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Prep.bat
ClientOneSiliconPkg/IpBlock/Ngu/IncludePrivate/Library/PeiCmiInitLib.h
ClientOneSiliconPkg/IpBlock/Ngu/IncludePrivate/Library/PeiImrInitLib.h
ClientOneSiliconPkg/IpBlock/Ngu/IncludePrivate/Library/PeiNguInitLib.h
ClientOneSiliconPkg/IpBlock/Ngu/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c
ClientOneSiliconPkg/IpBlock/Ngu/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.inf
ClientOneSiliconPkg/IpBlock/Ngu/LibraryPrivate/PeiImrInitLib/PeiImrInitLib.c
ClientOneSiliconPkg/IpBlock/Ngu/LibraryPrivate/PeiImrInitLib/PeiImrInitLib.inf
ClientOneSiliconPkg/IpBlock/Ngu/LibraryPrivate/PeiNguInitLib/PeiNguInitLib.c
ClientOneSiliconPkg/IpBlock/Ngu/LibraryPrivate/PeiNguInitLib/PeiNguInitLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLib/DxeOcPlatformLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLib/DxeOcPlatformLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLibNull/DxeOcPlatformLibNull.c
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLibNull/DxeOcPlatformLibNull.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLibNull/PeiOcPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLibNull/PeiOcPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/CpuSbiAccessLibNull.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/PeiDxeSmmCpuSbiAccessLibNull.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchRlink/IncludePrivate/Library/PeiPchRlinkLib.h
ClientOneSiliconPkg/IpBlock/PchRlink/IncludePrivate/Register/PchRlinkRegs.h
ClientOneSiliconPkg/IpBlock/PchRlink/LibraryPrivate/PeiPchRlinkLib/PeiPchRlinkLib.c
ClientOneSiliconPkg/IpBlock/PchRlink/LibraryPrivate/PeiPchRlinkLib/PeiPchRlinkLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PcieRpHandleLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiEnterprisePcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/PchPcieRpDev.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/EnterprisePcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieCfgRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieMmioExpptmbarRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieMmioExpptmbarSbRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieMsgRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer3.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer6.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PeiDxeSmmPchPcieRpLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PeiDxeSmmPchPcieRpLibVer3.inf
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PeiDxeSmmPchPcieRpLibVer6.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieBifurcation.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieCapsInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieEqualization.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer6.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer6.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/AcpiPmPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PeiPmcPrivateLib2.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcHandle.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsIbl.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiAcpiPmPrivateLib/PeiAcpiPmPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiAcpiPmPrivateLib/PeiAcpiPmPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibNull.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibNull.c
ClientOneSiliconPkg/IpBlock/Psmi/IncludePrivate/Library/PeiPsmiPolicyLib.h
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer1.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/Rst/AcpiTables/PchRstPcieStorage.asl
ClientOneSiliconPkg/IpBlock/Rst/AcpiTables/RstRaid.asl
ClientOneSiliconPkg/IpBlock/Rst/AcpiTables/RstRemapping.asl
ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/PeiDxeSmmRstCrLibVer3.inf
ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/RstCrLibVer3.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLibNull/PeiHybridStorageLibNull.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLibNull/PeiHybridStorageLibNull.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibVer1.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibVer1.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLibNoRemap.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemappingNull.c
ClientOneSiliconPkg/IpBlock/Scs/AcpiTables/ScsEmmc.asl
ClientOneSiliconPkg/IpBlock/Scs/AcpiTables/ScsSdCard.asl
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcCardCommunication.c
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcSoftwareTuning.c
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcSoftwareTuning.h
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcSoftwareTuning.inf
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer3.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer6.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer3.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer6.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cNull.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cVer6.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI3c.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI3cVer6.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiNull.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer6.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer3.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer6.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI3cLibVer6.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLibVer6.inf
ClientOneSiliconPkg/IpBlock/SmbusDma/IncludePrivate/Library/PeiSmbusDmaLib.h
ClientOneSiliconPkg/IpBlock/SmbusDma/IncludePrivate/Register/SmbusDmaRegs.h
ClientOneSiliconPkg/IpBlock/SmbusDma/LibraryPrivate/SmbusDmaInitLib.c
ClientOneSiliconPkg/IpBlock/SmbusDma/LibraryPrivate/SmbusDmaInitLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/DxeSmm/HeciAccessDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/DxeSmm/HeciAccessDxeSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/DxeSmm/HeciAccessSmm.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessCoreLib/HeciAccessCoreLib.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessCoreLib/HeciAccessCoreLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfig.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfig.h
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfig.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfigEbg.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfigEbg.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/Pei/HeciAccessPei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/Pei/HeciAccessPei.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/Pei/HeciAccessPeiPreMem.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/Pei/HeciAccessPeiPreMem.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/Pei/HeciAccessPeiPrePostMem.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/DxeSmm/HeciControlDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/DxeSmm/HeciControlDxeSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/DxeSmm/HeciControlSmm.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlCoreLib/HeciControlCoreLib.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlCoreLib/HeciControlCoreLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilter.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilter.h
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterDfxDxe.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterDfxPei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterDfxSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterDxeLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterPeiLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterSmmEbgLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterSpsDxe.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterSpsPei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterSpsSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterSpsSmmEbg.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterWsDxe.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterWsPei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterWsSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlInitializationFilter.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/Pei/HeciControlPei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/Pei/HeciControlPei.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/Pei/HeciControlPeiPreMem.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/Pei/HeciControlPeiPreMem.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/Pei/HeciControlPeiPrePostMem.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciLegacyDxe/HeciLegacyCore.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciLegacyDxe/HeciLegacyCore.h
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciLegacyDxe/HeciLegacyDxe.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciLegacyDxe/HeciLegacyDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigureDxeSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigureLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigureNull.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigureNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigurePei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/MePmInitPei/MePmInitPei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/MePmInitPei/MePmInitPei.inf
ClientOneSiliconPkg/IpBlock/Sps/Include/CpuAndRevisionDefines.h
ClientOneSiliconPkg/IpBlock/Sps/Include/DualBiosMsgs.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Guid/MeFiaMuxVariable.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Guid/MeRcVariable.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Guid/SpsAcpiTableLocatorGuid.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Guid/SpsInfoHobGuid.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/CpuAndRevisionLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/DxeSpsPolicyLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/HeciAccessCoreLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/HeciAccessDeviceConfigLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/HeciControlCoreLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/HeciControlFilterLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeConfigLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeCosignLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeMeasurementsLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeSmmLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeStorageLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeTypeGetLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeWatchdogControlLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/PchMultiPchBase.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/ServerDxeMeLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/SpsPeiLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/MeAccess.h
ClientOneSiliconPkg/IpBlock/Sps/Include/MeDefines.h
ClientOneSiliconPkg/IpBlock/Sps/Include/MeRcConfiguration.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Ppi/MeUmaPpi.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Ppi/SpsHwChangePpi.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Private/MeStorageLibInternal.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsPolicyProtocol.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsRasNotifyProtocol.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsSmmBiosUpdateProtocol.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsSmmHmrfpoExtProtocol.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsSmmHmrfpoProtocol.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsSmmMeStorageProtocol.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Sps.h
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeMeLib/ServerDxeMeLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/DxePttHeciLib/DxePttHeciLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/DxePttHeciLib/DxePttHeciLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLib/DxeSpsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLib/DxeSpsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLib/DxeSpsPolicyLibrary.h
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLibNull/DxeSpsPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLibNull/DxeSpsPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigDxe.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigPei.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigPeiDxe.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeCosignLib/MeCosignLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeCosignLib/MeCosignLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeCosignLib/MeCosignLibInternal.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeDummyLib/MeDummy.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeDummyLib/MeDummyLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeEwlNullLib/MeEwlNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeEwlNullLib/MeEwlNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxDxeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxPeiLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxStrapsNullLib/MeFiaMuxStrapsNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxStrapsNullLib/MeFiaMuxStrapsPeiNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeGetPeiConfigBlock/MeGetPeiConfigBlock.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeGetPeiConfigBlock/MeGetPeiConfigBlock.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeGetPeiConfigBlockNull/MeGetPeiConfigBlockNull.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeGetPeiConfigBlockNull/MeGetPeiConfigBlockNull.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurements.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurements.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurementsLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurementsLibVer2.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurementsVer2.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeSmmLib/MeSmmLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeSmmLib/MeSmmLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeStorageLib/DxeMeStorageLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeStorageLib/DxeMeStorageLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeStorageLib/PeiMeStorageLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeStorageLib/PeiMeStorageLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeGetLib/MeTypeGetHeciPeiLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeGetLib/MeTypePeiHeciLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypeDxeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypeDxeLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypeHob.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypePeiLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypePeiLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatus.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusDxeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusPeiLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeWatchdogControlLib/MeWatchdogControl.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeWatchdogControlLib/MeWatchdogControlLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeWatchdogControlLib/MeWatchdogControlSmmCom.c
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiFiaMuxConfigInitLib/PeiFiaMuxConfigInitLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiFiaMuxConfigInitLib/PeiFiaMuxConfigInitLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiFiaMuxConfigInitLib/PeiFiaMuxConfigInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiSpsPreMemPolicyLib/PeiSpsPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiSpsPreMemPolicyLib/PeiSpsPreMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiSpsPreMemPolicyLib/PeiSpsPreMemPolicyLibrary.h
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDxeLib/SpsDxeDependencyCheck.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDxeLib/SpsDxeDependencyCheck.h
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDxeLib/SpsDxeLibVer2.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDxeLib/SpsDxeLibVer2.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsGetDxeConfigBlock/SpsGetDxeConfigBlock.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsGetDxeConfigBlock/SpsGetDxeConfigBlock.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsPeiLib/SpsPeiLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsPeiLib/SpsPeiLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsPeiLibNull/SpsPeiLibNull.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsPeiLibNull/SpsPeiLibNull.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnition.h
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionFsp.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionFsp.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionIndicate.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/Callbacks.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/CpuInfoData.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/DualBiosWatchdog.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/DualBiosWatchdog.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/SpsDxe.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/SpsDxe.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/SpsDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/X64/fn.nasm
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/IA32/fn.nasm
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPei.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPei.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPei.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiCommon.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiCommon.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiFsp.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiPostMem.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiPostMem.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiPreMem.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiPreMem.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/MeStorageSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/MeWatchdogControlSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/MeWatchdogControlSmm.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsRasNotify.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsRasNotify.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmm.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmm.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmmHmrfpoExt.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmmHmrfpoExt.h
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiTbtCommonInitLib.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/ITbtPrintPolicyNull.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/PeiITbtPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/PeiITbtPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/PeiITbtPolicyLibrary.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLibNull/PeiTbtTaskDispatchLibNull.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLibNull/PeiTbtTaskDispatchLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/SegSsdt/ExtraHostBus.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/SegSsdt/SegSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/SegSsdt/SegSsdt.inf
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/PeiDpInInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLibNull/PeiDpInInitLibNull.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLibNull/PeiDpInInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLib/PeiDpInPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLib/PeiDpInPolicyPreMemLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLibNull/PeiDxeSmmTcssPmcLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLibNull/TcssPmcLibNull.c
ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLibNull/PeiDxeTelemetryLibNull.c
ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLibNull/PeiDxeTelemetryLibNull.inf
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLibNull/PeiDxeTelemetryPrivateLibNull.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLibNull/PeiDxeTelemetryPrivateLibNull.inf
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLibNull/PeiTelemetryPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLibNull/PeiTelemetryPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Library/PeiThcInitLib.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLibNull/PeiThcPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLibNull/PeiThcPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcComponentName.h
ClientOneSiliconPkg/IpBlock/Tme/Dxe/TmeInitDxe.c
ClientOneSiliconPkg/IpBlock/Tme/Dxe/TmeInitDxe.inf
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/AcpiTables/CpuTraceHub/CpuTraceHubSsdt.inf
ClientOneSiliconPkg/IpBlock/TraceHub/AcpiTables/CpuTraceHub/TraceHub.asl
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiCpuAndPchTraceHubLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/BasePchTraceHubLibNull/BasePchTraceHubLibNull.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/BasePchTraceHubLibNull/BasePchTraceHubLibNull.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/DxeTraceHubInitLibNull/DxeTraceHubInitLibNull.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/DxeTraceHubInitLibNull/DxeTraceHubInitNull.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLibNull/PeiCpuTraceHubLibNull.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLibNull/PeiCpuTraceHubLibNull.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLibNull/PeiCpuTraceHubPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLibNull/PeiCpuTraceHubPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubCpuServerLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubServerLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLibNull/PeiPchTraceHubPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLibNull/PeiPchTraceHubPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarAcpiTablesVer2.inf
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarVer2.aslc
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/PeiDxeSmmVtdInfoLibVer2.inf
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/VtdInfoLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLibNull/DxeVtdPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLibNull/DxeVtdPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer2.inf
ClientOneSiliconPkg/Library/BasePostCodeToScratchPadLib/BasePostCodeToScratchPadLib.c
ClientOneSiliconPkg/Library/BasePostCodeToScratchPadLib/BasePostCodeToScratchPadLib.inf
ClientOneSiliconPkg/Library/PeiDxeSmmBootMediaLib/BootMediaLib.c
ClientOneSiliconPkg/Library/PeiDxeSmmBootMediaLib/DxeSmmBootMediaLib.c
ClientOneSiliconPkg/Library/PeiDxeSmmBootMediaLib/DxeSmmBootMediaLib.inf
ClientOneSiliconPkg/Library/PeiDxeSmmBootMediaLib/PeiBootMediaLib.c
ClientOneSiliconPkg/Library/PeiDxeSmmBootMediaLib/PeiBootMediaLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Chipset.i
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Chipset.inc
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Platform.i
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Platform.inc
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/SecCore.i
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/SecCore.inc
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandler.c
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLib.inf
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLibFsp.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
ClientOneSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/PatchHowTo.txt
ClientOneSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.c
ClientOneSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.inf
ClientOneSiliconPkg/Pch/Include/Library/PchRasLib.h
ClientOneSiliconPkg/Pch/Include/Library/PchRtcLib.h
ClientOneSiliconPkg/Pch/Include/Library/SecPchLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/Library/PchIoExpander.h
ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/DxeSmmPchRasLib.inf
ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/PchRasLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicyVer3.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibVer3.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLibVer3.c
ClientOneSiliconPkg/Pch/Library/SecPchLib/Ia32/SecPchLib.inc
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibEbg.c
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibEbg.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmPchRtcLib/PchRtcLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmPchRtcLib/PeiDxeSmmPchRtcLib.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpiEbg.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchUsb.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcherServer.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelperServer.c
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/Tools/Catalog/BIOS_Decoder.xml.template
ClientOneSiliconPkg/Tools/Catalog/CatalogEncoder.py
ClientOneSiliconPkg/Tools/Catalog/ReadMe.md
ClientOneSiliconPkg/Tools/Catalog/ReplaceClTool.py
ClientOneSiliconPkg/Tools/GenNvs/GenNvs.py
ClientOneSiliconPkg/Tools/GenNvs/ReadMe.md
ClientOneSiliconPkg/Tools/GenNvs/Setup.py
DashG2GfspPkg/CMakeLists.txt
DashG2GfspPkg/Gfsp3Init.c
DashG2GfspPkg/GfspBupInit.c
DashG2GfspPkg/GfspCommon.c
DashG2GfspPkg/GfspDebugMenu.c
DashG2GfspPkg/GfspIpMapping.c
DashG2GfspPkg/GfspMainInit.c
DashG2GfspPkg/GfspMrcEyeData.c
DashG2GfspPkg/GfspMrcEyeDataExtract.c
DashG2GfspPkg/GfspMrcSaveRestoreRegisters.c
DashG2GfspPkg/GfspMrcTraining.c
DashG2GfspPkg/GfspPunit.c
DashG2GfspPkg/Include/GfspBup.h
DashG2GfspPkg/Include/GfspCommon.h
DashG2GfspPkg/Include/GfspDataMapping.h
DashG2GfspPkg/Include/GfspDebugMenu.h
DashG2GfspPkg/Include/GfspDisplay.h
DashG2GfspPkg/Include/GfspEfi.h
DashG2GfspPkg/Include/GfspGT.h
DashG2GfspPkg/Include/GfspHalInterface.h
DashG2GfspPkg/Include/GfspHda.h
DashG2GfspPkg/Include/GfspIpMapping.h
DashG2GfspPkg/Include/GfspMain.h
DashG2GfspPkg/Include/GfspMrcEyeDataExtract.h
DashG2GfspPkg/Include/GfspMrcInterface.h
DashG2GfspPkg/Include/GfspMrcTraining.h
DashG2GfspPkg/Include/GfspMrcTrainingDefaultParams.h
DashG2GfspPkg/Include/GfspNpk.h
DashG2GfspPkg/Include/GfspOutputs.h
DashG2GfspPkg/Include/GfspPcie.h
DashG2GfspPkg/Include/GfspPsfRegisters.h
DashG2GfspPkg/Include/GfspPunit.h
DashG2GfspPkg/Include/GfspRevision.h
DashG2GfspPkg/Include/GfspSaiPolicy.h
DashG2GfspPkg/Include/GfspSgUnit.h
DashG2GfspPkg/Include/GfspVsp.h
DashG2GfspPkg/Include/fsp_settings.h
DashG2GfspPkg/Makefile
DashG2GfspPkg/ReadMe.txt
DashG2GfspPkg/fsp_settings.c
Features/IntelAdvancedFeaturePkg/Include/AdvancedFeatures.dsc
Features/IntelAdvancedFeaturePkg/Include/AdvancedFeaturesPcd.dsc
Features/IntelAdvancedFeaturePkg/Include/PostMemory.fdf
Features/IntelAdvancedFeaturePkg/Include/PreMemory.fdf
Features/IntelAdvancedFeaturePkg/IntelAdvancedFeaturePkg.dec
Features/IntelAdvancedFeaturePkg/IntelAdvancedFeaturePkg.dsc
Features/Readme.md
Features/ServerSmbiosFeaturePkg/Include/PostMemory.fdf
Features/ServerSmbiosFeaturePkg/Include/PreMemory.fdf
Features/ServerSmbiosFeaturePkg/Include/ServerSmbiosFeature.dsc
Features/ServerSmbiosFeaturePkg/Readme.md
Features/ServerSmbiosFeaturePkg/ServerSmbiosFeaturePkg.dec
Features/ServerSmbiosFeaturePkg/ServerSmbiosFeaturePkg.dsc
Features/ServerSmbiosFeaturePkg/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.c
Features/ServerSmbiosFeaturePkg/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.inf
Features/ServerSmbiosFeaturePkg/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.uni

================================================================================ 
Commit: 27c604dbd0bf7dd643dab2903cde6dfb0eafe38d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:12:17 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "Microcode patch 0x00000010 update for ADLS B0 and ADL P J0/J1"

Patch 0x10 booting fine on ADL-P however for ADL-S it is giving continuous cat error

This reverts commit 7acdebcc7f1a368d48b32a8a755cfad969fd5706.
This reverts commit 5a9ac347a257ef06e262109d9ab3e3f0bc8f0a34.

Hsd-es-id: 16012476856
Original commit date: Mon Jan 18 03:07:58 2021 -0700
Change-Id: Iab5f4a88fc0a1b9c5ddc6f0d244aab75b422c9d8
Original commit hash: eb5eb21d877a62cd2ec9f966518cb1e68581a0b3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: faed0a119dfd8168c9645396020e033416ac1787 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:12:08 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL P]Cleanup the board ID is read multiple times from EC on ADL P/M Bios

Hsd-es-id: 16012295979
Original commit date: Wed Dec 23 12:34:25 2020 +0530
Change-Id: Ie5235366c6642570e902a97fc2c9b9e020b91d77
Original commit hash: 0c0d91a3f3ebe2fd38cd1f51ac1f64b4263d90fc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: 44380b011cb490ee6793da0cdadce42b45d458f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:12:00 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/GPIO: Virtual GPIO update for IBL

The change fixes following issues:

1. Add "Disable" option for vGPIO interrupt routing

  There was missing option for virtual GPIO interrupt routing disable.
  This change introduces 0x7 value for INTERRUPT_OR_EVENT_TYPE
  in vGPIOPAD_eSPI_CFG_DW0_vPinx register:
  Input vGPIO
  (value is captured into captures the value and no event is triggered)

2. Assert when checking DW number for the GPIO group

  The change also fixes an issue in GpioUnlockPadsForAGroup() function.
  Virtual GPIO testining uncover following issue:
  Iterating through all pads in a group that contains more that 32 pins
  causes assert in GpioIsGroupAndDwNumValid()

3. Remove not existing vGPIO HOSTSW_OWN register

  The register doesn't exist for virtual GPIOs in IBL.
  This change removes references to the register.

4. Comment asserts and add debug prints

  During vGPIO code integration with S3M FW we have detected some issues
  that should be investigated. Until they are not root caused
  the asserts related to vGPIO should stay commented.

Hsd-es-id: 1508723096
Original commit date: Thu Jan 14 14:17:45 2021 +0100
Change-Id: Ie3416a9623e73fbb10e77ed2592c1993a0e2ad79
Original commit hash: c8a05c2eb493c069e56765625e9fa61a8806b494

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/GpioRegs.h
ClientOneSiliconPkg/Include/Register/GpioRegsIbl.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioInit.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c

================================================================================ 
Commit: 9b960b7f4334aabac9adc7cbe3fc5fee3934d283 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:11:36 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jan 18 09:55:39 2021 +0000
Original commit date: Mon Jan 18 09:55:39 2021 +0000
Original commit hash: c887815c41c4fa5c94e182556661b6b8fd43bc29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 55a22607bbeba3207e0a3b3677101c03c9347617 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:11:28 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1308361558][ADL-P][LP4][[ADL-P][J0][LP4] SAGV hang after first transition]

Issue:
 Mrc not programing MRS_FSM MCx_CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_REG per subchannel.

Root cause:
 Previous code avoids configuration of sub_ch 1 and sub_ch 3 MCx_CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_REG.
Solution:
 Remove condition which avoids configuration of sub_ch 1 and sub_ch 3

Hsd-es-id: 1308361558
Original commit date: Mon Jan 18 12:26:17 2021 +0530
Change-Id: I7816ca1c22ffd855bce66b92cdbb5237fed3c0a5
Original commit hash: 05b3edfadff6aa19f6a006d0d4b73525937c6b8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 7f15375dbb8083b1f027ee96b9b373abf761f96e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:11:20 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Prepare library for future SoC

Add FIA library prepared for future SoC boot and fixed the number of SATA and USB ports on SoC-M.

Hsd-es-id: 14012782106
Original commit date: Fri Jul 10 18:23:43 2020 +0200
Change-Id: Ie331f60b82d01a28566f5d0fcb7b8584028967cc
Original commit hash: 5ef4f4e00495f9aeb6149856269f986a6c7016cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/FiaAccessLib.h

================================================================================ 
Commit: 15107c9ad8427d76fcd79292daa2b1af12f63799 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:11:11 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Jan 18 01:25:38 2021 -0800
Change-Id: Idc9044356110bdf04bfedf84d3ec6753758d666e
Original commit hash: 1c508410c084a529e786f5b5c28352428db84b88

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ceb3e02c9cb29a886116409a755e2895ed4b518a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:10:38 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jan 18 07:28:05 2021 +0000
Original commit date: Mon Jan 18 07:28:05 2021 +0000
Original commit hash: b5b478c5371f2e53c321d857feda7df051caf714

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5c120bf95a5d296e9c8f1b29939bf6a53aebbdac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:10:30 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1308357864][ADL-S ADL-P| DDR4 DDR5 LP4 LP5] Final Settings -- DDRIO -- CR POR configuration - rptchdqclkon RxTx

Set rptchdqrxclkon\rptchdqtxclkon to POR configuration value.

Added new GetSet items:
RxRptChDqClkOn    MCMISCS_WRITECFGCH0_rptchdqrxclkon_HSH
TxRptChDqClkOn    MCMISCS_WRITECFGCH0_rptchdqtxclkon_HSH

[
Hsd-es-id: 1308357864
Original commit date: Thu Jan 14 17:49:25 2021 +0200
Change-Id: Ib92fc6edd718abde8bf9f5bcdd8bbdbbb907b7fa
Original commit hash: 76f92a04e9ec27be0954df5ac30f56a85f610b86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 0f9ae66352ddaf892624557d91651b7ebd51bb04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:09:56 2021 -0800 
-------------------------------------------------------------------------------- 
Microcode patch 0x00000010 update for ADLS B0 and ADL P J0/J1

Hsd-es-id: 16012476856
Original commit date: Mon Jan 18 10:56:00 2021 +0530
Change-Id: Ied7b0a8c1ea4bcb52a26114b9a6c058b59a9e903
Original commit hash: 27990f40937fbe069ce735cd2934ea6437507351

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 2f409432203ccf7dcc8c0b1142e2b2e1bbb5419e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:09:10 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S+ADP -S B0] [BIOS][DPMO]: Caterror observed PC@0A16 while running WR Cycle through ICT
  New Dekel recipe
  Prest and COeff chagnes for DMI
  fix private config access

Hsd-es-id: 16012474598, 16012342158, 16012474599
Original commit date: Thu Jan 7 19:17:01 2021 +0530
Change-Id: If25c61e0d8c08f6f6c5e3555be9ebc98d770a2ea
Original commit hash: 4f71332f9dce11efb7a86ec2c998a9b323fa41bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuSbInfo.h
ClientOneSiliconPkg/Include/Register/PchDmi17Regs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 9e056ea70fad45ec8eef038973b6e0e2535c99d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:08:36 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2037_00

Hsd-es-id: N/A
Original commit date: Sun Jan 17 17:49:36 2021 -0800
Change-Id: I7a51b68f03bfd2cc1ce83a9dadcea8fb5f666131
Original commit hash: e581ea3a662f1745416eb034cbe234accf71946c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 90d48e317f625d3e268021ef86fedd2ac8898470 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:08:28 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL][BIOS]:M.2 SATA/NVME is not achieving SLP-S0 with VMD enabled

Disable PEP SATA if the SATA device is mapped under VMD

Ported from TGL Commit 4d57285ed1fc6b7f730877142ce3a8166a457897

Hsd-es-id: 16011741899
Original commit date: Fri Jan 15 19:40:08 2021 +0800
Change-Id: Ib441847e47f36ea00f995ef1cf1259326bb66fc5
Original commit hash: 46ef7b796eda265d34f7d1babd5d9785f11aa854

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: fa25a1b313bb9028d333e021f0b7f50200d86585 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:07:24 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Jan 17 01:24:00 2021 -0800
Change-Id: I805cc349e99a5609d0c86501fcc49c35ee2bb90d
Original commit hash: fc9a439c9a26a30ee0157d9274ea28359e8424fa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 764a28e280e781ffb261cb1c86573dc0eba90ec4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:07:01 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2036_01

Hsd-es-id: N/A
Original commit date: Sat Jan 16 18:07:02 2021 -0800
Change-Id: I7bcc20f20f168b3dac19488f7a68189de1efff65
Original commit hash: f4a276e73bccf2d984a0e943785902e22b5db1d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d8dad368c895691d9a45709cc3dfe3d2a0ea02fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:06:53 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2036_00

Hsd-es-id: N/A
Original commit date: Sat Jan 16 17:49:51 2021 -0800
Change-Id: Ie57dd870330a46602dcb65463ee6239a3aa64d29
Original commit hash: deac1df5caae054cad09ddc9ca829c68ac7ce608

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 40e3fec1de1e3689527f846bddd007f1d15558de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:06:43 2021 -0800 
-------------------------------------------------------------------------------- 
Set fixed Release FSP size and Debug FSP size starting ADL and reserve enough space so FSP so size doesn't increase on ADL in the future.

Set Release Fsp size to 1.5MB in release mode, 2.0MB in debug mode, keep ADL-P size un-changed

Hsd-es-id: 14013184149
Original commit date: Mon Jan 11 17:54:10 2021 +0800
Change-Id: I6446f5ed879e0c16c1581b17186d95bad13167ff
Original commit hash: c940e6ea569d6fc004d11142270a566a950b3625

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeAdlp.fdf
AlderLakeBoardPkg/bld.bat
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 17213a4f244aa58c868782bf444e4c2c444d5cef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:06:19 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Jan 16 01:24:24 2021 -0800
Change-Id: I63c0be3725b2ca33daf997ab88e934c769923fd2
Original commit hash: c431d6cc56fc9c428565c63b01b283b1ff60ddc4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cd0d25b9021fd27e2a873c22b3d38cbe8e7db913 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:05:55 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2035_00

Hsd-es-id: N/A
Original commit date: Fri Jan 15 17:49:23 2021 -0800
Change-Id: I61b958b583dd80e56d9328aa1fa7b3746c7979ae
Original commit hash: b099bbcf6f430cd12c2578ff4c88116e6b8923c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d0c51e80771664e31949dc2821d00107137753ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:05:47 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "ADL_B0 production patch 0x0000000e"

This reverts commit 028b59a39b4a56874d954a80877ea3fa600cf4be.

Hsd-es-id: 1508743437
Original commit date: Fri Jan 15 11:10:31 2021 -0700
Change-Id: I35e367fd58797d7b98b7522bd404f5411403353d
Original commit hash: f954710cfb9dfa8a30741610ffa107c797aab20f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 34d859a112a5f3d3421e6c194bce0dbc879cb765 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:05:39 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Hsti: Fix for Unexpected Status 0x00080003 Platform Security Specification

- check for Sata BAR initialization before including ABAR in range overlap comparison

Hsd-es-id: 16012361182
Original commit date: Wed Jan 13 09:57:47 2021 +0100
Change-Id: If71089b513d85e54f54e0586361010455874bd92
Original commit hash: 1999ae5e1e6672f8bbabb3031d0774a00ee6af61

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c

================================================================================ 
Commit: 44cf47d5b28666c6d8000ae54dd709b348fcc7c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:04:43 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] Integrate GOP V1021

Hsd-es-id: 16012246017
Original commit date: Thu Jan 14 14:12:16 2021 +0530
Change-Id: Ie714547df14f43a5e7536d3d1dd19fb87ba1bc10
Original commit hash: d86fbb52eb0823250af370d6e2335905618e9820

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 2104d78bf46bd461834a0a36345cbb87c8fb04b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:04:19 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Setting the External FIVR supported voltage

Updating the default value for Supported volates for Vnn and V1p05

Hsd-es-id: 16012038593
Original commit date: Tue Jan 12 14:20:58 2021 +0530
Change-Id: If12260d0811705af1821012d308f9a2cc139c618
Original commit hash: dbccbd18493158ca2e7961097def165d1383c340

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: a746de666820a471b83e0a0e46c1ee301e845a23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:03:55 2021 -0800 
-------------------------------------------------------------------------------- 
NGU PMA need to know when TME is enabled
   --Programmed Tme status bit

Hsd-es-id: 16012392487
Original commit date: Wed Dec 30 22:16:28 2020 +0530
Change-Id: Ie2eaa7c110575dee7fb1b3c160d9e563d5f3b71d
Original commit hash: 82fa319fa8d7ed5d349f33b8218e4eece39eb2f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ngu/IncludePrivate/Library/PeiNguInitLib.h
ClientOneSiliconPkg/IpBlock/Ngu/LibraryPrivate/PeiNguInitLib/PeiNguInitLib.c
ClientOneSiliconPkg/IpBlock/Ngu/LibraryPrivate/PeiNguInitLib/PeiNguInitLib.inf

================================================================================ 
Commit: def8dbac75b58427cd88a44285fc7589c1d1c17e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:03:46 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Jan 15 01:51:27 2021 -0800
Change-Id: If4b39654e5ae810b0c4adf5c96c4f0f3275dda1c
Original commit hash: 746b8ba28398e77df9747d8507691cf20a21782c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 425feba8f7cae644272caf79ee2e125908b6257c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:03:38 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLake/Capsule: BIOS NIST Resiliency - Bios resiliency recovery not getting triggered in BPM corrupted case with 0T profile.

Check BootGaurd ACM status during POST.
If Boot Guard ACM fails to launch or fails to execute successfully, halt the system and trigger recovery.

Hsd-es-id: 16012427669
Original commit date: Fri Jan 15 08:50:24 2021 +0800
Change-Id: I1c2abe3c0247eec12a8781d699e3972252bc8c35
Original commit hash: 462ce0fcf61976df03fe60f1bbefadf3d0ec25d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: be33efa298dba536f1cc75ef59f91718f305df66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:02:57 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][J1][482-Q8VS][282-Q8VR]: Enumeration is not happening when devices are connected on PEG 10 port.

Hsd-es-id: 16012423076, 16012423077
Original commit date: Fri Jan 15 10:25:28 2021 +0530
Change-Id: I7075c0042a6c29296cb075ff92fa64e9890d89ad
Original commit hash: c1fb6a4f4146f1e17053bcd45140e8fdfb17c912

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.inf

================================================================================ 
Commit: f805e2614a7c87afc9849191b6135246d88cd438 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:02:41 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jan 15 08:22:31 2021 +0000
Original commit date: Fri Jan 15 08:22:31 2021 +0000
Original commit hash: 6dcaa76cb7f50cc853e71e67689ae674de4e88b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 619e5f140c458be499557ff536ec275e2319b0f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:02:10 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][22011826845][DDR5] Enable Command Parity mode for CATM

[Issue/Feature Description]
  Implement changes to DDR5 CATM setup to configure Command Parity mode counter for use in training.
  A0 will not use Command Parity mode in CATM
  Also it is disabled in NIL routing mode until the feedback design is clarified.
  Added new GetSet Group:
    GsmIocForceOdtOnWithoutDrvEn DATA0CH0_CR_DDRCRDATACONTROL0.ddrcrforceodton

[
Hsd-es-id: 22011826845
Original commit date: Tue Nov 17 20:43:37 2020 -0800
Change-Id: I439b29c5a82e5ed794dd34af2520f4cc54009306
Original commit hash: cd054ab120621fabca742967913059d98eb2c910

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: f57e49c4240e3c99c94e6c004e8942d33a08accf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:01:53 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-N] WW3.5 Sync AlderLakeNBoards with AlderLakePBoards.

To fix the compatibility ADL-N build issues, syncing the changes from AlderLakePBoards to AlderLakeNBoards.

Hsd-es-id: N/A
Original commit date: Fri Jan 15 11:28:17 2021 +0530
Change-Id: Iae8b1d0d2aba2c4a2dc79723e99bc88241b44fcf
Original commit hash: 75348520b2e474124f47953598ca39c47ee82223

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 8a8f077fa77cad194446b7e4a5bf261fce63808a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:01:44 2021 -0800 
-------------------------------------------------------------------------------- 
RPE:[ADL] BIOS Revert to golden config after performing all other erase action

Added code to Perform BIOS Reload to Golden Config after performing
all other erase action items with MaxRetries.

Hsd-es-id: 16012121783
Original commit date: Thu Jan 7 17:33:16 2021 +0530
Change-Id: I0d91afb1447d43d74c36ba25eebc3b6ccff01c8e
Original commit hash: fe2e60da10092e288d2c52c0ede7f3d6fa9c9bbb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c

================================================================================ 
Commit: 84b847a6e378b89fd7054b5e467d3898cdcae723 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:00:46 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Binaries: Remove Binaries repo dependency for ADL

Remove Binaries repo dependency for ADL

Hsd-es-id: N/A
Original commit date: Fri Jan 15 09:01:54 2021 +0800
Change-Id: I7b0ee4b08c9f1132405b208ac5ac7c6d54056393
Original commit hash: ef9ec3a18b52c51fc65ad4eb58029b5c684a018c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/BuildFsp.cmd

================================================================================ 
Commit: bbcec89b0304c59157a473b591e37be3a596677a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 13:00:37 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2034_00

Hsd-es-id: N/A
Original commit date: Thu Jan 14 17:51:26 2021 -0800
Change-Id: Ia087069ab2a824f6784d813b188ddf0aa4e07340
Original commit hash: 8d345754442eff9d85d260778eaa1ffe14904b05

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a7635ebcf03b8c0691df7b40b3052efa72647d29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:59:25 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-S] Code clean up"

This reverts commit 0b101f4de7348b9f5df0c5d926ba0df555462088.
Removing the remnant code related to EDKII build part5

Hsd-es-id: 1508737246
Original commit date: Thu Jan 14 09:36:06 2021 -0700
Change-Id: I72089afc07d26b6c268d7c741a61442d9891799f
Original commit hash: 4017d60108a73a99d171efd34001d340905fe8e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/FvCallback.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/FvCallback.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
AlderLakePlatSamplePkg/Setup/Setup.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: c2c147a130dc9d0b750339ab53faeb4dbe48915d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:59:13 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jan 14 17:37:46 2021 +0000
Original commit date: Thu Jan 14 17:37:46 2021 +0000
Original commit hash: fe744c1a4b76de361ef751528c7d253a31b15351

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3e93eb7230a9b9fc4fee9cde84bac6a0b4a1e421 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:58:55 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012425309] [ADL-M | LP4 LP5 ] Update board related MRC polices for ADL-M LP4 RVP and LP5 RVP2/3

Changes:
1) Add separate VPD files for ADL-M and update VPD structures for SPD tables and DQ/DQS swizzle tables.
2) Update 'LP5 CCC order' and 'LP4 command mirror' polices as per board configuration.
3) Add PCD 'gBoardModuleTokenSpaceGuid.PcdMrcCmdMirror' to pass 'command mirror' policy to MRC.
4) MRC MiniBios udpates for ADL_M LP4/LP5 RVPs.

[
Hsd-es-id: 16012425309
Original commit date: Thu Jan 14 09:22:35 2021 +0530
Change-Id: I4b728534b89b31359cb783bb60e5033fe804439e
Original commit hash: 2246e860dcb77013c3dda87d855c6a5455b913c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlMDqMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlMDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlMSpdMap.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: a62d493e333720edc4728c279a131435ed3c9651 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:58:43 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1508700274][ADL-S | DDR4 DDR5]Memory Frequency refclk(100,133) Knob merge on BIOS Modifier

Issue:
 "Maximum memory frequency" BIOS knob has two instances in the "BIOS modifier" tool, one for "100Mhz" and one for "133Mhz".
 The values from 100Mhz option are overriding the values from the 133Mhz option

Solution:
 In the SaSetup.hfr file, merges 2 dedicated tables, per RefClk (100/133) into 1 option table.
 It will be a user responsibility to choose current DDR frequency according to system ref clock

[
Hsd-es-id: 1508700274
Original commit date: Tue Jan 12 15:58:51 2021 +0200
Change-Id: I7671d58be3cacb5ab8e05dd6ede3bc260194a2af
Original commit hash: 597cebe2f1b2b69845b19d405ab1a4eba33b5167

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 86da82a882a93cc8c4859140a0a83726d4c67239 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:58:25 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Add AcpiPmPrivateLib

AcpiPmPrivateLib will initialize ACPI PM device in
S3M. ACPI PM is a replacement for PMC in a server SoCs which
do not use PCH. It is partially compatible with previous PMC
implementations.

Hsd-es-id: 18013987909
Original commit date: Mon Dec 7 15:47:49 2020 +0100
Change-Id: I6d131f2e9d11abada384d57e221fa2c010cb0a2c
Original commit hash: 5e0fcfd5ed5ecd702c5bbeee7fd6f8735e4a7232

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/AcpiPmPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcSocConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiAcpiPmPrivateLib/PeiAcpiPmPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiAcpiPmPrivateLib/PeiAcpiPmPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c

================================================================================ 
Commit: 442eb5059cfc7d32966af49f228908bf09d3ef80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:58:15 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiGpioNameBufferLib: Cacheline eviction case removal

Global variables mGlobalMemoryWorking and mGpioNameBuffer were removed.
Writes into global variables in pre-mem causes cacheline eviction which
can cause issues with execution.

Hsd-es-id: 18014493715
Original commit date: Tue Jan 12 15:50:32 2021 +0100
Change-Id: Iff46985bc0c619d1bc333755014895e27d9ebc16
Original commit hash: 7609aff66199ac89e36a8fc22017206e075ffdcb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiGpioNameBufferLib/GpioNameBufferPei.c

================================================================================ 
Commit: be6e020dc3398e040f2d3a41a9db650309274a3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:57:31 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakeXXXPkg/MeteorLakeXXXPkg: GCC 5.5 support on bash

GCC 5.5 support in order to let Ubuntu 18.04 default gcc-5 working.

Hsd-es-id: 1508738629
Original commit date: Thu Jan 14 16:54:47 2021 +0800
Change-Id: Ic505ab5145f4dc0a91a44176cfc890e5f3b10de0
Original commit hash: a8b2b0a7b7352500faad1b0a0cf53b613f7c2ec1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 8ae492f6019b4d8f788044531ec9e2982b5c4feb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:57:21 2021 -0800 
-------------------------------------------------------------------------------- 
ADL_B0 production patch 0x0000000e

ADL_B0 production patch 0x0000000e

Hsd-es-id: N/A
Original commit date: Thu Jan 14 17:07:57 2021 +0800
Change-Id: If382ad69b7c3860fc82647ad3e1f302ef7cf8245
Original commit hash: 369fc20bf14594dc3a46e211211a8fb603d633c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3358ddd5a6c95393c1ee6506a2350a1241c4c44d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:57:11 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Jan 14 01:57:01 2021 -0800
Change-Id: I448330b2ab4e27de63ad21bdbc1a390ee871e847
Original commit hash: 0806060e26233933c2b6dbddd64b0b22ee23d209

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bd1c5493084d05737c258fedcea9e179319174a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:56:54 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][Z690] OC BIOS to Default with Platform Debug Consent Enabled for All

BIOS for ADL OC CRB defaults with consent for debug.

Hsd-es-id: 14013086366
Original commit date: Thu Jan 14 11:25:22 2021 +0800
Change-Id: I61913f10b85496839b37f4060e0a4a9b28c06003
Original commit hash: bf97a4bedc6934fc97cfd1871502853b444ec91c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: d7965f64a079c64e4a7d49ed698f7b2cac7d355d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:56:44 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jan 14 08:09:26 2021 +0000
Original commit date: Thu Jan 14 08:09:26 2021 +0000
Original commit hash: 4655fd5d38672768afdbac29992dab4eaab5047b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 804590c42c7e19aafcdc2fd5f934be7431db89ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:56:26 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Gcc: Add information "fspbgcc" in prep help

Add information "fspbgcc" in prep help

Hsd-es-id: 1508668018
Original commit date: Thu Jan 14 14:27:41 2021 +0800
Change-Id: I82542e8d241448456febe18414cd4e3838aaf09e
Original commit hash: 69313160abcac737cb5e04ce84333d90fe72e4a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/prep.bat

================================================================================ 
Commit: 2a2c1715866865a82acf95c85e9f3b08b1301fbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:56:17 2021 -0800 
-------------------------------------------------------------------------------- 
[Title] WriteThreshold and oppRefbelowWriteThreshold missing in BIOS "memory configuration" menu

[Issue/Feature Description]
  PtP team ask for knob control over WriteThreshold and oppRefbelowThreshold fields.

[Resolution]
  Added new Setup Options for PM_PDWN_config.allow_opp_ref_below_write_threhold and PM_PDWN_config.write_threshold.

[Impacted Platform]
  ADL

Registers impacted: NA

Hsd-es-id: 14012739442
Original commit date: Thu Nov 12 20:41:19 2020 +0800
Change-Id: Iede3533ef1a2aa84ea15ed963f5809ef50623d06
Original commit hash: 70cb2f6455f0010fdd9faee97b86b64e1534bd11

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c

================================================================================ 
Commit: ba74902ec7da241de19367133d4d0078c8c9631b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:55:01 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2033_00

Hsd-es-id: N/A
Original commit date: Wed Jan 13 17:48:00 2021 -0800
Change-Id: Icd9db866bbe1524809e06ad417908ca452ddc0e9
Original commit hash: d3e320aa48561517f1260fa2cf58856276417ca6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1673ae58bebef0498f1cc73ef0e006224261080c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:54:41 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jan 14 01:20:47 2021 +0000
Original commit date: Thu Jan 14 01:20:47 2021 +0000
Original commit hash: 1b90816e617599d77e3f87a81095b76dea60d2dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bef76d76702ce5d3b0a01cdb7fcd3bf761800d80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:54:30 2021 -0800 
-------------------------------------------------------------------------------- 
[client_platf][ADL-M][LPDDR4][Port from TGL]LP4 CA mirroring support

[Issue/Feature Description]
    No support of LP4 Command Mirror

[Resolution]
    Added input parameter to allow OEM to tell MRC what LP4 channels have command mirrored.
    Updated related configuration register fields to match.

[Impacted Platform]
ADL-M

[
Hsd-es-id: 16012320847
Original commit date: Mon Jan 11 11:05:23 2021 +0800
Change-Id: I018a47d0805e2a26efbfa5bba7390dc4630d86b7
Original commit hash: 45f78fa268889a6d3cad98847601f0a827641e1c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: fbfbcb7efeb3ce4f9bd011e7db79c0b26091c217 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:54:01 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Code clean up

Removing the remnant code related to EDKII build part6

Hsd-es-id: 1508444151
Original commit date: Fri Jan 8 13:00:58 2021 -0800
Change-Id: If283f0b398f264f841ebdd1ebf8a85837b99bb2b
Original commit hash: 543a04daa79395a48d09d42e22e98d4e0e50881f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/Main.vfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: e5a3a9d9df5786913b32883dd96dba6b6cc9cbb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:53:41 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jan 13 21:43:22 2021 +0000
Original commit date: Wed Jan 13 21:43:22 2021 +0000
Original commit hash: 06c9ec358ad63461536fbe30471d482648efe1c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e8ade1c6473b2eaeb640d225e9aded21fbcdcdf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:53:31 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012437874] [ADL-P ADL-M | DDR4 DDR5 LP4 LP5 ] Use DDRPHY_CR_MISCS_CR_AFE_BG_CTRL1 value through pcode mailbox to update VccIo

VCCIO can be binned per part in ADL-P, and MRC needs a way to read the actual VCCIO value.
In ADL, the voltage is controlled by the PHY register 'DDRPHY_CR_MISCS_CR_AFE_BG_CTRL1' which pcode can read and report to MRC through mailbox command.
MRC decodes the value reported by pcode and use to program VccIo.
DDRPHY_CR_MISCS_CR_AFE_BG_CTRL1 register is accessible only after first PLL lock, hence  Inputs->VccIomV policy updated in MrcDdrIoPreInit after frequency lock is done.

[
Hsd-es-id: 16012437874
Original commit date: Wed Jan 13 17:30:37 2021 +0530
Change-Id: If645f0cd9f5c14cbeb5dc9028386d5f1327a390c
Original commit hash: d5d33cda3d3e7dd1b3ac62f694a3903ee4af1bea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 4a838c196d29f96b6545275129e05e70664a28f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:53:03 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieRp: Switch to REGISTER_ACCESS

Switch PCIe libraries into REGISTER_ACCESS. REGISTER_ACCESS is a generic
replacement for old PCI config and sideband access libraries.

Hsd-es-id: 16011413012
Original commit date: Wed Dec 30 10:47:49 2020 +0530
Change-Id: Ie34e91e3ad6f3938c093c4ba8ad4ea34fc232257
Original commit hash: 0c20e5f7e6a9e3cc97a4c614e9554071dd80c1e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer6.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 9c449864059795ed11a677b1a131aceb59fd501a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:52:53 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/P2Sb: Add support for posted and non-posted writes

Some IPs have a requierment to generate a non-posted writes when
communicating with the IP over sideband msg. This change allows the IP
to choose the correct write type via the PostedWrites parameter in
P2SB_SIDEBAND_REGISTER_ACCCESS. To keep current behavior all IPs which
are currently using P2SB_REGISTER_ACCESS will set PostedWrites to FALSE
for MMIO access(flag doesn't take effect in MMIO case) and TRUE for MSG
type to align with the default that P2SbSidebandAccessLib has been
using.

Hsd-es-id: 16011413012
Original commit date: Mon Jan 4 12:08:58 2021 +0100
Change-Id: I2c8ff8edb750ed51ed0f493adc06848bf8f8f311
Original commit hash: 4c589f056c2ba0604def1b6d3c784d7bbec16e02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlS.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HsioSocLib/HsioSocLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchEspi.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/P2SbSidebandAccessLib.h
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/CpuSbiAccessLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c

================================================================================ 
Commit: c3fbf0d4bcb2d3b27734dcdaec58f48570f625ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:51:46 2021 -0800 
-------------------------------------------------------------------------------- 
ADL "Rx Lane Margining" feature reaching maximum steps for both timing and voltage

Several lines of description for the change.

Hsd-es-id: 1508726267
Original commit date: Thu Jan 7 20:11:39 2021 +0530
Change-Id: I469dba6f6335b5c890dad210af02c2b6dee41fef
Original commit hash: 111617a6a61705a7f4b7952dbe995ae2642c8102

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: dfd42a5bd9d6fdf2541902ad14b12781c72ac866 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:51:27 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Jan 13 02:22:29 2021 -0800
Change-Id: I86bcb28921055d0fe74e4e614e8e0f4d6b17e6ce
Original commit hash: 2e59e62c34eb2b4353809450aed97ae6d45046a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 08c52a51c33b8abbd500ba97bd89725e9fbcf7ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:51:18 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] OC BIOS Setup fails to Disable Core and Atom no cores disabled

Fixed the Mailbox write command syntax.

Hsd-es-id: 22011709995
Original commit date: Fri Jan 8 13:00:43 2021 -0800
Change-Id: I221ae3c470bbc3377d5ae2121b69f4ecf94f9411
Original commit hash: c48a23dbe536bdac04128972b5eb93ed6d0bdcb3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 9d436da9e3c6f69b049a6983d7e1537f02f82d9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:50:59 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jan 13 09:21:44 2021 +0000
Original commit date: Wed Jan 13 09:21:44 2021 +0000
Original commit hash: 3fbdba1d70e51631b2ce2da60f6a278ae99c3709

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a6a5c5146a6886c58de72eacd90ab820fd2b4e66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:50:49 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14011189319][ADL-M][Add support for ADL-M register changes - Phy]

Integrated CRIF updates to support ADL-M stepping

Additional Change:
 - Disable RDMPRT by default in minibios / full BIOS, as we use ERDMPR2D instead. This allows running RDMPRT on CTE / headless.

Hsd-es-id: 14011189319
Original commit date: Fri Dec 11 13:44:11 2020 +0530
Change-Id: If1f0f645bce59e53e4d835f30ab75b87ed0f3b56
Original commit hash: 6878fc2c2dd23f349de1e7b391f6fc73863877e9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/CpuGenInfo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: b7413e0dc718c7c381e7b15686be216a557d7b1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:50:21 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Crypto key strength supported in BIOS (capsule & recovery)

Add 3K test key to PcdFmpDevicePkcs7CertBufferXdr buffer. Still keep 2K key for a smooth validation transition.
Use 3K test key to sign capsule in capsule gen scripts.
Please notice that PcdFmpDevicePkcs7CertBufferXdr used in platform BIOS is merely a sample which should not be used in production.

Hsd-es-id: 22010555301
Original commit date: Tue Jan 12 00:48:58 2021 +0800
Change-Id: Ib22c2c7c4b4a01069823e86986af9f262c543d61
Original commit hash: 759d650e7896a14767cea2fd4039644a6e87d80e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/FmpCertificate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/SigningKeys/TestCert3K.pem
AlderLakePlatSamplePkg/Features/CapsuleUpdate/SigningKeys/TestCert3K.pub.pem
AlderLakePlatSamplePkg/Features/CapsuleUpdate/SigningKeys/TestRoot3K.cer
AlderLakePlatSamplePkg/Features/CapsuleUpdate/SigningKeys/TestRoot3K.pem
AlderLakePlatSamplePkg/Features/CapsuleUpdate/SigningKeys/TestRoot3K.pub.pem
AlderLakePlatSamplePkg/Features/CapsuleUpdate/SigningKeys/TestRoot_TestRoo3K.inc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/SigningKeys/TestSub3K.pem
AlderLakePlatSamplePkg/Features/CapsuleUpdate/SigningKeys/TestSub3K.pub.pem
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwBios.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwBtGAcm.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwEc.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwIshPdt.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMonolithic.bat

================================================================================ 
Commit: 93f5c9f9d05185b4d9f2a664add22badbd8b7bf0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:49:52 2021 -0800 
-------------------------------------------------------------------------------- 
DGR: Fixed State Save RAX Register do not return correct value

Fixed State Save RAX Register do not return correct value when State Save
enabled and read length more than 4 bytes.

Hsd-es-id: 1508703087
Original commit date: Tue Jan 5 23:27:38 2021 +0530
Change-Id: I7d37ec00c5e3d195619c8a9a5c7cfb0443899ae6
Original commit hash: 7321506c5bdb816e98812ab853059db66672c0dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c

================================================================================ 
Commit: ade8a5e9d37511cb233cd6eecb82788ba80f22ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:49:33 2021 -0800 
-------------------------------------------------------------------------------- 
BCLK Frequency Reporting

Add reporting for  both CPU and SOC BLCK frequency fo future platforms
Reporting is done using MCH Bar register for ADL.

Hsd-es-id: 1508708187
Original commit date: Wed Jan 6 21:59:42 2021 -0800
Change-Id: I0bf82724d0556939407cc91257555a3b4863e73f
Original commit hash: f1020e87762ccabbb5402b947fda7cbdb1e05097

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h

================================================================================ 
Commit: 49c27fe398fef37807ad4fdf56262ea19e367001 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:49:22 2021 -0800 
-------------------------------------------------------------------------------- 

If the parent root port is mapped under VMD, there should not be user
configuration option to select from D0F1, D3 or NO_CONFIGURATION
option.
Disable PEP SATA if the SATA device is mapped under VMD

Hsd-es-id: 22011401679
Original commit date: Fri Dec 11 15:01:07 2020 +0530
Change-Id: Ibc6033a0df3f415900ffef3b1e195406652a7dd8
Original commit hash: bc4bc5445cc707952ab77eee5f2a125b0f913958

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/Include/Library/VmdInfoLib.h

================================================================================ 
Commit: 64cfea157449c483afc1aa5cc79b97ca2675cb91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:48:46 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL] Ubuntu Firmware Test Live Test Failed

Modify ASL, add INI function.

Hsd-es-id: 1508727621
Original commit date: Tue Jan 12 11:38:26 2021 +0800
Change-Id: I2920ef9bc780f6d012927d16cc1dfb97774b39f2
Original commit hash: 9b9f452c3d84e519b758baf5b680331a396163a6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl

================================================================================ 
Commit: b9d370bdd79b856ca86f2595d3bf4b7d81c2b038 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:48:04 2021 -0800 
-------------------------------------------------------------------------------- 
Features/Storage: Implmented UFS HS-Gear3 speed changes

Following are the changes.
1) Make the connected Lanes Active.
2) Switch to PWM x2 G1
3) Switch to highest HS Gear upto G3.

Hsd-es-id: 1508508522
Original commit date: Thu Nov 26 15:17:13 2020 +0530
Change-Id: Ifca5a545bd2f237e2758d08c796c2e0845983fb6
Original commit hash: eff37ab67a23c90682618cfee913dd5739dab025

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.inf
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatformHci.h

================================================================================ 
Commit: 0c3ab77214fb3fab29653a9431f196c6df729500 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:47:49 2021 -0800 
-------------------------------------------------------------------------------- 
[ADLM]: Adding BoardRework check before scope of I2C0 and I2C1 to restrict _ON and _OFF method getting exposed.

Hsd-es-id: N/A
Original commit date: Tue Jan 12 12:35:16 2021 +0530
Change-Id: I65512d56f45876ef3dada0875070143292dd3be8
Original commit hash: ef3a594f55a7e71dca4a7a5b554435d7ff764695

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlMRvpRtd3.asl

================================================================================ 
Commit: 2a37b19a32def4004bc402f6e74f9e970f053dd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:46:01 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2032_00

Hsd-es-id: N/A
Original commit date: Tue Jan 12 17:52:23 2021 -0800
Change-Id: I95c6c3396b170389392da7d065a8507534b71bab
Original commit hash: a48cec28dc4cfb6316ce1a4c18bd0694286fa82a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9ea7524e91fffab9c5127875fd80f168245ac48e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:45:22 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Cpu: Remove support for CET in SMM

Hsd-es-id: 1508697668
Original commit date: Mon Jan 4 16:32:57 2021 +0800
Change-Id: Idc029371794f70660eca5d1dcb5259fc50c68328
Original commit hash: 61273ea547a941035c74281611f38825d186ff9d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmmFuncsArch.c

================================================================================ 
Commit: 1276e38039e30ab7bf0ffe549782875a9e7e382b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:44:43 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Code clean up

Removing the remnant code related to EDKII build part5

Hsd-es-id: 1508444151
Original commit date: Mon Jan 4 22:19:47 2021 -0800
Change-Id: I647d9bdfb41909ce64da9be6d865d4d7eb03c93d
Original commit hash: 408edb29db17a67f98a193c63bec406d090a249e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/FvCallback.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/FvCallback.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
AlderLakePlatSamplePkg/Setup/Setup.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: 232f6f3bac425e281ee52f4b1c0413879feebd35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:43:59 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\SerialIo\I2c\SerialIoI2cPrivateLib: Timeout during I2C Disabling with release BIOS

- Fixed by adding 100us delay before accessing I2C

[
Hsd-es-id: 16012423067
Original commit date: Tue Jan 12 12:02:48 2021 -0800
Change-Id: I42796b5cb13f60a0a876e7e4f76a801ab27785e8
Original commit hash: e84429bc70f78e5459d850f4f4a7fef61da992c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/SerialIoI2cPrivateLib/SerialIoI2cPrivateLib.c

================================================================================ 
Commit: 0923b7d25fae706e059afa2aa5b71032012a86dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:43:30 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Graphics: GFX PEIM is giving assert
- Move PEI Gfx Platform Policy PPI under Gfx IP code so that FSP can consume it.
- Created LidStatus UPD for FSP to use as part of this PPI.
- Install gPeiGraphicsPlatformPpiGuid as part of RC so that FSP API mode can consume it.

Hsd-es-id: 16012145522
Original commit date: Thu Dec 17 22:34:55 2020 +0530
Change-Id: I84eace333343fa8658663eda72d6404030de4f74
Original commit hash: 9c9356e6a1bc32c0ea3013bfdbd8bd5200ff2bfc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformPkg.dec
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
ClientOneSiliconPkg/IpBlock/Graphics/Include/Ppi/GraphicsPlatformPolicyPpi.h

================================================================================ 
Commit: a642717c4f6e40db386505ef860a6ebe8bdf4207 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:43:12 2021 -0800 
-------------------------------------------------------------------------------- 
[ME] System hangs in windows when the utility tries to update ME

Keep MeType information outside HOB to avoid HOB access in SMM
when HOBs can be not available.

Hsd-es-id: 18014523681
Original commit date: Fri Jan 8 10:23:51 2021 +0100
Change-Id: Ibd3951f9d120d3aa9154f760ed91f373a1bc4962
Original commit hash: 4530d98d68e7b0e86228c739b747f158ec7c9197

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypeDxeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypeDxeLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypePeiLib.c

================================================================================ 
Commit: 1181c4183b624c2cb4d89cd1917225eef4613c8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:42:43 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/BaseResetSystemLib: Cacheline eviction case removal

Removed write into global variable - in PEI pre-mem this causes cacheline
eviction which can cause issues with execution.

Hsd-es-id: 18014493968
Original commit date: Thu Jan 7 12:44:46 2021 +0100
Change-Id: Id889320e223b161291cd909d899e5b2402ad8aaf
Original commit hash: 61a8fabe22e726ef7fc373647cd5d4a8dcff0cda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/BaseResetSystemLib/BaseResetSystemLib.c
ClientOneSiliconPkg/Pch/Library/BaseResetSystemLib/BaseResetSystemLib.inf

================================================================================ 
Commit: f07f19845098b1b87ab8447d0ab496cce7f71521 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:41:53 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/BaseSmbusLib: Cacheline eviction case removal

Removed mSmbusIoBase usage, as this optimisation lead to cacheline
eviction when a write is performed to this variable in PEI pre-mem.

Hsd-es-id: 18014523716
Original commit date: Mon Jan 11 10:53:01 2021 +0100
Change-Id: Ic9ec9ea439144c6973d522445d76f8a0b03d2a8a
Original commit hash: 075fc4f9043cd368c7600bca802b975c00fe6555

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/BaseSmbusLib/BaseSmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/BaseSmbusLib/BaseSmbusLib.inf

================================================================================ 
Commit: 755a267e4648eb95455c7337ed6a6727c4fb80b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:41:41 2021 -0800 
-------------------------------------------------------------------------------- 
[ACPI] Phase 3: [ADL] Simplify RTD3 PCIE code to use single file for PCH,CPU.

Simplify RTD3 PCIE code to use single file for PCH/CPU PCIE RP.

Hsd-es-id: 22011728037
Original commit date: Tue Dec 22 19:47:46 2020 +0530
Change-Id: Id60c60169122b2341c5dc2ffdaf64ba3b8a60c10
Original commit hash: b04682b70247329768e2627bd60934ecc35c0d73

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PcieRpObjCommonExternalInclude.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPAepDgRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDiscreteGraphicsDeviceRtd3Hook.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpSsdStorageRtd3Hook.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcieDg.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/PepPcieEp.asl

================================================================================ 
Commit: feee6517fa1576416aaac1e0ab1384dee503ef51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:41:27 2021 -0800 
-------------------------------------------------------------------------------- 
[SPS][EGS] Nonce bytes can be read from HECI buffer

  1. On putting Nonce to HECI buffer execute HECI reset
  2. Add clean send Q in HeciControl in exposed reset API
  3. Clean all local variables and buffers where nonce is stored
  4. Change reset on  Hmrfpo Lock message, as nonce is in receive buffer only (action is on SPSside)
     This will cause "auto"-clean HECI receive buffer on next received message ack
  5. Restructure SpsSmm call stack and remove CallMsg_* functions

Hsd-es-id: 18014349907
Original commit date: Mon Dec 21 11:51:37 2020 +0100
Change-Id: I356b48ad3a50c0f96c10f75c588c8a2a964730df
Original commit hash: 58bd0e3f5d8d98f9bccce0f67bfc2a695350a1ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlCoreLib/HeciControlCoreLib.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/MeStorageSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/MeWatchdogControlSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsRasNotify.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmm.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmmHmrfpoExt.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmmHmrfpoExt.h

================================================================================ 
Commit: 4a23926bf01361d25a06444fe45fa2c9350dac5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:41:04 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][Audio] [SNDW][BIOS] Sndw links naming convention and muxing with PDM DMICs should be as per ADL-P RVP layout

For SNDW links naming and order in ADL-P BIOS is not as per the ADL-P RVP( GEN3.1 Audio base card also follows ADL-P RVP convention)
On ADL-P RVP it starts from 0(so it is sdw 0, sdw1, sdw2, sdw3), while in BIOS it starts from 1(so it is sdw 1, sdw2, sdw3, sdw4) i.e
like previous programs and thus creates confusion while referring the same in BKM or in any conversation.

HD Audio Bus controller SubstreamID should be default set to <0x302610EC> otherwise we will get audio YB(and red cross mark on audio icon

Hsd-es-id: 16012412341
Original commit date: Fri Jan 8 11:00:07 2021 +0100
Change-Id: If4c45e6e92b1cfacb3dab59a206d67e7ce66dbd0
Original commit hash: 0828e3dcaf2e37719cc1240c0702af428801d11d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 9c8a6b653829511184c4c7d9bd229bbda5b79439 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:40:53 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Jan 12 01:28:42 2021 -0800
Change-Id: I507cff6d86acbd77e41207a979cbaa19a10bcb99
Original commit hash: 48b3e3558b7513e9c864d450fb4aeb8133185484

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 13bbf3863d9c7a4b81a2a9b7850bbf81c727387a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:40:12 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jan 12 08:28:03 2021 +0000
Original commit date: Tue Jan 12 08:28:03 2021 +0000
Original commit hash: 1083aa6ee7f9c396670c7c36ae685999785d47a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bbef51527f89e76c8fed6befaa47a4bb79d06fe8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:40:01 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][22012012775][ADLS][B0][DDR5] Hynix 32GB 2Rx8 at MC0. System hangs and display becomes corrupted while trying to run WR

Issue:
  SC_GS_CFG.MultiCycCmd is set at the end of MRC, while it's supposed to be 0.

Root cause:
  MrcMcActivate calls DisableMcMulticycleCs to clear SC_GS_CFG.MultiCycCmd.
  DisableMcMulticycleCs used WriteNoCache for GsmMccMultiCycCmd.
  Then MrcConfigureDdr4OneDpc is called which programs GsmMccDdr4OneDpc using cached access, which resides in the same CR.
  This cached access clobbers SC_GS_CFG.MultiCycCmd with stale cache value.

Solution:
  Use cached GetSet access consistently for all items inside SC_GS_CFG.

Additional change:
 - MiniBios: update ADL-S B0 ucode patch from 80000006 to 8000000D.

[
Hsd-es-id: 22012012775
Original commit date: Mon Jan 11 21:01:36 2021 -0800
Change-Id: Ife7af41bc341216b9285b5dd154a29b7ff40d781
Original commit hash: 0b2099b26b8e3d71aa0e65e224deda092e94d2af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_82_90671_80000006.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_82_90671_8000000d.inc

================================================================================ 
Commit: 33c36eb08ff47c0924f53519486f62cf04c35994 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:39:46 2021 -0800 
-------------------------------------------------------------------------------- 
ADL-S S08/S12: Change Foxville clock type

Foxville use PCIe clock, not Lan clock.
Disable GbE in Bios PCH setup.

Hsd-es-id: 16012376837 16012382343
Original commit date: Wed Dec 9 17:29:57 2020 +0800
Change-Id: Ib8193eadafada992eb1e3e8dbcd46a08f7d235be
Original commit hash: d45bb12b56ee8a82394fabfd9c571da3a85a3615

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc

================================================================================ 
Commit: 2907d8e0e6d484905a5b6306a10402a79e727d01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:38:25 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] DTBT SSDT installation based on dtbt enable/disable option.

Hsd-es-id: 22011953687
Original commit date: Thu Jan 7 16:38:44 2021 -0800
Change-Id: I0064037346a344dfa101422a7c78a94628de6c02
Original commit hash: dbcd9d4d6966e59ffe463fe4d5dd20e18ee83533

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c

================================================================================ 
Commit: cf3a0d9437805f69f9b8c1cfa8eed6e5330349ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:38:15 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] change "PCIe Tunneling over USB4" enable/disable definition

Curreny naming:
[DTBT PCIE tunneling Over USB4] set to disable (default) mean security is set to 0 (it means PCIE tunnel enable)
[Disable PCIE tunneling Over USB4] set to enable  means security is set to 5, which will disable PCIE tunnel and disable the device path for all

New naming:
[PCIE tunneling Over USB4] set to enable (default) means security is set to 0 (it means PCIE tunnel enable)
[PCIE tunneling Over USB4] set to disable means security is set to 5, which will disable PCIE tunnel and disable the device path for all device connected to MR card

Hsd-es-id: 22011870819
Original commit date: Thu Jan 7 16:02:26 2021 -0800
Change-Id: Ic391189f2fa64684b912dea637c3123eecfbc6ed
Original commit hash: b34a1b52b4be2f0a77fccb7c516fa269ec7e9f02

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: b125a03aca5d3537ccfe0f139bed6dfecf36c75c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:37:10 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2031_00

Hsd-es-id: N/A
Original commit date: Mon Jan 11 17:52:22 2021 -0800
Change-Id: I2e29f01be131b2ebed2f8f04e5cf6b4163de9c83
Original commit hash: cdf481c18761d88fd80b376a960a88cb691471d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7f846abaa049c3c2153afa737ad4efed0375db1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:35:56 2021 -0800 
-------------------------------------------------------------------------------- 
ClientSiliconPkg: [EagleStream] HSIO Lane Assignment (FiaMux) API changes

FiaMux: Updated APIs for SPS6.0. Updated FIA_MUX_RECORD structure and related code

Hsd-es-id: 22011893187
Original commit date: Thu Dec 17 13:57:15 2020 +0100
Change-Id: I0baa5ae0c71858c544433206659af3bfdeb78c6b
Original commit hash: 0b3dc5bdf11f9e2ff440710c479c20e1daa1401d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Fia/FiaMuxConfig.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaPolicyLib/PeiFiaPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Sps/Include/Sps.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxPeiLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiFiaMuxConfigInitLib/PeiFiaMuxConfigInitLib.c

================================================================================ 
Commit: 1006f4b1b61e6008744752f4d61ebdb76f058bd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:34:25 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Jan 11 03:00:19 2021 -0800
Change-Id: I1464c1213af760e00e971ff9be847b50132c3262
Original commit hash: 41ba5828083e445d993bbb6aa69cb059df71d798

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c5c16c66c37f3eacaab2a72678620928daf114c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:33:49 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/GPIO: EBG GPIO definition overlap

GPIO defines for EBG fixed

Hsd-es-id: 1508228759
Original commit date: Tue Dec 15 10:02:45 2020 +0100
Change-Id: Ie715a95a2ff999e96d6b491c7dab9efb73452f63
Original commit hash: 9d5a0c6fc1801cb8eee8858ef55ba86927274793

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer3.h

================================================================================ 
Commit: 850b0e9ccfb6931d37c56c4e93aa98f23b1fd19f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:33:29 2021 -0800 
-------------------------------------------------------------------------------- 
Added EnableAllThermalFunctions to Critical Thermal Trip Point in BIOS setup.

Renamed AutoThermalReporting to EnableAllThermalFunctions.

Hsd-es-id: 22011751286
Original commit date: Thu Nov 19 11:17:03 2020 +0530
Change-Id: Iae89261032a15a2e13309b22f9aaf02ceeb6889d
Original commit hash: a436dc81d27cabc02024aaa61049a5b1d6e2a513

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/EC.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 2f95d95dac4204af67444404a2abbd18026ebe99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:33:21 2021 -0800 
-------------------------------------------------------------------------------- 
Features/Acpi/AcpiTables/SsdtPtid: Bios should send EC Repeat Cycle and EC Repeat Interval to EC when in ACPI mode

Implementing PECI repeat cycle related offsets for PECI stress tool.

Hsd-es-id: 1508717096
Original commit date: Thu Dec 24 16:45:07 2020 +0800
Change-Id: Ie58505a620c69ea83be6bf6200afecf28f3beb1f
Original commit hash: e5e63ea84f416afbd3fa228ac91498484440a000

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/Asl/EC.ASL
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl

================================================================================ 
Commit: b071d36842fa5733663cb132c6d112a58ab3e464 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:33:13 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL][PERF]V1521_00_603 PERF build boot failed with 0054,0036 and 10A7, but issue major hang up at 0054 which can't reproduce with FSP normal build.

Raise the time delay cycle maximum that  BSP waits for AP sign-in.

Hsd-es-id: 1508681723
Original commit date: Tue Jan 5 13:43:30 2021 +0800
Change-Id: I5508e4b78c08a3736baab202959248ab407743cd
Original commit hash: 845f95a7567fdafb2744c2b9a5d0bee8d6e4cab1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.h

================================================================================ 
Commit: 3c38d609420e6732ed40f1674237fa954772eb23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:33:06 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: UEFI Capsule update for Standalone CSME FW Update

To differentiate ME SKU/generations from ESRT/ME FMP, do the following changes:
1. Create ADL specific ESRT GUID 71D7151F-DD96-45A6-A2E9-8D22A9D5F84E
2. Assign different FMP Hardware instance value on different ME SKU (ConsLp=1, ConsH=2, CorpLp=3, CorpH=4)
3. Change ESRT version format: 0xMMHHBBBB
MM	2 digits CSME Minor version
HH	2 digits CSME hotfix version
BBBB	4 digits CSME build version
For example: 15.01.30.1100 -> 0x011E044C
P.S. The major version is skipped due to size limitation. It's represented by ESRT GUID.

Hsd-es-id: 16011841522
Original commit date: Mon Jan 11 09:56:15 2021 +0800
Change-Id: I362f267ae380922e60b0034987072f2f129a3c91
Original commit hash: 478b29850e3a62b20aad90d3d684d10996268e78

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMe.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: d0228e955e6ee9ad11953b69c9e4db52453c0ca1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:32:51 2021 -0800 
-------------------------------------------------------------------------------- 
DGR: [ADL] Integrated PPAM 11.22a.4 Packages in BIOS to support DGR

Integrated PPAM 11.22a.4 Packages in ADL BIOS to support DGR.

Hsd-es-id: 16012413818
Original commit date: Fri Jan 8 15:47:32 2021 +0530
Change-Id: I4e059f19d3ffe425fe4b5852a06fa52753847921
Original commit hash: 72e8d8b3aae1c07a143bd83670801fcf489de610

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c

================================================================================ 
Commit: a7fb72775478ac4cd72c127bf0c705a8f9e2f73f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:32:30 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jan 11 06:04:02 2021 +0000
Original commit date: Mon Jan 11 06:04:02 2021 +0000
Original commit hash: df29446c286ace32fd5c51298121c867138aed97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5131af9b5e92e44685254f1e6d918739a7b6f2c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:32:16 2021 -0800 
-------------------------------------------------------------------------------- 
[Title] MARS feature disabled in full BIOS while enabled in MiniBios

[Issue/Feature Description]
  MARS feature support added in MRC 0.249 - but MARS input parameter set as FALSE for full BIOS, while set as TRUE for MiniBIOS.

[Resolution]
  Enable MARS feature in full BIOS.

[Impacted Platform]
  ADL-S

Registers impacted:  NA

Hsd-es-id: 1308322218
Original commit date: Thu Jan 7 16:06:53 2021 +0800
Change-Id: I497f6ce1cb17b944e45a9525ee64909ba70e1cef
Original commit hash: f4bd95228797a3b655f20cf9785cb75495eb41ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 466139d2f2d0046b67f52784953d592e59406a36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:32:07 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "AlderLakePlatformPkg: [ADL] Create BIOS option SPI EISS to control policy PchSpiEiss"

This reverts commit b43d059ace0de5b3f05789cab3de5c9b198b6ba5.

Hsd-es-id: 1308279557
Original commit date: Tue Jan 5 03:52:30 2021 -0700
Change-Id: I4c921f5d028620524729349da4a72738aab14f54
Original commit hash: ff01fa425f0ce6ff5577894a26dadc1c099e3c30

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 3e41bd99fc5cbcb256a2b090a2d94b5fcf235119 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:31:34 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2027_00

Hsd-es-id: N/A
Original commit date: Sun Jan 10 17:50:40 2021 -0800
Change-Id: I02bc2e54377a07d024d203bd41fc4e4aff5ce40a
Original commit hash: 06e210980cfdd602c772dfff6803be432278898c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 94fd53f8780ae48323379744e87189ce7d9e26c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:31:27 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jan 11 01:23:12 2021 +0000
Original commit date: Mon Jan 11 01:23:12 2021 +0000
Original commit hash: 33e99d45e8fd454c549bf944dcff09626e3fea2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 83f21f5ccf8efa56390ba665ccf87f33106427cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:31:19 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14011189330][ADL-P | DDR5][Enable Gear4 on DDR5 4400]

Enable Gear4 on DDR5 4400 Speed bin.
 - Read/Write tuning for ADL-P
 - UnMatched path for DDR5
   - Phase 90 changes
 - Phy Init Support
 - Keep serializer DCC disabled

Added new GetSet items:
 TxDqsDelay90         DATA_CR_TXCONTROL0_PH90.txdqsdelay_rk[0..1]
 TxDqDelay90          DATA_CR_TXCONTROL0_PH90.txdqdelay_rk[0..1]
 ClkGrpG4Pi           CCC_CR_PICODE2.mdll_cmn_pi5code
 GsmIocLocalGateD0tx  DATA_CR_DDRCRDATACONTROL0.local_gate_d0tx
 GsmIocScramGear4     DDRSCRAM_CR_DDRMISCCONTROL0.Gear4
 GsmMccGear4          MC0_CH0_CR_SC_GS_CFG.gear4

Use MrcGetSetSideEffect to update PH90 PI settings:
 TxDqsDelay90: based on TxDqsDelay / TxDqsOffset
 TxDqDelay90:  based on TxDqDelay / TxDqOffset
 ClkGrpG4Pi:   based on ClkGrpPi

Additional changes:
 - Phy init: program CCC_GLOBAL_CR_COMPUPDT_DLY0/1 and add to Save/Restore table

[
Hsd-es-id: 14011189330
Original commit date: Thu Oct 22 16:00:20 2020 +0530
Change-Id: I589672e91f1b71442a4855f16f6178383b08e189
Original commit hash: 52311cc99fb62da3ac2477773fd3241dae0a0796

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 30370836fb6ea7a43b06f0f90850fe355cf78b92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:31:07 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Jan 10 01:25:48 2021 -0800
Change-Id: I019e90813c69e23f3623db854615ed08a0c78e2c
Original commit hash: 2067d7e1d657944b3acde9b62c54e6da9a1c61bf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 48c73970996ea3ea5efd42874f3ccd98223d20a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:30:47 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2026_00

Hsd-es-id: N/A
Original commit date: Sat Jan 9 17:49:06 2021 -0800
Change-Id: I46be744f81004b95d0cfb024eb19934154995552
Original commit hash: 15513810a94857882b702a062849fb796e22ab5a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b30b9a45dcae63c37784effc31df38a4a6404fe3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:30:14 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Jan 9 01:25:03 2021 -0800
Change-Id: Ibf9176cd3da1db5fb6a6c52062430a13411c16be
Original commit hash: f1894fcc8a31c486e8802482d790abc1e49f4c8e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cd5e3f2bf9fde7d85568fbbad72e56744bef5250 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:29:43 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2025_00

Hsd-es-id: N/A
Original commit date: Fri Jan 8 17:49:12 2021 -0800
Change-Id: Ic555ad52dc3f1013ce92f94d240c8051d4a5a149
Original commit hash: 75d471a7a7dc35755264e616b5b1bbc60e7e92d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a2149ebe92473c98146d3f087283f7fe70794636 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:26:56 2021 -0800 
-------------------------------------------------------------------------------- 
Add OV01A1S camera sensor support in BIOS as default setting

Hsd-es-id: 16012268709, 1508687424
Original commit date: Wed Dec 16 14:55:45 2020 +0530
Change-Id: Idcf8293b7b7136f3ded41fc5e3a0b566c150474a
Original commit hash: e6351829d38ed827f1c925d8bfa2e0c8fee91f58

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 5b2a91003e5a4864b1a5c5230c0c7ca481078d5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:26:38 2021 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Disabling ACPI logs by default.

Disabling ACPI logs by default.

[
Hsd-es-id: N/A
Original commit date: Fri Jan 8 16:47:45 2021 +0530
Change-Id: I7dc9dccb57e4922c1c34f78e3f1917bf58429729
Original commit hash: 1e723cf291a42496c41d6e8cc9a46dc11c32cf42

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: c9069d88d54e0a49674f4bd10c504872f1156b98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:26:31 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\Gpio: Update the IoStandby State for Espi GPIO pins

ESPI Clk and Reset pin in ADP are A9 and A10 respectively. Bios need to program Io Standby State for  these pins.

Hsd-es-id: 1508715146
Original commit date: Fri Jan 8 13:39:56 2021 +0530
Change-Id: I48d0fcbb99407ced2b2809d235e3b17e998c9a7a
Original commit hash: 8a0b9a9dab760a4d164b66a44201af1f4e5fdef3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c

================================================================================ 
Commit: 6e2298001265352eae5e493139e449819298ef23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:26:23 2021 -0800 
-------------------------------------------------------------------------------- 
[ADLP] :Adding Board Rework check before the I2C0 and I2C1 scope to avoid _ON and _OFF method getting exposed.

Hsd-es-id: N/A
Original commit date: Fri Jan 8 16:36:26 2021 +0530
Change-Id: I24ea5c05b3a2010445141ea6ae59cffd14bbd180
Original commit hash: 97863e886e6eed3f9ac79f0318c7193ce95538cb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl

================================================================================ 
Commit: 8b7cb15a5bdd0a09027ea562e2bec08db8de597e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:26:09 2021 -0800 
-------------------------------------------------------------------------------- 
CMI NOC Memory Range Register Programming

Hsd-es-id: 16011202663
Original commit date: Fri Dec 18 09:09:01 2020 +0530
Change-Id: I466d0bd0a029e3ffab91f1672a9b2dfd96f08900
Original commit hash: be6e8c13a410213fecf6d1a4a51637f8fc4f277f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ngu/IncludePrivate/Library/PeiCmiInitLib.h
ClientOneSiliconPkg/IpBlock/Ngu/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c
ClientOneSiliconPkg/IpBlock/Ngu/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.inf

================================================================================ 
Commit: 9e21b44b3915a40db702d3405afee0a8e54d7396 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:26:02 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL] Clean up the un-use files under AlderLakeSvRestrictedPkg\Bin

Remove
1. AlderLakeSvRestrictedPkg\Bin\BiosGuard\SvBiosGuardModule.bin.
2. AlderLakeSvRestrictedPkg\Bin\ReservedFIT\ReservedFIT.bin and relative code.

Hsd-es-id: 1508639545
Original commit date: Fri Dec 11 14:40:18 2020 +0800
Change-Id: I41c675f8cd6a397575037eee0a462bfc52944768
Original commit hash: f0abed42fdaa5adea0c1a0a1ebdbb7f665f126e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 8b9d3191d3063e8ba3dd48c84bdcf4deebe610e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:25:55 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Jan 8 01:45:13 2021 -0800
Change-Id: Ida07c5c5fbb8ce1073c7b9c3e9b3ab4f5a5ac32e
Original commit hash: a02f9747ffd5ccc97087295ae37bdf86c55fc710

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 04d64a1c6a0a18a3a80534e6b1ca394e99f26986 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:25:48 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S+ADP -S][BIOS][Regression]: SUT fails to boot & hangs at postcode 0000 with GCC build v1527_00 bios

Correct Fvalignment and fv rebase flashmap

[
Hsd-es-id: 16012376711
Original commit date: Fri Jan 8 11:33:05 2021 +0800
Change-Id: I99ac192a35fabbda49490c20e9f8a59b51446c80
Original commit hash: c8b0972584d0fee336e1ea76fdb3a749a9518140

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/bld.bat
AlderLakeBoardPkg/prep.bat

================================================================================ 
Commit: c466accbd9665ef0f5c50c18e270ee9de6b948f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:25:41 2021 -0800 
-------------------------------------------------------------------------------- 
USB BT HCI shouldn't be connected as a boot option during preboot

Check gPlatformConnectSequence device array defined in PlatformData.c and can find gUsbBluetoothHostController is in the array.

Hsd-es-id: 1508682879
Original commit date: Mon Dec 28 16:42:49 2020 +0800
Change-Id: Ide284453a3a175dfb550b89d7eb177a4450abf1f
Original commit hash: 080754954ee89e6192365cd9855eb682ce6f4492

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformData.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: aa3c21b7983e1869e005d1a7005d0fd63e2dae5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:25:31 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][AMT][Redirection][SOL] BIOS doesn't expose the SOL device

Issue: AmtPeiConfig->AmtSolEnabled is forced to 0 due to MeBiosPayload HOB is installed later than post memory policy update.
Resolution: Send Get MeBiosPayload command right after memory discovered, so MeBiosPayload HOB can be ready when post post memory policy update.
Impacted: All C1S projects.

Original commit date: Tue Jan 5 14:18:18 2021 +0800
Change-Id: I70e23ee39b2cb955016e187046f278fdde0017fd
Original commit hash: 0d3e81dec5281cd7c8e0c386e2302a4eb7835c15

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeMebxWrapperLib/DxeMebxWrapperLib.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/MeInitLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLibCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPreMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf

================================================================================ 
Commit: bb6fc642f82ecfb929ce06f799ae34ceeadb4770 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:24:53 2021 -0800 
-------------------------------------------------------------------------------- 
Vtd: Add SATC support for trusted integrated devices

Changes:
1. Added SATC structure into DMAR_TABLE for future platforms.
2. Updated DmarVer2.aslc with SATC structure with 3 devices (0/2/0, 0/5/0 and 0/11/0).
3. Implemented mechanism for dynamic update of SATC structure, which checks if
   devices included into this structure are present. If no, then they are removed
   from ACPI table.

Hsd-es-id: 22011779966
Original commit date: Tue Dec 8 11:57:08 2020 +0100
Change-Id: I96cd465db0aa2b5ec10b18b675d18af8446035cd
Original commit hash: d9885a4c8ebb48915ca085e3c9e903ae3c4112ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarVer2.aslc
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c

================================================================================ 
Commit: 0cbb152dfa1a577d5aec6fb29c162318c6c4ff7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:24:35 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL]Fixing KW issue

Hsd-es-id: 16012350685
Original commit date: Thu Jan 7 09:51:12 2021 +0530
Change-Id: I8a3af0b2fb2259d9eb847974a532dfd63ff99e7a
Original commit hash: 8a2dad5b92592a622d95440f41e5a3a81d5d47c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 7387d4f8c574e5ecaa9a87dc3546b600a71c72f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:23:33 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][ADLS+ADP][20H2]: TBT3 BP/SP is not enumerating with MR #25/26 when VMD is enabled in bios setting

dTbt temp reserve bus overlap with VMD reserve bus.
Changed the dTbt temp reserve bus to 0x28 (40)

Hsd-es-id: 16012383572
Original commit date: Wed Jan 6 12:15:27 2021 -0800
Change-Id: I8b5c6bc087ebfa88de30297af758d9cc6df7dfc1
Original commit hash: 8bffe55238b3cdf1def6b6a93e29519a66772e4c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: f2921af6edbf6017063eecf415125057d8ffc87a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:23:15 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2024_00

Hsd-es-id: N/A
Original commit date: Thu Jan 7 17:53:18 2021 -0800
Change-Id: I8f29faaf7c3a7f4b8a42e73599c3b432c8cda28e
Original commit hash: e8fdcedcc10917bc55329da7c7f15b4503e90964

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 22d23dc55e90579341ed046106e59977988a2a66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:19:44 2021 -0800 
-------------------------------------------------------------------------------- 
MRC SaGv Sw Flow rearchitecture to incldue supprot for fututre platforms 

Solution: Re-architect the SaGv Software flow so that we align
    to requirements as pertains to PMA and MRC. Remove SaGv Optimization.
    Remove SaGv point selection before MRC calltable execution. Change
    enum input control for SaGv to bitmask. Change SW flow to use bitmask.
    Enable a bounds check for SaGv inputs that will assert if inputs are not
    allowed. Enable SaGv input from StubMrc.ini for Stub.

Hsd-es-id: 22011769530
Original commit date: Wed Nov 18 15:15:01 2020 -0800
Change-Id: I163dd626d90f6d498ef3117367752e716a0fa98e
Original commit hash: 6996fc4f7662a59be384aefb1303b33d856f0d02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h

================================================================================ 
Commit: 69a6ba58237154cf51a0252b2f29a2ff603a154f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:16:08 2021 -0800 
-------------------------------------------------------------------------------- 
Add support for ADL M SKU

Hsd-es-id: 16012402288
Original commit date: Wed Jan 6 15:21:17 2021 +0530
Change-Id: I377b889cd27a8c744e5fee3bfa1d86ec2c8cc082
Original commit hash: 6688f804f7253abb252ee4b1f293a524a9054049

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 282697c878290881927ca7caf5a654479a1bc26b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:15:45 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Iasl: Enable the GCC support in Fsp Wrapper - Platform

Hsd-es-id: 1508491131
Original commit date: Mon Feb 1 00:51:42 2021 +0800
Change-Id: Idb52f71f43406617c84689ac24471a52b1b0ba1a
Original commit hash: bd0f940aecb040f0f788c1eae5160c339f05e39a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgBuildOption.dsc
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/PrepareBaseTools.cmd
AlderLakeBoardPkg/SetEdk2Env.bat
AlderLakeBoardPkg/bld.bat
AlderLakeBoardPkg/cln.bat
AlderLakeBoardPkg/prebuild.bat
AlderLakeBoardPkg/prep.bat
AlderLakeFspPkg/BuildFv.sh
ClientOneSiliconPkg/Product/AlderLake/SiPkgBuildOption.dsc

================================================================================ 
Commit: efed72043649669e1ae274402d327cdb3c433cf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:15:25 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Jan 7 01:28:36 2021 -0800
Change-Id: I0cc0aa0c5b1f5312d76af3be5f225aecdd72073c
Original commit hash: ea69dca039b3feb17a607fd303334b04cb22865c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 41aa686d569207a93b1106234ffaa760025ecd30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:14:00 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-M] Enable the Gop Configuration Driver
    - Display Configuration for ADL-M
    - VBT Configuration for ADL-M
    - Enable the Dual MIPI Vbt

Hsd-es-id: 16011982253
Original commit date: Thu Dec 24 14:21:39 2020 +0530
Change-Id: If648e677fbd2878a5f2278fbaab114b10aec670f
Original commit hash: 791c471392278c3e0100025f809f9757aeb15930

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: f0d30add7dffa7a2c85286f48bb5b4cb5524bc44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:13:51 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][DDR4]: Merge RCR:16012187645 to ADL P DDR4 RVP

X1 CEM slot is not Working on DDR4 Board because of miss of porting RCR: 16012187645 :[ADP-P ][PO][PCIe]: PCIe devices are not getting detected on PCH PCIe DT x1 slot

Hsd-es-id: 16012399682
Original commit date: Wed Jan 6 13:33:26 2021 +0530
Change-Id: I422c833bb6ed12388cdbfd44bf432207d23a3acb
Original commit hash: bcf1bdb2e1beb1091ef2778a4f45e20d22ebdaee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc

================================================================================ 
Commit: ef5a795259ebc34a43fa76e3cfeb285912af0592 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:13:42 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\Fru\AdlPch\Library\PeiDxeSmmPchInfoLib; ADL-M PciE Updates

- Updated clock Num for PciE in PchInfo

[
Hsd-es-id: N/A
Original commit date: Wed Jan 6 14:20:22 2021 -0800
Change-Id: I773986d95f5cdc9504fdef20016b0a02387844c7
Original commit hash: 11c795dabb77a3f2ce98d38da0ac1b4cef89f167

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 6c50658b6ac5db39a17911c4f9819f42cd9287e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:13:20 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL S] Integrate latest available GOP V1053

Hsd-es-id: 16012361535
Original commit date: Thu Jan 7 09:45:40 2021 +0530
Change-Id: I06a69c4b3cfb2ac684ff915652e66b4fb07836a6
Original commit hash: 9c6ba1ceb669a815e802922449895d11e818c055

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 5d8062b04b7f57de5e4c5db7dd106c9282155bcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:12:58 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Ngu: Program IMR for DPR, TSEG, PCI High/Low MMIO

Hsd-es-id: 16012396824
Original commit date: Tue Jan 5 14:51:34 2021 +0530
Change-Id: Ieb1d3c17613c0c5c1c6483d7f516a4e77eab2f6a
Original commit hash: f1a4a3079628ed9aaa35fc447d76736ec1cef1b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ngu/IncludePrivate/Library/PeiImrInitLib.h
ClientOneSiliconPkg/IpBlock/Ngu/LibraryPrivate/PeiImrInitLib/PeiImrInitLib.c
ClientOneSiliconPkg/IpBlock/Ngu/LibraryPrivate/PeiImrInitLib/PeiImrInitLib.inf

================================================================================ 
Commit: adad5890bd028af81b7db281c61b55585597fc5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:11:47 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2023_00

Hsd-es-id: N/A
Original commit date: Wed Jan 6 17:52:03 2021 -0800
Change-Id: I8e7e856ecc7073cb160a439501b2b5d3e60749f5
Original commit hash: c2f80a4621771bff12ad4c466a9ef44d308fc52c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 257d71b81e7bf78d6a18479eadb7cbf7f9803b83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:11:04 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jan 6 21:47:51 2021 +0000
Original commit date: Wed Jan 6 21:47:51 2021 +0000
Original commit hash: 6457382a772888fba6e88fb8e1105c3e58845978

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9431909dbcbf0969f821d6351d79060c517a2f03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:10:55 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][feature][1308270242][ADL-P | LP4 LP5][J0] Jedec Reset MRH timeout at 4800G2

Issue:
LP5 Jedec Reset MRH timeout -> Init complete going low due to MDLL not locking during LP5 Jedec Init.

Debug/Root Cause:
This is Due LP5 FSP flow where Phy init/Calibration is done at target frequency and After every Jedec Reset , it switches to lower frequency so dram can be Programmed for target speed.
In LP5 During Jedec Init, frequency switches to 2200/G2. But DLL settings used for 2200 G2 are from Phy Init Calibration (target freq) which does not work for Lower frequency causing the DLL to not Lock.
Fix/WA: Only Run Bwsel/cben Calibration for Low Speed. Skip DCC and other stages of Pre-comp since use model in the low frequency is for MRW programming so only CMD timing is critical

MRC Implementation:
Adding new function to save/restore BwSel and CbEn values as per the input.
The idea is to rerun BwSel calibration after we go to low speed, and this should bring init_complete back up and be enough to issue MRW's at the low speed.
MRC should back up and restore the outputs of this calibration step, when going to low speed and then back up.
This change is required for LP4 and LP5 both.

Hsd-es-id: 1308270242
Original commit date: Mon Dec 14 19:50:39 2020 +0530
Change-Id: I2dc3415f5cc9305aa705470f645fce2ed9895374
Original commit hash: d577654d9b25a75e063bb31f4bc3004d6a7df024

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 3f47edf4e627575314497480bdc3209652e2ec06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:09:51 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL] ADL BKC doesn't reserve PSMI memory

Hsd-es-id: 1308318373
Original commit date: Wed Jan 6 15:42:56 2021 +0530
Change-Id: Iaf5dfd62468efefa34170db5dba73ac4ac7f2b21
Original commit hash: c157aa3efe661495fb4c0b6c9bf3d9e1fc5a0435

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.c

================================================================================ 
Commit: 0619ad358c8cb34250bdf2f0b5f52a46886a650c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:09:38 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "Add OV01A1S camera sensor support in BIOS as default setting"

This reverts commit 988490df241cb46481bce50e95d73843b9a98557.
Reverting because S3 resume fail with debug BIOS

Hsd-es-id: 16012395323
Original commit date: Wed Jan 6 06:14:52 2021 -0700
Change-Id: Id74e30c0ab51f26bb46e97447ff95d27a02c2638
Original commit hash: 75764cfedaa5ed72e73e5d288275300646e7c96d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: b9ac888f73213ea37f12983c079846f04aa09610 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:09:23 2021 -0800 
-------------------------------------------------------------------------------- 
Allign TCSS_DATA_SSID_HOB structure size.

Hsd-es-id: NA
Original commit date: Wed Jan 6 15:41:28 2021 +0530
Change-Id: I644015c2f71405d388f4cf57fe2b5a4539bd4589
Original commit hash: 385bd033edfc4349ff11bbbc435ede3f147c6cf5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/TcssDataHob.h

================================================================================ 
Commit: 3366dfcf0c7d2e3874e4e6717762f0e69a7b088a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:09:04 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision


Wed Jan 6 09:53:51 2021 +0000
Original commit date: Wed Jan 6 09:53:51 2021 +0000
Original commit hash: f84f853e255fdec21f594bb84c5854911de1ee47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a05b9d899b6d30d7d28f258cc9ff385be95d4d27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:08:54 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-N] Sync AlderLakeNBoards with AlderLakePBoards.

To fix the compatibility ADL-N build issues, syncing the changes from AlderLakePBoards to AlderLakeNBoards.

Hsd-es-id: N/A
Original commit date: Wed Jan 6 12:18:53 2021 +0530
Change-Id: I7ad8a2dde0417c952c558050de20e0e96d15f034
Original commit hash: f094a737d670d0eabc03972a42c631514af564d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 0ef14df3997a5ed5d5f639767c3de716486c0697 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:08:44 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Jan 6 01:32:59 2021 -0800
Change-Id: I4c7dbe85a65aa23ba8f87f95d1d6b45ce96969c9
Original commit hash: 2ad3ba429ebe97941c5f4444825fadff7fc6e56e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 64f781ff150972104aae96a8815d966dce46d8f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:08:33 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-P Simics][eBat][V2017] Simics boot fail which occur BSOD

Disable VMD in SIMICS Patch Table

Hsd-es-id: 1508700430
Original commit date: Wed Jan 6 13:09:05 2021 +0530
Change-Id: Id6f84462b285a3605c78be871dbcaa00a960423e
Original commit hash: 07a9c3526e4658d14964896de3c8d650033032f6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Include/AlderLakePBoardConfigPatchTable.h

================================================================================ 
Commit: 9ed89669ce13179a82b08d945ea87e988989a4e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:08:09 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1308215034][ADL-S  ADL-P | LP4 LP5 DDR4 DDR5] WeakLock enable

1. Enable WeakLock per design values (temporarily disabled for ADL-P)
2. Fix WeakLockEn setup option

Additional changes:
 - Remove pointer value from GsmMctREFSbRd HashPtr->Data
 - DDR5 CSTM: store the VrefCs value in the MR struct, so that the final centered value is used in subsequent JEDEC resets.

[
Hsd-es-id: 1308215034
Original commit date: Wed Dec 2 17:15:45 2020 +0200
Change-Id: I05845cd1c9fdfa07929891c0b4db473d6feda66c
Original commit hash: a2c5269837f4b206c06c3572c14e03f4e031afee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/CpuGenInfo.h

================================================================================ 
Commit: 06f80f7d67a7f039257f8d97540b8f1c88bd776e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:07:59 2021 -0800 
-------------------------------------------------------------------------------- 
Remove Simics W/A


Hsd-es-id: 16012394246
Original commit date: Tue Jan 5 15:17:40 2021 +0530
Change-Id: Ic8570815b58132aa65e5c1149caf5bf93ad3b517
Original commit hash: f5bd40c385e260a39a48ddbf4974e7da6e5f562b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer2.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer2.inf

================================================================================ 
Commit: ca6faeceb0481b6f3e0a6915cdfe3500ea890dcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:07:50 2021 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Update GPIO config for PLN

Correct reset config of PLN GPIO - GPP_H15 & GPP_H23 to GpioPlatformReset.
Add GPIO config of PLN for S10 OC RVP.

Hsd-es-id: 16012341102
Original commit date: Thu Dec 24 12:37:54 2020 +0800
Change-Id: I862592249b86600c282671d5e0260b7fdd809d52
Original commit hash: 4c95068e0ca57d537768da5ac5e674befc444bf2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: b5917776c1e42b02865e2fdfc27d390a69cddb34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:07:41 2021 -0800 
-------------------------------------------------------------------------------- 
WWAN: Firmware Flash Device Support - part2

Correcting the return value of _DSM function 0 in WWAN Flash Device.

Hsd-es-id: 16011978143
Original commit date: Tue Jan 5 14:52:59 2021 +0800
Change-Id: I05c043dadf9e422d1d3eb856a07cc9c739624ffc
Original commit hash: 3b004e29ce4f7e58395dd840391df0dd1111a3ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl

================================================================================ 
Commit: 5148bbff3e1d89ba8bdd9e535bbbd239f9a6c61f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:07:32 2021 -0800 
-------------------------------------------------------------------------------- 
Skip _CRS Method, when Discrete Control logic is selected and GPIO Pin count is zero.

Hsd-es-id: 16012228346
Original commit date: Mon Dec 28 14:49:13 2020 +0530
Change-Id: If3e388194bfbf5b74d7fbc67b66d857538574e03
Original commit hash: 9a2fb0b70ae0fa79c5601fdb56919f9a1493975f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 03e87b4352f2393f224d2d4ddbe2b5b269f8c5fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:06:48 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Updating the variable size for FIVR Policy

Enable States should have 6 bits each representing different Sx states
Correcting Vnn  Supported voltage mapping

Hsd-es-id: 1508653621
Original commit date: Thu Dec 10 20:36:02 2020 +0530
Change-Id: I61aac11e78dd0f1e94e981be46c49cc06ef422a8
Original commit hash: 358b39dff2420bc17d587c147bf89f33f2daedf2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
ClientOneSiliconPkg/Include/ConfigBlock/Fivr/FivrConfig.h

================================================================================ 
Commit: 638349b4d8427ac6fbbca2a97b0f6dfe8172b532 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:06:21 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2022_00

Hsd-es-id: N/A
Original commit date: Tue Jan 5 17:48:57 2021 -0800
Change-Id: I59b6437cc85721fbfc46c2a64d045a06895f6549
Original commit hash: 2002b6fd2b364dfbeb2ed7e166084aea657023c2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0c5435fe7eab787d7491cc806fae83053d8d290c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:05:16 2021 -0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg/PcieRp] L1.1 option in BIOS is not setting L1SCTL1 L1.1 bits in controller and device

Fixed the bios code to set L1 PM Substates supported bit in L1Cap register when only L1.1 is enabled through setup options.

Hsd-es-id: 22011842358
Original commit date: Thu Dec 17 13:56:52 2020 -0800
Change-Id: I21b2d4ce0d068a215dc0eec940ead5bd302f4da1
Original commit hash: 5b99de0a2e7c5af0999d57143ea2b6ac5eb931b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer6.c

================================================================================ 
Commit: 5cb31219e48f5caa5ed6fdcbd4ba72597c419559 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:03:12 2021 -0800 
-------------------------------------------------------------------------------- 
1308259554: [ME] Check Corporate ME SKU based on HFS3 in MEBx loader

FHF Silent build hitting an extra reset.
This occures due to wrong information about ME SKU exposed in MBP.
ME may be not able to expose e.g. Corporate SKU information so early,
so additional MBP update is required.

Update exists on server code but it is not called.
Use also HFS3 to update SKU information.

Original commit date: Fri Dec 11 09:10:34 2020 +0100
Change-Id: Ia5a04bebd290c9cc67ce7133a08d5856d0d12ec1
Original commit hash: afd3fd8298c96878d66e78ec1cd131e56c542c7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf

================================================================================ 
Commit: 5074c99aaff202aecf44d50b935a26b4a4f6487a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:02:57 2021 -0800 
-------------------------------------------------------------------------------- 
18014057739: [SPS][ME/HECI] Skip the HECI3 interface initialization in ME Recovery mode

Enable HECI3 interface if SPS is in NM mode only

Hsd-es-id: 18014057739
Original commit date: Tue Dec 8 09:20:25 2020 +0100
Change-Id: I96624c3af2a18713472f6e695ce0b77b780b8cbb
Original commit hash: 2d8c1d53cdffef5bfb70b99688d68aa2572ac7ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigLib.c

================================================================================ 
Commit: 486242a1f66c1e6c2343510c2909cf31d4b8916f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:02:45 2021 -0800 
-------------------------------------------------------------------------------- 
[ADLM]:Porting RTD3 files to ADLM platform

Hsd-es-id: 16011763950
Original commit date: Thu Dec 24 15:19:23 2020 +0530
Change-Id: I49f30443b2a66ae771ce0aa1f890f2c23f668ea2
Original commit hash: fa06369aa7693e45ece33ff7c1534eb890d9c746

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlMRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlMLp4Rvp.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 63ec0ff46250fc22dd7e4a5fa29a7c9d23795826 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:02:35 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "ADL_B0 production patch 0x0000000d"

Reverting back to older uCode version to solve MemoryInit
ASSERT on ADLP boards with this new uCode.

Hsd-es-id: 16012384164
Original commit date: Tue Jan 5 03:44:18 2021 -0700
Change-Id: I81638b663ea33f98f2de4661e69c660bb073b9af
Original commit hash: 3bcd7b7517d5bbc3234101b841f5fdaf7d23d245

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9ae170918e975afbcc4d153f3398f6c37a0359cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:01:50 2021 -0800 
-------------------------------------------------------------------------------- 
The manufacturing setting of WifiUltraHighBandSupport isn't aligned with its default setting

Aligning the  manufacturing setting of WifiUltraHighBandSupport with
its default setting.

Hsd-es-id: 1508702000
Original commit date: Tue Jan 5 15:52:23 2021 +0800
Change-Id: I04039ba6be218e91baf8a95778e073c6b4fe7350
Original commit hash: ac52e8f59b2c6e1f6fa921c9cac4fdf36d0d4cb5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr

================================================================================ 
Commit: ba588fe7f80fa4a04350a5cddef45f3a57598df2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:01:41 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Jan 5 01:29:33 2021 -0800
Change-Id: I9b0ecf44871018e4136866512a653c242f293c5f
Original commit hash: e14799ed7b1880c303298b2e3db40fca56821d3c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 174b47cadfb7614535c6029cceaba35bbc39a6d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:01:22 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/GPIO: Add support for IBL GPIO lock/unlock to GPIO library

PCH GPIO lock/unlock procedure uses Sideband messaging access
to PADCFGLOCK, PADCFGLOCKTX registers.
In IBL sideband messaging is not supported so MMIO acces shall
be used to access to the PADCFGLOCK, PADCFGLOCKTX registers.
Lock/unlock procedure shall be differentiated for PCH and IBL.
This change moves the procedude to generation spectific part
of GPIO private library.

Hsd-es-id: 22011828088
Original commit date: Fri Dec 18 11:27:57 2020 +0100
Change-Id: Ifeca79b7960beb8fa8359393275a1ec532432096
Original commit hash: 7fff550a329c321edfaf75c2dadd219335bb0af0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLibrary.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibPch.c

================================================================================ 
Commit: 44b83fefd04c29d992f61a1853da1c8a53833207 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:01:13 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S AEP] - ADL S AEP Fab2 porting.
	- added support for Fab2 AEP

Hsd-es-id: 16012246186
Original commit date: Tue Dec 29 12:56:20 2020 +0530
Change-Id: I1fcdd43f08fa359bceeef30c51c9ce875fef7665
Original commit hash: 5eadf6276fba7a7799de1c25acee1ba03b4ba099

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: 3edbf3145ed48a5102b76c15ec688d005d4cf8e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:00:16 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jan 5 08:07:31 2021 +0000
Original commit date: Tue Jan 5 08:07:31 2021 +0000
Original commit hash: 27ba9559cd5b7132cda6d3054c8d56460d1dab94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e8103f4f840d6d602a1b62eb8cbc709f5d24862d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 12:00:04 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][22010445517][ADL-S | DDR5 | DDR4]SenseAmp Offset Training

Enable SenseAmp Offset Training for DDR5 and DDR4.
  1. Enter DC VOC training mode (EnterVocTraining) and set target Vref for the DC VOC to operate (ProgramVocVref)
  2. Search for the ODT codes that match the pad with the target vref (ProgramPdnPup)
  3. Search for the vref that gives the most centered VOC codes
  4. Search for the VOC code which will find the 1/0 transtion.
  5. Restore values back to ODT mode, RxVref, and Training Mode to pre-VOC.

Added new GetSet knobs:
  CompRcompOdtUpPerStrobe  DATA_DDRCRDATACOMP0.RcompOdtUp
  CompRcompOdtDnPerStrobe  DATA_DDRCRDATACOMP0.RcompOdtDown

[
Hsd-es-id: 22010445517, 22010445516
Original commit date: Thu Oct 22 14:20:25 2020 +0800
Change-Id: Iedbe12a732d64b63f659f1ffc74e39e1d9cef429
Original commit hash: 01b1a321cd1f0c6fb6b1caa907353654e4fb43a0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: d074188e50bdf9ca5a4f2fdc8f6a18fb4b28f2e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:59:13 2021 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Update PU/PD termination of GPP_F3 & GPP_F4

Apply 20K pull-down on GPP_F3 of S06 Fab2.
Change GPP_F4 of S03 Fab1/2 and S06 Fab1:
  Set pad mode to GPIO input.
  Apply 20K pull-up on terminaton.

Hsd-es-id: 22011296196
Original commit date: Wed Nov 25 15:37:54 2020 +0800
Change-Id: I7ba16eab1daa182b97e3a27eeda074ba3728c638
Original commit hash: 3c8fdc0792bd9f38ad246668e1a319ceff4a2f82

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/Library/SiliconInitLib/SiliconInitPreMem.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: fd5c154e0ef7fa363eb6d5fcc6d403f5fa3aff46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:58:37 2021 -0800 
-------------------------------------------------------------------------------- 
[ADLP]: Sending data to EC based on the Pseudo G3 Setup

Hsd-es-id: 1508690873
Original commit date: Mon Jan 4 14:58:37 2021 +0530
Change-Id: I49dae658ce8920b3921988bcb63764d52122e265
Original commit hash: 94f7ebf7a1a70277784ff6288b880a8778178ad7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/EC.c

================================================================================ 
Commit: 76ed4d287ea4d6b9c2570feb4ee192180c59186d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:58:27 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL] Adding Build support for ADL-N

1. Use 'prep adln' for ADL-N.
2. Added FSP build target AlderLakeN for ADL-N.
3. Added gSiPkgTokenSpaceGuid.PcdAdlNSupport for ADL-N specific code.
4. Added ADLN_IFWI for simics binary generation.
5. Added board pkg folder for ADL-N

Hsd-es-id: N/A
Original commit date: Wed Dec 30 23:04:42 2020 +0530
Change-Id: I6b38ec2877d290401df61435d7c911707c6533a5
Original commit hash: 7d7c41347473c89ff5e1213b7217e56209843594

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardAcpiLib/BaseAcpiTableLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.inf
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/bld.bat
AlderLakeBoardPkg/postbuild.bat
AlderLakeBoardPkg/prebuild.bat
AlderLakeBoardPkg/prep.bat
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 40f118ff1dd3bbcb949f7b29786081faf6005b0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:57:51 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Ngu: Program the IMR1M RAC/WAC registers for GSM and DSM
- Created ImrInitLib to program all IPs IMR

Hsd-es-id: 16012392759
Original commit date: Wed Dec 30 16:03:56 2020 +0530
Change-Id: I5d07c2752cfa93012cafbdbdca2f76c797948cc9
Original commit hash: f5bccd3e8c003b9ccf9f488c0af12641e5a5ceec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer2.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Ngu/IncludePrivate/Library/PeiImrInitLib.h
ClientOneSiliconPkg/IpBlock/Ngu/IncludePrivate/Library/PeiNguInitLib.h
ClientOneSiliconPkg/IpBlock/Ngu/LibraryPrivate/PeiImrInitLib/PeiImrInitLib.c
ClientOneSiliconPkg/IpBlock/Ngu/LibraryPrivate/PeiImrInitLib/PeiImrInitLib.inf
ClientOneSiliconPkg/IpBlock/Ngu/LibraryPrivate/PeiNguInitLib/PeiNguInitLib.c

================================================================================ 
Commit: 5e0582b22e8c66d93b4596b61d56972296d7d7e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:57:23 2021 -0800 
-------------------------------------------------------------------------------- 
ADL_B0 production patch 0x0000000d

ADL_B0 production patch 0x0000000d

Hsd-es-id: N/A
Original commit date: Mon Jan 4 15:40:08 2021 +0800
Change-Id: I1084492e3264662fd36be91f54288a2289bd068e
Original commit hash: 04b0f78d8e5f87bfed5770b588df307c5e5fa74f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8351c754e8b8c1166832a8a9b9e8611cb3cbdbef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:57:07 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "Revert "Set pch.pmc.mmr.cppm_cg_pol2a.cppm_g2_qual""

This reverts commit 82e389c821e2806f5b5b58b1770aa65e133dbe36.

This BIOS WA needs to be reverted as the WA will be resided in

 - SPHY 7053 for PCH B0
 - SPHY 7023b for PCH A0

Hsd-es-id: N/A
Original commit date: Wed Dec 30 00:59:05 2020 -0700
Change-Id: If1d4d7a61ca70d8d2c265bf7703e1cd08b76bd4d
Original commit hash: ac2917375f03e8309ab638f4b6b5240f22ddc982

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: f7c25f97ab36f0b76b1d56a074a3b0ade6ad7c37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:56:33 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2021_00

Hsd-es-id: N/A
Original commit date: Mon Jan 4 17:51:22 2021 -0800
Change-Id: Id4ca11b815c7fd68b76fedabbe0f8dae9fb6d019
Original commit hash: 8d6646963c075e017eb234cf61b75c526f6a9d69

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c757de2073cf3335e2439febec0903b498592dfc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:54:33 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "C1S/GPIO: EBG GPIO definition overlap"

This reverts commit 56057a0a6915d35d0d26be51cebf1d52ab4f38db.

Hsd-es-id: 1508228759
Original commit date: Mon Jan 4 09:13:43 2021 -0700
Change-Id: Ib06b5aec61e679827b8fb0f13e3df7c97f5fbd33
Original commit hash: e85818a88313c1b2f85395dd769ec216a0b62834

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer3.h

================================================================================ 
Commit: bf37cb3c636d396f09ca385c0464f94f32ee35ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:54:20 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "Revert "Add OV01A1S camera sensor support in BIOS as default setting""

This reverts commit 6a45ff9d409968edf8729079e6e789551bf11f3a.

Mon Jan 18 11:46:23 2021 +0530
Original commit date: Mon Jan 18 11:46:23 2021 +0530
Original commit hash: 404733df8a4c2c60b4c8a8e66bccfb7d7ee6a358

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 0f7fca33b515f6da060c722aabca9f8f2d5fe724 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:54:08 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "Revert "Revert "Set pch.pmc.mmr.cppm_cg_pol2a.cppm_g2_qual"""

This reverts commit 62986225623efb563b223366ca5eb143faa32660.

Mon Jan 18 11:46:17 2021 +0530
Original commit date: Mon Jan 18 11:46:17 2021 +0530
Original commit hash: f4e3cc2ee80f39a6104d151fa5a13c1bffcb0116

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: d30085d06e9e65d5fa18295048b5f10c210db794 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:53:59 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "[ClientOneSiliconPkg/PcieRp] L1.1 option in BIOS is not setting L1SCTL1 L1.1 bits in controller and device"

This reverts commit 96a74203d8ce6df324f37fed06888a94f391d50b.

Mon Jan 18 11:46:06 2021 +0530
Original commit date: Mon Jan 18 11:46:06 2021 +0530
Original commit hash: 61187855ef35ba3f43e94cf135ed1fc71d465d89

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer6.c

================================================================================ 
Commit: 1a7cb503e91b6a4e2b209a2c67299b17f9cf369c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:53:39 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "Skip _CRS Method, when Discrete Control logic is selected and GPIO Pin count is zero."

This reverts commit e31191b0f152028957998c8001d9b857005407a6.

Mon Jan 18 11:45:50 2021 +0530
Original commit date: Mon Jan 18 11:45:50 2021 +0530
Original commit hash: 3111675a8d353ace50fa74678ef06224fd851809

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 508ea17416b2e63cc0f56eb23e78a86fd82ee8b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:53:29 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-S][ADLS+ADP][20H2]: TBT3 BP/SP is not enumerating with MR #25/26 when VMD is enabled in bios setting"

This reverts commit a6151c9efe48539dbf7ec9aca8da53c985f719b8.

Mon Jan 18 11:45:45 2021 +0530
Original commit date: Mon Jan 18 11:45:45 2021 +0530
Original commit hash: e2dcc9348b50314fa25cf8de09fe2e5485c7f601

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 270e2a6fef283dbd2e1901d768879e9cc525bf9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:53:20 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "Revert "AlderLakePlatformPkg: [ADL] Create BIOS option SPI EISS to control policy PchSpiEiss""

This reverts commit 8987de7a7e0b1a920d2f49ada2b08375c625f503.

Mon Jan 18 11:45:38 2021 +0530
Original commit date: Mon Jan 18 11:45:38 2021 +0530
Original commit hash: e4b66aacc34894f55fa8b7eecd2cb3da477ab3ff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 493b30e4da94ef3f97c87bb216e587a93937fe58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:53:07 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "[ADL][PERF]V1521_00_603 PERF build boot failed with 0054,0036 and 10A7, but issue major hang up at 0054 which can't reproduce with FSP normal build."

This reverts commit 59e2a2881f4b1e867096a614ff9f6fb6063aa996.

Mon Jan 18 11:45:27 2021 +0530
Original commit date: Mon Jan 18 11:45:27 2021 +0530
Original commit hash: 5edc51b9915963b6c2041640513329709222dfba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.h

================================================================================ 
Commit: 08f77b6298b0c836ba4db9879f5e5020d67c2c1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:52:57 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-S+ADP -S][BIOS][Regression]: SUT fails to boot & hangs at postcode 0000 with GCC build v1527_00 bios"

This reverts commit e1c260b5763fce8aceb65a546a6a74ca35f61a38.

Mon Jan 18 11:45:22 2021 +0530
Original commit date: Mon Jan 18 11:45:22 2021 +0530
Original commit hash: a01021f2618261be452967f984dea02a0dac793b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/bld.bat
AlderLakeBoardPkg/prep.bat

================================================================================ 
Commit: 4ef85b68dea849b0f1b0afad70e562043525a52d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:52:46 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "[ADLP]: Sending data to EC based on the Pseudo G3 Setup"

This reverts commit 0aad504a7f3ede655bf17ee9251e35f9645eea7b.

Mon Jan 18 11:45:13 2021 +0530
Original commit date: Mon Jan 18 11:45:13 2021 +0530
Original commit hash: d0dd3d4b15ecbca623181463737efc4912467b41

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/EC.c

================================================================================ 
Commit: f0db2b5908ab9ac7bd528227e4327f552b849704 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:52:35 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "Allign TCSS_DATA_SSID_HOB structure size."

This reverts commit 70957d99f15dedebee572e3cd704f60d1c0ed817.

Mon Jan 18 11:45:07 2021 +0530
Original commit date: Mon Jan 18 11:45:07 2021 +0530
Original commit hash: 6bb584a0ff9e395ca21327166f67cc5d4db04caa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/TcssDataHob.h

================================================================================ 
Commit: 080648be0bc06f68211859cbb9b670a585bcdbe6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:52:17 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-P][DDR4]: Merge RCR:16012187645 to ADL P DDR4 RVP"

This reverts commit 832adcecb1b50c430125a0325e32a51d48ade3d3.

Mon Jan 18 11:45:00 2021 +0530
Original commit date: Mon Jan 18 11:45:00 2021 +0530
Original commit hash: 451e4072ddfe117d61504772e357499995c3c46a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc

================================================================================ 
Commit: 2dea8bd2586dbbc3d8b636e3d79e1acc1839c776 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:52:00 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg\Gpio: Update the IoStandby State for Espi GPIO pins"

This reverts commit bb1d5de9f69b20fea871c8a18b8b815b068003a2.

Mon Jan 18 11:44:55 2021 +0530
Original commit date: Mon Jan 18 11:44:55 2021 +0530
Original commit hash: 3d9e20d40ce7ca34f24b3f4a95308661bb1f7af6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c

================================================================================ 
Commit: c2cb7ccea47507c3933558c3bd4d7a6f5974593f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:51:46 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "[ADLP] Disabling ACPI logs by default."

This reverts commit 490e7ef3f33e7ac9507851a1358668c9fb61fb34.

Mon Jan 18 11:44:44 2021 +0530
Original commit date: Mon Jan 18 11:44:44 2021 +0530
Original commit hash: aae0494f2cbb2c478d4a6917d243a39b884ce880

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: e95344a77a49ffe3c4d2f961c5c204d598fd36e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:51:36 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "Add OV01A1S camera sensor support in BIOS as default setting"

This reverts commit e940bbe8bb58f7ac19aef3e1651af72e097edc08.

Mon Jan 18 11:44:37 2021 +0530
Original commit date: Mon Jan 18 11:44:37 2021 +0530
Original commit hash: 121e57fd27803050d2b25c798ab140d5bb7e4b9e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: cf3d9315de2358ea35df8b5a2d959157d2a9ec03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:51:22 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2027_00"

This reverts commit 9e8efc964f1759d6abbd13888112968251aef64a.

Mon Jan 18 11:44:32 2021 +0530
Original commit date: Mon Jan 18 11:44:32 2021 +0530
Original commit hash: 534145d0b172cc18b3d8ff45a041bc1b71e55931

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d65b23ac311dedb914393079c5e79e215e3a8d1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:50:54 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "ADL-S S08/S12: Change Foxville clock type"

This reverts commit 140f2951a988f385f3d0153628a465a6246bf08e.

Mon Jan 18 11:44:19 2021 +0530
Original commit date: Mon Jan 18 11:44:19 2021 +0530
Original commit hash: d2044523d2cdd03f86f7550edb9b2bbf36febfa6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc

================================================================================ 
Commit: 3f05ab4e14255b9fbe2a0df181700a823cd9e756 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:50:42 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "Revert "ADL-S S08/S12: Change Foxville clock type""

This reverts commit a4c6241f87e87c41e96d63170780b9e1e2000d3b.

Mon Jan 18 11:44:14 2021 +0530
Original commit date: Mon Jan 18 11:44:14 2021 +0530
Original commit hash: beda111afca912d1c01a94205f9b6e2b91d23c49

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc

================================================================================ 
Commit: 0325967f899e24d0205f17edc55970d4082cdbcd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:50:25 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "[HSD-ES][client_platf][integration_step_event][16012437874] [ADL-P ADL-M | DDR4 DDR5 LP4 LP5 ] Use DDRPHY_CR_MISCS_CR_AFE_BG_CTRL1 value through pcode mailbox to update VccIo"

This reverts commit d06989bb48c1f487de78dfe9b2814d4d4d5a8209.

Mon Jan 18 11:44:01 2021 +0530
Original commit date: Mon Jan 18 11:44:01 2021 +0530
Original commit hash: c955718348d79b2399a040e0cf0335f80b69dda4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 1b750535a2af4a2c3163c447908a8ccb441bd78b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:50:15 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "ADL_B0 production patch 0x0000000e"

This reverts commit c4ca9d90883304dbca97bd97187095e678aa4b53.

Mon Jan 18 11:43:53 2021 +0530
Original commit date: Mon Jan 18 11:43:53 2021 +0530
Original commit hash: c0b8a0ee64c95240ec397f5f82d7d6ab78ccf44f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1fde851cb44ce51e5ba2b4ba0d0ac5d9f13a0253 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:50:02 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-P][J1][482-Q8VS][282-Q8VR]: Enumeration is not happening when devices are connected on PEG 10 port."

This reverts commit 9ee5ee3f2803fa34eba5c9e7196b68dde4661b8f.

Mon Jan 18 11:43:44 2021 +0530
Original commit date: Mon Jan 18 11:43:44 2021 +0530
Original commit hash: 093754014b767212b4a4e60b470d1551f647a73a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.inf

================================================================================ 
Commit: 42ec11017e87be686a25d908bfa1642e656c31d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 1 11:46:39 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][J1][482-Q8VS][282-Q8VR]: Enumeration is not happening when devices are connected on PEG 10 port.

Hsd-es-id: 16012423076, 16012423077
Original commit date: Fri Jan 15 10:25:28 2021 +0530
Change-Id: I7075c0042a6c29296cb075ff92fa64e9890d89ad
Original commit hash: 9ee5ee3f2803fa34eba5c9e7196b68dde4661b8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Itbm.asl
ClientOneSiliconPkg/Cpu/Include/Txt.inc
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.inf
ClientOneSiliconPkg/Cpu/Library/PeiDxeTxtLibNull/PeiDxeTxtLibNull.inf
ClientOneSiliconPkg/Cpu/Library/PeiDxeTxtLibNull/TxtLibNull.c
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.i
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.inc
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLibFsp.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/x64/Mmx64.inc
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
ClientOneSiliconPkg/Fsp/Library/BaseDebugLibFspTraceHubCatalog/BaseDebugLibFspTraceHubCatalog.c
ClientOneSiliconPkg/Fsp/Library/BaseDebugLibFspTraceHubCatalog/BaseDebugLibFspTraceHubCatalog.inf
ClientOneSiliconPkg/Fsp/Library/BaseDebugLibFspTraceHubCatalog/BaseDebugLibFspTraceHubCatalog.uni
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLibNull.c
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLibNull.inf
ClientOneSiliconPkg/Fsp/Library/SerialPortLib/SioRegs.h
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/DxeTscTimerLib.c
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/DxeTscTimerLib.inf
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/PeiTscTimerLib.c
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/PeiTscTimerLib.inf
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/SecTscTimerLib.c
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/SecTscTimerLib.inf
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/TscTimerLibInternal.h
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/TscTimerLibShare.c
ClientOneSiliconPkg/Include/ConfigBlock/Fia/FiaMuxConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen11/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/Ver2/HostBridgeConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/EnterprisePcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsCommonConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsDxeConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsPeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Vpu/VpuConfig.h
ClientOneSiliconPkg/Include/FusaInfoHob.h
ClientOneSiliconPkg/Include/IpStatusHob.h
ClientOneSiliconPkg/Include/Library/FiaOverrideStatusHob.h
ClientOneSiliconPkg/Include/Library/GpioGsxLib.h
ClientOneSiliconPkg/Include/Library/GpioLib.h
ClientOneSiliconPkg/Include/Library/HeciCommonLib.h
ClientOneSiliconPkg/Include/Library/HeciConfigureLib.h
ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
ClientOneSiliconPkg/Include/Library/HeciTransportCoreLib.h
ClientOneSiliconPkg/Include/Library/IioDmiApi.h
ClientOneSiliconPkg/Include/Library/IocAccessLib.h
ClientOneSiliconPkg/Include/Library/MeFiaMuxLib.h
ClientOneSiliconPkg/Include/Library/MeGetConfigBlock.h
ClientOneSiliconPkg/Include/Library/OcPlatformLib.h
ClientOneSiliconPkg/Include/Library/PeiFiaMuxConfigInitLib.h
ClientOneSiliconPkg/Include/Library/PmcSsramLib.h
ClientOneSiliconPkg/Include/Library/PttPtpLib.h
ClientOneSiliconPkg/Include/Library/SiAssertErrorHandlerLib.h
ClientOneSiliconPkg/Include/Library/SpsDxeLib.h
ClientOneSiliconPkg/Include/Library/SpsGetDxeConfigBlock.h
ClientOneSiliconPkg/Include/Library/VpuInfoLib.h
ClientOneSiliconPkg/Include/MeBiosExtensionSetup.h
ClientOneSiliconPkg/Include/MebxDataHob.h
ClientOneSiliconPkg/Include/Pins/GpioPinsIbl.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer1N.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer3.h
ClientOneSiliconPkg/Include/Ppi/Dwr.h
ClientOneSiliconPkg/Include/Ppi/HeciTransportPpi.h
ClientOneSiliconPkg/Include/Ppi/NvmOwnershipAcquiredPpi.h
ClientOneSiliconPkg/Include/Ppi/ReadOnlyVariablePreMemoryDescriptorPpi.h
ClientOneSiliconPkg/Include/Ppi/VariableStoragePpi.h
ClientOneSiliconPkg/Include/Ppi/VariableStorageSelectorPpi.h
ClientOneSiliconPkg/Include/Protocol/EdkiiSmmVariable.h
ClientOneSiliconPkg/Include/Protocol/HeciTransportProtocol.h
ClientOneSiliconPkg/Include/Protocol/ScsEmmcSoftwareTuning.h
ClientOneSiliconPkg/Include/Protocol/VariableStorageIoCompletionProtocol.h
ClientOneSiliconPkg/Include/Protocol/VariableStorageProtocol.h
ClientOneSiliconPkg/Include/Protocol/VariableStorageSelectorProtocol.h
ClientOneSiliconPkg/Include/Protocol/VariableStorageSupportProtocol.h
ClientOneSiliconPkg/Include/Register/FlashRegsVer1.h
ClientOneSiliconPkg/Include/Register/GpioRegsIbl.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer1.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer3.h
ClientOneSiliconPkg/IncludePrivate/Library/PchIoExpanderBdfLib.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeMebxDisplayWrapperLib/MebxDisplayWrapperLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLibNull/PeiAmtPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiDxeAsfMsgLib/AsfMsgLib.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxRemoteAssistance.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/PeiBiosGuardLib.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibHelperVer2.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibVer2.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLibNull/PeiCnviLibNull.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLibNull/PeiCnviLibNull.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLibNull/PeiCnviPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLibNull/PeiCnviPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/Library/CpuDmiInfoLib/CpuDmiInfoLib.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmiInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmiInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieDekelInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieHsPhyInfoLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/PeiDxeSmmCpuPcieInitCommonLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLibNull/PeiCpuPcieDekelInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLibNull/PeiCpuPcieHsPhyInfoLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/DciPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/PeiDxeSmmDciPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.inf
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiLpcLib/PeiLpcLib.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaPolicyLib/PeiFiaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaPolicyLib/PeiFiaPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaE2eCtcLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcCoreIdi.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcDisplayIsochPort.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcIoPort.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLibInternal.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLlcEcc.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcOpiLink.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLibNull/PeiFusaE2eCtcLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLibNull/PeiFusaE2eCtcLibNull.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLibNull/PeiFusaPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLibNull/PeiFusaPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbePolicyLib/PeiGbePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Gna/Library/PeiDxeSmmGnaInfoLib/PeiDxeSmmGnaInfoLib.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLibNull/PeiGnaInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLib/PeiGnaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLib/PeiGnaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLibNull/PeiGnaPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Gpio/AcpiTables/GpioAcpiDefines.h
ClientOneSiliconPkg/IpBlock/Gpio/AcpiTables/GpioCommon.asl
ClientOneSiliconPkg/IpBlock/Gpio/AcpiTables/GpioLibCommon.asl
ClientOneSiliconPkg/IpBlock/Gpio/Library/BaseGpioCheckConflictLib/BaseGpioCheckConflictLib.inf
ClientOneSiliconPkg/IpBlock/Gpio/Library/BaseGpioCheckConflictLibNull/BaseGpioCheckConflictLibNull.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/BaseGpioCheckConflictLibNull/BaseGpioCheckConflictLibNull.inf
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioNames.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/GpioGsxDataIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/GpioGsxDataVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/GpioGsxLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/GpioGsxLibrary.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/PeiDxeSmmGsxLibIbl.inf
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/PeiDxeSmmGsxLibVer3.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/BaseGpioHelpersLibNull/BaseGpioHelpersLibNull.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/DxeGpioPolicyLib/DxeGpioPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer6.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer6.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer6.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibIbl.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer3.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer6.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiGpioHelpersLib/PeiGpioHelpersLib.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer1.inf
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer2.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer2.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsInitLib/DxeGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsPolicyLibNull/DxeGraphicsPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsPolicyLibNull/DxeGraphicsPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeIgdOpRegionInitLib/DxeIgdOpRegionInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLibNull/PeiDisplayLibNull.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibNull/PeiGraphicsPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibNull/PeiGraphicsPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiAceInitLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/DxeHdaPolicyLib/DxeHdaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.asm
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.inc
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer1.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer2.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer2.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.inf
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Register/PchRegsHsioVer3.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLibNull/PeiHybridGraphicsPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer3.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer3.inf
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLib/PeiIehPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLibNull/PeiIehPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLibNull/PeiIehPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Ipu/AcpiTables/Ipu.asl
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLib/DxeIpuInitLib.inf
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer5.h
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer6.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer6.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer2.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiIoApicLib/PeiIoApicLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer3.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer6.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer3.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer6MP.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer2.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer3.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer6.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer3.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer3.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxeSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonDxeSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceMini.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceMiniLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceNull.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceNullLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCore.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreDxeSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCorePei.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPeiPreMem.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPeiPreMem.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPeiPrePostMem.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/DxeTouchHeciMsgsLib.h
ClientOneSiliconPkg/IpBlock/Me/Jhi/DxeJhiSupportLib/File.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfHeciLib/DxeAsfHeciLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfHeciLib/DxeAsfHeciLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLibNull/DxeMePolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLibNull/DxeMePolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeTouchHeciMsgsLib/DxeTouchHeciMsgsLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeTouchHeciMsgsLib/DxeTouchHeciMsgsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLibVer3.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeShowBufferLib/PeiDxeMeShowBufferLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciLegacyCore.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciLegacyCore.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciPpiInitVer3.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLibVer3.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLibNull/PeiMePolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLibNull/PeiMePolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCoreVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/PeiDxeHeciInitLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLibNull/MeEnhancedDebugSupportNull.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLibNull/PeiMeEnhancedDebugLibNull.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInitVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType130.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType131.c
ClientOneSiliconPkg/IpBlock/Me/ResetHandler/Dxe/ResetHandler.c
ClientOneSiliconPkg/IpBlock/Me/ResetHandler/Dxe/ResetHandler.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl11xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl14xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl15xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Cxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglCxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl11xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl14xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl15xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Cxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglCxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/Pci000Tgl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/Ddr4.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/Ddr4.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McDone.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McDone.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McInit.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McInit.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McMemoryMap.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McMemoryMap.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/Build.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/Cln.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/MinBuild.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin/FindEntryPoint.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin/Fwpad.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin/PLACEPE.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin/Split.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin2Obj32/Bin2Obj32.pl
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC16/CpuRc16.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC16/crcpm32.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC16/near_jump.bin
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/CpuRc32.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcinit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcmacros.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcoem.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcoemhook.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcsetup.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcstart.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/LICENSE.TXT
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_02_90670_80000013.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_82_90671_80000006.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/ConfigBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/CpuGenInfo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/CpuRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/EcCommands.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioLibrary.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativeLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativePrivateLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPinsIclLp.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPinsIclN.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPrivateLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Io.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Io.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/MemoryUtils.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/MemoryUtils.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchInfoLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchLimits.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPcrLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPcrLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPsfPrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPsfPrivateLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPsfPrivateLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPsfPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchReservedResources.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoUartLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PciLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PciSegmentLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PciSegmentLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PeiDxeSmmPchSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PeiKscLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PeiKscLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsDmi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsGpio.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsGpioIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsIsh.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsLpc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsLpcIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPcr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPmc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPmcCnl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPsf.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPsfIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsSerialIo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsSerialIoIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsSmbus.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Smb.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Smb.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/uart16550.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/uart16550.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcMiniBiosEfiDefs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2008_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2010.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2010_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2012_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2013_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2015_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2017_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBios_VS2008.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Prep.bat
ClientOneSiliconPkg/IpBlock/Ngu/IncludePrivate/Library/PeiNguInitLib.h
ClientOneSiliconPkg/IpBlock/Ngu/LibraryPrivate/PeiNguInitLib/PeiNguInitLib.c
ClientOneSiliconPkg/IpBlock/Ngu/LibraryPrivate/PeiNguInitLib/PeiNguInitLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLib/DxeOcPlatformLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLib/DxeOcPlatformLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLibNull/DxeOcPlatformLibNull.c
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLibNull/DxeOcPlatformLibNull.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/PeiOcLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLibNull/PeiOcPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLibNull/PeiOcPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/CpuSbiAccessLib.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/CpuSbiAccessLibNull.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/PeiDxeSmmCpuSbiAccessLibNull.inf
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPolicyLib/PeiP2sbPolicyLib.inf
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmiWithS3Lib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchRlink/IncludePrivate/Library/PeiPchRlinkLib.h
ClientOneSiliconPkg/IpBlock/PchRlink/IncludePrivate/Register/PchRlinkRegs.h
ClientOneSiliconPkg/IpBlock/PchRlink/LibraryPrivate/PeiPchRlinkLib/PeiPchRlinkLib.c
ClientOneSiliconPkg/IpBlock/PchRlink/LibraryPrivate/PeiPchRlinkLib/PeiPchRlinkLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PcieRpHandleLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiEnterprisePcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/PchPcieRpDev.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/EnterprisePcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieCfgRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieMmioExpptmbarRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieMmioExpptmbarSbRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieMsgRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer3.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer6.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PeiDxeSmmPchPcieRpLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PeiDxeSmmPchPcieRpLibVer3.inf
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PeiDxeSmmPchPcieRpLibVer6.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/DxePchPcieRpPolicyLib/DxePchPcieRpPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/DxePchPcieRpPolicyLib/DxePchPcieRpPolicyLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieBifurcation.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieCapsInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieEqualization.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPciSegmentRegAccessLib/PeiPciSegmentRegAccessLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer6.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer6.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpPolicyLib/PeiPcieRpPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpPolicyLib/PeiPcieRpPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PeiPmcPrivateLib2.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcHandle.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsIbl.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfLib/PeiPsfLib.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfPolicyLib/PeiPsfPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibNull.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibNull.c
ClientOneSiliconPkg/IpBlock/Psmi/IncludePrivate/Library/PeiPsmiPolicyLib.h
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer1.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Rst/AcpiTables/PchRstPcieStorage.asl
ClientOneSiliconPkg/IpBlock/Rst/AcpiTables/RstRaid.asl
ClientOneSiliconPkg/IpBlock/Rst/AcpiTables/RstRemapping.asl
ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/PeiDxeSmmRstCrLibVer3.inf
ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/RstCrLibVer3.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLibNull/PeiHybridStorageLibNull.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLibNull/PeiHybridStorageLibNull.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibVer1.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibVer1.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLibNoRemap.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemappingNull.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Scs/AcpiTables/ScsEmmc.asl
ClientOneSiliconPkg/IpBlock/Scs/AcpiTables/ScsSdCard.asl
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcCardCommunication.c
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcSoftwareTuning.c
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcSoftwareTuning.h
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcSoftwareTuning.inf
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiIosf2Ocp.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoI2cCommon.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoSpiController.asl
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/PeiSerialIoI2cMasterLib/PeiSerialIoI2cMasterLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/PeiDxeSerialIoI2cMasterCommonLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer3.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer6.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer3.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer6.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cNull.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cVer6.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI3c.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI3cNull.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI3cVer6.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiNull.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer6.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer3.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer6.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI3cLibVer6.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLibVer6.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/DxeRuntimeSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartPrivateLib.h
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusDxe.inf
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiDxeSmmSmbusCommonLib/SmbusExec.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.inf
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusPolicyLib/PeiSmbusPolicyLib.inf
ClientOneSiliconPkg/IpBlock/SmbusDma/IncludePrivate/Library/PeiSmbusDmaLib.h
ClientOneSiliconPkg/IpBlock/SmbusDma/IncludePrivate/Register/SmbusDmaRegs.h
ClientOneSiliconPkg/IpBlock/SmbusDma/LibraryPrivate/SmbusDmaInitLib.c
ClientOneSiliconPkg/IpBlock/SmbusDma/LibraryPrivate/SmbusDmaInitLib.inf
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/PeiDxeSmmSpiAccessLib.inf
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/SpiAccessLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiExtendedDecodeLib/PeiSpiExtendedDecodeLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiExtendedDecodeLib/PeiSpiExtendedDecodeLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiPolicyLib/PeiSpiPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/DxeSmm/HeciAccessDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/DxeSmm/HeciAccessDxeSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/DxeSmm/HeciAccessSmm.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessCoreLib/HeciAccessCoreLib.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessCoreLib/HeciAccessCoreLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfig.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfig.h
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfig.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfigEbg.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfigEbg.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/Pei/HeciAccessPei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/Pei/HeciAccessPei.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/Pei/HeciAccessPeiPreMem.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/Pei/HeciAccessPeiPreMem.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/Pei/HeciAccessPeiPrePostMem.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/DxeSmm/HeciControlDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/DxeSmm/HeciControlDxeSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/DxeSmm/HeciControlSmm.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlCoreLib/HeciControlCoreLib.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlCoreLib/HeciControlCoreLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilter.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilter.h
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterDfxDxe.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterDfxPei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterDfxSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterDxeLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterPeiLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterSmmEbgLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterSpsDxe.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterSpsPei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterSpsSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterSpsSmmEbg.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterWsDxe.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterWsPei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterWsSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlInitializationFilter.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/Pei/HeciControlPei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/Pei/HeciControlPei.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/Pei/HeciControlPeiPreMem.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/Pei/HeciControlPeiPreMem.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/Pei/HeciControlPeiPrePostMem.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciLegacyDxe/HeciLegacyCore.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciLegacyDxe/HeciLegacyCore.h
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciLegacyDxe/HeciLegacyDxe.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciLegacyDxe/HeciLegacyDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigureDxeSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigureLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigureNull.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigureNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigurePei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/MePmInitPei/MePmInitPei.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/MePmInitPei/MePmInitPei.inf
ClientOneSiliconPkg/IpBlock/Sps/Include/CpuAndRevisionDefines.h
ClientOneSiliconPkg/IpBlock/Sps/Include/DualBiosMsgs.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Guid/MeFiaMuxVariable.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Guid/MeRcVariable.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Guid/SpsAcpiTableLocatorGuid.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Guid/SpsInfoHobGuid.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/CpuAndRevisionLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/DxeSpsPolicyLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/HeciAccessCoreLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/HeciAccessDeviceConfigLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/HeciControlCoreLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/HeciControlFilterLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeConfigLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeCosignLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeMeasurementsLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeSmmLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeStorageLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeTypeGetLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeWatchdogControlLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/PchMultiPchBase.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/ServerDxeMeLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/SpsPeiLib.h
ClientOneSiliconPkg/IpBlock/Sps/Include/MeAccess.h
ClientOneSiliconPkg/IpBlock/Sps/Include/MeDefines.h
ClientOneSiliconPkg/IpBlock/Sps/Include/MeRcConfiguration.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Ppi/MeUmaPpi.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Ppi/SpsHwChangePpi.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Private/MeStorageLibInternal.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsPolicyProtocol.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsRasNotifyProtocol.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsSmmBiosUpdateProtocol.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsSmmHmrfpoExtProtocol.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsSmmHmrfpoProtocol.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsSmmMeStorageProtocol.h
ClientOneSiliconPkg/IpBlock/Sps/Include/Sps.h
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeMeLib/ServerDxeMeLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/DxePttHeciLib/DxePttHeciLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/DxePttHeciLib/DxePttHeciLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLib/DxeSpsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLib/DxeSpsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLib/DxeSpsPolicyLibrary.h
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLibNull/DxeSpsPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLibNull/DxeSpsPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigDxe.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigPei.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigPeiDxe.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeCosignLib/MeCosignLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeCosignLib/MeCosignLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeCosignLib/MeCosignLibInternal.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeDummyLib/MeDummy.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeDummyLib/MeDummyLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeEwlNullLib/MeEwlNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeEwlNullLib/MeEwlNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxDxeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxPeiLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxStrapsNullLib/MeFiaMuxStrapsNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxStrapsNullLib/MeFiaMuxStrapsPeiNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeGetPeiConfigBlock/MeGetPeiConfigBlock.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeGetPeiConfigBlock/MeGetPeiConfigBlock.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeGetPeiConfigBlockNull/MeGetPeiConfigBlockNull.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeGetPeiConfigBlockNull/MeGetPeiConfigBlockNull.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurements.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurements.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurementsLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurementsLibVer2.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurementsVer2.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeSmmLib/MeSmmLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeSmmLib/MeSmmLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeStorageLib/DxeMeStorageLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeStorageLib/DxeMeStorageLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeStorageLib/PeiMeStorageLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeStorageLib/PeiMeStorageLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeGetLib/MeTypeGetHeciPeiLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeGetLib/MeTypePeiHeciLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypeDxeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypeDxeLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypeHob.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypePeiLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypePeiLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatus.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusDxeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusPeiLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeWatchdogControlLib/MeWatchdogControl.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeWatchdogControlLib/MeWatchdogControlLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeWatchdogControlLib/MeWatchdogControlSmmCom.c
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiFiaMuxConfigInitLib/PeiFiaMuxConfigInitLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiFiaMuxConfigInitLib/PeiFiaMuxConfigInitLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiFiaMuxConfigInitLib/PeiFiaMuxConfigInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiSpsPreMemPolicyLib/PeiSpsPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiSpsPreMemPolicyLib/PeiSpsPreMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiSpsPreMemPolicyLib/PeiSpsPreMemPolicyLibrary.h
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiSpsPreMemPolicyLib/PeiSpsPreMemPolicyNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDxeLib/SpsDxeDependencyCheck.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDxeLib/SpsDxeDependencyCheck.h
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDxeLib/SpsDxeLibVer2.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDxeLib/SpsDxeLibVer2.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsGetDxeConfigBlock/SpsGetDxeConfigBlock.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsGetDxeConfigBlock/SpsGetDxeConfigBlock.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsPeiLib/SpsPeiLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsPeiLib/SpsPeiLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsPeiLibNull/SpsPeiLibNull.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsPeiLibNull/SpsPeiLibNull.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnition.h
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionFsp.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionFsp.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionIndicate.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/Callbacks.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/CpuInfoData.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/DualBiosWatchdog.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/DualBiosWatchdog.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/SpsDxe.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/SpsDxe.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/SpsDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/X64/fn.nasm
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/IA32/fn.nasm
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPei.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPei.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPei.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiCommon.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiCommon.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiFsp.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiPostMem.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiPostMem.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiPreMem.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiPreMem.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/MeStorageSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/MeWatchdogControlSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/MeWatchdogControlSmm.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsRasNotify.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsRasNotify.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmm.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmm.h
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmm.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmmHmrfpoExt.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmmHmrfpoExt.h
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtNvs.asl
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiTbtCommonInitLib.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeTbtDisBmeLib/DxeTbtDisBmeLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/ITbtPrintPolicyNull.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/PeiITbtPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/PeiITbtPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/PeiITbtPolicyLibrary.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLib/PeiTbtTaskDispatchLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLibNull/PeiTbtTaskDispatchLibNull.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLibNull/PeiTbtTaskDispatchLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/SegSsdt/ExtraHostBus.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/SegSsdt/SegSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/SegSsdt/SegSsdt.inf
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/PeiDpInInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLib/TcssInfoLib.c
ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLib/TcssInfoLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLibNull/TcssInfoLibNull.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLibNull/PeiDpInInitLibNull.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLibNull/PeiDpInInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLib/PeiDpInPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLib/PeiDpInPolicyPreMemLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLibNull/PeiDpInPolicyPreMemLibNull.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLib/PeiDxeSmmTcssPmcLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLib/TcssPmcLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLibNull/PeiDxeSmmTcssPmcLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLibNull/TcssPmcLibNull.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLib/TcssPmcLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLibNull/TcssPmcLibNull.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyPreMemLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLibNull/PeiTcssPolicyPreMemLibNull.c
ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLib/PeiDxeTelemetryLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLibNull/PeiDxeTelemetryLibNull.c
ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLibNull/PeiDxeTelemetryLibNull.inf
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLibNull/PeiDxeTelemetryPrivateLibNull.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLibNull/PeiDxeTelemetryPrivateLibNull.inf
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLibNull/PeiTelemetryPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLibNull/PeiTelemetryPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Library/PeiThcInitLib.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLibNull/PeiThcPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLibNull/PeiThcPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcComponentName.h
ClientOneSiliconPkg/IpBlock/Tme/Dxe/TmeInitDxe.c
ClientOneSiliconPkg/IpBlock/Tme/Dxe/TmeInitDxe.inf
ClientOneSiliconPkg/IpBlock/Tme/Library/TmeInfoLib.inf
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/AcpiTables/CpuTraceHub/CpuTraceHubSsdt.inf
ClientOneSiliconPkg/IpBlock/TraceHub/AcpiTables/CpuTraceHub/TraceHub.asl
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiCpuAndPchTraceHubLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/BasePchTraceHubLibNull/BasePchTraceHubLibNull.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/BasePchTraceHubLibNull/BasePchTraceHubLibNull.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/DxeTraceHubInitLibNull/DxeTraceHubInitLibNull.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/DxeTraceHubInitLibNull/DxeTraceHubInitNull.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLibNull/PeiCpuTraceHubLibNull.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLibNull/PeiCpuTraceHubLibNull.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLibNull/PeiCpuTraceHubPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLibNull/PeiCpuTraceHubPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubCpuServerLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubServerLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLib/PeiPchTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLibNull/PeiPchTraceHubPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLibNull/PeiPchTraceHubPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.inf
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLibNull/PeiTsnInitLibNull.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLib/PeiTsnPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLibNull/PeiTsnPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiExternalUsb2PhyLib/ExternalUsb2PhyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiExternalUsb2PhyLib/PeiExternalUsb2PhyLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/PeiUsb2PhyLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarAcpiTablesVer1.inf
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarAcpiTablesVer2.inf
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarVer2.aslc
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/PeiDxeSmmVtdInfoLibVer1.inf
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/PeiDxeSmmVtdInfoLibVer2.inf
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/VtdInfoLibVer1.c
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/VtdInfoLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLibNull/DxeVtdPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLibNull/DxeVtdPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLibNull/PeiVtdInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLibNull/PeiVtdPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLibNull/PeiVtdPolicyLibNull.inf
ClientOneSiliconPkg/Library/BasePostCodeToScratchPadLib/BasePostCodeToScratchPadLib.c
ClientOneSiliconPkg/Library/BasePostCodeToScratchPadLib/BasePostCodeToScratchPadLib.inf
ClientOneSiliconPkg/Library/PeiDxeSmmBootMediaLib/BootMediaLib.c
ClientOneSiliconPkg/Library/PeiDxeSmmBootMediaLib/DxeSmmBootMediaLib.c
ClientOneSiliconPkg/Library/PeiDxeSmmBootMediaLib/DxeSmmBootMediaLib.inf
ClientOneSiliconPkg/Library/PeiDxeSmmBootMediaLib/PeiBootMediaLib.c
ClientOneSiliconPkg/Library/PeiDxeSmmBootMediaLib/PeiBootMediaLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Chipset.i
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Chipset.inc
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Platform.i
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Platform.inc
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/SecCore.i
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/SecCore.inc
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandler.c
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLib.inf
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLibFsp.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
ClientOneSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/PatchHowTo.txt
ClientOneSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.c
ClientOneSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.inf
ClientOneSiliconPkg/Pch/Include/Library/PchRasLib.h
ClientOneSiliconPkg/Pch/Include/Library/PchRtcLib.h
ClientOneSiliconPkg/Pch/Include/Library/SecPchLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/Library/PchIoExpander.h
ClientOneSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.inf
ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/DxeSmmPchRasLib.inf
ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/PchRasLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicyVer3.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibVer3.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLibVer3.c
ClientOneSiliconPkg/Pch/Library/SecPchLib/Ia32/SecPchLib.inc
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibEbg.c
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibEbg.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmPchRtcLib/PchRtcLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmPchRtcLib/PeiDxeSmmPchRtcLib.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpiEbg.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchUsb.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcherServer.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelperServer.c
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/Tools/Catalog/BIOS_Decoder.xml.template
ClientOneSiliconPkg/Tools/Catalog/CatalogEncoder.py
ClientOneSiliconPkg/Tools/Catalog/ReadMe.md
ClientOneSiliconPkg/Tools/Catalog/ReplaceClTool.py
ClientOneSiliconPkg/Tools/GenNvs/GenNvs.py
ClientOneSiliconPkg/Tools/GenNvs/ReadMe.md
ClientOneSiliconPkg/Tools/GenNvs/Setup.py
DashG2GfspPkg/CMakeLists.txt
DashG2GfspPkg/Gfsp3Init.c
DashG2GfspPkg/GfspBupInit.c
DashG2GfspPkg/GfspCommon.c
DashG2GfspPkg/GfspDebugMenu.c
DashG2GfspPkg/GfspIpMapping.c
DashG2GfspPkg/GfspMainInit.c
DashG2GfspPkg/GfspMrcEyeData.c
DashG2GfspPkg/GfspMrcEyeDataExtract.c
DashG2GfspPkg/GfspMrcSaveRestoreRegisters.c
DashG2GfspPkg/GfspMrcTraining.c
DashG2GfspPkg/GfspPunit.c
DashG2GfspPkg/Include/GfspBup.h
DashG2GfspPkg/Include/GfspCommon.h
DashG2GfspPkg/Include/GfspDataMapping.h
DashG2GfspPkg/Include/GfspDebugMenu.h
DashG2GfspPkg/Include/GfspDisplay.h
DashG2GfspPkg/Include/GfspEfi.h
DashG2GfspPkg/Include/GfspGT.h
DashG2GfspPkg/Include/GfspHalInterface.h
DashG2GfspPkg/Include/GfspHda.h
DashG2GfspPkg/Include/GfspIpMapping.h
DashG2GfspPkg/Include/GfspMain.h
DashG2GfspPkg/Include/GfspMrcEyeDataExtract.h
DashG2GfspPkg/Include/GfspMrcInterface.h
DashG2GfspPkg/Include/GfspMrcTraining.h
DashG2GfspPkg/Include/GfspMrcTrainingDefaultParams.h
DashG2GfspPkg/Include/GfspNpk.h
DashG2GfspPkg/Include/GfspOutputs.h
DashG2GfspPkg/Include/GfspPcie.h
DashG2GfspPkg/Include/GfspPsfRegisters.h
DashG2GfspPkg/Include/GfspPunit.h
DashG2GfspPkg/Include/GfspRevision.h
DashG2GfspPkg/Include/GfspSaiPolicy.h
DashG2GfspPkg/Include/GfspSgUnit.h
DashG2GfspPkg/Include/GfspVsp.h
DashG2GfspPkg/Include/fsp_settings.h
DashG2GfspPkg/Makefile
DashG2GfspPkg/ReadMe.txt
DashG2GfspPkg/fsp_settings.c
Features/IntelAdvancedFeaturePkg/Include/AdvancedFeatures.dsc
Features/IntelAdvancedFeaturePkg/Include/AdvancedFeaturesPcd.dsc
Features/IntelAdvancedFeaturePkg/Include/PostMemory.fdf
Features/IntelAdvancedFeaturePkg/Include/PreMemory.fdf
Features/IntelAdvancedFeaturePkg/IntelAdvancedFeaturePkg.dec
Features/IntelAdvancedFeaturePkg/IntelAdvancedFeaturePkg.dsc
Features/Readme.md
Features/ServerSmbiosFeaturePkg/Include/PostMemory.fdf
Features/ServerSmbiosFeaturePkg/Include/PreMemory.fdf
Features/ServerSmbiosFeaturePkg/Include/ServerSmbiosFeature.dsc
Features/ServerSmbiosFeaturePkg/Readme.md
Features/ServerSmbiosFeaturePkg/ServerSmbiosFeaturePkg.dec
Features/ServerSmbiosFeaturePkg/ServerSmbiosFeaturePkg.dsc
Features/ServerSmbiosFeaturePkg/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.c
Features/ServerSmbiosFeaturePkg/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.inf
Features/ServerSmbiosFeaturePkg/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.uni
LICENSE.txt
