--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Test04.twx Test04.ncd -o Test04.twr Test04.pcf -ucf
Test04.ucf

Design file:              Test04.ncd
Physical constraint file: Test04.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dec         |    1.997(R)|    1.047(R)|clk_BUFGP         |   0.000|
inc         |    2.543(R)|    1.148(R)|clk_BUFGP         |   0.000|
min<0>      |   11.180(R)|   -3.366(R)|clk_BUFGP         |   0.000|
min<1>      |   14.906(R)|   -5.360(R)|clk_BUFGP         |   0.000|
sec<0>      |    5.023(R)|   -1.396(R)|clk_BUFGP         |   0.000|
sec<1>      |    9.604(R)|   -3.084(R)|clk_BUFGP         |   0.000|
sp          |    3.211(R)|   -0.199(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LCD_E       |   11.353(R)|clk_BUFGP         |   0.000|
LCD_RS      |   11.710(R)|clk_BUFGP         |   0.000|
LCD_RW      |   12.411(R)|clk_BUFGP         |   0.000|
LED<0>      |   14.282(R)|clk_BUFGP         |   0.000|
LED<1>      |   14.856(R)|clk_BUFGP         |   0.000|
LED<2>      |   14.567(R)|clk_BUFGP         |   0.000|
LED<3>      |   15.142(R)|clk_BUFGP         |   0.000|
LED<4>      |   14.852(R)|clk_BUFGP         |   0.000|
LED<5>      |   15.427(R)|clk_BUFGP         |   0.000|
LED<6>      |   15.978(R)|clk_BUFGP         |   0.000|
LED<7>      |   16.553(R)|clk_BUFGP         |   0.000|
SF_D<8>     |   12.250(R)|clk_BUFGP         |   0.000|
SF_D<9>     |   12.393(R)|clk_BUFGP         |   0.000|
SF_D<10>    |   11.966(R)|clk_BUFGP         |   0.000|
SF_D<11>    |   11.647(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.111|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 18 19:15:06 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 257 MB



