WORKFLOW_OPERATION simulation,dialog;

DEFINE_MEMORY_TYPE axi_bram_ctrl_ITable_bram_MEM_DEVICE [0x00002000] 32;
DEFINE_MEMORY_TYPE axi_bram_ctrl_SR_0_bram_MEM_DEVICE [0x00002000] 32;
DEFINE_MEMORY_TYPE axi_bram_ctrl_SR_1_bram_MEM_DEVICE [0x00002000] 32;
DEFINE_MEMORY_TYPE axi_bram_ctrl_SR_2_bram_MEM_DEVICE [0x00002000] 32;

ADDRESS_MAP processing_system7_0 ARM 100 processing_system7_0
   ADDRESS_SPACE axi_bram_ctrl_ITable_bram_ADDR_SPACE axi_bram_ctrl_ITable_bram_MEM_DEVICE  [0x80000000:0x80001FFF] axi_bram_ctrl_ITable
     BUS_BLOCK
      axi_bram_ctrl_ITable_bram_BUS_BLK [31:0] INPUT = "design_1_axi_bram_ctrl_ITable_bram_0.mem";
     END_BUS_BLOCK;
   END_ADDRESS_SPACE;
   ADDRESS_SPACE axi_bram_ctrl_SR_0_bram_ADDR_SPACE axi_bram_ctrl_SR_0_bram_MEM_DEVICE  [0x82000000:0x82001FFF] axi_bram_ctrl_SR_0
     BUS_BLOCK
      axi_bram_ctrl_SR_0_bram_BUS_BLK [31:0] INPUT = "design_1_axi_bram_ctrl_SR_0_bram_0.mem";
     END_BUS_BLOCK;
   END_ADDRESS_SPACE;
   ADDRESS_SPACE axi_bram_ctrl_SR_1_bram_ADDR_SPACE axi_bram_ctrl_SR_1_bram_MEM_DEVICE  [0x84000000:0x84001FFF] axi_bram_ctrl_SR_1
     BUS_BLOCK
      axi_bram_ctrl_SR_1_bram_BUS_BLK [31:0] INPUT = "design_1_axi_bram_ctrl_SR_1_bram_0.mem";
     END_BUS_BLOCK;
   END_ADDRESS_SPACE;
   ADDRESS_SPACE axi_bram_ctrl_SR_2_bram_ADDR_SPACE axi_bram_ctrl_SR_2_bram_MEM_DEVICE  [0x86000000:0x86001FFF] axi_bram_ctrl_SR_2
     BUS_BLOCK
      axi_bram_ctrl_SR_2_bram_BUS_BLK [31:0] INPUT = "design_1_axi_bram_ctrl_SR_2_bram_0.mem";
     END_BUS_BLOCK;
   END_ADDRESS_SPACE;
END_ADDRESS_MAP;
