EDA Netlist Writer report for spw_ulight_nofifo
Sat May 27 23:50:16 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. Board-Level Settings
  6. Board-Level Generated Files
  7. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                                   ;
+--------------------------------------+---------------------------------------+
; EDA Netlist Writer Status            ; Successful - Sat May 27 23:50:16 2017 ;
; Revision Name                        ; spw_ulight_nofifo                     ;
; Top-level Entity Name                ; spw_ulight_con                        ;
; Family                               ; Cyclone V                             ;
; Simulation Files Creation            ; Successful                            ;
; Board Timing Analysis Files Creation ; Successful                            ;
+--------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Option                                                                                            ; Setting                   ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (Verilog) ;
; Generate functional simulation netlist                                                            ; Off                       ;
; Time scale                                                                                        ; 1 ps                      ;
; Truncate long hierarchy paths                                                                     ; Off                       ;
; Map illegal HDL characters                                                                        ; Off                       ;
; Flatten buses into individual nodes                                                               ; Off                       ;
; Maintain hierarchy                                                                                ; Off                       ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                       ;
; Enable glitch filtering                                                                           ; Off                       ;
; Do not write top level VHDL entity                                                                ; Off                       ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                       ;
; Architecture name in VHDL output netlist                                                          ; structure                 ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                       ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                       ;
+---------------------------------------------------------------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/simulation/modelsim/spw_ulight_nofifo.vo ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------+
; Board-Level Settings                   ;
+------------------------------+---------+
; Option                       ; Setting ;
+------------------------------+---------+
; Board Timing Analysis Format ; STAMP   ;
+------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board-Level Generated Files                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Timing Analysis                                                                                                                                                                                                                                                                               ;
;     /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_6_1100mv_85c_board_slow.mod    ;
;     /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_6_1100mv_85c_board_slow.data   ;
;     /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_6_1100mv_0c_board_slow.mod     ;
;     /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_6_1100mv_0c_board_slow.data    ;
;     /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_min_1100mv_0c_board_fast.mod   ;
;     /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_min_1100mv_0c_board_fast.data  ;
;     /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_min_1100mv_85c_board_fast.mod  ;
;     /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_min_1100mv_85c_board_fast.data ;
;     /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_board.mod                      ;
;     /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_board.data                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sat May 27 23:50:05 2017
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off spw_ulight_nofifo -c spw_ulight_nofifo
Warning (10905): Generated the EDA functional simulation netlist because it is the only supported netlist type for this device.
Info (204019): Generated file spw_ulight_nofifo.vo in folder "/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/simulation/modelsim/" for EDA simulation tool
Info (199047): Generated files "/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_6_1100mv_85c_board_slow.mod" and "/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_6_1100mv_85c_board_slow.data"
Info (199047): Generated files "/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_6_1100mv_0c_board_slow.mod" and "/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_6_1100mv_0c_board_slow.data"
Info (199047): Generated files "/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_min_1100mv_0c_board_fast.mod" and "/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_min_1100mv_0c_board_fast.data"
Info (199047): Generated files "/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_min_1100mv_85c_board_fast.mod" and "/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_min_1100mv_85c_board_fast.data"
Info (199047): Generated files "/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_board.mod" and "/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/timing/stamp//spw_ulight_nofifo_board.data"
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 1343 megabytes
    Info: Processing ended: Sat May 27 23:50:16 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:09


