// Seed: 1200699626
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2
);
  always @(*) begin
    SystemTFIdentifier(1, "", (1'b0), (~id_1));
    id_3 = 1;
    if (1'b0 <= 1) begin
      id_3 = id_3 - 1 + 1 == id_0;
    end else begin
      id_3 <= id_1;
    end
  end
  reg id_4, id_5;
  reg id_6;
  initial begin
    id_4 = id_5 - id_2;
    id_5 <= 1 + id_6 - 1;
    id_6 <= "";
  end
  logic id_7, id_8, id_9;
  logic id_10;
  assign id_7 = 1'b0;
  assign id_4 = 1;
  logic id_11 = id_0 == 1;
  assign id_6 = 1;
endmodule
