---
title: "About"
date: 2024-01-14T07:07:07+01:00
draft: false

showDate : false
showDateUpdated : false
showHeadingAnchors : false
showPagination : false
showReadingTime : false
showTableOfContents : false
showTaxonomies : false 
showWordCount : false
showSummary : false
sharingLinks : false
showEdit: false
showViews: false
showLikes: false
showAuthor: true
layoutBackgroundHeaderSpace: false

summary: "Hi, I'm K√©vin, a French Embedded System Security PhD student, and here is my blog"

---

Hello and welcome to my blog! My name is Kevin and I'm a French PhD student in hardware cybersecurity. I have a deep passion for exploring the world of hardware security and cybersecurity in general. I love diving into the intricate details of various systems and devices.

----

## Experience üë®‚Äçüíª

- **PhD Security Architecture numerique**
    *Lab-STICC, University Bretagne Sud, Lorient, France*
    ***2023 - 2026***
    
- **Internship - Master 2 CSSE**
    *Lab-STICC, University Bretagne Sud, Lorient, France*
    ***2023***
  - Performance and security analysis of the memory isolation mechanism (***P**hysical **M**emory **P**rotection*) of an OpenHW Group **RISC-V** processor (CVA6) against disruption fault injection attacks using clock glitch.
    - FPGA, LiteX, PMP, Chipwhisperer, Assembly, Python, C
    - 
- **Project - Master 2 CSSE**
    *Lab-STICC, University Bretagne Sud, Lorient, France*
    ***2022***
  - Evaluate the sensitivity and robustness of an AES-128 encryption algorithm with a countermeasure against a covert channel attack.
    - FPGA, Chipwhisperer, Assembly, Python, C

- **Internship - Master 1 CSSE**
    *Lab-STICC, University Bretagne Sud, Lorient, France*
    ***2022***
    - Evaluate the sensitivity of a RISC-V processor to clock and voltage fault injections.
        - FPGA, LiteX, Chipwhisperer, Assembly, Python, C

----

## Education üßë‚Äçüéì

- **PhD Security Architecture numerique**
    *Lab-STICC, University Bretagne Sud, Lorient, France*
    ***2023 - 2026***
    

- **Master CSSE**
  *University Bretagne Sud, Lorient, France*
  ***2021 - 2023***
  - VHDL (FPGA in general), Exploit Development,Reverse Engineering, Secure Linux, Physical Attacks (Fault injection, Side-Channels), RTOS, Networks for IoT

- **Bachelor SNEII**
    *University Bretagne Sud, Lorient, France*
    ***2021***
  - C, Python, Linux Distribution, STM32 Development, Assembly

----