Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* PERIOD analysis for net "i_128w_2k_10_r31 | SETUP   |    -0.508ns|     5.508ns|       9|        2586
  0iadc_adc0/i_128w_2k_10_r310iadc_adc0/adc | HOLD    |     0.215ns|            |       0|           0
  _clk_dcm" derived from  NET "i_128w_2k_10 |         |            |            |        |            
  _r310iadc_adc0/i_128w_2k_10_r310iadc_adc0 |         |            |            |        |            
  /adc_clk_buf" PERIOD         = 5 ns HIGH  |         |            |            |        |            
  50%                                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "i_128w_2k_10_r310iadc_adc1/i_128w_2k | MAXDELAY|     0.000ns|     0.854ns|       0|           0
  _10_r310iadc_adc1/adc_clk90_dcm"          |         |            |            |        |            
  MAXDELAY = 0.854 ns                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "i_128w_2k_10_r310iadc_adc1/i_128w_2k | MAXDELAY|     0.000ns|     0.854ns|       0|           0
  _10_r310iadc_adc1/adc_clk_dcm"         MA |         |            |            |        |            
  XDELAY = 0.854 ns                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "i_128w_2k_10_r310iadc_adc0/i_128w_2k | MAXDELAY|     0.000ns|     0.452ns|       0|           0
  _10_r310iadc_adc0/adc_clk_buf"         MA |         |            |            |        |            
  XDELAY = 0.452 ns                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "i_128w_2k_10_r310iadc_adc0/i_128w_2k | MAXDELAY|     0.000ns|     0.853ns|       0|           0
  _10_r310iadc_adc0/adc_clk_dcm"         MA |         |            |            |        |            
  XDELAY = 0.853 ns                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "i_128w_2k_10_r310iadc_adc0/i_128w_2k | MAXDELAY|     0.000ns|     0.853ns|       0|           0
  _10_r310iadc_adc0/adc_clk90_dcm"          |         |            |            |        |            
  MAXDELAY = 0.853 ns                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "i_128w_2k_10_r310iadc_adc1/i_128w_2k | MAXDELAY|     0.000ns|     0.452ns|       0|           0
  _10_r310iadc_adc1/adc_clk_buf"         MA |         |            |            |        |            
  XDELAY = 0.452 ns                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "opb_adccontroller_0/opb_adccontrolle | MAXDELAY|     0.014ns|     0.336ns|       0|           0
  r_0/USER_LOGIC_I/adc0_toggle_R"         M |         |            |            |        |            
  AXDELAY = 0.35 ns                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "opb_adccontroller_0/opb_adccontrolle | MAXDELAY|     0.014ns|     0.336ns|       0|           0
  r_0/USER_LOGIC_I/adc1_toggle_R"         M |         |            |            |        |            
  AXDELAY = 0.35 ns                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_bref_clk_bottom = PERIOD TIMEGRP "bref | SETUP   |     0.060ns|     6.340ns|       0|           0
  _clk_bottom" 156.25 MHz HIGH 50%          | HOLD    |     0.370ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "i_128w_2k_10_r31 | SETUP   |     0.150ns|     4.400ns|       0|           0
  0iadc_adc1/i_128w_2k_10_r310iadc_adc1/adc | HOLD    |     0.556ns|            |       0|           0
  _clk_dcm" derived from  NET "i_128w_2k_10 |         |            |            |        |            
  _r310iadc_adc1/i_128w_2k_10_r310iadc_adc1 |         |            |            |        |            
  /adc_clk_buf" PERIOD         = 5 ns HIGH  |         |            |            |        |            
  50%                                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "i_128w_2k_10_r310iadc_adc0/i_128w_2k | MAXDELAY|     0.236ns|     0.323ns|       0|           0
  _10_r310iadc_adc0/adc_sync" MAXDELAY      |         |            |            |        |            
      = 0.559 ns                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "i_128w_2k_10_r310iadc_adc1/i_128w_2k | MAXDELAY|     0.236ns|     0.323ns|       0|           0
  _10_r310iadc_adc1/adc_sync" MAXDELAY      |         |            |            |        |            
      = 0.559 ns                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.316ns|     9.084ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_dcm_clk_s       | HOLD    |     0.268ns|            |       0|           0
     HIGH 50%                               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_clk_s = PERIOD TIMEGRP "dcm_clk_s" | SETUP   |     6.606ns|     2.794ns|       0|           0
   9.4 ns HIGH 50%                          | HOLD    |     0.037ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  NET "i_128w_2k_10_r310iadc_adc1/i_128w_2k | N/A     |         N/A|         N/A|     N/A|         N/A
  _10_r310iadc_adc1/adc_clk_buf" PERIOD     |         |            |            |        |            
       = 5 ns HIGH 50%                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "i_128w_2k_10_r310iadc_adc1/i_128w_2k | N/A     |         N/A|         N/A|     N/A|         N/A
  _10_r310iadc_adc1/adc_clk_buf" PERIOD     |         |            |            |        |            
       = 5 ns HIGH 50%                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "i_128w_2k_10_r31 | N/A     |         N/A|         N/A|     N/A|         N/A
  0iadc_adc1/i_128w_2k_10_r310iadc_adc1/adc |         |            |            |        |            
  _clk90_dcm" derived from  NET "i_128w_2k_ |         |            |            |        |            
  10_r310iadc_adc1/i_128w_2k_10_r310iadc_ad |         |            |            |        |            
  c1/adc_clk_buf" PERIOD         = 5 ns HIG |         |            |            |        |            
  H 50%                                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "i_128w_2k_10_r310iadc_adc1/i_128w_2k | N/A     |         N/A|         N/A|     N/A|         N/A
  _10_r310iadc_adc1/adc_clk_buf" PERIOD     |         |            |            |        |            
       = 5 ns HIGH 50%                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "i_128w_2k_10_r31 | N/A     |         N/A|         N/A|     N/A|         N/A
  0iadc_adc0/i_128w_2k_10_r310iadc_adc0/adc |         |            |            |        |            
  _clk90_dcm" derived from  NET "i_128w_2k_ |         |            |            |        |            
  10_r310iadc_adc0/i_128w_2k_10_r310iadc_ad |         |            |            |        |            
  c0/adc_clk_buf" PERIOD         = 5 ns HIG |         |            |            |        |            
  H 50%                                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "i_128w_2k_10_r310iadc_adc0/i_128w_2k | N/A     |         N/A|         N/A|     N/A|         N/A
  _10_r310iadc_adc0/adc_clk_buf" PERIOD     |         |            |            |        |            
       = 5 ns HIGH 50%                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clk_2889b613 = PERIOD TIMEGRP "clk_288 | N/A     |         N/A|         N/A|     N/A|         N/A
  9b613" 5 ns HIGH 50%                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  PATH "TS_RST1_path" TIG                   | SETUP   |         N/A|     3.575ns|     N/A|           0
------------------------------------------------------------------------------------------------------
  PATH "TS_RST2_path" TIG                   | N/A     |         N/A|         N/A|     N/A|         N/A
------------------------------------------------------------------------------------------------------
  PATH "TS_RST3_path" TIG                   | SETUP   |         N/A|     1.891ns|     N/A|           0
------------------------------------------------------------------------------------------------------
  NET "i_128w_2k_10_r310iadc_adc0/i_128w_2k | N/A     |         N/A|         N/A|     N/A|         N/A
  _10_r310iadc_adc0/adc_clk_buf" PERIOD     |         |            |            |        |            
       = 5 ns HIGH 50%                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "i_128w_2k_10_r310iadc_adc0/i_128w_2k | N/A     |         N/A|         N/A|     N/A|         N/A
  _10_r310iadc_adc0/adc_clk_buf" PERIOD     |         |            |            |        |            
       = 5 ns HIGH 50%                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for i_128w_2k_10_r310iadc_adc0/i_128w_2k_10_r310iadc_adc0/adc_clk_buf
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|i_128w_2k_10_r310iadc_adc0/i_12|      5.000ns|          N/A|      5.508ns|            0|            9|            0|       290335|
|8w_2k_10_r310iadc_adc0/adc_clk_|             |             |             |             |             |             |             |
|buf                            |             |             |             |             |             |             |             |
| i_128w_2k_10_r310iadc_adc0/i_1|      5.000ns|      5.508ns|          N/A|            9|            0|       290335|            0|
| 28w_2k_10_r310iadc_adc0/adc_cl|             |             |             |             |             |             |             |
| k_dcm                         |             |             |             |             |             |             |             |
| i_128w_2k_10_r310iadc_adc0/i_1|      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| 28w_2k_10_r310iadc_adc0/adc_cl|             |             |             |             |             |             |             |
| k90_dcm                       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for i_128w_2k_10_r310iadc_adc1/i_128w_2k_10_r310iadc_adc1/adc_clk_buf
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|i_128w_2k_10_r310iadc_adc1/i_12|      5.000ns|          N/A|      4.400ns|            0|            0|            0|         1038|
|8w_2k_10_r310iadc_adc1/adc_clk_|             |             |             |             |             |             |             |
|buf                            |             |             |             |             |             |             |             |
| i_128w_2k_10_r310iadc_adc1/i_1|      5.000ns|      4.400ns|          N/A|            0|            0|         1038|            0|
| 28w_2k_10_r310iadc_adc1/adc_cl|             |             |             |             |             |             |             |
| k_dcm                         |             |             |             |             |             |             |             |
| i_128w_2k_10_r310iadc_adc1/i_1|      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| 28w_2k_10_r310iadc_adc1/adc_cl|             |             |             |             |             |             |             |
| k90_dcm                       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_dcm_clk_s
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_dcm_clk_s                   |      9.400ns|      2.794ns|      9.084ns|            0|            0|            5|        30920|
| TS_dcm_0_dcm_0_CLK0_BUF       |      9.400ns|      9.084ns|          N/A|            0|            0|        30920|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


