# SystemVerilog UART Readme

[![pipeline status](https://gitlab.com/vborshch/sv-uart/badges/master/pipeline.svg)](https://gitlab.com/vborshch/sv-uart/-/commits/master)

## Introduction

This is a simple UART to AXI Stream converter, written in SystemVerilog with cocotb testbenches.

## Documentation

TODO
