
Test_BMP_F4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a4c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002bd4  08002bd4  00012bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002c0c  08002c0c  00012c0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002c10  08002c10  00012c10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000003c  20000000  08002c14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000098  20000040  08002c50  00020040  2**3
                  ALLOC
  7 ._user_heap_stack 00000400  200000d8  08002c50  000200d8  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000ad39  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001bc2  00000000  00000000  0002ada5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000ac0  00000000  00000000  0002c968  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009b8  00000000  00000000  0002d428  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00003d10  00000000  00000000  0002dde0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003674  00000000  00000000  00031af0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00035164  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002ea8  00000000  00000000  000351e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000040 	.word	0x20000040
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002bbc 	.word	0x08002bbc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000044 	.word	0x20000044
 80001c4:	08002bbc 	.word	0x08002bbc

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f092 0f00 	teq	r2, #0
 80004c2:	bf14      	ite	ne
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e720      	b.n	800031c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aedc 	beq.w	80002ca <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6c1      	b.n	80002ca <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__aeabi_d2iz>:
 800096c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000970:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000974:	d215      	bcs.n	80009a2 <__aeabi_d2iz+0x36>
 8000976:	d511      	bpl.n	800099c <__aeabi_d2iz+0x30>
 8000978:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800097c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000980:	d912      	bls.n	80009a8 <__aeabi_d2iz+0x3c>
 8000982:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000986:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800098a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800098e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000992:	fa23 f002 	lsr.w	r0, r3, r2
 8000996:	bf18      	it	ne
 8000998:	4240      	negne	r0, r0
 800099a:	4770      	bx	lr
 800099c:	f04f 0000 	mov.w	r0, #0
 80009a0:	4770      	bx	lr
 80009a2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009a6:	d105      	bne.n	80009b4 <__aeabi_d2iz+0x48>
 80009a8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009ac:	bf08      	it	eq
 80009ae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009b2:	4770      	bx	lr
 80009b4:	f04f 0000 	mov.w	r0, #0
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop

080009bc <__aeabi_d2f>:
 80009bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009c4:	bf24      	itt	cs
 80009c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009ce:	d90d      	bls.n	80009ec <__aeabi_d2f+0x30>
 80009d0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009dc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e4:	bf08      	it	eq
 80009e6:	f020 0001 	biceq.w	r0, r0, #1
 80009ea:	4770      	bx	lr
 80009ec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009f0:	d121      	bne.n	8000a36 <__aeabi_d2f+0x7a>
 80009f2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009f6:	bfbc      	itt	lt
 80009f8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009fc:	4770      	bxlt	lr
 80009fe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a06:	f1c2 0218 	rsb	r2, r2, #24
 8000a0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a12:	fa20 f002 	lsr.w	r0, r0, r2
 8000a16:	bf18      	it	ne
 8000a18:	f040 0001 	orrne.w	r0, r0, #1
 8000a1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a28:	ea40 000c 	orr.w	r0, r0, ip
 8000a2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a34:	e7cc      	b.n	80009d0 <__aeabi_d2f+0x14>
 8000a36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a3a:	d107      	bne.n	8000a4c <__aeabi_d2f+0x90>
 8000a3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a40:	bf1e      	ittt	ne
 8000a42:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a46:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a4a:	4770      	bxne	lr
 8000a4c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b085      	sub	sp, #20
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000a64:	2300      	movs	r3, #0
 8000a66:	73fb      	strb	r3, [r7, #15]
 8000a68:	2300      	movs	r3, #0
 8000a6a:	73bb      	strb	r3, [r7, #14]
 8000a6c:	230f      	movs	r3, #15
 8000a6e:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	78db      	ldrb	r3, [r3, #3]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d039      	beq.n	8000aec <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000a78:	4b27      	ldr	r3, [pc, #156]	; (8000b18 <NVIC_Init+0xbc>)
 8000a7a:	68db      	ldr	r3, [r3, #12]
 8000a7c:	43db      	mvns	r3, r3
 8000a7e:	0a1b      	lsrs	r3, r3, #8
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	f003 0307 	and.w	r3, r3, #7
 8000a86:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000a88:	7bfb      	ldrb	r3, [r7, #15]
 8000a8a:	f1c3 0304 	rsb	r3, r3, #4
 8000a8e:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000a90:	7b7a      	ldrb	r2, [r7, #13]
 8000a92:	7bfb      	ldrb	r3, [r7, #15]
 8000a94:	fa42 f303 	asr.w	r3, r2, r3
 8000a98:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	785b      	ldrb	r3, [r3, #1]
 8000a9e:	461a      	mov	r2, r3
 8000aa0:	7bbb      	ldrb	r3, [r7, #14]
 8000aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa6:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	789a      	ldrb	r2, [r3, #2]
 8000aac:	7b7b      	ldrb	r3, [r7, #13]
 8000aae:	4013      	ands	r3, r2
 8000ab0:	b2da      	uxtb	r2, r3
 8000ab2:	7bfb      	ldrb	r3, [r7, #15]
 8000ab4:	4313      	orrs	r3, r2
 8000ab6:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000ab8:	7bfb      	ldrb	r3, [r7, #15]
 8000aba:	011b      	lsls	r3, r3, #4
 8000abc:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000abe:	4a17      	ldr	r2, [pc, #92]	; (8000b1c <NVIC_Init+0xc0>)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	4413      	add	r3, r2
 8000ac6:	7bfa      	ldrb	r2, [r7, #15]
 8000ac8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000acc:	4a13      	ldr	r2, [pc, #76]	; (8000b1c <NVIC_Init+0xc0>)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	095b      	lsrs	r3, r3, #5
 8000ad4:	b2db      	uxtb	r3, r3
 8000ad6:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	f003 031f 	and.w	r3, r3, #31
 8000ae0:	2101      	movs	r1, #1
 8000ae2:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000ae6:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000aea:	e00f      	b.n	8000b0c <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000aec:	490b      	ldr	r1, [pc, #44]	; (8000b1c <NVIC_Init+0xc0>)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	095b      	lsrs	r3, r3, #5
 8000af4:	b2db      	uxtb	r3, r3
 8000af6:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	f003 031f 	and.w	r3, r3, #31
 8000b00:	2201      	movs	r2, #1
 8000b02:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b04:	f100 0320 	add.w	r3, r0, #32
 8000b08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000b0c:	bf00      	nop
 8000b0e:	3714      	adds	r7, #20
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr
 8000b18:	e000ed00 	.word	0xe000ed00
 8000b1c:	e000e100 	.word	0xe000e100

08000b20 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b087      	sub	sp, #28
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
 8000b28:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	617b      	str	r3, [r7, #20]
 8000b2e:	2300      	movs	r3, #0
 8000b30:	613b      	str	r3, [r7, #16]
 8000b32:	2300      	movs	r3, #0
 8000b34:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000b36:	2300      	movs	r3, #0
 8000b38:	617b      	str	r3, [r7, #20]
 8000b3a:	e076      	b.n	8000c2a <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	697b      	ldr	r3, [r7, #20]
 8000b40:	fa02 f303 	lsl.w	r3, r2, r3
 8000b44:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	681a      	ldr	r2, [r3, #0]
 8000b4a:	693b      	ldr	r3, [r7, #16]
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000b50:	68fa      	ldr	r2, [r7, #12]
 8000b52:	693b      	ldr	r3, [r7, #16]
 8000b54:	429a      	cmp	r2, r3
 8000b56:	d165      	bne.n	8000c24 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681a      	ldr	r2, [r3, #0]
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	005b      	lsls	r3, r3, #1
 8000b60:	2103      	movs	r1, #3
 8000b62:	fa01 f303 	lsl.w	r3, r1, r3
 8000b66:	43db      	mvns	r3, r3
 8000b68:	401a      	ands	r2, r3
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681a      	ldr	r2, [r3, #0]
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	791b      	ldrb	r3, [r3, #4]
 8000b76:	4619      	mov	r1, r3
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	005b      	lsls	r3, r3, #1
 8000b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b80:	431a      	orrs	r2, r3
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	791b      	ldrb	r3, [r3, #4]
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d003      	beq.n	8000b96 <GPIO_Init+0x76>
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	791b      	ldrb	r3, [r3, #4]
 8000b92:	2b02      	cmp	r3, #2
 8000b94:	d12e      	bne.n	8000bf4 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	689a      	ldr	r2, [r3, #8]
 8000b9a:	697b      	ldr	r3, [r7, #20]
 8000b9c:	005b      	lsls	r3, r3, #1
 8000b9e:	2103      	movs	r1, #3
 8000ba0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ba4:	43db      	mvns	r3, r3
 8000ba6:	401a      	ands	r2, r3
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	689a      	ldr	r2, [r3, #8]
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	795b      	ldrb	r3, [r3, #5]
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	697b      	ldr	r3, [r7, #20]
 8000bb8:	005b      	lsls	r3, r3, #1
 8000bba:	fa01 f303 	lsl.w	r3, r1, r3
 8000bbe:	431a      	orrs	r2, r3
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	685a      	ldr	r2, [r3, #4]
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	b29b      	uxth	r3, r3
 8000bcc:	4619      	mov	r1, r3
 8000bce:	2301      	movs	r3, #1
 8000bd0:	408b      	lsls	r3, r1
 8000bd2:	43db      	mvns	r3, r3
 8000bd4:	401a      	ands	r2, r3
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	685b      	ldr	r3, [r3, #4]
 8000bde:	683a      	ldr	r2, [r7, #0]
 8000be0:	7992      	ldrb	r2, [r2, #6]
 8000be2:	4611      	mov	r1, r2
 8000be4:	697a      	ldr	r2, [r7, #20]
 8000be6:	b292      	uxth	r2, r2
 8000be8:	fa01 f202 	lsl.w	r2, r1, r2
 8000bec:	b292      	uxth	r2, r2
 8000bee:	431a      	orrs	r2, r3
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	68da      	ldr	r2, [r3, #12]
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	b29b      	uxth	r3, r3
 8000bfc:	005b      	lsls	r3, r3, #1
 8000bfe:	2103      	movs	r1, #3
 8000c00:	fa01 f303 	lsl.w	r3, r1, r3
 8000c04:	43db      	mvns	r3, r3
 8000c06:	401a      	ands	r2, r3
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	68da      	ldr	r2, [r3, #12]
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	79db      	ldrb	r3, [r3, #7]
 8000c14:	4619      	mov	r1, r3
 8000c16:	697b      	ldr	r3, [r7, #20]
 8000c18:	005b      	lsls	r3, r3, #1
 8000c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c1e:	431a      	orrs	r2, r3
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	3301      	adds	r3, #1
 8000c28:	617b      	str	r3, [r7, #20]
 8000c2a:	697b      	ldr	r3, [r7, #20]
 8000c2c:	2b0f      	cmp	r3, #15
 8000c2e:	d985      	bls.n	8000b3c <GPIO_Init+0x1c>
    }
  }
}
 8000c30:	bf00      	nop
 8000c32:	371c      	adds	r7, #28
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr

08000c3c <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	460b      	mov	r3, r1
 8000c46:	807b      	strh	r3, [r7, #2]
 8000c48:	4613      	mov	r3, r2
 8000c4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8000c4c:	787b      	ldrb	r3, [r7, #1]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d003      	beq.n	8000c5a <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	887a      	ldrh	r2, [r7, #2]
 8000c56:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 8000c58:	e002      	b.n	8000c60 <GPIO_WriteBit+0x24>
    GPIOx->BSRRH = GPIO_Pin ;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	887a      	ldrh	r2, [r7, #2]
 8000c5e:	835a      	strh	r2, [r3, #26]
}
 8000c60:	bf00      	nop
 8000c62:	370c      	adds	r7, #12
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr

08000c6c <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b085      	sub	sp, #20
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
 8000c74:	460b      	mov	r3, r1
 8000c76:	807b      	strh	r3, [r7, #2]
 8000c78:	4613      	mov	r3, r2
 8000c7a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000c80:	2300      	movs	r3, #0
 8000c82:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000c84:	787a      	ldrb	r2, [r7, #1]
 8000c86:	887b      	ldrh	r3, [r7, #2]
 8000c88:	f003 0307 	and.w	r3, r3, #7
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c92:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000c94:	887b      	ldrh	r3, [r7, #2]
 8000c96:	08db      	lsrs	r3, r3, #3
 8000c98:	b29b      	uxth	r3, r3
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	887b      	ldrh	r3, [r7, #2]
 8000c9e:	08db      	lsrs	r3, r3, #3
 8000ca0:	b29b      	uxth	r3, r3
 8000ca2:	461a      	mov	r2, r3
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	3208      	adds	r2, #8
 8000ca8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000cac:	887b      	ldrh	r3, [r7, #2]
 8000cae:	f003 0307 	and.w	r3, r3, #7
 8000cb2:	009b      	lsls	r3, r3, #2
 8000cb4:	210f      	movs	r1, #15
 8000cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cba:	43db      	mvns	r3, r3
 8000cbc:	ea02 0103 	and.w	r1, r2, r3
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	f100 0208 	add.w	r2, r0, #8
 8000cc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000cca:	887b      	ldrh	r3, [r7, #2]
 8000ccc:	08db      	lsrs	r3, r3, #3
 8000cce:	b29b      	uxth	r3, r3
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	3208      	adds	r2, #8
 8000cd6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	4313      	orrs	r3, r2
 8000cde:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000ce0:	887b      	ldrh	r3, [r7, #2]
 8000ce2:	08db      	lsrs	r3, r3, #3
 8000ce4:	b29b      	uxth	r3, r3
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	3208      	adds	r2, #8
 8000cec:	68b9      	ldr	r1, [r7, #8]
 8000cee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000cf2:	bf00      	nop
 8000cf4:	3714      	adds	r7, #20
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr
	...

08000d00 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b089      	sub	sp, #36	; 0x24
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	61bb      	str	r3, [r7, #24]
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	617b      	str	r3, [r7, #20]
 8000d10:	2300      	movs	r3, #0
 8000d12:	61fb      	str	r3, [r7, #28]
 8000d14:	2302      	movs	r3, #2
 8000d16:	613b      	str	r3, [r7, #16]
 8000d18:	2300      	movs	r3, #0
 8000d1a:	60fb      	str	r3, [r7, #12]
 8000d1c:	2302      	movs	r3, #2
 8000d1e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000d20:	4b47      	ldr	r3, [pc, #284]	; (8000e40 <RCC_GetClocksFreq+0x140>)
 8000d22:	689b      	ldr	r3, [r3, #8]
 8000d24:	f003 030c 	and.w	r3, r3, #12
 8000d28:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8000d2a:	69bb      	ldr	r3, [r7, #24]
 8000d2c:	2b04      	cmp	r3, #4
 8000d2e:	d007      	beq.n	8000d40 <RCC_GetClocksFreq+0x40>
 8000d30:	2b08      	cmp	r3, #8
 8000d32:	d009      	beq.n	8000d48 <RCC_GetClocksFreq+0x48>
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d13d      	bne.n	8000db4 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	4a42      	ldr	r2, [pc, #264]	; (8000e44 <RCC_GetClocksFreq+0x144>)
 8000d3c:	601a      	str	r2, [r3, #0]
      break;
 8000d3e:	e03d      	b.n	8000dbc <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	4a41      	ldr	r2, [pc, #260]	; (8000e48 <RCC_GetClocksFreq+0x148>)
 8000d44:	601a      	str	r2, [r3, #0]
      break;
 8000d46:	e039      	b.n	8000dbc <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000d48:	4b3d      	ldr	r3, [pc, #244]	; (8000e40 <RCC_GetClocksFreq+0x140>)
 8000d4a:	685b      	ldr	r3, [r3, #4]
 8000d4c:	0d9b      	lsrs	r3, r3, #22
 8000d4e:	f003 0301 	and.w	r3, r3, #1
 8000d52:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000d54:	4b3a      	ldr	r3, [pc, #232]	; (8000e40 <RCC_GetClocksFreq+0x140>)
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000d5c:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d00c      	beq.n	8000d7e <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000d64:	4a38      	ldr	r2, [pc, #224]	; (8000e48 <RCC_GetClocksFreq+0x148>)
 8000d66:	68bb      	ldr	r3, [r7, #8]
 8000d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d6c:	4a34      	ldr	r2, [pc, #208]	; (8000e40 <RCC_GetClocksFreq+0x140>)
 8000d6e:	6852      	ldr	r2, [r2, #4]
 8000d70:	0992      	lsrs	r2, r2, #6
 8000d72:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000d76:	fb02 f303 	mul.w	r3, r2, r3
 8000d7a:	61fb      	str	r3, [r7, #28]
 8000d7c:	e00b      	b.n	8000d96 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000d7e:	4a31      	ldr	r2, [pc, #196]	; (8000e44 <RCC_GetClocksFreq+0x144>)
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d86:	4a2e      	ldr	r2, [pc, #184]	; (8000e40 <RCC_GetClocksFreq+0x140>)
 8000d88:	6852      	ldr	r2, [r2, #4]
 8000d8a:	0992      	lsrs	r2, r2, #6
 8000d8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000d90:	fb02 f303 	mul.w	r3, r2, r3
 8000d94:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000d96:	4b2a      	ldr	r3, [pc, #168]	; (8000e40 <RCC_GetClocksFreq+0x140>)
 8000d98:	685b      	ldr	r3, [r3, #4]
 8000d9a:	0c1b      	lsrs	r3, r3, #16
 8000d9c:	f003 0303 	and.w	r3, r3, #3
 8000da0:	3301      	adds	r3, #1
 8000da2:	005b      	lsls	r3, r3, #1
 8000da4:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000da6:	69fa      	ldr	r2, [r7, #28]
 8000da8:	693b      	ldr	r3, [r7, #16]
 8000daa:	fbb2 f2f3 	udiv	r2, r2, r3
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	601a      	str	r2, [r3, #0]
      break;
 8000db2:	e003      	b.n	8000dbc <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	4a23      	ldr	r2, [pc, #140]	; (8000e44 <RCC_GetClocksFreq+0x144>)
 8000db8:	601a      	str	r2, [r3, #0]
      break;
 8000dba:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000dbc:	4b20      	ldr	r3, [pc, #128]	; (8000e40 <RCC_GetClocksFreq+0x140>)
 8000dbe:	689b      	ldr	r3, [r3, #8]
 8000dc0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000dc4:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000dc6:	69bb      	ldr	r3, [r7, #24]
 8000dc8:	091b      	lsrs	r3, r3, #4
 8000dca:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000dcc:	4a1f      	ldr	r2, [pc, #124]	; (8000e4c <RCC_GetClocksFreq+0x14c>)
 8000dce:	69bb      	ldr	r3, [r7, #24]
 8000dd0:	4413      	add	r3, r2
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681a      	ldr	r2, [r3, #0]
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	40da      	lsrs	r2, r3
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000de4:	4b16      	ldr	r3, [pc, #88]	; (8000e40 <RCC_GetClocksFreq+0x140>)
 8000de6:	689b      	ldr	r3, [r3, #8]
 8000de8:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000dec:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8000dee:	69bb      	ldr	r3, [r7, #24]
 8000df0:	0a9b      	lsrs	r3, r3, #10
 8000df2:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000df4:	4a15      	ldr	r2, [pc, #84]	; (8000e4c <RCC_GetClocksFreq+0x14c>)
 8000df6:	69bb      	ldr	r3, [r7, #24]
 8000df8:	4413      	add	r3, r2
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	685a      	ldr	r2, [r3, #4]
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	40da      	lsrs	r2, r3
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000e0c:	4b0c      	ldr	r3, [pc, #48]	; (8000e40 <RCC_GetClocksFreq+0x140>)
 8000e0e:	689b      	ldr	r3, [r3, #8]
 8000e10:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000e14:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8000e16:	69bb      	ldr	r3, [r7, #24]
 8000e18:	0b5b      	lsrs	r3, r3, #13
 8000e1a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000e1c:	4a0b      	ldr	r2, [pc, #44]	; (8000e4c <RCC_GetClocksFreq+0x14c>)
 8000e1e:	69bb      	ldr	r3, [r7, #24]
 8000e20:	4413      	add	r3, r2
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	685a      	ldr	r2, [r3, #4]
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	40da      	lsrs	r2, r3
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	60da      	str	r2, [r3, #12]
}
 8000e34:	bf00      	nop
 8000e36:	3724      	adds	r7, #36	; 0x24
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr
 8000e40:	40023800 	.word	0x40023800
 8000e44:	00f42400 	.word	0x00f42400
 8000e48:	007a1200 	.word	0x007a1200
 8000e4c:	20000000 	.word	0x20000000

08000e50 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	460b      	mov	r3, r1
 8000e5a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000e5c:	78fb      	ldrb	r3, [r7, #3]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d006      	beq.n	8000e70 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000e62:	490a      	ldr	r1, [pc, #40]	; (8000e8c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e64:	4b09      	ldr	r3, [pc, #36]	; (8000e8c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000e6e:	e006      	b.n	8000e7e <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000e70:	4906      	ldr	r1, [pc, #24]	; (8000e8c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e72:	4b06      	ldr	r3, [pc, #24]	; (8000e8c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	43db      	mvns	r3, r3
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000e7e:	bf00      	nop
 8000e80:	370c      	adds	r7, #12
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop
 8000e8c:	40023800 	.word	0x40023800

08000e90 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
 8000e98:	460b      	mov	r3, r1
 8000e9a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000e9c:	78fb      	ldrb	r3, [r7, #3]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d006      	beq.n	8000eb0 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000ea2:	490a      	ldr	r1, [pc, #40]	; (8000ecc <RCC_APB1PeriphClockCmd+0x3c>)
 8000ea4:	4b09      	ldr	r3, [pc, #36]	; (8000ecc <RCC_APB1PeriphClockCmd+0x3c>)
 8000ea6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000eae:	e006      	b.n	8000ebe <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000eb0:	4906      	ldr	r1, [pc, #24]	; (8000ecc <RCC_APB1PeriphClockCmd+0x3c>)
 8000eb2:	4b06      	ldr	r3, [pc, #24]	; (8000ecc <RCC_APB1PeriphClockCmd+0x3c>)
 8000eb4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	43db      	mvns	r3, r3
 8000eba:	4013      	ands	r3, r2
 8000ebc:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000ebe:	bf00      	nop
 8000ec0:	370c      	adds	r7, #12
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	40023800 	.word	0x40023800

08000ed0 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	460b      	mov	r3, r1
 8000eda:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000edc:	78fb      	ldrb	r3, [r7, #3]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d006      	beq.n	8000ef0 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000ee2:	490a      	ldr	r1, [pc, #40]	; (8000f0c <RCC_APB1PeriphResetCmd+0x3c>)
 8000ee4:	4b09      	ldr	r3, [pc, #36]	; (8000f0c <RCC_APB1PeriphResetCmd+0x3c>)
 8000ee6:	6a1a      	ldr	r2, [r3, #32]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	4313      	orrs	r3, r2
 8000eec:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 8000eee:	e006      	b.n	8000efe <RCC_APB1PeriphResetCmd+0x2e>
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8000ef0:	4906      	ldr	r1, [pc, #24]	; (8000f0c <RCC_APB1PeriphResetCmd+0x3c>)
 8000ef2:	4b06      	ldr	r3, [pc, #24]	; (8000f0c <RCC_APB1PeriphResetCmd+0x3c>)
 8000ef4:	6a1a      	ldr	r2, [r3, #32]
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	43db      	mvns	r3, r3
 8000efa:	4013      	ands	r3, r2
 8000efc:	620b      	str	r3, [r1, #32]
}
 8000efe:	bf00      	nop
 8000f00:	370c      	adds	r7, #12
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	40023800 	.word	0x40023800

08000f10 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	460b      	mov	r3, r1
 8000f1a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000f1c:	78fb      	ldrb	r3, [r7, #3]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d006      	beq.n	8000f30 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000f22:	490a      	ldr	r1, [pc, #40]	; (8000f4c <RCC_APB2PeriphResetCmd+0x3c>)
 8000f24:	4b09      	ldr	r3, [pc, #36]	; (8000f4c <RCC_APB2PeriphResetCmd+0x3c>)
 8000f26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8000f2e:	e006      	b.n	8000f3e <RCC_APB2PeriphResetCmd+0x2e>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000f30:	4906      	ldr	r1, [pc, #24]	; (8000f4c <RCC_APB2PeriphResetCmd+0x3c>)
 8000f32:	4b06      	ldr	r3, [pc, #24]	; (8000f4c <RCC_APB2PeriphResetCmd+0x3c>)
 8000f34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	43db      	mvns	r3, r3
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	624b      	str	r3, [r1, #36]	; 0x24
}
 8000f3e:	bf00      	nop
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	40023800 	.word	0x40023800

08000f50 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b085      	sub	sp, #20
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	881b      	ldrh	r3, [r3, #0]
 8000f62:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8000f64:	89fb      	ldrh	r3, [r7, #14]
 8000f66:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8000f6a:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	881a      	ldrh	r2, [r3, #0]
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	885b      	ldrh	r3, [r3, #2]
 8000f74:	4313      	orrs	r3, r2
 8000f76:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	889b      	ldrh	r3, [r3, #4]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	88db      	ldrh	r3, [r3, #6]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000f84:	4313      	orrs	r3, r2
 8000f86:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	891b      	ldrh	r3, [r3, #8]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000f8c:	4313      	orrs	r3, r2
 8000f8e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000f94:	4313      	orrs	r3, r2
 8000f96:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	899b      	ldrh	r3, [r3, #12]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	89db      	ldrh	r3, [r3, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	b29a      	uxth	r2, r3
 8000fa8:	89fb      	ldrh	r3, [r7, #14]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	81fb      	strh	r3, [r7, #14]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	89fa      	ldrh	r2, [r7, #14]
 8000fb2:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	8b9b      	ldrh	r3, [r3, #28]
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000fbe:	b29a      	uxth	r2, r3
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	8a1a      	ldrh	r2, [r3, #16]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	821a      	strh	r2, [r3, #16]
}
 8000fcc:	bf00      	nop
 8000fce:	3714      	adds	r7, #20
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr

08000fd8 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	460b      	mov	r3, r1
 8000fe2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000fe4:	78fb      	ldrb	r3, [r7, #3]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d008      	beq.n	8000ffc <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	881b      	ldrh	r3, [r3, #0]
 8000fee:	b29b      	uxth	r3, r3
 8000ff0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ff4:	b29a      	uxth	r2, r3
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8000ffa:	e007      	b.n	800100c <SPI_Cmd+0x34>
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	881b      	ldrh	r3, [r3, #0]
 8001000:	b29b      	uxth	r3, r3
 8001002:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001006:	b29a      	uxth	r2, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	801a      	strh	r2, [r3, #0]
}
 800100c:	bf00      	nop
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr

08001018 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	460b      	mov	r3, r1
 8001022:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001024:	78fb      	ldrb	r3, [r7, #3]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d008      	beq.n	800103c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	881b      	ldrh	r3, [r3, #0]
 800102e:	b29b      	uxth	r3, r3
 8001030:	f043 0301 	orr.w	r3, r3, #1
 8001034:	b29a      	uxth	r2, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 800103a:	e007      	b.n	800104c <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	881b      	ldrh	r3, [r3, #0]
 8001040:	b29b      	uxth	r3, r3
 8001042:	f023 0301 	bic.w	r3, r3, #1
 8001046:	b29a      	uxth	r2, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	801a      	strh	r2, [r3, #0]
}
 800104c:	bf00      	nop
 800104e:	370c      	adds	r7, #12
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr

08001058 <TIM_GetCapture2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
  *         peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8001064:	4618      	mov	r0, r3
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr

08001070 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	807b      	strh	r3, [r7, #2]
 800107c:	4613      	mov	r3, r2
 800107e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001080:	787b      	ldrb	r3, [r7, #1]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d008      	beq.n	8001098 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	899b      	ldrh	r3, [r3, #12]
 800108a:	b29a      	uxth	r2, r3
 800108c:	887b      	ldrh	r3, [r7, #2]
 800108e:	4313      	orrs	r3, r2
 8001090:	b29a      	uxth	r2, r3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001096:	e009      	b.n	80010ac <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	899b      	ldrh	r3, [r3, #12]
 800109c:	b29a      	uxth	r2, r3
 800109e:	887b      	ldrh	r3, [r7, #2]
 80010a0:	43db      	mvns	r3, r3
 80010a2:	b29b      	uxth	r3, r3
 80010a4:	4013      	ands	r3, r2
 80010a6:	b29a      	uxth	r2, r3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	819a      	strh	r2, [r3, #12]
}
 80010ac:	bf00      	nop
 80010ae:	370c      	adds	r7, #12
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr

080010b8 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	460b      	mov	r3, r1
 80010c2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80010c4:	887b      	ldrh	r3, [r7, #2]
 80010c6:	43db      	mvns	r3, r3
 80010c8:	b29a      	uxth	r2, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	821a      	strh	r2, [r3, #16]
}
 80010ce:	bf00      	nop
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
	...

080010dc <USART_DeInit>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5 or 6 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	4a2c      	ldr	r2, [pc, #176]	; (8001198 <USART_DeInit+0xbc>)
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d108      	bne.n	80010fe <USART_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 80010ec:	2101      	movs	r1, #1
 80010ee:	2010      	movs	r0, #16
 80010f0:	f7ff ff0e 	bl	8000f10 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 80010f4:	2100      	movs	r1, #0
 80010f6:	2010      	movs	r0, #16
 80010f8:	f7ff ff0a 	bl	8000f10 <RCC_APB2PeriphResetCmd>
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 80010fc:	e047      	b.n	800118e <USART_DeInit+0xb2>
  else if (USARTx == USART2)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4a26      	ldr	r2, [pc, #152]	; (800119c <USART_DeInit+0xc0>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d10a      	bne.n	800111c <USART_DeInit+0x40>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8001106:	2101      	movs	r1, #1
 8001108:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800110c:	f7ff fee0 	bl	8000ed0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8001110:	2100      	movs	r1, #0
 8001112:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001116:	f7ff fedb 	bl	8000ed0 <RCC_APB1PeriphResetCmd>
}
 800111a:	e038      	b.n	800118e <USART_DeInit+0xb2>
  else if (USARTx == USART3)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	4a20      	ldr	r2, [pc, #128]	; (80011a0 <USART_DeInit+0xc4>)
 8001120:	4293      	cmp	r3, r2
 8001122:	d10a      	bne.n	800113a <USART_DeInit+0x5e>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8001124:	2101      	movs	r1, #1
 8001126:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800112a:	f7ff fed1 	bl	8000ed0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 800112e:	2100      	movs	r1, #0
 8001130:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001134:	f7ff fecc 	bl	8000ed0 <RCC_APB1PeriphResetCmd>
}
 8001138:	e029      	b.n	800118e <USART_DeInit+0xb2>
  else if (USARTx == UART4)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a19      	ldr	r2, [pc, #100]	; (80011a4 <USART_DeInit+0xc8>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d10a      	bne.n	8001158 <USART_DeInit+0x7c>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8001142:	2101      	movs	r1, #1
 8001144:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001148:	f7ff fec2 	bl	8000ed0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 800114c:	2100      	movs	r1, #0
 800114e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001152:	f7ff febd 	bl	8000ed0 <RCC_APB1PeriphResetCmd>
}
 8001156:	e01a      	b.n	800118e <USART_DeInit+0xb2>
  else if (USARTx == UART5)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	4a13      	ldr	r2, [pc, #76]	; (80011a8 <USART_DeInit+0xcc>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d10a      	bne.n	8001176 <USART_DeInit+0x9a>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8001160:	2101      	movs	r1, #1
 8001162:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001166:	f7ff feb3 	bl	8000ed0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 800116a:	2100      	movs	r1, #0
 800116c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001170:	f7ff feae 	bl	8000ed0 <RCC_APB1PeriphResetCmd>
}
 8001174:	e00b      	b.n	800118e <USART_DeInit+0xb2>
    if (USARTx == USART6)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	4a0c      	ldr	r2, [pc, #48]	; (80011ac <USART_DeInit+0xd0>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d107      	bne.n	800118e <USART_DeInit+0xb2>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
 800117e:	2101      	movs	r1, #1
 8001180:	2020      	movs	r0, #32
 8001182:	f7ff fec5 	bl	8000f10 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8001186:	2100      	movs	r1, #0
 8001188:	2020      	movs	r0, #32
 800118a:	f7ff fec1 	bl	8000f10 <RCC_APB2PeriphResetCmd>
}
 800118e:	bf00      	nop
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	40011000 	.word	0x40011000
 800119c:	40004400 	.word	0x40004400
 80011a0:	40004800 	.word	0x40004800
 80011a4:	40004c00 	.word	0x40004c00
 80011a8:	40005000 	.word	0x40005000
 80011ac:	40011400 	.word	0x40011400

080011b0 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b08a      	sub	sp, #40	; 0x28
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 80011ba:	2300      	movs	r3, #0
 80011bc:	627b      	str	r3, [r7, #36]	; 0x24
 80011be:	2300      	movs	r3, #0
 80011c0:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 80011c2:	2300      	movs	r3, #0
 80011c4:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 80011c6:	2300      	movs	r3, #0
 80011c8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	8a1b      	ldrh	r3, [r3, #16]
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80011d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011d4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80011d8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	88db      	ldrh	r3, [r3, #6]
 80011de:	461a      	mov	r2, r3
 80011e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e2:	4313      	orrs	r3, r2
 80011e4:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80011e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e8:	b29a      	uxth	r2, r3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	899b      	ldrh	r3, [r3, #12]
 80011f2:	b29b      	uxth	r3, r3
 80011f4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 80011f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f8:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80011fc:	f023 030c 	bic.w	r3, r3, #12
 8001200:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	889a      	ldrh	r2, [r3, #4]
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	891b      	ldrh	r3, [r3, #8]
 800120a:	4313      	orrs	r3, r2
 800120c:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001212:	4313      	orrs	r3, r2
 8001214:	b29b      	uxth	r3, r3
 8001216:	461a      	mov	r2, r3
 8001218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800121a:	4313      	orrs	r3, r2
 800121c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800121e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001220:	b29a      	uxth	r2, r3
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	8a9b      	ldrh	r3, [r3, #20]
 800122a:	b29b      	uxth	r3, r3
 800122c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 800122e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001230:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001234:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	899b      	ldrh	r3, [r3, #12]
 800123a:	461a      	mov	r2, r3
 800123c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800123e:	4313      	orrs	r3, r2
 8001240:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001244:	b29a      	uxth	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800124a:	f107 0308 	add.w	r3, r7, #8
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff fd56 	bl	8000d00 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4a30      	ldr	r2, [pc, #192]	; (8001318 <USART_Init+0x168>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d003      	beq.n	8001264 <USART_Init+0xb4>
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	4a2f      	ldr	r2, [pc, #188]	; (800131c <USART_Init+0x16c>)
 8001260:	4293      	cmp	r3, r2
 8001262:	d102      	bne.n	800126a <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	623b      	str	r3, [r7, #32]
 8001268:	e001      	b.n	800126e <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800126a:	693b      	ldr	r3, [r7, #16]
 800126c:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	899b      	ldrh	r3, [r3, #12]
 8001272:	b29b      	uxth	r3, r3
 8001274:	b21b      	sxth	r3, r3
 8001276:	2b00      	cmp	r3, #0
 8001278:	da0c      	bge.n	8001294 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800127a:	6a3a      	ldr	r2, [r7, #32]
 800127c:	4613      	mov	r3, r2
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	4413      	add	r3, r2
 8001282:	009a      	lsls	r2, r3, #2
 8001284:	441a      	add	r2, r3
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	005b      	lsls	r3, r3, #1
 800128c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001290:	61fb      	str	r3, [r7, #28]
 8001292:	e00b      	b.n	80012ac <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001294:	6a3a      	ldr	r2, [r7, #32]
 8001296:	4613      	mov	r3, r2
 8001298:	009b      	lsls	r3, r3, #2
 800129a:	4413      	add	r3, r2
 800129c:	009a      	lsls	r2, r3, #2
 800129e:	441a      	add	r2, r3
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	009b      	lsls	r3, r3, #2
 80012a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80012aa:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 80012ac:	69fb      	ldr	r3, [r7, #28]
 80012ae:	4a1c      	ldr	r2, [pc, #112]	; (8001320 <USART_Init+0x170>)
 80012b0:	fba2 2303 	umull	r2, r3, r2, r3
 80012b4:	095b      	lsrs	r3, r3, #5
 80012b6:	011b      	lsls	r3, r3, #4
 80012b8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80012ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012bc:	091b      	lsrs	r3, r3, #4
 80012be:	2264      	movs	r2, #100	; 0x64
 80012c0:	fb02 f303 	mul.w	r3, r2, r3
 80012c4:	69fa      	ldr	r2, [r7, #28]
 80012c6:	1ad3      	subs	r3, r2, r3
 80012c8:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	899b      	ldrh	r3, [r3, #12]
 80012ce:	b29b      	uxth	r3, r3
 80012d0:	b21b      	sxth	r3, r3
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	da0c      	bge.n	80012f0 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80012d6:	69bb      	ldr	r3, [r7, #24]
 80012d8:	00db      	lsls	r3, r3, #3
 80012da:	3332      	adds	r3, #50	; 0x32
 80012dc:	4a10      	ldr	r2, [pc, #64]	; (8001320 <USART_Init+0x170>)
 80012de:	fba2 2303 	umull	r2, r3, r2, r3
 80012e2:	095b      	lsrs	r3, r3, #5
 80012e4:	f003 0307 	and.w	r3, r3, #7
 80012e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012ea:	4313      	orrs	r3, r2
 80012ec:	627b      	str	r3, [r7, #36]	; 0x24
 80012ee:	e00b      	b.n	8001308 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80012f0:	69bb      	ldr	r3, [r7, #24]
 80012f2:	011b      	lsls	r3, r3, #4
 80012f4:	3332      	adds	r3, #50	; 0x32
 80012f6:	4a0a      	ldr	r2, [pc, #40]	; (8001320 <USART_Init+0x170>)
 80012f8:	fba2 2303 	umull	r2, r3, r2, r3
 80012fc:	095b      	lsrs	r3, r3, #5
 80012fe:	f003 030f 	and.w	r3, r3, #15
 8001302:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001304:	4313      	orrs	r3, r2
 8001306:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8001308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800130a:	b29a      	uxth	r2, r3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	811a      	strh	r2, [r3, #8]
}
 8001310:	bf00      	nop
 8001312:	3728      	adds	r7, #40	; 0x28
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40011000 	.word	0x40011000
 800131c:	40011400 	.word	0x40011400
 8001320:	51eb851f 	.word	0x51eb851f

08001324 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	6039      	str	r1, [r7, #0]
 800132e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001334:	2b00      	cmp	r3, #0
 8001336:	da0b      	bge.n	8001350 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001338:	490d      	ldr	r1, [pc, #52]	; (8001370 <NVIC_SetPriority+0x4c>)
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	f003 030f 	and.w	r3, r3, #15
 8001340:	3b04      	subs	r3, #4
 8001342:	683a      	ldr	r2, [r7, #0]
 8001344:	b2d2      	uxtb	r2, r2
 8001346:	0112      	lsls	r2, r2, #4
 8001348:	b2d2      	uxtb	r2, r2
 800134a:	440b      	add	r3, r1
 800134c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800134e:	e009      	b.n	8001364 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001350:	4908      	ldr	r1, [pc, #32]	; (8001374 <NVIC_SetPriority+0x50>)
 8001352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001356:	683a      	ldr	r2, [r7, #0]
 8001358:	b2d2      	uxtb	r2, r2
 800135a:	0112      	lsls	r2, r2, #4
 800135c:	b2d2      	uxtb	r2, r2
 800135e:	440b      	add	r3, r1
 8001360:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001364:	bf00      	nop
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr
 8001370:	e000ed00 	.word	0xe000ed00
 8001374:	e000e100 	.word	0xe000e100

08001378 <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001386:	d301      	bcc.n	800138c <SysTick_Config+0x14>
 8001388:	2301      	movs	r3, #1
 800138a:	e011      	b.n	80013b0 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 800138c:	4a0a      	ldr	r2, [pc, #40]	; (80013b8 <SysTick_Config+0x40>)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001394:	3b01      	subs	r3, #1
 8001396:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 8001398:	210f      	movs	r1, #15
 800139a:	f04f 30ff 	mov.w	r0, #4294967295
 800139e:	f7ff ffc1 	bl	8001324 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80013a2:	4b05      	ldr	r3, [pc, #20]	; (80013b8 <SysTick_Config+0x40>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013a8:	4b03      	ldr	r3, [pc, #12]	; (80013b8 <SysTick_Config+0x40>)
 80013aa:	2207      	movs	r2, #7
 80013ac:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80013ae:	2300      	movs	r3, #0
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	e000e010 	.word	0xe000e010

080013bc <BMP280_GetID>:


/* Private functions ---------------------------------------------------------*/

uint8_t BMP280_GetID(void)
{		int8_t data;
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
		BMP280_Read_Register(id,&data,1,SPI3);
 80013c2:	1df9      	adds	r1, r7, #7
 80013c4:	4b05      	ldr	r3, [pc, #20]	; (80013dc <BMP280_GetID+0x20>)
 80013c6:	2201      	movs	r2, #1
 80013c8:	20d0      	movs	r0, #208	; 0xd0
 80013ca:	f000 f823 	bl	8001414 <BMP280_Read_Register>
		return data;
 80013ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d2:	b2db      	uxtb	r3, r3
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40003c00 	.word	0x40003c00

080013e0 <BMP280_Begin>:

BMPStatus_t  BMP280_Begin(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
	init_SPI();
 80013e4:	f000 fcee 	bl	8001dc4 <init_SPI>
	if (BMP280_GetID()== 0x58)
 80013e8:	f7ff ffe8 	bl	80013bc <BMP280_GetID>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b58      	cmp	r3, #88	; 0x58
 80013f0:	d10b      	bne.n	800140a <BMP280_Begin+0x2a>
	{
		DelayInit();
 80013f2:	f000 fc89 	bl	8001d08 <DelayInit>
		BMP280_Write_Register(Sreset,BMP280_Soft_Reset,SPI3);
 80013f6:	4a06      	ldr	r2, [pc, #24]	; (8001410 <BMP280_Begin+0x30>)
 80013f8:	21b6      	movs	r1, #182	; 0xb6
 80013fa:	20e0      	movs	r0, #224	; 0xe0
 80013fc:	f000 f968 	bl	80016d0 <BMP280_Write_Register>
		//TODO: 4ms delay
		DelayMs(4);
 8001400:	2004      	movs	r0, #4
 8001402:	f000 fca9 	bl	8001d58 <DelayMs>
		return BMP_OK;
 8001406:	2301      	movs	r3, #1
 8001408:	e000      	b.n	800140c <BMP280_Begin+0x2c>
	}

	return BMP_ERROR;
 800140a:	2302      	movs	r3, #2
}
 800140c:	4618      	mov	r0, r3
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40003c00 	.word	0x40003c00

08001414 <BMP280_Read_Register>:

BMPStatus_t BMP280_Read_Register(uint8_t reg,int8_t* regdata,uint8_t len, SPI_TypeDef* SPIx)
{
 8001414:	b590      	push	{r4, r7, lr}
 8001416:	b087      	sub	sp, #28
 8001418:	af00      	add	r7, sp, #0
 800141a:	60b9      	str	r1, [r7, #8]
 800141c:	607b      	str	r3, [r7, #4]
 800141e:	4603      	mov	r3, r0
 8001420:	73fb      	strb	r3, [r7, #15]
 8001422:	4613      	mov	r3, r2
 8001424:	73bb      	strb	r3, [r7, #14]
	//signal device read by setting bit 7
	uint8_t RR = reg | 0x80;
 8001426:	7bfb      	ldrb	r3, [r7, #15]
 8001428:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800142c:	74fb      	strb	r3, [r7, #19]
	//SPI Transfer
	SS_ENABLE;
 800142e:	4a14      	ldr	r2, [pc, #80]	; (8001480 <BMP280_Read_Register+0x6c>)
 8001430:	4b13      	ldr	r3, [pc, #76]	; (8001480 <BMP280_Read_Register+0x6c>)
 8001432:	695b      	ldr	r3, [r3, #20]
 8001434:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001438:	6153      	str	r3, [r2, #20]
	SPI_Transfer(RR,SPIx);
 800143a:	7cfb      	ldrb	r3, [r7, #19]
 800143c:	6879      	ldr	r1, [r7, #4]
 800143e:	4618      	mov	r0, r3
 8001440:	f000 fd36 	bl	8001eb0 <SPI_Transfer>
	for (int i = 0; i < len; ++i)
 8001444:	2300      	movs	r3, #0
 8001446:	617b      	str	r3, [r7, #20]
 8001448:	e00c      	b.n	8001464 <BMP280_Read_Register+0x50>
	{
		regdata[i] = SPI_Transfer(0xFF,SPIx);
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	68ba      	ldr	r2, [r7, #8]
 800144e:	18d4      	adds	r4, r2, r3
 8001450:	6879      	ldr	r1, [r7, #4]
 8001452:	20ff      	movs	r0, #255	; 0xff
 8001454:	f000 fd2c 	bl	8001eb0 <SPI_Transfer>
 8001458:	4603      	mov	r3, r0
 800145a:	b25b      	sxtb	r3, r3
 800145c:	7023      	strb	r3, [r4, #0]
	for (int i = 0; i < len; ++i)
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	3301      	adds	r3, #1
 8001462:	617b      	str	r3, [r7, #20]
 8001464:	7bba      	ldrb	r2, [r7, #14]
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	429a      	cmp	r2, r3
 800146a:	dcee      	bgt.n	800144a <BMP280_Read_Register+0x36>
	}
	SS_DISABLE;
 800146c:	4b04      	ldr	r3, [pc, #16]	; (8001480 <BMP280_Read_Register+0x6c>)
 800146e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001472:	615a      	str	r2, [r3, #20]
	return BMP_OK;
 8001474:	2301      	movs	r3, #1
}
 8001476:	4618      	mov	r0, r3
 8001478:	371c      	adds	r7, #28
 800147a:	46bd      	mov	sp, r7
 800147c:	bd90      	pop	{r4, r7, pc}
 800147e:	bf00      	nop
 8001480:	40020000 	.word	0x40020000

08001484 <BMP280_Configure_CTRLMEAS>:
BMPStatus_t BMP280_Configure_CTRLMEAS(uint8_t osrs_t,uint8_t osrs_p,uint8_t mode)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	4603      	mov	r3, r0
 800148c:	71fb      	strb	r3, [r7, #7]
 800148e:	460b      	mov	r3, r1
 8001490:	71bb      	strb	r3, [r7, #6]
 8001492:	4613      	mov	r3, r2
 8001494:	717b      	strb	r3, [r7, #5]
	//combine settings into byte for register
	int8_t mcbyte,flag;
	BMP280_Read_Register(ctrl_meas,&mcbyte,1,SPI3);
 8001496:	f107 010f 	add.w	r1, r7, #15
 800149a:	4b17      	ldr	r3, [pc, #92]	; (80014f8 <BMP280_Configure_CTRLMEAS+0x74>)
 800149c:	2201      	movs	r2, #1
 800149e:	20f4      	movs	r0, #244	; 0xf4
 80014a0:	f7ff ffb8 	bl	8001414 <BMP280_Read_Register>
	mcbyte |= (osrs_p | osrs_t |mode);
 80014a4:	79ba      	ldrb	r2, [r7, #6]
 80014a6:	79fb      	ldrb	r3, [r7, #7]
 80014a8:	4313      	orrs	r3, r2
 80014aa:	b2da      	uxtb	r2, r3
 80014ac:	797b      	ldrb	r3, [r7, #5]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	b25a      	sxtb	r2, r3
 80014b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014b8:	4313      	orrs	r3, r2
 80014ba:	b25b      	sxtb	r3, r3
 80014bc:	73fb      	strb	r3, [r7, #15]
	BMP280_Write_Register(ctrl_meas,mcbyte,SPI3);
 80014be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	4a0c      	ldr	r2, [pc, #48]	; (80014f8 <BMP280_Configure_CTRLMEAS+0x74>)
 80014c6:	4619      	mov	r1, r3
 80014c8:	20f4      	movs	r0, #244	; 0xf4
 80014ca:	f000 f901 	bl	80016d0 <BMP280_Write_Register>
	//verify register settings successful
	BMP280_Read_Register(ctrl_meas,&flag,1,SPI3);
 80014ce:	f107 010e 	add.w	r1, r7, #14
 80014d2:	4b09      	ldr	r3, [pc, #36]	; (80014f8 <BMP280_Configure_CTRLMEAS+0x74>)
 80014d4:	2201      	movs	r2, #1
 80014d6:	20f4      	movs	r0, #244	; 0xf4
 80014d8:	f7ff ff9c 	bl	8001414 <BMP280_Read_Register>
	if(flag != mcbyte)
 80014dc:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80014e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014e4:	429a      	cmp	r2, r3
 80014e6:	d001      	beq.n	80014ec <BMP280_Configure_CTRLMEAS+0x68>
	{
		return BMP_WRITE_ERROR;
 80014e8:	2303      	movs	r3, #3
 80014ea:	e000      	b.n	80014ee <BMP280_Configure_CTRLMEAS+0x6a>
	}
	return BMP_OK;
 80014ec:	2301      	movs	r3, #1
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3710      	adds	r7, #16
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40003c00 	.word	0x40003c00

080014fc <BMP280_Configure_Config>:

BMPStatus_t BMP280_Configure_Config(uint8_t tsb, uint8_t filter, uint8_t spi3en)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	4603      	mov	r3, r0
 8001504:	71fb      	strb	r3, [r7, #7]
 8001506:	460b      	mov	r3, r1
 8001508:	71bb      	strb	r3, [r7, #6]
 800150a:	4613      	mov	r3, r2
 800150c:	717b      	strb	r3, [r7, #5]
	int8_t flag,config_byte = 0;
 800150e:	2300      	movs	r3, #0
 8001510:	73fb      	strb	r3, [r7, #15]
	config_byte |= tsb | filter |spi3en;
 8001512:	79fa      	ldrb	r2, [r7, #7]
 8001514:	79bb      	ldrb	r3, [r7, #6]
 8001516:	4313      	orrs	r3, r2
 8001518:	b2da      	uxtb	r2, r3
 800151a:	797b      	ldrb	r3, [r7, #5]
 800151c:	4313      	orrs	r3, r2
 800151e:	b2db      	uxtb	r3, r3
 8001520:	b25a      	sxtb	r2, r3
 8001522:	7bfb      	ldrb	r3, [r7, #15]
 8001524:	4313      	orrs	r3, r2
 8001526:	73fb      	strb	r3, [r7, #15]
	BMP280_Write_Register(config,config_byte,SPI3);
 8001528:	7bfb      	ldrb	r3, [r7, #15]
 800152a:	4a0c      	ldr	r2, [pc, #48]	; (800155c <BMP280_Configure_Config+0x60>)
 800152c:	4619      	mov	r1, r3
 800152e:	20f5      	movs	r0, #245	; 0xf5
 8001530:	f000 f8ce 	bl	80016d0 <BMP280_Write_Register>
	BMP280_Read_Register(config,&flag,1,SPI3);
 8001534:	f107 010e 	add.w	r1, r7, #14
 8001538:	4b08      	ldr	r3, [pc, #32]	; (800155c <BMP280_Configure_Config+0x60>)
 800153a:	2201      	movs	r2, #1
 800153c:	20f5      	movs	r0, #245	; 0xf5
 800153e:	f7ff ff69 	bl	8001414 <BMP280_Read_Register>
	if(flag != config_byte)
 8001542:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001546:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800154a:	429a      	cmp	r2, r3
 800154c:	d001      	beq.n	8001552 <BMP280_Configure_Config+0x56>
		{
			return BMP_WRITE_ERROR;
 800154e:	2303      	movs	r3, #3
 8001550:	e000      	b.n	8001554 <BMP280_Configure_Config+0x58>
		}
	return BMP_OK;
 8001552:	2301      	movs	r3, #1
}
 8001554:	4618      	mov	r0, r3
 8001556:	3710      	adds	r7, #16
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	40003c00 	.word	0x40003c00

08001560 <BMP280_GetCoeff>:

BMPStatus_t BMP280_GetCoeff(BMP280_trim_t* bmpt)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b088      	sub	sp, #32
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
	//start at base address

	int8_t trim[24]= {0};
 8001568:	f107 0308 	add.w	r3, r7, #8
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	605a      	str	r2, [r3, #4]
 8001572:	609a      	str	r2, [r3, #8]
 8001574:	60da      	str	r2, [r3, #12]
 8001576:	611a      	str	r2, [r3, #16]
 8001578:	615a      	str	r2, [r3, #20]
	BMP280_Read_Register(calib_0,trim,BMP280_CALIB_DATA_LEN,SPI3);
 800157a:	f107 0108 	add.w	r1, r7, #8
 800157e:	4b53      	ldr	r3, [pc, #332]	; (80016cc <BMP280_GetCoeff+0x16c>)
 8001580:	2218      	movs	r2, #24
 8001582:	2088      	movs	r0, #136	; 0x88
 8001584:	f7ff ff46 	bl	8001414 <BMP280_Read_Register>
	/* Temperature trim parameter read out*/
	bmpt->dig_T1 = 			((uint8_t)trim[1]<<8) |((uint8_t)trim[0]);
 8001588:	f997 3009 	ldrsb.w	r3, [r7, #9]
 800158c:	b2db      	uxtb	r3, r3
 800158e:	021b      	lsls	r3, r3, #8
 8001590:	b21a      	sxth	r2, r3
 8001592:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8001596:	b2db      	uxtb	r3, r3
 8001598:	b21b      	sxth	r3, r3
 800159a:	4313      	orrs	r3, r2
 800159c:	b21b      	sxth	r3, r3
 800159e:	b29a      	uxth	r2, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	801a      	strh	r2, [r3, #0]
	bmpt->dig_T2 = (int16_t)((uint8_t)trim[3]<<8) |((uint8_t)trim[2]);
 80015a4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	021b      	lsls	r3, r3, #8
 80015ac:	b21a      	sxth	r2, r3
 80015ae:	f997 300a 	ldrsb.w	r3, [r7, #10]
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	b21b      	sxth	r3, r3
 80015b6:	4313      	orrs	r3, r2
 80015b8:	b21a      	sxth	r2, r3
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	805a      	strh	r2, [r3, #2]
	bmpt->dig_T3 = (int16_t)((int8_t)trim[5]<<8) |((int8_t)trim[4]);
 80015be:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80015c2:	021b      	lsls	r3, r3, #8
 80015c4:	b21a      	sxth	r2, r3
 80015c6:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80015ca:	b21b      	sxth	r3, r3
 80015cc:	4313      	orrs	r3, r2
 80015ce:	b21a      	sxth	r2, r3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	809a      	strh	r2, [r3, #4]
	/*Preaseure Measurement Readouts */
	bmpt->dig_P1 = 			((uint8_t)trim[7]<<8) |((uint8_t)trim[6]);
 80015d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	021b      	lsls	r3, r3, #8
 80015dc:	b21a      	sxth	r2, r3
 80015de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	b21b      	sxth	r3, r3
 80015e6:	4313      	orrs	r3, r2
 80015e8:	b21b      	sxth	r3, r3
 80015ea:	b29a      	uxth	r2, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	80da      	strh	r2, [r3, #6]
	bmpt->dig_P2 = (int16_t)(((uint8_t)trim[9]<<8) |((uint8_t)trim[8]));
 80015f0:	f997 3011 	ldrsb.w	r3, [r7, #17]
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	021b      	lsls	r3, r3, #8
 80015f8:	b21a      	sxth	r2, r3
 80015fa:	f997 3010 	ldrsb.w	r3, [r7, #16]
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	b21b      	sxth	r3, r3
 8001602:	4313      	orrs	r3, r2
 8001604:	b21a      	sxth	r2, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	811a      	strh	r2, [r3, #8]
	bmpt->dig_P3 = (int16_t)(((uint8_t)trim[11]<<8)|((uint8_t)trim[10]));
 800160a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800160e:	b2db      	uxtb	r3, r3
 8001610:	021b      	lsls	r3, r3, #8
 8001612:	b21a      	sxth	r2, r3
 8001614:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8001618:	b2db      	uxtb	r3, r3
 800161a:	b21b      	sxth	r3, r3
 800161c:	4313      	orrs	r3, r2
 800161e:	b21a      	sxth	r2, r3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	815a      	strh	r2, [r3, #10]
	bmpt->dig_P4 = (int16_t)(((uint8_t)trim[13]<<8)|((uint8_t)trim[12]));
 8001624:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001628:	b2db      	uxtb	r3, r3
 800162a:	021b      	lsls	r3, r3, #8
 800162c:	b21a      	sxth	r2, r3
 800162e:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8001632:	b2db      	uxtb	r3, r3
 8001634:	b21b      	sxth	r3, r3
 8001636:	4313      	orrs	r3, r2
 8001638:	b21a      	sxth	r2, r3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	819a      	strh	r2, [r3, #12]
	bmpt->dig_P5 = (((uint8_t)trim[15]<<8)|((uint8_t)trim[14]));
 800163e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001642:	b2db      	uxtb	r3, r3
 8001644:	021b      	lsls	r3, r3, #8
 8001646:	b21a      	sxth	r2, r3
 8001648:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800164c:	b2db      	uxtb	r3, r3
 800164e:	b21b      	sxth	r3, r3
 8001650:	4313      	orrs	r3, r2
 8001652:	b21a      	sxth	r2, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	81da      	strh	r2, [r3, #14]
	bmpt->dig_P6 = (int16_t)(((uint8_t)trim[17]<<8)|((uint8_t)trim[16]));
 8001658:	f997 3019 	ldrsb.w	r3, [r7, #25]
 800165c:	b2db      	uxtb	r3, r3
 800165e:	021b      	lsls	r3, r3, #8
 8001660:	b21a      	sxth	r2, r3
 8001662:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8001666:	b2db      	uxtb	r3, r3
 8001668:	b21b      	sxth	r3, r3
 800166a:	4313      	orrs	r3, r2
 800166c:	b21a      	sxth	r2, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	821a      	strh	r2, [r3, #16]
	bmpt->dig_P7 = (int16_t)(((uint8_t)trim[19]<<8)|((uint8_t)trim[18]));
 8001672:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001676:	b2db      	uxtb	r3, r3
 8001678:	021b      	lsls	r3, r3, #8
 800167a:	b21a      	sxth	r2, r3
 800167c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001680:	b2db      	uxtb	r3, r3
 8001682:	b21b      	sxth	r3, r3
 8001684:	4313      	orrs	r3, r2
 8001686:	b21a      	sxth	r2, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	825a      	strh	r2, [r3, #18]
	bmpt->dig_P8 = (int16_t)(((uint8_t)trim[21]<<8)|((uint8_t)trim[20]));
 800168c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001690:	b2db      	uxtb	r3, r3
 8001692:	021b      	lsls	r3, r3, #8
 8001694:	b21a      	sxth	r2, r3
 8001696:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800169a:	b2db      	uxtb	r3, r3
 800169c:	b21b      	sxth	r3, r3
 800169e:	4313      	orrs	r3, r2
 80016a0:	b21a      	sxth	r2, r3
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	829a      	strh	r2, [r3, #20]
	bmpt->dig_P9 = (int16_t)(((uint8_t)trim[23]<<8)|((uint8_t)trim[22]));
 80016a6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	021b      	lsls	r3, r3, #8
 80016ae:	b21a      	sxth	r2, r3
 80016b0:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	b21b      	sxth	r3, r3
 80016b8:	4313      	orrs	r3, r2
 80016ba:	b21a      	sxth	r2, r3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	82da      	strh	r2, [r3, #22]
	return BMP_OK;
 80016c0:	2301      	movs	r3, #1
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3720      	adds	r7, #32
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	40003c00 	.word	0x40003c00

080016d0 <BMP280_Write_Register>:
BMPStatus_t BMP280_Write_Register(uint8_t reg,uint8_t regdata,SPI_TypeDef* SPIx)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	4603      	mov	r3, r0
 80016d8:	603a      	str	r2, [r7, #0]
 80016da:	71fb      	strb	r3, [r7, #7]
 80016dc:	460b      	mov	r3, r1
 80016de:	71bb      	strb	r3, [r7, #6]
	//signal device write by setting bit 7 high
	uint8_t RR = reg & 0x7F;
 80016e0:	79fb      	ldrb	r3, [r7, #7]
 80016e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80016e6:	73fb      	strb	r3, [r7, #15]
	SS_ENABLE;
 80016e8:	4a0c      	ldr	r2, [pc, #48]	; (800171c <BMP280_Write_Register+0x4c>)
 80016ea:	4b0c      	ldr	r3, [pc, #48]	; (800171c <BMP280_Write_Register+0x4c>)
 80016ec:	695b      	ldr	r3, [r3, #20]
 80016ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80016f2:	6153      	str	r3, [r2, #20]
	SPI_Transfer(RR,SPIx);
 80016f4:	7bfb      	ldrb	r3, [r7, #15]
 80016f6:	6839      	ldr	r1, [r7, #0]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f000 fbd9 	bl	8001eb0 <SPI_Transfer>
	SPI_Transfer(regdata&0xFF,SPI3);
 80016fe:	79bb      	ldrb	r3, [r7, #6]
 8001700:	4907      	ldr	r1, [pc, #28]	; (8001720 <BMP280_Write_Register+0x50>)
 8001702:	4618      	mov	r0, r3
 8001704:	f000 fbd4 	bl	8001eb0 <SPI_Transfer>
	SS_DISABLE;
 8001708:	4b04      	ldr	r3, [pc, #16]	; (800171c <BMP280_Write_Register+0x4c>)
 800170a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800170e:	615a      	str	r2, [r3, #20]
	return BMP_OK;
 8001710:	2301      	movs	r3, #1
}
 8001712:	4618      	mov	r0, r3
 8001714:	3710      	adds	r7, #16
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40020000 	.word	0x40020000
 8001720:	40003c00 	.word	0x40003c00

08001724 <BMP280_GetTemp>:
 * @brief Returns the compensated Temperature in degrees celsius to
 * @param None
 * @retval double temp
 */
double BMP280_GetTemp(void)
{
 8001724:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001728:	b088      	sub	sp, #32
 800172a:	af00      	add	r7, sp, #0
	//perform a test read
	int8_t Ttemp[3];
	BMP280_Read_Register(temp_msb,Ttemp,3,SPI3);
 800172c:	1d39      	adds	r1, r7, #4
 800172e:	4b5f      	ldr	r3, [pc, #380]	; (80018ac <BMP280_GetTemp+0x188>)
 8001730:	2203      	movs	r2, #3
 8001732:	20fa      	movs	r0, #250	; 0xfa
 8001734:	f7ff fe6e 	bl	8001414 <BMP280_Read_Register>
	int32_t T_val = ((Ttemp[0]&0xFF)<<16)|((Ttemp[1]&0xFF)<<8)|((Ttemp[2]&0xF0));
 8001738:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800173c:	041b      	lsls	r3, r3, #16
 800173e:	f403 027f 	and.w	r2, r3, #16711680	; 0xff0000
 8001742:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001746:	021b      	lsls	r3, r3, #8
 8001748:	b29b      	uxth	r3, r3
 800174a:	431a      	orrs	r2, r3
 800174c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001750:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001754:	4313      	orrs	r3, r2
 8001756:	61fb      	str	r3, [r7, #28]
	T_val= T_val>> 4;
 8001758:	69fb      	ldr	r3, [r7, #28]
 800175a:	111b      	asrs	r3, r3, #4
 800175c:	61fb      	str	r3, [r7, #28]
	//compensate Temperature from datasheet
	double var1 = (((double)T_val)/16384.0 - ((double)bmp.dig_T1)/1024.0) * ((double)bmp.dig_T2);
 800175e:	69f8      	ldr	r0, [r7, #28]
 8001760:	f7fe fe8c 	bl	800047c <__aeabi_i2d>
 8001764:	f04f 0200 	mov.w	r2, #0
 8001768:	4b51      	ldr	r3, [pc, #324]	; (80018b0 <BMP280_GetTemp+0x18c>)
 800176a:	f7ff f817 	bl	800079c <__aeabi_ddiv>
 800176e:	4603      	mov	r3, r0
 8001770:	460c      	mov	r4, r1
 8001772:	4625      	mov	r5, r4
 8001774:	461c      	mov	r4, r3
 8001776:	4b4f      	ldr	r3, [pc, #316]	; (80018b4 <BMP280_GetTemp+0x190>)
 8001778:	881b      	ldrh	r3, [r3, #0]
 800177a:	4618      	mov	r0, r3
 800177c:	f7fe fe6e 	bl	800045c <__aeabi_ui2d>
 8001780:	f04f 0200 	mov.w	r2, #0
 8001784:	4b4c      	ldr	r3, [pc, #304]	; (80018b8 <BMP280_GetTemp+0x194>)
 8001786:	f7ff f809 	bl	800079c <__aeabi_ddiv>
 800178a:	4602      	mov	r2, r0
 800178c:	460b      	mov	r3, r1
 800178e:	4620      	mov	r0, r4
 8001790:	4629      	mov	r1, r5
 8001792:	f7fe fd25 	bl	80001e0 <__aeabi_dsub>
 8001796:	4603      	mov	r3, r0
 8001798:	460c      	mov	r4, r1
 800179a:	4625      	mov	r5, r4
 800179c:	461c      	mov	r4, r3
 800179e:	4b45      	ldr	r3, [pc, #276]	; (80018b4 <BMP280_GetTemp+0x190>)
 80017a0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7fe fe69 	bl	800047c <__aeabi_i2d>
 80017aa:	4602      	mov	r2, r0
 80017ac:	460b      	mov	r3, r1
 80017ae:	4620      	mov	r0, r4
 80017b0:	4629      	mov	r1, r5
 80017b2:	f7fe fec9 	bl	8000548 <__aeabi_dmul>
 80017b6:	4603      	mov	r3, r0
 80017b8:	460c      	mov	r4, r1
 80017ba:	e9c7 3404 	strd	r3, r4, [r7, #16]
	double var2 = ((((double)T_val)/131072.0 - ((double)bmp.dig_T1)/8192.0) * (((double)T_val)/131072.0 - ((double) bmp.dig_T1)/8192.0)) * ((double)bmp.dig_T3);
 80017be:	69f8      	ldr	r0, [r7, #28]
 80017c0:	f7fe fe5c 	bl	800047c <__aeabi_i2d>
 80017c4:	f04f 0200 	mov.w	r2, #0
 80017c8:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 80017cc:	f7fe ffe6 	bl	800079c <__aeabi_ddiv>
 80017d0:	4603      	mov	r3, r0
 80017d2:	460c      	mov	r4, r1
 80017d4:	4625      	mov	r5, r4
 80017d6:	461c      	mov	r4, r3
 80017d8:	4b36      	ldr	r3, [pc, #216]	; (80018b4 <BMP280_GetTemp+0x190>)
 80017da:	881b      	ldrh	r3, [r3, #0]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7fe fe3d 	bl	800045c <__aeabi_ui2d>
 80017e2:	f04f 0200 	mov.w	r2, #0
 80017e6:	4b35      	ldr	r3, [pc, #212]	; (80018bc <BMP280_GetTemp+0x198>)
 80017e8:	f7fe ffd8 	bl	800079c <__aeabi_ddiv>
 80017ec:	4602      	mov	r2, r0
 80017ee:	460b      	mov	r3, r1
 80017f0:	4620      	mov	r0, r4
 80017f2:	4629      	mov	r1, r5
 80017f4:	f7fe fcf4 	bl	80001e0 <__aeabi_dsub>
 80017f8:	4603      	mov	r3, r0
 80017fa:	460c      	mov	r4, r1
 80017fc:	4625      	mov	r5, r4
 80017fe:	461c      	mov	r4, r3
 8001800:	69f8      	ldr	r0, [r7, #28]
 8001802:	f7fe fe3b 	bl	800047c <__aeabi_i2d>
 8001806:	f04f 0200 	mov.w	r2, #0
 800180a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 800180e:	f7fe ffc5 	bl	800079c <__aeabi_ddiv>
 8001812:	4602      	mov	r2, r0
 8001814:	460b      	mov	r3, r1
 8001816:	4690      	mov	r8, r2
 8001818:	4699      	mov	r9, r3
 800181a:	4b26      	ldr	r3, [pc, #152]	; (80018b4 <BMP280_GetTemp+0x190>)
 800181c:	881b      	ldrh	r3, [r3, #0]
 800181e:	4618      	mov	r0, r3
 8001820:	f7fe fe1c 	bl	800045c <__aeabi_ui2d>
 8001824:	f04f 0200 	mov.w	r2, #0
 8001828:	4b24      	ldr	r3, [pc, #144]	; (80018bc <BMP280_GetTemp+0x198>)
 800182a:	f7fe ffb7 	bl	800079c <__aeabi_ddiv>
 800182e:	4602      	mov	r2, r0
 8001830:	460b      	mov	r3, r1
 8001832:	4640      	mov	r0, r8
 8001834:	4649      	mov	r1, r9
 8001836:	f7fe fcd3 	bl	80001e0 <__aeabi_dsub>
 800183a:	4602      	mov	r2, r0
 800183c:	460b      	mov	r3, r1
 800183e:	4620      	mov	r0, r4
 8001840:	4629      	mov	r1, r5
 8001842:	f7fe fe81 	bl	8000548 <__aeabi_dmul>
 8001846:	4603      	mov	r3, r0
 8001848:	460c      	mov	r4, r1
 800184a:	4625      	mov	r5, r4
 800184c:	461c      	mov	r4, r3
 800184e:	4b19      	ldr	r3, [pc, #100]	; (80018b4 <BMP280_GetTemp+0x190>)
 8001850:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001854:	4618      	mov	r0, r3
 8001856:	f7fe fe11 	bl	800047c <__aeabi_i2d>
 800185a:	4602      	mov	r2, r0
 800185c:	460b      	mov	r3, r1
 800185e:	4620      	mov	r0, r4
 8001860:	4629      	mov	r1, r5
 8001862:	f7fe fe71 	bl	8000548 <__aeabi_dmul>
 8001866:	4603      	mov	r3, r0
 8001868:	460c      	mov	r4, r1
 800186a:	e9c7 3402 	strd	r3, r4, [r7, #8]
	t_fine = var1+var2; //for storage in global variable
 800186e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001872:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001876:	f7fe fcb5 	bl	80001e4 <__adddf3>
 800187a:	4603      	mov	r3, r0
 800187c:	460c      	mov	r4, r1
 800187e:	4a10      	ldr	r2, [pc, #64]	; (80018c0 <BMP280_GetTemp+0x19c>)
 8001880:	e882 0018 	stmia.w	r2, {r3, r4}
	return (t_fine)/5120.00;
 8001884:	4b0e      	ldr	r3, [pc, #56]	; (80018c0 <BMP280_GetTemp+0x19c>)
 8001886:	e9d3 0100 	ldrd	r0, r1, [r3]
 800188a:	f04f 0200 	mov.w	r2, #0
 800188e:	4b0d      	ldr	r3, [pc, #52]	; (80018c4 <BMP280_GetTemp+0x1a0>)
 8001890:	f7fe ff84 	bl	800079c <__aeabi_ddiv>
 8001894:	4603      	mov	r3, r0
 8001896:	460c      	mov	r4, r1
 8001898:	ec44 3b17 	vmov	d7, r3, r4

}
 800189c:	eeb0 0a47 	vmov.f32	s0, s14
 80018a0:	eef0 0a67 	vmov.f32	s1, s15
 80018a4:	3720      	adds	r7, #32
 80018a6:	46bd      	mov	sp, r7
 80018a8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80018ac:	40003c00 	.word	0x40003c00
 80018b0:	40d00000 	.word	0x40d00000
 80018b4:	20000078 	.word	0x20000078
 80018b8:	40900000 	.word	0x40900000
 80018bc:	40c00000 	.word	0x40c00000
 80018c0:	20000098 	.word	0x20000098
 80018c4:	40b40000 	.word	0x40b40000

080018c8 <BMP280_GetPressure>:
 * 		  Note: xlsb bit is 4 bits long not 8
 * @param None
 * @retval float pressure
 */
float BMP280_GetPressure(void)
{
 80018c8:	b5b0      	push	{r4, r5, r7, lr}
 80018ca:	b08a      	sub	sp, #40	; 0x28
 80018cc:	af00      	add	r7, sp, #0
	//Calculate t_fine without returning temp val
	int8_t press[3];
	BMP280_Read_Register(press_msb,press,3,SPI3);
 80018ce:	1d39      	adds	r1, r7, #4
 80018d0:	4bc7      	ldr	r3, [pc, #796]	; (8001bf0 <BMP280_GetPressure+0x328>)
 80018d2:	2203      	movs	r2, #3
 80018d4:	20f7      	movs	r0, #247	; 0xf7
 80018d6:	f7ff fd9d 	bl	8001414 <BMP280_Read_Register>
	//combine bytes into 20 bit word
	int32_t P_val = ((press[0]&0xFF)<<16|(press[1]&0xFF)<<8 |(press[2]&0xFF))>>4;
 80018da:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80018de:	041b      	lsls	r3, r3, #16
 80018e0:	f403 027f 	and.w	r2, r3, #16711680	; 0xff0000
 80018e4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80018e8:	021b      	lsls	r3, r3, #8
 80018ea:	b29b      	uxth	r3, r3
 80018ec:	431a      	orrs	r2, r3
 80018ee:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	4313      	orrs	r3, r2
 80018f6:	111b      	asrs	r3, r3, #4
 80018f8:	627b      	str	r3, [r7, #36]	; 0x24

	//Compensation formula
	double var1 = t_fine/2 - 64000;
 80018fa:	4bbe      	ldr	r3, [pc, #760]	; (8001bf4 <BMP280_GetPressure+0x32c>)
 80018fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001900:	f04f 0200 	mov.w	r2, #0
 8001904:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001908:	f7fe ff48 	bl	800079c <__aeabi_ddiv>
 800190c:	4603      	mov	r3, r0
 800190e:	460c      	mov	r4, r1
 8001910:	4618      	mov	r0, r3
 8001912:	4621      	mov	r1, r4
 8001914:	f04f 0200 	mov.w	r2, #0
 8001918:	4bb7      	ldr	r3, [pc, #732]	; (8001bf8 <BMP280_GetPressure+0x330>)
 800191a:	f7fe fc61 	bl	80001e0 <__aeabi_dsub>
 800191e:	4603      	mov	r3, r0
 8001920:	460c      	mov	r4, r1
 8001922:	e9c7 3406 	strd	r3, r4, [r7, #24]
	double var2 = var1*var1*((double)bmp.dig_P6)/32768.0;
 8001926:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800192a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800192e:	f7fe fe0b 	bl	8000548 <__aeabi_dmul>
 8001932:	4603      	mov	r3, r0
 8001934:	460c      	mov	r4, r1
 8001936:	4625      	mov	r5, r4
 8001938:	461c      	mov	r4, r3
 800193a:	4bb0      	ldr	r3, [pc, #704]	; (8001bfc <BMP280_GetPressure+0x334>)
 800193c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001940:	4618      	mov	r0, r3
 8001942:	f7fe fd9b 	bl	800047c <__aeabi_i2d>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	4620      	mov	r0, r4
 800194c:	4629      	mov	r1, r5
 800194e:	f7fe fdfb 	bl	8000548 <__aeabi_dmul>
 8001952:	4603      	mov	r3, r0
 8001954:	460c      	mov	r4, r1
 8001956:	4618      	mov	r0, r3
 8001958:	4621      	mov	r1, r4
 800195a:	f04f 0200 	mov.w	r2, #0
 800195e:	4ba8      	ldr	r3, [pc, #672]	; (8001c00 <BMP280_GetPressure+0x338>)
 8001960:	f7fe ff1c 	bl	800079c <__aeabi_ddiv>
 8001964:	4603      	mov	r3, r0
 8001966:	460c      	mov	r4, r1
 8001968:	e9c7 3404 	strd	r3, r4, [r7, #16]
	var2 = var2+var1*((double) bmp.dig_P5)*2.0;
 800196c:	4ba3      	ldr	r3, [pc, #652]	; (8001bfc <BMP280_GetPressure+0x334>)
 800196e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001972:	4618      	mov	r0, r3
 8001974:	f7fe fd82 	bl	800047c <__aeabi_i2d>
 8001978:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800197c:	f7fe fde4 	bl	8000548 <__aeabi_dmul>
 8001980:	4603      	mov	r3, r0
 8001982:	460c      	mov	r4, r1
 8001984:	4618      	mov	r0, r3
 8001986:	4621      	mov	r1, r4
 8001988:	4602      	mov	r2, r0
 800198a:	460b      	mov	r3, r1
 800198c:	f7fe fc2a 	bl	80001e4 <__adddf3>
 8001990:	4603      	mov	r3, r0
 8001992:	460c      	mov	r4, r1
 8001994:	461a      	mov	r2, r3
 8001996:	4623      	mov	r3, r4
 8001998:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800199c:	f7fe fc22 	bl	80001e4 <__adddf3>
 80019a0:	4603      	mov	r3, r0
 80019a2:	460c      	mov	r4, r1
 80019a4:	e9c7 3404 	strd	r3, r4, [r7, #16]
	var2 = (var2/4.0)+(((double)bmp.dig_P4)*65536.0);
 80019a8:	f04f 0200 	mov.w	r2, #0
 80019ac:	4b95      	ldr	r3, [pc, #596]	; (8001c04 <BMP280_GetPressure+0x33c>)
 80019ae:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019b2:	f7fe fef3 	bl	800079c <__aeabi_ddiv>
 80019b6:	4603      	mov	r3, r0
 80019b8:	460c      	mov	r4, r1
 80019ba:	4625      	mov	r5, r4
 80019bc:	461c      	mov	r4, r3
 80019be:	4b8f      	ldr	r3, [pc, #572]	; (8001bfc <BMP280_GetPressure+0x334>)
 80019c0:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7fe fd59 	bl	800047c <__aeabi_i2d>
 80019ca:	f04f 0200 	mov.w	r2, #0
 80019ce:	4b8e      	ldr	r3, [pc, #568]	; (8001c08 <BMP280_GetPressure+0x340>)
 80019d0:	f7fe fdba 	bl	8000548 <__aeabi_dmul>
 80019d4:	4602      	mov	r2, r0
 80019d6:	460b      	mov	r3, r1
 80019d8:	4620      	mov	r0, r4
 80019da:	4629      	mov	r1, r5
 80019dc:	f7fe fc02 	bl	80001e4 <__adddf3>
 80019e0:	4603      	mov	r3, r0
 80019e2:	460c      	mov	r4, r1
 80019e4:	e9c7 3404 	strd	r3, r4, [r7, #16]
	var1 = ((double)bmp.dig_P3)*var1*var1/524288.0+((double)bmp.dig_P2*var1)/524288.0;
 80019e8:	4b84      	ldr	r3, [pc, #528]	; (8001bfc <BMP280_GetPressure+0x334>)
 80019ea:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7fe fd44 	bl	800047c <__aeabi_i2d>
 80019f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019f8:	f7fe fda6 	bl	8000548 <__aeabi_dmul>
 80019fc:	4603      	mov	r3, r0
 80019fe:	460c      	mov	r4, r1
 8001a00:	4618      	mov	r0, r3
 8001a02:	4621      	mov	r1, r4
 8001a04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a08:	f7fe fd9e 	bl	8000548 <__aeabi_dmul>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	460c      	mov	r4, r1
 8001a10:	4618      	mov	r0, r3
 8001a12:	4621      	mov	r1, r4
 8001a14:	f04f 0200 	mov.w	r2, #0
 8001a18:	4b7c      	ldr	r3, [pc, #496]	; (8001c0c <BMP280_GetPressure+0x344>)
 8001a1a:	f7fe febf 	bl	800079c <__aeabi_ddiv>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	460c      	mov	r4, r1
 8001a22:	4625      	mov	r5, r4
 8001a24:	461c      	mov	r4, r3
 8001a26:	4b75      	ldr	r3, [pc, #468]	; (8001bfc <BMP280_GetPressure+0x334>)
 8001a28:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7fe fd25 	bl	800047c <__aeabi_i2d>
 8001a32:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a36:	f7fe fd87 	bl	8000548 <__aeabi_dmul>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	4610      	mov	r0, r2
 8001a40:	4619      	mov	r1, r3
 8001a42:	f04f 0200 	mov.w	r2, #0
 8001a46:	4b71      	ldr	r3, [pc, #452]	; (8001c0c <BMP280_GetPressure+0x344>)
 8001a48:	f7fe fea8 	bl	800079c <__aeabi_ddiv>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	460b      	mov	r3, r1
 8001a50:	4620      	mov	r0, r4
 8001a52:	4629      	mov	r1, r5
 8001a54:	f7fe fbc6 	bl	80001e4 <__adddf3>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	460c      	mov	r4, r1
 8001a5c:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var1 = (1.0+var1/32768)*((double)bmp.dig_P1);
 8001a60:	f04f 0200 	mov.w	r2, #0
 8001a64:	4b66      	ldr	r3, [pc, #408]	; (8001c00 <BMP280_GetPressure+0x338>)
 8001a66:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a6a:	f7fe fe97 	bl	800079c <__aeabi_ddiv>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	460c      	mov	r4, r1
 8001a72:	4618      	mov	r0, r3
 8001a74:	4621      	mov	r1, r4
 8001a76:	f04f 0200 	mov.w	r2, #0
 8001a7a:	4b65      	ldr	r3, [pc, #404]	; (8001c10 <BMP280_GetPressure+0x348>)
 8001a7c:	f7fe fbb2 	bl	80001e4 <__adddf3>
 8001a80:	4603      	mov	r3, r0
 8001a82:	460c      	mov	r4, r1
 8001a84:	4625      	mov	r5, r4
 8001a86:	461c      	mov	r4, r3
 8001a88:	4b5c      	ldr	r3, [pc, #368]	; (8001bfc <BMP280_GetPressure+0x334>)
 8001a8a:	88db      	ldrh	r3, [r3, #6]
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7fe fce5 	bl	800045c <__aeabi_ui2d>
 8001a92:	4602      	mov	r2, r0
 8001a94:	460b      	mov	r3, r1
 8001a96:	4620      	mov	r0, r4
 8001a98:	4629      	mov	r1, r5
 8001a9a:	f7fe fd55 	bl	8000548 <__aeabi_dmul>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	460c      	mov	r4, r1
 8001aa2:	e9c7 3406 	strd	r3, r4, [r7, #24]
	double p = 1048576-(double)P_val;
 8001aa6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001aa8:	f7fe fce8 	bl	800047c <__aeabi_i2d>
 8001aac:	4603      	mov	r3, r0
 8001aae:	460c      	mov	r4, r1
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	4623      	mov	r3, r4
 8001ab4:	f04f 0000 	mov.w	r0, #0
 8001ab8:	4956      	ldr	r1, [pc, #344]	; (8001c14 <BMP280_GetPressure+0x34c>)
 8001aba:	f7fe fb91 	bl	80001e0 <__aeabi_dsub>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	460c      	mov	r4, r1
 8001ac2:	e9c7 3402 	strd	r3, r4, [r7, #8]
	p = (p-(var2/4096.0))*6250.0/var1;
 8001ac6:	f04f 0200 	mov.w	r2, #0
 8001aca:	4b53      	ldr	r3, [pc, #332]	; (8001c18 <BMP280_GetPressure+0x350>)
 8001acc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001ad0:	f7fe fe64 	bl	800079c <__aeabi_ddiv>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	460c      	mov	r4, r1
 8001ad8:	461a      	mov	r2, r3
 8001ada:	4623      	mov	r3, r4
 8001adc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001ae0:	f7fe fb7e 	bl	80001e0 <__aeabi_dsub>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	460c      	mov	r4, r1
 8001ae8:	4618      	mov	r0, r3
 8001aea:	4621      	mov	r1, r4
 8001aec:	a33e      	add	r3, pc, #248	; (adr r3, 8001be8 <BMP280_GetPressure+0x320>)
 8001aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af2:	f7fe fd29 	bl	8000548 <__aeabi_dmul>
 8001af6:	4603      	mov	r3, r0
 8001af8:	460c      	mov	r4, r1
 8001afa:	4618      	mov	r0, r3
 8001afc:	4621      	mov	r1, r4
 8001afe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b02:	f7fe fe4b 	bl	800079c <__aeabi_ddiv>
 8001b06:	4603      	mov	r3, r0
 8001b08:	460c      	mov	r4, r1
 8001b0a:	e9c7 3402 	strd	r3, r4, [r7, #8]
	var1 = ((double)bmp.dig_P9)*p*p/2147483648.0;
 8001b0e:	4b3b      	ldr	r3, [pc, #236]	; (8001bfc <BMP280_GetPressure+0x334>)
 8001b10:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7fe fcb1 	bl	800047c <__aeabi_i2d>
 8001b1a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b1e:	f7fe fd13 	bl	8000548 <__aeabi_dmul>
 8001b22:	4603      	mov	r3, r0
 8001b24:	460c      	mov	r4, r1
 8001b26:	4618      	mov	r0, r3
 8001b28:	4621      	mov	r1, r4
 8001b2a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b2e:	f7fe fd0b 	bl	8000548 <__aeabi_dmul>
 8001b32:	4603      	mov	r3, r0
 8001b34:	460c      	mov	r4, r1
 8001b36:	4618      	mov	r0, r3
 8001b38:	4621      	mov	r1, r4
 8001b3a:	f04f 0200 	mov.w	r2, #0
 8001b3e:	4b37      	ldr	r3, [pc, #220]	; (8001c1c <BMP280_GetPressure+0x354>)
 8001b40:	f7fe fe2c 	bl	800079c <__aeabi_ddiv>
 8001b44:	4603      	mov	r3, r0
 8001b46:	460c      	mov	r4, r1
 8001b48:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var2 = p*((double)bmp.dig_P8)/32768.0;
 8001b4c:	4b2b      	ldr	r3, [pc, #172]	; (8001bfc <BMP280_GetPressure+0x334>)
 8001b4e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7fe fc92 	bl	800047c <__aeabi_i2d>
 8001b58:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b5c:	f7fe fcf4 	bl	8000548 <__aeabi_dmul>
 8001b60:	4603      	mov	r3, r0
 8001b62:	460c      	mov	r4, r1
 8001b64:	4618      	mov	r0, r3
 8001b66:	4621      	mov	r1, r4
 8001b68:	f04f 0200 	mov.w	r2, #0
 8001b6c:	4b24      	ldr	r3, [pc, #144]	; (8001c00 <BMP280_GetPressure+0x338>)
 8001b6e:	f7fe fe15 	bl	800079c <__aeabi_ddiv>
 8001b72:	4603      	mov	r3, r0
 8001b74:	460c      	mov	r4, r1
 8001b76:	e9c7 3404 	strd	r3, r4, [r7, #16]
	p = p +(var1+var2+((double)bmp.dig_P7))/16.0;
 8001b7a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001b7e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b82:	f7fe fb2f 	bl	80001e4 <__adddf3>
 8001b86:	4603      	mov	r3, r0
 8001b88:	460c      	mov	r4, r1
 8001b8a:	4625      	mov	r5, r4
 8001b8c:	461c      	mov	r4, r3
 8001b8e:	4b1b      	ldr	r3, [pc, #108]	; (8001bfc <BMP280_GetPressure+0x334>)
 8001b90:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7fe fc71 	bl	800047c <__aeabi_i2d>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	4620      	mov	r0, r4
 8001ba0:	4629      	mov	r1, r5
 8001ba2:	f7fe fb1f 	bl	80001e4 <__adddf3>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	460c      	mov	r4, r1
 8001baa:	4618      	mov	r0, r3
 8001bac:	4621      	mov	r1, r4
 8001bae:	f04f 0200 	mov.w	r2, #0
 8001bb2:	4b1b      	ldr	r3, [pc, #108]	; (8001c20 <BMP280_GetPressure+0x358>)
 8001bb4:	f7fe fdf2 	bl	800079c <__aeabi_ddiv>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	460c      	mov	r4, r1
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	4623      	mov	r3, r4
 8001bc0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001bc4:	f7fe fb0e 	bl	80001e4 <__adddf3>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	460c      	mov	r4, r1
 8001bcc:	e9c7 3402 	strd	r3, r4, [r7, #8]

	return p;
 8001bd0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001bd4:	f7fe fef2 	bl	80009bc <__aeabi_d2f>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	ee07 3a90 	vmov	s15, r3
}
 8001bde:	eeb0 0a67 	vmov.f32	s0, s15
 8001be2:	3728      	adds	r7, #40	; 0x28
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bdb0      	pop	{r4, r5, r7, pc}
 8001be8:	00000000 	.word	0x00000000
 8001bec:	40b86a00 	.word	0x40b86a00
 8001bf0:	40003c00 	.word	0x40003c00
 8001bf4:	20000098 	.word	0x20000098
 8001bf8:	40ef4000 	.word	0x40ef4000
 8001bfc:	20000078 	.word	0x20000078
 8001c00:	40e00000 	.word	0x40e00000
 8001c04:	40100000 	.word	0x40100000
 8001c08:	40f00000 	.word	0x40f00000
 8001c0c:	41200000 	.word	0x41200000
 8001c10:	3ff00000 	.word	0x3ff00000
 8001c14:	41300000 	.word	0x41300000
 8001c18:	40b00000 	.word	0x40b00000
 8001c1c:	41e00000 	.word	0x41e00000
 8001c20:	40300000 	.word	0x40300000

08001c24 <SysTick_Handler>:
// SysTick_Handler function will be called every 1 us
void SysTick_Handler()
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
    if (usTicks != 0)
 8001c28:	4b06      	ldr	r3, [pc, #24]	; (8001c44 <SysTick_Handler+0x20>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d004      	beq.n	8001c3a <SysTick_Handler+0x16>
    {
        usTicks--;
 8001c30:	4b04      	ldr	r3, [pc, #16]	; (8001c44 <SysTick_Handler+0x20>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	3b01      	subs	r3, #1
 8001c36:	4a03      	ldr	r2, [pc, #12]	; (8001c44 <SysTick_Handler+0x20>)
 8001c38:	6013      	str	r3, [r2, #0]
    }
}
 8001c3a:	bf00      	nop
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	20000090 	.word	0x20000090

08001c48 <BMP280_Force_Measure>:

BMPStatus_t BMP280_Force_Measure(double* temp,double* pressure)
{
 8001c48:	b590      	push	{r4, r7, lr}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	6039      	str	r1, [r7, #0]
	int8_t mcbyte,flag;
	BMP280_Read_Register(ctrl_meas,&mcbyte,1,SPI3);
 8001c52:	f107 010f 	add.w	r1, r7, #15
 8001c56:	4b2b      	ldr	r3, [pc, #172]	; (8001d04 <BMP280_Force_Measure+0xbc>)
 8001c58:	2201      	movs	r2, #1
 8001c5a:	20f4      	movs	r0, #244	; 0xf4
 8001c5c:	f7ff fbda 	bl	8001414 <BMP280_Read_Register>
	//check if in sleep
	if((mcbyte&0b11) != BMP280_CTRLMEAS_MODE_SLEEP)
 8001c60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	f003 0303 	and.w	r3, r3, #3
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d005      	beq.n	8001c7a <BMP280_Force_Measure+0x32>
	{
		mcbyte &= 0b11111100; //clear mode
 8001c6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c72:	f023 0303 	bic.w	r3, r3, #3
 8001c76:	b25b      	sxtb	r3, r3
 8001c78:	73fb      	strb	r3, [r7, #15]
	}
	mcbyte |= BMP280_CTRLMEAS_MODE_FORCED;
 8001c7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c7e:	f043 0301 	orr.w	r3, r3, #1
 8001c82:	b25b      	sxtb	r3, r3
 8001c84:	73fb      	strb	r3, [r7, #15]
	BMP280_Write_Register(ctrl_meas,mcbyte,SPI3);
 8001c86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	4a1d      	ldr	r2, [pc, #116]	; (8001d04 <BMP280_Force_Measure+0xbc>)
 8001c8e:	4619      	mov	r1, r3
 8001c90:	20f4      	movs	r0, #244	; 0xf4
 8001c92:	f7ff fd1d 	bl	80016d0 <BMP280_Write_Register>
	//verify register settings successful
	BMP280_Read_Register(ctrl_meas,&flag,1,SPI3);
 8001c96:	f107 010e 	add.w	r1, r7, #14
 8001c9a:	4b1a      	ldr	r3, [pc, #104]	; (8001d04 <BMP280_Force_Measure+0xbc>)
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	20f4      	movs	r0, #244	; 0xf4
 8001ca0:	f7ff fbb8 	bl	8001414 <BMP280_Read_Register>
	if(flag != mcbyte)
 8001ca4:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001ca8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d008      	beq.n	8001cc2 <BMP280_Force_Measure+0x7a>
	{
		return BMP_WRITE_ERROR;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e023      	b.n	8001cfc <BMP280_Force_Measure+0xb4>
	}
	//wait for mode to return to sleep

	while((flag&0b11) != BMP280_CTRLMEAS_MODE_SLEEP)
	{
		BMP280_Read_Register(ctrl_meas,&flag,1,SPI3);
 8001cb4:	f107 010e 	add.w	r1, r7, #14
 8001cb8:	4b12      	ldr	r3, [pc, #72]	; (8001d04 <BMP280_Force_Measure+0xbc>)
 8001cba:	2201      	movs	r2, #1
 8001cbc:	20f4      	movs	r0, #244	; 0xf4
 8001cbe:	f7ff fba9 	bl	8001414 <BMP280_Read_Register>
	while((flag&0b11) != BMP280_CTRLMEAS_MODE_SLEEP)
 8001cc2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	f003 0303 	and.w	r3, r3, #3
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d1f1      	bne.n	8001cb4 <BMP280_Force_Measure+0x6c>
	}
	//read temp
	*temp = BMP280_GetTemp();
 8001cd0:	f7ff fd28 	bl	8001724 <BMP280_GetTemp>
 8001cd4:	eeb0 7a40 	vmov.f32	s14, s0
 8001cd8:	eef0 7a60 	vmov.f32	s15, s1
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	ed83 7b00 	vstr	d7, [r3]
	*pressure = BMP280_GetPressure();
 8001ce2:	f7ff fdf1 	bl	80018c8 <BMP280_GetPressure>
 8001ce6:	ee10 3a10 	vmov	r3, s0
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7fe fbd8 	bl	80004a0 <__aeabi_f2d>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	460c      	mov	r4, r1
 8001cf4:	683a      	ldr	r2, [r7, #0]
 8001cf6:	e882 0018 	stmia.w	r2, {r3, r4}
	return BMP_OK;
 8001cfa:	2301      	movs	r3, #1
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3714      	adds	r7, #20
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd90      	pop	{r4, r7, pc}
 8001d04:	40003c00 	.word	0x40003c00

08001d08 <DelayInit>:
void DelayInit()
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
    // Update SystemCoreClock value
    SystemCoreClockUpdate();
 8001d0c:	f000 fad4 	bl	80022b8 <SystemCoreClockUpdate>
    // Configure the SysTick timer to overflow every 1 us
    SysTick_Config(SystemCoreClock / 1000000);
 8001d10:	4b05      	ldr	r3, [pc, #20]	; (8001d28 <DelayInit+0x20>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a05      	ldr	r2, [pc, #20]	; (8001d2c <DelayInit+0x24>)
 8001d16:	fba2 2303 	umull	r2, r3, r2, r3
 8001d1a:	0c9b      	lsrs	r3, r3, #18
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7ff fb2b 	bl	8001378 <SysTick_Config>
}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	20000018 	.word	0x20000018
 8001d2c:	431bde83 	.word	0x431bde83

08001d30 <DelayUs>:

void DelayUs(uint32_t us)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
    // Reload us value
    usTicks = us;
 8001d38:	4a06      	ldr	r2, [pc, #24]	; (8001d54 <DelayUs+0x24>)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6013      	str	r3, [r2, #0]
    // Wait until usTick reach zero
    while (usTicks);
 8001d3e:	bf00      	nop
 8001d40:	4b04      	ldr	r3, [pc, #16]	; (8001d54 <DelayUs+0x24>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d1fb      	bne.n	8001d40 <DelayUs+0x10>
}
 8001d48:	bf00      	nop
 8001d4a:	370c      	adds	r7, #12
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr
 8001d54:	20000090 	.word	0x20000090

08001d58 <DelayMs>:

void DelayMs(uint32_t ms)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
    // Wait until ms reach zero
    while (ms--)
 8001d60:	e003      	b.n	8001d6a <DelayMs+0x12>
    {
        // Delay 1ms
        DelayUs(1000);
 8001d62:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d66:	f7ff ffe3 	bl	8001d30 <DelayUs>
    while (ms--)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	1e5a      	subs	r2, r3, #1
 8001d6e:	607a      	str	r2, [r7, #4]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d1f6      	bne.n	8001d62 <DelayMs+0xa>
    }
}
 8001d74:	bf00      	nop
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <TIM5_IRQHandler>:
	Delay_Timer->ARR = arr_value;
	TIM_Cmd(Delay_Timer, ENABLE);
	TIM_ITConfig(Delay_Timer,TIM_IT_Update,ENABLE);
}
void Delay_IRQHandler(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
	//set timeout flag
	timeout = 1;
 8001d80:	4b05      	ldr	r3, [pc, #20]	; (8001d98 <TIM5_IRQHandler+0x1c>)
 8001d82:	2201      	movs	r2, #1
 8001d84:	601a      	str	r2, [r3, #0]
	//disable timer
	TIM_ClearITPendingBit(Delay_Timer, TIM_IT_Update);
 8001d86:	2101      	movs	r1, #1
 8001d88:	4804      	ldr	r0, [pc, #16]	; (8001d9c <TIM5_IRQHandler+0x20>)
 8001d8a:	f7ff f995 	bl	80010b8 <TIM_ClearITPendingBit>
	Delay_Disable();
 8001d8e:	f000 f807 	bl	8001da0 <Delay_Disable>
}
 8001d92:	bf00      	nop
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	200000a4 	.word	0x200000a4
 8001d9c:	40000c00 	.word	0x40000c00

08001da0 <Delay_Disable>:

void Delay_Disable(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
	//turn off timer
	TIM_ITConfig(Delay_Timer,TIM_IT_Update,DISABLE);
 8001da4:	2200      	movs	r2, #0
 8001da6:	2101      	movs	r1, #1
 8001da8:	4805      	ldr	r0, [pc, #20]	; (8001dc0 <Delay_Disable+0x20>)
 8001daa:	f7ff f961 	bl	8001070 <TIM_ITConfig>
	TIM_Cmd(Delay_Timer, DISABLE);
 8001dae:	2100      	movs	r1, #0
 8001db0:	4803      	ldr	r0, [pc, #12]	; (8001dc0 <Delay_Disable+0x20>)
 8001db2:	f7ff f931 	bl	8001018 <TIM_Cmd>
	//clear counter
	assert_param(IS_TIM_ALL_PERIPH(Delay_Timer));
	Delay_Timer->CNT = 0;
 8001db6:	4b02      	ldr	r3, [pc, #8]	; (8001dc0 <Delay_Disable+0x20>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	625a      	str	r2, [r3, #36]	; 0x24

}
 8001dbc:	bf00      	nop
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40000c00 	.word	0x40000c00

08001dc4 <init_SPI>:
 */

#include "stm32f4xx.h"
#include "SPI.h"
void init_SPI()
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b08c      	sub	sp, #48	; 0x30
 8001dc8:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI3,ENABLE);
 8001dca:	2101      	movs	r1, #1
 8001dcc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001dd0:	f7ff f85e 	bl	8000e90 <RCC_APB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB,ENABLE);
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	2002      	movs	r0, #2
 8001dd8:	f7ff f83a 	bl	8000e50 <RCC_AHB1PeriphClockCmd>
	RCC_ClocksTypeDef rcc;
	RCC_GetClocksFreq(&rcc);
 8001ddc:	f107 0320 	add.w	r3, r7, #32
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7fe ff8d 	bl	8000d00 <RCC_GetClocksFreq>
	//SPI Init
	SPI_InitTypeDef SPI_InitStruct;
	SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_64;
 8001de6:	2328      	movs	r3, #40	; 0x28
 8001de8:	833b      	strh	r3, [r7, #24]
	SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;
 8001dea:	2300      	movs	r3, #0
 8001dec:	82bb      	strh	r3, [r7, #20]
	SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;
 8001dee:	2300      	movs	r3, #0
 8001df0:	827b      	strh	r3, [r7, #18]
	SPI_InitStruct.SPI_DataSize = SPI_DataSize_8b;
 8001df2:	2300      	movs	r3, #0
 8001df4:	823b      	strh	r3, [r7, #16]
	SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;
 8001df6:	2300      	movs	r3, #0
 8001df8:	837b      	strh	r3, [r7, #26]
	SPI_InitStruct.SPI_Mode = SPI_Mode_Master;
 8001dfa:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001dfe:	81fb      	strh	r3, [r7, #14]
	SPI_InitStruct.SPI_NSS = SPI_NSS_Soft | SPI_NSSInternalSoft_Set;
 8001e00:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e04:	82fb      	strh	r3, [r7, #22]
	SPI_Init(SPI3,&SPI_InitStruct);
 8001e06:	f107 030c 	add.w	r3, r7, #12
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	4816      	ldr	r0, [pc, #88]	; (8001e68 <init_SPI+0xa4>)
 8001e0e:	f7ff f89f 	bl	8000f50 <SPI_Init>
	SPI_Cmd(SPI3, ENABLE);
 8001e12:	2101      	movs	r1, #1
 8001e14:	4814      	ldr	r0, [pc, #80]	; (8001e68 <init_SPI+0xa4>)
 8001e16:	f7ff f8df 	bl	8000fd8 <SPI_Cmd>

	//GPIO AF Init
	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	723b      	strb	r3, [r7, #8]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	72bb      	strb	r3, [r7, #10]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8001e22:	2302      	movs	r3, #2
 8001e24:	727b      	strb	r3, [r7, #9]
	GPIO_InitStruct.GPIO_Pin = (MISO_Pin |MOSI_Pin | SCLK_Pin);
 8001e26:	2338      	movs	r3, #56	; 0x38
 8001e28:	607b      	str	r3, [r7, #4]
	GPIO_Init(GPIOB,&GPIO_InitStruct);
 8001e2a:	1d3b      	adds	r3, r7, #4
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	480f      	ldr	r0, [pc, #60]	; (8001e6c <init_SPI+0xa8>)
 8001e30:	f7fe fe76 	bl	8000b20 <GPIO_Init>
	//GPIO AF
	GPIO_PinAFConfig(GPIOB,SCLK_Pinsrc,GPIO_AF_SPI3);
 8001e34:	2206      	movs	r2, #6
 8001e36:	2103      	movs	r1, #3
 8001e38:	480c      	ldr	r0, [pc, #48]	; (8001e6c <init_SPI+0xa8>)
 8001e3a:	f7fe ff17 	bl	8000c6c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB,MOSI_Pinsrc,GPIO_AF_SPI3);
 8001e3e:	2206      	movs	r2, #6
 8001e40:	2105      	movs	r1, #5
 8001e42:	480a      	ldr	r0, [pc, #40]	; (8001e6c <init_SPI+0xa8>)
 8001e44:	f7fe ff12 	bl	8000c6c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB,MISO_Pinsrc,GPIO_AF_SPI3);
 8001e48:	2206      	movs	r2, #6
 8001e4a:	2104      	movs	r1, #4
 8001e4c:	4807      	ldr	r0, [pc, #28]	; (8001e6c <init_SPI+0xa8>)
 8001e4e:	f7fe ff0d 	bl	8000c6c <GPIO_PinAFConfig>

	init_Control_pin();
 8001e52:	f000 f80f 	bl	8001e74 <init_Control_pin>

	//disable Slave
	SS_DISABLE;
 8001e56:	4b06      	ldr	r3, [pc, #24]	; (8001e70 <init_SPI+0xac>)
 8001e58:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e5c:	615a      	str	r2, [r3, #20]
}
 8001e5e:	bf00      	nop
 8001e60:	3730      	adds	r7, #48	; 0x30
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	40003c00 	.word	0x40003c00
 8001e6c:	40020400 	.word	0x40020400
 8001e70:	40020000 	.word	0x40020000

08001e74 <init_Control_pin>:
void init_Control_pin(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
	//change to match CS pin
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 8001e7a:	2101      	movs	r1, #1
 8001e7c:	2001      	movs	r0, #1
 8001e7e:	f7fe ffe7 	bl	8000e50 <RCC_AHB1PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8001e82:	2301      	movs	r3, #1
 8001e84:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 8001e86:	2301      	movs	r3, #1
 8001e88:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8001e8e:	2302      	movs	r3, #2
 8001e90:	717b      	strb	r3, [r7, #5]
	GPIO_InitStruct.GPIO_Pin = (CS_Pin);
 8001e92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e96:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOA,&GPIO_InitStruct);
 8001e98:	463b      	mov	r3, r7
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4803      	ldr	r0, [pc, #12]	; (8001eac <init_Control_pin+0x38>)
 8001e9e:	f7fe fe3f 	bl	8000b20 <GPIO_Init>
}
 8001ea2:	bf00      	nop
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	40020000 	.word	0x40020000

08001eb0 <SPI_Transfer>:
uint8_t SPI_Transfer(uint8_t byte, SPI_TypeDef* SPIx)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	6039      	str	r1, [r7, #0]
 8001eba:	71fb      	strb	r3, [r7, #7]
	//write Data to register
	SPIx->DR = byte;
 8001ebc:	79fb      	ldrb	r3, [r7, #7]
 8001ebe:	b29a      	uxth	r2, r3
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	819a      	strh	r2, [r3, #12]
	//TODO: Time out Condition
	while(!(SPIx->SR & SPI_SR_TXE));
 8001ec4:	bf00      	nop
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	891b      	ldrh	r3, [r3, #8]
 8001eca:	b29b      	uxth	r3, r3
 8001ecc:	f003 0302 	and.w	r3, r3, #2
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d0f8      	beq.n	8001ec6 <SPI_Transfer+0x16>
	//wait until data recieved
	while(!(SPIx->SR & (SPI_SR_RXNE)));
 8001ed4:	bf00      	nop
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	891b      	ldrh	r3, [r3, #8]
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	f003 0301 	and.w	r3, r3, #1
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d0f8      	beq.n	8001ed6 <SPI_Transfer+0x26>
	//wait for transfer to finish
	while(SPIx->SR & SPI_SR_BSY);
 8001ee4:	bf00      	nop
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	891b      	ldrh	r3, [r3, #8]
 8001eea:	b29b      	uxth	r3, r3
 8001eec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d1f8      	bne.n	8001ee6 <SPI_Transfer+0x36>
	return (SPIx->DR&0xFF);
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	899b      	ldrh	r3, [r3, #12]
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	b2db      	uxtb	r3, r3
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr

08001f08 <TIM2_IRQHandler>:


}

void TIM2_IRQHandler()
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b088      	sub	sp, #32
 8001f0c:	af00      	add	r7, sp, #0

	if(capture1 == -1)
 8001f0e:	4b33      	ldr	r3, [pc, #204]	; (8001fdc <TIM2_IRQHandler+0xd4>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f16:	d107      	bne.n	8001f28 <TIM2_IRQHandler+0x20>
	{
		capture1 = TIM_GetCapture2(TIM_AN);
 8001f18:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f1c:	f7ff f89c 	bl	8001058 <TIM_GetCapture2>
 8001f20:	4602      	mov	r2, r0
 8001f22:	4b2e      	ldr	r3, [pc, #184]	; (8001fdc <TIM2_IRQHandler+0xd4>)
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	e050      	b.n	8001fca <TIM2_IRQHandler+0xc2>
	}else
	{
		capture2 = TIM_GetCapture2(TIM_AN);
 8001f28:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f2c:	f7ff f894 	bl	8001058 <TIM_GetCapture2>
 8001f30:	4602      	mov	r2, r0
 8001f32:	4b2b      	ldr	r3, [pc, #172]	; (8001fe0 <TIM2_IRQHandler+0xd8>)
 8001f34:	601a      	str	r2, [r3, #0]
		uint32_t clks;
		//compute elapsed clock cycles
		if(capture2 > capture1)
 8001f36:	4b2a      	ldr	r3, [pc, #168]	; (8001fe0 <TIM2_IRQHandler+0xd8>)
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	4b28      	ldr	r3, [pc, #160]	; (8001fdc <TIM2_IRQHandler+0xd4>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	d906      	bls.n	8001f50 <TIM2_IRQHandler+0x48>
		{
			clks = capture2 -capture1;
 8001f42:	4b27      	ldr	r3, [pc, #156]	; (8001fe0 <TIM2_IRQHandler+0xd8>)
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	4b25      	ldr	r3, [pc, #148]	; (8001fdc <TIM2_IRQHandler+0xd4>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	61fb      	str	r3, [r7, #28]
 8001f4e:	e011      	b.n	8001f74 <TIM2_IRQHandler+0x6c>
		}
		else if(capture2 < capture1)
 8001f50:	4b23      	ldr	r3, [pc, #140]	; (8001fe0 <TIM2_IRQHandler+0xd8>)
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	4b21      	ldr	r3, [pc, #132]	; (8001fdc <TIM2_IRQHandler+0xd4>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d209      	bcs.n	8001f70 <TIM2_IRQHandler+0x68>
		{
			clks = ((0xFFFF-capture1) + capture2);
 8001f5c:	4b20      	ldr	r3, [pc, #128]	; (8001fe0 <TIM2_IRQHandler+0xd8>)
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	4b1e      	ldr	r3, [pc, #120]	; (8001fdc <TIM2_IRQHandler+0xd4>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001f6a:	33ff      	adds	r3, #255	; 0xff
 8001f6c:	61fb      	str	r3, [r7, #28]
 8001f6e:	e001      	b.n	8001f74 <TIM2_IRQHandler+0x6c>
		}else
		{
			clks = 0;
 8001f70:	2300      	movs	r3, #0
 8001f72:	61fb      	str	r3, [r7, #28]
		}
		//calculate frequency
		RCC_ClocksTypeDef rcc;
		RCC_GetClocksFreq(&rcc);
 8001f74:	1d3b      	adds	r3, r7, #4
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7fe fec2 	bl	8000d00 <RCC_GetClocksFreq>
		float frequency = (float)rcc.PCLK1_Frequency/clks;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	ee07 3a90 	vmov	s15, r3
 8001f82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	ee07 3a90 	vmov	s15, r3
 8001f8c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f94:	edc7 7a06 	vstr	s15, [r7, #24]
		//calculate revolutions per second
		float rph = frequency*3600; //convert to rph 1600 rph = 1 mph
 8001f98:	edd7 7a06 	vldr	s15, [r7, #24]
 8001f9c:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001fe4 <TIM2_IRQHandler+0xdc>
 8001fa0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fa4:	edc7 7a05 	vstr	s15, [r7, #20]

		windspeed = (rph/1600) +SPEED_OFFSET;
 8001fa8:	ed97 7a05 	vldr	s14, [r7, #20]
 8001fac:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8001fe8 <TIM2_IRQHandler+0xe0>
 8001fb0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fb4:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001fec <TIM2_IRQHandler+0xe4>
 8001fb8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001fbc:	4b0c      	ldr	r3, [pc, #48]	; (8001ff0 <TIM2_IRQHandler+0xe8>)
 8001fbe:	edc3 7a00 	vstr	s15, [r3]
		//reset capture values
		capture1 = -1;
 8001fc2:	4b06      	ldr	r3, [pc, #24]	; (8001fdc <TIM2_IRQHandler+0xd4>)
 8001fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8001fc8:	601a      	str	r2, [r3, #0]
	}

	//clear pending bit
	TIM_ClearITPendingBit(TIM_AN,TIM_IT_CC2);
 8001fca:	2104      	movs	r1, #4
 8001fcc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001fd0:	f7ff f872 	bl	80010b8 <TIM_ClearITPendingBit>
}
 8001fd4:	bf00      	nop
 8001fd6:	3720      	adds	r7, #32
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	20000010 	.word	0x20000010
 8001fe0:	20000014 	.word	0x20000014
 8001fe4:	45610000 	.word	0x45610000
 8001fe8:	44c80000 	.word	0x44c80000
 8001fec:	00000000 	.word	0x00000000
 8001ff0:	200000b4 	.word	0x200000b4
 8001ff4:	00000000 	.word	0x00000000

08001ff8 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 8001ff8:	b5b0      	push	{r4, r5, r7, lr}
 8001ffa:	b0aa      	sub	sp, #168	; 0xa8
 8001ffc:	af02      	add	r7, sp, #8
	init_LED();
 8001ffe:	f000 f8c1 	bl	8002184 <init_LED>

	//init_Delay();
	//DEBUG TO LAPTOP via usart

	char buff[100];
	if(BMP280_Begin() == BMP_OK)
 8002002:	f7ff f9ed 	bl	80013e0 <BMP280_Begin>
 8002006:	4603      	mov	r3, r0
 8002008:	2b01      	cmp	r3, #1
 800200a:	f040 80aa 	bne.w	8002162 <main+0x16a>
	{

		GPIO_WriteBit(GPIOA,GPIO_Pin_5,SET);
 800200e:	2201      	movs	r2, #1
 8002010:	2120      	movs	r1, #32
 8002012:	4857      	ldr	r0, [pc, #348]	; (8002170 <main+0x178>)
 8002014:	f7fe fe12 	bl	8000c3c <GPIO_WriteBit>
		//get calibration data
		BMP280_GetCoeff(&bmp);
 8002018:	4856      	ldr	r0, [pc, #344]	; (8002174 <main+0x17c>)
 800201a:	f7ff faa1 	bl	8001560 <BMP280_GetCoeff>
		//configure ctrl measurement register
		BMP280_Configure_CTRLMEAS(BMP280_CTRLMEAS_OSRST_OS_1,BMP280_CTRLMEAS_OSRSP_OS_1,BMP280_CTRLMEAS_MODE_SLEEP);
 800201e:	2200      	movs	r2, #0
 8002020:	2120      	movs	r1, #32
 8002022:	2004      	movs	r0, #4
 8002024:	f7ff fa2e 	bl	8001484 <BMP280_Configure_CTRLMEAS>
		//configure filter, i2c mode, odr
		BMP280_Configure_Config(BMP280_CONFIG_tsb_1000,BMP280_CONFIG_FILTER_COEFF_OFF,BMP280_CONFIG_SPI3_DIS);
 8002028:	2200      	movs	r2, #0
 800202a:	2100      	movs	r1, #0
 800202c:	20a0      	movs	r0, #160	; 0xa0
 800202e:	f7ff fa65 	bl	80014fc <BMP280_Configure_Config>
		double temp,press;
		TM_USART_Init(USART2,TM_USART_PinsPack_1,115200);
 8002032:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002036:	2100      	movs	r1, #0
 8002038:	484f      	ldr	r0, [pc, #316]	; (8002178 <main+0x180>)
 800203a:	f000 fc2d 	bl	8002898 <TM_USART_Init>
		uint8_t string[] = "Starting BMP280\r\n";
 800203e:	4b4f      	ldr	r3, [pc, #316]	; (800217c <main+0x184>)
 8002040:	f107 0414 	add.w	r4, r7, #20
 8002044:	461d      	mov	r5, r3
 8002046:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002048:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800204a:	682b      	ldr	r3, [r5, #0]
 800204c:	8023      	strh	r3, [r4, #0]
		uint8_t length = sizeof(string)/sizeof(string[0])-1;
 800204e:	2311      	movs	r3, #17
 8002050:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		TM_USART_Send(USART2,string,length);
 8002054:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8002058:	b29a      	uxth	r2, r3
 800205a:	f107 0314 	add.w	r3, r7, #20
 800205e:	4619      	mov	r1, r3
 8002060:	4845      	ldr	r0, [pc, #276]	; (8002178 <main+0x180>)
 8002062:	f000 fc39 	bl	80028d8 <TM_USART_Send>
		while(1)
		{
			BMP280_Force_Measure(&temp,&press);
 8002066:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800206a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800206e:	4611      	mov	r1, r2
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff fde9 	bl	8001c48 <BMP280_Force_Measure>
			int t[2] = {(int)temp, (int)((temp - (int) temp)*10000)};
 8002076:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 800207a:	4618      	mov	r0, r3
 800207c:	4621      	mov	r1, r4
 800207e:	f7fe fc75 	bl	800096c <__aeabi_d2iz>
 8002082:	4603      	mov	r3, r0
 8002084:	60fb      	str	r3, [r7, #12]
 8002086:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800208a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800208e:	4610      	mov	r0, r2
 8002090:	4619      	mov	r1, r3
 8002092:	f7fe fc6b 	bl	800096c <__aeabi_d2iz>
 8002096:	4603      	mov	r3, r0
 8002098:	4618      	mov	r0, r3
 800209a:	f7fe f9ef 	bl	800047c <__aeabi_i2d>
 800209e:	4602      	mov	r2, r0
 80020a0:	460b      	mov	r3, r1
 80020a2:	4620      	mov	r0, r4
 80020a4:	4629      	mov	r1, r5
 80020a6:	f7fe f89b 	bl	80001e0 <__aeabi_dsub>
 80020aa:	4603      	mov	r3, r0
 80020ac:	460c      	mov	r4, r1
 80020ae:	4618      	mov	r0, r3
 80020b0:	4621      	mov	r1, r4
 80020b2:	a32d      	add	r3, pc, #180	; (adr r3, 8002168 <main+0x170>)
 80020b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b8:	f7fe fa46 	bl	8000548 <__aeabi_dmul>
 80020bc:	4603      	mov	r3, r0
 80020be:	460c      	mov	r4, r1
 80020c0:	4618      	mov	r0, r3
 80020c2:	4621      	mov	r1, r4
 80020c4:	f7fe fc52 	bl	800096c <__aeabi_d2iz>
 80020c8:	4603      	mov	r3, r0
 80020ca:	613b      	str	r3, [r7, #16]
			int p[2] = {(int)press, (int)((press - (int) press)*10000)};
 80020cc:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 80020d0:	4618      	mov	r0, r3
 80020d2:	4621      	mov	r1, r4
 80020d4:	f7fe fc4a 	bl	800096c <__aeabi_d2iz>
 80020d8:	4603      	mov	r3, r0
 80020da:	607b      	str	r3, [r7, #4]
 80020dc:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 80020e0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80020e4:	4610      	mov	r0, r2
 80020e6:	4619      	mov	r1, r3
 80020e8:	f7fe fc40 	bl	800096c <__aeabi_d2iz>
 80020ec:	4603      	mov	r3, r0
 80020ee:	4618      	mov	r0, r3
 80020f0:	f7fe f9c4 	bl	800047c <__aeabi_i2d>
 80020f4:	4602      	mov	r2, r0
 80020f6:	460b      	mov	r3, r1
 80020f8:	4620      	mov	r0, r4
 80020fa:	4629      	mov	r1, r5
 80020fc:	f7fe f870 	bl	80001e0 <__aeabi_dsub>
 8002100:	4603      	mov	r3, r0
 8002102:	460c      	mov	r4, r1
 8002104:	4618      	mov	r0, r3
 8002106:	4621      	mov	r1, r4
 8002108:	a317      	add	r3, pc, #92	; (adr r3, 8002168 <main+0x170>)
 800210a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800210e:	f7fe fa1b 	bl	8000548 <__aeabi_dmul>
 8002112:	4603      	mov	r3, r0
 8002114:	460c      	mov	r4, r1
 8002116:	4618      	mov	r0, r3
 8002118:	4621      	mov	r1, r4
 800211a:	f7fe fc27 	bl	800096c <__aeabi_d2iz>
 800211e:	4603      	mov	r3, r0
 8002120:	60bb      	str	r3, [r7, #8]
			sprintf(buff,"Temp = %d.%d C\t Press = %d.%d Pa\r\n",t[0],t[1],p[0],p[1]);
 8002122:	68f9      	ldr	r1, [r7, #12]
 8002124:	693c      	ldr	r4, [r7, #16]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	68ba      	ldr	r2, [r7, #8]
 800212a:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800212e:	9201      	str	r2, [sp, #4]
 8002130:	9300      	str	r3, [sp, #0]
 8002132:	4623      	mov	r3, r4
 8002134:	460a      	mov	r2, r1
 8002136:	4912      	ldr	r1, [pc, #72]	; (8002180 <main+0x188>)
 8002138:	f000 fa96 	bl	8002668 <sprintf>
			TM_USART_Send(USART2,buff,strlen((char*)buff));
 800213c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002140:	4618      	mov	r0, r3
 8002142:	f7fe f841 	bl	80001c8 <strlen>
 8002146:	4603      	mov	r3, r0
 8002148:	b29a      	uxth	r2, r3
 800214a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800214e:	4619      	mov	r1, r3
 8002150:	4809      	ldr	r0, [pc, #36]	; (8002178 <main+0x180>)
 8002152:	f000 fbc1 	bl	80028d8 <TM_USART_Send>
			DelayMs(1000);
 8002156:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800215a:	f7ff fdfd 	bl	8001d58 <DelayMs>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 800215e:	bf00      	nop
		{
 8002160:	e781      	b.n	8002066 <main+0x6e>
			__NOP();
		}

	}
	while (1)
 8002162:	e7fe      	b.n	8002162 <main+0x16a>
 8002164:	f3af 8000 	nop.w
 8002168:	00000000 	.word	0x00000000
 800216c:	40c38800 	.word	0x40c38800
 8002170:	40020000 	.word	0x40020000
 8002174:	20000078 	.word	0x20000078
 8002178:	40004400 	.word	0x40004400
 800217c:	08002bf8 	.word	0x08002bf8
 8002180:	08002bd4 	.word	0x08002bd4

08002184 <init_LED>:
	{

	}
}
void init_LED()
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 800218a:	2101      	movs	r1, #1
 800218c:	2001      	movs	r0, #1
 800218e:	f7fe fe5f 	bl	8000e50 <RCC_AHB1PeriphClockCmd>
	GPIO_InitTypeDef led;
	led.GPIO_Mode = GPIO_Mode_OUT;
 8002192:	2301      	movs	r3, #1
 8002194:	713b      	strb	r3, [r7, #4]
	led.GPIO_Pin = GPIO_Pin_5;
 8002196:	2320      	movs	r3, #32
 8002198:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOA,&led);
 800219a:	463b      	mov	r3, r7
 800219c:	4619      	mov	r1, r3
 800219e:	4803      	ldr	r0, [pc, #12]	; (80021ac <init_LED+0x28>)
 80021a0:	f7fe fcbe 	bl	8000b20 <GPIO_Init>
}
 80021a4:	bf00      	nop
 80021a6:	3708      	adds	r7, #8
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	40020000 	.word	0x40020000

080021b0 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80021b0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80021b2:	e003      	b.n	80021bc <LoopCopyDataInit>

080021b4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80021b4:	4b0b      	ldr	r3, [pc, #44]	; (80021e4 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 80021b6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80021b8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80021ba:	3104      	adds	r1, #4

080021bc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80021bc:	480a      	ldr	r0, [pc, #40]	; (80021e8 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 80021be:	4b0b      	ldr	r3, [pc, #44]	; (80021ec <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 80021c0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80021c2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80021c4:	d3f6      	bcc.n	80021b4 <CopyDataInit>
  ldr  r2, =_sbss
 80021c6:	4a0a      	ldr	r2, [pc, #40]	; (80021f0 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80021c8:	e002      	b.n	80021d0 <LoopFillZerobss>

080021ca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80021ca:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80021cc:	f842 3b04 	str.w	r3, [r2], #4

080021d0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80021d0:	4b08      	ldr	r3, [pc, #32]	; (80021f4 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80021d2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80021d4:	d3f9      	bcc.n	80021ca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80021d6:	f000 f839 	bl	800224c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021da:	f000 fccb 	bl	8002b74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021de:	f7ff ff0b 	bl	8001ff8 <main>
  bx  lr    
 80021e2:	4770      	bx	lr
  ldr  r3, =_sidata
 80021e4:	08002c14 	.word	0x08002c14
  ldr  r0, =_sdata
 80021e8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80021ec:	2000003c 	.word	0x2000003c
  ldr  r2, =_sbss
 80021f0:	20000040 	.word	0x20000040
  ldr  r3, = _ebss
 80021f4:	200000d8 	.word	0x200000d8

080021f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021f8:	e7fe      	b.n	80021f8 <ADC_IRQHandler>

080021fa <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80021fa:	b480      	push	{r7}
 80021fc:	af00      	add	r7, sp, #0
}
 80021fe:	bf00      	nop
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800220c:	e7fe      	b.n	800220c <HardFault_Handler+0x4>

0800220e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800220e:	b480      	push	{r7}
 8002210:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8002212:	e7fe      	b.n	8002212 <MemManage_Handler+0x4>

08002214 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8002218:	e7fe      	b.n	8002218 <BusFault_Handler+0x4>

0800221a <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800221a:	b480      	push	{r7}
 800221c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800221e:	e7fe      	b.n	800221e <UsageFault_Handler+0x4>

08002220 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
}
 8002224:	bf00      	nop
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr

0800222e <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800222e:	b480      	push	{r7}
 8002230:	af00      	add	r7, sp, #0
}
 8002232:	bf00      	nop
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
}
 8002240:	bf00      	nop
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
	...

0800224c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002250:	4a16      	ldr	r2, [pc, #88]	; (80022ac <SystemInit+0x60>)
 8002252:	4b16      	ldr	r3, [pc, #88]	; (80022ac <SystemInit+0x60>)
 8002254:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002258:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800225c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
	
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002260:	4a13      	ldr	r2, [pc, #76]	; (80022b0 <SystemInit+0x64>)
 8002262:	4b13      	ldr	r3, [pc, #76]	; (80022b0 <SystemInit+0x64>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f043 0301 	orr.w	r3, r3, #1
 800226a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800226c:	4b10      	ldr	r3, [pc, #64]	; (80022b0 <SystemInit+0x64>)
 800226e:	2200      	movs	r2, #0
 8002270:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002272:	4a0f      	ldr	r2, [pc, #60]	; (80022b0 <SystemInit+0x64>)
 8002274:	4b0e      	ldr	r3, [pc, #56]	; (80022b0 <SystemInit+0x64>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800227c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002280:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002282:	4b0b      	ldr	r3, [pc, #44]	; (80022b0 <SystemInit+0x64>)
 8002284:	4a0b      	ldr	r2, [pc, #44]	; (80022b4 <SystemInit+0x68>)
 8002286:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002288:	4a09      	ldr	r2, [pc, #36]	; (80022b0 <SystemInit+0x64>)
 800228a:	4b09      	ldr	r3, [pc, #36]	; (80022b0 <SystemInit+0x64>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002292:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002294:	4b06      	ldr	r3, [pc, #24]	; (80022b0 <SystemInit+0x64>)
 8002296:	2200      	movs	r2, #0
 8002298:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800229a:	f000 f889 	bl	80023b0 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800229e:	4b03      	ldr	r3, [pc, #12]	; (80022ac <SystemInit+0x60>)
 80022a0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80022a4:	609a      	str	r2, [r3, #8]
#endif
}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	e000ed00 	.word	0xe000ed00
 80022b0:	40023800 	.word	0x40023800
 80022b4:	24003010 	.word	0x24003010

080022b8 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b087      	sub	sp, #28
 80022bc:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80022be:	2300      	movs	r3, #0
 80022c0:	613b      	str	r3, [r7, #16]
 80022c2:	2300      	movs	r3, #0
 80022c4:	617b      	str	r3, [r7, #20]
 80022c6:	2302      	movs	r3, #2
 80022c8:	60fb      	str	r3, [r7, #12]
 80022ca:	2300      	movs	r3, #0
 80022cc:	60bb      	str	r3, [r7, #8]
 80022ce:	2302      	movs	r3, #2
 80022d0:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80022d2:	4b32      	ldr	r3, [pc, #200]	; (800239c <SystemCoreClockUpdate+0xe4>)
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	f003 030c 	and.w	r3, r3, #12
 80022da:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	2b04      	cmp	r3, #4
 80022e0:	d007      	beq.n	80022f2 <SystemCoreClockUpdate+0x3a>
 80022e2:	2b08      	cmp	r3, #8
 80022e4:	d009      	beq.n	80022fa <SystemCoreClockUpdate+0x42>
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d13d      	bne.n	8002366 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80022ea:	4b2d      	ldr	r3, [pc, #180]	; (80023a0 <SystemCoreClockUpdate+0xe8>)
 80022ec:	4a2d      	ldr	r2, [pc, #180]	; (80023a4 <SystemCoreClockUpdate+0xec>)
 80022ee:	601a      	str	r2, [r3, #0]
      break;
 80022f0:	e03d      	b.n	800236e <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80022f2:	4b2b      	ldr	r3, [pc, #172]	; (80023a0 <SystemCoreClockUpdate+0xe8>)
 80022f4:	4a2c      	ldr	r2, [pc, #176]	; (80023a8 <SystemCoreClockUpdate+0xf0>)
 80022f6:	601a      	str	r2, [r3, #0]
      break;
 80022f8:	e039      	b.n	800236e <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80022fa:	4b28      	ldr	r3, [pc, #160]	; (800239c <SystemCoreClockUpdate+0xe4>)
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	0d9b      	lsrs	r3, r3, #22
 8002300:	f003 0301 	and.w	r3, r3, #1
 8002304:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002306:	4b25      	ldr	r3, [pc, #148]	; (800239c <SystemCoreClockUpdate+0xe4>)
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800230e:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d00c      	beq.n	8002330 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8002316:	4a24      	ldr	r2, [pc, #144]	; (80023a8 <SystemCoreClockUpdate+0xf0>)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	fbb2 f3f3 	udiv	r3, r2, r3
 800231e:	4a1f      	ldr	r2, [pc, #124]	; (800239c <SystemCoreClockUpdate+0xe4>)
 8002320:	6852      	ldr	r2, [r2, #4]
 8002322:	0992      	lsrs	r2, r2, #6
 8002324:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002328:	fb02 f303 	mul.w	r3, r2, r3
 800232c:	617b      	str	r3, [r7, #20]
 800232e:	e00b      	b.n	8002348 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8002330:	4a1c      	ldr	r2, [pc, #112]	; (80023a4 <SystemCoreClockUpdate+0xec>)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	fbb2 f3f3 	udiv	r3, r2, r3
 8002338:	4a18      	ldr	r2, [pc, #96]	; (800239c <SystemCoreClockUpdate+0xe4>)
 800233a:	6852      	ldr	r2, [r2, #4]
 800233c:	0992      	lsrs	r2, r2, #6
 800233e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002342:	fb02 f303 	mul.w	r3, r2, r3
 8002346:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8002348:	4b14      	ldr	r3, [pc, #80]	; (800239c <SystemCoreClockUpdate+0xe4>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	0c1b      	lsrs	r3, r3, #16
 800234e:	f003 0303 	and.w	r3, r3, #3
 8002352:	3301      	adds	r3, #1
 8002354:	005b      	lsls	r3, r3, #1
 8002356:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8002358:	697a      	ldr	r2, [r7, #20]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002360:	4a0f      	ldr	r2, [pc, #60]	; (80023a0 <SystemCoreClockUpdate+0xe8>)
 8002362:	6013      	str	r3, [r2, #0]
      break;
 8002364:	e003      	b.n	800236e <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 8002366:	4b0e      	ldr	r3, [pc, #56]	; (80023a0 <SystemCoreClockUpdate+0xe8>)
 8002368:	4a0e      	ldr	r2, [pc, #56]	; (80023a4 <SystemCoreClockUpdate+0xec>)
 800236a:	601a      	str	r2, [r3, #0]
      break;
 800236c:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800236e:	4b0b      	ldr	r3, [pc, #44]	; (800239c <SystemCoreClockUpdate+0xe4>)
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	091b      	lsrs	r3, r3, #4
 8002374:	f003 030f 	and.w	r3, r3, #15
 8002378:	4a0c      	ldr	r2, [pc, #48]	; (80023ac <SystemCoreClockUpdate+0xf4>)
 800237a:	5cd3      	ldrb	r3, [r2, r3]
 800237c:	b2db      	uxtb	r3, r3
 800237e:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8002380:	4b07      	ldr	r3, [pc, #28]	; (80023a0 <SystemCoreClockUpdate+0xe8>)
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	fa22 f303 	lsr.w	r3, r2, r3
 800238a:	4a05      	ldr	r2, [pc, #20]	; (80023a0 <SystemCoreClockUpdate+0xe8>)
 800238c:	6013      	str	r3, [r2, #0]
}
 800238e:	bf00      	nop
 8002390:	371c      	adds	r7, #28
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
 800239a:	bf00      	nop
 800239c:	40023800 	.word	0x40023800
 80023a0:	20000018 	.word	0x20000018
 80023a4:	00f42400 	.word	0x00f42400
 80023a8:	007a1200 	.word	0x007a1200
 80023ac:	2000001c 	.word	0x2000001c

080023b0 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80023b6:	2300      	movs	r3, #0
 80023b8:	607b      	str	r3, [r7, #4]
 80023ba:	2300      	movs	r3, #0
 80023bc:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80023be:	4a36      	ldr	r2, [pc, #216]	; (8002498 <SetSysClock+0xe8>)
 80023c0:	4b35      	ldr	r3, [pc, #212]	; (8002498 <SetSysClock+0xe8>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023c8:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80023ca:	4b33      	ldr	r3, [pc, #204]	; (8002498 <SetSysClock+0xe8>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d2:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	3301      	adds	r3, #1
 80023d8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d103      	bne.n	80023e8 <SetSysClock+0x38>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80023e6:	d1f0      	bne.n	80023ca <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80023e8:	4b2b      	ldr	r3, [pc, #172]	; (8002498 <SetSysClock+0xe8>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d002      	beq.n	80023fa <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80023f4:	2301      	movs	r3, #1
 80023f6:	603b      	str	r3, [r7, #0]
 80023f8:	e001      	b.n	80023fe <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80023fa:	2300      	movs	r3, #0
 80023fc:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	2b01      	cmp	r3, #1
 8002402:	d142      	bne.n	800248a <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8002404:	4a24      	ldr	r2, [pc, #144]	; (8002498 <SetSysClock+0xe8>)
 8002406:	4b24      	ldr	r3, [pc, #144]	; (8002498 <SetSysClock+0xe8>)
 8002408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800240e:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8002410:	4a22      	ldr	r2, [pc, #136]	; (800249c <SetSysClock+0xec>)
 8002412:	4b22      	ldr	r3, [pc, #136]	; (800249c <SetSysClock+0xec>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800241a:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800241c:	4a1e      	ldr	r2, [pc, #120]	; (8002498 <SetSysClock+0xe8>)
 800241e:	4b1e      	ldr	r3, [pc, #120]	; (8002498 <SetSysClock+0xe8>)
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8002424:	4a1c      	ldr	r2, [pc, #112]	; (8002498 <SetSysClock+0xe8>)
 8002426:	4b1c      	ldr	r3, [pc, #112]	; (8002498 <SetSysClock+0xe8>)
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800242e:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8002430:	4a19      	ldr	r2, [pc, #100]	; (8002498 <SetSysClock+0xe8>)
 8002432:	4b19      	ldr	r3, [pc, #100]	; (8002498 <SetSysClock+0xe8>)
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800243a:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800243c:	4b16      	ldr	r3, [pc, #88]	; (8002498 <SetSysClock+0xe8>)
 800243e:	4a18      	ldr	r2, [pc, #96]	; (80024a0 <SetSysClock+0xf0>)
 8002440:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8002442:	4a15      	ldr	r2, [pc, #84]	; (8002498 <SetSysClock+0xe8>)
 8002444:	4b14      	ldr	r3, [pc, #80]	; (8002498 <SetSysClock+0xe8>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800244c:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800244e:	bf00      	nop
 8002450:	4b11      	ldr	r3, [pc, #68]	; (8002498 <SetSysClock+0xe8>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d0f9      	beq.n	8002450 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800245c:	4b11      	ldr	r3, [pc, #68]	; (80024a4 <SetSysClock+0xf4>)
 800245e:	f240 6205 	movw	r2, #1541	; 0x605
 8002462:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8002464:	4a0c      	ldr	r2, [pc, #48]	; (8002498 <SetSysClock+0xe8>)
 8002466:	4b0c      	ldr	r3, [pc, #48]	; (8002498 <SetSysClock+0xe8>)
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	f023 0303 	bic.w	r3, r3, #3
 800246e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8002470:	4a09      	ldr	r2, [pc, #36]	; (8002498 <SetSysClock+0xe8>)
 8002472:	4b09      	ldr	r3, [pc, #36]	; (8002498 <SetSysClock+0xe8>)
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f043 0302 	orr.w	r3, r3, #2
 800247a:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 800247c:	bf00      	nop
 800247e:	4b06      	ldr	r3, [pc, #24]	; (8002498 <SetSysClock+0xe8>)
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	f003 030c 	and.w	r3, r3, #12
 8002486:	2b08      	cmp	r3, #8
 8002488:	d1f9      	bne.n	800247e <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800248a:	bf00      	nop
 800248c:	370c      	adds	r7, #12
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	40023800 	.word	0x40023800
 800249c:	40007000 	.word	0x40007000
 80024a0:	07405408 	.word	0x07405408
 80024a4:	40023c00 	.word	0x40023c00

080024a8 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b087      	sub	sp, #28
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	60f8      	str	r0, [r7, #12]
 80024b0:	60b9      	str	r1, [r7, #8]
 80024b2:	607a      	str	r2, [r7, #4]
	int div = 1;
 80024b4:	2301      	movs	r3, #1
 80024b6:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80024b8:	e004      	b.n	80024c4 <ts_itoa+0x1c>
		div *= base;
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	fb02 f303 	mul.w	r3, r2, r3
 80024c2:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	68ba      	ldr	r2, [r7, #8]
 80024c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d2f3      	bcs.n	80024ba <ts_itoa+0x12>

	while (div != 0)
 80024d2:	e029      	b.n	8002528 <ts_itoa+0x80>
	{
		int num = d/div;
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	68ba      	ldr	r2, [r7, #8]
 80024d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80024dc:	613b      	str	r3, [r7, #16]
		d = d%div;
 80024de:	697a      	ldr	r2, [r7, #20]
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	fbb3 f1f2 	udiv	r1, r3, r2
 80024e6:	fb02 f201 	mul.w	r2, r2, r1
 80024ea:	1a9b      	subs	r3, r3, r2
 80024ec:	60bb      	str	r3, [r7, #8]
		div /= base;
 80024ee:	697a      	ldr	r2, [r7, #20]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	fb92 f3f3 	sdiv	r3, r2, r3
 80024f6:	617b      	str	r3, [r7, #20]
		if (num > 9)
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	2b09      	cmp	r3, #9
 80024fc:	dd0a      	ble.n	8002514 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	1c59      	adds	r1, r3, #1
 8002504:	68fa      	ldr	r2, [r7, #12]
 8002506:	6011      	str	r1, [r2, #0]
 8002508:	693a      	ldr	r2, [r7, #16]
 800250a:	b2d2      	uxtb	r2, r2
 800250c:	3237      	adds	r2, #55	; 0x37
 800250e:	b2d2      	uxtb	r2, r2
 8002510:	701a      	strb	r2, [r3, #0]
 8002512:	e009      	b.n	8002528 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	1c59      	adds	r1, r3, #1
 800251a:	68fa      	ldr	r2, [r7, #12]
 800251c:	6011      	str	r1, [r2, #0]
 800251e:	693a      	ldr	r2, [r7, #16]
 8002520:	b2d2      	uxtb	r2, r2
 8002522:	3230      	adds	r2, #48	; 0x30
 8002524:	b2d2      	uxtb	r2, r2
 8002526:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d1d2      	bne.n	80024d4 <ts_itoa+0x2c>
	}
}
 800252e:	bf00      	nop
 8002530:	371c      	adds	r7, #28
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr

0800253a <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 800253a:	b580      	push	{r7, lr}
 800253c:	b088      	sub	sp, #32
 800253e:	af00      	add	r7, sp, #0
 8002540:	60f8      	str	r0, [r7, #12]
 8002542:	60b9      	str	r1, [r7, #8]
 8002544:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	617b      	str	r3, [r7, #20]
	while(*fmt)
 800254a:	e07d      	b.n	8002648 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	2b25      	cmp	r3, #37	; 0x25
 8002552:	d171      	bne.n	8002638 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	3301      	adds	r3, #1
 8002558:	60bb      	str	r3, [r7, #8]
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	2b64      	cmp	r3, #100	; 0x64
 8002560:	d01e      	beq.n	80025a0 <ts_formatstring+0x66>
 8002562:	2b64      	cmp	r3, #100	; 0x64
 8002564:	dc06      	bgt.n	8002574 <ts_formatstring+0x3a>
 8002566:	2b58      	cmp	r3, #88	; 0x58
 8002568:	d050      	beq.n	800260c <ts_formatstring+0xd2>
 800256a:	2b63      	cmp	r3, #99	; 0x63
 800256c:	d00e      	beq.n	800258c <ts_formatstring+0x52>
 800256e:	2b25      	cmp	r3, #37	; 0x25
 8002570:	d058      	beq.n	8002624 <ts_formatstring+0xea>
 8002572:	e05d      	b.n	8002630 <ts_formatstring+0xf6>
 8002574:	2b73      	cmp	r3, #115	; 0x73
 8002576:	d02b      	beq.n	80025d0 <ts_formatstring+0x96>
 8002578:	2b73      	cmp	r3, #115	; 0x73
 800257a:	dc02      	bgt.n	8002582 <ts_formatstring+0x48>
 800257c:	2b69      	cmp	r3, #105	; 0x69
 800257e:	d00f      	beq.n	80025a0 <ts_formatstring+0x66>
 8002580:	e056      	b.n	8002630 <ts_formatstring+0xf6>
 8002582:	2b75      	cmp	r3, #117	; 0x75
 8002584:	d037      	beq.n	80025f6 <ts_formatstring+0xbc>
 8002586:	2b78      	cmp	r3, #120	; 0x78
 8002588:	d040      	beq.n	800260c <ts_formatstring+0xd2>
 800258a:	e051      	b.n	8002630 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	1c5a      	adds	r2, r3, #1
 8002590:	60fa      	str	r2, [r7, #12]
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	1d11      	adds	r1, r2, #4
 8002596:	6079      	str	r1, [r7, #4]
 8002598:	6812      	ldr	r2, [r2, #0]
 800259a:	b2d2      	uxtb	r2, r2
 800259c:	701a      	strb	r2, [r3, #0]
				break;
 800259e:	e047      	b.n	8002630 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	1d1a      	adds	r2, r3, #4
 80025a4:	607a      	str	r2, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	da07      	bge.n	80025c0 <ts_formatstring+0x86>
					{
						val *= -1;
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	425b      	negs	r3, r3
 80025b4:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	1c5a      	adds	r2, r3, #1
 80025ba:	60fa      	str	r2, [r7, #12]
 80025bc:	222d      	movs	r2, #45	; 0x2d
 80025be:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 80025c0:	69f9      	ldr	r1, [r7, #28]
 80025c2:	f107 030c 	add.w	r3, r7, #12
 80025c6:	220a      	movs	r2, #10
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff ff6d 	bl	80024a8 <ts_itoa>
				}
				break;
 80025ce:	e02f      	b.n	8002630 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	1d1a      	adds	r2, r3, #4
 80025d4:	607a      	str	r2, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	61bb      	str	r3, [r7, #24]
					while (*arg)
 80025da:	e007      	b.n	80025ec <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	1c5a      	adds	r2, r3, #1
 80025e0:	60fa      	str	r2, [r7, #12]
 80025e2:	69ba      	ldr	r2, [r7, #24]
 80025e4:	1c51      	adds	r1, r2, #1
 80025e6:	61b9      	str	r1, [r7, #24]
 80025e8:	7812      	ldrb	r2, [r2, #0]
 80025ea:	701a      	strb	r2, [r3, #0]
					while (*arg)
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d1f3      	bne.n	80025dc <ts_formatstring+0xa2>
					}
				}
				break;
 80025f4:	e01c      	b.n	8002630 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	1d1a      	adds	r2, r3, #4
 80025fa:	607a      	str	r2, [r7, #4]
 80025fc:	6819      	ldr	r1, [r3, #0]
 80025fe:	f107 030c 	add.w	r3, r7, #12
 8002602:	220a      	movs	r2, #10
 8002604:	4618      	mov	r0, r3
 8002606:	f7ff ff4f 	bl	80024a8 <ts_itoa>
				break;
 800260a:	e011      	b.n	8002630 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	1d1a      	adds	r2, r3, #4
 8002610:	607a      	str	r2, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4619      	mov	r1, r3
 8002616:	f107 030c 	add.w	r3, r7, #12
 800261a:	2210      	movs	r2, #16
 800261c:	4618      	mov	r0, r3
 800261e:	f7ff ff43 	bl	80024a8 <ts_itoa>
				break;
 8002622:	e005      	b.n	8002630 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	1c5a      	adds	r2, r3, #1
 8002628:	60fa      	str	r2, [r7, #12]
 800262a:	2225      	movs	r2, #37	; 0x25
 800262c:	701a      	strb	r2, [r3, #0]
				  break;
 800262e:	bf00      	nop
			}
			fmt++;
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	3301      	adds	r3, #1
 8002634:	60bb      	str	r3, [r7, #8]
 8002636:	e007      	b.n	8002648 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	1c5a      	adds	r2, r3, #1
 800263c:	60fa      	str	r2, [r7, #12]
 800263e:	68ba      	ldr	r2, [r7, #8]
 8002640:	1c51      	adds	r1, r2, #1
 8002642:	60b9      	str	r1, [r7, #8]
 8002644:	7812      	ldrb	r2, [r2, #0]
 8002646:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	2b00      	cmp	r3, #0
 800264e:	f47f af7d 	bne.w	800254c <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2200      	movs	r2, #0
 8002656:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	461a      	mov	r2, r3
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	1ad3      	subs	r3, r2, r3
}
 8002660:	4618      	mov	r0, r3
 8002662:	3720      	adds	r7, #32
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}

08002668 <sprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int sprintf(char *buf, const char *fmt, ...)
{
 8002668:	b40e      	push	{r1, r2, r3}
 800266a:	b580      	push	{r7, lr}
 800266c:	b085      	sub	sp, #20
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8002672:	f107 0320 	add.w	r3, r7, #32
 8002676:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8002678:	68ba      	ldr	r2, [r7, #8]
 800267a:	69f9      	ldr	r1, [r7, #28]
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	f7ff ff5c 	bl	800253a <ts_formatstring>
 8002682:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8002684:	68fb      	ldr	r3, [r7, #12]
}
 8002686:	4618      	mov	r0, r3
 8002688:	3714      	adds	r7, #20
 800268a:	46bd      	mov	sp, r7
 800268c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002690:	b003      	add	sp, #12
 8002692:	4770      	bx	lr

08002694 <TM_GPIO_InitAlternate>:
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
}

void TM_GPIO_InitAlternate(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed, uint8_t Alternate) {
 8002694:	b580      	push	{r7, lr}
 8002696:	b086      	sub	sp, #24
 8002698:	af02      	add	r7, sp, #8
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	4608      	mov	r0, r1
 800269e:	4611      	mov	r1, r2
 80026a0:	461a      	mov	r2, r3
 80026a2:	4603      	mov	r3, r0
 80026a4:	807b      	strh	r3, [r7, #2]
 80026a6:	460b      	mov	r3, r1
 80026a8:	707b      	strb	r3, [r7, #1]
 80026aa:	4613      	mov	r3, r2
 80026ac:	703b      	strb	r3, [r7, #0]
	uint32_t pinpos;

	/* Check input */
	if (GPIO_Pin == 0x00) {
 80026ae:	887b      	ldrh	r3, [r7, #2]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d03e      	beq.n	8002732 <TM_GPIO_InitAlternate+0x9e>
		return;
	}
	
	/* Enable GPIOx clock */
	TM_GPIO_INT_EnableClock(GPIOx);
 80026b4:	6878      	ldr	r0, [r7, #4]
 80026b6:	f000 f851 	bl	800275c <TM_GPIO_INT_EnableClock>
	
	/* Set alternate functions for all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 80026ba:	2300      	movs	r3, #0
 80026bc:	60fb      	str	r3, [r7, #12]
 80026be:	e029      	b.n	8002714 <TM_GPIO_InitAlternate+0x80>
		/* Check pin */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 80026c0:	887a      	ldrh	r2, [r7, #2]
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	fa42 f303 	asr.w	r3, r2, r3
 80026c8:	f003 0301 	and.w	r3, r3, #1
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d01d      	beq.n	800270c <TM_GPIO_InitAlternate+0x78>
			continue;
		}
		
		/* Set alternate function */
		GPIOx->AFR[pinpos >> 0x03] = (GPIOx->AFR[pinpos >> 0x03] & ~(0x0F << (4 * (pinpos & 0x07)))) | (Alternate << (4 * (pinpos & 0x07)));
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	08da      	lsrs	r2, r3, #3
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	08d9      	lsrs	r1, r3, #3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	3108      	adds	r1, #8
 80026dc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80026e0:	68f9      	ldr	r1, [r7, #12]
 80026e2:	f001 0107 	and.w	r1, r1, #7
 80026e6:	0089      	lsls	r1, r1, #2
 80026e8:	200f      	movs	r0, #15
 80026ea:	fa00 f101 	lsl.w	r1, r0, r1
 80026ee:	43c9      	mvns	r1, r1
 80026f0:	400b      	ands	r3, r1
 80026f2:	7f38      	ldrb	r0, [r7, #28]
 80026f4:	68f9      	ldr	r1, [r7, #12]
 80026f6:	f001 0107 	and.w	r1, r1, #7
 80026fa:	0089      	lsls	r1, r1, #2
 80026fc:	fa00 f101 	lsl.w	r1, r0, r1
 8002700:	4319      	orrs	r1, r3
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	3208      	adds	r2, #8
 8002706:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800270a:	e000      	b.n	800270e <TM_GPIO_InitAlternate+0x7a>
			continue;
 800270c:	bf00      	nop
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	3301      	adds	r3, #1
 8002712:	60fb      	str	r3, [r7, #12]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2b0f      	cmp	r3, #15
 8002718:	d9d2      	bls.n	80026c0 <TM_GPIO_InitAlternate+0x2c>
	}
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, TM_GPIO_Mode_AF, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 800271a:	787a      	ldrb	r2, [r7, #1]
 800271c:	8879      	ldrh	r1, [r7, #2]
 800271e:	7e3b      	ldrb	r3, [r7, #24]
 8002720:	9301      	str	r3, [sp, #4]
 8002722:	783b      	ldrb	r3, [r7, #0]
 8002724:	9300      	str	r3, [sp, #0]
 8002726:	4613      	mov	r3, r2
 8002728:	2202      	movs	r2, #2
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	f000 f82e 	bl	800278c <TM_GPIO_INT_Init>
 8002730:	e000      	b.n	8002734 <TM_GPIO_InitAlternate+0xa0>
		return;
 8002732:	bf00      	nop
}
 8002734:	3710      	adds	r7, #16
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}

0800273a <TM_GPIO_GetPortSource>:
	
	/* Return source */
	return pinsource;
}

uint16_t TM_GPIO_GetPortSource(GPIO_TypeDef* GPIOx) {
 800273a:	b480      	push	{r7}
 800273c:	b083      	sub	sp, #12
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
	/* Get port source number */
	/* Offset from GPIOA                       Difference between 2 GPIO addresses */
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	f103 433f 	add.w	r3, r3, #3204448256	; 0xbf000000
 8002748:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 800274c:	0a9b      	lsrs	r3, r3, #10
 800274e:	b29b      	uxth	r3, r3
}
 8002750:	4618      	mov	r0, r3
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <TM_GPIO_INT_EnableClock>:

/* Private functions */
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx) {
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
	/* Set bit according to the 1 << portsourcenumber */
	RCC->AHB1ENR |= (1 << TM_GPIO_GetPortSource(GPIOx));
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	f7ff ffe8 	bl	800273a <TM_GPIO_GetPortSource>
 800276a:	4603      	mov	r3, r0
 800276c:	461a      	mov	r2, r3
 800276e:	2301      	movs	r3, #1
 8002770:	fa03 f102 	lsl.w	r1, r3, r2
 8002774:	4a04      	ldr	r2, [pc, #16]	; (8002788 <TM_GPIO_INT_EnableClock+0x2c>)
 8002776:	4b04      	ldr	r3, [pc, #16]	; (8002788 <TM_GPIO_INT_EnableClock+0x2c>)
 8002778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277a:	430b      	orrs	r3, r1
 800277c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800277e:	bf00      	nop
 8002780:	3708      	adds	r7, #8
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	40023800 	.word	0x40023800

0800278c <TM_GPIO_INT_Init>:
void TM_GPIO_INT_DisableClock(GPIO_TypeDef* GPIOx) {
	/* Clear bit according to the 1 << portsourcenumber */
	RCC->AHB1ENR &= ~(1 << TM_GPIO_GetPortSource(GPIOx));
}

void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	4608      	mov	r0, r1
 8002796:	4611      	mov	r1, r2
 8002798:	461a      	mov	r2, r3
 800279a:	4603      	mov	r3, r0
 800279c:	807b      	strh	r3, [r7, #2]
 800279e:	460b      	mov	r3, r1
 80027a0:	707b      	strb	r3, [r7, #1]
 80027a2:	4613      	mov	r3, r2
 80027a4:	703b      	strb	r3, [r7, #0]
	uint8_t pinpos;
	uint8_t ptr = TM_GPIO_GetPortSource(GPIOx);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f7ff ffc7 	bl	800273a <TM_GPIO_GetPortSource>
 80027ac:	4603      	mov	r3, r0
 80027ae:	73bb      	strb	r3, [r7, #14]
	
	/* Go through all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 80027b0:	2300      	movs	r3, #0
 80027b2:	73fb      	strb	r3, [r7, #15]
 80027b4:	e067      	b.n	8002886 <TM_GPIO_INT_Init+0xfa>
		/* Check if pin available */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 80027b6:	887a      	ldrh	r2, [r7, #2]
 80027b8:	7bfb      	ldrb	r3, [r7, #15]
 80027ba:	fa42 f303 	asr.w	r3, r2, r3
 80027be:	f003 0301 	and.w	r3, r3, #1
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d05b      	beq.n	800287e <TM_GPIO_INT_Init+0xf2>
			continue;
		}
		
		/* Pin is used */
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 80027c6:	7bbb      	ldrb	r3, [r7, #14]
 80027c8:	7bba      	ldrb	r2, [r7, #14]
 80027ca:	4932      	ldr	r1, [pc, #200]	; (8002894 <TM_GPIO_INT_Init+0x108>)
 80027cc:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80027d0:	b211      	sxth	r1, r2
 80027d2:	7bfa      	ldrb	r2, [r7, #15]
 80027d4:	2001      	movs	r0, #1
 80027d6:	fa00 f202 	lsl.w	r2, r0, r2
 80027da:	b212      	sxth	r2, r2
 80027dc:	430a      	orrs	r2, r1
 80027de:	b212      	sxth	r2, r2
 80027e0:	b291      	uxth	r1, r2
 80027e2:	4a2c      	ldr	r2, [pc, #176]	; (8002894 <TM_GPIO_INT_Init+0x108>)
 80027e4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		
		/* Set GPIO PUPD register */
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	7bfa      	ldrb	r2, [r7, #15]
 80027ee:	0052      	lsls	r2, r2, #1
 80027f0:	2103      	movs	r1, #3
 80027f2:	fa01 f202 	lsl.w	r2, r1, r2
 80027f6:	43d2      	mvns	r2, r2
 80027f8:	4013      	ands	r3, r2
 80027fa:	7e39      	ldrb	r1, [r7, #24]
 80027fc:	7bfa      	ldrb	r2, [r7, #15]
 80027fe:	0052      	lsls	r2, r2, #1
 8002800:	fa01 f202 	lsl.w	r2, r1, r2
 8002804:	431a      	orrs	r2, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	60da      	str	r2, [r3, #12]
		
		/* Set GPIO MODE register */
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	7bfb      	ldrb	r3, [r7, #15]
 8002810:	005b      	lsls	r3, r3, #1
 8002812:	2103      	movs	r1, #3
 8002814:	fa01 f303 	lsl.w	r3, r1, r3
 8002818:	43db      	mvns	r3, r3
 800281a:	4013      	ands	r3, r2
 800281c:	7879      	ldrb	r1, [r7, #1]
 800281e:	7bfa      	ldrb	r2, [r7, #15]
 8002820:	0052      	lsls	r2, r2, #1
 8002822:	fa01 f202 	lsl.w	r2, r1, r2
 8002826:	431a      	orrs	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	601a      	str	r2, [r3, #0]
		
		/* Set only if output or alternate functions */
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {		
 800282c:	787b      	ldrb	r3, [r7, #1]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d002      	beq.n	8002838 <TM_GPIO_INT_Init+0xac>
 8002832:	787b      	ldrb	r3, [r7, #1]
 8002834:	2b02      	cmp	r3, #2
 8002836:	d123      	bne.n	8002880 <TM_GPIO_INT_Init+0xf4>
			/* Set GPIO OTYPE register */
			GPIOx->OTYPER = (GPIOx->OTYPER & ~(uint16_t)(0x01 << pinpos)) | ((uint16_t)(GPIO_OType << pinpos));
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	7bfa      	ldrb	r2, [r7, #15]
 800283e:	2101      	movs	r1, #1
 8002840:	fa01 f202 	lsl.w	r2, r1, r2
 8002844:	b292      	uxth	r2, r2
 8002846:	43d2      	mvns	r2, r2
 8002848:	4013      	ands	r3, r2
 800284a:	7839      	ldrb	r1, [r7, #0]
 800284c:	7bfa      	ldrb	r2, [r7, #15]
 800284e:	fa01 f202 	lsl.w	r2, r1, r2
 8002852:	b292      	uxth	r2, r2
 8002854:	431a      	orrs	r2, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	605a      	str	r2, [r3, #4]
			
			/* Set GPIO OSPEED register */
			GPIOx->OSPEEDR = (GPIOx->OSPEEDR & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Speed << (2 * pinpos)));
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	689a      	ldr	r2, [r3, #8]
 800285e:	7bfb      	ldrb	r3, [r7, #15]
 8002860:	005b      	lsls	r3, r3, #1
 8002862:	2103      	movs	r1, #3
 8002864:	fa01 f303 	lsl.w	r3, r1, r3
 8002868:	43db      	mvns	r3, r3
 800286a:	4013      	ands	r3, r2
 800286c:	7f39      	ldrb	r1, [r7, #28]
 800286e:	7bfa      	ldrb	r2, [r7, #15]
 8002870:	0052      	lsls	r2, r2, #1
 8002872:	fa01 f202 	lsl.w	r2, r1, r2
 8002876:	431a      	orrs	r2, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	609a      	str	r2, [r3, #8]
 800287c:	e000      	b.n	8002880 <TM_GPIO_INT_Init+0xf4>
			continue;
 800287e:	bf00      	nop
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8002880:	7bfb      	ldrb	r3, [r7, #15]
 8002882:	3301      	adds	r3, #1
 8002884:	73fb      	strb	r3, [r7, #15]
 8002886:	7bfb      	ldrb	r3, [r7, #15]
 8002888:	2b0f      	cmp	r3, #15
 800288a:	d994      	bls.n	80027b6 <TM_GPIO_INT_Init+0x2a>
		}
	}
}
 800288c:	bf00      	nop
 800288e:	3710      	adds	r7, #16
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	2000005c 	.word	0x2000005c

08002898 <TM_USART_Init>:
	uint32_t Parity,
	uint32_t StopBits,
	uint32_t WordLength
);

void TM_USART_Init(USART_TypeDef* USARTx, TM_USART_PinsPack_t pinspack, uint32_t baudrate) {
 8002898:	b580      	push	{r7, lr}
 800289a:	b088      	sub	sp, #32
 800289c:	af04      	add	r7, sp, #16
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	460b      	mov	r3, r1
 80028a2:	607a      	str	r2, [r7, #4]
 80028a4:	72fb      	strb	r3, [r7, #11]
	if (USARTx == USART1) {
		TM_USART_INT_Init(USART1, pinspack, baudrate, TM_USART1_HARDWARE_FLOW_CONTROL, TM_USART1_MODE, TM_USART1_PARITY, TM_USART1_STOP_BITS, TM_USART1_WORD_LENGTH);
	}
#endif
#ifdef USE_USART2
	if (USARTx == USART2) {
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	4a0a      	ldr	r2, [pc, #40]	; (80028d4 <TM_USART_Init+0x3c>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d10d      	bne.n	80028ca <TM_USART_Init+0x32>
		TM_USART_INT_Init(USART2, pinspack, baudrate, TM_USART2_HARDWARE_FLOW_CONTROL, TM_USART2_MODE, TM_USART2_PARITY, TM_USART2_STOP_BITS, TM_USART2_WORD_LENGTH);
 80028ae:	7af9      	ldrb	r1, [r7, #11]
 80028b0:	2300      	movs	r3, #0
 80028b2:	9303      	str	r3, [sp, #12]
 80028b4:	2300      	movs	r3, #0
 80028b6:	9302      	str	r3, [sp, #8]
 80028b8:	2300      	movs	r3, #0
 80028ba:	9301      	str	r3, [sp, #4]
 80028bc:	230c      	movs	r3, #12
 80028be:	9300      	str	r3, [sp, #0]
 80028c0:	2300      	movs	r3, #0
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	4803      	ldr	r0, [pc, #12]	; (80028d4 <TM_USART_Init+0x3c>)
 80028c6:	f000 f8e9 	bl	8002a9c <TM_USART_INT_Init>
#ifdef USE_UART8
	if (USARTx == UART8) {
		TM_USART_INT_Init(UART8, pinspack, baudrate, TM_UART8_HARDWARE_FLOW_CONTROL, TM_UART8_MODE, TM_UART8_PARITY, TM_UART8_STOP_BITS, TM_UART8_WORD_LENGTH);
	}
#endif
}
 80028ca:	bf00      	nop
 80028cc:	3710      	adds	r7, #16
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	40004400 	.word	0x40004400

080028d8 <TM_USART_Send>:
		/* Wait to be ready, buffer empty */
		USART_WAIT(USARTx);
	}
}

void TM_USART_Send(USART_TypeDef* USARTx, uint8_t* DataArray, uint16_t count) {
 80028d8:	b580      	push	{r7, lr}
 80028da:	b086      	sub	sp, #24
 80028dc:	af00      	add	r7, sp, #0
 80028de:	60f8      	str	r0, [r7, #12]
 80028e0:	60b9      	str	r1, [r7, #8]
 80028e2:	4613      	mov	r3, r2
 80028e4:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	TM_USART_t* u = TM_USART_INT_GetUsart(USARTx);
 80028e6:	68f8      	ldr	r0, [r7, #12]
 80028e8:	f000 f866 	bl	80029b8 <TM_USART_INT_GetUsart>
 80028ec:	6138      	str	r0, [r7, #16]
	/* If we are not initialized */
	if (u->Initialized == 0) {
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	7b1b      	ldrb	r3, [r3, #12]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d021      	beq.n	800293a <TM_USART_Send+0x62>
		return;
	}
	
	/* Go through entire data array */
	for (i = 0; i < count; i++) {
 80028f6:	2300      	movs	r3, #0
 80028f8:	82fb      	strh	r3, [r7, #22]
 80028fa:	e019      	b.n	8002930 <TM_USART_Send+0x58>
		/* Wait to be ready, buffer empty */
		USART_WAIT(USARTx);
 80028fc:	bf00      	nop
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	881b      	ldrh	r3, [r3, #0]
 8002902:	b29b      	uxth	r3, r3
 8002904:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002908:	2b00      	cmp	r3, #0
 800290a:	d0f8      	beq.n	80028fe <TM_USART_Send+0x26>
		/* Send data */
		USARTx->DR = (uint16_t)(DataArray[i]);
 800290c:	8afb      	ldrh	r3, [r7, #22]
 800290e:	68ba      	ldr	r2, [r7, #8]
 8002910:	4413      	add	r3, r2
 8002912:	781b      	ldrb	r3, [r3, #0]
 8002914:	b29a      	uxth	r2, r3
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	809a      	strh	r2, [r3, #4]
		/* Wait to be ready, buffer empty */
		USART_WAIT(USARTx);
 800291a:	bf00      	nop
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	881b      	ldrh	r3, [r3, #0]
 8002920:	b29b      	uxth	r3, r3
 8002922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002926:	2b00      	cmp	r3, #0
 8002928:	d0f8      	beq.n	800291c <TM_USART_Send+0x44>
	for (i = 0; i < count; i++) {
 800292a:	8afb      	ldrh	r3, [r7, #22]
 800292c:	3301      	adds	r3, #1
 800292e:	82fb      	strh	r3, [r7, #22]
 8002930:	8afa      	ldrh	r2, [r7, #22]
 8002932:	88fb      	ldrh	r3, [r7, #6]
 8002934:	429a      	cmp	r2, r3
 8002936:	d3e1      	bcc.n	80028fc <TM_USART_Send+0x24>
 8002938:	e000      	b.n	800293c <TM_USART_Send+0x64>
		return;
 800293a:	bf00      	nop
	}
}
 800293c:	3718      	adds	r7, #24
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}

08002942 <TM_USART_INT_InsertToBuffer>:

/* Private functions */
void TM_USART_INT_InsertToBuffer(TM_USART_t* u, uint8_t c) {
 8002942:	b480      	push	{r7}
 8002944:	b083      	sub	sp, #12
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
 800294a:	460b      	mov	r3, r1
 800294c:	70fb      	strb	r3, [r7, #3]
	/* Still available space in buffer */
	if (u->Num < u->Size) {
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	88da      	ldrh	r2, [r3, #6]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	889b      	ldrh	r3, [r3, #4]
 8002956:	429a      	cmp	r2, r3
 8002958:	d21b      	bcs.n	8002992 <TM_USART_INT_InsertToBuffer+0x50>
		/* Check overflow */
		if (u->In == u->Size) {
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	891a      	ldrh	r2, [r3, #8]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	889b      	ldrh	r3, [r3, #4]
 8002962:	429a      	cmp	r2, r3
 8002964:	d102      	bne.n	800296c <TM_USART_INT_InsertToBuffer+0x2a>
			u->In = 0;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	811a      	strh	r2, [r3, #8]
		}
		
		/* Add to buffer */
		u->Buffer[u->In] = c;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	687a      	ldr	r2, [r7, #4]
 8002972:	8912      	ldrh	r2, [r2, #8]
 8002974:	4413      	add	r3, r2
 8002976:	78fa      	ldrb	r2, [r7, #3]
 8002978:	701a      	strb	r2, [r3, #0]
		u->In++;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	891b      	ldrh	r3, [r3, #8]
 800297e:	3301      	adds	r3, #1
 8002980:	b29a      	uxth	r2, r3
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	811a      	strh	r2, [r3, #8]
		u->Num++;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	88db      	ldrh	r3, [r3, #6]
 800298a:	3301      	adds	r3, #1
 800298c:	b29a      	uxth	r2, r3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	80da      	strh	r2, [r3, #6]
	}
}
 8002992:	bf00      	nop
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr

0800299e <TM_USART_InitCustomPinsCallback>:

__weak void TM_USART_InitCustomPinsCallback(USART_TypeDef* USARTx, uint16_t AlternateFunction) {
 800299e:	b480      	push	{r7}
 80029a0:	b083      	sub	sp, #12
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	6078      	str	r0, [r7, #4]
 80029a6:	460b      	mov	r3, r1
 80029a8:	807b      	strh	r3, [r7, #2]
	/* Custom user function. */
	/* In case user needs functionality for custom pins, this function should be declared outside this library */
}
 80029aa:	bf00      	nop
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
	...

080029b8 <TM_USART_INT_GetUsart>:

TM_USART_t* TM_USART_INT_GetUsart(USART_TypeDef* USARTx) {
 80029b8:	b480      	push	{r7}
 80029ba:	b085      	sub	sp, #20
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
	if (USARTx == USART1) {
		u = &TM_USART1;
	}
#endif
#ifdef USE_USART2
	if (USARTx == USART2) {
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	4a06      	ldr	r2, [pc, #24]	; (80029dc <TM_USART_INT_GetUsart+0x24>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d101      	bne.n	80029cc <TM_USART_INT_GetUsart+0x14>
		u = &TM_USART2;
 80029c8:	4b05      	ldr	r3, [pc, #20]	; (80029e0 <TM_USART_INT_GetUsart+0x28>)
 80029ca:	60fb      	str	r3, [r7, #12]
	if (USARTx == UART8) {
		u = &TM_UART8;
	}
#endif

	return u;
 80029cc:	68fb      	ldr	r3, [r7, #12]
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3714      	adds	r7, #20
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	40004400 	.word	0x40004400
 80029e0:	2000002c 	.word	0x2000002c

080029e4 <TM_USART_INT_GetSubPriority>:

uint8_t TM_USART_INT_GetSubPriority(USART_TypeDef* USARTx) {
 80029e4:	b480      	push	{r7}
 80029e6:	b085      	sub	sp, #20
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
	if (USARTx == USART1) {
		u = 0;
	}
#endif
#ifdef USE_USART2
	if (USARTx == USART2) {
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	4a06      	ldr	r2, [pc, #24]	; (8002a08 <TM_USART_INT_GetSubPriority+0x24>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d101      	bne.n	80029f8 <TM_USART_INT_GetSubPriority+0x14>
		u = 1;
 80029f4:	2301      	movs	r3, #1
 80029f6:	73fb      	strb	r3, [r7, #15]
	if (USARTx == UART8) {
		u = 8;
	}
#endif
	
	return u;
 80029f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3714      	adds	r7, #20
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	40004400 	.word	0x40004400

08002a0c <TM_USART2_InitPins>:
	}
}
#endif

#ifdef USE_USART2
void TM_USART2_InitPins(TM_USART_PinsPack_t pinspack) {
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af02      	add	r7, sp, #8
 8002a12:	4603      	mov	r3, r0
 8002a14:	71fb      	strb	r3, [r7, #7]
	/* Init pins */
#if defined(GPIOA)
	if (pinspack == TM_USART_PinsPack_1) {
 8002a16:	79fb      	ldrb	r3, [r7, #7]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d109      	bne.n	8002a30 <TM_USART2_InitPins+0x24>
		TM_GPIO_InitAlternate(GPIOA, GPIO_Pin_2 | GPIO_Pin_3, TM_GPIO_OType_PP, TM_GPIO_PuPd_UP, TM_GPIO_Speed_High, GPIO_AF_USART2);
 8002a1c:	2307      	movs	r3, #7
 8002a1e:	9301      	str	r3, [sp, #4]
 8002a20:	2303      	movs	r3, #3
 8002a22:	9300      	str	r3, [sp, #0]
 8002a24:	2301      	movs	r3, #1
 8002a26:	2200      	movs	r2, #0
 8002a28:	210c      	movs	r1, #12
 8002a2a:	480d      	ldr	r0, [pc, #52]	; (8002a60 <TM_USART2_InitPins+0x54>)
 8002a2c:	f7ff fe32 	bl	8002694 <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOD)
	if (pinspack == TM_USART_PinsPack_2) {
 8002a30:	79fb      	ldrb	r3, [r7, #7]
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	d109      	bne.n	8002a4a <TM_USART2_InitPins+0x3e>
		TM_GPIO_InitAlternate(GPIOD, GPIO_Pin_5 | GPIO_Pin_6, TM_GPIO_OType_PP, TM_GPIO_PuPd_UP, TM_GPIO_Speed_High, GPIO_AF_USART2);
 8002a36:	2307      	movs	r3, #7
 8002a38:	9301      	str	r3, [sp, #4]
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	9300      	str	r3, [sp, #0]
 8002a3e:	2301      	movs	r3, #1
 8002a40:	2200      	movs	r2, #0
 8002a42:	2160      	movs	r1, #96	; 0x60
 8002a44:	4807      	ldr	r0, [pc, #28]	; (8002a64 <TM_USART2_InitPins+0x58>)
 8002a46:	f7ff fe25 	bl	8002694 <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_USART_PinsPack_Custom) {
 8002a4a:	79fb      	ldrb	r3, [r7, #7]
 8002a4c:	2b03      	cmp	r3, #3
 8002a4e:	d103      	bne.n	8002a58 <TM_USART2_InitPins+0x4c>
		/* Init custom pins, callback used */
		TM_USART_InitCustomPinsCallback(USART2, GPIO_AF_USART2);
 8002a50:	2107      	movs	r1, #7
 8002a52:	4805      	ldr	r0, [pc, #20]	; (8002a68 <TM_USART2_InitPins+0x5c>)
 8002a54:	f7ff ffa3 	bl	800299e <TM_USART_InitCustomPinsCallback>
	}
}
 8002a58:	bf00      	nop
 8002a5a:	3708      	adds	r7, #8
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	40020000 	.word	0x40020000
 8002a64:	40020c00 	.word	0x40020c00
 8002a68:	40004400 	.word	0x40004400

08002a6c <USART2_IRQHandler>:
	}
}
#endif

#ifdef USE_USART2
void USART2_IRQHandler(void) {
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
	/* Check if interrupt was because data is received */
	if (USART2->SR & USART_SR_RXNE) {
 8002a70:	4b08      	ldr	r3, [pc, #32]	; (8002a94 <USART2_IRQHandler+0x28>)
 8002a72:	881b      	ldrh	r3, [r3, #0]
 8002a74:	b29b      	uxth	r3, r3
 8002a76:	f003 0320 	and.w	r3, r3, #32
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d007      	beq.n	8002a8e <USART2_IRQHandler+0x22>
		#ifdef TM_USART2_USE_CUSTOM_IRQ
			/* Call user function */
			TM_USART2_ReceiveHandler(USART2->DR);
		#else 
			/* Put received data into internal buffer */
			TM_USART_INT_InsertToBuffer(&TM_USART2, USART2->DR);
 8002a7e:	4b05      	ldr	r3, [pc, #20]	; (8002a94 <USART2_IRQHandler+0x28>)
 8002a80:	889b      	ldrh	r3, [r3, #4]
 8002a82:	b29b      	uxth	r3, r3
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	4619      	mov	r1, r3
 8002a88:	4803      	ldr	r0, [pc, #12]	; (8002a98 <USART2_IRQHandler+0x2c>)
 8002a8a:	f7ff ff5a 	bl	8002942 <TM_USART_INT_InsertToBuffer>
		#endif
	}
}
 8002a8e:	bf00      	nop
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	40004400 	.word	0x40004400
 8002a98:	2000002c 	.word	0x2000002c

08002a9c <TM_USART_INT_Init>:
	TM_USART_HardwareFlowControl_t FlowControl,
	uint32_t Mode,
	uint32_t Parity,
	uint32_t StopBits,
	uint32_t WordLength
) {
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b08c      	sub	sp, #48	; 0x30
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	607a      	str	r2, [r7, #4]
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	72fb      	strb	r3, [r7, #11]
 8002aac:	4613      	mov	r3, r2
 8002aae:	813b      	strh	r3, [r7, #8]
	USART_InitTypeDef USART_InitStruct;
	NVIC_InitTypeDef NVIC_InitStruct;
	TM_USART_t* u = TM_USART_INT_GetUsart(USARTx);
 8002ab0:	68f8      	ldr	r0, [r7, #12]
 8002ab2:	f7ff ff81 	bl	80029b8 <TM_USART_INT_GetUsart>
 8002ab6:	62f8      	str	r0, [r7, #44]	; 0x2c

	/* Set USART baudrate */
	USART_InitStruct.USART_BaudRate = baudrate;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	61fb      	str	r3, [r7, #28]
		/* Set IRQ channel */
		NVIC_InitStruct.NVIC_IRQChannel = USART1_IRQn;
	}
#endif
#ifdef USE_USART2
	if (USARTx == USART2) {
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	4a2b      	ldr	r2, [pc, #172]	; (8002b6c <TM_USART_INT_Init+0xd0>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d10b      	bne.n	8002adc <TM_USART_INT_Init+0x40>
		/* Enable USART clock */
		RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8002ac4:	4a2a      	ldr	r2, [pc, #168]	; (8002b70 <TM_USART_INT_Init+0xd4>)
 8002ac6:	4b2a      	ldr	r3, [pc, #168]	; (8002b70 <TM_USART_INT_Init+0xd4>)
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ace:	6413      	str	r3, [r2, #64]	; 0x40
		
		/* Init pins */
		TM_USART2_InitPins(pinspack);
 8002ad0:	7afb      	ldrb	r3, [r7, #11]
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7ff ff9a 	bl	8002a0c <TM_USART2_InitPins>
		
		/* Set IRQ channel */
		NVIC_InitStruct.NVIC_IRQChannel = USART2_IRQn;
 8002ad8:	2326      	movs	r3, #38	; 0x26
 8002ada:	763b      	strb	r3, [r7, #24]
		NVIC_InitStruct.NVIC_IRQChannel = UART8_IRQn;
	}
#endif
	
	/* Deinit USART, force reset */
	USART_DeInit(USARTx);
 8002adc:	68f8      	ldr	r0, [r7, #12]
 8002ade:	f7fe fafd 	bl	80010dc <USART_DeInit>
	
	/* Fill NVIC settings */
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	76fb      	strb	r3, [r7, #27]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = USART_NVIC_PRIORITY;
 8002ae6:	2306      	movs	r3, #6
 8002ae8:	767b      	strb	r3, [r7, #25]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = TM_USART_INT_GetSubPriority(USARTx);
 8002aea:	68f8      	ldr	r0, [r7, #12]
 8002aec:	f7ff ff7a 	bl	80029e4 <TM_USART_INT_GetSubPriority>
 8002af0:	4603      	mov	r3, r0
 8002af2:	76bb      	strb	r3, [r7, #26]
	NVIC_Init(&NVIC_InitStruct);
 8002af4:	f107 0318 	add.w	r3, r7, #24
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7fd ffaf 	bl	8000a5c <NVIC_Init>
	
	/* Fill default settings */
	USART_InitStruct.USART_HardwareFlowControl = FlowControl;
 8002afe:	893b      	ldrh	r3, [r7, #8]
 8002b00:	853b      	strh	r3, [r7, #40]	; 0x28
	USART_InitStruct.USART_Mode = Mode;
 8002b02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b04:	b29b      	uxth	r3, r3
 8002b06:	84fb      	strh	r3, [r7, #38]	; 0x26
	USART_InitStruct.USART_Parity = Parity;
 8002b08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	84bb      	strh	r3, [r7, #36]	; 0x24
	USART_InitStruct.USART_StopBits = StopBits;
 8002b0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b10:	b29b      	uxth	r3, r3
 8002b12:	847b      	strh	r3, [r7, #34]	; 0x22
	USART_InitStruct.USART_WordLength = WordLength;
 8002b14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	843b      	strh	r3, [r7, #32]
	
	/* We are not initialized */
	u->Initialized = 0;
 8002b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	731a      	strb	r2, [r3, #12]
	
	do {
		volatile uint32_t x = 0xFFF;
 8002b20:	f640 73ff 	movw	r3, #4095	; 0xfff
 8002b24:	617b      	str	r3, [r7, #20]
		while (x--);
 8002b26:	bf00      	nop
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	1e5a      	subs	r2, r3, #1
 8002b2c:	617a      	str	r2, [r7, #20]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d1fa      	bne.n	8002b28 <TM_USART_INT_Init+0x8c>
	} while (0);
	
	/* Init */
	USART_Init(USARTx, &USART_InitStruct);
 8002b32:	f107 031c 	add.w	r3, r7, #28
 8002b36:	4619      	mov	r1, r3
 8002b38:	68f8      	ldr	r0, [r7, #12]
 8002b3a:	f7fe fb39 	bl	80011b0 <USART_Init>
	
	/* Enable RX interrupt */
	USARTx->CR1 |= USART_CR1_RXNEIE;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	899b      	ldrh	r3, [r3, #12]
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	f043 0320 	orr.w	r3, r3, #32
 8002b48:	b29a      	uxth	r2, r3
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	819a      	strh	r2, [r3, #12]
	
	/* We are initialized now */
	u->Initialized = 1;
 8002b4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b50:	2201      	movs	r2, #1
 8002b52:	731a      	strb	r2, [r3, #12]
	
	/* Enable USART peripheral */
	USARTx->CR1 |= USART_CR1_UE;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	899b      	ldrh	r3, [r3, #12]
 8002b58:	b29b      	uxth	r3, r3
 8002b5a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002b5e:	b29a      	uxth	r2, r3
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	819a      	strh	r2, [r3, #12]
}
 8002b64:	bf00      	nop
 8002b66:	3730      	adds	r7, #48	; 0x30
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	40004400 	.word	0x40004400
 8002b70:	40023800 	.word	0x40023800

08002b74 <__libc_init_array>:
 8002b74:	b570      	push	{r4, r5, r6, lr}
 8002b76:	4e0d      	ldr	r6, [pc, #52]	; (8002bac <__libc_init_array+0x38>)
 8002b78:	4c0d      	ldr	r4, [pc, #52]	; (8002bb0 <__libc_init_array+0x3c>)
 8002b7a:	1ba4      	subs	r4, r4, r6
 8002b7c:	10a4      	asrs	r4, r4, #2
 8002b7e:	2500      	movs	r5, #0
 8002b80:	42a5      	cmp	r5, r4
 8002b82:	d109      	bne.n	8002b98 <__libc_init_array+0x24>
 8002b84:	4e0b      	ldr	r6, [pc, #44]	; (8002bb4 <__libc_init_array+0x40>)
 8002b86:	4c0c      	ldr	r4, [pc, #48]	; (8002bb8 <__libc_init_array+0x44>)
 8002b88:	f000 f818 	bl	8002bbc <_init>
 8002b8c:	1ba4      	subs	r4, r4, r6
 8002b8e:	10a4      	asrs	r4, r4, #2
 8002b90:	2500      	movs	r5, #0
 8002b92:	42a5      	cmp	r5, r4
 8002b94:	d105      	bne.n	8002ba2 <__libc_init_array+0x2e>
 8002b96:	bd70      	pop	{r4, r5, r6, pc}
 8002b98:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002b9c:	4798      	blx	r3
 8002b9e:	3501      	adds	r5, #1
 8002ba0:	e7ee      	b.n	8002b80 <__libc_init_array+0xc>
 8002ba2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002ba6:	4798      	blx	r3
 8002ba8:	3501      	adds	r5, #1
 8002baa:	e7f2      	b.n	8002b92 <__libc_init_array+0x1e>
 8002bac:	08002c0c 	.word	0x08002c0c
 8002bb0:	08002c0c 	.word	0x08002c0c
 8002bb4:	08002c0c 	.word	0x08002c0c
 8002bb8:	08002c10 	.word	0x08002c10

08002bbc <_init>:
 8002bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bbe:	bf00      	nop
 8002bc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bc2:	bc08      	pop	{r3}
 8002bc4:	469e      	mov	lr, r3
 8002bc6:	4770      	bx	lr

08002bc8 <_fini>:
 8002bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bca:	bf00      	nop
 8002bcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bce:	bc08      	pop	{r3}
 8002bd0:	469e      	mov	lr, r3
 8002bd2:	4770      	bx	lr
