--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-04-23)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.414ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.069 - 0.086)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y16.YQ      Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y17.G4      net (fanout=1)        0.289   ftop/clkN210/locked_d
    SLICE_X55Y17.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.414ns (1.125ns logic, 0.289ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y17.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y17.BX      net (fanout=2)        0.645   ftop/clkN210/unlock2
    SLICE_X55Y17.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.695ns logic, 0.645ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y17.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y17.BX      net (fanout=2)        0.516   ftop/clkN210/unlock2
    SLICE_X55Y17.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.481ns logic, 0.516ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.057ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.086 - 0.069)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y16.YQ      Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y17.G4      net (fanout=1)        0.232   ftop/clkN210/locked_d
    SLICE_X55Y17.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.825ns logic, 0.232ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X71Y80.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X71Y80.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X71Y80.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 227087 paths analyzed, 4240 endpoints analyzed, 1236 failing endpoints
 1236 timing errors detected. (1226 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  12.923ns.
--------------------------------------------------------------------------------
Slack (setup path):     -4.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.762ns (Levels of Logic = 8)
  Clock Path Skew:      -0.161ns (0.519 - 0.680)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_4 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y112.YQ    Tcko                  0.596   ftop/gbe0/rxDCPMesgPos<4>
                                                       ftop/gbe0/rxDCPMesgPos_4
    SLICE_X99Y111.G4     net (fanout=44)       0.986   ftop/gbe0/rxDCPMesgPos<4>
    SLICE_X99Y111.Y      Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<7>36
                                                       ftop/gbe0/tag__h63302_cmp_eq000311
    SLICE_X100Y111.F4    net (fanout=14)       0.883   ftop/gbe0/N44
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.G1    net (fanout=2)        0.353   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.G1     net (fanout=1)        0.859   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.Y      Tilo                  0.616   ftop/gbe0/N63
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>225
    SLICE_X93Y113.G3     net (fanout=99)       0.477   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>
    SLICE_X93Y113.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X93Y113.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X93Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X80Y113.F1     net (fanout=68)       1.370   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X80Y113.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<8>_SW0
    SLICE_X80Y109.SR     net (fanout=1)        0.722   ftop/gbe0/dcp_dcp_dcpReqF/N2
    SLICE_X80Y109.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<8>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     12.762ns (5.938ns logic, 6.824ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.758ns (Levels of Logic = 8)
  Clock Path Skew:      -0.161ns (0.519 - 0.680)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_4 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y112.YQ    Tcko                  0.596   ftop/gbe0/rxDCPMesgPos<4>
                                                       ftop/gbe0/rxDCPMesgPos_4
    SLICE_X99Y111.G4     net (fanout=44)       0.986   ftop/gbe0/rxDCPMesgPos<4>
    SLICE_X99Y111.Y      Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<7>36
                                                       ftop/gbe0/tag__h63302_cmp_eq000311
    SLICE_X100Y111.F4    net (fanout=14)       0.883   ftop/gbe0/N44
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.F1    net (fanout=2)        0.349   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.G1     net (fanout=1)        0.859   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.Y      Tilo                  0.616   ftop/gbe0/N63
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>225
    SLICE_X93Y113.G3     net (fanout=99)       0.477   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>
    SLICE_X93Y113.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X93Y113.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X93Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X80Y113.F1     net (fanout=68)       1.370   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X80Y113.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<8>_SW0
    SLICE_X80Y109.SR     net (fanout=1)        0.722   ftop/gbe0/dcp_dcp_dcpReqF/N2
    SLICE_X80Y109.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<8>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     12.758ns (5.938ns logic, 6.820ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.729ns (Levels of Logic = 8)
  Clock Path Skew:      -0.123ns (0.519 - 0.642)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y113.YQ    Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X98Y114.F4     net (fanout=45)       1.041   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X98Y114.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>28
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>28
    SLICE_X100Y111.F1    net (fanout=1)        0.827   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>28
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.G1    net (fanout=2)        0.353   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.G1     net (fanout=1)        0.859   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.Y      Tilo                  0.616   ftop/gbe0/N63
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>225
    SLICE_X93Y113.G3     net (fanout=99)       0.477   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>
    SLICE_X93Y113.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X93Y113.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X93Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X80Y113.F1     net (fanout=68)       1.370   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X80Y113.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<8>_SW0
    SLICE_X80Y109.SR     net (fanout=1)        0.722   ftop/gbe0/dcp_dcp_dcpReqF/N2
    SLICE_X80Y109.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<8>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     12.729ns (5.906ns logic, 6.823ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.651ns (Levels of Logic = 8)
  Clock Path Skew:      -0.197ns (0.234 - 0.431)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_4 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y112.YQ    Tcko                  0.596   ftop/gbe0/rxDCPMesgPos<4>
                                                       ftop/gbe0/rxDCPMesgPos_4
    SLICE_X99Y111.G4     net (fanout=44)       0.986   ftop/gbe0/rxDCPMesgPos<4>
    SLICE_X99Y111.Y      Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<7>36
                                                       ftop/gbe0/tag__h63302_cmp_eq000311
    SLICE_X100Y111.F4    net (fanout=14)       0.883   ftop/gbe0/N44
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.G1    net (fanout=2)        0.353   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.G1     net (fanout=1)        0.859   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.Y      Tilo                  0.616   ftop/gbe0/N63
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>225
    SLICE_X93Y113.G3     net (fanout=99)       0.477   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>
    SLICE_X93Y113.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X93Y113.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X93Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X89Y110.G4     net (fanout=68)       1.251   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X89Y110.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N52
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<70>_SW0
    SLICE_X87Y118.SR     net (fanout=1)        0.770   ftop/gbe0/dcp_dcp_dcpReqF/N20
    SLICE_X87Y118.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    -------------------------------------------------  ---------------------------
    Total                                     12.651ns (5.898ns logic, 6.753ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.725ns (Levels of Logic = 8)
  Clock Path Skew:      -0.123ns (0.519 - 0.642)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y113.YQ    Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X98Y114.F4     net (fanout=45)       1.041   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X98Y114.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>28
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>28
    SLICE_X100Y111.F1    net (fanout=1)        0.827   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>28
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.F1    net (fanout=2)        0.349   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.G1     net (fanout=1)        0.859   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.Y      Tilo                  0.616   ftop/gbe0/N63
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>225
    SLICE_X93Y113.G3     net (fanout=99)       0.477   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>
    SLICE_X93Y113.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X93Y113.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X93Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X80Y113.F1     net (fanout=68)       1.370   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X80Y113.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<8>_SW0
    SLICE_X80Y109.SR     net (fanout=1)        0.722   ftop/gbe0/dcp_dcp_dcpReqF/N2
    SLICE_X80Y109.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<8>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     12.725ns (5.906ns logic, 6.819ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.647ns (Levels of Logic = 8)
  Clock Path Skew:      -0.197ns (0.234 - 0.431)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_4 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y112.YQ    Tcko                  0.596   ftop/gbe0/rxDCPMesgPos<4>
                                                       ftop/gbe0/rxDCPMesgPos_4
    SLICE_X99Y111.G4     net (fanout=44)       0.986   ftop/gbe0/rxDCPMesgPos<4>
    SLICE_X99Y111.Y      Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<7>36
                                                       ftop/gbe0/tag__h63302_cmp_eq000311
    SLICE_X100Y111.F4    net (fanout=14)       0.883   ftop/gbe0/N44
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.F1    net (fanout=2)        0.349   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.G1     net (fanout=1)        0.859   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.Y      Tilo                  0.616   ftop/gbe0/N63
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>225
    SLICE_X93Y113.G3     net (fanout=99)       0.477   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>
    SLICE_X93Y113.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X93Y113.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X93Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X89Y110.G4     net (fanout=68)       1.251   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X89Y110.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N52
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<70>_SW0
    SLICE_X87Y118.SR     net (fanout=1)        0.770   ftop/gbe0/dcp_dcp_dcpReqF/N20
    SLICE_X87Y118.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    -------------------------------------------------  ---------------------------
    Total                                     12.647ns (5.898ns logic, 6.749ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.636ns (Levels of Logic = 8)
  Clock Path Skew:      -0.172ns (0.519 - 0.691)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y111.YQ    Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X99Y111.G1     net (fanout=33)       0.932   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X99Y111.Y      Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<7>36
                                                       ftop/gbe0/tag__h63302_cmp_eq000311
    SLICE_X100Y111.F4    net (fanout=14)       0.883   ftop/gbe0/N44
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.G1    net (fanout=2)        0.353   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.G1     net (fanout=1)        0.859   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.Y      Tilo                  0.616   ftop/gbe0/N63
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>225
    SLICE_X93Y113.G3     net (fanout=99)       0.477   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>
    SLICE_X93Y113.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X93Y113.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X93Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X80Y113.F1     net (fanout=68)       1.370   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X80Y113.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<8>_SW0
    SLICE_X80Y109.SR     net (fanout=1)        0.722   ftop/gbe0/dcp_dcp_dcpReqF/N2
    SLICE_X80Y109.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<8>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     12.636ns (5.866ns logic, 6.770ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.632ns (Levels of Logic = 8)
  Clock Path Skew:      -0.172ns (0.519 - 0.691)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y111.YQ    Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X99Y111.G1     net (fanout=33)       0.932   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X99Y111.Y      Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<7>36
                                                       ftop/gbe0/tag__h63302_cmp_eq000311
    SLICE_X100Y111.F4    net (fanout=14)       0.883   ftop/gbe0/N44
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.F1    net (fanout=2)        0.349   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.G1     net (fanout=1)        0.859   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.Y      Tilo                  0.616   ftop/gbe0/N63
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>225
    SLICE_X93Y113.G3     net (fanout=99)       0.477   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>
    SLICE_X93Y113.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X93Y113.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X93Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X80Y113.F1     net (fanout=68)       1.370   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X80Y113.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<8>_SW0
    SLICE_X80Y109.SR     net (fanout=1)        0.722   ftop/gbe0/dcp_dcp_dcpReqF/N2
    SLICE_X80Y109.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<8>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     12.632ns (5.866ns logic, 6.766ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.618ns (Levels of Logic = 8)
  Clock Path Skew:      -0.159ns (0.234 - 0.393)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y113.YQ    Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X98Y114.F4     net (fanout=45)       1.041   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X98Y114.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>28
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>28
    SLICE_X100Y111.F1    net (fanout=1)        0.827   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>28
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.G1    net (fanout=2)        0.353   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.G1     net (fanout=1)        0.859   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.Y      Tilo                  0.616   ftop/gbe0/N63
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>225
    SLICE_X93Y113.G3     net (fanout=99)       0.477   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>
    SLICE_X93Y113.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X93Y113.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X93Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X89Y110.G4     net (fanout=68)       1.251   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X89Y110.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N52
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<70>_SW0
    SLICE_X87Y118.SR     net (fanout=1)        0.770   ftop/gbe0/dcp_dcp_dcpReqF/N20
    SLICE_X87Y118.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    -------------------------------------------------  ---------------------------
    Total                                     12.618ns (5.866ns logic, 6.752ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.614ns (Levels of Logic = 8)
  Clock Path Skew:      -0.159ns (0.234 - 0.393)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y113.YQ    Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X98Y114.F4     net (fanout=45)       1.041   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X98Y114.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>28
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>28
    SLICE_X100Y111.F1    net (fanout=1)        0.827   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>28
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.F1    net (fanout=2)        0.349   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.G1     net (fanout=1)        0.859   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.Y      Tilo                  0.616   ftop/gbe0/N63
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>225
    SLICE_X93Y113.G3     net (fanout=99)       0.477   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>
    SLICE_X93Y113.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X93Y113.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X93Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X89Y110.G4     net (fanout=68)       1.251   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X89Y110.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N52
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<70>_SW0
    SLICE_X87Y118.SR     net (fanout=1)        0.770   ftop/gbe0/dcp_dcp_dcpReqF/N20
    SLICE_X87Y118.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    -------------------------------------------------  ---------------------------
    Total                                     12.614ns (5.866ns logic, 6.748ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.693ns (Levels of Logic = 8)
  Clock Path Skew:      -0.068ns (0.363 - 0.431)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_4 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y112.YQ    Tcko                  0.596   ftop/gbe0/rxDCPMesgPos<4>
                                                       ftop/gbe0/rxDCPMesgPos_4
    SLICE_X99Y111.G4     net (fanout=44)       0.986   ftop/gbe0/rxDCPMesgPos<4>
    SLICE_X99Y111.Y      Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<7>36
                                                       ftop/gbe0/tag__h63302_cmp_eq000311
    SLICE_X100Y111.F4    net (fanout=14)       0.883   ftop/gbe0/N44
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.G1    net (fanout=2)        0.353   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.G1     net (fanout=1)        0.859   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.Y      Tilo                  0.616   ftop/gbe0/N63
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>225
    SLICE_X93Y113.G3     net (fanout=99)       0.477   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>
    SLICE_X93Y113.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X93Y113.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X93Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X81Y106.F3     net (fanout=68)       1.090   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X81Y106.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<75>_SW0
    SLICE_X86Y106.SR     net (fanout=1)        0.972   ftop/gbe0/dcp_dcp_dcpReqF/N10
    SLICE_X86Y106.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<75>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75
    -------------------------------------------------  ---------------------------
    Total                                     12.693ns (5.899ns logic, 6.794ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.689ns (Levels of Logic = 8)
  Clock Path Skew:      -0.068ns (0.363 - 0.431)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_4 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y112.YQ    Tcko                  0.596   ftop/gbe0/rxDCPMesgPos<4>
                                                       ftop/gbe0/rxDCPMesgPos_4
    SLICE_X99Y111.G4     net (fanout=44)       0.986   ftop/gbe0/rxDCPMesgPos<4>
    SLICE_X99Y111.Y      Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<7>36
                                                       ftop/gbe0/tag__h63302_cmp_eq000311
    SLICE_X100Y111.F4    net (fanout=14)       0.883   ftop/gbe0/N44
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.F1    net (fanout=2)        0.349   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.G1     net (fanout=1)        0.859   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.Y      Tilo                  0.616   ftop/gbe0/N63
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>225
    SLICE_X93Y113.G3     net (fanout=99)       0.477   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>
    SLICE_X93Y113.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X93Y113.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X93Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X81Y106.F3     net (fanout=68)       1.090   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X81Y106.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<75>_SW0
    SLICE_X86Y106.SR     net (fanout=1)        0.972   ftop/gbe0/dcp_dcp_dcpReqF/N10
    SLICE_X86Y106.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<75>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75
    -------------------------------------------------  ---------------------------
    Total                                     12.689ns (5.899ns logic, 6.790ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.640ns (Levels of Logic = 8)
  Clock Path Skew:      -0.106ns (0.325 - 0.431)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_4 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y112.YQ    Tcko                  0.596   ftop/gbe0/rxDCPMesgPos<4>
                                                       ftop/gbe0/rxDCPMesgPos_4
    SLICE_X99Y111.G4     net (fanout=44)       0.986   ftop/gbe0/rxDCPMesgPos<4>
    SLICE_X99Y111.Y      Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<7>36
                                                       ftop/gbe0/tag__h63302_cmp_eq000311
    SLICE_X100Y111.F4    net (fanout=14)       0.883   ftop/gbe0/N44
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.G1    net (fanout=2)        0.353   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.G1     net (fanout=1)        0.859   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.Y      Tilo                  0.616   ftop/gbe0/N63
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>225
    SLICE_X93Y113.G3     net (fanout=99)       0.477   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>
    SLICE_X93Y113.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X93Y113.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X93Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X81Y111.F1     net (fanout=68)       0.969   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X81Y111.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/N126
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<14>_SW0
    SLICE_X92Y108.SR     net (fanout=1)        1.040   ftop/gbe0/dcp_dcp_dcpReqF/N126
    SLICE_X92Y108.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     12.640ns (5.899ns logic, 6.741ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.548ns (Levels of Logic = 8)
  Clock Path Skew:      -0.197ns (0.234 - 0.431)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_4 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y112.YQ    Tcko                  0.596   ftop/gbe0/rxDCPMesgPos<4>
                                                       ftop/gbe0/rxDCPMesgPos_4
    SLICE_X99Y111.G4     net (fanout=44)       0.986   ftop/gbe0/rxDCPMesgPos<4>
    SLICE_X99Y111.Y      Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<7>36
                                                       ftop/gbe0/tag__h63302_cmp_eq000311
    SLICE_X100Y111.F4    net (fanout=14)       0.883   ftop/gbe0/N44
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.G1    net (fanout=2)        0.353   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.G1     net (fanout=1)        0.859   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.Y      Tilo                  0.616   ftop/gbe0/N63
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>225
    SLICE_X93Y113.G3     net (fanout=99)       0.477   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>
    SLICE_X93Y113.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X93Y113.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X93Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y109.G4     net (fanout=7)        1.084   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y109.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N6
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0di1
    SLICE_X86Y115.F3     net (fanout=68)       0.851   ftop/gbe0/dcp_dcp_dcpReqF/d0di
    SLICE_X86Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<4>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<67>_SW0
    SLICE_X86Y118.SR     net (fanout=1)        0.734   ftop/gbe0/dcp_dcp_dcpReqF/N28
    SLICE_X86Y118.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    -------------------------------------------------  ---------------------------
    Total                                     12.548ns (5.938ns logic, 6.610ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.636ns (Levels of Logic = 8)
  Clock Path Skew:      -0.106ns (0.325 - 0.431)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_4 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y112.YQ    Tcko                  0.596   ftop/gbe0/rxDCPMesgPos<4>
                                                       ftop/gbe0/rxDCPMesgPos_4
    SLICE_X99Y111.G4     net (fanout=44)       0.986   ftop/gbe0/rxDCPMesgPos<4>
    SLICE_X99Y111.Y      Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<7>36
                                                       ftop/gbe0/tag__h63302_cmp_eq000311
    SLICE_X100Y111.F4    net (fanout=14)       0.883   ftop/gbe0/N44
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.F1    net (fanout=2)        0.349   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.G1     net (fanout=1)        0.859   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.Y      Tilo                  0.616   ftop/gbe0/N63
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>225
    SLICE_X93Y113.G3     net (fanout=99)       0.477   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>
    SLICE_X93Y113.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X93Y113.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X93Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X81Y111.F1     net (fanout=68)       0.969   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X81Y111.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/N126
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<14>_SW0
    SLICE_X92Y108.SR     net (fanout=1)        1.040   ftop/gbe0/dcp_dcp_dcpReqF/N126
    SLICE_X92Y108.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     12.636ns (5.899ns logic, 6.737ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.544ns (Levels of Logic = 8)
  Clock Path Skew:      -0.197ns (0.234 - 0.431)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_4 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y112.YQ    Tcko                  0.596   ftop/gbe0/rxDCPMesgPos<4>
                                                       ftop/gbe0/rxDCPMesgPos_4
    SLICE_X99Y111.G4     net (fanout=44)       0.986   ftop/gbe0/rxDCPMesgPos<4>
    SLICE_X99Y111.Y      Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<7>36
                                                       ftop/gbe0/tag__h63302_cmp_eq000311
    SLICE_X100Y111.F4    net (fanout=14)       0.883   ftop/gbe0/N44
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.F1    net (fanout=2)        0.349   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.G1     net (fanout=1)        0.859   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.Y      Tilo                  0.616   ftop/gbe0/N63
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>225
    SLICE_X93Y113.G3     net (fanout=99)       0.477   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>
    SLICE_X93Y113.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X93Y113.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X93Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y109.G4     net (fanout=7)        1.084   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y109.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N6
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0di1
    SLICE_X86Y115.F3     net (fanout=68)       0.851   ftop/gbe0/dcp_dcp_dcpReqF/d0di
    SLICE_X86Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<4>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<67>_SW0
    SLICE_X86Y118.SR     net (fanout=1)        0.734   ftop/gbe0/dcp_dcp_dcpReqF/N28
    SLICE_X86Y118.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    -------------------------------------------------  ---------------------------
    Total                                     12.544ns (5.938ns logic, 6.606ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.559ns (Levels of Logic = 8)
  Clock Path Skew:      -0.175ns (0.256 - 0.431)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_4 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y112.YQ    Tcko                  0.596   ftop/gbe0/rxDCPMesgPos<4>
                                                       ftop/gbe0/rxDCPMesgPos_4
    SLICE_X99Y111.G4     net (fanout=44)       0.986   ftop/gbe0/rxDCPMesgPos<4>
    SLICE_X99Y111.Y      Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<7>36
                                                       ftop/gbe0/tag__h63302_cmp_eq000311
    SLICE_X100Y111.F4    net (fanout=14)       0.883   ftop/gbe0/N44
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.G1    net (fanout=2)        0.353   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.G1     net (fanout=1)        0.859   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.Y      Tilo                  0.616   ftop/gbe0/N63
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>225
    SLICE_X93Y113.G3     net (fanout=99)       0.477   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>
    SLICE_X93Y113.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X93Y113.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X93Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X81Y113.F4     net (fanout=68)       1.277   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X81Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/N96
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<36>_SW0
    SLICE_X87Y117.SR     net (fanout=1)        0.651   ftop/gbe0/dcp_dcp_dcpReqF/N96
    SLICE_X87Y117.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     12.559ns (5.899ns logic, 6.660ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.610ns (Levels of Logic = 8)
  Clock Path Skew:      -0.123ns (0.519 - 0.642)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y113.YQ    Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X99Y111.G2     net (fanout=45)       0.906   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X99Y111.Y      Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<7>36
                                                       ftop/gbe0/tag__h63302_cmp_eq000311
    SLICE_X100Y111.F4    net (fanout=14)       0.883   ftop/gbe0/N44
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.G1    net (fanout=2)        0.353   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.G1     net (fanout=1)        0.859   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.Y      Tilo                  0.616   ftop/gbe0/N63
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>225
    SLICE_X93Y113.G3     net (fanout=99)       0.477   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>
    SLICE_X93Y113.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X93Y113.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X93Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X80Y113.F1     net (fanout=68)       1.370   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X80Y113.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<8>_SW0
    SLICE_X80Y109.SR     net (fanout=1)        0.722   ftop/gbe0/dcp_dcp_dcpReqF/N2
    SLICE_X80Y109.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<8>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     12.610ns (5.866ns logic, 6.744ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.525ns (Levels of Logic = 8)
  Clock Path Skew:      -0.208ns (0.234 - 0.442)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y111.YQ    Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X99Y111.G1     net (fanout=33)       0.932   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X99Y111.Y      Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<7>36
                                                       ftop/gbe0/tag__h63302_cmp_eq000311
    SLICE_X100Y111.F4    net (fanout=14)       0.883   ftop/gbe0/N44
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.G1    net (fanout=2)        0.353   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.G1     net (fanout=1)        0.859   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.Y      Tilo                  0.616   ftop/gbe0/N63
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>225
    SLICE_X93Y113.G3     net (fanout=99)       0.477   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>
    SLICE_X93Y113.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X93Y113.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X93Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X89Y110.G4     net (fanout=68)       1.251   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X89Y110.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N52
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<70>_SW0
    SLICE_X87Y118.SR     net (fanout=1)        0.770   ftop/gbe0/dcp_dcp_dcpReqF/N20
    SLICE_X87Y118.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    -------------------------------------------------  ---------------------------
    Total                                     12.525ns (5.826ns logic, 6.699ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.555ns (Levels of Logic = 8)
  Clock Path Skew:      -0.175ns (0.256 - 0.431)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_4 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y112.YQ    Tcko                  0.596   ftop/gbe0/rxDCPMesgPos<4>
                                                       ftop/gbe0/rxDCPMesgPos_4
    SLICE_X99Y111.G4     net (fanout=44)       0.986   ftop/gbe0/rxDCPMesgPos<4>
    SLICE_X99Y111.Y      Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<7>36
                                                       ftop/gbe0/tag__h63302_cmp_eq000311
    SLICE_X100Y111.F4    net (fanout=14)       0.883   ftop/gbe0/N44
    SLICE_X100Y111.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.F1    net (fanout=2)        0.349   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>36
    SLICE_X101Y114.X     Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.G1     net (fanout=1)        0.859   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>79
    SLICE_X94Y112.Y      Tilo                  0.616   ftop/gbe0/N63
                                                       ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>225
    SLICE_X93Y113.G3     net (fanout=99)       0.477   ftop/gbe0/IF_rxDCPMesgPos_52_EQ_5_93_THEN_rxDCPMesg_59_B_ETC___d644<4>
    SLICE_X93Y113.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X93Y113.F1     net (fanout=1)        0.383   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X93Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X81Y113.F4     net (fanout=68)       1.277   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X81Y113.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/N96
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<36>_SW0
    SLICE_X87Y117.SR     net (fanout=1)        0.651   ftop/gbe0/dcp_dcp_dcpReqF/N96
    SLICE_X87Y117.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     12.555ns (5.899ns logic, 6.656ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.727ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.482ns (Levels of Logic = 0)
  Clock Path Skew:      6.209ns (6.991 - 0.782)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y178.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X109Y181.BX    net (fanout=1)        0.270   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X109Y181.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.482ns (1.212ns logic, 0.270ns route)
                                                       (81.8% logic, 18.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.732ns (Levels of Logic = 0)
  Clock Path Skew:      6.191ns (6.991 - 0.800)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y176.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X109Y181.BY    net (fanout=1)        0.460   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X109Y181.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.732ns (1.272ns logic, 0.460ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.887ns (Levels of Logic = 0)
  Clock Path Skew:      6.189ns (6.994 - 0.805)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y174.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X108Y185.BX    net (fanout=1)        0.635   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X108Y185.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (1.252ns logic, 0.635ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.926ns (Levels of Logic = 0)
  Clock Path Skew:      6.213ns (7.001 - 0.788)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X109Y187.BY    net (fanout=1)        0.654   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X109Y187.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.926ns (1.272ns logic, 0.654ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.180ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.021ns (Levels of Logic = 0)
  Clock Path Skew:      6.201ns (7.001 - 0.800)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X109Y187.BX    net (fanout=1)        0.809   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X109Y187.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      2.021ns (1.212ns logic, 0.809ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.095ns (Levels of Logic = 0)
  Clock Path Skew:      6.235ns (7.005 - 0.770)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y177.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X111Y186.BX    net (fanout=1)        0.883   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X111Y186.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      2.095ns (1.212ns logic, 0.883ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.130ns (Levels of Logic = 0)
  Clock Path Skew:      6.235ns (7.005 - 0.770)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y176.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X111Y186.BY    net (fanout=1)        0.858   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X111Y186.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.130ns (1.272ns logic, 0.858ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.087ns (Levels of Logic = 0)
  Clock Path Skew:      6.189ns (6.994 - 0.805)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y175.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X108Y185.BY    net (fanout=1)        0.800   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X108Y185.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (1.287ns logic, 0.800ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.307ns (Levels of Logic = 0)
  Clock Path Skew:      6.216ns (7.009 - 0.793)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y175.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X111Y190.BX    net (fanout=1)        4.095   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X111Y190.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.307ns (1.212ns logic, 4.095ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.325ns (Levels of Logic = 0)
  Clock Path Skew:      6.216ns (7.009 - 0.793)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y174.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X111Y190.BY    net (fanout=1)        4.053   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X111Y190.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.325ns (1.272ns logic, 4.053ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_6 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.578 - 0.471)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_6 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y93.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_6
    SLICE_X84Y95.BY      net (fanout=2)        0.354   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<6>
    SLICE_X84Y95.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<6>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.643ns (0.289ns logic, 0.354ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_6 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.578 - 0.471)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_6 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y93.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_6
    SLICE_X84Y95.BY      net (fanout=2)        0.354   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<6>
    SLICE_X84Y95.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<6>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.644ns (0.290ns logic, 0.354ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (0.349 - 0.301)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y98.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<3>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3
    SLICE_X88Y98.BY      net (fanout=2)        0.328   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<3>
    SLICE_X88Y98.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<3>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.289ns logic, 0.328ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.570ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (0.349 - 0.301)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y98.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<3>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3
    SLICE_X88Y98.BY      net (fanout=2)        0.328   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<3>
    SLICE_X88Y98.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<3>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.290ns logic, 0.328ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_51 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem52.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.343 - 0.305)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_51 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem52.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y108.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<51>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_51
    SLICE_X80Y111.BY     net (fanout=2)        0.329   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<51>
    SLICE_X80Y111.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<51>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem52.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.289ns logic, 0.329ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.581ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_51 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem52.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.343 - 0.305)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_51 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem52.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y108.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<51>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_51
    SLICE_X80Y111.BY     net (fanout=2)        0.329   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<51>
    SLICE_X80Y111.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<51>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem52.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.290ns logic, 0.329ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.585ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_10 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem11.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.354 - 0.324)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_10 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem11.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y99.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<10>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_10
    SLICE_X86Y98.BY      net (fanout=2)        0.326   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<10>
    SLICE_X86Y98.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<10>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem11.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.586ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_10 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem11.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.354 - 0.324)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_10 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem11.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y99.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<10>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_10
    SLICE_X86Y98.BY      net (fanout=2)        0.326   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<10>
    SLICE_X86Y98.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<10>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem11.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.615ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.680ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.316 - 0.251)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y92.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<5>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    SLICE_X86Y94.BY      net (fanout=2)        0.333   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<5>
    SLICE_X86Y94.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<5>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.680ns (0.347ns logic, 0.333ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.616ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.681ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.316 - 0.251)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y92.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<5>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    SLICE_X86Y94.BY      net (fanout=2)        0.333   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<5>
    SLICE_X86Y94.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<5>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.681ns (0.348ns logic, 0.333ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1/SR
  Location pin: SLICE_X86Y107.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1/SR
  Location pin: SLICE_X86Y107.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_0/SR
  Location pin: SLICE_X86Y107.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_0/SR
  Location pin: SLICE_X86Y107.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dNotEmptyReg/SR
  Location pin: SLICE_X74Y175.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dNotEmptyReg/SR
  Location pin: SLICE_X74Y175.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_3/SR
  Location pin: SLICE_X110Y127.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_3/SR
  Location pin: SLICE_X110Y127.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_2/SR
  Location pin: SLICE_X110Y127.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_2/SR
  Location pin: SLICE_X110Y127.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X110Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X110Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_3/SR
  Location pin: SLICE_X82Y90.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_3/SR
  Location pin: SLICE_X82Y90.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_2/SR
  Location pin: SLICE_X82Y90.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_2/SR
  Location pin: SLICE_X82Y90.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_1/SR
  Location pin: SLICE_X106Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_1/SR
  Location pin: SLICE_X106Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_0/SR
  Location pin: SLICE_X106Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_0/SR
  Location pin: SLICE_X106Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2234 paths analyzed, 476 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.817ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.712ns (Levels of Logic = 4)
  Clock Path Skew:      -0.105ns (0.375 - 0.480)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y110.G3    net (fanout=17)       1.765   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y110.G2    net (fanout=3)        0.509   ftop/gbe0/gmac/N29
    SLICE_X111Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y111.F1    net (fanout=11)       1.088   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y111.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y119.SR    net (fanout=17)       1.228   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y119.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.712ns (3.101ns logic, 4.611ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.712ns (Levels of Logic = 4)
  Clock Path Skew:      -0.105ns (0.375 - 0.480)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y110.G3    net (fanout=17)       1.765   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y110.G2    net (fanout=3)        0.509   ftop/gbe0/gmac/N29
    SLICE_X111Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y111.F1    net (fanout=11)       1.088   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y111.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y118.SR    net (fanout=17)       1.228   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y118.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.712ns (3.101ns logic, 4.611ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.716ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (0.389 - 0.480)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y110.G3    net (fanout=17)       1.765   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y110.G2    net (fanout=3)        0.509   ftop/gbe0/gmac/N29
    SLICE_X111Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y111.F1    net (fanout=11)       1.088   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y111.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y117.SR    net (fanout=17)       1.232   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y117.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.716ns (3.101ns logic, 4.615ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.716ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (0.389 - 0.480)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y110.G3    net (fanout=17)       1.765   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y110.G2    net (fanout=3)        0.509   ftop/gbe0/gmac/N29
    SLICE_X111Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y111.F1    net (fanout=11)       1.088   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y111.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y116.SR    net (fanout=17)       1.232   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y116.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.716ns (3.101ns logic, 4.615ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.691ns (Levels of Logic = 4)
  Clock Path Skew:      -0.107ns (0.373 - 0.480)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y110.G3    net (fanout=17)       1.765   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y110.G2    net (fanout=3)        0.509   ftop/gbe0/gmac/N29
    SLICE_X111Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y111.F1    net (fanout=11)       1.088   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y111.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y124.SR    net (fanout=17)       1.207   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y124.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.691ns (3.101ns logic, 4.590ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.691ns (Levels of Logic = 4)
  Clock Path Skew:      -0.107ns (0.373 - 0.480)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y110.G3    net (fanout=17)       1.765   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y110.G2    net (fanout=3)        0.509   ftop/gbe0/gmac/N29
    SLICE_X111Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y111.F1    net (fanout=11)       1.088   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y111.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y125.SR    net (fanout=17)       1.207   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y125.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.691ns (3.101ns logic, 4.590ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.719ns (Levels of Logic = 4)
  Clock Path Skew:      -0.072ns (0.408 - 0.480)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y110.G3    net (fanout=17)       1.765   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y110.G2    net (fanout=3)        0.509   ftop/gbe0/gmac/N29
    SLICE_X111Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y111.F1    net (fanout=11)       1.088   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y111.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y115.SR    net (fanout=17)       1.235   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y115.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.719ns (3.101ns logic, 4.618ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.719ns (Levels of Logic = 4)
  Clock Path Skew:      -0.072ns (0.408 - 0.480)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y110.G3    net (fanout=17)       1.765   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y110.G2    net (fanout=3)        0.509   ftop/gbe0/gmac/N29
    SLICE_X111Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y111.F1    net (fanout=11)       1.088   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y111.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y114.SR    net (fanout=17)       1.235   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y114.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.719ns (3.101ns logic, 4.618ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.570ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.459 - 0.480)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y110.G3    net (fanout=17)       1.765   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y110.G2    net (fanout=3)        0.509   ftop/gbe0/gmac/N29
    SLICE_X111Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y111.F1    net (fanout=11)       1.088   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y111.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y112.BX    net (fanout=17)       0.618   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y112.CLK   Tdick                 0.760   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      7.570ns (3.569ns logic, 4.001ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.216ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.740 - 0.897)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y110.G3    net (fanout=17)       1.765   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y111.G2    net (fanout=3)        0.509   ftop/gbe0/gmac/N29
    SLICE_X111Y111.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y90.F2     net (fanout=33)       2.111   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y90.CLK    Tfck                  0.602   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<31>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      7.216ns (2.810ns logic, 4.406ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.148ns (Levels of Logic = 4)
  Clock Path Skew:      -0.135ns (0.375 - 0.510)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y111.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X114Y111.F4    net (fanout=2)        0.893   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X114Y111.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y110.F4    net (fanout=1)        0.289   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y110.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y110.G2    net (fanout=3)        0.509   ftop/gbe0/gmac/N29
    SLICE_X111Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y111.F1    net (fanout=11)       1.088   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y111.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y118.SR    net (fanout=17)       1.228   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y118.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.148ns (3.141ns logic, 4.007ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.148ns (Levels of Logic = 4)
  Clock Path Skew:      -0.135ns (0.375 - 0.510)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y111.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X114Y111.F4    net (fanout=2)        0.893   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X114Y111.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y110.F4    net (fanout=1)        0.289   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y110.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y110.G2    net (fanout=3)        0.509   ftop/gbe0/gmac/N29
    SLICE_X111Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y111.F1    net (fanout=11)       1.088   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y111.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y119.SR    net (fanout=17)       1.228   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y119.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.148ns (3.141ns logic, 4.007ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.152ns (Levels of Logic = 4)
  Clock Path Skew:      -0.121ns (0.389 - 0.510)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y111.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X114Y111.F4    net (fanout=2)        0.893   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X114Y111.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y110.F4    net (fanout=1)        0.289   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y110.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y110.G2    net (fanout=3)        0.509   ftop/gbe0/gmac/N29
    SLICE_X111Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y111.F1    net (fanout=11)       1.088   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y111.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y116.SR    net (fanout=17)       1.232   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y116.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.152ns (3.141ns logic, 4.011ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.220ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.427 - 0.480)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y110.G3    net (fanout=17)       1.765   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y110.G2    net (fanout=3)        0.509   ftop/gbe0/gmac/N29
    SLICE_X111Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y111.F1    net (fanout=11)       1.088   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y111.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X114Y113.CE    net (fanout=17)       0.873   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X114Y113.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      7.220ns (2.964ns logic, 4.256ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.152ns (Levels of Logic = 4)
  Clock Path Skew:      -0.121ns (0.389 - 0.510)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y111.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X114Y111.F4    net (fanout=2)        0.893   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X114Y111.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y110.F4    net (fanout=1)        0.289   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y110.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y110.G2    net (fanout=3)        0.509   ftop/gbe0/gmac/N29
    SLICE_X111Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y111.F1    net (fanout=11)       1.088   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y111.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y117.SR    net (fanout=17)       1.232   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y117.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.152ns (3.141ns logic, 4.011ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.127ns (Levels of Logic = 4)
  Clock Path Skew:      -0.137ns (0.373 - 0.510)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y111.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X114Y111.F4    net (fanout=2)        0.893   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X114Y111.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y110.F4    net (fanout=1)        0.289   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y110.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y110.G2    net (fanout=3)        0.509   ftop/gbe0/gmac/N29
    SLICE_X111Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y111.F1    net (fanout=11)       1.088   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y111.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y125.SR    net (fanout=17)       1.207   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y125.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.127ns (3.141ns logic, 3.986ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.127ns (Levels of Logic = 4)
  Clock Path Skew:      -0.137ns (0.373 - 0.510)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y111.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X114Y111.F4    net (fanout=2)        0.893   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X114Y111.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y110.F4    net (fanout=1)        0.289   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y110.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y110.G2    net (fanout=3)        0.509   ftop/gbe0/gmac/N29
    SLICE_X111Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y111.F1    net (fanout=11)       1.088   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y111.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y124.SR    net (fanout=17)       1.207   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y124.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.127ns (3.141ns logic, 3.986ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.155ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.408 - 0.510)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y111.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X114Y111.F4    net (fanout=2)        0.893   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X114Y111.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y110.F4    net (fanout=1)        0.289   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y110.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y110.G2    net (fanout=3)        0.509   ftop/gbe0/gmac/N29
    SLICE_X111Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y111.F1    net (fanout=11)       1.088   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y111.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y114.SR    net (fanout=17)       1.235   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y114.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.155ns (3.141ns logic, 4.014ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.155ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.408 - 0.510)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y111.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X114Y111.F4    net (fanout=2)        0.893   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X114Y111.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y110.F4    net (fanout=1)        0.289   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y110.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y110.G2    net (fanout=3)        0.509   ftop/gbe0/gmac/N29
    SLICE_X111Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y111.F1    net (fanout=11)       1.088   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y111.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y115.SR    net (fanout=17)       1.235   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y115.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.155ns (3.141ns logic, 4.014ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.150ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.409 - 0.480)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y126.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y110.G3    net (fanout=17)       1.765   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y110.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y110.G2    net (fanout=3)        0.509   ftop/gbe0/gmac/N29
    SLICE_X111Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y111.F1    net (fanout=11)       1.088   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y111.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y118.SR    net (fanout=17)       0.666   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X112Y118.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.150ns (3.101ns logic, 4.049ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.069 - 0.059)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y113.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X111Y112.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X111Y112.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.049 - 0.041)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y107.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X114Y106.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X114Y106.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.098 - 0.084)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y107.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    SLICE_X113Y107.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<33>
    SLICE_X113Y107.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.073 - 0.065)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y101.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X108Y98.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X108Y98.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.498ns logic, 0.310ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.066 - 0.062)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y98.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X109Y96.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X109Y96.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.479ns logic, 0.325ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.826ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.080 - 0.077)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y98.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X110Y96.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X110Y96.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.850ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.098 - 0.079)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y108.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X113Y106.BY    net (fanout=6)        0.311   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X113Y106.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.850ns (0.539ns logic, 0.311ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.926ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.482 - 0.409)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxDVD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y126.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X115Y117.CE    net (fanout=17)       0.507   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X115Y117.CLK   Tckce       (-Th)     0.000   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    -------------------------------------------------  ---------------------------
    Total                                      0.926ns (0.419ns logic, 0.507ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.073 - 0.062)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y99.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    SLICE_X109Y98.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxPipe<20>
    SLICE_X109Y98.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.541ns logic, 0.326ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.858ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.073 - 0.065)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y101.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    SLICE_X108Y98.BY     net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<8>
    SLICE_X108Y98.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.556ns logic, 0.310ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.861ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.049 - 0.041)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y107.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X114Y106.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X114Y106.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_6 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.022ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.949 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_6 to ftop/gbe0/gmac/rxRS_rxPipe_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y108.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_6
    SLICE_X110Y102.BY    net (fanout=2)        0.466   ftop/gbe0/gmac/rxRS_rxPipe<6>
    SLICE_X110Y102.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    -------------------------------------------------  ---------------------------
    Total                                      1.022ns (0.556ns logic, 0.466ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.896ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.105 - 0.089)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y104.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X111Y105.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X111Y105.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.902ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.069 - 0.059)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y113.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_36
    SLICE_X111Y112.BY    net (fanout=2)        0.371   ftop/gbe0/gmac/rxRS_rxPipe<36>
    SLICE_X111Y112.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.541ns logic, 0.371ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.907ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.920ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.083 - 0.070)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y110.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X110Y111.BX    net (fanout=2)        0.401   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X110Y111.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.920ns (0.519ns logic, 0.401ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.908ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.008ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.909 - 0.809)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_1 to ftop/gbe0/gmac/rxRS_rxPipe_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y105.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_1
    SLICE_X109Y101.BX    net (fanout=2)        0.529   ftop/gbe0/gmac/rxRS_rxPipe<1>
    SLICE_X109Y101.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    -------------------------------------------------  ---------------------------
    Total                                      1.008ns (0.479ns logic, 0.529ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.916ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.091 - 0.084)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y101.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_10
    SLICE_X110Y98.BY     net (fanout=2)        0.309   ftop/gbe0/gmac/rxRS_rxPipe<10>
    SLICE_X110Y98.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.614ns logic, 0.309ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.925ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.928ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.080 - 0.077)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y98.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X110Y96.BY     net (fanout=2)        0.314   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X110Y96.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (0.614ns logic, 0.314ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.083 - 0.070)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y110.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_34
    SLICE_X110Y111.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxPipe<34>
    SLICE_X110Y111.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.614ns logic, 0.326ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.938ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_7 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.089ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.949 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_7 to ftop/gbe0/gmac/rxRS_rxPipe_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y108.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_7
    SLICE_X110Y102.BX    net (fanout=2)        0.591   ftop/gbe0/gmac/rxRS_rxPipe<7>
    SLICE_X110Y102.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    -------------------------------------------------  ---------------------------
    Total                                      1.089ns (0.498ns logic, 0.591ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X110Y104.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X110Y104.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X110Y120.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X110Y120.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X110Y120.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X110Y120.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X112Y108.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X112Y108.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X112Y108.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X112Y108.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X114Y113.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X114Y113.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X112Y109.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X112Y109.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X112Y109.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X112Y109.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X112Y126.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X112Y126.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X114Y106.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X114Y106.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2026622 paths analyzed, 10996 endpoints analyzed, 1316 failing endpoints
 1316 timing errors detected. (1316 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.009ns.
--------------------------------------------------------------------------------
Slack (setup path):     -9.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.908ns (Levels of Logic = 15)
  Clock Path Skew:      -0.101ns (0.806 - 0.907)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y112.XQ     Tcko                  0.521   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_23
    SLICE_X50Y110.G4     net (fanout=13)       0.971   ftop/cp/cpReq<23>
    SLICE_X50Y110.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW0
    SLICE_X50Y110.F4     net (fanout=1)        0.035   ftop/cp/_theResult_____1__h55656<3>1_SW0/O
    SLICE_X50Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X52Y108.G2     net (fanout=19)       1.447   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X52Y108.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y76.G4      net (fanout=13)       2.884   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y76.Y       Tilo                  0.561   ftop/cp/wci_respTimr_2_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1_1
    SLICE_X49Y109.F1     net (fanout=1)        1.908   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X49Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X60Y139.G2     net (fanout=14)       2.001   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y146.G4     net (fanout=7)        1.070   ftop/cp/cpRespF_ENQ
    SLICE_X66Y146.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y149.G1     net (fanout=40)       1.162   ftop/cp/cpRespF/d0h
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X63Y149.F2     net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X63Y149.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     18.908ns (7.116ns logic, 11.792ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.777ns (Levels of Logic = 15)
  Clock Path Skew:      -0.144ns (0.806 - 0.950)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y111.YQ     Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X50Y112.F1     net (fanout=8)        0.521   ftop/cp/cpReq<24>
    SLICE_X50Y112.X      Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X50Y110.F2     net (fanout=1)        0.294   ftop/cp/N595
    SLICE_X50Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X52Y108.G2     net (fanout=19)       1.447   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X52Y108.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y76.G4      net (fanout=13)       2.884   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y76.Y       Tilo                  0.561   ftop/cp/wci_respTimr_2_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1_1
    SLICE_X49Y109.F1     net (fanout=1)        1.908   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X49Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X60Y139.G2     net (fanout=14)       2.001   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y146.G4     net (fanout=7)        1.070   ftop/cp/cpRespF_ENQ
    SLICE_X66Y146.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y149.G1     net (fanout=40)       1.162   ftop/cp/cpRespF/d0h
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X63Y149.F2     net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X63Y149.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     18.777ns (7.176ns logic, 11.601ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.824ns (Levels of Logic = 15)
  Clock Path Skew:      -0.041ns (0.866 - 0.907)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23 to ftop/cp/cpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y112.XQ     Tcko                  0.521   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_23
    SLICE_X50Y110.G4     net (fanout=13)       0.971   ftop/cp/cpReq<23>
    SLICE_X50Y110.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW0
    SLICE_X50Y110.F4     net (fanout=1)        0.035   ftop/cp/_theResult_____1__h55656<3>1_SW0/O
    SLICE_X50Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X52Y108.G2     net (fanout=19)       1.447   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X52Y108.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y76.G4      net (fanout=13)       2.884   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y76.Y       Tilo                  0.561   ftop/cp/wci_respTimr_2_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1_1
    SLICE_X49Y109.F1     net (fanout=1)        1.908   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X49Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X60Y139.G2     net (fanout=14)       2.001   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y146.G4     net (fanout=7)        1.070   ftop/cp/cpRespF_ENQ
    SLICE_X66Y146.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y144.G2     net (fanout=40)       0.875   ftop/cp/cpRespF/d0h
    SLICE_X63Y144.Y      Tilo                  0.561   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_or0000<26>_SW0
    SLICE_X63Y144.F4     net (fanout=1)        0.517   ftop/cp/cpRespF/data0_reg_or0000<26>_SW0/O
    SLICE_X63Y144.CLK    Tfck                  0.602   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_26_rstpot
                                                       ftop/cp/cpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     18.824ns (7.116ns logic, 11.708ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.683ns (Levels of Logic = 15)
  Clock Path Skew:      -0.125ns (0.782 - 0.907)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23 to ftop/cp/cpRespF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y112.XQ     Tcko                  0.521   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_23
    SLICE_X50Y110.G4     net (fanout=13)       0.971   ftop/cp/cpReq<23>
    SLICE_X50Y110.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW0
    SLICE_X50Y110.F4     net (fanout=1)        0.035   ftop/cp/_theResult_____1__h55656<3>1_SW0/O
    SLICE_X50Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X52Y108.G2     net (fanout=19)       1.447   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X52Y108.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y76.G4      net (fanout=13)       2.884   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y76.Y       Tilo                  0.561   ftop/cp/wci_respTimr_2_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1_1
    SLICE_X49Y109.F1     net (fanout=1)        1.908   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X49Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X60Y139.G2     net (fanout=14)       2.001   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y146.G4     net (fanout=7)        1.070   ftop/cp/cpRespF_ENQ
    SLICE_X66Y146.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X62Y150.G4     net (fanout=40)       1.107   ftop/cp/cpRespF/d0h
    SLICE_X62Y150.Y      Tilo                  0.616   ftop/cp_server_response_get<10>
                                                       ftop/cp/cpRespF/data0_reg_or0000<10>_SW0
    SLICE_X62Y150.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<10>_SW0/O
    SLICE_X62Y150.CLK    Tfck                  0.656   ftop/cp_server_response_get<10>
                                                       ftop/cp/cpRespF/data0_reg_10_rstpot
                                                       ftop/cp/cpRespF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     18.683ns (7.225ns logic, 11.458ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.693ns (Levels of Logic = 15)
  Clock Path Skew:      -0.084ns (0.866 - 0.950)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y111.YQ     Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X50Y112.F1     net (fanout=8)        0.521   ftop/cp/cpReq<24>
    SLICE_X50Y112.X      Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X50Y110.F2     net (fanout=1)        0.294   ftop/cp/N595
    SLICE_X50Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X52Y108.G2     net (fanout=19)       1.447   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X52Y108.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y76.G4      net (fanout=13)       2.884   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y76.Y       Tilo                  0.561   ftop/cp/wci_respTimr_2_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1_1
    SLICE_X49Y109.F1     net (fanout=1)        1.908   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X49Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X60Y139.G2     net (fanout=14)       2.001   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y146.G4     net (fanout=7)        1.070   ftop/cp/cpRespF_ENQ
    SLICE_X66Y146.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y144.G2     net (fanout=40)       0.875   ftop/cp/cpRespF/d0h
    SLICE_X63Y144.Y      Tilo                  0.561   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_or0000<26>_SW0
    SLICE_X63Y144.F4     net (fanout=1)        0.517   ftop/cp/cpRespF/data0_reg_or0000<26>_SW0/O
    SLICE_X63Y144.CLK    Tfck                  0.602   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_26_rstpot
                                                       ftop/cp/cpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     18.693ns (7.176ns logic, 11.517ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.665ns (Levels of Logic = 15)
  Clock Path Skew:      -0.080ns (0.663 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.XQ     Tcko                  0.521   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X50Y110.G2     net (fanout=16)       0.728   ftop/cp/cpReq<21>
    SLICE_X50Y110.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW0
    SLICE_X50Y110.F4     net (fanout=1)        0.035   ftop/cp/_theResult_____1__h55656<3>1_SW0/O
    SLICE_X50Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X52Y108.G2     net (fanout=19)       1.447   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X52Y108.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y76.G4      net (fanout=13)       2.884   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y76.Y       Tilo                  0.561   ftop/cp/wci_respTimr_2_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1_1
    SLICE_X49Y109.F1     net (fanout=1)        1.908   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X49Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X60Y139.G2     net (fanout=14)       2.001   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y146.G4     net (fanout=7)        1.070   ftop/cp/cpRespF_ENQ
    SLICE_X66Y146.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y149.G1     net (fanout=40)       1.162   ftop/cp/cpRespF/d0h
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X63Y149.F2     net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X63Y149.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     18.665ns (7.116ns logic, 11.549ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.552ns (Levels of Logic = 15)
  Clock Path Skew:      -0.168ns (0.782 - 0.950)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y111.YQ     Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X50Y112.F1     net (fanout=8)        0.521   ftop/cp/cpReq<24>
    SLICE_X50Y112.X      Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X50Y110.F2     net (fanout=1)        0.294   ftop/cp/N595
    SLICE_X50Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X52Y108.G2     net (fanout=19)       1.447   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X52Y108.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y76.G4      net (fanout=13)       2.884   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y76.Y       Tilo                  0.561   ftop/cp/wci_respTimr_2_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1_1
    SLICE_X49Y109.F1     net (fanout=1)        1.908   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X49Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X60Y139.G2     net (fanout=14)       2.001   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y146.G4     net (fanout=7)        1.070   ftop/cp/cpRespF_ENQ
    SLICE_X66Y146.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X62Y150.G4     net (fanout=40)       1.107   ftop/cp/cpRespF/d0h
    SLICE_X62Y150.Y      Tilo                  0.616   ftop/cp_server_response_get<10>
                                                       ftop/cp/cpRespF/data0_reg_or0000<10>_SW0
    SLICE_X62Y150.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<10>_SW0/O
    SLICE_X62Y150.CLK    Tfck                  0.656   ftop/cp_server_response_get<10>
                                                       ftop/cp/cpRespF/data0_reg_10_rstpot
                                                       ftop/cp/cpRespF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     18.552ns (7.285ns logic, 11.267ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.599ns (Levels of Logic = 15)
  Clock Path Skew:      -0.076ns (0.663 - 0.739)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y113.XQ     Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X50Y112.F2     net (fanout=4)        0.444   ftop/cp/cpReq<26>
    SLICE_X50Y112.X      Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X50Y110.F2     net (fanout=1)        0.294   ftop/cp/N595
    SLICE_X50Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X52Y108.G2     net (fanout=19)       1.447   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X52Y108.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y76.G4      net (fanout=13)       2.884   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y76.Y       Tilo                  0.561   ftop/cp/wci_respTimr_2_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1_1
    SLICE_X49Y109.F1     net (fanout=1)        1.908   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X49Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X60Y139.G2     net (fanout=14)       2.001   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y146.G4     net (fanout=7)        1.070   ftop/cp/cpRespF_ENQ
    SLICE_X66Y146.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y149.G1     net (fanout=40)       1.162   ftop/cp/cpRespF/d0h
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X63Y149.F2     net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X63Y149.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     18.599ns (7.075ns logic, 11.524ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.524ns (Levels of Logic = 15)
  Clock Path Skew:      -0.136ns (0.806 - 0.942)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y113.YQ     Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_22
    SLICE_X50Y110.G1     net (fanout=15)       0.512   ftop/cp/cpReq<22>
    SLICE_X50Y110.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW0
    SLICE_X50Y110.F4     net (fanout=1)        0.035   ftop/cp/_theResult_____1__h55656<3>1_SW0/O
    SLICE_X50Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X52Y108.G2     net (fanout=19)       1.447   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X52Y108.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y76.G4      net (fanout=13)       2.884   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y76.Y       Tilo                  0.561   ftop/cp/wci_respTimr_2_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1_1
    SLICE_X49Y109.F1     net (fanout=1)        1.908   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X49Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X60Y139.G2     net (fanout=14)       2.001   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y146.G4     net (fanout=7)        1.070   ftop/cp/cpRespF_ENQ
    SLICE_X66Y146.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y149.G1     net (fanout=40)       1.162   ftop/cp/cpRespF/d0h
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X63Y149.F2     net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X63Y149.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     18.524ns (7.191ns logic, 11.333ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.517ns (Levels of Logic = 15)
  Clock Path Skew:      -0.136ns (0.806 - 0.942)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.XQ     Tcko                  0.495   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X50Y112.F4     net (fanout=2)        0.362   ftop/cp/cpReq<27>
    SLICE_X50Y112.X      Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X50Y110.F2     net (fanout=1)        0.294   ftop/cp/N595
    SLICE_X50Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X52Y108.G2     net (fanout=19)       1.447   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X52Y108.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y76.G4      net (fanout=13)       2.884   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y76.Y       Tilo                  0.561   ftop/cp/wci_respTimr_2_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1_1
    SLICE_X49Y109.F1     net (fanout=1)        1.908   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X49Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X60Y139.G2     net (fanout=14)       2.001   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y146.G4     net (fanout=7)        1.070   ftop/cp/cpRespF_ENQ
    SLICE_X66Y146.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y149.G1     net (fanout=40)       1.162   ftop/cp/cpRespF/d0h
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X63Y149.F2     net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X63Y149.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     18.517ns (7.075ns logic, 11.442ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.569ns (Levels of Logic = 15)
  Clock Path Skew:      -0.076ns (0.663 - 0.739)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y112.XQ     Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X50Y112.F3     net (fanout=6)        0.414   ftop/cp/cpReq<25>
    SLICE_X50Y112.X      Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X50Y110.F2     net (fanout=1)        0.294   ftop/cp/N595
    SLICE_X50Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X52Y108.G2     net (fanout=19)       1.447   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X52Y108.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y76.G4      net (fanout=13)       2.884   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y76.Y       Tilo                  0.561   ftop/cp/wci_respTimr_2_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1_1
    SLICE_X49Y109.F1     net (fanout=1)        1.908   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X49Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X60Y139.G2     net (fanout=14)       2.001   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y146.G4     net (fanout=7)        1.070   ftop/cp/cpRespF_ENQ
    SLICE_X66Y146.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y149.G1     net (fanout=40)       1.162   ftop/cp/cpRespF/d0h
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X63Y149.F2     net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X63Y149.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     18.569ns (7.075ns logic, 11.494ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.581ns (Levels of Logic = 15)
  Clock Path Skew:      -0.020ns (0.723 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.XQ     Tcko                  0.521   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X50Y110.G2     net (fanout=16)       0.728   ftop/cp/cpReq<21>
    SLICE_X50Y110.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW0
    SLICE_X50Y110.F4     net (fanout=1)        0.035   ftop/cp/_theResult_____1__h55656<3>1_SW0/O
    SLICE_X50Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X52Y108.G2     net (fanout=19)       1.447   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X52Y108.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y76.G4      net (fanout=13)       2.884   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y76.Y       Tilo                  0.561   ftop/cp/wci_respTimr_2_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1_1
    SLICE_X49Y109.F1     net (fanout=1)        1.908   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X49Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X60Y139.G2     net (fanout=14)       2.001   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y146.G4     net (fanout=7)        1.070   ftop/cp/cpRespF_ENQ
    SLICE_X66Y146.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y144.G2     net (fanout=40)       0.875   ftop/cp/cpRespF/d0h
    SLICE_X63Y144.Y      Tilo                  0.561   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_or0000<26>_SW0
    SLICE_X63Y144.F4     net (fanout=1)        0.517   ftop/cp/cpRespF/data0_reg_or0000<26>_SW0/O
    SLICE_X63Y144.CLK    Tfck                  0.602   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_26_rstpot
                                                       ftop/cp/cpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     18.581ns (7.116ns logic, 11.465ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.463ns (Levels of Logic = 15)
  Clock Path Skew:      -0.133ns (0.774 - 0.907)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y112.XQ     Tcko                  0.521   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_23
    SLICE_X50Y110.G4     net (fanout=13)       0.971   ftop/cp/cpReq<23>
    SLICE_X50Y110.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW0
    SLICE_X50Y110.F4     net (fanout=1)        0.035   ftop/cp/_theResult_____1__h55656<3>1_SW0/O
    SLICE_X50Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X52Y108.G2     net (fanout=19)       1.447   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X52Y108.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y76.G4      net (fanout=13)       2.884   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y76.Y       Tilo                  0.561   ftop/cp/wci_respTimr_2_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1_1
    SLICE_X49Y109.F1     net (fanout=1)        1.908   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X49Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X60Y139.G2     net (fanout=14)       2.001   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y146.G4     net (fanout=7)        1.070   ftop/cp/cpRespF_ENQ
    SLICE_X66Y146.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y149.G3     net (fanout=40)       0.607   ftop/cp/cpRespF/d0h
    SLICE_X66Y149.Y      Tilo                  0.616   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X66Y149.F2     net (fanout=1)        0.315   ftop/cp/cpRespF/data0_reg_or0000<15>_SW0/O
    SLICE_X66Y149.CLK    Tfck                  0.656   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15_rstpot
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     18.463ns (7.225ns logic, 11.238ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.502ns (Levels of Logic = 15)
  Clock Path Skew:      -0.080ns (0.827 - 0.907)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23 to ftop/cp/cpRespF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y112.XQ     Tcko                  0.521   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_23
    SLICE_X50Y110.G4     net (fanout=13)       0.971   ftop/cp/cpReq<23>
    SLICE_X50Y110.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW0
    SLICE_X50Y110.F4     net (fanout=1)        0.035   ftop/cp/_theResult_____1__h55656<3>1_SW0/O
    SLICE_X50Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X52Y108.G2     net (fanout=19)       1.447   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X52Y108.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y76.G4      net (fanout=13)       2.884   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y76.Y       Tilo                  0.561   ftop/cp/wci_respTimr_2_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1_1
    SLICE_X49Y109.F1     net (fanout=1)        1.908   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X49Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X60Y139.G2     net (fanout=14)       2.001   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y146.G4     net (fanout=7)        1.070   ftop/cp/cpRespF_ENQ
    SLICE_X66Y146.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X65Y145.G1     net (fanout=40)       1.048   ftop/cp/cpRespF/d0h
    SLICE_X65Y145.Y      Tilo                  0.561   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_or0000<8>_SW0
    SLICE_X65Y145.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<8>_SW0/O
    SLICE_X65Y145.CLK    Tfck                  0.602   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_8_rstpot
                                                       ftop/cp/cpRespF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     18.502ns (7.116ns logic, 11.386ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.440ns (Levels of Logic = 15)
  Clock Path Skew:      -0.104ns (0.639 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.XQ     Tcko                  0.521   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X50Y110.G2     net (fanout=16)       0.728   ftop/cp/cpReq<21>
    SLICE_X50Y110.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW0
    SLICE_X50Y110.F4     net (fanout=1)        0.035   ftop/cp/_theResult_____1__h55656<3>1_SW0/O
    SLICE_X50Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X52Y108.G2     net (fanout=19)       1.447   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X52Y108.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y76.G4      net (fanout=13)       2.884   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y76.Y       Tilo                  0.561   ftop/cp/wci_respTimr_2_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1_1
    SLICE_X49Y109.F1     net (fanout=1)        1.908   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X49Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X60Y139.G2     net (fanout=14)       2.001   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y146.G4     net (fanout=7)        1.070   ftop/cp/cpRespF_ENQ
    SLICE_X66Y146.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X62Y150.G4     net (fanout=40)       1.107   ftop/cp/cpRespF/d0h
    SLICE_X62Y150.Y      Tilo                  0.616   ftop/cp_server_response_get<10>
                                                       ftop/cp/cpRespF/data0_reg_or0000<10>_SW0
    SLICE_X62Y150.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<10>_SW0/O
    SLICE_X62Y150.CLK    Tfck                  0.656   ftop/cp_server_response_get<10>
                                                       ftop/cp/cpRespF/data0_reg_10_rstpot
                                                       ftop/cp/cpRespF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     18.440ns (7.225ns logic, 11.215ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.515ns (Levels of Logic = 15)
  Clock Path Skew:      -0.016ns (0.723 - 0.739)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y113.XQ     Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X50Y112.F2     net (fanout=4)        0.444   ftop/cp/cpReq<26>
    SLICE_X50Y112.X      Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X50Y110.F2     net (fanout=1)        0.294   ftop/cp/N595
    SLICE_X50Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X52Y108.G2     net (fanout=19)       1.447   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X52Y108.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y76.G4      net (fanout=13)       2.884   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y76.Y       Tilo                  0.561   ftop/cp/wci_respTimr_2_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1_1
    SLICE_X49Y109.F1     net (fanout=1)        1.908   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X49Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X60Y139.G2     net (fanout=14)       2.001   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y146.G4     net (fanout=7)        1.070   ftop/cp/cpRespF_ENQ
    SLICE_X66Y146.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y144.G2     net (fanout=40)       0.875   ftop/cp/cpRespF/d0h
    SLICE_X63Y144.Y      Tilo                  0.561   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_or0000<26>_SW0
    SLICE_X63Y144.F4     net (fanout=1)        0.517   ftop/cp/cpRespF/data0_reg_or0000<26>_SW0/O
    SLICE_X63Y144.CLK    Tfck                  0.602   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_26_rstpot
                                                       ftop/cp/cpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     18.515ns (7.075ns logic, 11.440ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.392ns (Levels of Logic = 15)
  Clock Path Skew:      -0.125ns (0.806 - 0.931)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y115.YQ     Tcko                  0.524   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X50Y114.F3     net (fanout=1)        0.318   ftop/cp/cpReq_37_1
    SLICE_X50Y114.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X50Y109.F1     net (fanout=4)        1.193   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X50Y109.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55656<1>
                                                       ftop/cp/_theResult_____1__h55656<1>1
    SLICE_X52Y108.G3     net (fanout=19)       0.438   ftop/cp/_theResult_____1__h55656<1>
    SLICE_X52Y108.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y76.G4      net (fanout=13)       2.884   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y76.Y       Tilo                  0.561   ftop/cp/wci_respTimr_2_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1_1
    SLICE_X49Y109.F1     net (fanout=1)        1.908   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X49Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X60Y139.G2     net (fanout=14)       2.001   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y146.G4     net (fanout=7)        1.070   ftop/cp/cpRespF_ENQ
    SLICE_X66Y146.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y149.G1     net (fanout=40)       1.162   ftop/cp/cpRespF/d0h
    SLICE_X63Y149.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X63Y149.F2     net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X63Y149.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     18.392ns (7.104ns logic, 11.288ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.440ns (Levels of Logic = 15)
  Clock Path Skew:      -0.076ns (0.866 - 0.942)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y113.YQ     Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_22
    SLICE_X50Y110.G1     net (fanout=15)       0.512   ftop/cp/cpReq<22>
    SLICE_X50Y110.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW0
    SLICE_X50Y110.F4     net (fanout=1)        0.035   ftop/cp/_theResult_____1__h55656<3>1_SW0/O
    SLICE_X50Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X52Y108.G2     net (fanout=19)       1.447   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X52Y108.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y76.G4      net (fanout=13)       2.884   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y76.Y       Tilo                  0.561   ftop/cp/wci_respTimr_2_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1_1
    SLICE_X49Y109.F1     net (fanout=1)        1.908   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X49Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X60Y139.G2     net (fanout=14)       2.001   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y146.G4     net (fanout=7)        1.070   ftop/cp/cpRespF_ENQ
    SLICE_X66Y146.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y144.G2     net (fanout=40)       0.875   ftop/cp/cpRespF/d0h
    SLICE_X63Y144.Y      Tilo                  0.561   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_or0000<26>_SW0
    SLICE_X63Y144.F4     net (fanout=1)        0.517   ftop/cp/cpRespF/data0_reg_or0000<26>_SW0/O
    SLICE_X63Y144.CLK    Tfck                  0.602   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_26_rstpot
                                                       ftop/cp/cpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     18.440ns (7.191ns logic, 11.249ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.433ns (Levels of Logic = 15)
  Clock Path Skew:      -0.076ns (0.866 - 0.942)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.XQ     Tcko                  0.495   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X50Y112.F4     net (fanout=2)        0.362   ftop/cp/cpReq<27>
    SLICE_X50Y112.X      Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X50Y110.F2     net (fanout=1)        0.294   ftop/cp/N595
    SLICE_X50Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X52Y108.G2     net (fanout=19)       1.447   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X52Y108.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y76.G4      net (fanout=13)       2.884   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y76.Y       Tilo                  0.561   ftop/cp/wci_respTimr_2_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1_1
    SLICE_X49Y109.F1     net (fanout=1)        1.908   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X49Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X60Y139.G2     net (fanout=14)       2.001   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y146.G4     net (fanout=7)        1.070   ftop/cp/cpRespF_ENQ
    SLICE_X66Y146.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y144.G2     net (fanout=40)       0.875   ftop/cp/cpRespF/d0h
    SLICE_X63Y144.Y      Tilo                  0.561   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_or0000<26>_SW0
    SLICE_X63Y144.F4     net (fanout=1)        0.517   ftop/cp/cpRespF/data0_reg_or0000<26>_SW0/O
    SLICE_X63Y144.CLK    Tfck                  0.602   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_26_rstpot
                                                       ftop/cp/cpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     18.433ns (7.075ns logic, 11.358ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.332ns (Levels of Logic = 15)
  Clock Path Skew:      -0.176ns (0.774 - 0.950)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y111.YQ     Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X50Y112.F1     net (fanout=8)        0.521   ftop/cp/cpReq<24>
    SLICE_X50Y112.X      Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X50Y110.F2     net (fanout=1)        0.294   ftop/cp/N595
    SLICE_X50Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X52Y108.G2     net (fanout=19)       1.447   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X52Y108.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y76.G4      net (fanout=13)       2.884   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y76.Y       Tilo                  0.561   ftop/cp/wci_respTimr_2_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1_1
    SLICE_X49Y109.F1     net (fanout=1)        1.908   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X49Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X49Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X49Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X49Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X49Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X49Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X49Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X60Y139.G2     net (fanout=14)       2.001   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X60Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y146.G4     net (fanout=7)        1.070   ftop/cp/cpRespF_ENQ
    SLICE_X66Y146.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y149.G3     net (fanout=40)       0.607   ftop/cp/cpRespF/d0h
    SLICE_X66Y149.Y      Tilo                  0.616   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X66Y149.F2     net (fanout=1)        0.315   ftop/cp/cpRespF/data0_reg_or0000<15>_SW0/O
    SLICE_X66Y149.CLK    Tfck                  0.656   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15_rstpot
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     18.332ns (7.285ns logic, 11.047ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_10 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem43.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.069 - 0.054)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_10 to ftop/cp/timeServ_setRefF/Mram_fifoMem43.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y170.YQ     Tcko                  0.419   ftop/cp/td<11>
                                                       ftop/cp/td_10
    SLICE_X32Y168.BY     net (fanout=2)        0.286   ftop/cp/td<10>
    SLICE_X32Y168.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<42>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem43.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.289ns logic, 0.286ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_10 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem43.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.069 - 0.054)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_10 to ftop/cp/timeServ_setRefF/Mram_fifoMem43.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y170.YQ     Tcko                  0.419   ftop/cp/td<11>
                                                       ftop/cp/td_10
    SLICE_X32Y168.BY     net (fanout=2)        0.286   ftop/cp/td<10>
    SLICE_X32Y168.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<42>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem43.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.290ns logic, 0.286ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.581ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_0 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.112 - 0.091)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_0 to ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y138.YQ     Tcko                  0.419   ftop/cp/td<1>
                                                       ftop/cp/td_0
    SLICE_X36Y136.BY     net (fanout=2)        0.313   ftop/cp/td<0>
    SLICE_X36Y136.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<32>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.289ns logic, 0.313ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.582ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_0 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.112 - 0.091)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_0 to ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y138.YQ     Tcko                  0.419   ftop/cp/td<1>
                                                       ftop/cp/td_0
    SLICE_X36Y136.BY     net (fanout=2)        0.313   ftop/cp/td<0>
    SLICE_X36Y136.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<32>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.290ns logic, 0.313ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.591ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_1 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.107 - 0.091)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_1 to ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y138.XQ     Tcko                  0.396   ftop/cp/td<1>
                                                       ftop/cp/td_1
    SLICE_X36Y138.BY     net (fanout=2)        0.341   ftop/cp/td<1>
    SLICE_X36Y138.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<33>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_1 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.107 - 0.091)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_1 to ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y138.XQ     Tcko                  0.396   ftop/cp/td<1>
                                                       ftop/cp/td_1
    SLICE_X36Y138.BY     net (fanout=2)        0.341   ftop/cp/td<1>
    SLICE_X36Y138.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<33>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.599ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_5 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.054 - 0.033)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_5 to ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y157.XQ     Tcko                  0.417   ftop/cp/td<5>
                                                       ftop/cp/td_5
    SLICE_X40Y159.BY     net (fanout=2)        0.333   ftop/cp/td<5>
    SLICE_X40Y159.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<37>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.287ns logic, 0.333ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.600ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_5 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.054 - 0.033)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_5 to ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y157.XQ     Tcko                  0.417   ftop/cp/td<5>
                                                       ftop/cp/td_5
    SLICE_X40Y159.BY     net (fanout=2)        0.333   ftop/cp/td<5>
    SLICE_X40Y159.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<37>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.288ns logic, 0.333ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_25 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.127ns (0.507 - 0.380)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_25 to ftop/cp/timeServ_nowInCC/dD_OUT_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y166.XQ     Tcko                  0.396   ftop/cp/timeServ_nowInCC/sDataSyncIn<25>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_25
    SLICE_X31Y167.BX     net (fanout=1)        0.287   ftop/cp/timeServ_nowInCC/sDataSyncIn<25>
    SLICE_X31Y167.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC_dD_OUT<25>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_25
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_29 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.125ns (0.499 - 0.374)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_29 to ftop/cp/timeServ_nowInCC/dD_OUT_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y164.XQ     Tcko                  0.396   ftop/cp/timeServ_nowInCC/sDataSyncIn<29>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_29
    SLICE_X31Y164.BX     net (fanout=1)        0.287   ftop/cp/timeServ_nowInCC/sDataSyncIn<29>
    SLICE_X31Y164.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC_dD_OUT<29>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_29
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.636ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_9 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.762ns (Levels of Logic = 1)
  Clock Path Skew:      0.126ns (0.507 - 0.381)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_9 to ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y160.XQ     Tcko                  0.396   ftop/cp/td<9>
                                                       ftop/cp/td_9
    SLICE_X30Y166.BY     net (fanout=2)        0.496   ftop/cp/td<9>
    SLICE_X30Y166.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<41>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.762ns (0.266ns logic, 0.496ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.637ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_9 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 1)
  Clock Path Skew:      0.126ns (0.507 - 0.381)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_9 to ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y160.XQ     Tcko                  0.396   ftop/cp/td<9>
                                                       ftop/cp/td_9
    SLICE_X30Y166.BY     net (fanout=2)        0.496   ftop/cp/td<9>
    SLICE_X30Y166.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<41>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.267ns logic, 0.496ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.646ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_2 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.403 - 0.361)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_2 to ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y148.YQ     Tcko                  0.477   ftop/cp/td<3>
                                                       ftop/cp/td_2
    SLICE_X36Y148.BY     net (fanout=2)        0.341   ftop/cp/td<2>
    SLICE_X36Y148.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<34>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.347ns logic, 0.341ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.647ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_2 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.689ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.403 - 0.361)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_2 to ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y148.YQ     Tcko                  0.477   ftop/cp/td<3>
                                                       ftop/cp/td_2
    SLICE_X36Y148.BY     net (fanout=2)        0.341   ftop/cp/td<2>
    SLICE_X36Y148.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<34>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.348ns logic, 0.341ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.654ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_43 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.540 - 0.388)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_43 to ftop/cp/timeServ_nowInCC/dD_OUT_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y166.XQ     Tcko                  0.417   ftop/cp/timeServ_nowInCC/sDataSyncIn<43>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_43
    SLICE_X38Y167.BX     net (fanout=1)        0.287   ftop/cp/timeServ_nowInCC/sDataSyncIn<43>
    SLICE_X38Y167.CLK    Tckdi       (-Th)    -0.102   ftop/cp/timeServ_nowInCC_dD_OUT<43>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_43
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.679ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wci_wslv_nState_3 (FF)
  Destination:          ftop/iqadc/wci_wslv_cState_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (0.323 - 0.236)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wci_wslv_nState_3 to ftop/iqadc/wci_wslv_cState_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.XQ      Tcko                  0.417   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/wci_wslv_nState_3
    SLICE_X25Y36.BX      net (fanout=1)        0.287   ftop/iqadc/wci_wslv_nState<3>
    SLICE_X25Y36.CLK     Tckdi       (-Th)    -0.062   ftop/iqadc/wci_wslv_cState<3>
                                                       ftop/iqadc/wci_wslv_cState_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_39 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (0.454 - 0.407)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_39 to ftop/cp/timeServ_nowInCC/dD_OUT_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y165.XQ     Tcko                  0.396   ftop/cp/timeServ_nowInCC/sDataSyncIn<39>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_39
    SLICE_X35Y165.BX     net (fanout=1)        0.287   ftop/cp/timeServ_nowInCC/sDataSyncIn<39>
    SLICE_X35Y165.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC_dD_OUT<39>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_39
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.712ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_refSecCount_27 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/sDataSyncIn_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 0)
  Clock Path Skew:      0.121ns (0.485 - 0.364)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_refSecCount_27 to ftop/cp/timeServ_nowInCC/sDataSyncIn_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y176.XQ     Tcko                  0.417   ftop/cp/timeServ_refSecCount<27>
                                                       ftop/cp/timeServ_refSecCount_27
    SLICE_X38Y177.BX     net (fanout=2)        0.314   ftop/cp/timeServ_refSecCount<27>
    SLICE_X38Y177.CLK    Tckdi       (-Th)    -0.102   ftop/cp/timeServ_nowInCC/sDataSyncIn<59>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_59
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.519ns logic, 0.314ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.719ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_24 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.127ns (0.507 - 0.380)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_24 to ftop/cp/timeServ_nowInCC/dD_OUT_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y166.YQ     Tcko                  0.419   ftop/cp/timeServ_nowInCC/sDataSyncIn<25>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_24
    SLICE_X31Y167.BY     net (fanout=1)        0.305   ftop/cp/timeServ_nowInCC/sDataSyncIn<24>
    SLICE_X31Y167.CLK    Tckdi       (-Th)    -0.122   ftop/cp/timeServ_nowInCC_dD_OUT<25>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_24
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.541ns logic, 0.305ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.721ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_28 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.125ns (0.499 - 0.374)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_28 to ftop/cp/timeServ_nowInCC/dD_OUT_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y164.YQ     Tcko                  0.419   ftop/cp/timeServ_nowInCC/sDataSyncIn<29>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_28
    SLICE_X31Y164.BY     net (fanout=1)        0.305   ftop/cp/timeServ_nowInCC/sDataSyncIn<28>
    SLICE_X31Y164.CLK    Tckdi       (-Th)    -0.122   ftop/cp/timeServ_nowInCC_dD_OUT<29>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_28
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.541ns logic, 0.305ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<1>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_1/SR
  Location pin: SLICE_X38Y139.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<1>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_1/SR
  Location pin: SLICE_X38Y139.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<1>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_0/SR
  Location pin: SLICE_X38Y139.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<1>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_0/SR
  Location pin: SLICE_X38Y139.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<5>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_5/SR
  Location pin: SLICE_X32Y143.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<5>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_5/SR
  Location pin: SLICE_X32Y143.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<5>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_4/SR
  Location pin: SLICE_X32Y143.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<5>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_4/SR
  Location pin: SLICE_X32Y143.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<7>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_7/SR
  Location pin: SLICE_X30Y140.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<7>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_7/SR
  Location pin: SLICE_X30Y140.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<7>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_6/SR
  Location pin: SLICE_X30Y140.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<7>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_6/SR
  Location pin: SLICE_X30Y140.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<1>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X84Y168.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<1>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X84Y168.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<1>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X84Y168.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<1>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X84Y168.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<5>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_5/SR
  Location pin: SLICE_X84Y163.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<5>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_5/SR
  Location pin: SLICE_X84Y163.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<5>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_4/SR
  Location pin: SLICE_X84Y163.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<5>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_4/SR
  Location pin: SLICE_X84Y163.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|     19.009ns|            0|         1316|            2|      2026622|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|     19.009ns|          N/A|         1316|            0|      2026622|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.817|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   12.923|         |    3.353|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.009|         |         |         |
sys0_clkp      |   19.009|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.009|         |         |         |
sys0_clkp      |   19.009|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2552  Score: 4997988  (Setup/Max: 4961886, Hold: 36102)

Constraints cover 2255945 paths, 0 nets, and 30267 connections

Design statistics:
   Minimum period:  19.009ns{1}   (Maximum frequency:  52.607MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 13 12:01:58 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 586 MB



